// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Wed Sep 14 06:06:15 2022
// Host        : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_zcu104_1_0_sim_netlist.v
// Design      : design_1_zcu104_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_E_dec
   (state_reg_0,
    w_E_ready_DEC_EB,
    E_stall_out_DEC_reg_0,
    NE_reg_0,
    SE_reg_0,
    state_reg_1,
    \E_out_direction_reg[1]_0 ,
    E_stall_out_DEC_reg_1,
    \E_out_direction_reg[2]_0 ,
    \E_out_direction_reg[4]_0 ,
    \E_out_direction_reg[5]_0 ,
    E_stall_out_DEC_reg_2,
    \E_out_direction_reg[3]_0 ,
    E_stall_out_DEC_reg_3,
    clk,
    NE_reg_1,
    SE_reg_1,
    w_E_out_new_EB_DEC,
    reset_riscv,
    \buffer_direction[3]_in_ack ,
    PM_SET_ultimo_i_5,
    PM_SET_ultimo_i_5_0,
    PM_SET_ultimo_i_5_1,
    \buffer_direction[5]_in_ack ,
    w_E_stall_in_DEC,
    E,
    D,
    SR);
  output state_reg_0;
  output w_E_ready_DEC_EB;
  output E_stall_out_DEC_reg_0;
  output NE_reg_0;
  output SE_reg_0;
  output state_reg_1;
  output \E_out_direction_reg[1]_0 ;
  output E_stall_out_DEC_reg_1;
  output \E_out_direction_reg[2]_0 ;
  output \E_out_direction_reg[4]_0 ;
  output \E_out_direction_reg[5]_0 ;
  output E_stall_out_DEC_reg_2;
  output \E_out_direction_reg[3]_0 ;
  output E_stall_out_DEC_reg_3;
  input clk;
  input NE_reg_1;
  input SE_reg_1;
  input w_E_out_new_EB_DEC;
  input reset_riscv;
  input \buffer_direction[3]_in_ack ;
  input PM_SET_ultimo_i_5;
  input PM_SET_ultimo_i_5_0;
  input PM_SET_ultimo_i_5_1;
  input \buffer_direction[5]_in_ack ;
  input w_E_stall_in_DEC;
  input [0:0]E;
  input [4:0]D;
  input [0:0]SR;

  wire [4:0]D;
  wire [0:0]E;
  wire \E_out_direction_reg[1]_0 ;
  wire \E_out_direction_reg[2]_0 ;
  wire \E_out_direction_reg[3]_0 ;
  wire \E_out_direction_reg[4]_0 ;
  wire \E_out_direction_reg[5]_0 ;
  wire E_ready_DEC_EB_i_1_n_0;
  wire E_stall_out_DEC_i_1_n_0;
  wire E_stall_out_DEC_reg_0;
  wire E_stall_out_DEC_reg_1;
  wire E_stall_out_DEC_reg_2;
  wire E_stall_out_DEC_reg_3;
  wire NE_reg_0;
  wire NE_reg_1;
  wire PM_SET_ultimo_i_5;
  wire PM_SET_ultimo_i_5_0;
  wire PM_SET_ultimo_i_5_1;
  wire SE_reg_0;
  wire SE_reg_1;
  wire [0:0]SR;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[5]_in_ack ;
  wire clk;
  wire \i_N_pixel[15]_i_43_n_0 ;
  wire reset_riscv;
  wire state_i_1__7_n_0;
  wire state_reg_0;
  wire state_reg_1;
  wire [5:1]w_E_in_direction;
  wire w_E_out_new_EB_DEC;
  wire w_E_ready_DEC_EB;
  wire w_E_stall_in_DEC;

  FDCE \E_out_direction_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[0]),
        .Q(w_E_in_direction[1]));
  FDCE \E_out_direction_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[1]),
        .Q(w_E_in_direction[2]));
  FDCE \E_out_direction_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[2]),
        .Q(w_E_in_direction[3]));
  FDCE \E_out_direction_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[3]),
        .Q(w_E_in_direction[4]));
  FDCE \E_out_direction_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[4]),
        .Q(w_E_in_direction[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hEAEA0AAA)) 
    E_ready_DEC_EB_i_1
       (.I0(w_E_ready_DEC_EB),
        .I1(w_E_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_E_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(E_ready_DEC_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    E_ready_DEC_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(E_ready_DEC_EB_i_1_n_0),
        .Q(w_E_ready_DEC_EB),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h2A2AFAAA)) 
    E_stall_out_DEC_i_1
       (.I0(E_stall_out_DEC_reg_0),
        .I1(w_E_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_E_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(E_stall_out_DEC_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    E_stall_out_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(E_stall_out_DEC_i_1_n_0),
        .Q(E_stall_out_DEC_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h40)) 
    NE_i_2__3
       (.I0(state_reg_0),
        .I1(w_E_out_new_EB_DEC),
        .I2(reset_riscv),
        .O(state_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    NE_reg
       (.C(clk),
        .CE(1'b1),
        .D(NE_reg_1),
        .Q(NE_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    SE_reg
       (.C(clk),
        .CE(1'b1),
        .D(SE_reg_1),
        .Q(SE_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \i_N_pixel[15]_i_13 
       (.I0(E_stall_out_DEC_reg_1),
        .I1(\buffer_direction[3]_in_ack ),
        .O(E_stall_out_DEC_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_N_pixel[15]_i_16 
       (.I0(E_stall_out_DEC_reg_1),
        .I1(w_E_in_direction[5]),
        .O(\E_out_direction_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_N_pixel[15]_i_19 
       (.I0(E_stall_out_DEC_reg_1),
        .I1(w_E_in_direction[1]),
        .O(\E_out_direction_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_N_pixel[15]_i_27 
       (.I0(E_stall_out_DEC_reg_1),
        .I1(w_E_in_direction[4]),
        .O(\E_out_direction_reg[4]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_N_pixel[15]_i_30 
       (.I0(E_stall_out_DEC_reg_1),
        .I1(w_E_in_direction[3]),
        .O(\E_out_direction_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \i_N_pixel[15]_i_32 
       (.I0(E_stall_out_DEC_reg_1),
        .I1(\buffer_direction[3]_in_ack ),
        .I2(\buffer_direction[5]_in_ack ),
        .O(E_stall_out_DEC_reg_3));
  LUT6 #(
    .INIT(64'h8888888880888000)) 
    \i_N_pixel[15]_i_38 
       (.I0(E_stall_out_DEC_reg_0),
        .I1(PM_SET_ultimo_i_5),
        .I2(PM_SET_ultimo_i_5_0),
        .I3(w_E_in_direction[5]),
        .I4(PM_SET_ultimo_i_5_1),
        .I5(\i_N_pixel[15]_i_43_n_0 ),
        .O(E_stall_out_DEC_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \i_N_pixel[15]_i_43 
       (.I0(w_E_in_direction[1]),
        .I1(w_E_in_direction[4]),
        .I2(w_E_in_direction[5]),
        .I3(w_E_in_direction[2]),
        .I4(w_E_in_direction[3]),
        .O(\i_N_pixel[15]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_S_pixel[15]_i_7 
       (.I0(E_stall_out_DEC_reg_1),
        .I1(w_E_in_direction[2]),
        .O(\E_out_direction_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    state_i_1__7
       (.I0(reset_riscv),
        .I1(w_E_stall_in_DEC),
        .I2(state_reg_0),
        .I3(w_E_out_new_EB_DEC),
        .O(state_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__7_n_0),
        .Q(state_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_E_elastic_buffer
   (E_data_out_fb_reg_0,
    w_E_out_new_EB_DEC,
    E_stall_out_EB_reg_0,
    IN_E_ACK,
    p_23_in,
    E,
    D,
    \E_data_out_x_orig_reg[7]_0 ,
    Q,
    \E_data_out_x_dest_reg[7]_0 ,
    \E_data_out_y_dest_reg[7]_0 ,
    E_data_out_fb_reg_1,
    SE_reg,
    \E_data_out_pixel_reg[15]_0 ,
    \E_data_out_step_reg[4]_0 ,
    \E_data_out_frame_reg[7]_0 ,
    clk,
    SR,
    IN_E,
    w_E_stall_out_DEC,
    w_E_stall_in_DEC,
    reset_riscv,
    \E_out_direction_reg[5] ,
    SE_reg_0,
    NE_reg,
    w_E_ready_DEC_EB,
    NE_reg_0);
  output E_data_out_fb_reg_0;
  output w_E_out_new_EB_DEC;
  output E_stall_out_EB_reg_0;
  output IN_E_ACK;
  output p_23_in;
  output [0:0]E;
  output [4:0]D;
  output [7:0]\E_data_out_x_orig_reg[7]_0 ;
  output [7:0]Q;
  output [7:0]\E_data_out_x_dest_reg[7]_0 ;
  output [7:0]\E_data_out_y_dest_reg[7]_0 ;
  output E_data_out_fb_reg_1;
  output SE_reg;
  output [15:0]\E_data_out_pixel_reg[15]_0 ;
  output [4:0]\E_data_out_step_reg[4]_0 ;
  output [7:0]\E_data_out_frame_reg[7]_0 ;
  input clk;
  input [0:0]SR;
  input [62:0]IN_E;
  input w_E_stall_out_DEC;
  input w_E_stall_in_DEC;
  input reset_riscv;
  input \E_out_direction_reg[5] ;
  input SE_reg_0;
  input NE_reg;
  input w_E_ready_DEC_EB;
  input NE_reg_0;

  wire [4:0]D;
  wire [0:0]E;
  wire E_ack_i_1_n_0;
  wire E_ack_i_2_n_0;
  wire \E_data_fb[0]_i_1_n_0 ;
  wire \E_data_fb[1]_i_1_n_0 ;
  wire \E_data_fb[2]_i_1_n_0 ;
  wire \E_data_fb_reg_n_0_[0] ;
  wire \E_data_fb_reg_n_0_[1] ;
  wire \E_data_fb_reg_n_0_[2] ;
  wire [7:0]\E_data_img_height_reg[0]_106 ;
  wire [7:0]\E_data_img_height_reg[1]_105 ;
  wire [7:0]\E_data_img_height_reg[2]_104 ;
  wire [7:0]\E_data_img_width_reg[0]_109 ;
  wire [7:0]\E_data_img_width_reg[1]_108 ;
  wire [7:0]\E_data_img_width_reg[2]_107 ;
  wire [7:0]\E_data_n_frames_reg[0]_118 ;
  wire [7:0]\E_data_n_frames_reg[1]_117 ;
  wire [7:0]\E_data_n_frames_reg[2]_116 ;
  wire [4:0]\E_data_n_steps_reg[0]_115 ;
  wire [4:0]\E_data_n_steps_reg[1]_114 ;
  wire [4:0]\E_data_n_steps_reg[2]_113 ;
  wire E_data_out_fb_i_1_n_0;
  wire E_data_out_fb_reg_0;
  wire E_data_out_fb_reg_1;
  wire \E_data_out_frame[0]_i_1_n_0 ;
  wire \E_data_out_frame[1]_i_1_n_0 ;
  wire \E_data_out_frame[2]_i_1_n_0 ;
  wire \E_data_out_frame[3]_i_1_n_0 ;
  wire \E_data_out_frame[4]_i_1_n_0 ;
  wire \E_data_out_frame[5]_i_1_n_0 ;
  wire \E_data_out_frame[6]_i_1_n_0 ;
  wire \E_data_out_frame[7]_i_1_n_0 ;
  wire [7:0]\E_data_out_frame_reg[7]_0 ;
  wire \E_data_out_pixel[0]_i_1_n_0 ;
  wire \E_data_out_pixel[10]_i_1_n_0 ;
  wire \E_data_out_pixel[11]_i_1_n_0 ;
  wire \E_data_out_pixel[12]_i_1_n_0 ;
  wire \E_data_out_pixel[13]_i_1_n_0 ;
  wire \E_data_out_pixel[14]_i_1_n_0 ;
  wire \E_data_out_pixel[15]_i_1_n_0 ;
  wire \E_data_out_pixel[1]_i_1_n_0 ;
  wire \E_data_out_pixel[2]_i_1_n_0 ;
  wire \E_data_out_pixel[3]_i_1_n_0 ;
  wire \E_data_out_pixel[4]_i_1_n_0 ;
  wire \E_data_out_pixel[5]_i_1_n_0 ;
  wire \E_data_out_pixel[6]_i_1_n_0 ;
  wire \E_data_out_pixel[7]_i_1_n_0 ;
  wire \E_data_out_pixel[8]_i_1_n_0 ;
  wire \E_data_out_pixel[9]_i_1_n_0 ;
  wire [15:0]\E_data_out_pixel_reg[15]_0 ;
  wire \E_data_out_step[0]_i_1_n_0 ;
  wire \E_data_out_step[1]_i_1_n_0 ;
  wire \E_data_out_step[2]_i_1_n_0 ;
  wire \E_data_out_step[3]_i_1_n_0 ;
  wire \E_data_out_step[4]_i_1_n_0 ;
  wire [4:0]\E_data_out_step_reg[4]_0 ;
  wire \E_data_out_x_dest[0]_i_1_n_0 ;
  wire \E_data_out_x_dest[1]_i_1_n_0 ;
  wire \E_data_out_x_dest[2]_i_1_n_0 ;
  wire \E_data_out_x_dest[3]_i_1_n_0 ;
  wire \E_data_out_x_dest[4]_i_1_n_0 ;
  wire \E_data_out_x_dest[5]_i_1_n_0 ;
  wire \E_data_out_x_dest[6]_i_1_n_0 ;
  wire \E_data_out_x_dest[7]_i_1_n_0 ;
  wire [7:0]\E_data_out_x_dest_reg[7]_0 ;
  wire \E_data_out_x_orig[0]_i_1_n_0 ;
  wire \E_data_out_x_orig[1]_i_1_n_0 ;
  wire \E_data_out_x_orig[2]_i_1_n_0 ;
  wire \E_data_out_x_orig[3]_i_1_n_0 ;
  wire \E_data_out_x_orig[4]_i_1_n_0 ;
  wire \E_data_out_x_orig[5]_i_1_n_0 ;
  wire \E_data_out_x_orig[6]_i_1_n_0 ;
  wire \E_data_out_x_orig[7]_i_1_n_0 ;
  wire [7:0]\E_data_out_x_orig_reg[7]_0 ;
  wire \E_data_out_y_dest[0]_i_1_n_0 ;
  wire \E_data_out_y_dest[1]_i_1_n_0 ;
  wire \E_data_out_y_dest[2]_i_1_n_0 ;
  wire \E_data_out_y_dest[3]_i_1_n_0 ;
  wire \E_data_out_y_dest[4]_i_1_n_0 ;
  wire \E_data_out_y_dest[5]_i_1_n_0 ;
  wire \E_data_out_y_dest[6]_i_1_n_0 ;
  wire \E_data_out_y_dest[7]_i_1_n_0 ;
  wire [7:0]\E_data_out_y_dest_reg[7]_0 ;
  wire \E_data_out_y_orig[0]_i_1_n_0 ;
  wire \E_data_out_y_orig[1]_i_1_n_0 ;
  wire \E_data_out_y_orig[2]_i_1_n_0 ;
  wire \E_data_out_y_orig[3]_i_1_n_0 ;
  wire \E_data_out_y_orig[4]_i_1_n_0 ;
  wire \E_data_out_y_orig[5]_i_1_n_0 ;
  wire \E_data_out_y_orig[6]_i_1_n_0 ;
  wire \E_data_out_y_orig[7]_i_1_n_0 ;
  wire \E_data_out_y_orig[7]_i_2_n_0 ;
  wire [15:0]\E_data_pix_depth_reg[0]_112 ;
  wire [15:0]\E_data_pix_depth_reg[1]_111 ;
  wire [15:0]\E_data_pix_depth_reg[2]_110 ;
  wire [7:0]\E_data_x_orig_reg[0]_103 ;
  wire [7:0]\E_data_x_orig_reg[1]_102 ;
  wire [7:0]\E_data_x_orig_reg[2]_101 ;
  wire \E_data_y_orig[0]_4 ;
  wire \E_data_y_orig[1]_119 ;
  wire \E_data_y_orig[2]_120 ;
  wire [7:0]\E_data_y_orig_reg[0]_100 ;
  wire [7:0]\E_data_y_orig_reg[1]_99 ;
  wire [7:0]\E_data_y_orig_reg[2]_98 ;
  wire \E_out_direction[1]_i_2_n_0 ;
  wire \E_out_direction[1]_i_3_n_0 ;
  wire \E_out_direction[4]_i_2_n_0 ;
  wire \E_out_direction[4]_i_3_n_0 ;
  wire \E_out_direction[4]_i_4_n_0 ;
  wire \E_out_direction[5]_i_3_n_0 ;
  wire \E_out_direction[5]_i_4_n_0 ;
  wire \E_out_direction[5]_i_5_n_0 ;
  wire \E_out_direction_reg[5] ;
  wire E_out_new_EB_DEC_i_1_n_0;
  wire E_stall_out_EB_i_1_n_0;
  wire E_stall_out_EB_reg_0;
  wire [62:0]IN_E;
  wire IN_E_ACK;
  wire NE_i_3__3_n_0;
  wire NE_reg;
  wire NE_reg_0;
  wire [7:0]Q;
  wire SE_i_2__3_n_0;
  wire SE_i_3__3_n_0;
  wire SE_reg;
  wire SE_reg_0;
  wire [0:0]SR;
  wire clk;
  wire [0:2]full;
  wire \full[0]_i_1__3_n_0 ;
  wire \full[1]_i_1__3_n_0 ;
  wire \full[2]_i_1__3_n_0 ;
  wire p_23_in;
  wire read0;
  wire \read[0]_i_1__3_n_0 ;
  wire \read[1]_i_2__3_n_0 ;
  wire \read[1]_i_3__3_n_0 ;
  wire \read[1]_i_4__3_n_0 ;
  wire \read_reg_n_0_[0] ;
  wire \read_reg_n_0_[1] ;
  wire reset_riscv;
  wire state;
  wire state_i_1__8_n_0;
  wire state_write;
  wire state_write_i_1__3_n_0;
  wire w_E_out_new_EB_DEC;
  wire w_E_ready_DEC_EB;
  wire w_E_stall_in_DEC;
  wire w_E_stall_out_DEC;
  wire write0;
  wire \write[0]_i_1__3_n_0 ;
  wire \write[1]_i_2__3_n_0 ;
  wire \write_reg_n_0_[0] ;
  wire \write_reg_n_0_[1] ;

  LUT2 #(
    .INIT(4'h8)) 
    E_SET_ultimo_i_2
       (.I0(E_stall_out_EB_reg_0),
        .I1(w_E_stall_out_DEC),
        .O(p_23_in));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h0E0AAAAA)) 
    E_ack_i_1
       (.I0(IN_E_ACK),
        .I1(IN_E[0]),
        .I2(state_write),
        .I3(E_ack_i_2_n_0),
        .I4(reset_riscv),
        .O(E_ack_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h101CD3DF)) 
    E_ack_i_2
       (.I0(full[2]),
        .I1(\write_reg_n_0_[0] ),
        .I2(\write_reg_n_0_[1] ),
        .I3(full[1]),
        .I4(full[0]),
        .O(E_ack_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    E_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(E_ack_i_1_n_0),
        .Q(IN_E_ACK),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \E_data_fb[0]_i_1 
       (.I0(IN_E[1]),
        .I1(\E_data_y_orig[0]_4 ),
        .I2(\E_data_fb_reg_n_0_[0] ),
        .O(\E_data_fb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \E_data_fb[1]_i_1 
       (.I0(IN_E[1]),
        .I1(\E_data_y_orig[1]_119 ),
        .I2(\E_data_fb_reg_n_0_[1] ),
        .O(\E_data_fb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \E_data_fb[2]_i_1 
       (.I0(IN_E[1]),
        .I1(\E_data_y_orig[2]_120 ),
        .I2(\E_data_fb_reg_n_0_[2] ),
        .O(\E_data_fb[2]_i_1_n_0 ));
  FDCE \E_data_fb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\E_data_fb[0]_i_1_n_0 ),
        .Q(\E_data_fb_reg_n_0_[0] ));
  FDCE \E_data_fb_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\E_data_fb[1]_i_1_n_0 ),
        .Q(\E_data_fb_reg_n_0_[1] ));
  FDCE \E_data_fb_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\E_data_fb[2]_i_1_n_0 ),
        .Q(\E_data_fb_reg_n_0_[2] ));
  FDCE \E_data_img_height_reg[0][0] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[31]),
        .Q(\E_data_img_height_reg[0]_106 [0]));
  FDCE \E_data_img_height_reg[0][1] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[32]),
        .Q(\E_data_img_height_reg[0]_106 [1]));
  FDCE \E_data_img_height_reg[0][2] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[33]),
        .Q(\E_data_img_height_reg[0]_106 [2]));
  FDCE \E_data_img_height_reg[0][3] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[34]),
        .Q(\E_data_img_height_reg[0]_106 [3]));
  FDCE \E_data_img_height_reg[0][4] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[35]),
        .Q(\E_data_img_height_reg[0]_106 [4]));
  FDCE \E_data_img_height_reg[0][5] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[36]),
        .Q(\E_data_img_height_reg[0]_106 [5]));
  FDCE \E_data_img_height_reg[0][6] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[37]),
        .Q(\E_data_img_height_reg[0]_106 [6]));
  FDCE \E_data_img_height_reg[0][7] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[38]),
        .Q(\E_data_img_height_reg[0]_106 [7]));
  FDCE \E_data_img_height_reg[1][0] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[31]),
        .Q(\E_data_img_height_reg[1]_105 [0]));
  FDCE \E_data_img_height_reg[1][1] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[32]),
        .Q(\E_data_img_height_reg[1]_105 [1]));
  FDCE \E_data_img_height_reg[1][2] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[33]),
        .Q(\E_data_img_height_reg[1]_105 [2]));
  FDCE \E_data_img_height_reg[1][3] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[34]),
        .Q(\E_data_img_height_reg[1]_105 [3]));
  FDCE \E_data_img_height_reg[1][4] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[35]),
        .Q(\E_data_img_height_reg[1]_105 [4]));
  FDCE \E_data_img_height_reg[1][5] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[36]),
        .Q(\E_data_img_height_reg[1]_105 [5]));
  FDCE \E_data_img_height_reg[1][6] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[37]),
        .Q(\E_data_img_height_reg[1]_105 [6]));
  FDCE \E_data_img_height_reg[1][7] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[38]),
        .Q(\E_data_img_height_reg[1]_105 [7]));
  FDCE \E_data_img_height_reg[2][0] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[31]),
        .Q(\E_data_img_height_reg[2]_104 [0]));
  FDCE \E_data_img_height_reg[2][1] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[32]),
        .Q(\E_data_img_height_reg[2]_104 [1]));
  FDCE \E_data_img_height_reg[2][2] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[33]),
        .Q(\E_data_img_height_reg[2]_104 [2]));
  FDCE \E_data_img_height_reg[2][3] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[34]),
        .Q(\E_data_img_height_reg[2]_104 [3]));
  FDCE \E_data_img_height_reg[2][4] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[35]),
        .Q(\E_data_img_height_reg[2]_104 [4]));
  FDCE \E_data_img_height_reg[2][5] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[36]),
        .Q(\E_data_img_height_reg[2]_104 [5]));
  FDCE \E_data_img_height_reg[2][6] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[37]),
        .Q(\E_data_img_height_reg[2]_104 [6]));
  FDCE \E_data_img_height_reg[2][7] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[38]),
        .Q(\E_data_img_height_reg[2]_104 [7]));
  FDCE \E_data_img_width_reg[0][0] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[39]),
        .Q(\E_data_img_width_reg[0]_109 [0]));
  FDCE \E_data_img_width_reg[0][1] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[40]),
        .Q(\E_data_img_width_reg[0]_109 [1]));
  FDCE \E_data_img_width_reg[0][2] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[41]),
        .Q(\E_data_img_width_reg[0]_109 [2]));
  FDCE \E_data_img_width_reg[0][3] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[42]),
        .Q(\E_data_img_width_reg[0]_109 [3]));
  FDCE \E_data_img_width_reg[0][4] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[43]),
        .Q(\E_data_img_width_reg[0]_109 [4]));
  FDCE \E_data_img_width_reg[0][5] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[44]),
        .Q(\E_data_img_width_reg[0]_109 [5]));
  FDCE \E_data_img_width_reg[0][6] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[45]),
        .Q(\E_data_img_width_reg[0]_109 [6]));
  FDCE \E_data_img_width_reg[0][7] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[46]),
        .Q(\E_data_img_width_reg[0]_109 [7]));
  FDCE \E_data_img_width_reg[1][0] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[39]),
        .Q(\E_data_img_width_reg[1]_108 [0]));
  FDCE \E_data_img_width_reg[1][1] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[40]),
        .Q(\E_data_img_width_reg[1]_108 [1]));
  FDCE \E_data_img_width_reg[1][2] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[41]),
        .Q(\E_data_img_width_reg[1]_108 [2]));
  FDCE \E_data_img_width_reg[1][3] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[42]),
        .Q(\E_data_img_width_reg[1]_108 [3]));
  FDCE \E_data_img_width_reg[1][4] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[43]),
        .Q(\E_data_img_width_reg[1]_108 [4]));
  FDCE \E_data_img_width_reg[1][5] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[44]),
        .Q(\E_data_img_width_reg[1]_108 [5]));
  FDCE \E_data_img_width_reg[1][6] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[45]),
        .Q(\E_data_img_width_reg[1]_108 [6]));
  FDCE \E_data_img_width_reg[1][7] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[46]),
        .Q(\E_data_img_width_reg[1]_108 [7]));
  FDCE \E_data_img_width_reg[2][0] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[39]),
        .Q(\E_data_img_width_reg[2]_107 [0]));
  FDCE \E_data_img_width_reg[2][1] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[40]),
        .Q(\E_data_img_width_reg[2]_107 [1]));
  FDCE \E_data_img_width_reg[2][2] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[41]),
        .Q(\E_data_img_width_reg[2]_107 [2]));
  FDCE \E_data_img_width_reg[2][3] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[42]),
        .Q(\E_data_img_width_reg[2]_107 [3]));
  FDCE \E_data_img_width_reg[2][4] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[43]),
        .Q(\E_data_img_width_reg[2]_107 [4]));
  FDCE \E_data_img_width_reg[2][5] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[44]),
        .Q(\E_data_img_width_reg[2]_107 [5]));
  FDCE \E_data_img_width_reg[2][6] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[45]),
        .Q(\E_data_img_width_reg[2]_107 [6]));
  FDCE \E_data_img_width_reg[2][7] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[46]),
        .Q(\E_data_img_width_reg[2]_107 [7]));
  FDCE \E_data_n_frames_reg[0][0] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[18]),
        .Q(\E_data_n_frames_reg[0]_118 [0]));
  FDCE \E_data_n_frames_reg[0][1] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[19]),
        .Q(\E_data_n_frames_reg[0]_118 [1]));
  FDCE \E_data_n_frames_reg[0][2] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[20]),
        .Q(\E_data_n_frames_reg[0]_118 [2]));
  FDCE \E_data_n_frames_reg[0][3] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[21]),
        .Q(\E_data_n_frames_reg[0]_118 [3]));
  FDCE \E_data_n_frames_reg[0][4] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[22]),
        .Q(\E_data_n_frames_reg[0]_118 [4]));
  FDCE \E_data_n_frames_reg[0][5] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[23]),
        .Q(\E_data_n_frames_reg[0]_118 [5]));
  FDCE \E_data_n_frames_reg[0][6] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[24]),
        .Q(\E_data_n_frames_reg[0]_118 [6]));
  FDCE \E_data_n_frames_reg[0][7] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[25]),
        .Q(\E_data_n_frames_reg[0]_118 [7]));
  FDCE \E_data_n_frames_reg[1][0] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[18]),
        .Q(\E_data_n_frames_reg[1]_117 [0]));
  FDCE \E_data_n_frames_reg[1][1] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[19]),
        .Q(\E_data_n_frames_reg[1]_117 [1]));
  FDCE \E_data_n_frames_reg[1][2] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[20]),
        .Q(\E_data_n_frames_reg[1]_117 [2]));
  FDCE \E_data_n_frames_reg[1][3] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[21]),
        .Q(\E_data_n_frames_reg[1]_117 [3]));
  FDCE \E_data_n_frames_reg[1][4] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[22]),
        .Q(\E_data_n_frames_reg[1]_117 [4]));
  FDCE \E_data_n_frames_reg[1][5] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[23]),
        .Q(\E_data_n_frames_reg[1]_117 [5]));
  FDCE \E_data_n_frames_reg[1][6] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[24]),
        .Q(\E_data_n_frames_reg[1]_117 [6]));
  FDCE \E_data_n_frames_reg[1][7] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[25]),
        .Q(\E_data_n_frames_reg[1]_117 [7]));
  FDCE \E_data_n_frames_reg[2][0] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[18]),
        .Q(\E_data_n_frames_reg[2]_116 [0]));
  FDCE \E_data_n_frames_reg[2][1] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[19]),
        .Q(\E_data_n_frames_reg[2]_116 [1]));
  FDCE \E_data_n_frames_reg[2][2] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[20]),
        .Q(\E_data_n_frames_reg[2]_116 [2]));
  FDCE \E_data_n_frames_reg[2][3] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[21]),
        .Q(\E_data_n_frames_reg[2]_116 [3]));
  FDCE \E_data_n_frames_reg[2][4] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[22]),
        .Q(\E_data_n_frames_reg[2]_116 [4]));
  FDCE \E_data_n_frames_reg[2][5] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[23]),
        .Q(\E_data_n_frames_reg[2]_116 [5]));
  FDCE \E_data_n_frames_reg[2][6] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[24]),
        .Q(\E_data_n_frames_reg[2]_116 [6]));
  FDCE \E_data_n_frames_reg[2][7] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[25]),
        .Q(\E_data_n_frames_reg[2]_116 [7]));
  FDCE \E_data_n_steps_reg[0][0] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[26]),
        .Q(\E_data_n_steps_reg[0]_115 [0]));
  FDCE \E_data_n_steps_reg[0][1] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[27]),
        .Q(\E_data_n_steps_reg[0]_115 [1]));
  FDCE \E_data_n_steps_reg[0][2] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[28]),
        .Q(\E_data_n_steps_reg[0]_115 [2]));
  FDCE \E_data_n_steps_reg[0][3] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[29]),
        .Q(\E_data_n_steps_reg[0]_115 [3]));
  FDCE \E_data_n_steps_reg[0][4] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[30]),
        .Q(\E_data_n_steps_reg[0]_115 [4]));
  FDCE \E_data_n_steps_reg[1][0] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[26]),
        .Q(\E_data_n_steps_reg[1]_114 [0]));
  FDCE \E_data_n_steps_reg[1][1] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[27]),
        .Q(\E_data_n_steps_reg[1]_114 [1]));
  FDCE \E_data_n_steps_reg[1][2] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[28]),
        .Q(\E_data_n_steps_reg[1]_114 [2]));
  FDCE \E_data_n_steps_reg[1][3] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[29]),
        .Q(\E_data_n_steps_reg[1]_114 [3]));
  FDCE \E_data_n_steps_reg[1][4] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[30]),
        .Q(\E_data_n_steps_reg[1]_114 [4]));
  FDCE \E_data_n_steps_reg[2][0] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[26]),
        .Q(\E_data_n_steps_reg[2]_113 [0]));
  FDCE \E_data_n_steps_reg[2][1] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[27]),
        .Q(\E_data_n_steps_reg[2]_113 [1]));
  FDCE \E_data_n_steps_reg[2][2] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[28]),
        .Q(\E_data_n_steps_reg[2]_113 [2]));
  FDCE \E_data_n_steps_reg[2][3] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[29]),
        .Q(\E_data_n_steps_reg[2]_113 [3]));
  FDCE \E_data_n_steps_reg[2][4] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[30]),
        .Q(\E_data_n_steps_reg[2]_113 [4]));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    E_data_out_fb_i_1
       (.I0(\E_data_fb_reg_n_0_[1] ),
        .I1(\E_data_fb_reg_n_0_[2] ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_fb_reg_n_0_[0] ),
        .O(E_data_out_fb_i_1_n_0));
  FDCE E_data_out_fb_reg
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(E_data_out_fb_i_1_n_0),
        .Q(E_data_out_fb_reg_0));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_frame[0]_i_1 
       (.I0(\E_data_n_frames_reg[2]_116 [0]),
        .I1(\E_data_n_frames_reg[0]_118 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_n_frames_reg[1]_117 [0]),
        .O(\E_data_out_frame[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_frame[1]_i_1 
       (.I0(\E_data_n_frames_reg[2]_116 [1]),
        .I1(\E_data_n_frames_reg[0]_118 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_n_frames_reg[1]_117 [1]),
        .O(\E_data_out_frame[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_frame[2]_i_1 
       (.I0(\E_data_n_frames_reg[2]_116 [2]),
        .I1(\E_data_n_frames_reg[0]_118 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_n_frames_reg[1]_117 [2]),
        .O(\E_data_out_frame[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_frame[3]_i_1 
       (.I0(\E_data_n_frames_reg[2]_116 [3]),
        .I1(\E_data_n_frames_reg[0]_118 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_n_frames_reg[1]_117 [3]),
        .O(\E_data_out_frame[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_frame[4]_i_1 
       (.I0(\E_data_n_frames_reg[2]_116 [4]),
        .I1(\E_data_n_frames_reg[0]_118 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_n_frames_reg[1]_117 [4]),
        .O(\E_data_out_frame[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_frame[5]_i_1 
       (.I0(\E_data_n_frames_reg[2]_116 [5]),
        .I1(\E_data_n_frames_reg[0]_118 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_n_frames_reg[1]_117 [5]),
        .O(\E_data_out_frame[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_frame[6]_i_1 
       (.I0(\E_data_n_frames_reg[2]_116 [6]),
        .I1(\E_data_n_frames_reg[1]_117 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_n_frames_reg[0]_118 [6]),
        .O(\E_data_out_frame[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_frame[7]_i_1 
       (.I0(\E_data_n_frames_reg[2]_116 [7]),
        .I1(\E_data_n_frames_reg[0]_118 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_n_frames_reg[1]_117 [7]),
        .O(\E_data_out_frame[7]_i_1_n_0 ));
  FDCE \E_data_out_frame_reg[0] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_frame[0]_i_1_n_0 ),
        .Q(\E_data_out_frame_reg[7]_0 [0]));
  FDCE \E_data_out_frame_reg[1] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_frame[1]_i_1_n_0 ),
        .Q(\E_data_out_frame_reg[7]_0 [1]));
  FDCE \E_data_out_frame_reg[2] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_frame[2]_i_1_n_0 ),
        .Q(\E_data_out_frame_reg[7]_0 [2]));
  FDCE \E_data_out_frame_reg[3] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_frame[3]_i_1_n_0 ),
        .Q(\E_data_out_frame_reg[7]_0 [3]));
  FDCE \E_data_out_frame_reg[4] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_frame[4]_i_1_n_0 ),
        .Q(\E_data_out_frame_reg[7]_0 [4]));
  FDCE \E_data_out_frame_reg[5] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_frame[5]_i_1_n_0 ),
        .Q(\E_data_out_frame_reg[7]_0 [5]));
  FDCE \E_data_out_frame_reg[6] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_frame[6]_i_1_n_0 ),
        .Q(\E_data_out_frame_reg[7]_0 [6]));
  FDCE \E_data_out_frame_reg[7] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_frame[7]_i_1_n_0 ),
        .Q(\E_data_out_frame_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \E_data_out_pixel[0]_i_1 
       (.I0(\E_data_pix_depth_reg[1]_111 [0]),
        .I1(\E_data_pix_depth_reg[2]_110 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_pix_depth_reg[0]_112 [0]),
        .O(\E_data_out_pixel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_pixel[10]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [10]),
        .I1(\E_data_pix_depth_reg[0]_112 [10]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_pix_depth_reg[1]_111 [10]),
        .O(\E_data_out_pixel[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \E_data_out_pixel[11]_i_1 
       (.I0(\E_data_pix_depth_reg[1]_111 [11]),
        .I1(\E_data_pix_depth_reg[2]_110 [11]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_pix_depth_reg[0]_112 [11]),
        .O(\E_data_out_pixel[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_pixel[12]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [12]),
        .I1(\E_data_pix_depth_reg[0]_112 [12]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_pix_depth_reg[1]_111 [12]),
        .O(\E_data_out_pixel[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_pixel[13]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [13]),
        .I1(\E_data_pix_depth_reg[1]_111 [13]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_pix_depth_reg[0]_112 [13]),
        .O(\E_data_out_pixel[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_pixel[14]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [14]),
        .I1(\E_data_pix_depth_reg[0]_112 [14]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_pix_depth_reg[1]_111 [14]),
        .O(\E_data_out_pixel[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_pixel[15]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [15]),
        .I1(\E_data_pix_depth_reg[1]_111 [15]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_pix_depth_reg[0]_112 [15]),
        .O(\E_data_out_pixel[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_pixel[1]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [1]),
        .I1(\E_data_pix_depth_reg[0]_112 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_pix_depth_reg[1]_111 [1]),
        .O(\E_data_out_pixel[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_pixel[2]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [2]),
        .I1(\E_data_pix_depth_reg[1]_111 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_pix_depth_reg[0]_112 [2]),
        .O(\E_data_out_pixel[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \E_data_out_pixel[3]_i_1 
       (.I0(\E_data_pix_depth_reg[1]_111 [3]),
        .I1(\E_data_pix_depth_reg[2]_110 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_pix_depth_reg[0]_112 [3]),
        .O(\E_data_out_pixel[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_pixel[4]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [4]),
        .I1(\E_data_pix_depth_reg[0]_112 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_pix_depth_reg[1]_111 [4]),
        .O(\E_data_out_pixel[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_pixel[5]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [5]),
        .I1(\E_data_pix_depth_reg[0]_112 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_pix_depth_reg[1]_111 [5]),
        .O(\E_data_out_pixel[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_pixel[6]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [6]),
        .I1(\E_data_pix_depth_reg[0]_112 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_pix_depth_reg[1]_111 [6]),
        .O(\E_data_out_pixel[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_pixel[7]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [7]),
        .I1(\E_data_pix_depth_reg[0]_112 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_pix_depth_reg[1]_111 [7]),
        .O(\E_data_out_pixel[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_pixel[8]_i_1 
       (.I0(\E_data_pix_depth_reg[2]_110 [8]),
        .I1(\E_data_pix_depth_reg[1]_111 [8]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_pix_depth_reg[0]_112 [8]),
        .O(\E_data_out_pixel[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \E_data_out_pixel[9]_i_1 
       (.I0(\E_data_pix_depth_reg[0]_112 [9]),
        .I1(\E_data_pix_depth_reg[1]_111 [9]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_pix_depth_reg[2]_110 [9]),
        .O(\E_data_out_pixel[9]_i_1_n_0 ));
  FDCE \E_data_out_pixel_reg[0] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[0]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [0]));
  FDCE \E_data_out_pixel_reg[10] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[10]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [10]));
  FDCE \E_data_out_pixel_reg[11] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[11]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [11]));
  FDCE \E_data_out_pixel_reg[12] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[12]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [12]));
  FDCE \E_data_out_pixel_reg[13] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[13]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [13]));
  FDCE \E_data_out_pixel_reg[14] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[14]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [14]));
  FDCE \E_data_out_pixel_reg[15] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[15]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [15]));
  FDCE \E_data_out_pixel_reg[1] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[1]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [1]));
  FDCE \E_data_out_pixel_reg[2] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[2]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [2]));
  FDCE \E_data_out_pixel_reg[3] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[3]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [3]));
  FDCE \E_data_out_pixel_reg[4] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[4]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [4]));
  FDCE \E_data_out_pixel_reg[5] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[5]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [5]));
  FDCE \E_data_out_pixel_reg[6] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[6]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [6]));
  FDCE \E_data_out_pixel_reg[7] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[7]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [7]));
  FDCE \E_data_out_pixel_reg[8] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[8]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [8]));
  FDCE \E_data_out_pixel_reg[9] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_pixel[9]_i_1_n_0 ),
        .Q(\E_data_out_pixel_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \E_data_out_step[0]_i_1 
       (.I0(\E_data_n_steps_reg[1]_114 [0]),
        .I1(\E_data_n_steps_reg[2]_113 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_n_steps_reg[0]_115 [0]),
        .O(\E_data_out_step[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \E_data_out_step[1]_i_1 
       (.I0(\E_data_n_steps_reg[1]_114 [1]),
        .I1(\E_data_n_steps_reg[2]_113 [1]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_n_steps_reg[0]_115 [1]),
        .O(\E_data_out_step[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_step[2]_i_1 
       (.I0(\E_data_n_steps_reg[2]_113 [2]),
        .I1(\E_data_n_steps_reg[1]_114 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_n_steps_reg[0]_115 [2]),
        .O(\E_data_out_step[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \E_data_out_step[3]_i_1 
       (.I0(\E_data_n_steps_reg[0]_115 [3]),
        .I1(\E_data_n_steps_reg[1]_114 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_n_steps_reg[2]_113 [3]),
        .O(\E_data_out_step[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \E_data_out_step[4]_i_1 
       (.I0(\E_data_n_steps_reg[0]_115 [4]),
        .I1(\E_data_n_steps_reg[1]_114 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_n_steps_reg[2]_113 [4]),
        .O(\E_data_out_step[4]_i_1_n_0 ));
  FDCE \E_data_out_step_reg[0] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_step[0]_i_1_n_0 ),
        .Q(\E_data_out_step_reg[4]_0 [0]));
  FDCE \E_data_out_step_reg[1] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_step[1]_i_1_n_0 ),
        .Q(\E_data_out_step_reg[4]_0 [1]));
  FDCE \E_data_out_step_reg[2] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_step[2]_i_1_n_0 ),
        .Q(\E_data_out_step_reg[4]_0 [2]));
  FDCE \E_data_out_step_reg[3] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_step[3]_i_1_n_0 ),
        .Q(\E_data_out_step_reg[4]_0 [3]));
  FDCE \E_data_out_step_reg[4] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_step[4]_i_1_n_0 ),
        .Q(\E_data_out_step_reg[4]_0 [4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_x_dest[0]_i_1 
       (.I0(\E_data_img_width_reg[2]_107 [0]),
        .I1(\E_data_img_width_reg[0]_109 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_width_reg[1]_108 [0]),
        .O(\E_data_out_x_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_x_dest[1]_i_1 
       (.I0(\E_data_img_width_reg[2]_107 [1]),
        .I1(\E_data_img_width_reg[0]_109 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_width_reg[1]_108 [1]),
        .O(\E_data_out_x_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_x_dest[2]_i_1 
       (.I0(\E_data_img_width_reg[2]_107 [2]),
        .I1(\E_data_img_width_reg[0]_109 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_width_reg[1]_108 [2]),
        .O(\E_data_out_x_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \E_data_out_x_dest[3]_i_1 
       (.I0(\E_data_img_width_reg[1]_108 [3]),
        .I1(\E_data_img_width_reg[2]_107 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_img_width_reg[0]_109 [3]),
        .O(\E_data_out_x_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_x_dest[4]_i_1 
       (.I0(\E_data_img_width_reg[2]_107 [4]),
        .I1(\E_data_img_width_reg[0]_109 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_width_reg[1]_108 [4]),
        .O(\E_data_out_x_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_x_dest[5]_i_1 
       (.I0(\E_data_img_width_reg[2]_107 [5]),
        .I1(\E_data_img_width_reg[1]_108 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_img_width_reg[0]_109 [5]),
        .O(\E_data_out_x_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_x_dest[6]_i_1 
       (.I0(\E_data_img_width_reg[2]_107 [6]),
        .I1(\E_data_img_width_reg[1]_108 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_img_width_reg[0]_109 [6]),
        .O(\E_data_out_x_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_x_dest[7]_i_1 
       (.I0(\E_data_img_width_reg[2]_107 [7]),
        .I1(\E_data_img_width_reg[0]_109 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_width_reg[1]_108 [7]),
        .O(\E_data_out_x_dest[7]_i_1_n_0 ));
  FDCE \E_data_out_x_dest_reg[0] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_dest[0]_i_1_n_0 ),
        .Q(\E_data_out_x_dest_reg[7]_0 [0]));
  FDCE \E_data_out_x_dest_reg[1] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_dest[1]_i_1_n_0 ),
        .Q(\E_data_out_x_dest_reg[7]_0 [1]));
  FDCE \E_data_out_x_dest_reg[2] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_dest[2]_i_1_n_0 ),
        .Q(\E_data_out_x_dest_reg[7]_0 [2]));
  FDCE \E_data_out_x_dest_reg[3] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_dest[3]_i_1_n_0 ),
        .Q(\E_data_out_x_dest_reg[7]_0 [3]));
  FDCE \E_data_out_x_dest_reg[4] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_dest[4]_i_1_n_0 ),
        .Q(\E_data_out_x_dest_reg[7]_0 [4]));
  FDCE \E_data_out_x_dest_reg[5] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_dest[5]_i_1_n_0 ),
        .Q(\E_data_out_x_dest_reg[7]_0 [5]));
  FDCE \E_data_out_x_dest_reg[6] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_dest[6]_i_1_n_0 ),
        .Q(\E_data_out_x_dest_reg[7]_0 [6]));
  FDCE \E_data_out_x_dest_reg[7] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_dest[7]_i_1_n_0 ),
        .Q(\E_data_out_x_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_x_orig[0]_i_1 
       (.I0(\E_data_x_orig_reg[2]_101 [0]),
        .I1(\E_data_x_orig_reg[0]_103 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_x_orig_reg[1]_102 [0]),
        .O(\E_data_out_x_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_x_orig[1]_i_1 
       (.I0(\E_data_x_orig_reg[2]_101 [1]),
        .I1(\E_data_x_orig_reg[0]_103 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_x_orig_reg[1]_102 [1]),
        .O(\E_data_out_x_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_x_orig[2]_i_1 
       (.I0(\E_data_x_orig_reg[2]_101 [2]),
        .I1(\E_data_x_orig_reg[1]_102 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_x_orig_reg[0]_103 [2]),
        .O(\E_data_out_x_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \E_data_out_x_orig[3]_i_1 
       (.I0(\E_data_x_orig_reg[1]_102 [3]),
        .I1(\E_data_x_orig_reg[2]_101 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_x_orig_reg[0]_103 [3]),
        .O(\E_data_out_x_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_x_orig[4]_i_1 
       (.I0(\E_data_x_orig_reg[2]_101 [4]),
        .I1(\E_data_x_orig_reg[0]_103 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_x_orig_reg[1]_102 [4]),
        .O(\E_data_out_x_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_x_orig[5]_i_1 
       (.I0(\E_data_x_orig_reg[2]_101 [5]),
        .I1(\E_data_x_orig_reg[1]_102 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_x_orig_reg[0]_103 [5]),
        .O(\E_data_out_x_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_x_orig[6]_i_1 
       (.I0(\E_data_x_orig_reg[2]_101 [6]),
        .I1(\E_data_x_orig_reg[0]_103 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_x_orig_reg[1]_102 [6]),
        .O(\E_data_out_x_orig[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \E_data_out_x_orig[7]_i_1 
       (.I0(\E_data_x_orig_reg[0]_103 [7]),
        .I1(\E_data_x_orig_reg[1]_102 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_x_orig_reg[2]_101 [7]),
        .O(\E_data_out_x_orig[7]_i_1_n_0 ));
  FDCE \E_data_out_x_orig_reg[0] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_orig[0]_i_1_n_0 ),
        .Q(\E_data_out_x_orig_reg[7]_0 [0]));
  FDCE \E_data_out_x_orig_reg[1] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_orig[1]_i_1_n_0 ),
        .Q(\E_data_out_x_orig_reg[7]_0 [1]));
  FDCE \E_data_out_x_orig_reg[2] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_orig[2]_i_1_n_0 ),
        .Q(\E_data_out_x_orig_reg[7]_0 [2]));
  FDCE \E_data_out_x_orig_reg[3] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_orig[3]_i_1_n_0 ),
        .Q(\E_data_out_x_orig_reg[7]_0 [3]));
  FDCE \E_data_out_x_orig_reg[4] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_orig[4]_i_1_n_0 ),
        .Q(\E_data_out_x_orig_reg[7]_0 [4]));
  FDCE \E_data_out_x_orig_reg[5] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_orig[5]_i_1_n_0 ),
        .Q(\E_data_out_x_orig_reg[7]_0 [5]));
  FDCE \E_data_out_x_orig_reg[6] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_orig[6]_i_1_n_0 ),
        .Q(\E_data_out_x_orig_reg[7]_0 [6]));
  FDCE \E_data_out_x_orig_reg[7] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_x_orig[7]_i_1_n_0 ),
        .Q(\E_data_out_x_orig_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_dest[0]_i_1 
       (.I0(\E_data_img_height_reg[2]_104 [0]),
        .I1(\E_data_img_height_reg[0]_106 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_height_reg[1]_105 [0]),
        .O(\E_data_out_y_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_dest[1]_i_1 
       (.I0(\E_data_img_height_reg[2]_104 [1]),
        .I1(\E_data_img_height_reg[0]_106 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_height_reg[1]_105 [1]),
        .O(\E_data_out_y_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_dest[2]_i_1 
       (.I0(\E_data_img_height_reg[2]_104 [2]),
        .I1(\E_data_img_height_reg[0]_106 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_height_reg[1]_105 [2]),
        .O(\E_data_out_y_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_dest[3]_i_1 
       (.I0(\E_data_img_height_reg[2]_104 [3]),
        .I1(\E_data_img_height_reg[0]_106 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_height_reg[1]_105 [3]),
        .O(\E_data_out_y_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_y_dest[4]_i_1 
       (.I0(\E_data_img_height_reg[2]_104 [4]),
        .I1(\E_data_img_height_reg[1]_105 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_img_height_reg[0]_106 [4]),
        .O(\E_data_out_y_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_dest[5]_i_1 
       (.I0(\E_data_img_height_reg[2]_104 [5]),
        .I1(\E_data_img_height_reg[0]_106 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_height_reg[1]_105 [5]),
        .O(\E_data_out_y_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_dest[6]_i_1 
       (.I0(\E_data_img_height_reg[2]_104 [6]),
        .I1(\E_data_img_height_reg[0]_106 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_img_height_reg[1]_105 [6]),
        .O(\E_data_out_y_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \E_data_out_y_dest[7]_i_1 
       (.I0(\E_data_img_height_reg[0]_106 [7]),
        .I1(\E_data_img_height_reg[1]_105 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_img_height_reg[2]_104 [7]),
        .O(\E_data_out_y_dest[7]_i_1_n_0 ));
  FDCE \E_data_out_y_dest_reg[0] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_dest[0]_i_1_n_0 ),
        .Q(\E_data_out_y_dest_reg[7]_0 [0]));
  FDCE \E_data_out_y_dest_reg[1] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_dest[1]_i_1_n_0 ),
        .Q(\E_data_out_y_dest_reg[7]_0 [1]));
  FDCE \E_data_out_y_dest_reg[2] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_dest[2]_i_1_n_0 ),
        .Q(\E_data_out_y_dest_reg[7]_0 [2]));
  FDCE \E_data_out_y_dest_reg[3] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_dest[3]_i_1_n_0 ),
        .Q(\E_data_out_y_dest_reg[7]_0 [3]));
  FDCE \E_data_out_y_dest_reg[4] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_dest[4]_i_1_n_0 ),
        .Q(\E_data_out_y_dest_reg[7]_0 [4]));
  FDCE \E_data_out_y_dest_reg[5] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_dest[5]_i_1_n_0 ),
        .Q(\E_data_out_y_dest_reg[7]_0 [5]));
  FDCE \E_data_out_y_dest_reg[6] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_dest[6]_i_1_n_0 ),
        .Q(\E_data_out_y_dest_reg[7]_0 [6]));
  FDCE \E_data_out_y_dest_reg[7] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_dest[7]_i_1_n_0 ),
        .Q(\E_data_out_y_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_y_orig[0]_i_1 
       (.I0(\E_data_y_orig_reg[2]_98 [0]),
        .I1(\E_data_y_orig_reg[1]_99 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_y_orig_reg[0]_100 [0]),
        .O(\E_data_out_y_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_orig[1]_i_1 
       (.I0(\E_data_y_orig_reg[2]_98 [1]),
        .I1(\E_data_y_orig_reg[0]_100 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_y_orig_reg[1]_99 [1]),
        .O(\E_data_out_y_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_orig[2]_i_1 
       (.I0(\E_data_y_orig_reg[2]_98 [2]),
        .I1(\E_data_y_orig_reg[0]_100 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_y_orig_reg[1]_99 [2]),
        .O(\E_data_out_y_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_orig[3]_i_1 
       (.I0(\E_data_y_orig_reg[2]_98 [3]),
        .I1(\E_data_y_orig_reg[0]_100 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_y_orig_reg[1]_99 [3]),
        .O(\E_data_out_y_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_orig[4]_i_1 
       (.I0(\E_data_y_orig_reg[2]_98 [4]),
        .I1(\E_data_y_orig_reg[0]_100 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_y_orig_reg[1]_99 [4]),
        .O(\E_data_out_y_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \E_data_out_y_orig[5]_i_1 
       (.I0(\E_data_y_orig_reg[2]_98 [5]),
        .I1(\E_data_y_orig_reg[0]_100 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\E_data_y_orig_reg[1]_99 [5]),
        .O(\E_data_out_y_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \E_data_out_y_orig[6]_i_1 
       (.I0(\E_data_y_orig_reg[0]_100 [6]),
        .I1(\E_data_y_orig_reg[1]_99 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_y_orig_reg[2]_98 [6]),
        .O(\E_data_out_y_orig[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \E_data_out_y_orig[7]_i_1 
       (.I0(\read[1]_i_3__3_n_0 ),
        .O(\E_data_out_y_orig[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \E_data_out_y_orig[7]_i_2 
       (.I0(\E_data_y_orig_reg[2]_98 [7]),
        .I1(\E_data_y_orig_reg[1]_99 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\E_data_y_orig_reg[0]_100 [7]),
        .O(\E_data_out_y_orig[7]_i_2_n_0 ));
  FDCE \E_data_out_y_orig_reg[0] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_orig[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \E_data_out_y_orig_reg[1] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_orig[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \E_data_out_y_orig_reg[2] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_orig[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \E_data_out_y_orig_reg[3] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_orig[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \E_data_out_y_orig_reg[4] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_orig[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \E_data_out_y_orig_reg[5] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_orig[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \E_data_out_y_orig_reg[6] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_orig[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \E_data_out_y_orig_reg[7] 
       (.C(clk),
        .CE(\E_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\E_data_out_y_orig[7]_i_2_n_0 ),
        .Q(Q[7]));
  FDCE \E_data_pix_depth_reg[0][0] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[47]),
        .Q(\E_data_pix_depth_reg[0]_112 [0]));
  FDCE \E_data_pix_depth_reg[0][10] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[57]),
        .Q(\E_data_pix_depth_reg[0]_112 [10]));
  FDCE \E_data_pix_depth_reg[0][11] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[58]),
        .Q(\E_data_pix_depth_reg[0]_112 [11]));
  FDCE \E_data_pix_depth_reg[0][12] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[59]),
        .Q(\E_data_pix_depth_reg[0]_112 [12]));
  FDCE \E_data_pix_depth_reg[0][13] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[60]),
        .Q(\E_data_pix_depth_reg[0]_112 [13]));
  FDCE \E_data_pix_depth_reg[0][14] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[61]),
        .Q(\E_data_pix_depth_reg[0]_112 [14]));
  FDCE \E_data_pix_depth_reg[0][15] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[62]),
        .Q(\E_data_pix_depth_reg[0]_112 [15]));
  FDCE \E_data_pix_depth_reg[0][1] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[48]),
        .Q(\E_data_pix_depth_reg[0]_112 [1]));
  FDCE \E_data_pix_depth_reg[0][2] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[49]),
        .Q(\E_data_pix_depth_reg[0]_112 [2]));
  FDCE \E_data_pix_depth_reg[0][3] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[50]),
        .Q(\E_data_pix_depth_reg[0]_112 [3]));
  FDCE \E_data_pix_depth_reg[0][4] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[51]),
        .Q(\E_data_pix_depth_reg[0]_112 [4]));
  FDCE \E_data_pix_depth_reg[0][5] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[52]),
        .Q(\E_data_pix_depth_reg[0]_112 [5]));
  FDCE \E_data_pix_depth_reg[0][6] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[53]),
        .Q(\E_data_pix_depth_reg[0]_112 [6]));
  FDCE \E_data_pix_depth_reg[0][7] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[54]),
        .Q(\E_data_pix_depth_reg[0]_112 [7]));
  FDCE \E_data_pix_depth_reg[0][8] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[55]),
        .Q(\E_data_pix_depth_reg[0]_112 [8]));
  FDCE \E_data_pix_depth_reg[0][9] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[56]),
        .Q(\E_data_pix_depth_reg[0]_112 [9]));
  FDCE \E_data_pix_depth_reg[1][0] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[47]),
        .Q(\E_data_pix_depth_reg[1]_111 [0]));
  FDCE \E_data_pix_depth_reg[1][10] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[57]),
        .Q(\E_data_pix_depth_reg[1]_111 [10]));
  FDCE \E_data_pix_depth_reg[1][11] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[58]),
        .Q(\E_data_pix_depth_reg[1]_111 [11]));
  FDCE \E_data_pix_depth_reg[1][12] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[59]),
        .Q(\E_data_pix_depth_reg[1]_111 [12]));
  FDCE \E_data_pix_depth_reg[1][13] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[60]),
        .Q(\E_data_pix_depth_reg[1]_111 [13]));
  FDCE \E_data_pix_depth_reg[1][14] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[61]),
        .Q(\E_data_pix_depth_reg[1]_111 [14]));
  FDCE \E_data_pix_depth_reg[1][15] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[62]),
        .Q(\E_data_pix_depth_reg[1]_111 [15]));
  FDCE \E_data_pix_depth_reg[1][1] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[48]),
        .Q(\E_data_pix_depth_reg[1]_111 [1]));
  FDCE \E_data_pix_depth_reg[1][2] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[49]),
        .Q(\E_data_pix_depth_reg[1]_111 [2]));
  FDCE \E_data_pix_depth_reg[1][3] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[50]),
        .Q(\E_data_pix_depth_reg[1]_111 [3]));
  FDCE \E_data_pix_depth_reg[1][4] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[51]),
        .Q(\E_data_pix_depth_reg[1]_111 [4]));
  FDCE \E_data_pix_depth_reg[1][5] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[52]),
        .Q(\E_data_pix_depth_reg[1]_111 [5]));
  FDCE \E_data_pix_depth_reg[1][6] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[53]),
        .Q(\E_data_pix_depth_reg[1]_111 [6]));
  FDCE \E_data_pix_depth_reg[1][7] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[54]),
        .Q(\E_data_pix_depth_reg[1]_111 [7]));
  FDCE \E_data_pix_depth_reg[1][8] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[55]),
        .Q(\E_data_pix_depth_reg[1]_111 [8]));
  FDCE \E_data_pix_depth_reg[1][9] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[56]),
        .Q(\E_data_pix_depth_reg[1]_111 [9]));
  FDCE \E_data_pix_depth_reg[2][0] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[47]),
        .Q(\E_data_pix_depth_reg[2]_110 [0]));
  FDCE \E_data_pix_depth_reg[2][10] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[57]),
        .Q(\E_data_pix_depth_reg[2]_110 [10]));
  FDCE \E_data_pix_depth_reg[2][11] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[58]),
        .Q(\E_data_pix_depth_reg[2]_110 [11]));
  FDCE \E_data_pix_depth_reg[2][12] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[59]),
        .Q(\E_data_pix_depth_reg[2]_110 [12]));
  FDCE \E_data_pix_depth_reg[2][13] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[60]),
        .Q(\E_data_pix_depth_reg[2]_110 [13]));
  FDCE \E_data_pix_depth_reg[2][14] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[61]),
        .Q(\E_data_pix_depth_reg[2]_110 [14]));
  FDCE \E_data_pix_depth_reg[2][15] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[62]),
        .Q(\E_data_pix_depth_reg[2]_110 [15]));
  FDCE \E_data_pix_depth_reg[2][1] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[48]),
        .Q(\E_data_pix_depth_reg[2]_110 [1]));
  FDCE \E_data_pix_depth_reg[2][2] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[49]),
        .Q(\E_data_pix_depth_reg[2]_110 [2]));
  FDCE \E_data_pix_depth_reg[2][3] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[50]),
        .Q(\E_data_pix_depth_reg[2]_110 [3]));
  FDCE \E_data_pix_depth_reg[2][4] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[51]),
        .Q(\E_data_pix_depth_reg[2]_110 [4]));
  FDCE \E_data_pix_depth_reg[2][5] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[52]),
        .Q(\E_data_pix_depth_reg[2]_110 [5]));
  FDCE \E_data_pix_depth_reg[2][6] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[53]),
        .Q(\E_data_pix_depth_reg[2]_110 [6]));
  FDCE \E_data_pix_depth_reg[2][7] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[54]),
        .Q(\E_data_pix_depth_reg[2]_110 [7]));
  FDCE \E_data_pix_depth_reg[2][8] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[55]),
        .Q(\E_data_pix_depth_reg[2]_110 [8]));
  FDCE \E_data_pix_depth_reg[2][9] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[56]),
        .Q(\E_data_pix_depth_reg[2]_110 [9]));
  FDCE \E_data_x_orig_reg[0][0] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[10]),
        .Q(\E_data_x_orig_reg[0]_103 [0]));
  FDCE \E_data_x_orig_reg[0][1] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[11]),
        .Q(\E_data_x_orig_reg[0]_103 [1]));
  FDCE \E_data_x_orig_reg[0][2] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[12]),
        .Q(\E_data_x_orig_reg[0]_103 [2]));
  FDCE \E_data_x_orig_reg[0][3] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[13]),
        .Q(\E_data_x_orig_reg[0]_103 [3]));
  FDCE \E_data_x_orig_reg[0][4] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[14]),
        .Q(\E_data_x_orig_reg[0]_103 [4]));
  FDCE \E_data_x_orig_reg[0][5] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[15]),
        .Q(\E_data_x_orig_reg[0]_103 [5]));
  FDCE \E_data_x_orig_reg[0][6] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[16]),
        .Q(\E_data_x_orig_reg[0]_103 [6]));
  FDCE \E_data_x_orig_reg[0][7] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[17]),
        .Q(\E_data_x_orig_reg[0]_103 [7]));
  FDCE \E_data_x_orig_reg[1][0] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[10]),
        .Q(\E_data_x_orig_reg[1]_102 [0]));
  FDCE \E_data_x_orig_reg[1][1] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[11]),
        .Q(\E_data_x_orig_reg[1]_102 [1]));
  FDCE \E_data_x_orig_reg[1][2] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[12]),
        .Q(\E_data_x_orig_reg[1]_102 [2]));
  FDCE \E_data_x_orig_reg[1][3] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[13]),
        .Q(\E_data_x_orig_reg[1]_102 [3]));
  FDCE \E_data_x_orig_reg[1][4] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[14]),
        .Q(\E_data_x_orig_reg[1]_102 [4]));
  FDCE \E_data_x_orig_reg[1][5] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[15]),
        .Q(\E_data_x_orig_reg[1]_102 [5]));
  FDCE \E_data_x_orig_reg[1][6] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[16]),
        .Q(\E_data_x_orig_reg[1]_102 [6]));
  FDCE \E_data_x_orig_reg[1][7] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[17]),
        .Q(\E_data_x_orig_reg[1]_102 [7]));
  FDCE \E_data_x_orig_reg[2][0] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[10]),
        .Q(\E_data_x_orig_reg[2]_101 [0]));
  FDCE \E_data_x_orig_reg[2][1] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[11]),
        .Q(\E_data_x_orig_reg[2]_101 [1]));
  FDCE \E_data_x_orig_reg[2][2] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[12]),
        .Q(\E_data_x_orig_reg[2]_101 [2]));
  FDCE \E_data_x_orig_reg[2][3] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[13]),
        .Q(\E_data_x_orig_reg[2]_101 [3]));
  FDCE \E_data_x_orig_reg[2][4] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[14]),
        .Q(\E_data_x_orig_reg[2]_101 [4]));
  FDCE \E_data_x_orig_reg[2][5] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[15]),
        .Q(\E_data_x_orig_reg[2]_101 [5]));
  FDCE \E_data_x_orig_reg[2][6] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[16]),
        .Q(\E_data_x_orig_reg[2]_101 [6]));
  FDCE \E_data_x_orig_reg[2][7] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[17]),
        .Q(\E_data_x_orig_reg[2]_101 [7]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \E_data_y_orig[0][7]_i_1 
       (.I0(state_write),
        .I1(IN_E[0]),
        .I2(\write_reg_n_0_[0] ),
        .I3(\write_reg_n_0_[1] ),
        .I4(full[0]),
        .O(\E_data_y_orig[0]_4 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \E_data_y_orig[1][7]_i_1 
       (.I0(full[1]),
        .I1(state_write),
        .I2(IN_E[0]),
        .I3(\write_reg_n_0_[1] ),
        .I4(\write_reg_n_0_[0] ),
        .O(\E_data_y_orig[1]_119 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \E_data_y_orig[2][7]_i_1 
       (.I0(full[2]),
        .I1(state_write),
        .I2(IN_E[0]),
        .I3(\write_reg_n_0_[0] ),
        .I4(\write_reg_n_0_[1] ),
        .O(\E_data_y_orig[2]_120 ));
  FDCE \E_data_y_orig_reg[0][0] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[2]),
        .Q(\E_data_y_orig_reg[0]_100 [0]));
  FDCE \E_data_y_orig_reg[0][1] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[3]),
        .Q(\E_data_y_orig_reg[0]_100 [1]));
  FDCE \E_data_y_orig_reg[0][2] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[4]),
        .Q(\E_data_y_orig_reg[0]_100 [2]));
  FDCE \E_data_y_orig_reg[0][3] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[5]),
        .Q(\E_data_y_orig_reg[0]_100 [3]));
  FDCE \E_data_y_orig_reg[0][4] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[6]),
        .Q(\E_data_y_orig_reg[0]_100 [4]));
  FDCE \E_data_y_orig_reg[0][5] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[7]),
        .Q(\E_data_y_orig_reg[0]_100 [5]));
  FDCE \E_data_y_orig_reg[0][6] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[8]),
        .Q(\E_data_y_orig_reg[0]_100 [6]));
  FDCE \E_data_y_orig_reg[0][7] 
       (.C(clk),
        .CE(\E_data_y_orig[0]_4 ),
        .CLR(SR),
        .D(IN_E[9]),
        .Q(\E_data_y_orig_reg[0]_100 [7]));
  FDCE \E_data_y_orig_reg[1][0] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[2]),
        .Q(\E_data_y_orig_reg[1]_99 [0]));
  FDCE \E_data_y_orig_reg[1][1] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[3]),
        .Q(\E_data_y_orig_reg[1]_99 [1]));
  FDCE \E_data_y_orig_reg[1][2] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[4]),
        .Q(\E_data_y_orig_reg[1]_99 [2]));
  FDCE \E_data_y_orig_reg[1][3] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[5]),
        .Q(\E_data_y_orig_reg[1]_99 [3]));
  FDCE \E_data_y_orig_reg[1][4] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[6]),
        .Q(\E_data_y_orig_reg[1]_99 [4]));
  FDCE \E_data_y_orig_reg[1][5] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[7]),
        .Q(\E_data_y_orig_reg[1]_99 [5]));
  FDCE \E_data_y_orig_reg[1][6] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[8]),
        .Q(\E_data_y_orig_reg[1]_99 [6]));
  FDCE \E_data_y_orig_reg[1][7] 
       (.C(clk),
        .CE(\E_data_y_orig[1]_119 ),
        .CLR(SR),
        .D(IN_E[9]),
        .Q(\E_data_y_orig_reg[1]_99 [7]));
  FDCE \E_data_y_orig_reg[2][0] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[2]),
        .Q(\E_data_y_orig_reg[2]_98 [0]));
  FDCE \E_data_y_orig_reg[2][1] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[3]),
        .Q(\E_data_y_orig_reg[2]_98 [1]));
  FDCE \E_data_y_orig_reg[2][2] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[4]),
        .Q(\E_data_y_orig_reg[2]_98 [2]));
  FDCE \E_data_y_orig_reg[2][3] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[5]),
        .Q(\E_data_y_orig_reg[2]_98 [3]));
  FDCE \E_data_y_orig_reg[2][4] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[6]),
        .Q(\E_data_y_orig_reg[2]_98 [4]));
  FDCE \E_data_y_orig_reg[2][5] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[7]),
        .Q(\E_data_y_orig_reg[2]_98 [5]));
  FDCE \E_data_y_orig_reg[2][6] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[8]),
        .Q(\E_data_y_orig_reg[2]_98 [6]));
  FDCE \E_data_y_orig_reg[2][7] 
       (.C(clk),
        .CE(\E_data_y_orig[2]_120 ),
        .CLR(SR),
        .D(IN_E[9]),
        .Q(\E_data_y_orig_reg[2]_98 [7]));
  LUT2 #(
    .INIT(4'hE)) 
    \E_out_direction[1]_i_1 
       (.I0(\E_out_direction[1]_i_2_n_0 ),
        .I1(\E_out_direction[1]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F4540000)) 
    \E_out_direction[1]_i_2 
       (.I0(\E_out_direction[4]_i_4_n_0 ),
        .I1(SE_reg_0),
        .I2(\E_out_direction[4]_i_2_n_0 ),
        .I3(NE_reg),
        .I4(E_data_out_fb_reg_0),
        .I5(\E_out_direction[4]_i_3_n_0 ),
        .O(\E_out_direction[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040005500400044)) 
    \E_out_direction[1]_i_3 
       (.I0(E_data_out_fb_reg_0),
        .I1(\E_out_direction[5]_i_3_n_0 ),
        .I2(NE_reg),
        .I3(\E_out_direction[5]_i_4_n_0 ),
        .I4(\E_out_direction[5]_i_5_n_0 ),
        .I5(SE_reg_0),
        .O(\E_out_direction[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00DD000000DDF5F5)) 
    \E_out_direction[2]_i_1 
       (.I0(SE_reg_0),
        .I1(\E_out_direction[4]_i_3_n_0 ),
        .I2(\E_out_direction[5]_i_4_n_0 ),
        .I3(\E_out_direction[4]_i_2_n_0 ),
        .I4(E_data_out_fb_reg_0),
        .I5(\E_out_direction[5]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8F808080AFA0AFA0)) 
    \E_out_direction[3]_i_1 
       (.I0(\E_out_direction[4]_i_4_n_0 ),
        .I1(\E_out_direction[4]_i_3_n_0 ),
        .I2(E_data_out_fb_reg_0),
        .I3(\E_out_direction[5]_i_5_n_0 ),
        .I4(\E_out_direction[5]_i_4_n_0 ),
        .I5(NE_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \E_out_direction[4]_i_1 
       (.I0(E_data_out_fb_reg_0),
        .I1(\E_out_direction[4]_i_2_n_0 ),
        .I2(\E_out_direction[4]_i_3_n_0 ),
        .I3(\E_out_direction[4]_i_4_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \E_out_direction[4]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\E_out_direction[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \E_out_direction[4]_i_3 
       (.I0(\E_data_out_x_orig_reg[7]_0 [4]),
        .I1(\E_data_out_x_orig_reg[7]_0 [3]),
        .I2(\E_data_out_x_orig_reg[7]_0 [2]),
        .I3(\E_data_out_x_orig_reg[7]_0 [6]),
        .I4(\E_data_out_x_orig_reg[7]_0 [5]),
        .I5(\E_data_out_x_orig_reg[7]_0 [7]),
        .O(\E_out_direction[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \E_out_direction[4]_i_4 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\E_out_direction[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \E_out_direction[5]_i_1 
       (.I0(w_E_out_new_EB_DEC),
        .I1(\E_out_direction_reg[5] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \E_out_direction[5]_i_2 
       (.I0(E_data_out_fb_reg_0),
        .I1(\E_out_direction[5]_i_3_n_0 ),
        .I2(\E_out_direction[5]_i_4_n_0 ),
        .I3(\E_out_direction[5]_i_5_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \E_out_direction[5]_i_3 
       (.I0(\E_data_out_y_dest_reg[7]_0 [7]),
        .I1(\E_data_out_y_dest_reg[7]_0 [6]),
        .I2(\E_data_out_y_dest_reg[7]_0 [3]),
        .I3(\E_data_out_y_dest_reg[7]_0 [4]),
        .I4(\E_data_out_y_dest_reg[7]_0 [5]),
        .O(\E_out_direction[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \E_out_direction[5]_i_4 
       (.I0(\E_data_out_x_dest_reg[7]_0 [4]),
        .I1(\E_data_out_x_dest_reg[7]_0 [3]),
        .I2(\E_data_out_x_dest_reg[7]_0 [2]),
        .I3(\E_data_out_x_dest_reg[7]_0 [6]),
        .I4(\E_data_out_x_dest_reg[7]_0 [5]),
        .I5(\E_data_out_x_dest_reg[7]_0 [7]),
        .O(\E_out_direction[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \E_out_direction[5]_i_5 
       (.I0(\E_data_out_y_dest_reg[7]_0 [4]),
        .I1(\E_data_out_y_dest_reg[7]_0 [3]),
        .I2(\E_data_out_y_dest_reg[7]_0 [2]),
        .I3(\E_data_out_y_dest_reg[7]_0 [6]),
        .I4(\E_data_out_y_dest_reg[7]_0 [7]),
        .I5(\E_data_out_y_dest_reg[7]_0 [5]),
        .O(\E_out_direction[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444CCCC4FFFCCCC)) 
    E_out_new_EB_DEC_i_1
       (.I0(state),
        .I1(w_E_out_new_EB_DEC),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(reset_riscv),
        .I5(\read[1]_i_3__3_n_0 ),
        .O(E_out_new_EB_DEC_i_1_n_0));
  FDRE E_out_new_EB_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(E_out_new_EB_DEC_i_1_n_0),
        .Q(w_E_out_new_EB_DEC),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h2AFFAAAA)) 
    E_stall_out_EB_i_1
       (.I0(E_stall_out_EB_reg_0),
        .I1(state),
        .I2(w_E_stall_in_DEC),
        .I3(\read[1]_i_3__3_n_0 ),
        .I4(reset_riscv),
        .O(E_stall_out_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    E_stall_out_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(E_stall_out_EB_i_1_n_0),
        .Q(E_stall_out_EB_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F5D7F7F80A28080)) 
    NE_i_1__3
       (.I0(NE_reg_0),
        .I1(E_data_out_fb_reg_0),
        .I2(NE_i_3__3_n_0),
        .I3(\E_out_direction[5]_i_4_n_0 ),
        .I4(\E_out_direction[5]_i_5_n_0 ),
        .I5(NE_reg),
        .O(E_data_out_fb_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    NE_i_3__3
       (.I0(\E_out_direction[4]_i_4_n_0 ),
        .I1(\E_out_direction[4]_i_3_n_0 ),
        .O(NE_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hE0EEFFFF1F110000)) 
    SE_i_1__3
       (.I0(\E_out_direction[4]_i_2_n_0 ),
        .I1(SE_i_2__3_n_0),
        .I2(\E_out_direction[5]_i_3_n_0 ),
        .I3(SE_i_3__3_n_0),
        .I4(NE_reg_0),
        .I5(SE_reg_0),
        .O(SE_reg));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hB)) 
    SE_i_2__3
       (.I0(\E_out_direction[4]_i_3_n_0 ),
        .I1(E_data_out_fb_reg_0),
        .O(SE_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SE_i_3__3
       (.I0(E_data_out_fb_reg_0),
        .I1(\E_out_direction[5]_i_4_n_0 ),
        .O(SE_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF588888880)) 
    \full[0]_i_1__3 
       (.I0(reset_riscv),
        .I1(\E_data_y_orig[0]_4 ),
        .I2(\read[1]_i_3__3_n_0 ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read_reg_n_0_[1] ),
        .I5(full[0]),
        .O(\full[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FFFF88808888)) 
    \full[1]_i_1__3 
       (.I0(reset_riscv),
        .I1(\E_data_y_orig[1]_119 ),
        .I2(\read[1]_i_3__3_n_0 ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\read_reg_n_0_[0] ),
        .I5(full[1]),
        .O(\full[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5F88888808)) 
    \full[2]_i_1__3 
       (.I0(reset_riscv),
        .I1(\E_data_y_orig[2]_120 ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read[1]_i_3__3_n_0 ),
        .I5(full[2]),
        .O(\full[2]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[0]_i_1__3_n_0 ),
        .Q(full[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[1]_i_1__3_n_0 ),
        .Q(full[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[2]_i_1__3_n_0 ),
        .Q(full[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read[0]_i_1__3 
       (.I0(\read_reg_n_0_[1] ),
        .I1(\read_reg_n_0_[0] ),
        .O(\read[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \read[1]_i_1__3 
       (.I0(\read[1]_i_3__3_n_0 ),
        .I1(reset_riscv),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .O(read0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read[1]_i_2__3 
       (.I0(\read_reg_n_0_[0] ),
        .I1(\read_reg_n_0_[1] ),
        .O(\read[1]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read[1]_i_3__3 
       (.I0(state),
        .I1(\read[1]_i_4__3_n_0 ),
        .O(\read[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h75577F5775F77FF7)) 
    \read[1]_i_4__3 
       (.I0(w_E_ready_DEC_EB),
        .I1(full[0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(full[2]),
        .I5(full[1]),
        .O(\read[1]_i_4__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[0] 
       (.C(clk),
        .CE(read0),
        .D(\read[0]_i_1__3_n_0 ),
        .Q(\read_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[1] 
       (.C(clk),
        .CE(read0),
        .D(\read[1]_i_2__3_n_0 ),
        .Q(\read_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h2FAA)) 
    state_i_1__8
       (.I0(state),
        .I1(w_E_stall_in_DEC),
        .I2(\read[1]_i_3__3_n_0 ),
        .I3(reset_riscv),
        .O(state_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__8_n_0),
        .Q(state),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6222)) 
    state_write_i_1__3
       (.I0(state_write),
        .I1(reset_riscv),
        .I2(IN_E[0]),
        .I3(E_ack_i_2_n_0),
        .O(state_write_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_write_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_write_i_1__3_n_0),
        .Q(state_write),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \write[0]_i_1__3 
       (.I0(\write_reg_n_0_[1] ),
        .I1(\write_reg_n_0_[0] ),
        .O(\write[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \write[1]_i_1__3 
       (.I0(IN_E[0]),
        .I1(state_write),
        .I2(E_ack_i_2_n_0),
        .I3(reset_riscv),
        .I4(\write_reg_n_0_[0] ),
        .I5(\write_reg_n_0_[1] ),
        .O(write0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write[1]_i_2__3 
       (.I0(\write_reg_n_0_[0] ),
        .I1(\write_reg_n_0_[1] ),
        .O(\write[1]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[0] 
       (.C(clk),
        .CE(write0),
        .D(\write[0]_i_1__3_n_0 ),
        .Q(\write_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[1] 
       (.C(clk),
        .CE(write0),
        .D(\write[1]_i_2__3_n_0 ),
        .Q(\write_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_E_wrapper_EB_DEC
   (w_E_in_fb,
    \E_out_direction_reg[1] ,
    \buffer_direction[4]_in_ack ,
    \E_out_direction_reg[2] ,
    \E_out_direction_reg[4] ,
    \E_out_direction_reg[5] ,
    E_stall_out_DEC_reg,
    \E_out_direction_reg[3] ,
    w_E_stall_out_DEC,
    w_E_stall_out_EB,
    p_23_in,
    E_stall_out_DEC_reg_0,
    Q,
    \E_data_out_x_orig_reg[7] ,
    \E_data_out_y_dest_reg[7] ,
    \E_data_out_x_dest_reg[7] ,
    \E_data_out_pixel_reg[15] ,
    \E_data_out_step_reg[4] ,
    \E_data_out_frame_reg[7] ,
    IN_E_ACK,
    reset_riscv,
    IN_E,
    \buffer_direction[3]_in_ack ,
    PM_SET_ultimo_i_5,
    PM_SET_ultimo_i_5_0,
    \buffer_direction[5]_in_ack ,
    clk,
    SR,
    w_E_stall_in_DEC);
  output w_E_in_fb;
  output \E_out_direction_reg[1] ;
  output \buffer_direction[4]_in_ack ;
  output \E_out_direction_reg[2] ;
  output \E_out_direction_reg[4] ;
  output \E_out_direction_reg[5] ;
  output E_stall_out_DEC_reg;
  output \E_out_direction_reg[3] ;
  output w_E_stall_out_DEC;
  output w_E_stall_out_EB;
  output p_23_in;
  output E_stall_out_DEC_reg_0;
  output [7:0]Q;
  output [7:0]\E_data_out_x_orig_reg[7] ;
  output [7:0]\E_data_out_y_dest_reg[7] ;
  output [7:0]\E_data_out_x_dest_reg[7] ;
  output [15:0]\E_data_out_pixel_reg[15] ;
  output [4:0]\E_data_out_step_reg[4] ;
  output [7:0]\E_data_out_frame_reg[7] ;
  output IN_E_ACK;
  input reset_riscv;
  input [62:0]IN_E;
  input \buffer_direction[3]_in_ack ;
  input PM_SET_ultimo_i_5;
  input PM_SET_ultimo_i_5_0;
  input \buffer_direction[5]_in_ack ;
  input clk;
  input [0:0]SR;
  input w_E_stall_in_DEC;

  wire [7:0]\E_data_out_frame_reg[7] ;
  wire [15:0]\E_data_out_pixel_reg[15] ;
  wire [4:0]\E_data_out_step_reg[4] ;
  wire [7:0]\E_data_out_x_dest_reg[7] ;
  wire [7:0]\E_data_out_x_orig_reg[7] ;
  wire [7:0]\E_data_out_y_dest_reg[7] ;
  wire \E_out_direction_reg[1] ;
  wire \E_out_direction_reg[2] ;
  wire \E_out_direction_reg[3] ;
  wire \E_out_direction_reg[4] ;
  wire \E_out_direction_reg[5] ;
  wire E_stall_out_DEC_reg;
  wire E_stall_out_DEC_reg_0;
  wire [62:0]IN_E;
  wire IN_E_ACK;
  wire Inst_dec_n_0;
  wire Inst_dec_n_3;
  wire Inst_dec_n_4;
  wire Inst_dec_n_5;
  wire Inst_elastic_buffer_n_10;
  wire Inst_elastic_buffer_n_43;
  wire Inst_elastic_buffer_n_44;
  wire Inst_elastic_buffer_n_5;
  wire Inst_elastic_buffer_n_6;
  wire Inst_elastic_buffer_n_7;
  wire Inst_elastic_buffer_n_8;
  wire Inst_elastic_buffer_n_9;
  wire PM_SET_ultimo_i_5;
  wire PM_SET_ultimo_i_5_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[4]_in_ack ;
  wire \buffer_direction[5]_in_ack ;
  wire clk;
  wire p_23_in;
  wire reset_riscv;
  wire w_E_in_fb;
  wire w_E_out_new_EB_DEC;
  wire w_E_ready_DEC_EB;
  wire w_E_stall_in_DEC;
  wire w_E_stall_out_DEC;
  wire w_E_stall_out_EB;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_E_dec Inst_dec
       (.D({Inst_elastic_buffer_n_6,Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9,Inst_elastic_buffer_n_10}),
        .E(Inst_elastic_buffer_n_5),
        .\E_out_direction_reg[1]_0 (\E_out_direction_reg[1] ),
        .\E_out_direction_reg[2]_0 (\E_out_direction_reg[2] ),
        .\E_out_direction_reg[3]_0 (\E_out_direction_reg[3] ),
        .\E_out_direction_reg[4]_0 (\E_out_direction_reg[4] ),
        .\E_out_direction_reg[5]_0 (\E_out_direction_reg[5] ),
        .E_stall_out_DEC_reg_0(w_E_stall_out_DEC),
        .E_stall_out_DEC_reg_1(\buffer_direction[4]_in_ack ),
        .E_stall_out_DEC_reg_2(E_stall_out_DEC_reg),
        .E_stall_out_DEC_reg_3(E_stall_out_DEC_reg_0),
        .NE_reg_0(Inst_dec_n_3),
        .NE_reg_1(Inst_elastic_buffer_n_43),
        .PM_SET_ultimo_i_5(w_E_stall_out_EB),
        .PM_SET_ultimo_i_5_0(PM_SET_ultimo_i_5),
        .PM_SET_ultimo_i_5_1(PM_SET_ultimo_i_5_0),
        .SE_reg_0(Inst_dec_n_4),
        .SE_reg_1(Inst_elastic_buffer_n_44),
        .SR(SR),
        .\buffer_direction[3]_in_ack (\buffer_direction[3]_in_ack ),
        .\buffer_direction[5]_in_ack (\buffer_direction[5]_in_ack ),
        .clk(clk),
        .reset_riscv(reset_riscv),
        .state_reg_0(Inst_dec_n_0),
        .state_reg_1(Inst_dec_n_5),
        .w_E_out_new_EB_DEC(w_E_out_new_EB_DEC),
        .w_E_ready_DEC_EB(w_E_ready_DEC_EB),
        .w_E_stall_in_DEC(w_E_stall_in_DEC));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_E_elastic_buffer Inst_elastic_buffer
       (.D({Inst_elastic_buffer_n_6,Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9,Inst_elastic_buffer_n_10}),
        .E(Inst_elastic_buffer_n_5),
        .E_data_out_fb_reg_0(w_E_in_fb),
        .E_data_out_fb_reg_1(Inst_elastic_buffer_n_43),
        .\E_data_out_frame_reg[7]_0 (\E_data_out_frame_reg[7] ),
        .\E_data_out_pixel_reg[15]_0 (\E_data_out_pixel_reg[15] ),
        .\E_data_out_step_reg[4]_0 (\E_data_out_step_reg[4] ),
        .\E_data_out_x_dest_reg[7]_0 (\E_data_out_x_dest_reg[7] ),
        .\E_data_out_x_orig_reg[7]_0 (\E_data_out_x_orig_reg[7] ),
        .\E_data_out_y_dest_reg[7]_0 (\E_data_out_y_dest_reg[7] ),
        .\E_out_direction_reg[5] (Inst_dec_n_0),
        .E_stall_out_EB_reg_0(w_E_stall_out_EB),
        .IN_E(IN_E),
        .IN_E_ACK(IN_E_ACK),
        .NE_reg(Inst_dec_n_3),
        .NE_reg_0(Inst_dec_n_5),
        .Q(Q),
        .SE_reg(Inst_elastic_buffer_n_44),
        .SE_reg_0(Inst_dec_n_4),
        .SR(SR),
        .clk(clk),
        .p_23_in(p_23_in),
        .reset_riscv(reset_riscv),
        .w_E_out_new_EB_DEC(w_E_out_new_EB_DEC),
        .w_E_ready_DEC_EB(w_E_ready_DEC_EB),
        .w_E_stall_in_DEC(w_E_stall_in_DEC),
        .w_E_stall_out_DEC(w_E_stall_out_DEC));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_N_dec
   (state_reg_0,
    w_N_ready_DEC_EB,
    NE_reg_0,
    SE_reg_0,
    state_reg_1,
    N_data_out_fb_reg,
    N_stall_out_DEC_reg_0,
    \N_data_out_y_orig_reg[0] ,
    \N_data_out_y_orig_reg[1] ,
    \N_data_out_y_orig_reg[2] ,
    \N_data_out_y_orig_reg[3] ,
    \N_data_out_y_orig_reg[4] ,
    \N_data_out_y_orig_reg[5] ,
    \N_data_out_y_orig_reg[6] ,
    \N_data_out_y_orig_reg[7] ,
    \N_data_out_x_orig_reg[0] ,
    \N_data_out_x_orig_reg[1] ,
    \N_data_out_x_orig_reg[2] ,
    \N_data_out_x_orig_reg[3] ,
    \N_data_out_x_orig_reg[4] ,
    \N_data_out_x_orig_reg[5] ,
    \N_data_out_x_orig_reg[6] ,
    \N_data_out_x_orig_reg[7] ,
    \N_data_out_frame_reg[0] ,
    \N_data_out_frame_reg[1] ,
    \N_data_out_frame_reg[2] ,
    \N_data_out_frame_reg[3] ,
    \N_data_out_frame_reg[4] ,
    \N_data_out_frame_reg[5] ,
    \N_data_out_frame_reg[6] ,
    \N_data_out_frame_reg[7] ,
    \N_data_out_step_reg[0] ,
    \N_data_out_step_reg[1] ,
    \N_data_out_step_reg[2] ,
    \N_data_out_step_reg[3] ,
    \N_data_out_step_reg[4] ,
    \N_data_out_y_dest_reg[0] ,
    \N_data_out_y_dest_reg[1] ,
    \N_data_out_y_dest_reg[2] ,
    \N_data_out_y_dest_reg[3] ,
    \N_data_out_y_dest_reg[4] ,
    \N_data_out_y_dest_reg[5] ,
    \N_data_out_y_dest_reg[6] ,
    \N_data_out_y_dest_reg[7] ,
    \N_data_out_x_dest_reg[0] ,
    \N_data_out_x_dest_reg[1] ,
    \N_data_out_x_dest_reg[2] ,
    \N_data_out_x_dest_reg[3] ,
    \N_data_out_x_dest_reg[4] ,
    \N_data_out_x_dest_reg[5] ,
    \N_data_out_x_dest_reg[6] ,
    \N_data_out_x_dest_reg[7] ,
    \N_data_out_pixel_reg[0] ,
    \N_data_out_pixel_reg[1] ,
    \N_data_out_pixel_reg[2] ,
    \N_data_out_pixel_reg[3] ,
    \N_data_out_pixel_reg[4] ,
    \N_data_out_pixel_reg[5] ,
    \N_data_out_pixel_reg[6] ,
    \N_data_out_pixel_reg[7] ,
    \N_data_out_pixel_reg[8] ,
    \N_data_out_pixel_reg[9] ,
    \N_data_out_pixel_reg[10] ,
    \N_data_out_pixel_reg[11] ,
    \N_data_out_pixel_reg[12] ,
    \N_data_out_pixel_reg[13] ,
    \N_data_out_pixel_reg[14] ,
    \N_data_out_pixel_reg[15] ,
    N_stall_out_EB_reg,
    N_stall_out_DEC_reg_1,
    \buffer_direction[2]_in_ack ,
    \N_out_direction_reg[5]_0 ,
    clk,
    NE_reg_1,
    SE_reg_1,
    w_N_out_new_EB_DEC,
    reset_riscv,
    w_N_in_fb,
    w_PM_in_fb,
    Q,
    P_PM_data_out_y_orig,
    \i_N_x_orig[7]_i_2 ,
    P_PM_data_out_x_orig,
    \i_N_frame[7]_i_2 ,
    P_PM_data_out_frame,
    \i_N_step[4]_i_2 ,
    P_PM_data_out_step,
    \i_N_y_dest[7]_i_2 ,
    P_PM_data_out_y_dest,
    \i_N_x_dest[7]_i_2 ,
    P_PM_data_out_x_dest,
    \i_N_pixel[15]_i_9 ,
    P_PM_data_out_pixel,
    w_N_stall_out_EB,
    w_PM_stall_out_EB,
    w_PM_stall_out_DEC,
    \buffer_direction[1]_in_ack ,
    \buffer_direction[4]_in_ack ,
    \buffer_direction[3]_in_ack ,
    \buffer_direction[5]_in_ack ,
    \i_N_pixel[15]_i_33 ,
    \i_N_pixel[15]_i_33_0 ,
    w_N_stall_in_DEC,
    E,
    D,
    SR);
  output state_reg_0;
  output w_N_ready_DEC_EB;
  output NE_reg_0;
  output SE_reg_0;
  output state_reg_1;
  output N_data_out_fb_reg;
  output N_stall_out_DEC_reg_0;
  output \N_data_out_y_orig_reg[0] ;
  output \N_data_out_y_orig_reg[1] ;
  output \N_data_out_y_orig_reg[2] ;
  output \N_data_out_y_orig_reg[3] ;
  output \N_data_out_y_orig_reg[4] ;
  output \N_data_out_y_orig_reg[5] ;
  output \N_data_out_y_orig_reg[6] ;
  output \N_data_out_y_orig_reg[7] ;
  output \N_data_out_x_orig_reg[0] ;
  output \N_data_out_x_orig_reg[1] ;
  output \N_data_out_x_orig_reg[2] ;
  output \N_data_out_x_orig_reg[3] ;
  output \N_data_out_x_orig_reg[4] ;
  output \N_data_out_x_orig_reg[5] ;
  output \N_data_out_x_orig_reg[6] ;
  output \N_data_out_x_orig_reg[7] ;
  output \N_data_out_frame_reg[0] ;
  output \N_data_out_frame_reg[1] ;
  output \N_data_out_frame_reg[2] ;
  output \N_data_out_frame_reg[3] ;
  output \N_data_out_frame_reg[4] ;
  output \N_data_out_frame_reg[5] ;
  output \N_data_out_frame_reg[6] ;
  output \N_data_out_frame_reg[7] ;
  output \N_data_out_step_reg[0] ;
  output \N_data_out_step_reg[1] ;
  output \N_data_out_step_reg[2] ;
  output \N_data_out_step_reg[3] ;
  output \N_data_out_step_reg[4] ;
  output \N_data_out_y_dest_reg[0] ;
  output \N_data_out_y_dest_reg[1] ;
  output \N_data_out_y_dest_reg[2] ;
  output \N_data_out_y_dest_reg[3] ;
  output \N_data_out_y_dest_reg[4] ;
  output \N_data_out_y_dest_reg[5] ;
  output \N_data_out_y_dest_reg[6] ;
  output \N_data_out_y_dest_reg[7] ;
  output \N_data_out_x_dest_reg[0] ;
  output \N_data_out_x_dest_reg[1] ;
  output \N_data_out_x_dest_reg[2] ;
  output \N_data_out_x_dest_reg[3] ;
  output \N_data_out_x_dest_reg[4] ;
  output \N_data_out_x_dest_reg[5] ;
  output \N_data_out_x_dest_reg[6] ;
  output \N_data_out_x_dest_reg[7] ;
  output \N_data_out_pixel_reg[0] ;
  output \N_data_out_pixel_reg[1] ;
  output \N_data_out_pixel_reg[2] ;
  output \N_data_out_pixel_reg[3] ;
  output \N_data_out_pixel_reg[4] ;
  output \N_data_out_pixel_reg[5] ;
  output \N_data_out_pixel_reg[6] ;
  output \N_data_out_pixel_reg[7] ;
  output \N_data_out_pixel_reg[8] ;
  output \N_data_out_pixel_reg[9] ;
  output \N_data_out_pixel_reg[10] ;
  output \N_data_out_pixel_reg[11] ;
  output \N_data_out_pixel_reg[12] ;
  output \N_data_out_pixel_reg[13] ;
  output \N_data_out_pixel_reg[14] ;
  output \N_data_out_pixel_reg[15] ;
  output N_stall_out_EB_reg;
  output N_stall_out_DEC_reg_1;
  output \buffer_direction[2]_in_ack ;
  output [4:0]\N_out_direction_reg[5]_0 ;
  input clk;
  input NE_reg_1;
  input SE_reg_1;
  input w_N_out_new_EB_DEC;
  input reset_riscv;
  input w_N_in_fb;
  input w_PM_in_fb;
  input [7:0]Q;
  input [7:0]P_PM_data_out_y_orig;
  input [7:0]\i_N_x_orig[7]_i_2 ;
  input [7:0]P_PM_data_out_x_orig;
  input [7:0]\i_N_frame[7]_i_2 ;
  input [7:0]P_PM_data_out_frame;
  input [4:0]\i_N_step[4]_i_2 ;
  input [4:0]P_PM_data_out_step;
  input [7:0]\i_N_y_dest[7]_i_2 ;
  input [7:0]P_PM_data_out_y_dest;
  input [7:0]\i_N_x_dest[7]_i_2 ;
  input [7:0]P_PM_data_out_x_dest;
  input [15:0]\i_N_pixel[15]_i_9 ;
  input [15:0]P_PM_data_out_pixel;
  input w_N_stall_out_EB;
  input w_PM_stall_out_EB;
  input w_PM_stall_out_DEC;
  input \buffer_direction[1]_in_ack ;
  input \buffer_direction[4]_in_ack ;
  input \buffer_direction[3]_in_ack ;
  input \buffer_direction[5]_in_ack ;
  input \i_N_pixel[15]_i_33 ;
  input \i_N_pixel[15]_i_33_0 ;
  input w_N_stall_in_DEC;
  input [0:0]E;
  input [4:0]D;
  input [0:0]SR;

  wire [4:0]D;
  wire [0:0]E;
  wire NE_reg_0;
  wire NE_reg_1;
  wire N_SET_ultimo_i_3_n_0;
  wire N_data_out_fb_reg;
  wire \N_data_out_frame_reg[0] ;
  wire \N_data_out_frame_reg[1] ;
  wire \N_data_out_frame_reg[2] ;
  wire \N_data_out_frame_reg[3] ;
  wire \N_data_out_frame_reg[4] ;
  wire \N_data_out_frame_reg[5] ;
  wire \N_data_out_frame_reg[6] ;
  wire \N_data_out_frame_reg[7] ;
  wire \N_data_out_pixel_reg[0] ;
  wire \N_data_out_pixel_reg[10] ;
  wire \N_data_out_pixel_reg[11] ;
  wire \N_data_out_pixel_reg[12] ;
  wire \N_data_out_pixel_reg[13] ;
  wire \N_data_out_pixel_reg[14] ;
  wire \N_data_out_pixel_reg[15] ;
  wire \N_data_out_pixel_reg[1] ;
  wire \N_data_out_pixel_reg[2] ;
  wire \N_data_out_pixel_reg[3] ;
  wire \N_data_out_pixel_reg[4] ;
  wire \N_data_out_pixel_reg[5] ;
  wire \N_data_out_pixel_reg[6] ;
  wire \N_data_out_pixel_reg[7] ;
  wire \N_data_out_pixel_reg[8] ;
  wire \N_data_out_pixel_reg[9] ;
  wire \N_data_out_step_reg[0] ;
  wire \N_data_out_step_reg[1] ;
  wire \N_data_out_step_reg[2] ;
  wire \N_data_out_step_reg[3] ;
  wire \N_data_out_step_reg[4] ;
  wire \N_data_out_x_dest_reg[0] ;
  wire \N_data_out_x_dest_reg[1] ;
  wire \N_data_out_x_dest_reg[2] ;
  wire \N_data_out_x_dest_reg[3] ;
  wire \N_data_out_x_dest_reg[4] ;
  wire \N_data_out_x_dest_reg[5] ;
  wire \N_data_out_x_dest_reg[6] ;
  wire \N_data_out_x_dest_reg[7] ;
  wire \N_data_out_x_orig_reg[0] ;
  wire \N_data_out_x_orig_reg[1] ;
  wire \N_data_out_x_orig_reg[2] ;
  wire \N_data_out_x_orig_reg[3] ;
  wire \N_data_out_x_orig_reg[4] ;
  wire \N_data_out_x_orig_reg[5] ;
  wire \N_data_out_x_orig_reg[6] ;
  wire \N_data_out_x_orig_reg[7] ;
  wire \N_data_out_y_dest_reg[0] ;
  wire \N_data_out_y_dest_reg[1] ;
  wire \N_data_out_y_dest_reg[2] ;
  wire \N_data_out_y_dest_reg[3] ;
  wire \N_data_out_y_dest_reg[4] ;
  wire \N_data_out_y_dest_reg[5] ;
  wire \N_data_out_y_dest_reg[6] ;
  wire \N_data_out_y_dest_reg[7] ;
  wire \N_data_out_y_orig_reg[0] ;
  wire \N_data_out_y_orig_reg[1] ;
  wire \N_data_out_y_orig_reg[2] ;
  wire \N_data_out_y_orig_reg[3] ;
  wire \N_data_out_y_orig_reg[4] ;
  wire \N_data_out_y_orig_reg[5] ;
  wire \N_data_out_y_orig_reg[6] ;
  wire \N_data_out_y_orig_reg[7] ;
  wire [4:0]\N_out_direction_reg[5]_0 ;
  wire N_ready_DEC_EB_i_1_n_0;
  wire N_stall_out_DEC_i_1_n_0;
  wire N_stall_out_DEC_reg_0;
  wire N_stall_out_DEC_reg_1;
  wire N_stall_out_EB_reg;
  wire [7:0]P_PM_data_out_frame;
  wire [15:0]P_PM_data_out_pixel;
  wire [4:0]P_PM_data_out_step;
  wire [7:0]P_PM_data_out_x_dest;
  wire [7:0]P_PM_data_out_x_orig;
  wire [7:0]P_PM_data_out_y_dest;
  wire [7:0]P_PM_data_out_y_orig;
  wire [7:0]Q;
  wire SE_reg_0;
  wire SE_reg_1;
  wire [0:0]SR;
  wire \buffer_direction[1]_in_ack ;
  wire \buffer_direction[2]_in_ack ;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[4]_in_ack ;
  wire \buffer_direction[5]_in_ack ;
  wire clk;
  wire [7:0]\i_N_frame[7]_i_2 ;
  wire \i_N_pixel[15]_i_33 ;
  wire \i_N_pixel[15]_i_33_0 ;
  wire \i_N_pixel[15]_i_47_n_0 ;
  wire [15:0]\i_N_pixel[15]_i_9 ;
  wire [4:0]\i_N_step[4]_i_2 ;
  wire [7:0]\i_N_x_dest[7]_i_2 ;
  wire [7:0]\i_N_x_orig[7]_i_2 ;
  wire [7:0]\i_N_y_dest[7]_i_2 ;
  wire reset_riscv;
  wire state_i_1__3_n_0;
  wire state_reg_0;
  wire state_reg_1;
  wire w_N_in_fb;
  wire w_N_out_new_EB_DEC;
  wire w_N_ready_DEC_EB;
  wire w_N_stall_in_DEC;
  wire w_N_stall_out_DEC;
  wire w_N_stall_out_EB;
  wire w_PM_in_fb;
  wire w_PM_stall_out_DEC;
  wire w_PM_stall_out_EB;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    NE_i_2__1
       (.I0(state_reg_0),
        .I1(w_N_out_new_EB_DEC),
        .I2(reset_riscv),
        .O(state_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    NE_reg
       (.C(clk),
        .CE(1'b1),
        .D(NE_reg_1),
        .Q(NE_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    N_SET_ultimo_i_2
       (.I0(N_SET_ultimo_i_3_n_0),
        .I1(w_N_stall_out_DEC),
        .I2(w_N_stall_out_EB),
        .O(N_stall_out_DEC_reg_1));
  LUT4 #(
    .INIT(16'h0002)) 
    N_SET_ultimo_i_3
       (.I0(\buffer_direction[2]_in_ack ),
        .I1(\buffer_direction[4]_in_ack ),
        .I2(\buffer_direction[3]_in_ack ),
        .I3(\buffer_direction[5]_in_ack ),
        .O(N_SET_ultimo_i_3_n_0));
  FDCE \N_out_direction_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[0]),
        .Q(\N_out_direction_reg[5]_0 [0]));
  FDCE \N_out_direction_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[1]),
        .Q(\N_out_direction_reg[5]_0 [1]));
  FDCE \N_out_direction_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[2]),
        .Q(\N_out_direction_reg[5]_0 [2]));
  FDCE \N_out_direction_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[3]),
        .Q(\N_out_direction_reg[5]_0 [3]));
  FDCE \N_out_direction_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[4]),
        .Q(\N_out_direction_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hEAEA0AAA)) 
    N_ready_DEC_EB_i_1
       (.I0(w_N_ready_DEC_EB),
        .I1(w_N_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_N_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(N_ready_DEC_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    N_ready_DEC_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(N_ready_DEC_EB_i_1_n_0),
        .Q(w_N_ready_DEC_EB),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h2A2AFAAA)) 
    N_stall_out_DEC_i_1
       (.I0(w_N_stall_out_DEC),
        .I1(w_N_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_N_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(N_stall_out_DEC_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    N_stall_out_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(N_stall_out_DEC_i_1_n_0),
        .Q(w_N_stall_out_DEC),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F0F1)) 
    PM_SET_ultimo_i_5
       (.I0(\buffer_direction[2]_in_ack ),
        .I1(\buffer_direction[1]_in_ack ),
        .I2(\buffer_direction[4]_in_ack ),
        .I3(\buffer_direction[3]_in_ack ),
        .I4(\buffer_direction[5]_in_ack ),
        .O(N_stall_out_DEC_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    SE_reg
       (.C(clk),
        .CE(1'b1),
        .D(SE_reg_1),
        .Q(SE_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    i_N_fb_i_3
       (.I0(w_N_in_fb),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(w_PM_in_fb),
        .I3(N_stall_out_DEC_reg_0),
        .O(N_data_out_fb_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_frame[0]_i_3 
       (.I0(\i_N_frame[7]_i_2 [0]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_frame[0]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_frame_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_frame[1]_i_3 
       (.I0(\i_N_frame[7]_i_2 [1]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_frame[1]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_frame_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_frame[2]_i_3 
       (.I0(\i_N_frame[7]_i_2 [2]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_frame[2]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_frame_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_frame[3]_i_3 
       (.I0(\i_N_frame[7]_i_2 [3]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_frame[3]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_frame_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_frame[4]_i_3 
       (.I0(\i_N_frame[7]_i_2 [4]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_frame[4]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_frame_reg[4] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_frame[5]_i_3 
       (.I0(\i_N_frame[7]_i_2 [5]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_frame[5]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_frame_reg[5] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_frame[6]_i_3 
       (.I0(\i_N_frame[7]_i_2 [6]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_frame[6]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_frame_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_frame[7]_i_3 
       (.I0(\i_N_frame[7]_i_2 [7]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_frame[7]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_frame_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[0]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [0]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[0]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[10]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [10]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[10]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[10] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[11]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [11]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[11]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[11] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[12]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [12]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[12]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[12] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[13]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [13]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[13]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[13] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[14]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [14]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[14]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[14] ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \i_N_pixel[15]_i_24 
       (.I0(w_N_stall_out_EB),
        .I1(w_N_stall_out_DEC),
        .I2(N_SET_ultimo_i_3_n_0),
        .I3(w_PM_stall_out_EB),
        .I4(w_PM_stall_out_DEC),
        .I5(N_stall_out_DEC_reg_0),
        .O(N_stall_out_EB_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[15]_i_31 
       (.I0(\i_N_pixel[15]_i_9 [15]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[15]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[15] ));
  LUT6 #(
    .INIT(64'h8888888880888000)) 
    \i_N_pixel[15]_i_42 
       (.I0(w_N_stall_out_DEC),
        .I1(w_N_stall_out_EB),
        .I2(\i_N_pixel[15]_i_33 ),
        .I3(\N_out_direction_reg[5]_0 [4]),
        .I4(\i_N_pixel[15]_i_33_0 ),
        .I5(\i_N_pixel[15]_i_47_n_0 ),
        .O(\buffer_direction[2]_in_ack ));
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \i_N_pixel[15]_i_47 
       (.I0(\N_out_direction_reg[5]_0 [0]),
        .I1(\N_out_direction_reg[5]_0 [3]),
        .I2(\N_out_direction_reg[5]_0 [4]),
        .I3(\N_out_direction_reg[5]_0 [1]),
        .I4(\N_out_direction_reg[5]_0 [2]),
        .O(\i_N_pixel[15]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[1]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [1]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[1]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[2]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [2]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[2]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[3]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [3]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[3]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[4]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [4]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[4]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[4] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[5]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [5]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[5]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[5] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[6]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [6]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[6]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[7]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [7]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[7]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[8]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [8]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[8]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[8] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_pixel[9]_i_3 
       (.I0(\i_N_pixel[15]_i_9 [9]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_pixel[9]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_pixel_reg[9] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_step[0]_i_3 
       (.I0(\i_N_step[4]_i_2 [0]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_step[0]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_step_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_step[1]_i_3 
       (.I0(\i_N_step[4]_i_2 [1]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_step[1]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_step_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_step[2]_i_3 
       (.I0(\i_N_step[4]_i_2 [2]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_step[2]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_step_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_step[3]_i_3 
       (.I0(\i_N_step[4]_i_2 [3]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_step[3]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_step_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_step[4]_i_3 
       (.I0(\i_N_step[4]_i_2 [4]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_step[4]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_step_reg[4] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_dest[0]_i_3 
       (.I0(\i_N_x_dest[7]_i_2 [0]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_dest[0]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_dest_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_dest[1]_i_3 
       (.I0(\i_N_x_dest[7]_i_2 [1]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_dest[1]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_dest_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_dest[2]_i_3 
       (.I0(\i_N_x_dest[7]_i_2 [2]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_dest[2]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_dest_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_dest[3]_i_3 
       (.I0(\i_N_x_dest[7]_i_2 [3]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_dest[3]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_dest_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_dest[4]_i_3 
       (.I0(\i_N_x_dest[7]_i_2 [4]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_dest[4]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_dest_reg[4] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_dest[5]_i_3 
       (.I0(\i_N_x_dest[7]_i_2 [5]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_dest[5]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_dest_reg[5] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_dest[6]_i_3 
       (.I0(\i_N_x_dest[7]_i_2 [6]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_dest[6]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_dest_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_dest[7]_i_3 
       (.I0(\i_N_x_dest[7]_i_2 [7]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_dest[7]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_dest_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_orig[0]_i_3 
       (.I0(\i_N_x_orig[7]_i_2 [0]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_orig[0]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_orig_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_orig[1]_i_3 
       (.I0(\i_N_x_orig[7]_i_2 [1]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_orig[1]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_orig_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_orig[2]_i_3 
       (.I0(\i_N_x_orig[7]_i_2 [2]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_orig[2]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_orig_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_orig[3]_i_3 
       (.I0(\i_N_x_orig[7]_i_2 [3]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_orig[3]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_orig_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_orig[4]_i_3 
       (.I0(\i_N_x_orig[7]_i_2 [4]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_orig[4]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_orig_reg[4] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_orig[5]_i_3 
       (.I0(\i_N_x_orig[7]_i_2 [5]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_orig[5]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_orig_reg[5] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_orig[6]_i_3 
       (.I0(\i_N_x_orig[7]_i_2 [6]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_orig[6]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_orig_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_x_orig[7]_i_3 
       (.I0(\i_N_x_orig[7]_i_2 [7]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_x_orig[7]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_x_orig_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_dest[0]_i_3 
       (.I0(\i_N_y_dest[7]_i_2 [0]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_dest[0]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_dest_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_dest[1]_i_3 
       (.I0(\i_N_y_dest[7]_i_2 [1]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_dest[1]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_dest_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_dest[2]_i_3 
       (.I0(\i_N_y_dest[7]_i_2 [2]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_dest[2]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_dest_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_dest[3]_i_3 
       (.I0(\i_N_y_dest[7]_i_2 [3]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_dest[3]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_dest_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_dest[4]_i_3 
       (.I0(\i_N_y_dest[7]_i_2 [4]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_dest[4]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_dest_reg[4] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_dest[5]_i_3 
       (.I0(\i_N_y_dest[7]_i_2 [5]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_dest[5]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_dest_reg[5] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_dest[6]_i_3 
       (.I0(\i_N_y_dest[7]_i_2 [6]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_dest[6]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_dest_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_dest[7]_i_3 
       (.I0(\i_N_y_dest[7]_i_2 [7]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_dest[7]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_dest_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_orig[0]_i_3 
       (.I0(Q[0]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_orig[0]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_orig_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_orig[1]_i_3 
       (.I0(Q[1]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_orig[1]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_orig_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_orig[2]_i_3 
       (.I0(Q[2]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_orig[2]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_orig_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_orig[3]_i_3 
       (.I0(Q[3]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_orig[3]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_orig_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_orig[4]_i_3 
       (.I0(Q[4]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_orig[4]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_orig_reg[4] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_orig[5]_i_3 
       (.I0(Q[5]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_orig[5]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_orig_reg[5] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_orig[6]_i_3 
       (.I0(Q[6]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_orig[6]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_orig_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \i_N_y_orig[7]_i_3 
       (.I0(Q[7]),
        .I1(N_SET_ultimo_i_3_n_0),
        .I2(P_PM_data_out_y_orig[7]),
        .I3(N_stall_out_DEC_reg_0),
        .O(\N_data_out_y_orig_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    state_i_1__3
       (.I0(reset_riscv),
        .I1(w_N_stall_in_DEC),
        .I2(state_reg_0),
        .I3(w_N_out_new_EB_DEC),
        .O(state_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__3_n_0),
        .Q(state_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_N_elastic_buffer
   (w_N_in_fb,
    w_N_out_new_EB_DEC,
    w_N_stall_out_EB,
    IN_N_ACK,
    E,
    D,
    Q,
    \N_data_out_y_orig_reg[7]_0 ,
    \N_data_out_x_dest_reg[7]_0 ,
    \N_data_out_y_dest_reg[7]_0 ,
    N_data_out_fb_reg_0,
    SE_reg,
    \N_data_out_pixel_reg[15]_0 ,
    \N_data_out_step_reg[4]_0 ,
    \N_data_out_frame_reg[7]_0 ,
    clk,
    SR,
    IN_N,
    w_N_stall_in_DEC,
    reset_riscv,
    \N_out_direction_reg[5] ,
    SE_reg_0,
    NE_reg,
    w_N_ready_DEC_EB,
    NE_reg_0);
  output w_N_in_fb;
  output w_N_out_new_EB_DEC;
  output w_N_stall_out_EB;
  output IN_N_ACK;
  output [0:0]E;
  output [4:0]D;
  output [7:0]Q;
  output [7:0]\N_data_out_y_orig_reg[7]_0 ;
  output [7:0]\N_data_out_x_dest_reg[7]_0 ;
  output [7:0]\N_data_out_y_dest_reg[7]_0 ;
  output N_data_out_fb_reg_0;
  output SE_reg;
  output [15:0]\N_data_out_pixel_reg[15]_0 ;
  output [4:0]\N_data_out_step_reg[4]_0 ;
  output [7:0]\N_data_out_frame_reg[7]_0 ;
  input clk;
  input [0:0]SR;
  input [62:0]IN_N;
  input w_N_stall_in_DEC;
  input reset_riscv;
  input \N_out_direction_reg[5] ;
  input SE_reg_0;
  input NE_reg;
  input w_N_ready_DEC_EB;
  input NE_reg_0;

  wire [4:0]D;
  wire [0:0]E;
  wire [62:0]IN_N;
  wire IN_N_ACK;
  wire NE_i_3__1_n_0;
  wire NE_reg;
  wire NE_reg_0;
  wire N_ack_i_1_n_0;
  wire N_ack_i_2_n_0;
  wire \N_data_fb[0]_i_1_n_0 ;
  wire \N_data_fb[1]_i_1_n_0 ;
  wire \N_data_fb[2]_i_1_n_0 ;
  wire \N_data_fb_reg_n_0_[0] ;
  wire \N_data_fb_reg_n_0_[1] ;
  wire \N_data_fb_reg_n_0_[2] ;
  wire [7:0]\N_data_img_height_reg[0]_60 ;
  wire [7:0]\N_data_img_height_reg[1]_59 ;
  wire [7:0]\N_data_img_height_reg[2]_58 ;
  wire [7:0]\N_data_img_width_reg[0]_63 ;
  wire [7:0]\N_data_img_width_reg[1]_62 ;
  wire [7:0]\N_data_img_width_reg[2]_61 ;
  wire [7:0]\N_data_n_frames_reg[0]_72 ;
  wire [7:0]\N_data_n_frames_reg[1]_71 ;
  wire [7:0]\N_data_n_frames_reg[2]_70 ;
  wire [4:0]\N_data_n_steps_reg[0]_69 ;
  wire [4:0]\N_data_n_steps_reg[1]_68 ;
  wire [4:0]\N_data_n_steps_reg[2]_67 ;
  wire N_data_out_fb_i_1_n_0;
  wire N_data_out_fb_reg_0;
  wire \N_data_out_frame[0]_i_1_n_0 ;
  wire \N_data_out_frame[1]_i_1_n_0 ;
  wire \N_data_out_frame[2]_i_1_n_0 ;
  wire \N_data_out_frame[3]_i_1_n_0 ;
  wire \N_data_out_frame[4]_i_1_n_0 ;
  wire \N_data_out_frame[5]_i_1_n_0 ;
  wire \N_data_out_frame[6]_i_1_n_0 ;
  wire \N_data_out_frame[7]_i_1_n_0 ;
  wire [7:0]\N_data_out_frame_reg[7]_0 ;
  wire \N_data_out_pixel[0]_i_1_n_0 ;
  wire \N_data_out_pixel[10]_i_1_n_0 ;
  wire \N_data_out_pixel[11]_i_1_n_0 ;
  wire \N_data_out_pixel[12]_i_1_n_0 ;
  wire \N_data_out_pixel[13]_i_1_n_0 ;
  wire \N_data_out_pixel[14]_i_1_n_0 ;
  wire \N_data_out_pixel[15]_i_1_n_0 ;
  wire \N_data_out_pixel[1]_i_1_n_0 ;
  wire \N_data_out_pixel[2]_i_1_n_0 ;
  wire \N_data_out_pixel[3]_i_1_n_0 ;
  wire \N_data_out_pixel[4]_i_1_n_0 ;
  wire \N_data_out_pixel[5]_i_1_n_0 ;
  wire \N_data_out_pixel[6]_i_1_n_0 ;
  wire \N_data_out_pixel[7]_i_1_n_0 ;
  wire \N_data_out_pixel[8]_i_1_n_0 ;
  wire \N_data_out_pixel[9]_i_1_n_0 ;
  wire [15:0]\N_data_out_pixel_reg[15]_0 ;
  wire \N_data_out_step[0]_i_1_n_0 ;
  wire \N_data_out_step[1]_i_1_n_0 ;
  wire \N_data_out_step[2]_i_1_n_0 ;
  wire \N_data_out_step[3]_i_1_n_0 ;
  wire \N_data_out_step[4]_i_1_n_0 ;
  wire [4:0]\N_data_out_step_reg[4]_0 ;
  wire \N_data_out_x_dest[0]_i_1_n_0 ;
  wire \N_data_out_x_dest[1]_i_1_n_0 ;
  wire \N_data_out_x_dest[2]_i_1_n_0 ;
  wire \N_data_out_x_dest[3]_i_1_n_0 ;
  wire \N_data_out_x_dest[4]_i_1_n_0 ;
  wire \N_data_out_x_dest[5]_i_1_n_0 ;
  wire \N_data_out_x_dest[6]_i_1_n_0 ;
  wire \N_data_out_x_dest[7]_i_1_n_0 ;
  wire [7:0]\N_data_out_x_dest_reg[7]_0 ;
  wire \N_data_out_x_orig[0]_i_1_n_0 ;
  wire \N_data_out_x_orig[1]_i_1_n_0 ;
  wire \N_data_out_x_orig[2]_i_1_n_0 ;
  wire \N_data_out_x_orig[3]_i_1_n_0 ;
  wire \N_data_out_x_orig[4]_i_1_n_0 ;
  wire \N_data_out_x_orig[5]_i_1_n_0 ;
  wire \N_data_out_x_orig[6]_i_1_n_0 ;
  wire \N_data_out_x_orig[7]_i_1_n_0 ;
  wire \N_data_out_y_dest[0]_i_1_n_0 ;
  wire \N_data_out_y_dest[1]_i_1_n_0 ;
  wire \N_data_out_y_dest[2]_i_1_n_0 ;
  wire \N_data_out_y_dest[3]_i_1_n_0 ;
  wire \N_data_out_y_dest[4]_i_1_n_0 ;
  wire \N_data_out_y_dest[5]_i_1_n_0 ;
  wire \N_data_out_y_dest[6]_i_1_n_0 ;
  wire \N_data_out_y_dest[7]_i_1_n_0 ;
  wire [7:0]\N_data_out_y_dest_reg[7]_0 ;
  wire \N_data_out_y_orig[0]_i_1_n_0 ;
  wire \N_data_out_y_orig[1]_i_1_n_0 ;
  wire \N_data_out_y_orig[2]_i_1_n_0 ;
  wire \N_data_out_y_orig[3]_i_1_n_0 ;
  wire \N_data_out_y_orig[4]_i_1_n_0 ;
  wire \N_data_out_y_orig[5]_i_1_n_0 ;
  wire \N_data_out_y_orig[6]_i_1_n_0 ;
  wire \N_data_out_y_orig[7]_i_1_n_0 ;
  wire \N_data_out_y_orig[7]_i_2_n_0 ;
  wire [7:0]\N_data_out_y_orig_reg[7]_0 ;
  wire [15:0]\N_data_pix_depth_reg[0]_66 ;
  wire [15:0]\N_data_pix_depth_reg[1]_65 ;
  wire [15:0]\N_data_pix_depth_reg[2]_64 ;
  wire [7:0]\N_data_x_orig_reg[0]_57 ;
  wire [7:0]\N_data_x_orig_reg[1]_56 ;
  wire [7:0]\N_data_x_orig_reg[2]_55 ;
  wire \N_data_y_orig[0]_2 ;
  wire \N_data_y_orig[1]_73 ;
  wire \N_data_y_orig[2]_74 ;
  wire [7:0]\N_data_y_orig_reg[0]_54 ;
  wire [7:0]\N_data_y_orig_reg[1]_53 ;
  wire [7:0]\N_data_y_orig_reg[2]_52 ;
  wire \N_out_direction[1]_i_2_n_0 ;
  wire \N_out_direction[1]_i_3_n_0 ;
  wire \N_out_direction[4]_i_2_n_0 ;
  wire \N_out_direction[4]_i_3_n_0 ;
  wire \N_out_direction[4]_i_4_n_0 ;
  wire \N_out_direction[5]_i_3_n_0 ;
  wire \N_out_direction[5]_i_4_n_0 ;
  wire \N_out_direction[5]_i_5_n_0 ;
  wire \N_out_direction_reg[5] ;
  wire N_out_new_EB_DEC_i_1_n_0;
  wire N_stall_out_EB_i_1_n_0;
  wire [7:0]Q;
  wire SE_i_2__1_n_0;
  wire SE_i_3__1_n_0;
  wire SE_reg;
  wire SE_reg_0;
  wire [0:0]SR;
  wire clk;
  wire [0:2]full;
  wire \full[0]_i_1__1_n_0 ;
  wire \full[1]_i_1__1_n_0 ;
  wire \full[2]_i_1__1_n_0 ;
  wire read0;
  wire \read[0]_i_1__1_n_0 ;
  wire \read[1]_i_2__1_n_0 ;
  wire \read[1]_i_3__1_n_0 ;
  wire \read[1]_i_4__1_n_0 ;
  wire \read_reg_n_0_[0] ;
  wire \read_reg_n_0_[1] ;
  wire reset_riscv;
  wire state;
  wire state_i_1__4_n_0;
  wire state_write;
  wire state_write_i_1__1_n_0;
  wire w_N_in_fb;
  wire w_N_out_new_EB_DEC;
  wire w_N_ready_DEC_EB;
  wire w_N_stall_in_DEC;
  wire w_N_stall_out_EB;
  wire write0;
  wire \write[0]_i_1__1_n_0 ;
  wire \write[1]_i_2__1_n_0 ;
  wire \write_reg_n_0_[0] ;
  wire \write_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'h7F5D7F7F80A28080)) 
    NE_i_1__1
       (.I0(NE_reg_0),
        .I1(w_N_in_fb),
        .I2(NE_i_3__1_n_0),
        .I3(\N_out_direction[5]_i_4_n_0 ),
        .I4(\N_out_direction[5]_i_5_n_0 ),
        .I5(NE_reg),
        .O(N_data_out_fb_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    NE_i_3__1
       (.I0(\N_out_direction[4]_i_4_n_0 ),
        .I1(\N_out_direction[4]_i_3_n_0 ),
        .O(NE_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0E0AAAAA)) 
    N_ack_i_1
       (.I0(IN_N_ACK),
        .I1(IN_N[0]),
        .I2(state_write),
        .I3(N_ack_i_2_n_0),
        .I4(reset_riscv),
        .O(N_ack_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h101CD3DF)) 
    N_ack_i_2
       (.I0(full[2]),
        .I1(\write_reg_n_0_[0] ),
        .I2(\write_reg_n_0_[1] ),
        .I3(full[1]),
        .I4(full[0]),
        .O(N_ack_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    N_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(N_ack_i_1_n_0),
        .Q(IN_N_ACK),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \N_data_fb[0]_i_1 
       (.I0(IN_N[1]),
        .I1(\N_data_y_orig[0]_2 ),
        .I2(\N_data_fb_reg_n_0_[0] ),
        .O(\N_data_fb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \N_data_fb[1]_i_1 
       (.I0(IN_N[1]),
        .I1(\N_data_y_orig[1]_73 ),
        .I2(\N_data_fb_reg_n_0_[1] ),
        .O(\N_data_fb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \N_data_fb[2]_i_1 
       (.I0(IN_N[1]),
        .I1(\N_data_y_orig[2]_74 ),
        .I2(\N_data_fb_reg_n_0_[2] ),
        .O(\N_data_fb[2]_i_1_n_0 ));
  FDCE \N_data_fb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\N_data_fb[0]_i_1_n_0 ),
        .Q(\N_data_fb_reg_n_0_[0] ));
  FDCE \N_data_fb_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\N_data_fb[1]_i_1_n_0 ),
        .Q(\N_data_fb_reg_n_0_[1] ));
  FDCE \N_data_fb_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\N_data_fb[2]_i_1_n_0 ),
        .Q(\N_data_fb_reg_n_0_[2] ));
  FDCE \N_data_img_height_reg[0][0] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[31]),
        .Q(\N_data_img_height_reg[0]_60 [0]));
  FDCE \N_data_img_height_reg[0][1] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[32]),
        .Q(\N_data_img_height_reg[0]_60 [1]));
  FDCE \N_data_img_height_reg[0][2] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[33]),
        .Q(\N_data_img_height_reg[0]_60 [2]));
  FDCE \N_data_img_height_reg[0][3] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[34]),
        .Q(\N_data_img_height_reg[0]_60 [3]));
  FDCE \N_data_img_height_reg[0][4] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[35]),
        .Q(\N_data_img_height_reg[0]_60 [4]));
  FDCE \N_data_img_height_reg[0][5] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[36]),
        .Q(\N_data_img_height_reg[0]_60 [5]));
  FDCE \N_data_img_height_reg[0][6] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[37]),
        .Q(\N_data_img_height_reg[0]_60 [6]));
  FDCE \N_data_img_height_reg[0][7] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[38]),
        .Q(\N_data_img_height_reg[0]_60 [7]));
  FDCE \N_data_img_height_reg[1][0] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[31]),
        .Q(\N_data_img_height_reg[1]_59 [0]));
  FDCE \N_data_img_height_reg[1][1] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[32]),
        .Q(\N_data_img_height_reg[1]_59 [1]));
  FDCE \N_data_img_height_reg[1][2] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[33]),
        .Q(\N_data_img_height_reg[1]_59 [2]));
  FDCE \N_data_img_height_reg[1][3] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[34]),
        .Q(\N_data_img_height_reg[1]_59 [3]));
  FDCE \N_data_img_height_reg[1][4] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[35]),
        .Q(\N_data_img_height_reg[1]_59 [4]));
  FDCE \N_data_img_height_reg[1][5] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[36]),
        .Q(\N_data_img_height_reg[1]_59 [5]));
  FDCE \N_data_img_height_reg[1][6] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[37]),
        .Q(\N_data_img_height_reg[1]_59 [6]));
  FDCE \N_data_img_height_reg[1][7] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[38]),
        .Q(\N_data_img_height_reg[1]_59 [7]));
  FDCE \N_data_img_height_reg[2][0] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[31]),
        .Q(\N_data_img_height_reg[2]_58 [0]));
  FDCE \N_data_img_height_reg[2][1] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[32]),
        .Q(\N_data_img_height_reg[2]_58 [1]));
  FDCE \N_data_img_height_reg[2][2] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[33]),
        .Q(\N_data_img_height_reg[2]_58 [2]));
  FDCE \N_data_img_height_reg[2][3] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[34]),
        .Q(\N_data_img_height_reg[2]_58 [3]));
  FDCE \N_data_img_height_reg[2][4] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[35]),
        .Q(\N_data_img_height_reg[2]_58 [4]));
  FDCE \N_data_img_height_reg[2][5] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[36]),
        .Q(\N_data_img_height_reg[2]_58 [5]));
  FDCE \N_data_img_height_reg[2][6] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[37]),
        .Q(\N_data_img_height_reg[2]_58 [6]));
  FDCE \N_data_img_height_reg[2][7] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[38]),
        .Q(\N_data_img_height_reg[2]_58 [7]));
  FDCE \N_data_img_width_reg[0][0] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[39]),
        .Q(\N_data_img_width_reg[0]_63 [0]));
  FDCE \N_data_img_width_reg[0][1] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[40]),
        .Q(\N_data_img_width_reg[0]_63 [1]));
  FDCE \N_data_img_width_reg[0][2] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[41]),
        .Q(\N_data_img_width_reg[0]_63 [2]));
  FDCE \N_data_img_width_reg[0][3] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[42]),
        .Q(\N_data_img_width_reg[0]_63 [3]));
  FDCE \N_data_img_width_reg[0][4] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[43]),
        .Q(\N_data_img_width_reg[0]_63 [4]));
  FDCE \N_data_img_width_reg[0][5] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[44]),
        .Q(\N_data_img_width_reg[0]_63 [5]));
  FDCE \N_data_img_width_reg[0][6] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[45]),
        .Q(\N_data_img_width_reg[0]_63 [6]));
  FDCE \N_data_img_width_reg[0][7] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[46]),
        .Q(\N_data_img_width_reg[0]_63 [7]));
  FDCE \N_data_img_width_reg[1][0] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[39]),
        .Q(\N_data_img_width_reg[1]_62 [0]));
  FDCE \N_data_img_width_reg[1][1] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[40]),
        .Q(\N_data_img_width_reg[1]_62 [1]));
  FDCE \N_data_img_width_reg[1][2] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[41]),
        .Q(\N_data_img_width_reg[1]_62 [2]));
  FDCE \N_data_img_width_reg[1][3] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[42]),
        .Q(\N_data_img_width_reg[1]_62 [3]));
  FDCE \N_data_img_width_reg[1][4] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[43]),
        .Q(\N_data_img_width_reg[1]_62 [4]));
  FDCE \N_data_img_width_reg[1][5] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[44]),
        .Q(\N_data_img_width_reg[1]_62 [5]));
  FDCE \N_data_img_width_reg[1][6] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[45]),
        .Q(\N_data_img_width_reg[1]_62 [6]));
  FDCE \N_data_img_width_reg[1][7] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[46]),
        .Q(\N_data_img_width_reg[1]_62 [7]));
  FDCE \N_data_img_width_reg[2][0] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[39]),
        .Q(\N_data_img_width_reg[2]_61 [0]));
  FDCE \N_data_img_width_reg[2][1] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[40]),
        .Q(\N_data_img_width_reg[2]_61 [1]));
  FDCE \N_data_img_width_reg[2][2] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[41]),
        .Q(\N_data_img_width_reg[2]_61 [2]));
  FDCE \N_data_img_width_reg[2][3] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[42]),
        .Q(\N_data_img_width_reg[2]_61 [3]));
  FDCE \N_data_img_width_reg[2][4] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[43]),
        .Q(\N_data_img_width_reg[2]_61 [4]));
  FDCE \N_data_img_width_reg[2][5] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[44]),
        .Q(\N_data_img_width_reg[2]_61 [5]));
  FDCE \N_data_img_width_reg[2][6] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[45]),
        .Q(\N_data_img_width_reg[2]_61 [6]));
  FDCE \N_data_img_width_reg[2][7] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[46]),
        .Q(\N_data_img_width_reg[2]_61 [7]));
  FDCE \N_data_n_frames_reg[0][0] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[18]),
        .Q(\N_data_n_frames_reg[0]_72 [0]));
  FDCE \N_data_n_frames_reg[0][1] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[19]),
        .Q(\N_data_n_frames_reg[0]_72 [1]));
  FDCE \N_data_n_frames_reg[0][2] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[20]),
        .Q(\N_data_n_frames_reg[0]_72 [2]));
  FDCE \N_data_n_frames_reg[0][3] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[21]),
        .Q(\N_data_n_frames_reg[0]_72 [3]));
  FDCE \N_data_n_frames_reg[0][4] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[22]),
        .Q(\N_data_n_frames_reg[0]_72 [4]));
  FDCE \N_data_n_frames_reg[0][5] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[23]),
        .Q(\N_data_n_frames_reg[0]_72 [5]));
  FDCE \N_data_n_frames_reg[0][6] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[24]),
        .Q(\N_data_n_frames_reg[0]_72 [6]));
  FDCE \N_data_n_frames_reg[0][7] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[25]),
        .Q(\N_data_n_frames_reg[0]_72 [7]));
  FDCE \N_data_n_frames_reg[1][0] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[18]),
        .Q(\N_data_n_frames_reg[1]_71 [0]));
  FDCE \N_data_n_frames_reg[1][1] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[19]),
        .Q(\N_data_n_frames_reg[1]_71 [1]));
  FDCE \N_data_n_frames_reg[1][2] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[20]),
        .Q(\N_data_n_frames_reg[1]_71 [2]));
  FDCE \N_data_n_frames_reg[1][3] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[21]),
        .Q(\N_data_n_frames_reg[1]_71 [3]));
  FDCE \N_data_n_frames_reg[1][4] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[22]),
        .Q(\N_data_n_frames_reg[1]_71 [4]));
  FDCE \N_data_n_frames_reg[1][5] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[23]),
        .Q(\N_data_n_frames_reg[1]_71 [5]));
  FDCE \N_data_n_frames_reg[1][6] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[24]),
        .Q(\N_data_n_frames_reg[1]_71 [6]));
  FDCE \N_data_n_frames_reg[1][7] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[25]),
        .Q(\N_data_n_frames_reg[1]_71 [7]));
  FDCE \N_data_n_frames_reg[2][0] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[18]),
        .Q(\N_data_n_frames_reg[2]_70 [0]));
  FDCE \N_data_n_frames_reg[2][1] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[19]),
        .Q(\N_data_n_frames_reg[2]_70 [1]));
  FDCE \N_data_n_frames_reg[2][2] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[20]),
        .Q(\N_data_n_frames_reg[2]_70 [2]));
  FDCE \N_data_n_frames_reg[2][3] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[21]),
        .Q(\N_data_n_frames_reg[2]_70 [3]));
  FDCE \N_data_n_frames_reg[2][4] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[22]),
        .Q(\N_data_n_frames_reg[2]_70 [4]));
  FDCE \N_data_n_frames_reg[2][5] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[23]),
        .Q(\N_data_n_frames_reg[2]_70 [5]));
  FDCE \N_data_n_frames_reg[2][6] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[24]),
        .Q(\N_data_n_frames_reg[2]_70 [6]));
  FDCE \N_data_n_frames_reg[2][7] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[25]),
        .Q(\N_data_n_frames_reg[2]_70 [7]));
  FDCE \N_data_n_steps_reg[0][0] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[26]),
        .Q(\N_data_n_steps_reg[0]_69 [0]));
  FDCE \N_data_n_steps_reg[0][1] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[27]),
        .Q(\N_data_n_steps_reg[0]_69 [1]));
  FDCE \N_data_n_steps_reg[0][2] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[28]),
        .Q(\N_data_n_steps_reg[0]_69 [2]));
  FDCE \N_data_n_steps_reg[0][3] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[29]),
        .Q(\N_data_n_steps_reg[0]_69 [3]));
  FDCE \N_data_n_steps_reg[0][4] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[30]),
        .Q(\N_data_n_steps_reg[0]_69 [4]));
  FDCE \N_data_n_steps_reg[1][0] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[26]),
        .Q(\N_data_n_steps_reg[1]_68 [0]));
  FDCE \N_data_n_steps_reg[1][1] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[27]),
        .Q(\N_data_n_steps_reg[1]_68 [1]));
  FDCE \N_data_n_steps_reg[1][2] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[28]),
        .Q(\N_data_n_steps_reg[1]_68 [2]));
  FDCE \N_data_n_steps_reg[1][3] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[29]),
        .Q(\N_data_n_steps_reg[1]_68 [3]));
  FDCE \N_data_n_steps_reg[1][4] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[30]),
        .Q(\N_data_n_steps_reg[1]_68 [4]));
  FDCE \N_data_n_steps_reg[2][0] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[26]),
        .Q(\N_data_n_steps_reg[2]_67 [0]));
  FDCE \N_data_n_steps_reg[2][1] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[27]),
        .Q(\N_data_n_steps_reg[2]_67 [1]));
  FDCE \N_data_n_steps_reg[2][2] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[28]),
        .Q(\N_data_n_steps_reg[2]_67 [2]));
  FDCE \N_data_n_steps_reg[2][3] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[29]),
        .Q(\N_data_n_steps_reg[2]_67 [3]));
  FDCE \N_data_n_steps_reg[2][4] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[30]),
        .Q(\N_data_n_steps_reg[2]_67 [4]));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    N_data_out_fb_i_1
       (.I0(\N_data_fb_reg_n_0_[1] ),
        .I1(\N_data_fb_reg_n_0_[2] ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_fb_reg_n_0_[0] ),
        .O(N_data_out_fb_i_1_n_0));
  FDCE N_data_out_fb_reg
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(N_data_out_fb_i_1_n_0),
        .Q(w_N_in_fb));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_frame[0]_i_1 
       (.I0(\N_data_n_frames_reg[2]_70 [0]),
        .I1(\N_data_n_frames_reg[0]_72 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_n_frames_reg[1]_71 [0]),
        .O(\N_data_out_frame[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_frame[1]_i_1 
       (.I0(\N_data_n_frames_reg[2]_70 [1]),
        .I1(\N_data_n_frames_reg[0]_72 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_n_frames_reg[1]_71 [1]),
        .O(\N_data_out_frame[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_frame[2]_i_1 
       (.I0(\N_data_n_frames_reg[2]_70 [2]),
        .I1(\N_data_n_frames_reg[0]_72 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_n_frames_reg[1]_71 [2]),
        .O(\N_data_out_frame[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_frame[3]_i_1 
       (.I0(\N_data_n_frames_reg[2]_70 [3]),
        .I1(\N_data_n_frames_reg[0]_72 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_n_frames_reg[1]_71 [3]),
        .O(\N_data_out_frame[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_frame[4]_i_1 
       (.I0(\N_data_n_frames_reg[2]_70 [4]),
        .I1(\N_data_n_frames_reg[0]_72 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_n_frames_reg[1]_71 [4]),
        .O(\N_data_out_frame[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_frame[5]_i_1 
       (.I0(\N_data_n_frames_reg[2]_70 [5]),
        .I1(\N_data_n_frames_reg[0]_72 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_n_frames_reg[1]_71 [5]),
        .O(\N_data_out_frame[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_frame[6]_i_1 
       (.I0(\N_data_n_frames_reg[2]_70 [6]),
        .I1(\N_data_n_frames_reg[1]_71 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_n_frames_reg[0]_72 [6]),
        .O(\N_data_out_frame[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_frame[7]_i_1 
       (.I0(\N_data_n_frames_reg[2]_70 [7]),
        .I1(\N_data_n_frames_reg[0]_72 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_n_frames_reg[1]_71 [7]),
        .O(\N_data_out_frame[7]_i_1_n_0 ));
  FDCE \N_data_out_frame_reg[0] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_frame[0]_i_1_n_0 ),
        .Q(\N_data_out_frame_reg[7]_0 [0]));
  FDCE \N_data_out_frame_reg[1] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_frame[1]_i_1_n_0 ),
        .Q(\N_data_out_frame_reg[7]_0 [1]));
  FDCE \N_data_out_frame_reg[2] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_frame[2]_i_1_n_0 ),
        .Q(\N_data_out_frame_reg[7]_0 [2]));
  FDCE \N_data_out_frame_reg[3] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_frame[3]_i_1_n_0 ),
        .Q(\N_data_out_frame_reg[7]_0 [3]));
  FDCE \N_data_out_frame_reg[4] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_frame[4]_i_1_n_0 ),
        .Q(\N_data_out_frame_reg[7]_0 [4]));
  FDCE \N_data_out_frame_reg[5] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_frame[5]_i_1_n_0 ),
        .Q(\N_data_out_frame_reg[7]_0 [5]));
  FDCE \N_data_out_frame_reg[6] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_frame[6]_i_1_n_0 ),
        .Q(\N_data_out_frame_reg[7]_0 [6]));
  FDCE \N_data_out_frame_reg[7] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_frame[7]_i_1_n_0 ),
        .Q(\N_data_out_frame_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \N_data_out_pixel[0]_i_1 
       (.I0(\N_data_pix_depth_reg[1]_65 [0]),
        .I1(\N_data_pix_depth_reg[2]_64 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_pix_depth_reg[0]_66 [0]),
        .O(\N_data_out_pixel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_pixel[10]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [10]),
        .I1(\N_data_pix_depth_reg[0]_66 [10]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_pix_depth_reg[1]_65 [10]),
        .O(\N_data_out_pixel[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \N_data_out_pixel[11]_i_1 
       (.I0(\N_data_pix_depth_reg[1]_65 [11]),
        .I1(\N_data_pix_depth_reg[2]_64 [11]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_pix_depth_reg[0]_66 [11]),
        .O(\N_data_out_pixel[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_pixel[12]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [12]),
        .I1(\N_data_pix_depth_reg[0]_66 [12]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_pix_depth_reg[1]_65 [12]),
        .O(\N_data_out_pixel[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_pixel[13]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [13]),
        .I1(\N_data_pix_depth_reg[1]_65 [13]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_pix_depth_reg[0]_66 [13]),
        .O(\N_data_out_pixel[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_pixel[14]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [14]),
        .I1(\N_data_pix_depth_reg[0]_66 [14]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_pix_depth_reg[1]_65 [14]),
        .O(\N_data_out_pixel[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_pixel[15]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [15]),
        .I1(\N_data_pix_depth_reg[1]_65 [15]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_pix_depth_reg[0]_66 [15]),
        .O(\N_data_out_pixel[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_pixel[1]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [1]),
        .I1(\N_data_pix_depth_reg[0]_66 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_pix_depth_reg[1]_65 [1]),
        .O(\N_data_out_pixel[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_pixel[2]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [2]),
        .I1(\N_data_pix_depth_reg[1]_65 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_pix_depth_reg[0]_66 [2]),
        .O(\N_data_out_pixel[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \N_data_out_pixel[3]_i_1 
       (.I0(\N_data_pix_depth_reg[1]_65 [3]),
        .I1(\N_data_pix_depth_reg[2]_64 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_pix_depth_reg[0]_66 [3]),
        .O(\N_data_out_pixel[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_pixel[4]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [4]),
        .I1(\N_data_pix_depth_reg[0]_66 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_pix_depth_reg[1]_65 [4]),
        .O(\N_data_out_pixel[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_pixel[5]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [5]),
        .I1(\N_data_pix_depth_reg[0]_66 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_pix_depth_reg[1]_65 [5]),
        .O(\N_data_out_pixel[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_pixel[6]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [6]),
        .I1(\N_data_pix_depth_reg[0]_66 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_pix_depth_reg[1]_65 [6]),
        .O(\N_data_out_pixel[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_pixel[7]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [7]),
        .I1(\N_data_pix_depth_reg[0]_66 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_pix_depth_reg[1]_65 [7]),
        .O(\N_data_out_pixel[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_pixel[8]_i_1 
       (.I0(\N_data_pix_depth_reg[2]_64 [8]),
        .I1(\N_data_pix_depth_reg[1]_65 [8]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_pix_depth_reg[0]_66 [8]),
        .O(\N_data_out_pixel[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \N_data_out_pixel[9]_i_1 
       (.I0(\N_data_pix_depth_reg[0]_66 [9]),
        .I1(\N_data_pix_depth_reg[1]_65 [9]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_pix_depth_reg[2]_64 [9]),
        .O(\N_data_out_pixel[9]_i_1_n_0 ));
  FDCE \N_data_out_pixel_reg[0] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[0]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [0]));
  FDCE \N_data_out_pixel_reg[10] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[10]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [10]));
  FDCE \N_data_out_pixel_reg[11] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[11]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [11]));
  FDCE \N_data_out_pixel_reg[12] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[12]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [12]));
  FDCE \N_data_out_pixel_reg[13] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[13]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [13]));
  FDCE \N_data_out_pixel_reg[14] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[14]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [14]));
  FDCE \N_data_out_pixel_reg[15] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[15]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [15]));
  FDCE \N_data_out_pixel_reg[1] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[1]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [1]));
  FDCE \N_data_out_pixel_reg[2] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[2]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [2]));
  FDCE \N_data_out_pixel_reg[3] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[3]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [3]));
  FDCE \N_data_out_pixel_reg[4] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[4]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [4]));
  FDCE \N_data_out_pixel_reg[5] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[5]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [5]));
  FDCE \N_data_out_pixel_reg[6] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[6]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [6]));
  FDCE \N_data_out_pixel_reg[7] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[7]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [7]));
  FDCE \N_data_out_pixel_reg[8] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[8]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [8]));
  FDCE \N_data_out_pixel_reg[9] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_pixel[9]_i_1_n_0 ),
        .Q(\N_data_out_pixel_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \N_data_out_step[0]_i_1 
       (.I0(\N_data_n_steps_reg[1]_68 [0]),
        .I1(\N_data_n_steps_reg[2]_67 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_n_steps_reg[0]_69 [0]),
        .O(\N_data_out_step[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \N_data_out_step[1]_i_1 
       (.I0(\N_data_n_steps_reg[1]_68 [1]),
        .I1(\N_data_n_steps_reg[2]_67 [1]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_n_steps_reg[0]_69 [1]),
        .O(\N_data_out_step[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_step[2]_i_1 
       (.I0(\N_data_n_steps_reg[2]_67 [2]),
        .I1(\N_data_n_steps_reg[1]_68 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_n_steps_reg[0]_69 [2]),
        .O(\N_data_out_step[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \N_data_out_step[3]_i_1 
       (.I0(\N_data_n_steps_reg[0]_69 [3]),
        .I1(\N_data_n_steps_reg[1]_68 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_n_steps_reg[2]_67 [3]),
        .O(\N_data_out_step[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \N_data_out_step[4]_i_1 
       (.I0(\N_data_n_steps_reg[0]_69 [4]),
        .I1(\N_data_n_steps_reg[1]_68 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_n_steps_reg[2]_67 [4]),
        .O(\N_data_out_step[4]_i_1_n_0 ));
  FDCE \N_data_out_step_reg[0] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_step[0]_i_1_n_0 ),
        .Q(\N_data_out_step_reg[4]_0 [0]));
  FDCE \N_data_out_step_reg[1] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_step[1]_i_1_n_0 ),
        .Q(\N_data_out_step_reg[4]_0 [1]));
  FDCE \N_data_out_step_reg[2] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_step[2]_i_1_n_0 ),
        .Q(\N_data_out_step_reg[4]_0 [2]));
  FDCE \N_data_out_step_reg[3] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_step[3]_i_1_n_0 ),
        .Q(\N_data_out_step_reg[4]_0 [3]));
  FDCE \N_data_out_step_reg[4] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_step[4]_i_1_n_0 ),
        .Q(\N_data_out_step_reg[4]_0 [4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_x_dest[0]_i_1 
       (.I0(\N_data_img_width_reg[2]_61 [0]),
        .I1(\N_data_img_width_reg[0]_63 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_width_reg[1]_62 [0]),
        .O(\N_data_out_x_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_x_dest[1]_i_1 
       (.I0(\N_data_img_width_reg[2]_61 [1]),
        .I1(\N_data_img_width_reg[0]_63 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_width_reg[1]_62 [1]),
        .O(\N_data_out_x_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_x_dest[2]_i_1 
       (.I0(\N_data_img_width_reg[2]_61 [2]),
        .I1(\N_data_img_width_reg[0]_63 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_width_reg[1]_62 [2]),
        .O(\N_data_out_x_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \N_data_out_x_dest[3]_i_1 
       (.I0(\N_data_img_width_reg[1]_62 [3]),
        .I1(\N_data_img_width_reg[2]_61 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_img_width_reg[0]_63 [3]),
        .O(\N_data_out_x_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_x_dest[4]_i_1 
       (.I0(\N_data_img_width_reg[2]_61 [4]),
        .I1(\N_data_img_width_reg[0]_63 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_width_reg[1]_62 [4]),
        .O(\N_data_out_x_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_x_dest[5]_i_1 
       (.I0(\N_data_img_width_reg[2]_61 [5]),
        .I1(\N_data_img_width_reg[1]_62 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_img_width_reg[0]_63 [5]),
        .O(\N_data_out_x_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_x_dest[6]_i_1 
       (.I0(\N_data_img_width_reg[2]_61 [6]),
        .I1(\N_data_img_width_reg[1]_62 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_img_width_reg[0]_63 [6]),
        .O(\N_data_out_x_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_x_dest[7]_i_1 
       (.I0(\N_data_img_width_reg[2]_61 [7]),
        .I1(\N_data_img_width_reg[0]_63 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_width_reg[1]_62 [7]),
        .O(\N_data_out_x_dest[7]_i_1_n_0 ));
  FDCE \N_data_out_x_dest_reg[0] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_dest[0]_i_1_n_0 ),
        .Q(\N_data_out_x_dest_reg[7]_0 [0]));
  FDCE \N_data_out_x_dest_reg[1] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_dest[1]_i_1_n_0 ),
        .Q(\N_data_out_x_dest_reg[7]_0 [1]));
  FDCE \N_data_out_x_dest_reg[2] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_dest[2]_i_1_n_0 ),
        .Q(\N_data_out_x_dest_reg[7]_0 [2]));
  FDCE \N_data_out_x_dest_reg[3] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_dest[3]_i_1_n_0 ),
        .Q(\N_data_out_x_dest_reg[7]_0 [3]));
  FDCE \N_data_out_x_dest_reg[4] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_dest[4]_i_1_n_0 ),
        .Q(\N_data_out_x_dest_reg[7]_0 [4]));
  FDCE \N_data_out_x_dest_reg[5] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_dest[5]_i_1_n_0 ),
        .Q(\N_data_out_x_dest_reg[7]_0 [5]));
  FDCE \N_data_out_x_dest_reg[6] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_dest[6]_i_1_n_0 ),
        .Q(\N_data_out_x_dest_reg[7]_0 [6]));
  FDCE \N_data_out_x_dest_reg[7] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_dest[7]_i_1_n_0 ),
        .Q(\N_data_out_x_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_x_orig[0]_i_1 
       (.I0(\N_data_x_orig_reg[2]_55 [0]),
        .I1(\N_data_x_orig_reg[0]_57 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_x_orig_reg[1]_56 [0]),
        .O(\N_data_out_x_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_x_orig[1]_i_1 
       (.I0(\N_data_x_orig_reg[2]_55 [1]),
        .I1(\N_data_x_orig_reg[0]_57 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_x_orig_reg[1]_56 [1]),
        .O(\N_data_out_x_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_x_orig[2]_i_1 
       (.I0(\N_data_x_orig_reg[2]_55 [2]),
        .I1(\N_data_x_orig_reg[1]_56 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_x_orig_reg[0]_57 [2]),
        .O(\N_data_out_x_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \N_data_out_x_orig[3]_i_1 
       (.I0(\N_data_x_orig_reg[1]_56 [3]),
        .I1(\N_data_x_orig_reg[2]_55 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_x_orig_reg[0]_57 [3]),
        .O(\N_data_out_x_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_x_orig[4]_i_1 
       (.I0(\N_data_x_orig_reg[2]_55 [4]),
        .I1(\N_data_x_orig_reg[0]_57 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_x_orig_reg[1]_56 [4]),
        .O(\N_data_out_x_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_x_orig[5]_i_1 
       (.I0(\N_data_x_orig_reg[2]_55 [5]),
        .I1(\N_data_x_orig_reg[1]_56 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_x_orig_reg[0]_57 [5]),
        .O(\N_data_out_x_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_x_orig[6]_i_1 
       (.I0(\N_data_x_orig_reg[2]_55 [6]),
        .I1(\N_data_x_orig_reg[0]_57 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_x_orig_reg[1]_56 [6]),
        .O(\N_data_out_x_orig[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \N_data_out_x_orig[7]_i_1 
       (.I0(\N_data_x_orig_reg[0]_57 [7]),
        .I1(\N_data_x_orig_reg[1]_56 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_x_orig_reg[2]_55 [7]),
        .O(\N_data_out_x_orig[7]_i_1_n_0 ));
  FDCE \N_data_out_x_orig_reg[0] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_orig[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \N_data_out_x_orig_reg[1] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_orig[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \N_data_out_x_orig_reg[2] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_orig[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \N_data_out_x_orig_reg[3] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_orig[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \N_data_out_x_orig_reg[4] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_orig[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \N_data_out_x_orig_reg[5] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_orig[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \N_data_out_x_orig_reg[6] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_orig[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \N_data_out_x_orig_reg[7] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_x_orig[7]_i_1_n_0 ),
        .Q(Q[7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_dest[0]_i_1 
       (.I0(\N_data_img_height_reg[2]_58 [0]),
        .I1(\N_data_img_height_reg[0]_60 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_height_reg[1]_59 [0]),
        .O(\N_data_out_y_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_dest[1]_i_1 
       (.I0(\N_data_img_height_reg[2]_58 [1]),
        .I1(\N_data_img_height_reg[0]_60 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_height_reg[1]_59 [1]),
        .O(\N_data_out_y_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_dest[2]_i_1 
       (.I0(\N_data_img_height_reg[2]_58 [2]),
        .I1(\N_data_img_height_reg[0]_60 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_height_reg[1]_59 [2]),
        .O(\N_data_out_y_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_dest[3]_i_1 
       (.I0(\N_data_img_height_reg[2]_58 [3]),
        .I1(\N_data_img_height_reg[0]_60 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_height_reg[1]_59 [3]),
        .O(\N_data_out_y_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_y_dest[4]_i_1 
       (.I0(\N_data_img_height_reg[2]_58 [4]),
        .I1(\N_data_img_height_reg[1]_59 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_img_height_reg[0]_60 [4]),
        .O(\N_data_out_y_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_dest[5]_i_1 
       (.I0(\N_data_img_height_reg[2]_58 [5]),
        .I1(\N_data_img_height_reg[0]_60 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_height_reg[1]_59 [5]),
        .O(\N_data_out_y_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_dest[6]_i_1 
       (.I0(\N_data_img_height_reg[2]_58 [6]),
        .I1(\N_data_img_height_reg[0]_60 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_img_height_reg[1]_59 [6]),
        .O(\N_data_out_y_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \N_data_out_y_dest[7]_i_1 
       (.I0(\N_data_img_height_reg[0]_60 [7]),
        .I1(\N_data_img_height_reg[1]_59 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_img_height_reg[2]_58 [7]),
        .O(\N_data_out_y_dest[7]_i_1_n_0 ));
  FDCE \N_data_out_y_dest_reg[0] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_dest[0]_i_1_n_0 ),
        .Q(\N_data_out_y_dest_reg[7]_0 [0]));
  FDCE \N_data_out_y_dest_reg[1] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_dest[1]_i_1_n_0 ),
        .Q(\N_data_out_y_dest_reg[7]_0 [1]));
  FDCE \N_data_out_y_dest_reg[2] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_dest[2]_i_1_n_0 ),
        .Q(\N_data_out_y_dest_reg[7]_0 [2]));
  FDCE \N_data_out_y_dest_reg[3] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_dest[3]_i_1_n_0 ),
        .Q(\N_data_out_y_dest_reg[7]_0 [3]));
  FDCE \N_data_out_y_dest_reg[4] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_dest[4]_i_1_n_0 ),
        .Q(\N_data_out_y_dest_reg[7]_0 [4]));
  FDCE \N_data_out_y_dest_reg[5] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_dest[5]_i_1_n_0 ),
        .Q(\N_data_out_y_dest_reg[7]_0 [5]));
  FDCE \N_data_out_y_dest_reg[6] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_dest[6]_i_1_n_0 ),
        .Q(\N_data_out_y_dest_reg[7]_0 [6]));
  FDCE \N_data_out_y_dest_reg[7] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_dest[7]_i_1_n_0 ),
        .Q(\N_data_out_y_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_y_orig[0]_i_1 
       (.I0(\N_data_y_orig_reg[2]_52 [0]),
        .I1(\N_data_y_orig_reg[1]_53 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_y_orig_reg[0]_54 [0]),
        .O(\N_data_out_y_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_orig[1]_i_1 
       (.I0(\N_data_y_orig_reg[2]_52 [1]),
        .I1(\N_data_y_orig_reg[0]_54 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_y_orig_reg[1]_53 [1]),
        .O(\N_data_out_y_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_orig[2]_i_1 
       (.I0(\N_data_y_orig_reg[2]_52 [2]),
        .I1(\N_data_y_orig_reg[0]_54 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_y_orig_reg[1]_53 [2]),
        .O(\N_data_out_y_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_orig[3]_i_1 
       (.I0(\N_data_y_orig_reg[2]_52 [3]),
        .I1(\N_data_y_orig_reg[0]_54 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_y_orig_reg[1]_53 [3]),
        .O(\N_data_out_y_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_orig[4]_i_1 
       (.I0(\N_data_y_orig_reg[2]_52 [4]),
        .I1(\N_data_y_orig_reg[0]_54 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_y_orig_reg[1]_53 [4]),
        .O(\N_data_out_y_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \N_data_out_y_orig[5]_i_1 
       (.I0(\N_data_y_orig_reg[2]_52 [5]),
        .I1(\N_data_y_orig_reg[0]_54 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\N_data_y_orig_reg[1]_53 [5]),
        .O(\N_data_out_y_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \N_data_out_y_orig[6]_i_1 
       (.I0(\N_data_y_orig_reg[0]_54 [6]),
        .I1(\N_data_y_orig_reg[1]_53 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_y_orig_reg[2]_52 [6]),
        .O(\N_data_out_y_orig[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \N_data_out_y_orig[7]_i_1 
       (.I0(\read[1]_i_3__1_n_0 ),
        .O(\N_data_out_y_orig[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \N_data_out_y_orig[7]_i_2 
       (.I0(\N_data_y_orig_reg[2]_52 [7]),
        .I1(\N_data_y_orig_reg[1]_53 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\N_data_y_orig_reg[0]_54 [7]),
        .O(\N_data_out_y_orig[7]_i_2_n_0 ));
  FDCE \N_data_out_y_orig_reg[0] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_orig[0]_i_1_n_0 ),
        .Q(\N_data_out_y_orig_reg[7]_0 [0]));
  FDCE \N_data_out_y_orig_reg[1] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_orig[1]_i_1_n_0 ),
        .Q(\N_data_out_y_orig_reg[7]_0 [1]));
  FDCE \N_data_out_y_orig_reg[2] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_orig[2]_i_1_n_0 ),
        .Q(\N_data_out_y_orig_reg[7]_0 [2]));
  FDCE \N_data_out_y_orig_reg[3] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_orig[3]_i_1_n_0 ),
        .Q(\N_data_out_y_orig_reg[7]_0 [3]));
  FDCE \N_data_out_y_orig_reg[4] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_orig[4]_i_1_n_0 ),
        .Q(\N_data_out_y_orig_reg[7]_0 [4]));
  FDCE \N_data_out_y_orig_reg[5] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_orig[5]_i_1_n_0 ),
        .Q(\N_data_out_y_orig_reg[7]_0 [5]));
  FDCE \N_data_out_y_orig_reg[6] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_orig[6]_i_1_n_0 ),
        .Q(\N_data_out_y_orig_reg[7]_0 [6]));
  FDCE \N_data_out_y_orig_reg[7] 
       (.C(clk),
        .CE(\N_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\N_data_out_y_orig[7]_i_2_n_0 ),
        .Q(\N_data_out_y_orig_reg[7]_0 [7]));
  FDCE \N_data_pix_depth_reg[0][0] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[47]),
        .Q(\N_data_pix_depth_reg[0]_66 [0]));
  FDCE \N_data_pix_depth_reg[0][10] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[57]),
        .Q(\N_data_pix_depth_reg[0]_66 [10]));
  FDCE \N_data_pix_depth_reg[0][11] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[58]),
        .Q(\N_data_pix_depth_reg[0]_66 [11]));
  FDCE \N_data_pix_depth_reg[0][12] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[59]),
        .Q(\N_data_pix_depth_reg[0]_66 [12]));
  FDCE \N_data_pix_depth_reg[0][13] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[60]),
        .Q(\N_data_pix_depth_reg[0]_66 [13]));
  FDCE \N_data_pix_depth_reg[0][14] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[61]),
        .Q(\N_data_pix_depth_reg[0]_66 [14]));
  FDCE \N_data_pix_depth_reg[0][15] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[62]),
        .Q(\N_data_pix_depth_reg[0]_66 [15]));
  FDCE \N_data_pix_depth_reg[0][1] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[48]),
        .Q(\N_data_pix_depth_reg[0]_66 [1]));
  FDCE \N_data_pix_depth_reg[0][2] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[49]),
        .Q(\N_data_pix_depth_reg[0]_66 [2]));
  FDCE \N_data_pix_depth_reg[0][3] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[50]),
        .Q(\N_data_pix_depth_reg[0]_66 [3]));
  FDCE \N_data_pix_depth_reg[0][4] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[51]),
        .Q(\N_data_pix_depth_reg[0]_66 [4]));
  FDCE \N_data_pix_depth_reg[0][5] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[52]),
        .Q(\N_data_pix_depth_reg[0]_66 [5]));
  FDCE \N_data_pix_depth_reg[0][6] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[53]),
        .Q(\N_data_pix_depth_reg[0]_66 [6]));
  FDCE \N_data_pix_depth_reg[0][7] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[54]),
        .Q(\N_data_pix_depth_reg[0]_66 [7]));
  FDCE \N_data_pix_depth_reg[0][8] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[55]),
        .Q(\N_data_pix_depth_reg[0]_66 [8]));
  FDCE \N_data_pix_depth_reg[0][9] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[56]),
        .Q(\N_data_pix_depth_reg[0]_66 [9]));
  FDCE \N_data_pix_depth_reg[1][0] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[47]),
        .Q(\N_data_pix_depth_reg[1]_65 [0]));
  FDCE \N_data_pix_depth_reg[1][10] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[57]),
        .Q(\N_data_pix_depth_reg[1]_65 [10]));
  FDCE \N_data_pix_depth_reg[1][11] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[58]),
        .Q(\N_data_pix_depth_reg[1]_65 [11]));
  FDCE \N_data_pix_depth_reg[1][12] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[59]),
        .Q(\N_data_pix_depth_reg[1]_65 [12]));
  FDCE \N_data_pix_depth_reg[1][13] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[60]),
        .Q(\N_data_pix_depth_reg[1]_65 [13]));
  FDCE \N_data_pix_depth_reg[1][14] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[61]),
        .Q(\N_data_pix_depth_reg[1]_65 [14]));
  FDCE \N_data_pix_depth_reg[1][15] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[62]),
        .Q(\N_data_pix_depth_reg[1]_65 [15]));
  FDCE \N_data_pix_depth_reg[1][1] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[48]),
        .Q(\N_data_pix_depth_reg[1]_65 [1]));
  FDCE \N_data_pix_depth_reg[1][2] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[49]),
        .Q(\N_data_pix_depth_reg[1]_65 [2]));
  FDCE \N_data_pix_depth_reg[1][3] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[50]),
        .Q(\N_data_pix_depth_reg[1]_65 [3]));
  FDCE \N_data_pix_depth_reg[1][4] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[51]),
        .Q(\N_data_pix_depth_reg[1]_65 [4]));
  FDCE \N_data_pix_depth_reg[1][5] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[52]),
        .Q(\N_data_pix_depth_reg[1]_65 [5]));
  FDCE \N_data_pix_depth_reg[1][6] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[53]),
        .Q(\N_data_pix_depth_reg[1]_65 [6]));
  FDCE \N_data_pix_depth_reg[1][7] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[54]),
        .Q(\N_data_pix_depth_reg[1]_65 [7]));
  FDCE \N_data_pix_depth_reg[1][8] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[55]),
        .Q(\N_data_pix_depth_reg[1]_65 [8]));
  FDCE \N_data_pix_depth_reg[1][9] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[56]),
        .Q(\N_data_pix_depth_reg[1]_65 [9]));
  FDCE \N_data_pix_depth_reg[2][0] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[47]),
        .Q(\N_data_pix_depth_reg[2]_64 [0]));
  FDCE \N_data_pix_depth_reg[2][10] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[57]),
        .Q(\N_data_pix_depth_reg[2]_64 [10]));
  FDCE \N_data_pix_depth_reg[2][11] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[58]),
        .Q(\N_data_pix_depth_reg[2]_64 [11]));
  FDCE \N_data_pix_depth_reg[2][12] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[59]),
        .Q(\N_data_pix_depth_reg[2]_64 [12]));
  FDCE \N_data_pix_depth_reg[2][13] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[60]),
        .Q(\N_data_pix_depth_reg[2]_64 [13]));
  FDCE \N_data_pix_depth_reg[2][14] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[61]),
        .Q(\N_data_pix_depth_reg[2]_64 [14]));
  FDCE \N_data_pix_depth_reg[2][15] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[62]),
        .Q(\N_data_pix_depth_reg[2]_64 [15]));
  FDCE \N_data_pix_depth_reg[2][1] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[48]),
        .Q(\N_data_pix_depth_reg[2]_64 [1]));
  FDCE \N_data_pix_depth_reg[2][2] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[49]),
        .Q(\N_data_pix_depth_reg[2]_64 [2]));
  FDCE \N_data_pix_depth_reg[2][3] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[50]),
        .Q(\N_data_pix_depth_reg[2]_64 [3]));
  FDCE \N_data_pix_depth_reg[2][4] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[51]),
        .Q(\N_data_pix_depth_reg[2]_64 [4]));
  FDCE \N_data_pix_depth_reg[2][5] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[52]),
        .Q(\N_data_pix_depth_reg[2]_64 [5]));
  FDCE \N_data_pix_depth_reg[2][6] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[53]),
        .Q(\N_data_pix_depth_reg[2]_64 [6]));
  FDCE \N_data_pix_depth_reg[2][7] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[54]),
        .Q(\N_data_pix_depth_reg[2]_64 [7]));
  FDCE \N_data_pix_depth_reg[2][8] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[55]),
        .Q(\N_data_pix_depth_reg[2]_64 [8]));
  FDCE \N_data_pix_depth_reg[2][9] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[56]),
        .Q(\N_data_pix_depth_reg[2]_64 [9]));
  FDCE \N_data_x_orig_reg[0][0] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[10]),
        .Q(\N_data_x_orig_reg[0]_57 [0]));
  FDCE \N_data_x_orig_reg[0][1] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[11]),
        .Q(\N_data_x_orig_reg[0]_57 [1]));
  FDCE \N_data_x_orig_reg[0][2] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[12]),
        .Q(\N_data_x_orig_reg[0]_57 [2]));
  FDCE \N_data_x_orig_reg[0][3] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[13]),
        .Q(\N_data_x_orig_reg[0]_57 [3]));
  FDCE \N_data_x_orig_reg[0][4] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[14]),
        .Q(\N_data_x_orig_reg[0]_57 [4]));
  FDCE \N_data_x_orig_reg[0][5] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[15]),
        .Q(\N_data_x_orig_reg[0]_57 [5]));
  FDCE \N_data_x_orig_reg[0][6] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[16]),
        .Q(\N_data_x_orig_reg[0]_57 [6]));
  FDCE \N_data_x_orig_reg[0][7] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[17]),
        .Q(\N_data_x_orig_reg[0]_57 [7]));
  FDCE \N_data_x_orig_reg[1][0] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[10]),
        .Q(\N_data_x_orig_reg[1]_56 [0]));
  FDCE \N_data_x_orig_reg[1][1] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[11]),
        .Q(\N_data_x_orig_reg[1]_56 [1]));
  FDCE \N_data_x_orig_reg[1][2] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[12]),
        .Q(\N_data_x_orig_reg[1]_56 [2]));
  FDCE \N_data_x_orig_reg[1][3] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[13]),
        .Q(\N_data_x_orig_reg[1]_56 [3]));
  FDCE \N_data_x_orig_reg[1][4] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[14]),
        .Q(\N_data_x_orig_reg[1]_56 [4]));
  FDCE \N_data_x_orig_reg[1][5] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[15]),
        .Q(\N_data_x_orig_reg[1]_56 [5]));
  FDCE \N_data_x_orig_reg[1][6] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[16]),
        .Q(\N_data_x_orig_reg[1]_56 [6]));
  FDCE \N_data_x_orig_reg[1][7] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[17]),
        .Q(\N_data_x_orig_reg[1]_56 [7]));
  FDCE \N_data_x_orig_reg[2][0] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[10]),
        .Q(\N_data_x_orig_reg[2]_55 [0]));
  FDCE \N_data_x_orig_reg[2][1] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[11]),
        .Q(\N_data_x_orig_reg[2]_55 [1]));
  FDCE \N_data_x_orig_reg[2][2] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[12]),
        .Q(\N_data_x_orig_reg[2]_55 [2]));
  FDCE \N_data_x_orig_reg[2][3] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[13]),
        .Q(\N_data_x_orig_reg[2]_55 [3]));
  FDCE \N_data_x_orig_reg[2][4] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[14]),
        .Q(\N_data_x_orig_reg[2]_55 [4]));
  FDCE \N_data_x_orig_reg[2][5] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[15]),
        .Q(\N_data_x_orig_reg[2]_55 [5]));
  FDCE \N_data_x_orig_reg[2][6] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[16]),
        .Q(\N_data_x_orig_reg[2]_55 [6]));
  FDCE \N_data_x_orig_reg[2][7] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[17]),
        .Q(\N_data_x_orig_reg[2]_55 [7]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \N_data_y_orig[0][7]_i_1 
       (.I0(state_write),
        .I1(IN_N[0]),
        .I2(\write_reg_n_0_[0] ),
        .I3(\write_reg_n_0_[1] ),
        .I4(full[0]),
        .O(\N_data_y_orig[0]_2 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \N_data_y_orig[1][7]_i_1 
       (.I0(full[1]),
        .I1(state_write),
        .I2(IN_N[0]),
        .I3(\write_reg_n_0_[1] ),
        .I4(\write_reg_n_0_[0] ),
        .O(\N_data_y_orig[1]_73 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \N_data_y_orig[2][7]_i_1 
       (.I0(full[2]),
        .I1(state_write),
        .I2(IN_N[0]),
        .I3(\write_reg_n_0_[0] ),
        .I4(\write_reg_n_0_[1] ),
        .O(\N_data_y_orig[2]_74 ));
  FDCE \N_data_y_orig_reg[0][0] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[2]),
        .Q(\N_data_y_orig_reg[0]_54 [0]));
  FDCE \N_data_y_orig_reg[0][1] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[3]),
        .Q(\N_data_y_orig_reg[0]_54 [1]));
  FDCE \N_data_y_orig_reg[0][2] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[4]),
        .Q(\N_data_y_orig_reg[0]_54 [2]));
  FDCE \N_data_y_orig_reg[0][3] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[5]),
        .Q(\N_data_y_orig_reg[0]_54 [3]));
  FDCE \N_data_y_orig_reg[0][4] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[6]),
        .Q(\N_data_y_orig_reg[0]_54 [4]));
  FDCE \N_data_y_orig_reg[0][5] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[7]),
        .Q(\N_data_y_orig_reg[0]_54 [5]));
  FDCE \N_data_y_orig_reg[0][6] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[8]),
        .Q(\N_data_y_orig_reg[0]_54 [6]));
  FDCE \N_data_y_orig_reg[0][7] 
       (.C(clk),
        .CE(\N_data_y_orig[0]_2 ),
        .CLR(SR),
        .D(IN_N[9]),
        .Q(\N_data_y_orig_reg[0]_54 [7]));
  FDCE \N_data_y_orig_reg[1][0] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[2]),
        .Q(\N_data_y_orig_reg[1]_53 [0]));
  FDCE \N_data_y_orig_reg[1][1] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[3]),
        .Q(\N_data_y_orig_reg[1]_53 [1]));
  FDCE \N_data_y_orig_reg[1][2] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[4]),
        .Q(\N_data_y_orig_reg[1]_53 [2]));
  FDCE \N_data_y_orig_reg[1][3] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[5]),
        .Q(\N_data_y_orig_reg[1]_53 [3]));
  FDCE \N_data_y_orig_reg[1][4] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[6]),
        .Q(\N_data_y_orig_reg[1]_53 [4]));
  FDCE \N_data_y_orig_reg[1][5] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[7]),
        .Q(\N_data_y_orig_reg[1]_53 [5]));
  FDCE \N_data_y_orig_reg[1][6] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[8]),
        .Q(\N_data_y_orig_reg[1]_53 [6]));
  FDCE \N_data_y_orig_reg[1][7] 
       (.C(clk),
        .CE(\N_data_y_orig[1]_73 ),
        .CLR(SR),
        .D(IN_N[9]),
        .Q(\N_data_y_orig_reg[1]_53 [7]));
  FDCE \N_data_y_orig_reg[2][0] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[2]),
        .Q(\N_data_y_orig_reg[2]_52 [0]));
  FDCE \N_data_y_orig_reg[2][1] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[3]),
        .Q(\N_data_y_orig_reg[2]_52 [1]));
  FDCE \N_data_y_orig_reg[2][2] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[4]),
        .Q(\N_data_y_orig_reg[2]_52 [2]));
  FDCE \N_data_y_orig_reg[2][3] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[5]),
        .Q(\N_data_y_orig_reg[2]_52 [3]));
  FDCE \N_data_y_orig_reg[2][4] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[6]),
        .Q(\N_data_y_orig_reg[2]_52 [4]));
  FDCE \N_data_y_orig_reg[2][5] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[7]),
        .Q(\N_data_y_orig_reg[2]_52 [5]));
  FDCE \N_data_y_orig_reg[2][6] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[8]),
        .Q(\N_data_y_orig_reg[2]_52 [6]));
  FDCE \N_data_y_orig_reg[2][7] 
       (.C(clk),
        .CE(\N_data_y_orig[2]_74 ),
        .CLR(SR),
        .D(IN_N[9]),
        .Q(\N_data_y_orig_reg[2]_52 [7]));
  LUT2 #(
    .INIT(4'hE)) 
    \N_out_direction[1]_i_1 
       (.I0(\N_out_direction[1]_i_2_n_0 ),
        .I1(\N_out_direction[1]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F4540000)) 
    \N_out_direction[1]_i_2 
       (.I0(\N_out_direction[4]_i_4_n_0 ),
        .I1(SE_reg_0),
        .I2(\N_out_direction[4]_i_2_n_0 ),
        .I3(NE_reg),
        .I4(w_N_in_fb),
        .I5(\N_out_direction[4]_i_3_n_0 ),
        .O(\N_out_direction[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040005500400044)) 
    \N_out_direction[1]_i_3 
       (.I0(w_N_in_fb),
        .I1(\N_out_direction[5]_i_3_n_0 ),
        .I2(NE_reg),
        .I3(\N_out_direction[5]_i_4_n_0 ),
        .I4(\N_out_direction[5]_i_5_n_0 ),
        .I5(SE_reg_0),
        .O(\N_out_direction[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00DD000000DDF5F5)) 
    \N_out_direction[2]_i_1 
       (.I0(SE_reg_0),
        .I1(\N_out_direction[4]_i_3_n_0 ),
        .I2(\N_out_direction[5]_i_4_n_0 ),
        .I3(\N_out_direction[4]_i_2_n_0 ),
        .I4(w_N_in_fb),
        .I5(\N_out_direction[5]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8F808080AFA0AFA0)) 
    \N_out_direction[3]_i_1 
       (.I0(\N_out_direction[4]_i_4_n_0 ),
        .I1(\N_out_direction[4]_i_3_n_0 ),
        .I2(w_N_in_fb),
        .I3(\N_out_direction[5]_i_5_n_0 ),
        .I4(\N_out_direction[5]_i_4_n_0 ),
        .I5(NE_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \N_out_direction[4]_i_1 
       (.I0(w_N_in_fb),
        .I1(\N_out_direction[4]_i_2_n_0 ),
        .I2(\N_out_direction[4]_i_3_n_0 ),
        .I3(\N_out_direction[4]_i_4_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \N_out_direction[4]_i_2 
       (.I0(\N_data_out_y_orig_reg[7]_0 [7]),
        .I1(\N_data_out_y_orig_reg[7]_0 [6]),
        .I2(\N_data_out_y_orig_reg[7]_0 [3]),
        .I3(\N_data_out_y_orig_reg[7]_0 [4]),
        .I4(\N_data_out_y_orig_reg[7]_0 [5]),
        .O(\N_out_direction[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \N_out_direction[4]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\N_out_direction[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \N_out_direction[4]_i_4 
       (.I0(\N_data_out_y_orig_reg[7]_0 [4]),
        .I1(\N_data_out_y_orig_reg[7]_0 [3]),
        .I2(\N_data_out_y_orig_reg[7]_0 [2]),
        .I3(\N_data_out_y_orig_reg[7]_0 [6]),
        .I4(\N_data_out_y_orig_reg[7]_0 [7]),
        .I5(\N_data_out_y_orig_reg[7]_0 [5]),
        .O(\N_out_direction[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \N_out_direction[5]_i_1 
       (.I0(w_N_out_new_EB_DEC),
        .I1(\N_out_direction_reg[5] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \N_out_direction[5]_i_2 
       (.I0(w_N_in_fb),
        .I1(\N_out_direction[5]_i_3_n_0 ),
        .I2(\N_out_direction[5]_i_4_n_0 ),
        .I3(\N_out_direction[5]_i_5_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \N_out_direction[5]_i_3 
       (.I0(\N_data_out_y_dest_reg[7]_0 [7]),
        .I1(\N_data_out_y_dest_reg[7]_0 [6]),
        .I2(\N_data_out_y_dest_reg[7]_0 [3]),
        .I3(\N_data_out_y_dest_reg[7]_0 [4]),
        .I4(\N_data_out_y_dest_reg[7]_0 [5]),
        .O(\N_out_direction[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \N_out_direction[5]_i_4 
       (.I0(\N_data_out_x_dest_reg[7]_0 [4]),
        .I1(\N_data_out_x_dest_reg[7]_0 [3]),
        .I2(\N_data_out_x_dest_reg[7]_0 [2]),
        .I3(\N_data_out_x_dest_reg[7]_0 [6]),
        .I4(\N_data_out_x_dest_reg[7]_0 [5]),
        .I5(\N_data_out_x_dest_reg[7]_0 [7]),
        .O(\N_out_direction[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \N_out_direction[5]_i_5 
       (.I0(\N_data_out_y_dest_reg[7]_0 [4]),
        .I1(\N_data_out_y_dest_reg[7]_0 [3]),
        .I2(\N_data_out_y_dest_reg[7]_0 [2]),
        .I3(\N_data_out_y_dest_reg[7]_0 [6]),
        .I4(\N_data_out_y_dest_reg[7]_0 [7]),
        .I5(\N_data_out_y_dest_reg[7]_0 [5]),
        .O(\N_out_direction[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444CCCC4FFFCCCC)) 
    N_out_new_EB_DEC_i_1
       (.I0(state),
        .I1(w_N_out_new_EB_DEC),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(reset_riscv),
        .I5(\read[1]_i_3__1_n_0 ),
        .O(N_out_new_EB_DEC_i_1_n_0));
  FDRE N_out_new_EB_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(N_out_new_EB_DEC_i_1_n_0),
        .Q(w_N_out_new_EB_DEC),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h2AFFAAAA)) 
    N_stall_out_EB_i_1
       (.I0(w_N_stall_out_EB),
        .I1(state),
        .I2(w_N_stall_in_DEC),
        .I3(\read[1]_i_3__1_n_0 ),
        .I4(reset_riscv),
        .O(N_stall_out_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    N_stall_out_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(N_stall_out_EB_i_1_n_0),
        .Q(w_N_stall_out_EB),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0EEFFFF1F110000)) 
    SE_i_1__1
       (.I0(\N_out_direction[4]_i_2_n_0 ),
        .I1(SE_i_2__1_n_0),
        .I2(\N_out_direction[5]_i_3_n_0 ),
        .I3(SE_i_3__1_n_0),
        .I4(NE_reg_0),
        .I5(SE_reg_0),
        .O(SE_reg));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    SE_i_2__1
       (.I0(\N_out_direction[4]_i_3_n_0 ),
        .I1(w_N_in_fb),
        .O(SE_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SE_i_3__1
       (.I0(w_N_in_fb),
        .I1(\N_out_direction[5]_i_4_n_0 ),
        .O(SE_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF588888880)) 
    \full[0]_i_1__1 
       (.I0(reset_riscv),
        .I1(\N_data_y_orig[0]_2 ),
        .I2(\read[1]_i_3__1_n_0 ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read_reg_n_0_[1] ),
        .I5(full[0]),
        .O(\full[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FFFF88808888)) 
    \full[1]_i_1__1 
       (.I0(reset_riscv),
        .I1(\N_data_y_orig[1]_73 ),
        .I2(\read[1]_i_3__1_n_0 ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\read_reg_n_0_[0] ),
        .I5(full[1]),
        .O(\full[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5F88888808)) 
    \full[2]_i_1__1 
       (.I0(reset_riscv),
        .I1(\N_data_y_orig[2]_74 ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read[1]_i_3__1_n_0 ),
        .I5(full[2]),
        .O(\full[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[0]_i_1__1_n_0 ),
        .Q(full[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[1]_i_1__1_n_0 ),
        .Q(full[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[2]_i_1__1_n_0 ),
        .Q(full[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read[0]_i_1__1 
       (.I0(\read_reg_n_0_[1] ),
        .I1(\read_reg_n_0_[0] ),
        .O(\read[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \read[1]_i_1__1 
       (.I0(\read[1]_i_3__1_n_0 ),
        .I1(reset_riscv),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .O(read0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read[1]_i_2__1 
       (.I0(\read_reg_n_0_[0] ),
        .I1(\read_reg_n_0_[1] ),
        .O(\read[1]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read[1]_i_3__1 
       (.I0(state),
        .I1(\read[1]_i_4__1_n_0 ),
        .O(\read[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h75577F5775F77FF7)) 
    \read[1]_i_4__1 
       (.I0(w_N_ready_DEC_EB),
        .I1(full[0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(full[2]),
        .I5(full[1]),
        .O(\read[1]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[0] 
       (.C(clk),
        .CE(read0),
        .D(\read[0]_i_1__1_n_0 ),
        .Q(\read_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[1] 
       (.C(clk),
        .CE(read0),
        .D(\read[1]_i_2__1_n_0 ),
        .Q(\read_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h2FAA)) 
    state_i_1__4
       (.I0(state),
        .I1(w_N_stall_in_DEC),
        .I2(\read[1]_i_3__1_n_0 ),
        .I3(reset_riscv),
        .O(state_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__4_n_0),
        .Q(state),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h6222)) 
    state_write_i_1__1
       (.I0(state_write),
        .I1(reset_riscv),
        .I2(IN_N[0]),
        .I3(N_ack_i_2_n_0),
        .O(state_write_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_write_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_write_i_1__1_n_0),
        .Q(state_write),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \write[0]_i_1__1 
       (.I0(\write_reg_n_0_[1] ),
        .I1(\write_reg_n_0_[0] ),
        .O(\write[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \write[1]_i_1__1 
       (.I0(IN_N[0]),
        .I1(state_write),
        .I2(N_ack_i_2_n_0),
        .I3(reset_riscv),
        .I4(\write_reg_n_0_[0] ),
        .I5(\write_reg_n_0_[1] ),
        .O(write0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write[1]_i_2__1 
       (.I0(\write_reg_n_0_[0] ),
        .I1(\write_reg_n_0_[1] ),
        .O(\write[1]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[0] 
       (.C(clk),
        .CE(write0),
        .D(\write[0]_i_1__1_n_0 ),
        .Q(\write_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[1] 
       (.C(clk),
        .CE(write0),
        .D(\write[1]_i_2__1_n_0 ),
        .Q(\write_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_N_wrapper_EB_DEC
   (N_data_out_fb_reg,
    N_stall_out_DEC_reg,
    \N_data_out_y_orig_reg[0] ,
    \N_data_out_y_orig_reg[1] ,
    \N_data_out_y_orig_reg[2] ,
    \N_data_out_y_orig_reg[3] ,
    \N_data_out_y_orig_reg[4] ,
    \N_data_out_y_orig_reg[5] ,
    \N_data_out_y_orig_reg[6] ,
    \N_data_out_y_orig_reg[7] ,
    \N_data_out_x_orig_reg[0] ,
    \N_data_out_x_orig_reg[1] ,
    \N_data_out_x_orig_reg[2] ,
    \N_data_out_x_orig_reg[3] ,
    \N_data_out_x_orig_reg[4] ,
    \N_data_out_x_orig_reg[5] ,
    \N_data_out_x_orig_reg[6] ,
    \N_data_out_x_orig_reg[7] ,
    \N_data_out_frame_reg[0] ,
    \N_data_out_frame_reg[1] ,
    \N_data_out_frame_reg[2] ,
    \N_data_out_frame_reg[3] ,
    \N_data_out_frame_reg[4] ,
    \N_data_out_frame_reg[5] ,
    \N_data_out_frame_reg[6] ,
    \N_data_out_frame_reg[7] ,
    \N_data_out_step_reg[0] ,
    \N_data_out_step_reg[1] ,
    \N_data_out_step_reg[2] ,
    \N_data_out_step_reg[3] ,
    \N_data_out_step_reg[4] ,
    \N_data_out_y_dest_reg[0] ,
    \N_data_out_y_dest_reg[1] ,
    \N_data_out_y_dest_reg[2] ,
    \N_data_out_y_dest_reg[3] ,
    \N_data_out_y_dest_reg[4] ,
    \N_data_out_y_dest_reg[5] ,
    \N_data_out_y_dest_reg[6] ,
    \N_data_out_y_dest_reg[7] ,
    \N_data_out_x_dest_reg[0] ,
    \N_data_out_x_dest_reg[1] ,
    \N_data_out_x_dest_reg[2] ,
    \N_data_out_x_dest_reg[3] ,
    \N_data_out_x_dest_reg[4] ,
    \N_data_out_x_dest_reg[5] ,
    \N_data_out_x_dest_reg[6] ,
    \N_data_out_x_dest_reg[7] ,
    \N_data_out_pixel_reg[0] ,
    \N_data_out_pixel_reg[1] ,
    \N_data_out_pixel_reg[2] ,
    \N_data_out_pixel_reg[3] ,
    \N_data_out_pixel_reg[4] ,
    \N_data_out_pixel_reg[5] ,
    \N_data_out_pixel_reg[6] ,
    \N_data_out_pixel_reg[7] ,
    \N_data_out_pixel_reg[8] ,
    \N_data_out_pixel_reg[9] ,
    \N_data_out_pixel_reg[10] ,
    \N_data_out_pixel_reg[11] ,
    \N_data_out_pixel_reg[12] ,
    \N_data_out_pixel_reg[13] ,
    \N_data_out_pixel_reg[14] ,
    \N_data_out_pixel_reg[15] ,
    N_stall_out_EB_reg,
    N_stall_out_DEC_reg_0,
    \buffer_direction[2]_in_ack ,
    Q,
    IN_N_ACK,
    reset_riscv,
    IN_N,
    w_PM_in_fb,
    P_PM_data_out_y_orig,
    P_PM_data_out_x_orig,
    P_PM_data_out_frame,
    P_PM_data_out_step,
    P_PM_data_out_y_dest,
    P_PM_data_out_x_dest,
    P_PM_data_out_pixel,
    w_PM_stall_out_EB,
    w_PM_stall_out_DEC,
    \buffer_direction[1]_in_ack ,
    \buffer_direction[4]_in_ack ,
    \buffer_direction[3]_in_ack ,
    \buffer_direction[5]_in_ack ,
    \i_N_pixel[15]_i_33 ,
    \i_N_pixel[15]_i_33_0 ,
    clk,
    SR,
    w_N_stall_in_DEC);
  output N_data_out_fb_reg;
  output N_stall_out_DEC_reg;
  output \N_data_out_y_orig_reg[0] ;
  output \N_data_out_y_orig_reg[1] ;
  output \N_data_out_y_orig_reg[2] ;
  output \N_data_out_y_orig_reg[3] ;
  output \N_data_out_y_orig_reg[4] ;
  output \N_data_out_y_orig_reg[5] ;
  output \N_data_out_y_orig_reg[6] ;
  output \N_data_out_y_orig_reg[7] ;
  output \N_data_out_x_orig_reg[0] ;
  output \N_data_out_x_orig_reg[1] ;
  output \N_data_out_x_orig_reg[2] ;
  output \N_data_out_x_orig_reg[3] ;
  output \N_data_out_x_orig_reg[4] ;
  output \N_data_out_x_orig_reg[5] ;
  output \N_data_out_x_orig_reg[6] ;
  output \N_data_out_x_orig_reg[7] ;
  output \N_data_out_frame_reg[0] ;
  output \N_data_out_frame_reg[1] ;
  output \N_data_out_frame_reg[2] ;
  output \N_data_out_frame_reg[3] ;
  output \N_data_out_frame_reg[4] ;
  output \N_data_out_frame_reg[5] ;
  output \N_data_out_frame_reg[6] ;
  output \N_data_out_frame_reg[7] ;
  output \N_data_out_step_reg[0] ;
  output \N_data_out_step_reg[1] ;
  output \N_data_out_step_reg[2] ;
  output \N_data_out_step_reg[3] ;
  output \N_data_out_step_reg[4] ;
  output \N_data_out_y_dest_reg[0] ;
  output \N_data_out_y_dest_reg[1] ;
  output \N_data_out_y_dest_reg[2] ;
  output \N_data_out_y_dest_reg[3] ;
  output \N_data_out_y_dest_reg[4] ;
  output \N_data_out_y_dest_reg[5] ;
  output \N_data_out_y_dest_reg[6] ;
  output \N_data_out_y_dest_reg[7] ;
  output \N_data_out_x_dest_reg[0] ;
  output \N_data_out_x_dest_reg[1] ;
  output \N_data_out_x_dest_reg[2] ;
  output \N_data_out_x_dest_reg[3] ;
  output \N_data_out_x_dest_reg[4] ;
  output \N_data_out_x_dest_reg[5] ;
  output \N_data_out_x_dest_reg[6] ;
  output \N_data_out_x_dest_reg[7] ;
  output \N_data_out_pixel_reg[0] ;
  output \N_data_out_pixel_reg[1] ;
  output \N_data_out_pixel_reg[2] ;
  output \N_data_out_pixel_reg[3] ;
  output \N_data_out_pixel_reg[4] ;
  output \N_data_out_pixel_reg[5] ;
  output \N_data_out_pixel_reg[6] ;
  output \N_data_out_pixel_reg[7] ;
  output \N_data_out_pixel_reg[8] ;
  output \N_data_out_pixel_reg[9] ;
  output \N_data_out_pixel_reg[10] ;
  output \N_data_out_pixel_reg[11] ;
  output \N_data_out_pixel_reg[12] ;
  output \N_data_out_pixel_reg[13] ;
  output \N_data_out_pixel_reg[14] ;
  output \N_data_out_pixel_reg[15] ;
  output N_stall_out_EB_reg;
  output N_stall_out_DEC_reg_0;
  output \buffer_direction[2]_in_ack ;
  output [4:0]Q;
  output IN_N_ACK;
  input reset_riscv;
  input [62:0]IN_N;
  input w_PM_in_fb;
  input [7:0]P_PM_data_out_y_orig;
  input [7:0]P_PM_data_out_x_orig;
  input [7:0]P_PM_data_out_frame;
  input [4:0]P_PM_data_out_step;
  input [7:0]P_PM_data_out_y_dest;
  input [7:0]P_PM_data_out_x_dest;
  input [15:0]P_PM_data_out_pixel;
  input w_PM_stall_out_EB;
  input w_PM_stall_out_DEC;
  input \buffer_direction[1]_in_ack ;
  input \buffer_direction[4]_in_ack ;
  input \buffer_direction[3]_in_ack ;
  input \buffer_direction[5]_in_ack ;
  input \i_N_pixel[15]_i_33 ;
  input \i_N_pixel[15]_i_33_0 ;
  input clk;
  input [0:0]SR;
  input w_N_stall_in_DEC;

  wire [62:0]IN_N;
  wire IN_N_ACK;
  wire Inst_dec_n_0;
  wire Inst_dec_n_2;
  wire Inst_dec_n_3;
  wire Inst_dec_n_4;
  wire Inst_elastic_buffer_n_4;
  wire Inst_elastic_buffer_n_42;
  wire Inst_elastic_buffer_n_43;
  wire Inst_elastic_buffer_n_5;
  wire Inst_elastic_buffer_n_6;
  wire Inst_elastic_buffer_n_7;
  wire Inst_elastic_buffer_n_8;
  wire Inst_elastic_buffer_n_9;
  wire N_data_out_fb_reg;
  wire \N_data_out_frame_reg[0] ;
  wire \N_data_out_frame_reg[1] ;
  wire \N_data_out_frame_reg[2] ;
  wire \N_data_out_frame_reg[3] ;
  wire \N_data_out_frame_reg[4] ;
  wire \N_data_out_frame_reg[5] ;
  wire \N_data_out_frame_reg[6] ;
  wire \N_data_out_frame_reg[7] ;
  wire \N_data_out_pixel_reg[0] ;
  wire \N_data_out_pixel_reg[10] ;
  wire \N_data_out_pixel_reg[11] ;
  wire \N_data_out_pixel_reg[12] ;
  wire \N_data_out_pixel_reg[13] ;
  wire \N_data_out_pixel_reg[14] ;
  wire \N_data_out_pixel_reg[15] ;
  wire \N_data_out_pixel_reg[1] ;
  wire \N_data_out_pixel_reg[2] ;
  wire \N_data_out_pixel_reg[3] ;
  wire \N_data_out_pixel_reg[4] ;
  wire \N_data_out_pixel_reg[5] ;
  wire \N_data_out_pixel_reg[6] ;
  wire \N_data_out_pixel_reg[7] ;
  wire \N_data_out_pixel_reg[8] ;
  wire \N_data_out_pixel_reg[9] ;
  wire \N_data_out_step_reg[0] ;
  wire \N_data_out_step_reg[1] ;
  wire \N_data_out_step_reg[2] ;
  wire \N_data_out_step_reg[3] ;
  wire \N_data_out_step_reg[4] ;
  wire \N_data_out_x_dest_reg[0] ;
  wire \N_data_out_x_dest_reg[1] ;
  wire \N_data_out_x_dest_reg[2] ;
  wire \N_data_out_x_dest_reg[3] ;
  wire \N_data_out_x_dest_reg[4] ;
  wire \N_data_out_x_dest_reg[5] ;
  wire \N_data_out_x_dest_reg[6] ;
  wire \N_data_out_x_dest_reg[7] ;
  wire \N_data_out_x_orig_reg[0] ;
  wire \N_data_out_x_orig_reg[1] ;
  wire \N_data_out_x_orig_reg[2] ;
  wire \N_data_out_x_orig_reg[3] ;
  wire \N_data_out_x_orig_reg[4] ;
  wire \N_data_out_x_orig_reg[5] ;
  wire \N_data_out_x_orig_reg[6] ;
  wire \N_data_out_x_orig_reg[7] ;
  wire \N_data_out_y_dest_reg[0] ;
  wire \N_data_out_y_dest_reg[1] ;
  wire \N_data_out_y_dest_reg[2] ;
  wire \N_data_out_y_dest_reg[3] ;
  wire \N_data_out_y_dest_reg[4] ;
  wire \N_data_out_y_dest_reg[5] ;
  wire \N_data_out_y_dest_reg[6] ;
  wire \N_data_out_y_dest_reg[7] ;
  wire \N_data_out_y_orig_reg[0] ;
  wire \N_data_out_y_orig_reg[1] ;
  wire \N_data_out_y_orig_reg[2] ;
  wire \N_data_out_y_orig_reg[3] ;
  wire \N_data_out_y_orig_reg[4] ;
  wire \N_data_out_y_orig_reg[5] ;
  wire \N_data_out_y_orig_reg[6] ;
  wire \N_data_out_y_orig_reg[7] ;
  wire N_stall_out_DEC_reg;
  wire N_stall_out_DEC_reg_0;
  wire N_stall_out_EB_reg;
  wire [7:0]P_PM_data_out_frame;
  wire [15:0]P_PM_data_out_pixel;
  wire [4:0]P_PM_data_out_step;
  wire [7:0]P_PM_data_out_x_dest;
  wire [7:0]P_PM_data_out_x_orig;
  wire [7:0]P_PM_data_out_y_dest;
  wire [7:0]P_PM_data_out_y_orig;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \buffer_direction[1]_in_ack ;
  wire \buffer_direction[2]_in_ack ;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[4]_in_ack ;
  wire \buffer_direction[5]_in_ack ;
  wire clk;
  wire \i_N_pixel[15]_i_33 ;
  wire \i_N_pixel[15]_i_33_0 ;
  wire reset_riscv;
  wire w_N_in_fb;
  wire [7:0]w_N_in_frame;
  wire [15:0]w_N_in_pixel;
  wire [4:0]w_N_in_step;
  wire [7:0]w_N_in_x_dest;
  wire [7:0]w_N_in_x_orig;
  wire [7:0]w_N_in_y_dest;
  wire [7:0]w_N_in_y_orig;
  wire w_N_out_new_EB_DEC;
  wire w_N_ready_DEC_EB;
  wire w_N_stall_in_DEC;
  wire w_N_stall_out_EB;
  wire w_PM_in_fb;
  wire w_PM_stall_out_DEC;
  wire w_PM_stall_out_EB;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_N_dec Inst_dec
       (.D({Inst_elastic_buffer_n_5,Inst_elastic_buffer_n_6,Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9}),
        .E(Inst_elastic_buffer_n_4),
        .NE_reg_0(Inst_dec_n_2),
        .NE_reg_1(Inst_elastic_buffer_n_42),
        .N_data_out_fb_reg(N_data_out_fb_reg),
        .\N_data_out_frame_reg[0] (\N_data_out_frame_reg[0] ),
        .\N_data_out_frame_reg[1] (\N_data_out_frame_reg[1] ),
        .\N_data_out_frame_reg[2] (\N_data_out_frame_reg[2] ),
        .\N_data_out_frame_reg[3] (\N_data_out_frame_reg[3] ),
        .\N_data_out_frame_reg[4] (\N_data_out_frame_reg[4] ),
        .\N_data_out_frame_reg[5] (\N_data_out_frame_reg[5] ),
        .\N_data_out_frame_reg[6] (\N_data_out_frame_reg[6] ),
        .\N_data_out_frame_reg[7] (\N_data_out_frame_reg[7] ),
        .\N_data_out_pixel_reg[0] (\N_data_out_pixel_reg[0] ),
        .\N_data_out_pixel_reg[10] (\N_data_out_pixel_reg[10] ),
        .\N_data_out_pixel_reg[11] (\N_data_out_pixel_reg[11] ),
        .\N_data_out_pixel_reg[12] (\N_data_out_pixel_reg[12] ),
        .\N_data_out_pixel_reg[13] (\N_data_out_pixel_reg[13] ),
        .\N_data_out_pixel_reg[14] (\N_data_out_pixel_reg[14] ),
        .\N_data_out_pixel_reg[15] (\N_data_out_pixel_reg[15] ),
        .\N_data_out_pixel_reg[1] (\N_data_out_pixel_reg[1] ),
        .\N_data_out_pixel_reg[2] (\N_data_out_pixel_reg[2] ),
        .\N_data_out_pixel_reg[3] (\N_data_out_pixel_reg[3] ),
        .\N_data_out_pixel_reg[4] (\N_data_out_pixel_reg[4] ),
        .\N_data_out_pixel_reg[5] (\N_data_out_pixel_reg[5] ),
        .\N_data_out_pixel_reg[6] (\N_data_out_pixel_reg[6] ),
        .\N_data_out_pixel_reg[7] (\N_data_out_pixel_reg[7] ),
        .\N_data_out_pixel_reg[8] (\N_data_out_pixel_reg[8] ),
        .\N_data_out_pixel_reg[9] (\N_data_out_pixel_reg[9] ),
        .\N_data_out_step_reg[0] (\N_data_out_step_reg[0] ),
        .\N_data_out_step_reg[1] (\N_data_out_step_reg[1] ),
        .\N_data_out_step_reg[2] (\N_data_out_step_reg[2] ),
        .\N_data_out_step_reg[3] (\N_data_out_step_reg[3] ),
        .\N_data_out_step_reg[4] (\N_data_out_step_reg[4] ),
        .\N_data_out_x_dest_reg[0] (\N_data_out_x_dest_reg[0] ),
        .\N_data_out_x_dest_reg[1] (\N_data_out_x_dest_reg[1] ),
        .\N_data_out_x_dest_reg[2] (\N_data_out_x_dest_reg[2] ),
        .\N_data_out_x_dest_reg[3] (\N_data_out_x_dest_reg[3] ),
        .\N_data_out_x_dest_reg[4] (\N_data_out_x_dest_reg[4] ),
        .\N_data_out_x_dest_reg[5] (\N_data_out_x_dest_reg[5] ),
        .\N_data_out_x_dest_reg[6] (\N_data_out_x_dest_reg[6] ),
        .\N_data_out_x_dest_reg[7] (\N_data_out_x_dest_reg[7] ),
        .\N_data_out_x_orig_reg[0] (\N_data_out_x_orig_reg[0] ),
        .\N_data_out_x_orig_reg[1] (\N_data_out_x_orig_reg[1] ),
        .\N_data_out_x_orig_reg[2] (\N_data_out_x_orig_reg[2] ),
        .\N_data_out_x_orig_reg[3] (\N_data_out_x_orig_reg[3] ),
        .\N_data_out_x_orig_reg[4] (\N_data_out_x_orig_reg[4] ),
        .\N_data_out_x_orig_reg[5] (\N_data_out_x_orig_reg[5] ),
        .\N_data_out_x_orig_reg[6] (\N_data_out_x_orig_reg[6] ),
        .\N_data_out_x_orig_reg[7] (\N_data_out_x_orig_reg[7] ),
        .\N_data_out_y_dest_reg[0] (\N_data_out_y_dest_reg[0] ),
        .\N_data_out_y_dest_reg[1] (\N_data_out_y_dest_reg[1] ),
        .\N_data_out_y_dest_reg[2] (\N_data_out_y_dest_reg[2] ),
        .\N_data_out_y_dest_reg[3] (\N_data_out_y_dest_reg[3] ),
        .\N_data_out_y_dest_reg[4] (\N_data_out_y_dest_reg[4] ),
        .\N_data_out_y_dest_reg[5] (\N_data_out_y_dest_reg[5] ),
        .\N_data_out_y_dest_reg[6] (\N_data_out_y_dest_reg[6] ),
        .\N_data_out_y_dest_reg[7] (\N_data_out_y_dest_reg[7] ),
        .\N_data_out_y_orig_reg[0] (\N_data_out_y_orig_reg[0] ),
        .\N_data_out_y_orig_reg[1] (\N_data_out_y_orig_reg[1] ),
        .\N_data_out_y_orig_reg[2] (\N_data_out_y_orig_reg[2] ),
        .\N_data_out_y_orig_reg[3] (\N_data_out_y_orig_reg[3] ),
        .\N_data_out_y_orig_reg[4] (\N_data_out_y_orig_reg[4] ),
        .\N_data_out_y_orig_reg[5] (\N_data_out_y_orig_reg[5] ),
        .\N_data_out_y_orig_reg[6] (\N_data_out_y_orig_reg[6] ),
        .\N_data_out_y_orig_reg[7] (\N_data_out_y_orig_reg[7] ),
        .\N_out_direction_reg[5]_0 (Q),
        .N_stall_out_DEC_reg_0(N_stall_out_DEC_reg),
        .N_stall_out_DEC_reg_1(N_stall_out_DEC_reg_0),
        .N_stall_out_EB_reg(N_stall_out_EB_reg),
        .P_PM_data_out_frame(P_PM_data_out_frame),
        .P_PM_data_out_pixel(P_PM_data_out_pixel),
        .P_PM_data_out_step(P_PM_data_out_step),
        .P_PM_data_out_x_dest(P_PM_data_out_x_dest),
        .P_PM_data_out_x_orig(P_PM_data_out_x_orig),
        .P_PM_data_out_y_dest(P_PM_data_out_y_dest),
        .P_PM_data_out_y_orig(P_PM_data_out_y_orig),
        .Q(w_N_in_y_orig),
        .SE_reg_0(Inst_dec_n_3),
        .SE_reg_1(Inst_elastic_buffer_n_43),
        .SR(SR),
        .\buffer_direction[1]_in_ack (\buffer_direction[1]_in_ack ),
        .\buffer_direction[2]_in_ack (\buffer_direction[2]_in_ack ),
        .\buffer_direction[3]_in_ack (\buffer_direction[3]_in_ack ),
        .\buffer_direction[4]_in_ack (\buffer_direction[4]_in_ack ),
        .\buffer_direction[5]_in_ack (\buffer_direction[5]_in_ack ),
        .clk(clk),
        .\i_N_frame[7]_i_2 (w_N_in_frame),
        .\i_N_pixel[15]_i_33 (\i_N_pixel[15]_i_33 ),
        .\i_N_pixel[15]_i_33_0 (\i_N_pixel[15]_i_33_0 ),
        .\i_N_pixel[15]_i_9 (w_N_in_pixel),
        .\i_N_step[4]_i_2 (w_N_in_step),
        .\i_N_x_dest[7]_i_2 (w_N_in_x_dest),
        .\i_N_x_orig[7]_i_2 (w_N_in_x_orig),
        .\i_N_y_dest[7]_i_2 (w_N_in_y_dest),
        .reset_riscv(reset_riscv),
        .state_reg_0(Inst_dec_n_0),
        .state_reg_1(Inst_dec_n_4),
        .w_N_in_fb(w_N_in_fb),
        .w_N_out_new_EB_DEC(w_N_out_new_EB_DEC),
        .w_N_ready_DEC_EB(w_N_ready_DEC_EB),
        .w_N_stall_in_DEC(w_N_stall_in_DEC),
        .w_N_stall_out_EB(w_N_stall_out_EB),
        .w_PM_in_fb(w_PM_in_fb),
        .w_PM_stall_out_DEC(w_PM_stall_out_DEC),
        .w_PM_stall_out_EB(w_PM_stall_out_EB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_N_elastic_buffer Inst_elastic_buffer
       (.D({Inst_elastic_buffer_n_5,Inst_elastic_buffer_n_6,Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9}),
        .E(Inst_elastic_buffer_n_4),
        .IN_N(IN_N),
        .IN_N_ACK(IN_N_ACK),
        .NE_reg(Inst_dec_n_2),
        .NE_reg_0(Inst_dec_n_4),
        .N_data_out_fb_reg_0(Inst_elastic_buffer_n_42),
        .\N_data_out_frame_reg[7]_0 (w_N_in_frame),
        .\N_data_out_pixel_reg[15]_0 (w_N_in_pixel),
        .\N_data_out_step_reg[4]_0 (w_N_in_step),
        .\N_data_out_x_dest_reg[7]_0 (w_N_in_x_dest),
        .\N_data_out_y_dest_reg[7]_0 (w_N_in_y_dest),
        .\N_data_out_y_orig_reg[7]_0 (w_N_in_y_orig),
        .\N_out_direction_reg[5] (Inst_dec_n_0),
        .Q(w_N_in_x_orig),
        .SE_reg(Inst_elastic_buffer_n_43),
        .SE_reg_0(Inst_dec_n_3),
        .SR(SR),
        .clk(clk),
        .reset_riscv(reset_riscv),
        .w_N_in_fb(w_N_in_fb),
        .w_N_out_new_EB_DEC(w_N_out_new_EB_DEC),
        .w_N_ready_DEC_EB(w_N_ready_DEC_EB),
        .w_N_stall_in_DEC(w_N_stall_in_DEC),
        .w_N_stall_out_EB(w_N_stall_out_EB));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PE_dec
   (state_reg_0,
    w_PE_ready_DEC_EB,
    NE_reg_0,
    SE_reg_0,
    state_reg_1,
    S_stall_out_EB_reg,
    PE_stall_out_DEC_reg_0,
    PE_stall_out_EB_reg,
    \buffer_direction[1]_in_ack ,
    \PE_out_direction_reg[5]_0 ,
    clk,
    NE_reg_1,
    SE_reg_1,
    w_PE_out_new_EB_DEC,
    reset_riscv,
    w_S_stall_out_EB,
    w_S_stall_out_DEC,
    i_N_req_i_2,
    w_PE_stall_out_EB,
    \arb[0]_channel ,
    \buffer_direction[4]_in_ack ,
    \buffer_direction[2]_in_ack ,
    \buffer_direction[5]_in_ack ,
    \buffer_direction[3]_in_ack ,
    PM_SET_ultimo_i_5,
    PM_SET_ultimo_i_5_0,
    w_PE_stall_in_DEC,
    E,
    D,
    SR);
  output state_reg_0;
  output w_PE_ready_DEC_EB;
  output NE_reg_0;
  output SE_reg_0;
  output state_reg_1;
  output S_stall_out_EB_reg;
  output PE_stall_out_DEC_reg_0;
  output PE_stall_out_EB_reg;
  output \buffer_direction[1]_in_ack ;
  output [4:0]\PE_out_direction_reg[5]_0 ;
  input clk;
  input NE_reg_1;
  input SE_reg_1;
  input w_PE_out_new_EB_DEC;
  input reset_riscv;
  input w_S_stall_out_EB;
  input w_S_stall_out_DEC;
  input i_N_req_i_2;
  input w_PE_stall_out_EB;
  input [0:0]\arb[0]_channel ;
  input \buffer_direction[4]_in_ack ;
  input \buffer_direction[2]_in_ack ;
  input \buffer_direction[5]_in_ack ;
  input \buffer_direction[3]_in_ack ;
  input PM_SET_ultimo_i_5;
  input PM_SET_ultimo_i_5_0;
  input w_PE_stall_in_DEC;
  input [0:0]E;
  input [4:0]D;
  input [0:0]SR;

  wire [4:0]D;
  wire [0:0]E;
  wire NE_reg_0;
  wire NE_reg_1;
  wire [4:0]\PE_out_direction_reg[5]_0 ;
  wire PE_ready_DEC_EB_i_1_n_0;
  wire PE_stall_out_DEC_i_1_n_0;
  wire PE_stall_out_DEC_reg_0;
  wire PE_stall_out_EB_reg;
  wire PM_SET_ultimo_i_5;
  wire PM_SET_ultimo_i_5_0;
  wire SE_reg_0;
  wire SE_reg_1;
  wire [0:0]SR;
  wire S_stall_out_EB_reg;
  wire [0:0]\arb[0]_channel ;
  wire \buffer_direction[1]_in_ack ;
  wire \buffer_direction[2]_in_ack ;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[4]_in_ack ;
  wire \buffer_direction[5]_in_ack ;
  wire clk;
  wire \i_N_pixel[15]_i_46_n_0 ;
  wire i_N_req_i_2;
  wire reset_riscv;
  wire state_i_1__1_n_0;
  wire state_reg_0;
  wire state_reg_1;
  wire w_PE_out_new_EB_DEC;
  wire w_PE_ready_DEC_EB;
  wire w_PE_stall_in_DEC;
  wire w_PE_stall_out_DEC;
  wire w_PE_stall_out_EB;
  wire w_S_stall_out_DEC;
  wire w_S_stall_out_EB;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    NE_i_2__0
       (.I0(state_reg_0),
        .I1(w_PE_out_new_EB_DEC),
        .I2(reset_riscv),
        .O(state_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    NE_reg
       (.C(clk),
        .CE(1'b1),
        .D(NE_reg_1),
        .Q(NE_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    PE_SET_ultimo_i_2
       (.I0(\arb[0]_channel ),
        .I1(w_PE_stall_out_EB),
        .I2(w_PE_stall_out_DEC),
        .I3(PE_stall_out_DEC_reg_0),
        .O(PE_stall_out_EB_reg));
  FDCE \PE_out_direction_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[0]),
        .Q(\PE_out_direction_reg[5]_0 [0]));
  FDCE \PE_out_direction_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[1]),
        .Q(\PE_out_direction_reg[5]_0 [1]));
  FDCE \PE_out_direction_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[2]),
        .Q(\PE_out_direction_reg[5]_0 [2]));
  FDCE \PE_out_direction_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[3]),
        .Q(\PE_out_direction_reg[5]_0 [3]));
  FDCE \PE_out_direction_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[4]),
        .Q(\PE_out_direction_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hEAEA0AAA)) 
    PE_ready_DEC_EB_i_1
       (.I0(w_PE_ready_DEC_EB),
        .I1(w_PE_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_PE_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(PE_ready_DEC_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    PE_ready_DEC_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(PE_ready_DEC_EB_i_1_n_0),
        .Q(w_PE_ready_DEC_EB),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h2A2AFAAA)) 
    PE_stall_out_DEC_i_1
       (.I0(w_PE_stall_out_DEC),
        .I1(w_PE_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_PE_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(PE_stall_out_DEC_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PE_stall_out_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(PE_stall_out_DEC_i_1_n_0),
        .Q(w_PE_stall_out_DEC),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    SE_reg
       (.C(clk),
        .CE(1'b1),
        .D(SE_reg_1),
        .Q(SE_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \i_N_pixel[15]_i_23 
       (.I0(w_S_stall_out_EB),
        .I1(w_S_stall_out_DEC),
        .I2(i_N_req_i_2),
        .I3(w_PE_stall_out_EB),
        .I4(w_PE_stall_out_DEC),
        .I5(PE_stall_out_DEC_reg_0),
        .O(S_stall_out_EB_reg));
  LUT5 #(
    .INIT(32'hFF00FF02)) 
    \i_N_pixel[15]_i_33 
       (.I0(\buffer_direction[1]_in_ack ),
        .I1(\buffer_direction[4]_in_ack ),
        .I2(\buffer_direction[2]_in_ack ),
        .I3(\buffer_direction[5]_in_ack ),
        .I4(\buffer_direction[3]_in_ack ),
        .O(PE_stall_out_DEC_reg_0));
  LUT6 #(
    .INIT(64'h8888888880888000)) 
    \i_N_pixel[15]_i_41 
       (.I0(w_PE_stall_out_DEC),
        .I1(w_PE_stall_out_EB),
        .I2(PM_SET_ultimo_i_5),
        .I3(\PE_out_direction_reg[5]_0 [4]),
        .I4(PM_SET_ultimo_i_5_0),
        .I5(\i_N_pixel[15]_i_46_n_0 ),
        .O(\buffer_direction[1]_in_ack ));
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \i_N_pixel[15]_i_46 
       (.I0(\PE_out_direction_reg[5]_0 [0]),
        .I1(\PE_out_direction_reg[5]_0 [3]),
        .I2(\PE_out_direction_reg[5]_0 [4]),
        .I3(\PE_out_direction_reg[5]_0 [1]),
        .I4(\PE_out_direction_reg[5]_0 [2]),
        .O(\i_N_pixel[15]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    state_i_1__1
       (.I0(reset_riscv),
        .I1(w_PE_stall_in_DEC),
        .I2(state_reg_0),
        .I3(w_PE_out_new_EB_DEC),
        .O(state_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__1_n_0),
        .Q(state_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PE_elastic_buffer
   (w_PE_out_new_EB_DEC,
    w_PE_stall_out_EB,
    s_PE_ack,
    \full_reg[1]_0 ,
    S_data_out_fb_reg,
    \S_data_out_y_orig_reg[0] ,
    \S_data_out_y_orig_reg[1] ,
    \S_data_out_y_orig_reg[2] ,
    \S_data_out_y_orig_reg[3] ,
    \S_data_out_y_orig_reg[4] ,
    \S_data_out_y_orig_reg[5] ,
    \S_data_out_y_orig_reg[6] ,
    \S_data_out_y_orig_reg[7] ,
    \S_data_out_x_orig_reg[0] ,
    \S_data_out_x_orig_reg[1] ,
    \S_data_out_x_orig_reg[2] ,
    \S_data_out_x_orig_reg[3] ,
    \S_data_out_x_orig_reg[4] ,
    \S_data_out_x_orig_reg[5] ,
    \S_data_out_x_orig_reg[6] ,
    \S_data_out_x_orig_reg[7] ,
    \S_data_out_frame_reg[0] ,
    \S_data_out_frame_reg[1] ,
    \S_data_out_frame_reg[2] ,
    \S_data_out_frame_reg[3] ,
    \S_data_out_frame_reg[4] ,
    \S_data_out_frame_reg[5] ,
    \S_data_out_frame_reg[6] ,
    \S_data_out_frame_reg[7] ,
    \S_data_out_step_reg[0] ,
    \S_data_out_step_reg[1] ,
    \S_data_out_step_reg[2] ,
    \S_data_out_step_reg[3] ,
    \S_data_out_step_reg[4] ,
    \S_data_out_y_dest_reg[0] ,
    \S_data_out_y_dest_reg[1] ,
    \S_data_out_y_dest_reg[2] ,
    \S_data_out_y_dest_reg[3] ,
    \S_data_out_y_dest_reg[4] ,
    \S_data_out_y_dest_reg[5] ,
    \S_data_out_y_dest_reg[6] ,
    \S_data_out_y_dest_reg[7] ,
    \S_data_out_x_dest_reg[0] ,
    \S_data_out_x_dest_reg[1] ,
    \S_data_out_x_dest_reg[2] ,
    \S_data_out_x_dest_reg[3] ,
    \S_data_out_x_dest_reg[4] ,
    \S_data_out_x_dest_reg[5] ,
    \S_data_out_x_dest_reg[6] ,
    \S_data_out_x_dest_reg[7] ,
    \S_data_out_pixel_reg[0] ,
    \S_data_out_pixel_reg[1] ,
    \S_data_out_pixel_reg[2] ,
    \S_data_out_pixel_reg[3] ,
    \S_data_out_pixel_reg[4] ,
    \S_data_out_pixel_reg[5] ,
    \S_data_out_pixel_reg[6] ,
    \S_data_out_pixel_reg[7] ,
    \S_data_out_pixel_reg[8] ,
    \S_data_out_pixel_reg[9] ,
    \S_data_out_pixel_reg[10] ,
    \S_data_out_pixel_reg[11] ,
    \S_data_out_pixel_reg[12] ,
    \S_data_out_pixel_reg[13] ,
    \S_data_out_pixel_reg[14] ,
    \S_data_out_pixel_reg[15] ,
    E,
    D,
    PE_data_out_fb_reg_0,
    SE_reg,
    clk,
    SR,
    s_PE_req,
    i_PE_fb_reg,
    w_S_in_fb,
    \i_E_pixel_reg[15] ,
    i_PE_fb_reg_0,
    \arb[0]_channel ,
    \i_E_y_orig_reg[0] ,
    P_S_data_out_y_orig,
    \i_E_y_orig_reg[1] ,
    \i_E_y_orig_reg[2] ,
    \i_E_y_orig_reg[3] ,
    \i_E_y_orig_reg[4] ,
    \i_E_y_orig_reg[5] ,
    \i_E_y_orig_reg[6] ,
    \i_E_y_orig_reg[7] ,
    \i_E_x_orig_reg[0] ,
    P_S_data_out_x_orig,
    \i_E_x_orig_reg[1] ,
    \i_E_x_orig_reg[2] ,
    \i_E_x_orig_reg[3] ,
    \i_E_x_orig_reg[4] ,
    \i_E_x_orig_reg[5] ,
    \i_E_x_orig_reg[6] ,
    \i_E_x_orig_reg[7] ,
    \i_E_frame_reg[0] ,
    P_S_data_out_frame,
    \i_E_frame_reg[1] ,
    \i_E_frame_reg[2] ,
    \i_E_frame_reg[3] ,
    \i_E_frame_reg[4] ,
    \i_E_frame_reg[5] ,
    \i_E_frame_reg[6] ,
    \i_E_frame_reg[7] ,
    \i_E_step_reg[0] ,
    P_S_data_out_step,
    \i_E_step_reg[1] ,
    \i_E_step_reg[2] ,
    \i_E_step_reg[3] ,
    \i_E_step_reg[4] ,
    \i_E_y_dest_reg[0] ,
    P_S_data_out_y_dest,
    \i_E_y_dest_reg[1] ,
    \i_E_y_dest_reg[2] ,
    \i_E_y_dest_reg[3] ,
    \i_E_y_dest_reg[4] ,
    \i_E_y_dest_reg[5] ,
    \i_E_y_dest_reg[6] ,
    \i_E_y_dest_reg[7] ,
    \i_E_x_dest_reg[0] ,
    P_S_data_out_x_dest,
    \i_E_x_dest_reg[1] ,
    \i_E_x_dest_reg[2] ,
    \i_E_x_dest_reg[3] ,
    \i_E_x_dest_reg[4] ,
    \i_E_x_dest_reg[5] ,
    \i_E_x_dest_reg[6] ,
    \i_E_x_dest_reg[7] ,
    \i_E_pixel_reg[0] ,
    P_S_data_out_pixel,
    \i_E_pixel_reg[1] ,
    \i_E_pixel_reg[2] ,
    \i_E_pixel_reg[3] ,
    \i_E_pixel_reg[4] ,
    \i_E_pixel_reg[5] ,
    \i_E_pixel_reg[6] ,
    \i_E_pixel_reg[7] ,
    \i_E_pixel_reg[8] ,
    \i_E_pixel_reg[9] ,
    \i_E_pixel_reg[10] ,
    \i_E_pixel_reg[11] ,
    \i_E_pixel_reg[12] ,
    \i_E_pixel_reg[13] ,
    \i_E_pixel_reg[14] ,
    \i_E_pixel_reg[15]_0 ,
    w_PE_stall_in_DEC,
    reset_riscv,
    \PE_out_direction_reg[5] ,
    SE_reg_0,
    NE_reg,
    w_PE_ready_DEC_EB,
    NE_reg_0,
    Q,
    \PE_data_x_orig_reg[2][7]_0 ,
    \PE_data_img_height_reg[2][7]_0 ,
    \PE_data_img_width_reg[2][7]_0 ,
    \PE_data_pix_depth_reg[2][15]_0 ,
    \PE_data_n_steps_reg[2][4]_0 ,
    \PE_data_n_frames_reg[2][7]_0 ,
    i_PE_fb);
  output w_PE_out_new_EB_DEC;
  output w_PE_stall_out_EB;
  output s_PE_ack;
  output \full_reg[1]_0 ;
  output S_data_out_fb_reg;
  output \S_data_out_y_orig_reg[0] ;
  output \S_data_out_y_orig_reg[1] ;
  output \S_data_out_y_orig_reg[2] ;
  output \S_data_out_y_orig_reg[3] ;
  output \S_data_out_y_orig_reg[4] ;
  output \S_data_out_y_orig_reg[5] ;
  output \S_data_out_y_orig_reg[6] ;
  output \S_data_out_y_orig_reg[7] ;
  output \S_data_out_x_orig_reg[0] ;
  output \S_data_out_x_orig_reg[1] ;
  output \S_data_out_x_orig_reg[2] ;
  output \S_data_out_x_orig_reg[3] ;
  output \S_data_out_x_orig_reg[4] ;
  output \S_data_out_x_orig_reg[5] ;
  output \S_data_out_x_orig_reg[6] ;
  output \S_data_out_x_orig_reg[7] ;
  output \S_data_out_frame_reg[0] ;
  output \S_data_out_frame_reg[1] ;
  output \S_data_out_frame_reg[2] ;
  output \S_data_out_frame_reg[3] ;
  output \S_data_out_frame_reg[4] ;
  output \S_data_out_frame_reg[5] ;
  output \S_data_out_frame_reg[6] ;
  output \S_data_out_frame_reg[7] ;
  output \S_data_out_step_reg[0] ;
  output \S_data_out_step_reg[1] ;
  output \S_data_out_step_reg[2] ;
  output \S_data_out_step_reg[3] ;
  output \S_data_out_step_reg[4] ;
  output \S_data_out_y_dest_reg[0] ;
  output \S_data_out_y_dest_reg[1] ;
  output \S_data_out_y_dest_reg[2] ;
  output \S_data_out_y_dest_reg[3] ;
  output \S_data_out_y_dest_reg[4] ;
  output \S_data_out_y_dest_reg[5] ;
  output \S_data_out_y_dest_reg[6] ;
  output \S_data_out_y_dest_reg[7] ;
  output \S_data_out_x_dest_reg[0] ;
  output \S_data_out_x_dest_reg[1] ;
  output \S_data_out_x_dest_reg[2] ;
  output \S_data_out_x_dest_reg[3] ;
  output \S_data_out_x_dest_reg[4] ;
  output \S_data_out_x_dest_reg[5] ;
  output \S_data_out_x_dest_reg[6] ;
  output \S_data_out_x_dest_reg[7] ;
  output \S_data_out_pixel_reg[0] ;
  output \S_data_out_pixel_reg[1] ;
  output \S_data_out_pixel_reg[2] ;
  output \S_data_out_pixel_reg[3] ;
  output \S_data_out_pixel_reg[4] ;
  output \S_data_out_pixel_reg[5] ;
  output \S_data_out_pixel_reg[6] ;
  output \S_data_out_pixel_reg[7] ;
  output \S_data_out_pixel_reg[8] ;
  output \S_data_out_pixel_reg[9] ;
  output \S_data_out_pixel_reg[10] ;
  output \S_data_out_pixel_reg[11] ;
  output \S_data_out_pixel_reg[12] ;
  output \S_data_out_pixel_reg[13] ;
  output \S_data_out_pixel_reg[14] ;
  output \S_data_out_pixel_reg[15] ;
  output [0:0]E;
  output [4:0]D;
  output PE_data_out_fb_reg_0;
  output SE_reg;
  input clk;
  input [0:0]SR;
  input s_PE_req;
  input i_PE_fb_reg;
  input w_S_in_fb;
  input \i_E_pixel_reg[15] ;
  input i_PE_fb_reg_0;
  input [0:0]\arb[0]_channel ;
  input \i_E_y_orig_reg[0] ;
  input [7:0]P_S_data_out_y_orig;
  input \i_E_y_orig_reg[1] ;
  input \i_E_y_orig_reg[2] ;
  input \i_E_y_orig_reg[3] ;
  input \i_E_y_orig_reg[4] ;
  input \i_E_y_orig_reg[5] ;
  input \i_E_y_orig_reg[6] ;
  input \i_E_y_orig_reg[7] ;
  input \i_E_x_orig_reg[0] ;
  input [7:0]P_S_data_out_x_orig;
  input \i_E_x_orig_reg[1] ;
  input \i_E_x_orig_reg[2] ;
  input \i_E_x_orig_reg[3] ;
  input \i_E_x_orig_reg[4] ;
  input \i_E_x_orig_reg[5] ;
  input \i_E_x_orig_reg[6] ;
  input \i_E_x_orig_reg[7] ;
  input \i_E_frame_reg[0] ;
  input [7:0]P_S_data_out_frame;
  input \i_E_frame_reg[1] ;
  input \i_E_frame_reg[2] ;
  input \i_E_frame_reg[3] ;
  input \i_E_frame_reg[4] ;
  input \i_E_frame_reg[5] ;
  input \i_E_frame_reg[6] ;
  input \i_E_frame_reg[7] ;
  input \i_E_step_reg[0] ;
  input [4:0]P_S_data_out_step;
  input \i_E_step_reg[1] ;
  input \i_E_step_reg[2] ;
  input \i_E_step_reg[3] ;
  input \i_E_step_reg[4] ;
  input \i_E_y_dest_reg[0] ;
  input [7:0]P_S_data_out_y_dest;
  input \i_E_y_dest_reg[1] ;
  input \i_E_y_dest_reg[2] ;
  input \i_E_y_dest_reg[3] ;
  input \i_E_y_dest_reg[4] ;
  input \i_E_y_dest_reg[5] ;
  input \i_E_y_dest_reg[6] ;
  input \i_E_y_dest_reg[7] ;
  input \i_E_x_dest_reg[0] ;
  input [7:0]P_S_data_out_x_dest;
  input \i_E_x_dest_reg[1] ;
  input \i_E_x_dest_reg[2] ;
  input \i_E_x_dest_reg[3] ;
  input \i_E_x_dest_reg[4] ;
  input \i_E_x_dest_reg[5] ;
  input \i_E_x_dest_reg[6] ;
  input \i_E_x_dest_reg[7] ;
  input \i_E_pixel_reg[0] ;
  input [15:0]P_S_data_out_pixel;
  input \i_E_pixel_reg[1] ;
  input \i_E_pixel_reg[2] ;
  input \i_E_pixel_reg[3] ;
  input \i_E_pixel_reg[4] ;
  input \i_E_pixel_reg[5] ;
  input \i_E_pixel_reg[6] ;
  input \i_E_pixel_reg[7] ;
  input \i_E_pixel_reg[8] ;
  input \i_E_pixel_reg[9] ;
  input \i_E_pixel_reg[10] ;
  input \i_E_pixel_reg[11] ;
  input \i_E_pixel_reg[12] ;
  input \i_E_pixel_reg[13] ;
  input \i_E_pixel_reg[14] ;
  input \i_E_pixel_reg[15]_0 ;
  input w_PE_stall_in_DEC;
  input reset_riscv;
  input \PE_out_direction_reg[5] ;
  input SE_reg_0;
  input NE_reg;
  input w_PE_ready_DEC_EB;
  input NE_reg_0;
  input [7:0]Q;
  input [7:0]\PE_data_x_orig_reg[2][7]_0 ;
  input [7:0]\PE_data_img_height_reg[2][7]_0 ;
  input [7:0]\PE_data_img_width_reg[2][7]_0 ;
  input [15:0]\PE_data_pix_depth_reg[2][15]_0 ;
  input [4:0]\PE_data_n_steps_reg[2][4]_0 ;
  input [7:0]\PE_data_n_frames_reg[2][7]_0 ;
  input i_PE_fb;

  wire [4:0]D;
  wire [0:0]E;
  wire NE_i_3__0_n_0;
  wire NE_reg;
  wire NE_reg_0;
  wire PE_ack_i_1_n_0;
  wire \PE_data_fb[0]_i_1_n_0 ;
  wire \PE_data_fb[1]_i_1_n_0 ;
  wire \PE_data_fb[2]_i_1_n_0 ;
  wire \PE_data_fb_reg_n_0_[0] ;
  wire \PE_data_fb_reg_n_0_[1] ;
  wire \PE_data_fb_reg_n_0_[2] ;
  wire [7:0]\PE_data_img_height_reg[0]_37 ;
  wire [7:0]\PE_data_img_height_reg[1]_36 ;
  wire [7:0]\PE_data_img_height_reg[2][7]_0 ;
  wire [7:0]\PE_data_img_height_reg[2]_35 ;
  wire [7:0]\PE_data_img_width_reg[0]_40 ;
  wire [7:0]\PE_data_img_width_reg[1]_39 ;
  wire [7:0]\PE_data_img_width_reg[2][7]_0 ;
  wire [7:0]\PE_data_img_width_reg[2]_38 ;
  wire [7:0]\PE_data_n_frames_reg[0]_49 ;
  wire [7:0]\PE_data_n_frames_reg[1]_48 ;
  wire [7:0]\PE_data_n_frames_reg[2][7]_0 ;
  wire [7:0]\PE_data_n_frames_reg[2]_47 ;
  wire [4:0]\PE_data_n_steps_reg[0]_46 ;
  wire [4:0]\PE_data_n_steps_reg[1]_45 ;
  wire [4:0]\PE_data_n_steps_reg[2][4]_0 ;
  wire [4:0]\PE_data_n_steps_reg[2]_44 ;
  wire PE_data_out_fb_i_1_n_0;
  wire PE_data_out_fb_reg_0;
  wire \PE_data_out_frame[0]_i_1_n_0 ;
  wire \PE_data_out_frame[1]_i_1_n_0 ;
  wire \PE_data_out_frame[2]_i_1_n_0 ;
  wire \PE_data_out_frame[3]_i_1_n_0 ;
  wire \PE_data_out_frame[4]_i_1_n_0 ;
  wire \PE_data_out_frame[5]_i_1_n_0 ;
  wire \PE_data_out_frame[6]_i_1_n_0 ;
  wire \PE_data_out_frame[7]_i_1_n_0 ;
  wire \PE_data_out_pixel[0]_i_1_n_0 ;
  wire \PE_data_out_pixel[10]_i_1_n_0 ;
  wire \PE_data_out_pixel[11]_i_1_n_0 ;
  wire \PE_data_out_pixel[12]_i_1_n_0 ;
  wire \PE_data_out_pixel[13]_i_1_n_0 ;
  wire \PE_data_out_pixel[14]_i_1_n_0 ;
  wire \PE_data_out_pixel[15]_i_1_n_0 ;
  wire \PE_data_out_pixel[1]_i_1_n_0 ;
  wire \PE_data_out_pixel[2]_i_1_n_0 ;
  wire \PE_data_out_pixel[3]_i_1_n_0 ;
  wire \PE_data_out_pixel[4]_i_1_n_0 ;
  wire \PE_data_out_pixel[5]_i_1_n_0 ;
  wire \PE_data_out_pixel[6]_i_1_n_0 ;
  wire \PE_data_out_pixel[7]_i_1_n_0 ;
  wire \PE_data_out_pixel[8]_i_1_n_0 ;
  wire \PE_data_out_pixel[9]_i_1_n_0 ;
  wire \PE_data_out_step[0]_i_1_n_0 ;
  wire \PE_data_out_step[1]_i_1_n_0 ;
  wire \PE_data_out_step[2]_i_1_n_0 ;
  wire \PE_data_out_step[3]_i_1_n_0 ;
  wire \PE_data_out_step[4]_i_1_n_0 ;
  wire \PE_data_out_x_dest[0]_i_1_n_0 ;
  wire \PE_data_out_x_dest[1]_i_1_n_0 ;
  wire \PE_data_out_x_dest[2]_i_1_n_0 ;
  wire \PE_data_out_x_dest[3]_i_1_n_0 ;
  wire \PE_data_out_x_dest[4]_i_1_n_0 ;
  wire \PE_data_out_x_dest[5]_i_1_n_0 ;
  wire \PE_data_out_x_dest[6]_i_1_n_0 ;
  wire \PE_data_out_x_dest[7]_i_1_n_0 ;
  wire \PE_data_out_x_orig[0]_i_1_n_0 ;
  wire \PE_data_out_x_orig[1]_i_1_n_0 ;
  wire \PE_data_out_x_orig[2]_i_1_n_0 ;
  wire \PE_data_out_x_orig[3]_i_1_n_0 ;
  wire \PE_data_out_x_orig[4]_i_1_n_0 ;
  wire \PE_data_out_x_orig[5]_i_1_n_0 ;
  wire \PE_data_out_x_orig[6]_i_1_n_0 ;
  wire \PE_data_out_x_orig[7]_i_1_n_0 ;
  wire \PE_data_out_y_dest[0]_i_1_n_0 ;
  wire \PE_data_out_y_dest[1]_i_1_n_0 ;
  wire \PE_data_out_y_dest[2]_i_1_n_0 ;
  wire \PE_data_out_y_dest[3]_i_1_n_0 ;
  wire \PE_data_out_y_dest[4]_i_1_n_0 ;
  wire \PE_data_out_y_dest[5]_i_1_n_0 ;
  wire \PE_data_out_y_dest[6]_i_1_n_0 ;
  wire \PE_data_out_y_dest[7]_i_1_n_0 ;
  wire \PE_data_out_y_orig[0]_i_1_n_0 ;
  wire \PE_data_out_y_orig[1]_i_1_n_0 ;
  wire \PE_data_out_y_orig[2]_i_1_n_0 ;
  wire \PE_data_out_y_orig[3]_i_1_n_0 ;
  wire \PE_data_out_y_orig[4]_i_1_n_0 ;
  wire \PE_data_out_y_orig[5]_i_1_n_0 ;
  wire \PE_data_out_y_orig[6]_i_1_n_0 ;
  wire \PE_data_out_y_orig[7]_i_1_n_0 ;
  wire \PE_data_out_y_orig[7]_i_2_n_0 ;
  wire [15:0]\PE_data_pix_depth_reg[0]_43 ;
  wire [15:0]\PE_data_pix_depth_reg[1]_42 ;
  wire [15:0]\PE_data_pix_depth_reg[2][15]_0 ;
  wire [15:0]\PE_data_pix_depth_reg[2]_41 ;
  wire [7:0]\PE_data_x_orig_reg[0]_34 ;
  wire [7:0]\PE_data_x_orig_reg[1]_33 ;
  wire [7:0]\PE_data_x_orig_reg[2][7]_0 ;
  wire [7:0]\PE_data_x_orig_reg[2]_32 ;
  wire \PE_data_y_orig[0]_1 ;
  wire \PE_data_y_orig[1]_50 ;
  wire \PE_data_y_orig[2]_51 ;
  wire [7:0]\PE_data_y_orig_reg[0]_31 ;
  wire [7:0]\PE_data_y_orig_reg[1]_30 ;
  wire [7:0]\PE_data_y_orig_reg[2]_29 ;
  wire \PE_out_direction[1]_i_2_n_0 ;
  wire \PE_out_direction[1]_i_3_n_0 ;
  wire \PE_out_direction[4]_i_2_n_0 ;
  wire \PE_out_direction[4]_i_3_n_0 ;
  wire \PE_out_direction[4]_i_4_n_0 ;
  wire \PE_out_direction[5]_i_3_n_0 ;
  wire \PE_out_direction[5]_i_4_n_0 ;
  wire \PE_out_direction[5]_i_5_n_0 ;
  wire \PE_out_direction_reg[5] ;
  wire PE_out_new_EB_DEC_i_1_n_0;
  wire PE_stall_out_EB_i_1_n_0;
  wire [7:0]P_S_data_out_frame;
  wire [15:0]P_S_data_out_pixel;
  wire [4:0]P_S_data_out_step;
  wire [7:0]P_S_data_out_x_dest;
  wire [7:0]P_S_data_out_x_orig;
  wire [7:0]P_S_data_out_y_dest;
  wire [7:0]P_S_data_out_y_orig;
  wire [7:0]Q;
  wire SE_i_2__0_n_0;
  wire SE_i_3__0_n_0;
  wire SE_reg;
  wire SE_reg_0;
  wire [0:0]SR;
  wire S_data_out_fb_reg;
  wire \S_data_out_frame_reg[0] ;
  wire \S_data_out_frame_reg[1] ;
  wire \S_data_out_frame_reg[2] ;
  wire \S_data_out_frame_reg[3] ;
  wire \S_data_out_frame_reg[4] ;
  wire \S_data_out_frame_reg[5] ;
  wire \S_data_out_frame_reg[6] ;
  wire \S_data_out_frame_reg[7] ;
  wire \S_data_out_pixel_reg[0] ;
  wire \S_data_out_pixel_reg[10] ;
  wire \S_data_out_pixel_reg[11] ;
  wire \S_data_out_pixel_reg[12] ;
  wire \S_data_out_pixel_reg[13] ;
  wire \S_data_out_pixel_reg[14] ;
  wire \S_data_out_pixel_reg[15] ;
  wire \S_data_out_pixel_reg[1] ;
  wire \S_data_out_pixel_reg[2] ;
  wire \S_data_out_pixel_reg[3] ;
  wire \S_data_out_pixel_reg[4] ;
  wire \S_data_out_pixel_reg[5] ;
  wire \S_data_out_pixel_reg[6] ;
  wire \S_data_out_pixel_reg[7] ;
  wire \S_data_out_pixel_reg[8] ;
  wire \S_data_out_pixel_reg[9] ;
  wire \S_data_out_step_reg[0] ;
  wire \S_data_out_step_reg[1] ;
  wire \S_data_out_step_reg[2] ;
  wire \S_data_out_step_reg[3] ;
  wire \S_data_out_step_reg[4] ;
  wire \S_data_out_x_dest_reg[0] ;
  wire \S_data_out_x_dest_reg[1] ;
  wire \S_data_out_x_dest_reg[2] ;
  wire \S_data_out_x_dest_reg[3] ;
  wire \S_data_out_x_dest_reg[4] ;
  wire \S_data_out_x_dest_reg[5] ;
  wire \S_data_out_x_dest_reg[6] ;
  wire \S_data_out_x_dest_reg[7] ;
  wire \S_data_out_x_orig_reg[0] ;
  wire \S_data_out_x_orig_reg[1] ;
  wire \S_data_out_x_orig_reg[2] ;
  wire \S_data_out_x_orig_reg[3] ;
  wire \S_data_out_x_orig_reg[4] ;
  wire \S_data_out_x_orig_reg[5] ;
  wire \S_data_out_x_orig_reg[6] ;
  wire \S_data_out_x_orig_reg[7] ;
  wire \S_data_out_y_dest_reg[0] ;
  wire \S_data_out_y_dest_reg[1] ;
  wire \S_data_out_y_dest_reg[2] ;
  wire \S_data_out_y_dest_reg[3] ;
  wire \S_data_out_y_dest_reg[4] ;
  wire \S_data_out_y_dest_reg[5] ;
  wire \S_data_out_y_dest_reg[6] ;
  wire \S_data_out_y_dest_reg[7] ;
  wire \S_data_out_y_orig_reg[0] ;
  wire \S_data_out_y_orig_reg[1] ;
  wire \S_data_out_y_orig_reg[2] ;
  wire \S_data_out_y_orig_reg[3] ;
  wire \S_data_out_y_orig_reg[4] ;
  wire \S_data_out_y_orig_reg[5] ;
  wire \S_data_out_y_orig_reg[6] ;
  wire \S_data_out_y_orig_reg[7] ;
  wire [0:0]\arb[0]_channel ;
  wire clk;
  wire [0:2]full;
  wire \full[0]_i_1__0_n_0 ;
  wire \full[1]_i_1__0_n_0 ;
  wire \full[2]_i_1__0_n_0 ;
  wire \full_reg[1]_0 ;
  wire \i_E_frame_reg[0] ;
  wire \i_E_frame_reg[1] ;
  wire \i_E_frame_reg[2] ;
  wire \i_E_frame_reg[3] ;
  wire \i_E_frame_reg[4] ;
  wire \i_E_frame_reg[5] ;
  wire \i_E_frame_reg[6] ;
  wire \i_E_frame_reg[7] ;
  wire \i_E_pixel_reg[0] ;
  wire \i_E_pixel_reg[10] ;
  wire \i_E_pixel_reg[11] ;
  wire \i_E_pixel_reg[12] ;
  wire \i_E_pixel_reg[13] ;
  wire \i_E_pixel_reg[14] ;
  wire \i_E_pixel_reg[15] ;
  wire \i_E_pixel_reg[15]_0 ;
  wire \i_E_pixel_reg[1] ;
  wire \i_E_pixel_reg[2] ;
  wire \i_E_pixel_reg[3] ;
  wire \i_E_pixel_reg[4] ;
  wire \i_E_pixel_reg[5] ;
  wire \i_E_pixel_reg[6] ;
  wire \i_E_pixel_reg[7] ;
  wire \i_E_pixel_reg[8] ;
  wire \i_E_pixel_reg[9] ;
  wire \i_E_step_reg[0] ;
  wire \i_E_step_reg[1] ;
  wire \i_E_step_reg[2] ;
  wire \i_E_step_reg[3] ;
  wire \i_E_step_reg[4] ;
  wire \i_E_x_dest_reg[0] ;
  wire \i_E_x_dest_reg[1] ;
  wire \i_E_x_dest_reg[2] ;
  wire \i_E_x_dest_reg[3] ;
  wire \i_E_x_dest_reg[4] ;
  wire \i_E_x_dest_reg[5] ;
  wire \i_E_x_dest_reg[6] ;
  wire \i_E_x_dest_reg[7] ;
  wire \i_E_x_orig_reg[0] ;
  wire \i_E_x_orig_reg[1] ;
  wire \i_E_x_orig_reg[2] ;
  wire \i_E_x_orig_reg[3] ;
  wire \i_E_x_orig_reg[4] ;
  wire \i_E_x_orig_reg[5] ;
  wire \i_E_x_orig_reg[6] ;
  wire \i_E_x_orig_reg[7] ;
  wire \i_E_y_dest_reg[0] ;
  wire \i_E_y_dest_reg[1] ;
  wire \i_E_y_dest_reg[2] ;
  wire \i_E_y_dest_reg[3] ;
  wire \i_E_y_dest_reg[4] ;
  wire \i_E_y_dest_reg[5] ;
  wire \i_E_y_dest_reg[6] ;
  wire \i_E_y_dest_reg[7] ;
  wire \i_E_y_orig_reg[0] ;
  wire \i_E_y_orig_reg[1] ;
  wire \i_E_y_orig_reg[2] ;
  wire \i_E_y_orig_reg[3] ;
  wire \i_E_y_orig_reg[4] ;
  wire \i_E_y_orig_reg[5] ;
  wire \i_E_y_orig_reg[6] ;
  wire \i_E_y_orig_reg[7] ;
  wire i_PE_fb;
  wire i_PE_fb_reg;
  wire i_PE_fb_reg_0;
  wire read0;
  wire \read[0]_i_1__0_n_0 ;
  wire \read[1]_i_2__0_n_0 ;
  wire \read[1]_i_3__0_n_0 ;
  wire \read[1]_i_4__0_n_0 ;
  wire \read_reg_n_0_[0] ;
  wire \read_reg_n_0_[1] ;
  wire reset_riscv;
  wire s_PE_ack;
  wire s_PE_req;
  wire state;
  wire state_i_1__2_n_0;
  wire state_write;
  wire state_write_i_1__0_n_0;
  wire w_PE_in_fb;
  wire [7:0]w_PE_in_frame;
  wire [15:0]w_PE_in_pixel;
  wire [4:0]w_PE_in_step;
  wire [7:0]w_PE_in_x_dest;
  wire [7:0]w_PE_in_x_orig;
  wire [7:0]w_PE_in_y_dest;
  wire [7:0]w_PE_in_y_orig;
  wire w_PE_out_new_EB_DEC;
  wire w_PE_ready_DEC_EB;
  wire w_PE_stall_in_DEC;
  wire w_PE_stall_out_EB;
  wire w_S_in_fb;
  wire write0;
  wire \write[0]_i_1__0_n_0 ;
  wire \write[1]_i_2__0_n_0 ;
  wire \write[1]_i_3__0_n_0 ;
  wire \write_reg_n_0_[0] ;
  wire \write_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'h7F5D7F7F80A28080)) 
    NE_i_1__0
       (.I0(NE_reg_0),
        .I1(w_PE_in_fb),
        .I2(NE_i_3__0_n_0),
        .I3(\PE_out_direction[5]_i_4_n_0 ),
        .I4(\PE_out_direction[5]_i_5_n_0 ),
        .I5(NE_reg),
        .O(PE_data_out_fb_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    NE_i_3__0
       (.I0(\PE_out_direction[4]_i_3_n_0 ),
        .I1(\PE_out_direction[4]_i_4_n_0 ),
        .O(NE_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h0E0AAAAA)) 
    PE_ack_i_1
       (.I0(s_PE_ack),
        .I1(s_PE_req),
        .I2(state_write),
        .I3(\write[1]_i_3__0_n_0 ),
        .I4(reset_riscv),
        .O(PE_ack_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PE_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(PE_ack_i_1_n_0),
        .Q(s_PE_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PE_data_fb[0]_i_1 
       (.I0(i_PE_fb),
        .I1(\PE_data_y_orig[0]_1 ),
        .I2(\PE_data_fb_reg_n_0_[0] ),
        .O(\PE_data_fb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PE_data_fb[1]_i_1 
       (.I0(i_PE_fb),
        .I1(\PE_data_y_orig[1]_50 ),
        .I2(\PE_data_fb_reg_n_0_[1] ),
        .O(\PE_data_fb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PE_data_fb[2]_i_1 
       (.I0(i_PE_fb),
        .I1(\PE_data_y_orig[2]_51 ),
        .I2(\PE_data_fb_reg_n_0_[2] ),
        .O(\PE_data_fb[2]_i_1_n_0 ));
  FDCE \PE_data_fb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\PE_data_fb[0]_i_1_n_0 ),
        .Q(\PE_data_fb_reg_n_0_[0] ));
  FDCE \PE_data_fb_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\PE_data_fb[1]_i_1_n_0 ),
        .Q(\PE_data_fb_reg_n_0_[1] ));
  FDCE \PE_data_fb_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\PE_data_fb[2]_i_1_n_0 ),
        .Q(\PE_data_fb_reg_n_0_[2] ));
  FDCE \PE_data_img_height_reg[0][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [0]),
        .Q(\PE_data_img_height_reg[0]_37 [0]));
  FDCE \PE_data_img_height_reg[0][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [1]),
        .Q(\PE_data_img_height_reg[0]_37 [1]));
  FDCE \PE_data_img_height_reg[0][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [2]),
        .Q(\PE_data_img_height_reg[0]_37 [2]));
  FDCE \PE_data_img_height_reg[0][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [3]),
        .Q(\PE_data_img_height_reg[0]_37 [3]));
  FDCE \PE_data_img_height_reg[0][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [4]),
        .Q(\PE_data_img_height_reg[0]_37 [4]));
  FDCE \PE_data_img_height_reg[0][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [5]),
        .Q(\PE_data_img_height_reg[0]_37 [5]));
  FDCE \PE_data_img_height_reg[0][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [6]),
        .Q(\PE_data_img_height_reg[0]_37 [6]));
  FDCE \PE_data_img_height_reg[0][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [7]),
        .Q(\PE_data_img_height_reg[0]_37 [7]));
  FDCE \PE_data_img_height_reg[1][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [0]),
        .Q(\PE_data_img_height_reg[1]_36 [0]));
  FDCE \PE_data_img_height_reg[1][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [1]),
        .Q(\PE_data_img_height_reg[1]_36 [1]));
  FDCE \PE_data_img_height_reg[1][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [2]),
        .Q(\PE_data_img_height_reg[1]_36 [2]));
  FDCE \PE_data_img_height_reg[1][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [3]),
        .Q(\PE_data_img_height_reg[1]_36 [3]));
  FDCE \PE_data_img_height_reg[1][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [4]),
        .Q(\PE_data_img_height_reg[1]_36 [4]));
  FDCE \PE_data_img_height_reg[1][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [5]),
        .Q(\PE_data_img_height_reg[1]_36 [5]));
  FDCE \PE_data_img_height_reg[1][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [6]),
        .Q(\PE_data_img_height_reg[1]_36 [6]));
  FDCE \PE_data_img_height_reg[1][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [7]),
        .Q(\PE_data_img_height_reg[1]_36 [7]));
  FDCE \PE_data_img_height_reg[2][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [0]),
        .Q(\PE_data_img_height_reg[2]_35 [0]));
  FDCE \PE_data_img_height_reg[2][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [1]),
        .Q(\PE_data_img_height_reg[2]_35 [1]));
  FDCE \PE_data_img_height_reg[2][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [2]),
        .Q(\PE_data_img_height_reg[2]_35 [2]));
  FDCE \PE_data_img_height_reg[2][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [3]),
        .Q(\PE_data_img_height_reg[2]_35 [3]));
  FDCE \PE_data_img_height_reg[2][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [4]),
        .Q(\PE_data_img_height_reg[2]_35 [4]));
  FDCE \PE_data_img_height_reg[2][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [5]),
        .Q(\PE_data_img_height_reg[2]_35 [5]));
  FDCE \PE_data_img_height_reg[2][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [6]),
        .Q(\PE_data_img_height_reg[2]_35 [6]));
  FDCE \PE_data_img_height_reg[2][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_height_reg[2][7]_0 [7]),
        .Q(\PE_data_img_height_reg[2]_35 [7]));
  FDCE \PE_data_img_width_reg[0][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [0]),
        .Q(\PE_data_img_width_reg[0]_40 [0]));
  FDCE \PE_data_img_width_reg[0][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [1]),
        .Q(\PE_data_img_width_reg[0]_40 [1]));
  FDCE \PE_data_img_width_reg[0][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [2]),
        .Q(\PE_data_img_width_reg[0]_40 [2]));
  FDCE \PE_data_img_width_reg[0][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [3]),
        .Q(\PE_data_img_width_reg[0]_40 [3]));
  FDCE \PE_data_img_width_reg[0][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [4]),
        .Q(\PE_data_img_width_reg[0]_40 [4]));
  FDCE \PE_data_img_width_reg[0][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [5]),
        .Q(\PE_data_img_width_reg[0]_40 [5]));
  FDCE \PE_data_img_width_reg[0][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [6]),
        .Q(\PE_data_img_width_reg[0]_40 [6]));
  FDCE \PE_data_img_width_reg[0][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [7]),
        .Q(\PE_data_img_width_reg[0]_40 [7]));
  FDCE \PE_data_img_width_reg[1][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [0]),
        .Q(\PE_data_img_width_reg[1]_39 [0]));
  FDCE \PE_data_img_width_reg[1][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [1]),
        .Q(\PE_data_img_width_reg[1]_39 [1]));
  FDCE \PE_data_img_width_reg[1][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [2]),
        .Q(\PE_data_img_width_reg[1]_39 [2]));
  FDCE \PE_data_img_width_reg[1][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [3]),
        .Q(\PE_data_img_width_reg[1]_39 [3]));
  FDCE \PE_data_img_width_reg[1][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [4]),
        .Q(\PE_data_img_width_reg[1]_39 [4]));
  FDCE \PE_data_img_width_reg[1][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [5]),
        .Q(\PE_data_img_width_reg[1]_39 [5]));
  FDCE \PE_data_img_width_reg[1][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [6]),
        .Q(\PE_data_img_width_reg[1]_39 [6]));
  FDCE \PE_data_img_width_reg[1][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [7]),
        .Q(\PE_data_img_width_reg[1]_39 [7]));
  FDCE \PE_data_img_width_reg[2][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [0]),
        .Q(\PE_data_img_width_reg[2]_38 [0]));
  FDCE \PE_data_img_width_reg[2][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [1]),
        .Q(\PE_data_img_width_reg[2]_38 [1]));
  FDCE \PE_data_img_width_reg[2][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [2]),
        .Q(\PE_data_img_width_reg[2]_38 [2]));
  FDCE \PE_data_img_width_reg[2][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [3]),
        .Q(\PE_data_img_width_reg[2]_38 [3]));
  FDCE \PE_data_img_width_reg[2][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [4]),
        .Q(\PE_data_img_width_reg[2]_38 [4]));
  FDCE \PE_data_img_width_reg[2][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [5]),
        .Q(\PE_data_img_width_reg[2]_38 [5]));
  FDCE \PE_data_img_width_reg[2][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [6]),
        .Q(\PE_data_img_width_reg[2]_38 [6]));
  FDCE \PE_data_img_width_reg[2][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_img_width_reg[2][7]_0 [7]),
        .Q(\PE_data_img_width_reg[2]_38 [7]));
  FDCE \PE_data_n_frames_reg[0][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [0]),
        .Q(\PE_data_n_frames_reg[0]_49 [0]));
  FDCE \PE_data_n_frames_reg[0][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [1]),
        .Q(\PE_data_n_frames_reg[0]_49 [1]));
  FDCE \PE_data_n_frames_reg[0][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [2]),
        .Q(\PE_data_n_frames_reg[0]_49 [2]));
  FDCE \PE_data_n_frames_reg[0][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [3]),
        .Q(\PE_data_n_frames_reg[0]_49 [3]));
  FDCE \PE_data_n_frames_reg[0][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [4]),
        .Q(\PE_data_n_frames_reg[0]_49 [4]));
  FDCE \PE_data_n_frames_reg[0][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [5]),
        .Q(\PE_data_n_frames_reg[0]_49 [5]));
  FDCE \PE_data_n_frames_reg[0][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [6]),
        .Q(\PE_data_n_frames_reg[0]_49 [6]));
  FDCE \PE_data_n_frames_reg[0][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [7]),
        .Q(\PE_data_n_frames_reg[0]_49 [7]));
  FDCE \PE_data_n_frames_reg[1][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [0]),
        .Q(\PE_data_n_frames_reg[1]_48 [0]));
  FDCE \PE_data_n_frames_reg[1][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [1]),
        .Q(\PE_data_n_frames_reg[1]_48 [1]));
  FDCE \PE_data_n_frames_reg[1][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [2]),
        .Q(\PE_data_n_frames_reg[1]_48 [2]));
  FDCE \PE_data_n_frames_reg[1][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [3]),
        .Q(\PE_data_n_frames_reg[1]_48 [3]));
  FDCE \PE_data_n_frames_reg[1][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [4]),
        .Q(\PE_data_n_frames_reg[1]_48 [4]));
  FDCE \PE_data_n_frames_reg[1][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [5]),
        .Q(\PE_data_n_frames_reg[1]_48 [5]));
  FDCE \PE_data_n_frames_reg[1][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [6]),
        .Q(\PE_data_n_frames_reg[1]_48 [6]));
  FDCE \PE_data_n_frames_reg[1][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [7]),
        .Q(\PE_data_n_frames_reg[1]_48 [7]));
  FDCE \PE_data_n_frames_reg[2][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [0]),
        .Q(\PE_data_n_frames_reg[2]_47 [0]));
  FDCE \PE_data_n_frames_reg[2][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [1]),
        .Q(\PE_data_n_frames_reg[2]_47 [1]));
  FDCE \PE_data_n_frames_reg[2][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [2]),
        .Q(\PE_data_n_frames_reg[2]_47 [2]));
  FDCE \PE_data_n_frames_reg[2][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [3]),
        .Q(\PE_data_n_frames_reg[2]_47 [3]));
  FDCE \PE_data_n_frames_reg[2][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [4]),
        .Q(\PE_data_n_frames_reg[2]_47 [4]));
  FDCE \PE_data_n_frames_reg[2][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [5]),
        .Q(\PE_data_n_frames_reg[2]_47 [5]));
  FDCE \PE_data_n_frames_reg[2][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [6]),
        .Q(\PE_data_n_frames_reg[2]_47 [6]));
  FDCE \PE_data_n_frames_reg[2][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_frames_reg[2][7]_0 [7]),
        .Q(\PE_data_n_frames_reg[2]_47 [7]));
  FDCE \PE_data_n_steps_reg[0][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [0]),
        .Q(\PE_data_n_steps_reg[0]_46 [0]));
  FDCE \PE_data_n_steps_reg[0][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [1]),
        .Q(\PE_data_n_steps_reg[0]_46 [1]));
  FDCE \PE_data_n_steps_reg[0][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [2]),
        .Q(\PE_data_n_steps_reg[0]_46 [2]));
  FDCE \PE_data_n_steps_reg[0][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [3]),
        .Q(\PE_data_n_steps_reg[0]_46 [3]));
  FDCE \PE_data_n_steps_reg[0][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [4]),
        .Q(\PE_data_n_steps_reg[0]_46 [4]));
  FDCE \PE_data_n_steps_reg[1][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [0]),
        .Q(\PE_data_n_steps_reg[1]_45 [0]));
  FDCE \PE_data_n_steps_reg[1][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [1]),
        .Q(\PE_data_n_steps_reg[1]_45 [1]));
  FDCE \PE_data_n_steps_reg[1][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [2]),
        .Q(\PE_data_n_steps_reg[1]_45 [2]));
  FDCE \PE_data_n_steps_reg[1][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [3]),
        .Q(\PE_data_n_steps_reg[1]_45 [3]));
  FDCE \PE_data_n_steps_reg[1][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [4]),
        .Q(\PE_data_n_steps_reg[1]_45 [4]));
  FDCE \PE_data_n_steps_reg[2][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [0]),
        .Q(\PE_data_n_steps_reg[2]_44 [0]));
  FDCE \PE_data_n_steps_reg[2][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [1]),
        .Q(\PE_data_n_steps_reg[2]_44 [1]));
  FDCE \PE_data_n_steps_reg[2][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [2]),
        .Q(\PE_data_n_steps_reg[2]_44 [2]));
  FDCE \PE_data_n_steps_reg[2][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [3]),
        .Q(\PE_data_n_steps_reg[2]_44 [3]));
  FDCE \PE_data_n_steps_reg[2][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_n_steps_reg[2][4]_0 [4]),
        .Q(\PE_data_n_steps_reg[2]_44 [4]));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    PE_data_out_fb_i_1
       (.I0(\PE_data_fb_reg_n_0_[1] ),
        .I1(\PE_data_fb_reg_n_0_[2] ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_fb_reg_n_0_[0] ),
        .O(PE_data_out_fb_i_1_n_0));
  FDCE PE_data_out_fb_reg
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PE_data_out_fb_i_1_n_0),
        .Q(w_PE_in_fb));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_frame[0]_i_1 
       (.I0(\PE_data_n_frames_reg[2]_47 [0]),
        .I1(\PE_data_n_frames_reg[0]_49 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_n_frames_reg[1]_48 [0]),
        .O(\PE_data_out_frame[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_frame[1]_i_1 
       (.I0(\PE_data_n_frames_reg[1]_48 [1]),
        .I1(\PE_data_n_frames_reg[2]_47 [1]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_n_frames_reg[0]_49 [1]),
        .O(\PE_data_out_frame[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PE_data_out_frame[2]_i_1 
       (.I0(\PE_data_n_frames_reg[0]_49 [2]),
        .I1(\PE_data_n_frames_reg[1]_48 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_n_frames_reg[2]_47 [2]),
        .O(\PE_data_out_frame[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_frame[3]_i_1 
       (.I0(\PE_data_n_frames_reg[2]_47 [3]),
        .I1(\PE_data_n_frames_reg[0]_49 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_n_frames_reg[1]_48 [3]),
        .O(\PE_data_out_frame[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_frame[4]_i_1 
       (.I0(\PE_data_n_frames_reg[2]_47 [4]),
        .I1(\PE_data_n_frames_reg[1]_48 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_n_frames_reg[0]_49 [4]),
        .O(\PE_data_out_frame[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_frame[5]_i_1 
       (.I0(\PE_data_n_frames_reg[2]_47 [5]),
        .I1(\PE_data_n_frames_reg[0]_49 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_n_frames_reg[1]_48 [5]),
        .O(\PE_data_out_frame[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_frame[6]_i_1 
       (.I0(\PE_data_n_frames_reg[2]_47 [6]),
        .I1(\PE_data_n_frames_reg[0]_49 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_n_frames_reg[1]_48 [6]),
        .O(\PE_data_out_frame[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_frame[7]_i_1 
       (.I0(\PE_data_n_frames_reg[2]_47 [7]),
        .I1(\PE_data_n_frames_reg[0]_49 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_n_frames_reg[1]_48 [7]),
        .O(\PE_data_out_frame[7]_i_1_n_0 ));
  FDCE \PE_data_out_frame_reg[0] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_frame[0]_i_1_n_0 ),
        .Q(w_PE_in_frame[0]));
  FDCE \PE_data_out_frame_reg[1] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_frame[1]_i_1_n_0 ),
        .Q(w_PE_in_frame[1]));
  FDCE \PE_data_out_frame_reg[2] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_frame[2]_i_1_n_0 ),
        .Q(w_PE_in_frame[2]));
  FDCE \PE_data_out_frame_reg[3] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_frame[3]_i_1_n_0 ),
        .Q(w_PE_in_frame[3]));
  FDCE \PE_data_out_frame_reg[4] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_frame[4]_i_1_n_0 ),
        .Q(w_PE_in_frame[4]));
  FDCE \PE_data_out_frame_reg[5] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_frame[5]_i_1_n_0 ),
        .Q(w_PE_in_frame[5]));
  FDCE \PE_data_out_frame_reg[6] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_frame[6]_i_1_n_0 ),
        .Q(w_PE_in_frame[6]));
  FDCE \PE_data_out_frame_reg[7] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_frame[7]_i_1_n_0 ),
        .Q(w_PE_in_frame[7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_pixel[0]_i_1 
       (.I0(\PE_data_pix_depth_reg[1]_42 [0]),
        .I1(\PE_data_pix_depth_reg[2]_41 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_pix_depth_reg[0]_43 [0]),
        .O(\PE_data_out_pixel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_pixel[10]_i_1 
       (.I0(\PE_data_pix_depth_reg[1]_42 [10]),
        .I1(\PE_data_pix_depth_reg[2]_41 [10]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_pix_depth_reg[0]_43 [10]),
        .O(\PE_data_out_pixel[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_pixel[11]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [11]),
        .I1(\PE_data_pix_depth_reg[1]_42 [11]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_pix_depth_reg[0]_43 [11]),
        .O(\PE_data_out_pixel[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_pixel[12]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [12]),
        .I1(\PE_data_pix_depth_reg[0]_43 [12]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_pix_depth_reg[1]_42 [12]),
        .O(\PE_data_out_pixel[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_pixel[13]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [13]),
        .I1(\PE_data_pix_depth_reg[0]_43 [13]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_pix_depth_reg[1]_42 [13]),
        .O(\PE_data_out_pixel[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_pixel[14]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [14]),
        .I1(\PE_data_pix_depth_reg[0]_43 [14]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_pix_depth_reg[1]_42 [14]),
        .O(\PE_data_out_pixel[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_pixel[15]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [15]),
        .I1(\PE_data_pix_depth_reg[0]_43 [15]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_pix_depth_reg[1]_42 [15]),
        .O(\PE_data_out_pixel[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_pixel[1]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [1]),
        .I1(\PE_data_pix_depth_reg[0]_43 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_pix_depth_reg[1]_42 [1]),
        .O(\PE_data_out_pixel[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_pixel[2]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [2]),
        .I1(\PE_data_pix_depth_reg[1]_42 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_pix_depth_reg[0]_43 [2]),
        .O(\PE_data_out_pixel[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_pixel[3]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [3]),
        .I1(\PE_data_pix_depth_reg[0]_43 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_pix_depth_reg[1]_42 [3]),
        .O(\PE_data_out_pixel[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_pixel[4]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [4]),
        .I1(\PE_data_pix_depth_reg[1]_42 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_pix_depth_reg[0]_43 [4]),
        .O(\PE_data_out_pixel[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_pixel[5]_i_1 
       (.I0(\PE_data_pix_depth_reg[1]_42 [5]),
        .I1(\PE_data_pix_depth_reg[2]_41 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_pix_depth_reg[0]_43 [5]),
        .O(\PE_data_out_pixel[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_pixel[6]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [6]),
        .I1(\PE_data_pix_depth_reg[0]_43 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_pix_depth_reg[1]_42 [6]),
        .O(\PE_data_out_pixel[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_pixel[7]_i_1 
       (.I0(\PE_data_pix_depth_reg[2]_41 [7]),
        .I1(\PE_data_pix_depth_reg[1]_42 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_pix_depth_reg[0]_43 [7]),
        .O(\PE_data_out_pixel[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PE_data_out_pixel[8]_i_1 
       (.I0(\PE_data_pix_depth_reg[0]_43 [8]),
        .I1(\PE_data_pix_depth_reg[1]_42 [8]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_pix_depth_reg[2]_41 [8]),
        .O(\PE_data_out_pixel[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PE_data_out_pixel[9]_i_1 
       (.I0(\PE_data_pix_depth_reg[0]_43 [9]),
        .I1(\PE_data_pix_depth_reg[1]_42 [9]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_pix_depth_reg[2]_41 [9]),
        .O(\PE_data_out_pixel[9]_i_1_n_0 ));
  FDCE \PE_data_out_pixel_reg[0] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[0]_i_1_n_0 ),
        .Q(w_PE_in_pixel[0]));
  FDCE \PE_data_out_pixel_reg[10] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[10]_i_1_n_0 ),
        .Q(w_PE_in_pixel[10]));
  FDCE \PE_data_out_pixel_reg[11] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[11]_i_1_n_0 ),
        .Q(w_PE_in_pixel[11]));
  FDCE \PE_data_out_pixel_reg[12] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[12]_i_1_n_0 ),
        .Q(w_PE_in_pixel[12]));
  FDCE \PE_data_out_pixel_reg[13] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[13]_i_1_n_0 ),
        .Q(w_PE_in_pixel[13]));
  FDCE \PE_data_out_pixel_reg[14] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[14]_i_1_n_0 ),
        .Q(w_PE_in_pixel[14]));
  FDCE \PE_data_out_pixel_reg[15] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[15]_i_1_n_0 ),
        .Q(w_PE_in_pixel[15]));
  FDCE \PE_data_out_pixel_reg[1] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[1]_i_1_n_0 ),
        .Q(w_PE_in_pixel[1]));
  FDCE \PE_data_out_pixel_reg[2] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[2]_i_1_n_0 ),
        .Q(w_PE_in_pixel[2]));
  FDCE \PE_data_out_pixel_reg[3] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[3]_i_1_n_0 ),
        .Q(w_PE_in_pixel[3]));
  FDCE \PE_data_out_pixel_reg[4] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[4]_i_1_n_0 ),
        .Q(w_PE_in_pixel[4]));
  FDCE \PE_data_out_pixel_reg[5] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[5]_i_1_n_0 ),
        .Q(w_PE_in_pixel[5]));
  FDCE \PE_data_out_pixel_reg[6] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[6]_i_1_n_0 ),
        .Q(w_PE_in_pixel[6]));
  FDCE \PE_data_out_pixel_reg[7] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[7]_i_1_n_0 ),
        .Q(w_PE_in_pixel[7]));
  FDCE \PE_data_out_pixel_reg[8] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[8]_i_1_n_0 ),
        .Q(w_PE_in_pixel[8]));
  FDCE \PE_data_out_pixel_reg[9] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_pixel[9]_i_1_n_0 ),
        .Q(w_PE_in_pixel[9]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_step[0]_i_1 
       (.I0(\PE_data_n_steps_reg[2]_44 [0]),
        .I1(\PE_data_n_steps_reg[0]_46 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_n_steps_reg[1]_45 [0]),
        .O(\PE_data_out_step[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_step[1]_i_1 
       (.I0(\PE_data_n_steps_reg[2]_44 [1]),
        .I1(\PE_data_n_steps_reg[0]_46 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_n_steps_reg[1]_45 [1]),
        .O(\PE_data_out_step[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_step[2]_i_1 
       (.I0(\PE_data_n_steps_reg[2]_44 [2]),
        .I1(\PE_data_n_steps_reg[1]_45 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_n_steps_reg[0]_46 [2]),
        .O(\PE_data_out_step[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PE_data_out_step[3]_i_1 
       (.I0(\PE_data_n_steps_reg[0]_46 [3]),
        .I1(\PE_data_n_steps_reg[1]_45 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_n_steps_reg[2]_44 [3]),
        .O(\PE_data_out_step[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_step[4]_i_1 
       (.I0(\PE_data_n_steps_reg[2]_44 [4]),
        .I1(\PE_data_n_steps_reg[0]_46 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_n_steps_reg[1]_45 [4]),
        .O(\PE_data_out_step[4]_i_1_n_0 ));
  FDCE \PE_data_out_step_reg[0] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_step[0]_i_1_n_0 ),
        .Q(w_PE_in_step[0]));
  FDCE \PE_data_out_step_reg[1] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_step[1]_i_1_n_0 ),
        .Q(w_PE_in_step[1]));
  FDCE \PE_data_out_step_reg[2] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_step[2]_i_1_n_0 ),
        .Q(w_PE_in_step[2]));
  FDCE \PE_data_out_step_reg[3] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_step[3]_i_1_n_0 ),
        .Q(w_PE_in_step[3]));
  FDCE \PE_data_out_step_reg[4] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_step[4]_i_1_n_0 ),
        .Q(w_PE_in_step[4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_x_dest[0]_i_1 
       (.I0(\PE_data_img_width_reg[2]_38 [0]),
        .I1(\PE_data_img_width_reg[0]_40 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_width_reg[1]_39 [0]),
        .O(\PE_data_out_x_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_x_dest[1]_i_1 
       (.I0(\PE_data_img_width_reg[2]_38 [1]),
        .I1(\PE_data_img_width_reg[0]_40 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_width_reg[1]_39 [1]),
        .O(\PE_data_out_x_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_x_dest[2]_i_1 
       (.I0(\PE_data_img_width_reg[1]_39 [2]),
        .I1(\PE_data_img_width_reg[2]_38 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_img_width_reg[0]_40 [2]),
        .O(\PE_data_out_x_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_x_dest[3]_i_1 
       (.I0(\PE_data_img_width_reg[2]_38 [3]),
        .I1(\PE_data_img_width_reg[0]_40 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_width_reg[1]_39 [3]),
        .O(\PE_data_out_x_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PE_data_out_x_dest[4]_i_1 
       (.I0(\PE_data_img_width_reg[0]_40 [4]),
        .I1(\PE_data_img_width_reg[1]_39 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_img_width_reg[2]_38 [4]),
        .O(\PE_data_out_x_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_x_dest[5]_i_1 
       (.I0(\PE_data_img_width_reg[2]_38 [5]),
        .I1(\PE_data_img_width_reg[0]_40 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_width_reg[1]_39 [5]),
        .O(\PE_data_out_x_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_x_dest[6]_i_1 
       (.I0(\PE_data_img_width_reg[2]_38 [6]),
        .I1(\PE_data_img_width_reg[0]_40 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_width_reg[1]_39 [6]),
        .O(\PE_data_out_x_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_x_dest[7]_i_1 
       (.I0(\PE_data_img_width_reg[2]_38 [7]),
        .I1(\PE_data_img_width_reg[0]_40 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_width_reg[1]_39 [7]),
        .O(\PE_data_out_x_dest[7]_i_1_n_0 ));
  FDCE \PE_data_out_x_dest_reg[0] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_dest[0]_i_1_n_0 ),
        .Q(w_PE_in_x_dest[0]));
  FDCE \PE_data_out_x_dest_reg[1] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_dest[1]_i_1_n_0 ),
        .Q(w_PE_in_x_dest[1]));
  FDCE \PE_data_out_x_dest_reg[2] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_dest[2]_i_1_n_0 ),
        .Q(w_PE_in_x_dest[2]));
  FDCE \PE_data_out_x_dest_reg[3] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_dest[3]_i_1_n_0 ),
        .Q(w_PE_in_x_dest[3]));
  FDCE \PE_data_out_x_dest_reg[4] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_dest[4]_i_1_n_0 ),
        .Q(w_PE_in_x_dest[4]));
  FDCE \PE_data_out_x_dest_reg[5] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_dest[5]_i_1_n_0 ),
        .Q(w_PE_in_x_dest[5]));
  FDCE \PE_data_out_x_dest_reg[6] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_dest[6]_i_1_n_0 ),
        .Q(w_PE_in_x_dest[6]));
  FDCE \PE_data_out_x_dest_reg[7] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_dest[7]_i_1_n_0 ),
        .Q(w_PE_in_x_dest[7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_x_orig[0]_i_1 
       (.I0(\PE_data_x_orig_reg[1]_33 [0]),
        .I1(\PE_data_x_orig_reg[2]_32 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_x_orig_reg[0]_34 [0]),
        .O(\PE_data_out_x_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_x_orig[1]_i_1 
       (.I0(\PE_data_x_orig_reg[2]_32 [1]),
        .I1(\PE_data_x_orig_reg[0]_34 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_x_orig_reg[1]_33 [1]),
        .O(\PE_data_out_x_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_x_orig[2]_i_1 
       (.I0(\PE_data_x_orig_reg[1]_33 [2]),
        .I1(\PE_data_x_orig_reg[2]_32 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_x_orig_reg[0]_34 [2]),
        .O(\PE_data_out_x_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_x_orig[3]_i_1 
       (.I0(\PE_data_x_orig_reg[2]_32 [3]),
        .I1(\PE_data_x_orig_reg[0]_34 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_x_orig_reg[1]_33 [3]),
        .O(\PE_data_out_x_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_x_orig[4]_i_1 
       (.I0(\PE_data_x_orig_reg[2]_32 [4]),
        .I1(\PE_data_x_orig_reg[1]_33 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_x_orig_reg[0]_34 [4]),
        .O(\PE_data_out_x_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_x_orig[5]_i_1 
       (.I0(\PE_data_x_orig_reg[2]_32 [5]),
        .I1(\PE_data_x_orig_reg[1]_33 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_x_orig_reg[0]_34 [5]),
        .O(\PE_data_out_x_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PE_data_out_x_orig[6]_i_1 
       (.I0(\PE_data_x_orig_reg[0]_34 [6]),
        .I1(\PE_data_x_orig_reg[1]_33 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_x_orig_reg[2]_32 [6]),
        .O(\PE_data_out_x_orig[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PE_data_out_x_orig[7]_i_1 
       (.I0(\PE_data_x_orig_reg[0]_34 [7]),
        .I1(\PE_data_x_orig_reg[1]_33 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_x_orig_reg[2]_32 [7]),
        .O(\PE_data_out_x_orig[7]_i_1_n_0 ));
  FDCE \PE_data_out_x_orig_reg[0] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_orig[0]_i_1_n_0 ),
        .Q(w_PE_in_x_orig[0]));
  FDCE \PE_data_out_x_orig_reg[1] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_orig[1]_i_1_n_0 ),
        .Q(w_PE_in_x_orig[1]));
  FDCE \PE_data_out_x_orig_reg[2] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_orig[2]_i_1_n_0 ),
        .Q(w_PE_in_x_orig[2]));
  FDCE \PE_data_out_x_orig_reg[3] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_orig[3]_i_1_n_0 ),
        .Q(w_PE_in_x_orig[3]));
  FDCE \PE_data_out_x_orig_reg[4] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_orig[4]_i_1_n_0 ),
        .Q(w_PE_in_x_orig[4]));
  FDCE \PE_data_out_x_orig_reg[5] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_orig[5]_i_1_n_0 ),
        .Q(w_PE_in_x_orig[5]));
  FDCE \PE_data_out_x_orig_reg[6] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_orig[6]_i_1_n_0 ),
        .Q(w_PE_in_x_orig[6]));
  FDCE \PE_data_out_x_orig_reg[7] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_x_orig[7]_i_1_n_0 ),
        .Q(w_PE_in_x_orig[7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_y_dest[0]_i_1 
       (.I0(\PE_data_img_height_reg[2]_35 [0]),
        .I1(\PE_data_img_height_reg[0]_37 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_height_reg[1]_36 [0]),
        .O(\PE_data_out_y_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_y_dest[1]_i_1 
       (.I0(\PE_data_img_height_reg[2]_35 [1]),
        .I1(\PE_data_img_height_reg[0]_37 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_height_reg[1]_36 [1]),
        .O(\PE_data_out_y_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_y_dest[2]_i_1 
       (.I0(\PE_data_img_height_reg[1]_36 [2]),
        .I1(\PE_data_img_height_reg[2]_35 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_img_height_reg[0]_37 [2]),
        .O(\PE_data_out_y_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_y_dest[3]_i_1 
       (.I0(\PE_data_img_height_reg[2]_35 [3]),
        .I1(\PE_data_img_height_reg[0]_37 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_height_reg[1]_36 [3]),
        .O(\PE_data_out_y_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_y_dest[4]_i_1 
       (.I0(\PE_data_img_height_reg[2]_35 [4]),
        .I1(\PE_data_img_height_reg[0]_37 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_height_reg[1]_36 [4]),
        .O(\PE_data_out_y_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_y_dest[5]_i_1 
       (.I0(\PE_data_img_height_reg[1]_36 [5]),
        .I1(\PE_data_img_height_reg[2]_35 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_img_height_reg[0]_37 [5]),
        .O(\PE_data_out_y_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_y_dest[6]_i_1 
       (.I0(\PE_data_img_height_reg[2]_35 [6]),
        .I1(\PE_data_img_height_reg[0]_37 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_img_height_reg[1]_36 [6]),
        .O(\PE_data_out_y_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PE_data_out_y_dest[7]_i_1 
       (.I0(\PE_data_img_height_reg[0]_37 [7]),
        .I1(\PE_data_img_height_reg[1]_36 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_img_height_reg[2]_35 [7]),
        .O(\PE_data_out_y_dest[7]_i_1_n_0 ));
  FDCE \PE_data_out_y_dest_reg[0] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_dest[0]_i_1_n_0 ),
        .Q(w_PE_in_y_dest[0]));
  FDCE \PE_data_out_y_dest_reg[1] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_dest[1]_i_1_n_0 ),
        .Q(w_PE_in_y_dest[1]));
  FDCE \PE_data_out_y_dest_reg[2] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_dest[2]_i_1_n_0 ),
        .Q(w_PE_in_y_dest[2]));
  FDCE \PE_data_out_y_dest_reg[3] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_dest[3]_i_1_n_0 ),
        .Q(w_PE_in_y_dest[3]));
  FDCE \PE_data_out_y_dest_reg[4] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_dest[4]_i_1_n_0 ),
        .Q(w_PE_in_y_dest[4]));
  FDCE \PE_data_out_y_dest_reg[5] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_dest[5]_i_1_n_0 ),
        .Q(w_PE_in_y_dest[5]));
  FDCE \PE_data_out_y_dest_reg[6] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_dest[6]_i_1_n_0 ),
        .Q(w_PE_in_y_dest[6]));
  FDCE \PE_data_out_y_dest_reg[7] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_dest[7]_i_1_n_0 ),
        .Q(w_PE_in_y_dest[7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_y_orig[0]_i_1 
       (.I0(\PE_data_y_orig_reg[2]_29 [0]),
        .I1(\PE_data_y_orig_reg[0]_31 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_y_orig_reg[1]_30 [0]),
        .O(\PE_data_out_y_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_y_orig[1]_i_1 
       (.I0(\PE_data_y_orig_reg[2]_29 [1]),
        .I1(\PE_data_y_orig_reg[0]_31 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_y_orig_reg[1]_30 [1]),
        .O(\PE_data_out_y_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_y_orig[2]_i_1 
       (.I0(\PE_data_y_orig_reg[2]_29 [2]),
        .I1(\PE_data_y_orig_reg[0]_31 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_y_orig_reg[1]_30 [2]),
        .O(\PE_data_out_y_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_y_orig[3]_i_1 
       (.I0(\PE_data_y_orig_reg[2]_29 [3]),
        .I1(\PE_data_y_orig_reg[1]_30 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_y_orig_reg[0]_31 [3]),
        .O(\PE_data_out_y_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PE_data_out_y_orig[4]_i_1 
       (.I0(\PE_data_y_orig_reg[2]_29 [4]),
        .I1(\PE_data_y_orig_reg[0]_31 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PE_data_y_orig_reg[1]_30 [4]),
        .O(\PE_data_out_y_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PE_data_out_y_orig[5]_i_1 
       (.I0(\PE_data_y_orig_reg[1]_30 [5]),
        .I1(\PE_data_y_orig_reg[2]_29 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_y_orig_reg[0]_31 [5]),
        .O(\PE_data_out_y_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PE_data_out_y_orig[6]_i_1 
       (.I0(\PE_data_y_orig_reg[0]_31 [6]),
        .I1(\PE_data_y_orig_reg[1]_30 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_y_orig_reg[2]_29 [6]),
        .O(\PE_data_out_y_orig[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PE_data_out_y_orig[7]_i_1 
       (.I0(\read[1]_i_3__0_n_0 ),
        .O(\PE_data_out_y_orig[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PE_data_out_y_orig[7]_i_2 
       (.I0(\PE_data_y_orig_reg[2]_29 [7]),
        .I1(\PE_data_y_orig_reg[1]_30 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PE_data_y_orig_reg[0]_31 [7]),
        .O(\PE_data_out_y_orig[7]_i_2_n_0 ));
  FDCE \PE_data_out_y_orig_reg[0] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_orig[0]_i_1_n_0 ),
        .Q(w_PE_in_y_orig[0]));
  FDCE \PE_data_out_y_orig_reg[1] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_orig[1]_i_1_n_0 ),
        .Q(w_PE_in_y_orig[1]));
  FDCE \PE_data_out_y_orig_reg[2] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_orig[2]_i_1_n_0 ),
        .Q(w_PE_in_y_orig[2]));
  FDCE \PE_data_out_y_orig_reg[3] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_orig[3]_i_1_n_0 ),
        .Q(w_PE_in_y_orig[3]));
  FDCE \PE_data_out_y_orig_reg[4] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_orig[4]_i_1_n_0 ),
        .Q(w_PE_in_y_orig[4]));
  FDCE \PE_data_out_y_orig_reg[5] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_orig[5]_i_1_n_0 ),
        .Q(w_PE_in_y_orig[5]));
  FDCE \PE_data_out_y_orig_reg[6] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_orig[6]_i_1_n_0 ),
        .Q(w_PE_in_y_orig[6]));
  FDCE \PE_data_out_y_orig_reg[7] 
       (.C(clk),
        .CE(\PE_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PE_data_out_y_orig[7]_i_2_n_0 ),
        .Q(w_PE_in_y_orig[7]));
  FDCE \PE_data_pix_depth_reg[0][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [0]),
        .Q(\PE_data_pix_depth_reg[0]_43 [0]));
  FDCE \PE_data_pix_depth_reg[0][10] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [10]),
        .Q(\PE_data_pix_depth_reg[0]_43 [10]));
  FDCE \PE_data_pix_depth_reg[0][11] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [11]),
        .Q(\PE_data_pix_depth_reg[0]_43 [11]));
  FDCE \PE_data_pix_depth_reg[0][12] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [12]),
        .Q(\PE_data_pix_depth_reg[0]_43 [12]));
  FDCE \PE_data_pix_depth_reg[0][13] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [13]),
        .Q(\PE_data_pix_depth_reg[0]_43 [13]));
  FDCE \PE_data_pix_depth_reg[0][14] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [14]),
        .Q(\PE_data_pix_depth_reg[0]_43 [14]));
  FDCE \PE_data_pix_depth_reg[0][15] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [15]),
        .Q(\PE_data_pix_depth_reg[0]_43 [15]));
  FDCE \PE_data_pix_depth_reg[0][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [1]),
        .Q(\PE_data_pix_depth_reg[0]_43 [1]));
  FDCE \PE_data_pix_depth_reg[0][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [2]),
        .Q(\PE_data_pix_depth_reg[0]_43 [2]));
  FDCE \PE_data_pix_depth_reg[0][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [3]),
        .Q(\PE_data_pix_depth_reg[0]_43 [3]));
  FDCE \PE_data_pix_depth_reg[0][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [4]),
        .Q(\PE_data_pix_depth_reg[0]_43 [4]));
  FDCE \PE_data_pix_depth_reg[0][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [5]),
        .Q(\PE_data_pix_depth_reg[0]_43 [5]));
  FDCE \PE_data_pix_depth_reg[0][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [6]),
        .Q(\PE_data_pix_depth_reg[0]_43 [6]));
  FDCE \PE_data_pix_depth_reg[0][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [7]),
        .Q(\PE_data_pix_depth_reg[0]_43 [7]));
  FDCE \PE_data_pix_depth_reg[0][8] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [8]),
        .Q(\PE_data_pix_depth_reg[0]_43 [8]));
  FDCE \PE_data_pix_depth_reg[0][9] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [9]),
        .Q(\PE_data_pix_depth_reg[0]_43 [9]));
  FDCE \PE_data_pix_depth_reg[1][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [0]),
        .Q(\PE_data_pix_depth_reg[1]_42 [0]));
  FDCE \PE_data_pix_depth_reg[1][10] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [10]),
        .Q(\PE_data_pix_depth_reg[1]_42 [10]));
  FDCE \PE_data_pix_depth_reg[1][11] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [11]),
        .Q(\PE_data_pix_depth_reg[1]_42 [11]));
  FDCE \PE_data_pix_depth_reg[1][12] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [12]),
        .Q(\PE_data_pix_depth_reg[1]_42 [12]));
  FDCE \PE_data_pix_depth_reg[1][13] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [13]),
        .Q(\PE_data_pix_depth_reg[1]_42 [13]));
  FDCE \PE_data_pix_depth_reg[1][14] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [14]),
        .Q(\PE_data_pix_depth_reg[1]_42 [14]));
  FDCE \PE_data_pix_depth_reg[1][15] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [15]),
        .Q(\PE_data_pix_depth_reg[1]_42 [15]));
  FDCE \PE_data_pix_depth_reg[1][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [1]),
        .Q(\PE_data_pix_depth_reg[1]_42 [1]));
  FDCE \PE_data_pix_depth_reg[1][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [2]),
        .Q(\PE_data_pix_depth_reg[1]_42 [2]));
  FDCE \PE_data_pix_depth_reg[1][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [3]),
        .Q(\PE_data_pix_depth_reg[1]_42 [3]));
  FDCE \PE_data_pix_depth_reg[1][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [4]),
        .Q(\PE_data_pix_depth_reg[1]_42 [4]));
  FDCE \PE_data_pix_depth_reg[1][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [5]),
        .Q(\PE_data_pix_depth_reg[1]_42 [5]));
  FDCE \PE_data_pix_depth_reg[1][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [6]),
        .Q(\PE_data_pix_depth_reg[1]_42 [6]));
  FDCE \PE_data_pix_depth_reg[1][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [7]),
        .Q(\PE_data_pix_depth_reg[1]_42 [7]));
  FDCE \PE_data_pix_depth_reg[1][8] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [8]),
        .Q(\PE_data_pix_depth_reg[1]_42 [8]));
  FDCE \PE_data_pix_depth_reg[1][9] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [9]),
        .Q(\PE_data_pix_depth_reg[1]_42 [9]));
  FDCE \PE_data_pix_depth_reg[2][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [0]),
        .Q(\PE_data_pix_depth_reg[2]_41 [0]));
  FDCE \PE_data_pix_depth_reg[2][10] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [10]),
        .Q(\PE_data_pix_depth_reg[2]_41 [10]));
  FDCE \PE_data_pix_depth_reg[2][11] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [11]),
        .Q(\PE_data_pix_depth_reg[2]_41 [11]));
  FDCE \PE_data_pix_depth_reg[2][12] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [12]),
        .Q(\PE_data_pix_depth_reg[2]_41 [12]));
  FDCE \PE_data_pix_depth_reg[2][13] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [13]),
        .Q(\PE_data_pix_depth_reg[2]_41 [13]));
  FDCE \PE_data_pix_depth_reg[2][14] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [14]),
        .Q(\PE_data_pix_depth_reg[2]_41 [14]));
  FDCE \PE_data_pix_depth_reg[2][15] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [15]),
        .Q(\PE_data_pix_depth_reg[2]_41 [15]));
  FDCE \PE_data_pix_depth_reg[2][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [1]),
        .Q(\PE_data_pix_depth_reg[2]_41 [1]));
  FDCE \PE_data_pix_depth_reg[2][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [2]),
        .Q(\PE_data_pix_depth_reg[2]_41 [2]));
  FDCE \PE_data_pix_depth_reg[2][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [3]),
        .Q(\PE_data_pix_depth_reg[2]_41 [3]));
  FDCE \PE_data_pix_depth_reg[2][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [4]),
        .Q(\PE_data_pix_depth_reg[2]_41 [4]));
  FDCE \PE_data_pix_depth_reg[2][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [5]),
        .Q(\PE_data_pix_depth_reg[2]_41 [5]));
  FDCE \PE_data_pix_depth_reg[2][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [6]),
        .Q(\PE_data_pix_depth_reg[2]_41 [6]));
  FDCE \PE_data_pix_depth_reg[2][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [7]),
        .Q(\PE_data_pix_depth_reg[2]_41 [7]));
  FDCE \PE_data_pix_depth_reg[2][8] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [8]),
        .Q(\PE_data_pix_depth_reg[2]_41 [8]));
  FDCE \PE_data_pix_depth_reg[2][9] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_pix_depth_reg[2][15]_0 [9]),
        .Q(\PE_data_pix_depth_reg[2]_41 [9]));
  FDCE \PE_data_x_orig_reg[0][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [0]),
        .Q(\PE_data_x_orig_reg[0]_34 [0]));
  FDCE \PE_data_x_orig_reg[0][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [1]),
        .Q(\PE_data_x_orig_reg[0]_34 [1]));
  FDCE \PE_data_x_orig_reg[0][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [2]),
        .Q(\PE_data_x_orig_reg[0]_34 [2]));
  FDCE \PE_data_x_orig_reg[0][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [3]),
        .Q(\PE_data_x_orig_reg[0]_34 [3]));
  FDCE \PE_data_x_orig_reg[0][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [4]),
        .Q(\PE_data_x_orig_reg[0]_34 [4]));
  FDCE \PE_data_x_orig_reg[0][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [5]),
        .Q(\PE_data_x_orig_reg[0]_34 [5]));
  FDCE \PE_data_x_orig_reg[0][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [6]),
        .Q(\PE_data_x_orig_reg[0]_34 [6]));
  FDCE \PE_data_x_orig_reg[0][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [7]),
        .Q(\PE_data_x_orig_reg[0]_34 [7]));
  FDCE \PE_data_x_orig_reg[1][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [0]),
        .Q(\PE_data_x_orig_reg[1]_33 [0]));
  FDCE \PE_data_x_orig_reg[1][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [1]),
        .Q(\PE_data_x_orig_reg[1]_33 [1]));
  FDCE \PE_data_x_orig_reg[1][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [2]),
        .Q(\PE_data_x_orig_reg[1]_33 [2]));
  FDCE \PE_data_x_orig_reg[1][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [3]),
        .Q(\PE_data_x_orig_reg[1]_33 [3]));
  FDCE \PE_data_x_orig_reg[1][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [4]),
        .Q(\PE_data_x_orig_reg[1]_33 [4]));
  FDCE \PE_data_x_orig_reg[1][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [5]),
        .Q(\PE_data_x_orig_reg[1]_33 [5]));
  FDCE \PE_data_x_orig_reg[1][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [6]),
        .Q(\PE_data_x_orig_reg[1]_33 [6]));
  FDCE \PE_data_x_orig_reg[1][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [7]),
        .Q(\PE_data_x_orig_reg[1]_33 [7]));
  FDCE \PE_data_x_orig_reg[2][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [0]),
        .Q(\PE_data_x_orig_reg[2]_32 [0]));
  FDCE \PE_data_x_orig_reg[2][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [1]),
        .Q(\PE_data_x_orig_reg[2]_32 [1]));
  FDCE \PE_data_x_orig_reg[2][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [2]),
        .Q(\PE_data_x_orig_reg[2]_32 [2]));
  FDCE \PE_data_x_orig_reg[2][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [3]),
        .Q(\PE_data_x_orig_reg[2]_32 [3]));
  FDCE \PE_data_x_orig_reg[2][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [4]),
        .Q(\PE_data_x_orig_reg[2]_32 [4]));
  FDCE \PE_data_x_orig_reg[2][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [5]),
        .Q(\PE_data_x_orig_reg[2]_32 [5]));
  FDCE \PE_data_x_orig_reg[2][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [6]),
        .Q(\PE_data_x_orig_reg[2]_32 [6]));
  FDCE \PE_data_x_orig_reg[2][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(\PE_data_x_orig_reg[2][7]_0 [7]),
        .Q(\PE_data_x_orig_reg[2]_32 [7]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \PE_data_y_orig[0][7]_i_1 
       (.I0(state_write),
        .I1(s_PE_req),
        .I2(\write_reg_n_0_[0] ),
        .I3(\write_reg_n_0_[1] ),
        .I4(full[0]),
        .O(\PE_data_y_orig[0]_1 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \PE_data_y_orig[1][7]_i_1 
       (.I0(full[1]),
        .I1(state_write),
        .I2(s_PE_req),
        .I3(\write_reg_n_0_[1] ),
        .I4(\write_reg_n_0_[0] ),
        .O(\PE_data_y_orig[1]_50 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \PE_data_y_orig[2][7]_i_1 
       (.I0(full[2]),
        .I1(state_write),
        .I2(s_PE_req),
        .I3(\write_reg_n_0_[0] ),
        .I4(\write_reg_n_0_[1] ),
        .O(\PE_data_y_orig[2]_51 ));
  FDCE \PE_data_y_orig_reg[0][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(Q[0]),
        .Q(\PE_data_y_orig_reg[0]_31 [0]));
  FDCE \PE_data_y_orig_reg[0][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(Q[1]),
        .Q(\PE_data_y_orig_reg[0]_31 [1]));
  FDCE \PE_data_y_orig_reg[0][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(Q[2]),
        .Q(\PE_data_y_orig_reg[0]_31 [2]));
  FDCE \PE_data_y_orig_reg[0][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(Q[3]),
        .Q(\PE_data_y_orig_reg[0]_31 [3]));
  FDCE \PE_data_y_orig_reg[0][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(Q[4]),
        .Q(\PE_data_y_orig_reg[0]_31 [4]));
  FDCE \PE_data_y_orig_reg[0][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(Q[5]),
        .Q(\PE_data_y_orig_reg[0]_31 [5]));
  FDCE \PE_data_y_orig_reg[0][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(Q[6]),
        .Q(\PE_data_y_orig_reg[0]_31 [6]));
  FDCE \PE_data_y_orig_reg[0][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[0]_1 ),
        .CLR(SR),
        .D(Q[7]),
        .Q(\PE_data_y_orig_reg[0]_31 [7]));
  FDCE \PE_data_y_orig_reg[1][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(Q[0]),
        .Q(\PE_data_y_orig_reg[1]_30 [0]));
  FDCE \PE_data_y_orig_reg[1][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(Q[1]),
        .Q(\PE_data_y_orig_reg[1]_30 [1]));
  FDCE \PE_data_y_orig_reg[1][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(Q[2]),
        .Q(\PE_data_y_orig_reg[1]_30 [2]));
  FDCE \PE_data_y_orig_reg[1][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(Q[3]),
        .Q(\PE_data_y_orig_reg[1]_30 [3]));
  FDCE \PE_data_y_orig_reg[1][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(Q[4]),
        .Q(\PE_data_y_orig_reg[1]_30 [4]));
  FDCE \PE_data_y_orig_reg[1][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(Q[5]),
        .Q(\PE_data_y_orig_reg[1]_30 [5]));
  FDCE \PE_data_y_orig_reg[1][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(Q[6]),
        .Q(\PE_data_y_orig_reg[1]_30 [6]));
  FDCE \PE_data_y_orig_reg[1][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[1]_50 ),
        .CLR(SR),
        .D(Q[7]),
        .Q(\PE_data_y_orig_reg[1]_30 [7]));
  FDCE \PE_data_y_orig_reg[2][0] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(Q[0]),
        .Q(\PE_data_y_orig_reg[2]_29 [0]));
  FDCE \PE_data_y_orig_reg[2][1] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(Q[1]),
        .Q(\PE_data_y_orig_reg[2]_29 [1]));
  FDCE \PE_data_y_orig_reg[2][2] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(Q[2]),
        .Q(\PE_data_y_orig_reg[2]_29 [2]));
  FDCE \PE_data_y_orig_reg[2][3] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(Q[3]),
        .Q(\PE_data_y_orig_reg[2]_29 [3]));
  FDCE \PE_data_y_orig_reg[2][4] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(Q[4]),
        .Q(\PE_data_y_orig_reg[2]_29 [4]));
  FDCE \PE_data_y_orig_reg[2][5] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(Q[5]),
        .Q(\PE_data_y_orig_reg[2]_29 [5]));
  FDCE \PE_data_y_orig_reg[2][6] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(Q[6]),
        .Q(\PE_data_y_orig_reg[2]_29 [6]));
  FDCE \PE_data_y_orig_reg[2][7] 
       (.C(clk),
        .CE(\PE_data_y_orig[2]_51 ),
        .CLR(SR),
        .D(Q[7]),
        .Q(\PE_data_y_orig_reg[2]_29 [7]));
  LUT2 #(
    .INIT(4'hE)) 
    \PE_out_direction[1]_i_1 
       (.I0(\PE_out_direction[1]_i_2_n_0 ),
        .I1(\PE_out_direction[1]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F4540000)) 
    \PE_out_direction[1]_i_2 
       (.I0(\PE_out_direction[4]_i_3_n_0 ),
        .I1(SE_reg_0),
        .I2(\PE_out_direction[4]_i_2_n_0 ),
        .I3(NE_reg),
        .I4(w_PE_in_fb),
        .I5(\PE_out_direction[4]_i_4_n_0 ),
        .O(\PE_out_direction[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040005500400044)) 
    \PE_out_direction[1]_i_3 
       (.I0(w_PE_in_fb),
        .I1(\PE_out_direction[5]_i_3_n_0 ),
        .I2(NE_reg),
        .I3(\PE_out_direction[5]_i_4_n_0 ),
        .I4(\PE_out_direction[5]_i_5_n_0 ),
        .I5(SE_reg_0),
        .O(\PE_out_direction[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00DD000000DDF5F5)) 
    \PE_out_direction[2]_i_1 
       (.I0(SE_reg_0),
        .I1(\PE_out_direction[4]_i_4_n_0 ),
        .I2(\PE_out_direction[5]_i_4_n_0 ),
        .I3(\PE_out_direction[4]_i_2_n_0 ),
        .I4(w_PE_in_fb),
        .I5(\PE_out_direction[5]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8F808080AFA0AFA0)) 
    \PE_out_direction[3]_i_1 
       (.I0(\PE_out_direction[4]_i_3_n_0 ),
        .I1(\PE_out_direction[4]_i_4_n_0 ),
        .I2(w_PE_in_fb),
        .I3(\PE_out_direction[5]_i_5_n_0 ),
        .I4(\PE_out_direction[5]_i_4_n_0 ),
        .I5(NE_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \PE_out_direction[4]_i_1 
       (.I0(w_PE_in_fb),
        .I1(\PE_out_direction[4]_i_2_n_0 ),
        .I2(\PE_out_direction[4]_i_3_n_0 ),
        .I3(\PE_out_direction[4]_i_4_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \PE_out_direction[4]_i_2 
       (.I0(w_PE_in_y_orig[7]),
        .I1(w_PE_in_y_orig[6]),
        .I2(w_PE_in_y_orig[3]),
        .I3(w_PE_in_y_orig[4]),
        .I4(w_PE_in_y_orig[5]),
        .O(\PE_out_direction[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \PE_out_direction[4]_i_3 
       (.I0(w_PE_in_y_orig[4]),
        .I1(w_PE_in_y_orig[3]),
        .I2(w_PE_in_y_orig[2]),
        .I3(w_PE_in_y_orig[6]),
        .I4(w_PE_in_y_orig[7]),
        .I5(w_PE_in_y_orig[5]),
        .O(\PE_out_direction[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \PE_out_direction[4]_i_4 
       (.I0(w_PE_in_x_orig[4]),
        .I1(w_PE_in_x_orig[3]),
        .I2(w_PE_in_x_orig[2]),
        .I3(w_PE_in_x_orig[6]),
        .I4(w_PE_in_x_orig[5]),
        .I5(w_PE_in_x_orig[7]),
        .O(\PE_out_direction[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PE_out_direction[5]_i_1 
       (.I0(w_PE_out_new_EB_DEC),
        .I1(\PE_out_direction_reg[5] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \PE_out_direction[5]_i_2 
       (.I0(w_PE_in_fb),
        .I1(\PE_out_direction[5]_i_3_n_0 ),
        .I2(\PE_out_direction[5]_i_4_n_0 ),
        .I3(\PE_out_direction[5]_i_5_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \PE_out_direction[5]_i_3 
       (.I0(w_PE_in_y_dest[7]),
        .I1(w_PE_in_y_dest[6]),
        .I2(w_PE_in_y_dest[3]),
        .I3(w_PE_in_y_dest[4]),
        .I4(w_PE_in_y_dest[5]),
        .O(\PE_out_direction[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \PE_out_direction[5]_i_4 
       (.I0(w_PE_in_x_dest[4]),
        .I1(w_PE_in_x_dest[3]),
        .I2(w_PE_in_x_dest[2]),
        .I3(w_PE_in_x_dest[6]),
        .I4(w_PE_in_x_dest[5]),
        .I5(w_PE_in_x_dest[7]),
        .O(\PE_out_direction[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \PE_out_direction[5]_i_5 
       (.I0(w_PE_in_y_dest[4]),
        .I1(w_PE_in_y_dest[3]),
        .I2(w_PE_in_y_dest[2]),
        .I3(w_PE_in_y_dest[6]),
        .I4(w_PE_in_y_dest[7]),
        .I5(w_PE_in_y_dest[5]),
        .O(\PE_out_direction[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444CCCC4FFFCCCC)) 
    PE_out_new_EB_DEC_i_1
       (.I0(state),
        .I1(w_PE_out_new_EB_DEC),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(reset_riscv),
        .I5(\read[1]_i_3__0_n_0 ),
        .O(PE_out_new_EB_DEC_i_1_n_0));
  FDRE PE_out_new_EB_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(PE_out_new_EB_DEC_i_1_n_0),
        .Q(w_PE_out_new_EB_DEC),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h2AFFAAAA)) 
    PE_stall_out_EB_i_1
       (.I0(w_PE_stall_out_EB),
        .I1(state),
        .I2(w_PE_stall_in_DEC),
        .I3(\read[1]_i_3__0_n_0 ),
        .I4(reset_riscv),
        .O(PE_stall_out_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PE_stall_out_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(PE_stall_out_EB_i_1_n_0),
        .Q(w_PE_stall_out_EB),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0EEFFFF1F110000)) 
    SE_i_1__0
       (.I0(\PE_out_direction[4]_i_2_n_0 ),
        .I1(SE_i_2__0_n_0),
        .I2(\PE_out_direction[5]_i_3_n_0 ),
        .I3(SE_i_3__0_n_0),
        .I4(NE_reg_0),
        .I5(SE_reg_0),
        .O(SE_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    SE_i_2__0
       (.I0(\PE_out_direction[4]_i_4_n_0 ),
        .I1(w_PE_in_fb),
        .O(SE_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SE_i_3__0
       (.I0(w_PE_in_fb),
        .I1(\PE_out_direction[5]_i_4_n_0 ),
        .O(SE_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF588888880)) 
    \full[0]_i_1__0 
       (.I0(reset_riscv),
        .I1(\PE_data_y_orig[0]_1 ),
        .I2(\read[1]_i_3__0_n_0 ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read_reg_n_0_[1] ),
        .I5(full[0]),
        .O(\full[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FFFF88808888)) 
    \full[1]_i_1__0 
       (.I0(reset_riscv),
        .I1(\PE_data_y_orig[1]_50 ),
        .I2(\read[1]_i_3__0_n_0 ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\read_reg_n_0_[0] ),
        .I5(full[1]),
        .O(\full[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5F88888808)) 
    \full[2]_i_1__0 
       (.I0(reset_riscv),
        .I1(\PE_data_y_orig[2]_51 ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read[1]_i_3__0_n_0 ),
        .I5(full[2]),
        .O(\full[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[0]_i_1__0_n_0 ),
        .Q(full[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[1]_i_1__0_n_0 ),
        .Q(full[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[2]_i_1__0_n_0 ),
        .Q(full[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    i_N_fb_i_2
       (.I0(i_PE_fb_reg),
        .I1(w_S_in_fb),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_fb),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(S_data_out_fb_reg));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_frame[0]_i_2 
       (.I0(\i_E_frame_reg[0] ),
        .I1(P_S_data_out_frame[0]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_frame[0]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_frame_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_frame[1]_i_2 
       (.I0(\i_E_frame_reg[1] ),
        .I1(P_S_data_out_frame[1]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_frame[1]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_frame_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_frame[2]_i_2 
       (.I0(\i_E_frame_reg[2] ),
        .I1(P_S_data_out_frame[2]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_frame[2]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_frame_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_frame[3]_i_2 
       (.I0(\i_E_frame_reg[3] ),
        .I1(P_S_data_out_frame[3]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_frame[3]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_frame_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_frame[4]_i_2 
       (.I0(\i_E_frame_reg[4] ),
        .I1(P_S_data_out_frame[4]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_frame[4]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_frame_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_frame[5]_i_2 
       (.I0(\i_E_frame_reg[5] ),
        .I1(P_S_data_out_frame[5]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_frame[5]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_frame_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_frame[6]_i_2 
       (.I0(\i_E_frame_reg[6] ),
        .I1(P_S_data_out_frame[6]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_frame[6]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_frame_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_frame[7]_i_2 
       (.I0(\i_E_frame_reg[7] ),
        .I1(P_S_data_out_frame[7]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_frame[7]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_frame_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[0]_i_2 
       (.I0(\i_E_pixel_reg[0] ),
        .I1(P_S_data_out_pixel[0]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[0]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[10]_i_2 
       (.I0(\i_E_pixel_reg[10] ),
        .I1(P_S_data_out_pixel[10]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[10]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[10] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[11]_i_2 
       (.I0(\i_E_pixel_reg[11] ),
        .I1(P_S_data_out_pixel[11]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[11]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[11] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[12]_i_2 
       (.I0(\i_E_pixel_reg[12] ),
        .I1(P_S_data_out_pixel[12]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[12]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[12] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[13]_i_2 
       (.I0(\i_E_pixel_reg[13] ),
        .I1(P_S_data_out_pixel[13]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[13]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[13] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[14]_i_2 
       (.I0(\i_E_pixel_reg[14] ),
        .I1(P_S_data_out_pixel[14]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[14]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \i_N_pixel[15]_i_36 
       (.I0(full[1]),
        .I1(full[2]),
        .I2(full[0]),
        .O(\full_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[15]_i_9 
       (.I0(\i_E_pixel_reg[15]_0 ),
        .I1(P_S_data_out_pixel[15]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[15]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[15] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[1]_i_2 
       (.I0(\i_E_pixel_reg[1] ),
        .I1(P_S_data_out_pixel[1]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[1]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[2]_i_2 
       (.I0(\i_E_pixel_reg[2] ),
        .I1(P_S_data_out_pixel[2]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[2]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[3]_i_2 
       (.I0(\i_E_pixel_reg[3] ),
        .I1(P_S_data_out_pixel[3]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[3]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[4]_i_2 
       (.I0(\i_E_pixel_reg[4] ),
        .I1(P_S_data_out_pixel[4]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[4]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[5]_i_2 
       (.I0(\i_E_pixel_reg[5] ),
        .I1(P_S_data_out_pixel[5]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[5]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[6]_i_2 
       (.I0(\i_E_pixel_reg[6] ),
        .I1(P_S_data_out_pixel[6]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[6]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[7]_i_2 
       (.I0(\i_E_pixel_reg[7] ),
        .I1(P_S_data_out_pixel[7]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[7]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[8]_i_2 
       (.I0(\i_E_pixel_reg[8] ),
        .I1(P_S_data_out_pixel[8]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[8]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_pixel[9]_i_2 
       (.I0(\i_E_pixel_reg[9] ),
        .I1(P_S_data_out_pixel[9]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_pixel[9]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_pixel_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_step[0]_i_2 
       (.I0(\i_E_step_reg[0] ),
        .I1(P_S_data_out_step[0]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_step[0]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_step_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_step[1]_i_2 
       (.I0(\i_E_step_reg[1] ),
        .I1(P_S_data_out_step[1]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_step[1]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_step_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_step[2]_i_2 
       (.I0(\i_E_step_reg[2] ),
        .I1(P_S_data_out_step[2]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_step[2]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_step_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_step[3]_i_2 
       (.I0(\i_E_step_reg[3] ),
        .I1(P_S_data_out_step[3]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_step[3]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_step_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_step[4]_i_2 
       (.I0(\i_E_step_reg[4] ),
        .I1(P_S_data_out_step[4]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_step[4]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_step_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_dest[0]_i_2 
       (.I0(\i_E_x_dest_reg[0] ),
        .I1(P_S_data_out_x_dest[0]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_dest[0]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_dest_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_dest[1]_i_2 
       (.I0(\i_E_x_dest_reg[1] ),
        .I1(P_S_data_out_x_dest[1]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_dest[1]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_dest_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_dest[2]_i_2 
       (.I0(\i_E_x_dest_reg[2] ),
        .I1(P_S_data_out_x_dest[2]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_dest[2]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_dest_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_dest[3]_i_2 
       (.I0(\i_E_x_dest_reg[3] ),
        .I1(P_S_data_out_x_dest[3]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_dest[3]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_dest_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_dest[4]_i_2 
       (.I0(\i_E_x_dest_reg[4] ),
        .I1(P_S_data_out_x_dest[4]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_dest[4]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_dest_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_dest[5]_i_2 
       (.I0(\i_E_x_dest_reg[5] ),
        .I1(P_S_data_out_x_dest[5]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_dest[5]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_dest_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_dest[6]_i_2 
       (.I0(\i_E_x_dest_reg[6] ),
        .I1(P_S_data_out_x_dest[6]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_dest[6]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_dest_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_dest[7]_i_2 
       (.I0(\i_E_x_dest_reg[7] ),
        .I1(P_S_data_out_x_dest[7]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_dest[7]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_dest_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_orig[0]_i_2 
       (.I0(\i_E_x_orig_reg[0] ),
        .I1(P_S_data_out_x_orig[0]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_orig[0]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_orig_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_orig[1]_i_2 
       (.I0(\i_E_x_orig_reg[1] ),
        .I1(P_S_data_out_x_orig[1]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_orig[1]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_orig_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_orig[2]_i_2 
       (.I0(\i_E_x_orig_reg[2] ),
        .I1(P_S_data_out_x_orig[2]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_orig[2]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_orig_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_orig[3]_i_2 
       (.I0(\i_E_x_orig_reg[3] ),
        .I1(P_S_data_out_x_orig[3]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_orig[3]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_orig_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_orig[4]_i_2 
       (.I0(\i_E_x_orig_reg[4] ),
        .I1(P_S_data_out_x_orig[4]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_orig[4]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_orig_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_orig[5]_i_2 
       (.I0(\i_E_x_orig_reg[5] ),
        .I1(P_S_data_out_x_orig[5]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_orig[5]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_orig_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_orig[6]_i_2 
       (.I0(\i_E_x_orig_reg[6] ),
        .I1(P_S_data_out_x_orig[6]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_orig[6]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_orig_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_x_orig[7]_i_2 
       (.I0(\i_E_x_orig_reg[7] ),
        .I1(P_S_data_out_x_orig[7]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_x_orig[7]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_x_orig_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_dest[0]_i_2 
       (.I0(\i_E_y_dest_reg[0] ),
        .I1(P_S_data_out_y_dest[0]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_dest[0]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_dest_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_dest[1]_i_2 
       (.I0(\i_E_y_dest_reg[1] ),
        .I1(P_S_data_out_y_dest[1]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_dest[1]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_dest_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_dest[2]_i_2 
       (.I0(\i_E_y_dest_reg[2] ),
        .I1(P_S_data_out_y_dest[2]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_dest[2]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_dest_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_dest[3]_i_2 
       (.I0(\i_E_y_dest_reg[3] ),
        .I1(P_S_data_out_y_dest[3]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_dest[3]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_dest_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_dest[4]_i_2 
       (.I0(\i_E_y_dest_reg[4] ),
        .I1(P_S_data_out_y_dest[4]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_dest[4]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_dest_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_dest[5]_i_2 
       (.I0(\i_E_y_dest_reg[5] ),
        .I1(P_S_data_out_y_dest[5]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_dest[5]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_dest_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_dest[6]_i_2 
       (.I0(\i_E_y_dest_reg[6] ),
        .I1(P_S_data_out_y_dest[6]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_dest[6]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_dest_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_dest[7]_i_2 
       (.I0(\i_E_y_dest_reg[7] ),
        .I1(P_S_data_out_y_dest[7]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_dest[7]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_dest_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_orig[0]_i_2 
       (.I0(\i_E_y_orig_reg[0] ),
        .I1(P_S_data_out_y_orig[0]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_orig[0]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_orig_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_orig[1]_i_2 
       (.I0(\i_E_y_orig_reg[1] ),
        .I1(P_S_data_out_y_orig[1]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_orig[1]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_orig_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_orig[2]_i_2 
       (.I0(\i_E_y_orig_reg[2] ),
        .I1(P_S_data_out_y_orig[2]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_orig[2]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_orig_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_orig[3]_i_2 
       (.I0(\i_E_y_orig_reg[3] ),
        .I1(P_S_data_out_y_orig[3]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_orig[3]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_orig_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_orig[4]_i_2 
       (.I0(\i_E_y_orig_reg[4] ),
        .I1(P_S_data_out_y_orig[4]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_orig[4]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_orig_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_orig[5]_i_2 
       (.I0(\i_E_y_orig_reg[5] ),
        .I1(P_S_data_out_y_orig[5]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_orig[5]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_orig_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_orig[6]_i_2 
       (.I0(\i_E_y_orig_reg[6] ),
        .I1(P_S_data_out_y_orig[6]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_orig[6]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_orig_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \i_N_y_orig[7]_i_2 
       (.I0(\i_E_y_orig_reg[7] ),
        .I1(P_S_data_out_y_orig[7]),
        .I2(\i_E_pixel_reg[15] ),
        .I3(w_PE_in_y_orig[7]),
        .I4(i_PE_fb_reg_0),
        .I5(\arb[0]_channel ),
        .O(\S_data_out_y_orig_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read[0]_i_1__0 
       (.I0(\read_reg_n_0_[1] ),
        .I1(\read_reg_n_0_[0] ),
        .O(\read[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \read[1]_i_1__0 
       (.I0(\read[1]_i_3__0_n_0 ),
        .I1(reset_riscv),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .O(read0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read[1]_i_2__0 
       (.I0(\read_reg_n_0_[0] ),
        .I1(\read_reg_n_0_[1] ),
        .O(\read[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read[1]_i_3__0 
       (.I0(state),
        .I1(\read[1]_i_4__0_n_0 ),
        .O(\read[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h75577F5775F77FF7)) 
    \read[1]_i_4__0 
       (.I0(w_PE_ready_DEC_EB),
        .I1(full[0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(full[2]),
        .I5(full[1]),
        .O(\read[1]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[0] 
       (.C(clk),
        .CE(read0),
        .D(\read[0]_i_1__0_n_0 ),
        .Q(\read_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[1] 
       (.C(clk),
        .CE(read0),
        .D(\read[1]_i_2__0_n_0 ),
        .Q(\read_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h2FAA)) 
    state_i_1__2
       (.I0(state),
        .I1(w_PE_stall_in_DEC),
        .I2(\read[1]_i_3__0_n_0 ),
        .I3(reset_riscv),
        .O(state_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__2_n_0),
        .Q(state),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6222)) 
    state_write_i_1__0
       (.I0(state_write),
        .I1(reset_riscv),
        .I2(s_PE_req),
        .I3(\write[1]_i_3__0_n_0 ),
        .O(state_write_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_write_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_write_i_1__0_n_0),
        .Q(state_write),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write[0]_i_1__0 
       (.I0(\write_reg_n_0_[1] ),
        .I1(\write_reg_n_0_[0] ),
        .O(\write[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \write[1]_i_1__0 
       (.I0(s_PE_req),
        .I1(state_write),
        .I2(\write[1]_i_3__0_n_0 ),
        .I3(reset_riscv),
        .I4(\write_reg_n_0_[0] ),
        .I5(\write_reg_n_0_[1] ),
        .O(write0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write[1]_i_2__0 
       (.I0(\write_reg_n_0_[0] ),
        .I1(\write_reg_n_0_[1] ),
        .O(\write[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h101CD3DF)) 
    \write[1]_i_3__0 
       (.I0(full[2]),
        .I1(\write_reg_n_0_[0] ),
        .I2(\write_reg_n_0_[1] ),
        .I3(full[1]),
        .I4(full[0]),
        .O(\write[1]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[0] 
       (.C(clk),
        .CE(write0),
        .D(\write[0]_i_1__0_n_0 ),
        .Q(\write_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[1] 
       (.C(clk),
        .CE(write0),
        .D(\write[1]_i_2__0_n_0 ),
        .Q(\write_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PE_wrapper_EB_DEC
   (\full_reg[1] ,
    S_data_out_fb_reg,
    \S_data_out_y_orig_reg[0] ,
    \S_data_out_y_orig_reg[1] ,
    \S_data_out_y_orig_reg[2] ,
    \S_data_out_y_orig_reg[3] ,
    \S_data_out_y_orig_reg[4] ,
    \S_data_out_y_orig_reg[5] ,
    \S_data_out_y_orig_reg[6] ,
    \S_data_out_y_orig_reg[7] ,
    \S_data_out_x_orig_reg[0] ,
    \S_data_out_x_orig_reg[1] ,
    \S_data_out_x_orig_reg[2] ,
    \S_data_out_x_orig_reg[3] ,
    \S_data_out_x_orig_reg[4] ,
    \S_data_out_x_orig_reg[5] ,
    \S_data_out_x_orig_reg[6] ,
    \S_data_out_x_orig_reg[7] ,
    \S_data_out_frame_reg[0] ,
    \S_data_out_frame_reg[1] ,
    \S_data_out_frame_reg[2] ,
    \S_data_out_frame_reg[3] ,
    \S_data_out_frame_reg[4] ,
    \S_data_out_frame_reg[5] ,
    \S_data_out_frame_reg[6] ,
    \S_data_out_frame_reg[7] ,
    \S_data_out_step_reg[0] ,
    \S_data_out_step_reg[1] ,
    \S_data_out_step_reg[2] ,
    \S_data_out_step_reg[3] ,
    \S_data_out_step_reg[4] ,
    \S_data_out_y_dest_reg[0] ,
    \S_data_out_y_dest_reg[1] ,
    \S_data_out_y_dest_reg[2] ,
    \S_data_out_y_dest_reg[3] ,
    \S_data_out_y_dest_reg[4] ,
    \S_data_out_y_dest_reg[5] ,
    \S_data_out_y_dest_reg[6] ,
    \S_data_out_y_dest_reg[7] ,
    \S_data_out_x_dest_reg[0] ,
    \S_data_out_x_dest_reg[1] ,
    \S_data_out_x_dest_reg[2] ,
    \S_data_out_x_dest_reg[3] ,
    \S_data_out_x_dest_reg[4] ,
    \S_data_out_x_dest_reg[5] ,
    \S_data_out_x_dest_reg[6] ,
    \S_data_out_x_dest_reg[7] ,
    \S_data_out_pixel_reg[0] ,
    \S_data_out_pixel_reg[1] ,
    \S_data_out_pixel_reg[2] ,
    \S_data_out_pixel_reg[3] ,
    \S_data_out_pixel_reg[4] ,
    \S_data_out_pixel_reg[5] ,
    \S_data_out_pixel_reg[6] ,
    \S_data_out_pixel_reg[7] ,
    \S_data_out_pixel_reg[8] ,
    \S_data_out_pixel_reg[9] ,
    \S_data_out_pixel_reg[10] ,
    \S_data_out_pixel_reg[11] ,
    \S_data_out_pixel_reg[12] ,
    \S_data_out_pixel_reg[13] ,
    \S_data_out_pixel_reg[14] ,
    \S_data_out_pixel_reg[15] ,
    S_stall_out_EB_reg,
    PE_stall_out_EB_reg,
    \buffer_direction[1]_in_ack ,
    \PE_out_direction_reg[5] ,
    D,
    reset_riscv,
    Q,
    i_PE_fb_reg,
    w_S_in_fb,
    \i_E_pixel_reg[15] ,
    \arb[0]_channel ,
    \i_E_y_orig_reg[0] ,
    P_S_data_out_y_orig,
    \i_E_y_orig_reg[1] ,
    \i_E_y_orig_reg[2] ,
    \i_E_y_orig_reg[3] ,
    \i_E_y_orig_reg[4] ,
    \i_E_y_orig_reg[5] ,
    \i_E_y_orig_reg[6] ,
    \i_E_y_orig_reg[7] ,
    \i_E_x_orig_reg[0] ,
    P_S_data_out_x_orig,
    \i_E_x_orig_reg[1] ,
    \i_E_x_orig_reg[2] ,
    \i_E_x_orig_reg[3] ,
    \i_E_x_orig_reg[4] ,
    \i_E_x_orig_reg[5] ,
    \i_E_x_orig_reg[6] ,
    \i_E_x_orig_reg[7] ,
    \i_E_frame_reg[0] ,
    P_S_data_out_frame,
    \i_E_frame_reg[1] ,
    \i_E_frame_reg[2] ,
    \i_E_frame_reg[3] ,
    \i_E_frame_reg[4] ,
    \i_E_frame_reg[5] ,
    \i_E_frame_reg[6] ,
    \i_E_frame_reg[7] ,
    \i_E_step_reg[0] ,
    P_S_data_out_step,
    \i_E_step_reg[1] ,
    \i_E_step_reg[2] ,
    \i_E_step_reg[3] ,
    \i_E_step_reg[4] ,
    \i_E_y_dest_reg[0] ,
    P_S_data_out_y_dest,
    \i_E_y_dest_reg[1] ,
    \i_E_y_dest_reg[2] ,
    \i_E_y_dest_reg[3] ,
    \i_E_y_dest_reg[4] ,
    \i_E_y_dest_reg[5] ,
    \i_E_y_dest_reg[6] ,
    \i_E_y_dest_reg[7] ,
    \i_E_x_dest_reg[0] ,
    P_S_data_out_x_dest,
    \i_E_x_dest_reg[1] ,
    \i_E_x_dest_reg[2] ,
    \i_E_x_dest_reg[3] ,
    \i_E_x_dest_reg[4] ,
    \i_E_x_dest_reg[5] ,
    \i_E_x_dest_reg[6] ,
    \i_E_x_dest_reg[7] ,
    \i_E_pixel_reg[0] ,
    P_S_data_out_pixel,
    \i_E_pixel_reg[1] ,
    \i_E_pixel_reg[2] ,
    \i_E_pixel_reg[3] ,
    \i_E_pixel_reg[4] ,
    \i_E_pixel_reg[5] ,
    \i_E_pixel_reg[6] ,
    \i_E_pixel_reg[7] ,
    \i_E_pixel_reg[8] ,
    \i_E_pixel_reg[9] ,
    \i_E_pixel_reg[10] ,
    \i_E_pixel_reg[11] ,
    \i_E_pixel_reg[12] ,
    \i_E_pixel_reg[13] ,
    \i_E_pixel_reg[14] ,
    \i_E_pixel_reg[15]_0 ,
    w_S_stall_out_EB,
    w_S_stall_out_DEC,
    \buffer_direction[4]_in_ack ,
    \buffer_direction[2]_in_ack ,
    \buffer_direction[5]_in_ack ,
    \buffer_direction[3]_in_ack ,
    PM_SET_ultimo_i_5,
    clk,
    SR,
    w_PE_stall_in_DEC);
  output \full_reg[1] ;
  output S_data_out_fb_reg;
  output \S_data_out_y_orig_reg[0] ;
  output \S_data_out_y_orig_reg[1] ;
  output \S_data_out_y_orig_reg[2] ;
  output \S_data_out_y_orig_reg[3] ;
  output \S_data_out_y_orig_reg[4] ;
  output \S_data_out_y_orig_reg[5] ;
  output \S_data_out_y_orig_reg[6] ;
  output \S_data_out_y_orig_reg[7] ;
  output \S_data_out_x_orig_reg[0] ;
  output \S_data_out_x_orig_reg[1] ;
  output \S_data_out_x_orig_reg[2] ;
  output \S_data_out_x_orig_reg[3] ;
  output \S_data_out_x_orig_reg[4] ;
  output \S_data_out_x_orig_reg[5] ;
  output \S_data_out_x_orig_reg[6] ;
  output \S_data_out_x_orig_reg[7] ;
  output \S_data_out_frame_reg[0] ;
  output \S_data_out_frame_reg[1] ;
  output \S_data_out_frame_reg[2] ;
  output \S_data_out_frame_reg[3] ;
  output \S_data_out_frame_reg[4] ;
  output \S_data_out_frame_reg[5] ;
  output \S_data_out_frame_reg[6] ;
  output \S_data_out_frame_reg[7] ;
  output \S_data_out_step_reg[0] ;
  output \S_data_out_step_reg[1] ;
  output \S_data_out_step_reg[2] ;
  output \S_data_out_step_reg[3] ;
  output \S_data_out_step_reg[4] ;
  output \S_data_out_y_dest_reg[0] ;
  output \S_data_out_y_dest_reg[1] ;
  output \S_data_out_y_dest_reg[2] ;
  output \S_data_out_y_dest_reg[3] ;
  output \S_data_out_y_dest_reg[4] ;
  output \S_data_out_y_dest_reg[5] ;
  output \S_data_out_y_dest_reg[6] ;
  output \S_data_out_y_dest_reg[7] ;
  output \S_data_out_x_dest_reg[0] ;
  output \S_data_out_x_dest_reg[1] ;
  output \S_data_out_x_dest_reg[2] ;
  output \S_data_out_x_dest_reg[3] ;
  output \S_data_out_x_dest_reg[4] ;
  output \S_data_out_x_dest_reg[5] ;
  output \S_data_out_x_dest_reg[6] ;
  output \S_data_out_x_dest_reg[7] ;
  output \S_data_out_pixel_reg[0] ;
  output \S_data_out_pixel_reg[1] ;
  output \S_data_out_pixel_reg[2] ;
  output \S_data_out_pixel_reg[3] ;
  output \S_data_out_pixel_reg[4] ;
  output \S_data_out_pixel_reg[5] ;
  output \S_data_out_pixel_reg[6] ;
  output \S_data_out_pixel_reg[7] ;
  output \S_data_out_pixel_reg[8] ;
  output \S_data_out_pixel_reg[9] ;
  output \S_data_out_pixel_reg[10] ;
  output \S_data_out_pixel_reg[11] ;
  output \S_data_out_pixel_reg[12] ;
  output \S_data_out_pixel_reg[13] ;
  output \S_data_out_pixel_reg[14] ;
  output \S_data_out_pixel_reg[15] ;
  output S_stall_out_EB_reg;
  output PE_stall_out_EB_reg;
  output \buffer_direction[1]_in_ack ;
  output [4:0]\PE_out_direction_reg[5] ;
  output [0:0]D;
  input reset_riscv;
  input [62:0]Q;
  input i_PE_fb_reg;
  input w_S_in_fb;
  input \i_E_pixel_reg[15] ;
  input [0:0]\arb[0]_channel ;
  input \i_E_y_orig_reg[0] ;
  input [7:0]P_S_data_out_y_orig;
  input \i_E_y_orig_reg[1] ;
  input \i_E_y_orig_reg[2] ;
  input \i_E_y_orig_reg[3] ;
  input \i_E_y_orig_reg[4] ;
  input \i_E_y_orig_reg[5] ;
  input \i_E_y_orig_reg[6] ;
  input \i_E_y_orig_reg[7] ;
  input \i_E_x_orig_reg[0] ;
  input [7:0]P_S_data_out_x_orig;
  input \i_E_x_orig_reg[1] ;
  input \i_E_x_orig_reg[2] ;
  input \i_E_x_orig_reg[3] ;
  input \i_E_x_orig_reg[4] ;
  input \i_E_x_orig_reg[5] ;
  input \i_E_x_orig_reg[6] ;
  input \i_E_x_orig_reg[7] ;
  input \i_E_frame_reg[0] ;
  input [7:0]P_S_data_out_frame;
  input \i_E_frame_reg[1] ;
  input \i_E_frame_reg[2] ;
  input \i_E_frame_reg[3] ;
  input \i_E_frame_reg[4] ;
  input \i_E_frame_reg[5] ;
  input \i_E_frame_reg[6] ;
  input \i_E_frame_reg[7] ;
  input \i_E_step_reg[0] ;
  input [4:0]P_S_data_out_step;
  input \i_E_step_reg[1] ;
  input \i_E_step_reg[2] ;
  input \i_E_step_reg[3] ;
  input \i_E_step_reg[4] ;
  input \i_E_y_dest_reg[0] ;
  input [7:0]P_S_data_out_y_dest;
  input \i_E_y_dest_reg[1] ;
  input \i_E_y_dest_reg[2] ;
  input \i_E_y_dest_reg[3] ;
  input \i_E_y_dest_reg[4] ;
  input \i_E_y_dest_reg[5] ;
  input \i_E_y_dest_reg[6] ;
  input \i_E_y_dest_reg[7] ;
  input \i_E_x_dest_reg[0] ;
  input [7:0]P_S_data_out_x_dest;
  input \i_E_x_dest_reg[1] ;
  input \i_E_x_dest_reg[2] ;
  input \i_E_x_dest_reg[3] ;
  input \i_E_x_dest_reg[4] ;
  input \i_E_x_dest_reg[5] ;
  input \i_E_x_dest_reg[6] ;
  input \i_E_x_dest_reg[7] ;
  input \i_E_pixel_reg[0] ;
  input [15:0]P_S_data_out_pixel;
  input \i_E_pixel_reg[1] ;
  input \i_E_pixel_reg[2] ;
  input \i_E_pixel_reg[3] ;
  input \i_E_pixel_reg[4] ;
  input \i_E_pixel_reg[5] ;
  input \i_E_pixel_reg[6] ;
  input \i_E_pixel_reg[7] ;
  input \i_E_pixel_reg[8] ;
  input \i_E_pixel_reg[9] ;
  input \i_E_pixel_reg[10] ;
  input \i_E_pixel_reg[11] ;
  input \i_E_pixel_reg[12] ;
  input \i_E_pixel_reg[13] ;
  input \i_E_pixel_reg[14] ;
  input \i_E_pixel_reg[15]_0 ;
  input w_S_stall_out_EB;
  input w_S_stall_out_DEC;
  input \buffer_direction[4]_in_ack ;
  input \buffer_direction[2]_in_ack ;
  input \buffer_direction[5]_in_ack ;
  input \buffer_direction[3]_in_ack ;
  input PM_SET_ultimo_i_5;
  input clk;
  input [0:0]SR;
  input w_PE_stall_in_DEC;

  wire [0:0]D;
  wire Inst_dec_n_0;
  wire Inst_dec_n_2;
  wire Inst_dec_n_3;
  wire Inst_dec_n_4;
  wire Inst_dec_n_6;
  wire Inst_elastic_buffer_n_66;
  wire Inst_elastic_buffer_n_67;
  wire Inst_elastic_buffer_n_68;
  wire Inst_elastic_buffer_n_69;
  wire Inst_elastic_buffer_n_70;
  wire Inst_elastic_buffer_n_71;
  wire Inst_elastic_buffer_n_72;
  wire Inst_elastic_buffer_n_73;
  wire [4:0]\PE_out_direction_reg[5] ;
  wire PE_stall_out_EB_reg;
  wire PM_SET_ultimo_i_5;
  wire [7:0]P_S_data_out_frame;
  wire [15:0]P_S_data_out_pixel;
  wire [4:0]P_S_data_out_step;
  wire [7:0]P_S_data_out_x_dest;
  wire [7:0]P_S_data_out_x_orig;
  wire [7:0]P_S_data_out_y_dest;
  wire [7:0]P_S_data_out_y_orig;
  wire [62:0]Q;
  wire [0:0]SR;
  wire S_data_out_fb_reg;
  wire \S_data_out_frame_reg[0] ;
  wire \S_data_out_frame_reg[1] ;
  wire \S_data_out_frame_reg[2] ;
  wire \S_data_out_frame_reg[3] ;
  wire \S_data_out_frame_reg[4] ;
  wire \S_data_out_frame_reg[5] ;
  wire \S_data_out_frame_reg[6] ;
  wire \S_data_out_frame_reg[7] ;
  wire \S_data_out_pixel_reg[0] ;
  wire \S_data_out_pixel_reg[10] ;
  wire \S_data_out_pixel_reg[11] ;
  wire \S_data_out_pixel_reg[12] ;
  wire \S_data_out_pixel_reg[13] ;
  wire \S_data_out_pixel_reg[14] ;
  wire \S_data_out_pixel_reg[15] ;
  wire \S_data_out_pixel_reg[1] ;
  wire \S_data_out_pixel_reg[2] ;
  wire \S_data_out_pixel_reg[3] ;
  wire \S_data_out_pixel_reg[4] ;
  wire \S_data_out_pixel_reg[5] ;
  wire \S_data_out_pixel_reg[6] ;
  wire \S_data_out_pixel_reg[7] ;
  wire \S_data_out_pixel_reg[8] ;
  wire \S_data_out_pixel_reg[9] ;
  wire \S_data_out_step_reg[0] ;
  wire \S_data_out_step_reg[1] ;
  wire \S_data_out_step_reg[2] ;
  wire \S_data_out_step_reg[3] ;
  wire \S_data_out_step_reg[4] ;
  wire \S_data_out_x_dest_reg[0] ;
  wire \S_data_out_x_dest_reg[1] ;
  wire \S_data_out_x_dest_reg[2] ;
  wire \S_data_out_x_dest_reg[3] ;
  wire \S_data_out_x_dest_reg[4] ;
  wire \S_data_out_x_dest_reg[5] ;
  wire \S_data_out_x_dest_reg[6] ;
  wire \S_data_out_x_dest_reg[7] ;
  wire \S_data_out_x_orig_reg[0] ;
  wire \S_data_out_x_orig_reg[1] ;
  wire \S_data_out_x_orig_reg[2] ;
  wire \S_data_out_x_orig_reg[3] ;
  wire \S_data_out_x_orig_reg[4] ;
  wire \S_data_out_x_orig_reg[5] ;
  wire \S_data_out_x_orig_reg[6] ;
  wire \S_data_out_x_orig_reg[7] ;
  wire \S_data_out_y_dest_reg[0] ;
  wire \S_data_out_y_dest_reg[1] ;
  wire \S_data_out_y_dest_reg[2] ;
  wire \S_data_out_y_dest_reg[3] ;
  wire \S_data_out_y_dest_reg[4] ;
  wire \S_data_out_y_dest_reg[5] ;
  wire \S_data_out_y_dest_reg[6] ;
  wire \S_data_out_y_dest_reg[7] ;
  wire \S_data_out_y_orig_reg[0] ;
  wire \S_data_out_y_orig_reg[1] ;
  wire \S_data_out_y_orig_reg[2] ;
  wire \S_data_out_y_orig_reg[3] ;
  wire \S_data_out_y_orig_reg[4] ;
  wire \S_data_out_y_orig_reg[5] ;
  wire \S_data_out_y_orig_reg[6] ;
  wire \S_data_out_y_orig_reg[7] ;
  wire S_stall_out_EB_reg;
  wire [0:0]\arb[0]_channel ;
  wire \buffer_direction[1]_in_ack ;
  wire \buffer_direction[2]_in_ack ;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[4]_in_ack ;
  wire \buffer_direction[5]_in_ack ;
  wire clk;
  wire \full_reg[1] ;
  wire \i_E_frame_reg[0] ;
  wire \i_E_frame_reg[1] ;
  wire \i_E_frame_reg[2] ;
  wire \i_E_frame_reg[3] ;
  wire \i_E_frame_reg[4] ;
  wire \i_E_frame_reg[5] ;
  wire \i_E_frame_reg[6] ;
  wire \i_E_frame_reg[7] ;
  wire \i_E_pixel_reg[0] ;
  wire \i_E_pixel_reg[10] ;
  wire \i_E_pixel_reg[11] ;
  wire \i_E_pixel_reg[12] ;
  wire \i_E_pixel_reg[13] ;
  wire \i_E_pixel_reg[14] ;
  wire \i_E_pixel_reg[15] ;
  wire \i_E_pixel_reg[15]_0 ;
  wire \i_E_pixel_reg[1] ;
  wire \i_E_pixel_reg[2] ;
  wire \i_E_pixel_reg[3] ;
  wire \i_E_pixel_reg[4] ;
  wire \i_E_pixel_reg[5] ;
  wire \i_E_pixel_reg[6] ;
  wire \i_E_pixel_reg[7] ;
  wire \i_E_pixel_reg[8] ;
  wire \i_E_pixel_reg[9] ;
  wire \i_E_step_reg[0] ;
  wire \i_E_step_reg[1] ;
  wire \i_E_step_reg[2] ;
  wire \i_E_step_reg[3] ;
  wire \i_E_step_reg[4] ;
  wire \i_E_x_dest_reg[0] ;
  wire \i_E_x_dest_reg[1] ;
  wire \i_E_x_dest_reg[2] ;
  wire \i_E_x_dest_reg[3] ;
  wire \i_E_x_dest_reg[4] ;
  wire \i_E_x_dest_reg[5] ;
  wire \i_E_x_dest_reg[6] ;
  wire \i_E_x_dest_reg[7] ;
  wire \i_E_x_orig_reg[0] ;
  wire \i_E_x_orig_reg[1] ;
  wire \i_E_x_orig_reg[2] ;
  wire \i_E_x_orig_reg[3] ;
  wire \i_E_x_orig_reg[4] ;
  wire \i_E_x_orig_reg[5] ;
  wire \i_E_x_orig_reg[6] ;
  wire \i_E_x_orig_reg[7] ;
  wire \i_E_y_dest_reg[0] ;
  wire \i_E_y_dest_reg[1] ;
  wire \i_E_y_dest_reg[2] ;
  wire \i_E_y_dest_reg[3] ;
  wire \i_E_y_dest_reg[4] ;
  wire \i_E_y_dest_reg[5] ;
  wire \i_E_y_dest_reg[6] ;
  wire \i_E_y_dest_reg[7] ;
  wire \i_E_y_orig_reg[0] ;
  wire \i_E_y_orig_reg[1] ;
  wire \i_E_y_orig_reg[2] ;
  wire \i_E_y_orig_reg[3] ;
  wire \i_E_y_orig_reg[4] ;
  wire \i_E_y_orig_reg[5] ;
  wire \i_E_y_orig_reg[6] ;
  wire \i_E_y_orig_reg[7] ;
  wire i_PE_fb;
  wire i_PE_fb_reg;
  wire [7:0]i_PE_frame;
  wire [15:0]i_PE_pixel;
  wire [4:0]i_PE_step;
  wire [7:0]i_PE_x_dest;
  wire [7:0]i_PE_x_orig;
  wire [7:0]i_PE_y_dest;
  wire [7:0]i_PE_y_orig;
  wire reset_riscv;
  wire s_PE_ack;
  wire s_PE_req;
  wire w_PE_out_new_EB_DEC;
  wire w_PE_ready_DEC_EB;
  wire w_PE_stall_in_DEC;
  wire w_PE_stall_out_EB;
  wire w_S_in_fb;
  wire w_S_stall_out_DEC;
  wire w_S_stall_out_EB;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PE_dec Inst_dec
       (.D({Inst_elastic_buffer_n_67,Inst_elastic_buffer_n_68,Inst_elastic_buffer_n_69,Inst_elastic_buffer_n_70,Inst_elastic_buffer_n_71}),
        .E(Inst_elastic_buffer_n_66),
        .NE_reg_0(Inst_dec_n_2),
        .NE_reg_1(Inst_elastic_buffer_n_72),
        .\PE_out_direction_reg[5]_0 (\PE_out_direction_reg[5] ),
        .PE_stall_out_DEC_reg_0(Inst_dec_n_6),
        .PE_stall_out_EB_reg(PE_stall_out_EB_reg),
        .PM_SET_ultimo_i_5(PM_SET_ultimo_i_5),
        .PM_SET_ultimo_i_5_0(\full_reg[1] ),
        .SE_reg_0(Inst_dec_n_3),
        .SE_reg_1(Inst_elastic_buffer_n_73),
        .SR(SR),
        .S_stall_out_EB_reg(S_stall_out_EB_reg),
        .\arb[0]_channel (\arb[0]_channel ),
        .\buffer_direction[1]_in_ack (\buffer_direction[1]_in_ack ),
        .\buffer_direction[2]_in_ack (\buffer_direction[2]_in_ack ),
        .\buffer_direction[3]_in_ack (\buffer_direction[3]_in_ack ),
        .\buffer_direction[4]_in_ack (\buffer_direction[4]_in_ack ),
        .\buffer_direction[5]_in_ack (\buffer_direction[5]_in_ack ),
        .clk(clk),
        .i_N_req_i_2(\i_E_pixel_reg[15] ),
        .reset_riscv(reset_riscv),
        .state_reg_0(Inst_dec_n_0),
        .state_reg_1(Inst_dec_n_4),
        .w_PE_out_new_EB_DEC(w_PE_out_new_EB_DEC),
        .w_PE_ready_DEC_EB(w_PE_ready_DEC_EB),
        .w_PE_stall_in_DEC(w_PE_stall_in_DEC),
        .w_PE_stall_out_EB(w_PE_stall_out_EB),
        .w_S_stall_out_DEC(w_S_stall_out_DEC),
        .w_S_stall_out_EB(w_S_stall_out_EB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PE_elastic_buffer Inst_elastic_buffer
       (.D({Inst_elastic_buffer_n_67,Inst_elastic_buffer_n_68,Inst_elastic_buffer_n_69,Inst_elastic_buffer_n_70,Inst_elastic_buffer_n_71}),
        .E(Inst_elastic_buffer_n_66),
        .NE_reg(Inst_dec_n_2),
        .NE_reg_0(Inst_dec_n_4),
        .\PE_data_img_height_reg[2][7]_0 (i_PE_y_dest),
        .\PE_data_img_width_reg[2][7]_0 (i_PE_x_dest),
        .\PE_data_n_frames_reg[2][7]_0 (i_PE_frame),
        .\PE_data_n_steps_reg[2][4]_0 (i_PE_step),
        .PE_data_out_fb_reg_0(Inst_elastic_buffer_n_72),
        .\PE_data_pix_depth_reg[2][15]_0 (i_PE_pixel),
        .\PE_data_x_orig_reg[2][7]_0 (i_PE_x_orig),
        .\PE_out_direction_reg[5] (Inst_dec_n_0),
        .P_S_data_out_frame(P_S_data_out_frame),
        .P_S_data_out_pixel(P_S_data_out_pixel),
        .P_S_data_out_step(P_S_data_out_step),
        .P_S_data_out_x_dest(P_S_data_out_x_dest),
        .P_S_data_out_x_orig(P_S_data_out_x_orig),
        .P_S_data_out_y_dest(P_S_data_out_y_dest),
        .P_S_data_out_y_orig(P_S_data_out_y_orig),
        .Q(i_PE_y_orig),
        .SE_reg(Inst_elastic_buffer_n_73),
        .SE_reg_0(Inst_dec_n_3),
        .SR(SR),
        .S_data_out_fb_reg(S_data_out_fb_reg),
        .\S_data_out_frame_reg[0] (\S_data_out_frame_reg[0] ),
        .\S_data_out_frame_reg[1] (\S_data_out_frame_reg[1] ),
        .\S_data_out_frame_reg[2] (\S_data_out_frame_reg[2] ),
        .\S_data_out_frame_reg[3] (\S_data_out_frame_reg[3] ),
        .\S_data_out_frame_reg[4] (\S_data_out_frame_reg[4] ),
        .\S_data_out_frame_reg[5] (\S_data_out_frame_reg[5] ),
        .\S_data_out_frame_reg[6] (\S_data_out_frame_reg[6] ),
        .\S_data_out_frame_reg[7] (\S_data_out_frame_reg[7] ),
        .\S_data_out_pixel_reg[0] (\S_data_out_pixel_reg[0] ),
        .\S_data_out_pixel_reg[10] (\S_data_out_pixel_reg[10] ),
        .\S_data_out_pixel_reg[11] (\S_data_out_pixel_reg[11] ),
        .\S_data_out_pixel_reg[12] (\S_data_out_pixel_reg[12] ),
        .\S_data_out_pixel_reg[13] (\S_data_out_pixel_reg[13] ),
        .\S_data_out_pixel_reg[14] (\S_data_out_pixel_reg[14] ),
        .\S_data_out_pixel_reg[15] (\S_data_out_pixel_reg[15] ),
        .\S_data_out_pixel_reg[1] (\S_data_out_pixel_reg[1] ),
        .\S_data_out_pixel_reg[2] (\S_data_out_pixel_reg[2] ),
        .\S_data_out_pixel_reg[3] (\S_data_out_pixel_reg[3] ),
        .\S_data_out_pixel_reg[4] (\S_data_out_pixel_reg[4] ),
        .\S_data_out_pixel_reg[5] (\S_data_out_pixel_reg[5] ),
        .\S_data_out_pixel_reg[6] (\S_data_out_pixel_reg[6] ),
        .\S_data_out_pixel_reg[7] (\S_data_out_pixel_reg[7] ),
        .\S_data_out_pixel_reg[8] (\S_data_out_pixel_reg[8] ),
        .\S_data_out_pixel_reg[9] (\S_data_out_pixel_reg[9] ),
        .\S_data_out_step_reg[0] (\S_data_out_step_reg[0] ),
        .\S_data_out_step_reg[1] (\S_data_out_step_reg[1] ),
        .\S_data_out_step_reg[2] (\S_data_out_step_reg[2] ),
        .\S_data_out_step_reg[3] (\S_data_out_step_reg[3] ),
        .\S_data_out_step_reg[4] (\S_data_out_step_reg[4] ),
        .\S_data_out_x_dest_reg[0] (\S_data_out_x_dest_reg[0] ),
        .\S_data_out_x_dest_reg[1] (\S_data_out_x_dest_reg[1] ),
        .\S_data_out_x_dest_reg[2] (\S_data_out_x_dest_reg[2] ),
        .\S_data_out_x_dest_reg[3] (\S_data_out_x_dest_reg[3] ),
        .\S_data_out_x_dest_reg[4] (\S_data_out_x_dest_reg[4] ),
        .\S_data_out_x_dest_reg[5] (\S_data_out_x_dest_reg[5] ),
        .\S_data_out_x_dest_reg[6] (\S_data_out_x_dest_reg[6] ),
        .\S_data_out_x_dest_reg[7] (\S_data_out_x_dest_reg[7] ),
        .\S_data_out_x_orig_reg[0] (\S_data_out_x_orig_reg[0] ),
        .\S_data_out_x_orig_reg[1] (\S_data_out_x_orig_reg[1] ),
        .\S_data_out_x_orig_reg[2] (\S_data_out_x_orig_reg[2] ),
        .\S_data_out_x_orig_reg[3] (\S_data_out_x_orig_reg[3] ),
        .\S_data_out_x_orig_reg[4] (\S_data_out_x_orig_reg[4] ),
        .\S_data_out_x_orig_reg[5] (\S_data_out_x_orig_reg[5] ),
        .\S_data_out_x_orig_reg[6] (\S_data_out_x_orig_reg[6] ),
        .\S_data_out_x_orig_reg[7] (\S_data_out_x_orig_reg[7] ),
        .\S_data_out_y_dest_reg[0] (\S_data_out_y_dest_reg[0] ),
        .\S_data_out_y_dest_reg[1] (\S_data_out_y_dest_reg[1] ),
        .\S_data_out_y_dest_reg[2] (\S_data_out_y_dest_reg[2] ),
        .\S_data_out_y_dest_reg[3] (\S_data_out_y_dest_reg[3] ),
        .\S_data_out_y_dest_reg[4] (\S_data_out_y_dest_reg[4] ),
        .\S_data_out_y_dest_reg[5] (\S_data_out_y_dest_reg[5] ),
        .\S_data_out_y_dest_reg[6] (\S_data_out_y_dest_reg[6] ),
        .\S_data_out_y_dest_reg[7] (\S_data_out_y_dest_reg[7] ),
        .\S_data_out_y_orig_reg[0] (\S_data_out_y_orig_reg[0] ),
        .\S_data_out_y_orig_reg[1] (\S_data_out_y_orig_reg[1] ),
        .\S_data_out_y_orig_reg[2] (\S_data_out_y_orig_reg[2] ),
        .\S_data_out_y_orig_reg[3] (\S_data_out_y_orig_reg[3] ),
        .\S_data_out_y_orig_reg[4] (\S_data_out_y_orig_reg[4] ),
        .\S_data_out_y_orig_reg[5] (\S_data_out_y_orig_reg[5] ),
        .\S_data_out_y_orig_reg[6] (\S_data_out_y_orig_reg[6] ),
        .\S_data_out_y_orig_reg[7] (\S_data_out_y_orig_reg[7] ),
        .\arb[0]_channel (\arb[0]_channel ),
        .clk(clk),
        .\full_reg[1]_0 (\full_reg[1] ),
        .\i_E_frame_reg[0] (\i_E_frame_reg[0] ),
        .\i_E_frame_reg[1] (\i_E_frame_reg[1] ),
        .\i_E_frame_reg[2] (\i_E_frame_reg[2] ),
        .\i_E_frame_reg[3] (\i_E_frame_reg[3] ),
        .\i_E_frame_reg[4] (\i_E_frame_reg[4] ),
        .\i_E_frame_reg[5] (\i_E_frame_reg[5] ),
        .\i_E_frame_reg[6] (\i_E_frame_reg[6] ),
        .\i_E_frame_reg[7] (\i_E_frame_reg[7] ),
        .\i_E_pixel_reg[0] (\i_E_pixel_reg[0] ),
        .\i_E_pixel_reg[10] (\i_E_pixel_reg[10] ),
        .\i_E_pixel_reg[11] (\i_E_pixel_reg[11] ),
        .\i_E_pixel_reg[12] (\i_E_pixel_reg[12] ),
        .\i_E_pixel_reg[13] (\i_E_pixel_reg[13] ),
        .\i_E_pixel_reg[14] (\i_E_pixel_reg[14] ),
        .\i_E_pixel_reg[15] (\i_E_pixel_reg[15] ),
        .\i_E_pixel_reg[15]_0 (\i_E_pixel_reg[15]_0 ),
        .\i_E_pixel_reg[1] (\i_E_pixel_reg[1] ),
        .\i_E_pixel_reg[2] (\i_E_pixel_reg[2] ),
        .\i_E_pixel_reg[3] (\i_E_pixel_reg[3] ),
        .\i_E_pixel_reg[4] (\i_E_pixel_reg[4] ),
        .\i_E_pixel_reg[5] (\i_E_pixel_reg[5] ),
        .\i_E_pixel_reg[6] (\i_E_pixel_reg[6] ),
        .\i_E_pixel_reg[7] (\i_E_pixel_reg[7] ),
        .\i_E_pixel_reg[8] (\i_E_pixel_reg[8] ),
        .\i_E_pixel_reg[9] (\i_E_pixel_reg[9] ),
        .\i_E_step_reg[0] (\i_E_step_reg[0] ),
        .\i_E_step_reg[1] (\i_E_step_reg[1] ),
        .\i_E_step_reg[2] (\i_E_step_reg[2] ),
        .\i_E_step_reg[3] (\i_E_step_reg[3] ),
        .\i_E_step_reg[4] (\i_E_step_reg[4] ),
        .\i_E_x_dest_reg[0] (\i_E_x_dest_reg[0] ),
        .\i_E_x_dest_reg[1] (\i_E_x_dest_reg[1] ),
        .\i_E_x_dest_reg[2] (\i_E_x_dest_reg[2] ),
        .\i_E_x_dest_reg[3] (\i_E_x_dest_reg[3] ),
        .\i_E_x_dest_reg[4] (\i_E_x_dest_reg[4] ),
        .\i_E_x_dest_reg[5] (\i_E_x_dest_reg[5] ),
        .\i_E_x_dest_reg[6] (\i_E_x_dest_reg[6] ),
        .\i_E_x_dest_reg[7] (\i_E_x_dest_reg[7] ),
        .\i_E_x_orig_reg[0] (\i_E_x_orig_reg[0] ),
        .\i_E_x_orig_reg[1] (\i_E_x_orig_reg[1] ),
        .\i_E_x_orig_reg[2] (\i_E_x_orig_reg[2] ),
        .\i_E_x_orig_reg[3] (\i_E_x_orig_reg[3] ),
        .\i_E_x_orig_reg[4] (\i_E_x_orig_reg[4] ),
        .\i_E_x_orig_reg[5] (\i_E_x_orig_reg[5] ),
        .\i_E_x_orig_reg[6] (\i_E_x_orig_reg[6] ),
        .\i_E_x_orig_reg[7] (\i_E_x_orig_reg[7] ),
        .\i_E_y_dest_reg[0] (\i_E_y_dest_reg[0] ),
        .\i_E_y_dest_reg[1] (\i_E_y_dest_reg[1] ),
        .\i_E_y_dest_reg[2] (\i_E_y_dest_reg[2] ),
        .\i_E_y_dest_reg[3] (\i_E_y_dest_reg[3] ),
        .\i_E_y_dest_reg[4] (\i_E_y_dest_reg[4] ),
        .\i_E_y_dest_reg[5] (\i_E_y_dest_reg[5] ),
        .\i_E_y_dest_reg[6] (\i_E_y_dest_reg[6] ),
        .\i_E_y_dest_reg[7] (\i_E_y_dest_reg[7] ),
        .\i_E_y_orig_reg[0] (\i_E_y_orig_reg[0] ),
        .\i_E_y_orig_reg[1] (\i_E_y_orig_reg[1] ),
        .\i_E_y_orig_reg[2] (\i_E_y_orig_reg[2] ),
        .\i_E_y_orig_reg[3] (\i_E_y_orig_reg[3] ),
        .\i_E_y_orig_reg[4] (\i_E_y_orig_reg[4] ),
        .\i_E_y_orig_reg[5] (\i_E_y_orig_reg[5] ),
        .\i_E_y_orig_reg[6] (\i_E_y_orig_reg[6] ),
        .\i_E_y_orig_reg[7] (\i_E_y_orig_reg[7] ),
        .i_PE_fb(i_PE_fb),
        .i_PE_fb_reg(i_PE_fb_reg),
        .i_PE_fb_reg_0(Inst_dec_n_6),
        .reset_riscv(reset_riscv),
        .s_PE_ack(s_PE_ack),
        .s_PE_req(s_PE_req),
        .w_PE_out_new_EB_DEC(w_PE_out_new_EB_DEC),
        .w_PE_ready_DEC_EB(w_PE_ready_DEC_EB),
        .w_PE_stall_in_DEC(w_PE_stall_in_DEC),
        .w_PE_stall_out_EB(w_PE_stall_out_EB),
        .w_S_in_fb(w_S_in_fb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_in_PE_controller Inst_in_PE_ctrl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .i_PE_fb(i_PE_fb),
        .\i_PE_frame_reg[7]_0 (i_PE_frame),
        .\i_PE_pixel_reg[15]_0 (i_PE_pixel),
        .\i_PE_step_reg[4]_0 (i_PE_step),
        .\i_PE_x_dest_reg[7]_0 (i_PE_x_dest),
        .\i_PE_x_orig_reg[7]_0 (i_PE_x_orig),
        .\i_PE_y_dest_reg[7]_0 (i_PE_y_dest),
        .\i_PE_y_orig_reg[7]_0 (i_PE_y_orig),
        .reset_riscv(reset_riscv),
        .s_PE_ack(s_PE_ack),
        .s_PE_req(s_PE_req));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PM_dec
   (state_reg_0,
    w_PM_ready_DEC_EB,
    PM_stall_out_DEC_reg_0,
    NE_reg_0,
    SE_reg_0,
    state_reg_1,
    \PM_out_direction_reg[1]_0 ,
    \PM_out_direction_reg[2]_0 ,
    \PM_out_direction_reg[4]_0 ,
    \PM_out_direction_reg[5]_0 ,
    \PM_out_direction_reg[3]_0 ,
    clk,
    NE_reg_1,
    SE_reg_1,
    w_PM_out_new_EB_DEC,
    reset_riscv,
    \buffer_direction[1]_in_ack ,
    \i_N_pixel[15]_i_4 ,
    Q,
    \buffer_direction[2]_in_ack ,
    \i_N_pixel[15]_i_17_0 ,
    \i_N_pixel[15]_i_17_1 ,
    \i_N_pixel[15]_i_17_2 ,
    w_PM_stall_in_DEC,
    E,
    D,
    SR);
  output state_reg_0;
  output w_PM_ready_DEC_EB;
  output PM_stall_out_DEC_reg_0;
  output NE_reg_0;
  output SE_reg_0;
  output state_reg_1;
  output \PM_out_direction_reg[1]_0 ;
  output \PM_out_direction_reg[2]_0 ;
  output \PM_out_direction_reg[4]_0 ;
  output \PM_out_direction_reg[5]_0 ;
  output \PM_out_direction_reg[3]_0 ;
  input clk;
  input NE_reg_1;
  input SE_reg_1;
  input w_PM_out_new_EB_DEC;
  input reset_riscv;
  input \buffer_direction[1]_in_ack ;
  input [4:0]\i_N_pixel[15]_i_4 ;
  input [4:0]Q;
  input \buffer_direction[2]_in_ack ;
  input \i_N_pixel[15]_i_17_0 ;
  input \i_N_pixel[15]_i_17_1 ;
  input \i_N_pixel[15]_i_17_2 ;
  input w_PM_stall_in_DEC;
  input [0:0]E;
  input [4:0]D;
  input [0:0]SR;

  wire \Control_flux/buffer_direction[0]_in_ack ;
  wire [4:0]D;
  wire [0:0]E;
  wire NE_reg_0;
  wire NE_reg_1;
  wire \PM_out_direction_reg[1]_0 ;
  wire \PM_out_direction_reg[2]_0 ;
  wire \PM_out_direction_reg[3]_0 ;
  wire \PM_out_direction_reg[4]_0 ;
  wire \PM_out_direction_reg[5]_0 ;
  wire PM_ready_DEC_EB_i_1_n_0;
  wire PM_stall_out_DEC_i_1_n_0;
  wire PM_stall_out_DEC_reg_0;
  wire [4:0]Q;
  wire SE_reg_0;
  wire SE_reg_1;
  wire [0:0]SR;
  wire \buffer_direction[1]_in_ack ;
  wire \buffer_direction[2]_in_ack ;
  wire clk;
  wire \i_N_pixel[15]_i_17_0 ;
  wire \i_N_pixel[15]_i_17_1 ;
  wire \i_N_pixel[15]_i_17_2 ;
  wire [4:0]\i_N_pixel[15]_i_4 ;
  wire \i_N_pixel[15]_i_45_n_0 ;
  wire reset_riscv;
  wire state_i_1_n_0;
  wire state_reg_0;
  wire state_reg_1;
  wire [5:1]w_PM_in_direction;
  wire w_PM_out_new_EB_DEC;
  wire w_PM_ready_DEC_EB;
  wire w_PM_stall_in_DEC;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    NE_i_2
       (.I0(state_reg_0),
        .I1(w_PM_out_new_EB_DEC),
        .I2(reset_riscv),
        .O(state_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    NE_reg
       (.C(clk),
        .CE(1'b1),
        .D(NE_reg_1),
        .Q(NE_reg_0),
        .R(1'b0));
  FDCE \PM_out_direction_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[0]),
        .Q(w_PM_in_direction[1]));
  FDCE \PM_out_direction_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[1]),
        .Q(w_PM_in_direction[2]));
  FDCE \PM_out_direction_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[2]),
        .Q(w_PM_in_direction[3]));
  FDCE \PM_out_direction_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[3]),
        .Q(w_PM_in_direction[4]));
  FDCE \PM_out_direction_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[4]),
        .Q(w_PM_in_direction[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hEAEA0AAA)) 
    PM_ready_DEC_EB_i_1
       (.I0(w_PM_ready_DEC_EB),
        .I1(w_PM_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_PM_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(PM_ready_DEC_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    PM_ready_DEC_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(PM_ready_DEC_EB_i_1_n_0),
        .Q(w_PM_ready_DEC_EB),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h2A2AFAAA)) 
    PM_stall_out_DEC_i_1
       (.I0(PM_stall_out_DEC_reg_0),
        .I1(w_PM_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_PM_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(PM_stall_out_DEC_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PM_stall_out_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(PM_stall_out_DEC_i_1_n_0),
        .Q(PM_stall_out_DEC_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    SE_reg
       (.C(clk),
        .CE(1'b1),
        .D(SE_reg_1),
        .Q(SE_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    \i_N_pixel[15]_i_14 
       (.I0(\Control_flux/buffer_direction[0]_in_ack ),
        .I1(\buffer_direction[1]_in_ack ),
        .I2(w_PM_in_direction[5]),
        .I3(\i_N_pixel[15]_i_4 [4]),
        .I4(Q[4]),
        .I5(\buffer_direction[2]_in_ack ),
        .O(\PM_out_direction_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    \i_N_pixel[15]_i_17 
       (.I0(\Control_flux/buffer_direction[0]_in_ack ),
        .I1(\buffer_direction[1]_in_ack ),
        .I2(w_PM_in_direction[1]),
        .I3(\i_N_pixel[15]_i_4 [0]),
        .I4(Q[0]),
        .I5(\buffer_direction[2]_in_ack ),
        .O(\PM_out_direction_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    \i_N_pixel[15]_i_25 
       (.I0(\Control_flux/buffer_direction[0]_in_ack ),
        .I1(\buffer_direction[1]_in_ack ),
        .I2(w_PM_in_direction[4]),
        .I3(\i_N_pixel[15]_i_4 [3]),
        .I4(Q[3]),
        .I5(\buffer_direction[2]_in_ack ),
        .O(\PM_out_direction_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    \i_N_pixel[15]_i_28 
       (.I0(\Control_flux/buffer_direction[0]_in_ack ),
        .I1(\buffer_direction[1]_in_ack ),
        .I2(w_PM_in_direction[3]),
        .I3(\i_N_pixel[15]_i_4 [2]),
        .I4(Q[2]),
        .I5(\buffer_direction[2]_in_ack ),
        .O(\PM_out_direction_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h8888888880888000)) 
    \i_N_pixel[15]_i_40 
       (.I0(PM_stall_out_DEC_reg_0),
        .I1(\i_N_pixel[15]_i_17_0 ),
        .I2(\i_N_pixel[15]_i_17_1 ),
        .I3(w_PM_in_direction[5]),
        .I4(\i_N_pixel[15]_i_17_2 ),
        .I5(\i_N_pixel[15]_i_45_n_0 ),
        .O(\Control_flux/buffer_direction[0]_in_ack ));
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \i_N_pixel[15]_i_45 
       (.I0(w_PM_in_direction[1]),
        .I1(w_PM_in_direction[4]),
        .I2(w_PM_in_direction[5]),
        .I3(w_PM_in_direction[2]),
        .I4(w_PM_in_direction[3]),
        .O(\i_N_pixel[15]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    \i_S_pixel[15]_i_5 
       (.I0(\Control_flux/buffer_direction[0]_in_ack ),
        .I1(\buffer_direction[1]_in_ack ),
        .I2(w_PM_in_direction[2]),
        .I3(\i_N_pixel[15]_i_4 [1]),
        .I4(Q[1]),
        .I5(\buffer_direction[2]_in_ack ),
        .O(\PM_out_direction_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    state_i_1
       (.I0(reset_riscv),
        .I1(w_PM_stall_in_DEC),
        .I2(state_reg_0),
        .I3(w_PM_out_new_EB_DEC),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PM_elastic_buffer
   (PM_data_out_fb_reg_0,
    w_PM_out_new_EB_DEC,
    PM_stall_out_EB_reg_0,
    s_PM_ack,
    \full_reg[1]_0 ,
    PM_stall_out_EB_reg_1,
    E,
    D,
    \PM_data_out_x_orig_reg[7]_0 ,
    \PM_data_out_y_orig_reg[7]_0 ,
    \PM_data_out_x_dest_reg[7]_0 ,
    \PM_data_out_y_dest_reg[7]_0 ,
    PM_data_out_fb_reg_1,
    SE_reg,
    \PM_data_out_pixel_reg[15]_0 ,
    \PM_data_out_step_reg[4]_0 ,
    \PM_data_out_frame_reg[7]_0 ,
    clk,
    SR,
    s_PM_req,
    \arb[0]_channel ,
    w_PM_stall_out_DEC,
    PM_SET_ultimo_reg,
    w_PM_stall_in_DEC,
    reset_riscv,
    \PM_out_direction_reg[5] ,
    SE_reg_0,
    NE_reg,
    w_PM_ready_DEC_EB,
    NE_reg_0,
    Q,
    \PM_data_x_orig_reg[2][7]_0 ,
    \PM_data_img_height_reg[2][7]_0 ,
    \PM_data_img_width_reg[2][7]_0 ,
    \PM_data_pix_depth_reg[2][15]_0 ,
    \PM_data_n_steps_reg[2][4]_0 ,
    \PM_data_n_frames_reg[2][7]_0 ,
    i_PM_fb);
  output PM_data_out_fb_reg_0;
  output w_PM_out_new_EB_DEC;
  output PM_stall_out_EB_reg_0;
  output s_PM_ack;
  output \full_reg[1]_0 ;
  output PM_stall_out_EB_reg_1;
  output [0:0]E;
  output [4:0]D;
  output [7:0]\PM_data_out_x_orig_reg[7]_0 ;
  output [7:0]\PM_data_out_y_orig_reg[7]_0 ;
  output [7:0]\PM_data_out_x_dest_reg[7]_0 ;
  output [7:0]\PM_data_out_y_dest_reg[7]_0 ;
  output PM_data_out_fb_reg_1;
  output SE_reg;
  output [15:0]\PM_data_out_pixel_reg[15]_0 ;
  output [4:0]\PM_data_out_step_reg[4]_0 ;
  output [7:0]\PM_data_out_frame_reg[7]_0 ;
  input clk;
  input [0:0]SR;
  input s_PM_req;
  input [0:0]\arb[0]_channel ;
  input w_PM_stall_out_DEC;
  input PM_SET_ultimo_reg;
  input w_PM_stall_in_DEC;
  input reset_riscv;
  input \PM_out_direction_reg[5] ;
  input SE_reg_0;
  input NE_reg;
  input w_PM_ready_DEC_EB;
  input NE_reg_0;
  input [7:0]Q;
  input [7:0]\PM_data_x_orig_reg[2][7]_0 ;
  input [7:0]\PM_data_img_height_reg[2][7]_0 ;
  input [7:0]\PM_data_img_width_reg[2][7]_0 ;
  input [15:0]\PM_data_pix_depth_reg[2][15]_0 ;
  input [4:0]\PM_data_n_steps_reg[2][4]_0 ;
  input [7:0]\PM_data_n_frames_reg[2][7]_0 ;
  input i_PM_fb;

  wire [4:0]D;
  wire [0:0]E;
  wire NE_i_3_n_0;
  wire NE_reg;
  wire NE_reg_0;
  wire PM_SET_ultimo_reg;
  wire PM_ack_i_1_n_0;
  wire \PM_data_fb[0]_i_1_n_0 ;
  wire \PM_data_fb[1]_i_1_n_0 ;
  wire \PM_data_fb[2]_i_1_n_0 ;
  wire \PM_data_fb_reg_n_0_[0] ;
  wire \PM_data_fb_reg_n_0_[1] ;
  wire \PM_data_fb_reg_n_0_[2] ;
  wire [7:0]\PM_data_img_height_reg[0]_14 ;
  wire [7:0]\PM_data_img_height_reg[1]_13 ;
  wire [7:0]\PM_data_img_height_reg[2][7]_0 ;
  wire [7:0]\PM_data_img_height_reg[2]_12 ;
  wire [7:0]\PM_data_img_width_reg[0]_17 ;
  wire [7:0]\PM_data_img_width_reg[1]_16 ;
  wire [7:0]\PM_data_img_width_reg[2][7]_0 ;
  wire [7:0]\PM_data_img_width_reg[2]_15 ;
  wire [7:0]\PM_data_n_frames_reg[0]_26 ;
  wire [7:0]\PM_data_n_frames_reg[1]_25 ;
  wire [7:0]\PM_data_n_frames_reg[2][7]_0 ;
  wire [7:0]\PM_data_n_frames_reg[2]_24 ;
  wire [4:0]\PM_data_n_steps_reg[0]_23 ;
  wire [4:0]\PM_data_n_steps_reg[1]_22 ;
  wire [4:0]\PM_data_n_steps_reg[2][4]_0 ;
  wire [4:0]\PM_data_n_steps_reg[2]_21 ;
  wire PM_data_out_fb_i_1_n_0;
  wire PM_data_out_fb_reg_0;
  wire PM_data_out_fb_reg_1;
  wire \PM_data_out_frame[0]_i_1_n_0 ;
  wire \PM_data_out_frame[1]_i_1_n_0 ;
  wire \PM_data_out_frame[2]_i_1_n_0 ;
  wire \PM_data_out_frame[3]_i_1_n_0 ;
  wire \PM_data_out_frame[4]_i_1_n_0 ;
  wire \PM_data_out_frame[5]_i_1_n_0 ;
  wire \PM_data_out_frame[6]_i_1_n_0 ;
  wire \PM_data_out_frame[7]_i_1_n_0 ;
  wire [7:0]\PM_data_out_frame_reg[7]_0 ;
  wire \PM_data_out_pixel[0]_i_1_n_0 ;
  wire \PM_data_out_pixel[10]_i_1_n_0 ;
  wire \PM_data_out_pixel[11]_i_1_n_0 ;
  wire \PM_data_out_pixel[12]_i_1_n_0 ;
  wire \PM_data_out_pixel[13]_i_1_n_0 ;
  wire \PM_data_out_pixel[14]_i_1_n_0 ;
  wire \PM_data_out_pixel[15]_i_1_n_0 ;
  wire \PM_data_out_pixel[1]_i_1_n_0 ;
  wire \PM_data_out_pixel[2]_i_1_n_0 ;
  wire \PM_data_out_pixel[3]_i_1_n_0 ;
  wire \PM_data_out_pixel[4]_i_1_n_0 ;
  wire \PM_data_out_pixel[5]_i_1_n_0 ;
  wire \PM_data_out_pixel[6]_i_1_n_0 ;
  wire \PM_data_out_pixel[7]_i_1_n_0 ;
  wire \PM_data_out_pixel[8]_i_1_n_0 ;
  wire \PM_data_out_pixel[9]_i_1_n_0 ;
  wire [15:0]\PM_data_out_pixel_reg[15]_0 ;
  wire \PM_data_out_step[0]_i_1_n_0 ;
  wire \PM_data_out_step[1]_i_1_n_0 ;
  wire \PM_data_out_step[2]_i_1_n_0 ;
  wire \PM_data_out_step[3]_i_1_n_0 ;
  wire \PM_data_out_step[4]_i_1_n_0 ;
  wire [4:0]\PM_data_out_step_reg[4]_0 ;
  wire \PM_data_out_x_dest[0]_i_1_n_0 ;
  wire \PM_data_out_x_dest[1]_i_1_n_0 ;
  wire \PM_data_out_x_dest[2]_i_1_n_0 ;
  wire \PM_data_out_x_dest[3]_i_1_n_0 ;
  wire \PM_data_out_x_dest[4]_i_1_n_0 ;
  wire \PM_data_out_x_dest[5]_i_1_n_0 ;
  wire \PM_data_out_x_dest[6]_i_1_n_0 ;
  wire \PM_data_out_x_dest[7]_i_1_n_0 ;
  wire [7:0]\PM_data_out_x_dest_reg[7]_0 ;
  wire \PM_data_out_x_orig[0]_i_1_n_0 ;
  wire \PM_data_out_x_orig[1]_i_1_n_0 ;
  wire \PM_data_out_x_orig[2]_i_1_n_0 ;
  wire \PM_data_out_x_orig[3]_i_1_n_0 ;
  wire \PM_data_out_x_orig[4]_i_1_n_0 ;
  wire \PM_data_out_x_orig[5]_i_1_n_0 ;
  wire \PM_data_out_x_orig[6]_i_1_n_0 ;
  wire \PM_data_out_x_orig[7]_i_1_n_0 ;
  wire [7:0]\PM_data_out_x_orig_reg[7]_0 ;
  wire \PM_data_out_y_dest[0]_i_1_n_0 ;
  wire \PM_data_out_y_dest[1]_i_1_n_0 ;
  wire \PM_data_out_y_dest[2]_i_1_n_0 ;
  wire \PM_data_out_y_dest[3]_i_1_n_0 ;
  wire \PM_data_out_y_dest[4]_i_1_n_0 ;
  wire \PM_data_out_y_dest[5]_i_1_n_0 ;
  wire \PM_data_out_y_dest[6]_i_1_n_0 ;
  wire \PM_data_out_y_dest[7]_i_1_n_0 ;
  wire [7:0]\PM_data_out_y_dest_reg[7]_0 ;
  wire \PM_data_out_y_orig[0]_i_1_n_0 ;
  wire \PM_data_out_y_orig[1]_i_1_n_0 ;
  wire \PM_data_out_y_orig[2]_i_1_n_0 ;
  wire \PM_data_out_y_orig[3]_i_1_n_0 ;
  wire \PM_data_out_y_orig[4]_i_1_n_0 ;
  wire \PM_data_out_y_orig[5]_i_1_n_0 ;
  wire \PM_data_out_y_orig[6]_i_1_n_0 ;
  wire \PM_data_out_y_orig[7]_i_1_n_0 ;
  wire \PM_data_out_y_orig[7]_i_2_n_0 ;
  wire [7:0]\PM_data_out_y_orig_reg[7]_0 ;
  wire [15:0]\PM_data_pix_depth_reg[0]_20 ;
  wire [15:0]\PM_data_pix_depth_reg[1]_19 ;
  wire [15:0]\PM_data_pix_depth_reg[2][15]_0 ;
  wire [15:0]\PM_data_pix_depth_reg[2]_18 ;
  wire [7:0]\PM_data_x_orig_reg[0]_11 ;
  wire [7:0]\PM_data_x_orig_reg[1]_10 ;
  wire [7:0]\PM_data_x_orig_reg[2][7]_0 ;
  wire [7:0]\PM_data_x_orig_reg[2]_9 ;
  wire \PM_data_y_orig[0]_0 ;
  wire \PM_data_y_orig[1]_27 ;
  wire \PM_data_y_orig[2]_28 ;
  wire [7:0]\PM_data_y_orig_reg[0]_8 ;
  wire [7:0]\PM_data_y_orig_reg[1]_7 ;
  wire [7:0]\PM_data_y_orig_reg[2]_6 ;
  wire \PM_out_direction[1]_i_2_n_0 ;
  wire \PM_out_direction[1]_i_3_n_0 ;
  wire \PM_out_direction[4]_i_2_n_0 ;
  wire \PM_out_direction[4]_i_3_n_0 ;
  wire \PM_out_direction[4]_i_4_n_0 ;
  wire \PM_out_direction[5]_i_3_n_0 ;
  wire \PM_out_direction[5]_i_4_n_0 ;
  wire \PM_out_direction[5]_i_5_n_0 ;
  wire \PM_out_direction_reg[5] ;
  wire PM_out_new_EB_DEC_i_1_n_0;
  wire PM_stall_out_EB_i_1_n_0;
  wire PM_stall_out_EB_reg_0;
  wire PM_stall_out_EB_reg_1;
  wire [7:0]Q;
  wire SE_i_2_n_0;
  wire SE_i_3_n_0;
  wire SE_reg;
  wire SE_reg_0;
  wire [0:0]SR;
  wire [0:0]\arb[0]_channel ;
  wire clk;
  wire [0:2]full;
  wire \full[0]_i_1_n_0 ;
  wire \full[1]_i_1_n_0 ;
  wire \full[2]_i_1_n_0 ;
  wire \full_reg[1]_0 ;
  wire i_PM_fb;
  wire read0;
  wire \read[0]_i_1_n_0 ;
  wire \read[1]_i_2_n_0 ;
  wire \read[1]_i_3_n_0 ;
  wire \read[1]_i_4_n_0 ;
  wire \read_reg_n_0_[0] ;
  wire \read_reg_n_0_[1] ;
  wire reset_riscv;
  wire s_PM_ack;
  wire s_PM_req;
  wire state;
  wire state_i_1__0_n_0;
  wire state_write;
  wire state_write_i_1_n_0;
  wire w_PM_out_new_EB_DEC;
  wire w_PM_ready_DEC_EB;
  wire w_PM_stall_in_DEC;
  wire w_PM_stall_out_DEC;
  wire write0;
  wire \write[0]_i_1_n_0 ;
  wire \write[1]_i_2_n_0 ;
  wire \write[1]_i_3_n_0 ;
  wire \write_reg_n_0_[0] ;
  wire \write_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'h7F5D7F7F80A28080)) 
    NE_i_1
       (.I0(NE_reg_0),
        .I1(PM_data_out_fb_reg_0),
        .I2(NE_i_3_n_0),
        .I3(\PM_out_direction[5]_i_4_n_0 ),
        .I4(\PM_out_direction[5]_i_5_n_0 ),
        .I5(NE_reg),
        .O(PM_data_out_fb_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    NE_i_3
       (.I0(\PM_out_direction[4]_i_3_n_0 ),
        .I1(\PM_out_direction[4]_i_4_n_0 ),
        .O(NE_i_3_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    PM_SET_ultimo_i_4
       (.I0(\arb[0]_channel ),
        .I1(PM_stall_out_EB_reg_0),
        .I2(w_PM_stall_out_DEC),
        .I3(PM_SET_ultimo_reg),
        .O(PM_stall_out_EB_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h0E0AAAAA)) 
    PM_ack_i_1
       (.I0(s_PM_ack),
        .I1(s_PM_req),
        .I2(state_write),
        .I3(\write[1]_i_3_n_0 ),
        .I4(reset_riscv),
        .O(PM_ack_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PM_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(PM_ack_i_1_n_0),
        .Q(s_PM_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PM_data_fb[0]_i_1 
       (.I0(i_PM_fb),
        .I1(\PM_data_y_orig[0]_0 ),
        .I2(\PM_data_fb_reg_n_0_[0] ),
        .O(\PM_data_fb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PM_data_fb[1]_i_1 
       (.I0(i_PM_fb),
        .I1(\PM_data_y_orig[1]_27 ),
        .I2(\PM_data_fb_reg_n_0_[1] ),
        .O(\PM_data_fb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PM_data_fb[2]_i_1 
       (.I0(i_PM_fb),
        .I1(\PM_data_y_orig[2]_28 ),
        .I2(\PM_data_fb_reg_n_0_[2] ),
        .O(\PM_data_fb[2]_i_1_n_0 ));
  FDCE \PM_data_fb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\PM_data_fb[0]_i_1_n_0 ),
        .Q(\PM_data_fb_reg_n_0_[0] ));
  FDCE \PM_data_fb_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\PM_data_fb[1]_i_1_n_0 ),
        .Q(\PM_data_fb_reg_n_0_[1] ));
  FDCE \PM_data_fb_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\PM_data_fb[2]_i_1_n_0 ),
        .Q(\PM_data_fb_reg_n_0_[2] ));
  FDCE \PM_data_img_height_reg[0][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [0]),
        .Q(\PM_data_img_height_reg[0]_14 [0]));
  FDCE \PM_data_img_height_reg[0][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [1]),
        .Q(\PM_data_img_height_reg[0]_14 [1]));
  FDCE \PM_data_img_height_reg[0][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [2]),
        .Q(\PM_data_img_height_reg[0]_14 [2]));
  FDCE \PM_data_img_height_reg[0][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [3]),
        .Q(\PM_data_img_height_reg[0]_14 [3]));
  FDCE \PM_data_img_height_reg[0][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [4]),
        .Q(\PM_data_img_height_reg[0]_14 [4]));
  FDCE \PM_data_img_height_reg[0][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [5]),
        .Q(\PM_data_img_height_reg[0]_14 [5]));
  FDCE \PM_data_img_height_reg[0][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [6]),
        .Q(\PM_data_img_height_reg[0]_14 [6]));
  FDCE \PM_data_img_height_reg[0][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [7]),
        .Q(\PM_data_img_height_reg[0]_14 [7]));
  FDCE \PM_data_img_height_reg[1][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [0]),
        .Q(\PM_data_img_height_reg[1]_13 [0]));
  FDCE \PM_data_img_height_reg[1][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [1]),
        .Q(\PM_data_img_height_reg[1]_13 [1]));
  FDCE \PM_data_img_height_reg[1][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [2]),
        .Q(\PM_data_img_height_reg[1]_13 [2]));
  FDCE \PM_data_img_height_reg[1][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [3]),
        .Q(\PM_data_img_height_reg[1]_13 [3]));
  FDCE \PM_data_img_height_reg[1][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [4]),
        .Q(\PM_data_img_height_reg[1]_13 [4]));
  FDCE \PM_data_img_height_reg[1][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [5]),
        .Q(\PM_data_img_height_reg[1]_13 [5]));
  FDCE \PM_data_img_height_reg[1][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [6]),
        .Q(\PM_data_img_height_reg[1]_13 [6]));
  FDCE \PM_data_img_height_reg[1][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [7]),
        .Q(\PM_data_img_height_reg[1]_13 [7]));
  FDCE \PM_data_img_height_reg[2][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [0]),
        .Q(\PM_data_img_height_reg[2]_12 [0]));
  FDCE \PM_data_img_height_reg[2][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [1]),
        .Q(\PM_data_img_height_reg[2]_12 [1]));
  FDCE \PM_data_img_height_reg[2][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [2]),
        .Q(\PM_data_img_height_reg[2]_12 [2]));
  FDCE \PM_data_img_height_reg[2][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [3]),
        .Q(\PM_data_img_height_reg[2]_12 [3]));
  FDCE \PM_data_img_height_reg[2][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [4]),
        .Q(\PM_data_img_height_reg[2]_12 [4]));
  FDCE \PM_data_img_height_reg[2][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [5]),
        .Q(\PM_data_img_height_reg[2]_12 [5]));
  FDCE \PM_data_img_height_reg[2][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [6]),
        .Q(\PM_data_img_height_reg[2]_12 [6]));
  FDCE \PM_data_img_height_reg[2][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_height_reg[2][7]_0 [7]),
        .Q(\PM_data_img_height_reg[2]_12 [7]));
  FDCE \PM_data_img_width_reg[0][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [0]),
        .Q(\PM_data_img_width_reg[0]_17 [0]));
  FDCE \PM_data_img_width_reg[0][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [1]),
        .Q(\PM_data_img_width_reg[0]_17 [1]));
  FDCE \PM_data_img_width_reg[0][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [2]),
        .Q(\PM_data_img_width_reg[0]_17 [2]));
  FDCE \PM_data_img_width_reg[0][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [3]),
        .Q(\PM_data_img_width_reg[0]_17 [3]));
  FDCE \PM_data_img_width_reg[0][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [4]),
        .Q(\PM_data_img_width_reg[0]_17 [4]));
  FDCE \PM_data_img_width_reg[0][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [5]),
        .Q(\PM_data_img_width_reg[0]_17 [5]));
  FDCE \PM_data_img_width_reg[0][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [6]),
        .Q(\PM_data_img_width_reg[0]_17 [6]));
  FDCE \PM_data_img_width_reg[0][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [7]),
        .Q(\PM_data_img_width_reg[0]_17 [7]));
  FDCE \PM_data_img_width_reg[1][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [0]),
        .Q(\PM_data_img_width_reg[1]_16 [0]));
  FDCE \PM_data_img_width_reg[1][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [1]),
        .Q(\PM_data_img_width_reg[1]_16 [1]));
  FDCE \PM_data_img_width_reg[1][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [2]),
        .Q(\PM_data_img_width_reg[1]_16 [2]));
  FDCE \PM_data_img_width_reg[1][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [3]),
        .Q(\PM_data_img_width_reg[1]_16 [3]));
  FDCE \PM_data_img_width_reg[1][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [4]),
        .Q(\PM_data_img_width_reg[1]_16 [4]));
  FDCE \PM_data_img_width_reg[1][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [5]),
        .Q(\PM_data_img_width_reg[1]_16 [5]));
  FDCE \PM_data_img_width_reg[1][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [6]),
        .Q(\PM_data_img_width_reg[1]_16 [6]));
  FDCE \PM_data_img_width_reg[1][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [7]),
        .Q(\PM_data_img_width_reg[1]_16 [7]));
  FDCE \PM_data_img_width_reg[2][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [0]),
        .Q(\PM_data_img_width_reg[2]_15 [0]));
  FDCE \PM_data_img_width_reg[2][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [1]),
        .Q(\PM_data_img_width_reg[2]_15 [1]));
  FDCE \PM_data_img_width_reg[2][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [2]),
        .Q(\PM_data_img_width_reg[2]_15 [2]));
  FDCE \PM_data_img_width_reg[2][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [3]),
        .Q(\PM_data_img_width_reg[2]_15 [3]));
  FDCE \PM_data_img_width_reg[2][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [4]),
        .Q(\PM_data_img_width_reg[2]_15 [4]));
  FDCE \PM_data_img_width_reg[2][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [5]),
        .Q(\PM_data_img_width_reg[2]_15 [5]));
  FDCE \PM_data_img_width_reg[2][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [6]),
        .Q(\PM_data_img_width_reg[2]_15 [6]));
  FDCE \PM_data_img_width_reg[2][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_img_width_reg[2][7]_0 [7]),
        .Q(\PM_data_img_width_reg[2]_15 [7]));
  FDCE \PM_data_n_frames_reg[0][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [0]),
        .Q(\PM_data_n_frames_reg[0]_26 [0]));
  FDCE \PM_data_n_frames_reg[0][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [1]),
        .Q(\PM_data_n_frames_reg[0]_26 [1]));
  FDCE \PM_data_n_frames_reg[0][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [2]),
        .Q(\PM_data_n_frames_reg[0]_26 [2]));
  FDCE \PM_data_n_frames_reg[0][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [3]),
        .Q(\PM_data_n_frames_reg[0]_26 [3]));
  FDCE \PM_data_n_frames_reg[0][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [4]),
        .Q(\PM_data_n_frames_reg[0]_26 [4]));
  FDCE \PM_data_n_frames_reg[0][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [5]),
        .Q(\PM_data_n_frames_reg[0]_26 [5]));
  FDCE \PM_data_n_frames_reg[0][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [6]),
        .Q(\PM_data_n_frames_reg[0]_26 [6]));
  FDCE \PM_data_n_frames_reg[0][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [7]),
        .Q(\PM_data_n_frames_reg[0]_26 [7]));
  FDCE \PM_data_n_frames_reg[1][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [0]),
        .Q(\PM_data_n_frames_reg[1]_25 [0]));
  FDCE \PM_data_n_frames_reg[1][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [1]),
        .Q(\PM_data_n_frames_reg[1]_25 [1]));
  FDCE \PM_data_n_frames_reg[1][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [2]),
        .Q(\PM_data_n_frames_reg[1]_25 [2]));
  FDCE \PM_data_n_frames_reg[1][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [3]),
        .Q(\PM_data_n_frames_reg[1]_25 [3]));
  FDCE \PM_data_n_frames_reg[1][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [4]),
        .Q(\PM_data_n_frames_reg[1]_25 [4]));
  FDCE \PM_data_n_frames_reg[1][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [5]),
        .Q(\PM_data_n_frames_reg[1]_25 [5]));
  FDCE \PM_data_n_frames_reg[1][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [6]),
        .Q(\PM_data_n_frames_reg[1]_25 [6]));
  FDCE \PM_data_n_frames_reg[1][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [7]),
        .Q(\PM_data_n_frames_reg[1]_25 [7]));
  FDCE \PM_data_n_frames_reg[2][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [0]),
        .Q(\PM_data_n_frames_reg[2]_24 [0]));
  FDCE \PM_data_n_frames_reg[2][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [1]),
        .Q(\PM_data_n_frames_reg[2]_24 [1]));
  FDCE \PM_data_n_frames_reg[2][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [2]),
        .Q(\PM_data_n_frames_reg[2]_24 [2]));
  FDCE \PM_data_n_frames_reg[2][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [3]),
        .Q(\PM_data_n_frames_reg[2]_24 [3]));
  FDCE \PM_data_n_frames_reg[2][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [4]),
        .Q(\PM_data_n_frames_reg[2]_24 [4]));
  FDCE \PM_data_n_frames_reg[2][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [5]),
        .Q(\PM_data_n_frames_reg[2]_24 [5]));
  FDCE \PM_data_n_frames_reg[2][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [6]),
        .Q(\PM_data_n_frames_reg[2]_24 [6]));
  FDCE \PM_data_n_frames_reg[2][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_frames_reg[2][7]_0 [7]),
        .Q(\PM_data_n_frames_reg[2]_24 [7]));
  FDCE \PM_data_n_steps_reg[0][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [0]),
        .Q(\PM_data_n_steps_reg[0]_23 [0]));
  FDCE \PM_data_n_steps_reg[0][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [1]),
        .Q(\PM_data_n_steps_reg[0]_23 [1]));
  FDCE \PM_data_n_steps_reg[0][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [2]),
        .Q(\PM_data_n_steps_reg[0]_23 [2]));
  FDCE \PM_data_n_steps_reg[0][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [3]),
        .Q(\PM_data_n_steps_reg[0]_23 [3]));
  FDCE \PM_data_n_steps_reg[0][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [4]),
        .Q(\PM_data_n_steps_reg[0]_23 [4]));
  FDCE \PM_data_n_steps_reg[1][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [0]),
        .Q(\PM_data_n_steps_reg[1]_22 [0]));
  FDCE \PM_data_n_steps_reg[1][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [1]),
        .Q(\PM_data_n_steps_reg[1]_22 [1]));
  FDCE \PM_data_n_steps_reg[1][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [2]),
        .Q(\PM_data_n_steps_reg[1]_22 [2]));
  FDCE \PM_data_n_steps_reg[1][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [3]),
        .Q(\PM_data_n_steps_reg[1]_22 [3]));
  FDCE \PM_data_n_steps_reg[1][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [4]),
        .Q(\PM_data_n_steps_reg[1]_22 [4]));
  FDCE \PM_data_n_steps_reg[2][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [0]),
        .Q(\PM_data_n_steps_reg[2]_21 [0]));
  FDCE \PM_data_n_steps_reg[2][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [1]),
        .Q(\PM_data_n_steps_reg[2]_21 [1]));
  FDCE \PM_data_n_steps_reg[2][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [2]),
        .Q(\PM_data_n_steps_reg[2]_21 [2]));
  FDCE \PM_data_n_steps_reg[2][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [3]),
        .Q(\PM_data_n_steps_reg[2]_21 [3]));
  FDCE \PM_data_n_steps_reg[2][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_n_steps_reg[2][4]_0 [4]),
        .Q(\PM_data_n_steps_reg[2]_21 [4]));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    PM_data_out_fb_i_1
       (.I0(\PM_data_fb_reg_n_0_[1] ),
        .I1(\PM_data_fb_reg_n_0_[2] ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_fb_reg_n_0_[0] ),
        .O(PM_data_out_fb_i_1_n_0));
  FDCE PM_data_out_fb_reg
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(PM_data_out_fb_i_1_n_0),
        .Q(PM_data_out_fb_reg_0));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_frame[0]_i_1 
       (.I0(\PM_data_n_frames_reg[2]_24 [0]),
        .I1(\PM_data_n_frames_reg[0]_26 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_n_frames_reg[1]_25 [0]),
        .O(\PM_data_out_frame[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_frame[1]_i_1 
       (.I0(\PM_data_n_frames_reg[1]_25 [1]),
        .I1(\PM_data_n_frames_reg[2]_24 [1]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_n_frames_reg[0]_26 [1]),
        .O(\PM_data_out_frame[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PM_data_out_frame[2]_i_1 
       (.I0(\PM_data_n_frames_reg[0]_26 [2]),
        .I1(\PM_data_n_frames_reg[1]_25 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_n_frames_reg[2]_24 [2]),
        .O(\PM_data_out_frame[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_frame[3]_i_1 
       (.I0(\PM_data_n_frames_reg[2]_24 [3]),
        .I1(\PM_data_n_frames_reg[0]_26 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_n_frames_reg[1]_25 [3]),
        .O(\PM_data_out_frame[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_frame[4]_i_1 
       (.I0(\PM_data_n_frames_reg[2]_24 [4]),
        .I1(\PM_data_n_frames_reg[1]_25 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_n_frames_reg[0]_26 [4]),
        .O(\PM_data_out_frame[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_frame[5]_i_1 
       (.I0(\PM_data_n_frames_reg[2]_24 [5]),
        .I1(\PM_data_n_frames_reg[0]_26 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_n_frames_reg[1]_25 [5]),
        .O(\PM_data_out_frame[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_frame[6]_i_1 
       (.I0(\PM_data_n_frames_reg[2]_24 [6]),
        .I1(\PM_data_n_frames_reg[0]_26 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_n_frames_reg[1]_25 [6]),
        .O(\PM_data_out_frame[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_frame[7]_i_1 
       (.I0(\PM_data_n_frames_reg[2]_24 [7]),
        .I1(\PM_data_n_frames_reg[0]_26 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_n_frames_reg[1]_25 [7]),
        .O(\PM_data_out_frame[7]_i_1_n_0 ));
  FDCE \PM_data_out_frame_reg[0] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_frame[0]_i_1_n_0 ),
        .Q(\PM_data_out_frame_reg[7]_0 [0]));
  FDCE \PM_data_out_frame_reg[1] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_frame[1]_i_1_n_0 ),
        .Q(\PM_data_out_frame_reg[7]_0 [1]));
  FDCE \PM_data_out_frame_reg[2] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_frame[2]_i_1_n_0 ),
        .Q(\PM_data_out_frame_reg[7]_0 [2]));
  FDCE \PM_data_out_frame_reg[3] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_frame[3]_i_1_n_0 ),
        .Q(\PM_data_out_frame_reg[7]_0 [3]));
  FDCE \PM_data_out_frame_reg[4] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_frame[4]_i_1_n_0 ),
        .Q(\PM_data_out_frame_reg[7]_0 [4]));
  FDCE \PM_data_out_frame_reg[5] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_frame[5]_i_1_n_0 ),
        .Q(\PM_data_out_frame_reg[7]_0 [5]));
  FDCE \PM_data_out_frame_reg[6] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_frame[6]_i_1_n_0 ),
        .Q(\PM_data_out_frame_reg[7]_0 [6]));
  FDCE \PM_data_out_frame_reg[7] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_frame[7]_i_1_n_0 ),
        .Q(\PM_data_out_frame_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_pixel[0]_i_1 
       (.I0(\PM_data_pix_depth_reg[1]_19 [0]),
        .I1(\PM_data_pix_depth_reg[2]_18 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_pix_depth_reg[0]_20 [0]),
        .O(\PM_data_out_pixel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_pixel[10]_i_1 
       (.I0(\PM_data_pix_depth_reg[1]_19 [10]),
        .I1(\PM_data_pix_depth_reg[2]_18 [10]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_pix_depth_reg[0]_20 [10]),
        .O(\PM_data_out_pixel[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_pixel[11]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [11]),
        .I1(\PM_data_pix_depth_reg[1]_19 [11]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_pix_depth_reg[0]_20 [11]),
        .O(\PM_data_out_pixel[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_pixel[12]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [12]),
        .I1(\PM_data_pix_depth_reg[0]_20 [12]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_pix_depth_reg[1]_19 [12]),
        .O(\PM_data_out_pixel[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_pixel[13]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [13]),
        .I1(\PM_data_pix_depth_reg[0]_20 [13]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_pix_depth_reg[1]_19 [13]),
        .O(\PM_data_out_pixel[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_pixel[14]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [14]),
        .I1(\PM_data_pix_depth_reg[0]_20 [14]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_pix_depth_reg[1]_19 [14]),
        .O(\PM_data_out_pixel[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_pixel[15]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [15]),
        .I1(\PM_data_pix_depth_reg[0]_20 [15]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_pix_depth_reg[1]_19 [15]),
        .O(\PM_data_out_pixel[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_pixel[1]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [1]),
        .I1(\PM_data_pix_depth_reg[0]_20 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_pix_depth_reg[1]_19 [1]),
        .O(\PM_data_out_pixel[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_pixel[2]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [2]),
        .I1(\PM_data_pix_depth_reg[1]_19 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_pix_depth_reg[0]_20 [2]),
        .O(\PM_data_out_pixel[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_pixel[3]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [3]),
        .I1(\PM_data_pix_depth_reg[0]_20 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_pix_depth_reg[1]_19 [3]),
        .O(\PM_data_out_pixel[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_pixel[4]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [4]),
        .I1(\PM_data_pix_depth_reg[1]_19 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_pix_depth_reg[0]_20 [4]),
        .O(\PM_data_out_pixel[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_pixel[5]_i_1 
       (.I0(\PM_data_pix_depth_reg[1]_19 [5]),
        .I1(\PM_data_pix_depth_reg[2]_18 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_pix_depth_reg[0]_20 [5]),
        .O(\PM_data_out_pixel[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_pixel[6]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [6]),
        .I1(\PM_data_pix_depth_reg[0]_20 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_pix_depth_reg[1]_19 [6]),
        .O(\PM_data_out_pixel[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_pixel[7]_i_1 
       (.I0(\PM_data_pix_depth_reg[2]_18 [7]),
        .I1(\PM_data_pix_depth_reg[1]_19 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_pix_depth_reg[0]_20 [7]),
        .O(\PM_data_out_pixel[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PM_data_out_pixel[8]_i_1 
       (.I0(\PM_data_pix_depth_reg[0]_20 [8]),
        .I1(\PM_data_pix_depth_reg[1]_19 [8]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_pix_depth_reg[2]_18 [8]),
        .O(\PM_data_out_pixel[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PM_data_out_pixel[9]_i_1 
       (.I0(\PM_data_pix_depth_reg[0]_20 [9]),
        .I1(\PM_data_pix_depth_reg[1]_19 [9]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_pix_depth_reg[2]_18 [9]),
        .O(\PM_data_out_pixel[9]_i_1_n_0 ));
  FDCE \PM_data_out_pixel_reg[0] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[0]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [0]));
  FDCE \PM_data_out_pixel_reg[10] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[10]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [10]));
  FDCE \PM_data_out_pixel_reg[11] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[11]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [11]));
  FDCE \PM_data_out_pixel_reg[12] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[12]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [12]));
  FDCE \PM_data_out_pixel_reg[13] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[13]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [13]));
  FDCE \PM_data_out_pixel_reg[14] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[14]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [14]));
  FDCE \PM_data_out_pixel_reg[15] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[15]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [15]));
  FDCE \PM_data_out_pixel_reg[1] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[1]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [1]));
  FDCE \PM_data_out_pixel_reg[2] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[2]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [2]));
  FDCE \PM_data_out_pixel_reg[3] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[3]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [3]));
  FDCE \PM_data_out_pixel_reg[4] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[4]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [4]));
  FDCE \PM_data_out_pixel_reg[5] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[5]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [5]));
  FDCE \PM_data_out_pixel_reg[6] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[6]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [6]));
  FDCE \PM_data_out_pixel_reg[7] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[7]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [7]));
  FDCE \PM_data_out_pixel_reg[8] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[8]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [8]));
  FDCE \PM_data_out_pixel_reg[9] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_pixel[9]_i_1_n_0 ),
        .Q(\PM_data_out_pixel_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_step[0]_i_1 
       (.I0(\PM_data_n_steps_reg[2]_21 [0]),
        .I1(\PM_data_n_steps_reg[0]_23 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_n_steps_reg[1]_22 [0]),
        .O(\PM_data_out_step[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_step[1]_i_1 
       (.I0(\PM_data_n_steps_reg[2]_21 [1]),
        .I1(\PM_data_n_steps_reg[0]_23 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_n_steps_reg[1]_22 [1]),
        .O(\PM_data_out_step[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_step[2]_i_1 
       (.I0(\PM_data_n_steps_reg[2]_21 [2]),
        .I1(\PM_data_n_steps_reg[1]_22 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_n_steps_reg[0]_23 [2]),
        .O(\PM_data_out_step[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PM_data_out_step[3]_i_1 
       (.I0(\PM_data_n_steps_reg[0]_23 [3]),
        .I1(\PM_data_n_steps_reg[1]_22 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_n_steps_reg[2]_21 [3]),
        .O(\PM_data_out_step[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_step[4]_i_1 
       (.I0(\PM_data_n_steps_reg[2]_21 [4]),
        .I1(\PM_data_n_steps_reg[0]_23 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_n_steps_reg[1]_22 [4]),
        .O(\PM_data_out_step[4]_i_1_n_0 ));
  FDCE \PM_data_out_step_reg[0] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_step[0]_i_1_n_0 ),
        .Q(\PM_data_out_step_reg[4]_0 [0]));
  FDCE \PM_data_out_step_reg[1] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_step[1]_i_1_n_0 ),
        .Q(\PM_data_out_step_reg[4]_0 [1]));
  FDCE \PM_data_out_step_reg[2] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_step[2]_i_1_n_0 ),
        .Q(\PM_data_out_step_reg[4]_0 [2]));
  FDCE \PM_data_out_step_reg[3] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_step[3]_i_1_n_0 ),
        .Q(\PM_data_out_step_reg[4]_0 [3]));
  FDCE \PM_data_out_step_reg[4] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_step[4]_i_1_n_0 ),
        .Q(\PM_data_out_step_reg[4]_0 [4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_x_dest[0]_i_1 
       (.I0(\PM_data_img_width_reg[2]_15 [0]),
        .I1(\PM_data_img_width_reg[0]_17 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_width_reg[1]_16 [0]),
        .O(\PM_data_out_x_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_x_dest[1]_i_1 
       (.I0(\PM_data_img_width_reg[2]_15 [1]),
        .I1(\PM_data_img_width_reg[0]_17 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_width_reg[1]_16 [1]),
        .O(\PM_data_out_x_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_x_dest[2]_i_1 
       (.I0(\PM_data_img_width_reg[1]_16 [2]),
        .I1(\PM_data_img_width_reg[2]_15 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_img_width_reg[0]_17 [2]),
        .O(\PM_data_out_x_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_x_dest[3]_i_1 
       (.I0(\PM_data_img_width_reg[2]_15 [3]),
        .I1(\PM_data_img_width_reg[0]_17 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_width_reg[1]_16 [3]),
        .O(\PM_data_out_x_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PM_data_out_x_dest[4]_i_1 
       (.I0(\PM_data_img_width_reg[0]_17 [4]),
        .I1(\PM_data_img_width_reg[1]_16 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_img_width_reg[2]_15 [4]),
        .O(\PM_data_out_x_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_x_dest[5]_i_1 
       (.I0(\PM_data_img_width_reg[2]_15 [5]),
        .I1(\PM_data_img_width_reg[0]_17 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_width_reg[1]_16 [5]),
        .O(\PM_data_out_x_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_x_dest[6]_i_1 
       (.I0(\PM_data_img_width_reg[2]_15 [6]),
        .I1(\PM_data_img_width_reg[0]_17 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_width_reg[1]_16 [6]),
        .O(\PM_data_out_x_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_x_dest[7]_i_1 
       (.I0(\PM_data_img_width_reg[2]_15 [7]),
        .I1(\PM_data_img_width_reg[0]_17 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_width_reg[1]_16 [7]),
        .O(\PM_data_out_x_dest[7]_i_1_n_0 ));
  FDCE \PM_data_out_x_dest_reg[0] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_dest[0]_i_1_n_0 ),
        .Q(\PM_data_out_x_dest_reg[7]_0 [0]));
  FDCE \PM_data_out_x_dest_reg[1] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_dest[1]_i_1_n_0 ),
        .Q(\PM_data_out_x_dest_reg[7]_0 [1]));
  FDCE \PM_data_out_x_dest_reg[2] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_dest[2]_i_1_n_0 ),
        .Q(\PM_data_out_x_dest_reg[7]_0 [2]));
  FDCE \PM_data_out_x_dest_reg[3] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_dest[3]_i_1_n_0 ),
        .Q(\PM_data_out_x_dest_reg[7]_0 [3]));
  FDCE \PM_data_out_x_dest_reg[4] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_dest[4]_i_1_n_0 ),
        .Q(\PM_data_out_x_dest_reg[7]_0 [4]));
  FDCE \PM_data_out_x_dest_reg[5] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_dest[5]_i_1_n_0 ),
        .Q(\PM_data_out_x_dest_reg[7]_0 [5]));
  FDCE \PM_data_out_x_dest_reg[6] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_dest[6]_i_1_n_0 ),
        .Q(\PM_data_out_x_dest_reg[7]_0 [6]));
  FDCE \PM_data_out_x_dest_reg[7] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_dest[7]_i_1_n_0 ),
        .Q(\PM_data_out_x_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_x_orig[0]_i_1 
       (.I0(\PM_data_x_orig_reg[1]_10 [0]),
        .I1(\PM_data_x_orig_reg[2]_9 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_x_orig_reg[0]_11 [0]),
        .O(\PM_data_out_x_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_x_orig[1]_i_1 
       (.I0(\PM_data_x_orig_reg[2]_9 [1]),
        .I1(\PM_data_x_orig_reg[0]_11 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_x_orig_reg[1]_10 [1]),
        .O(\PM_data_out_x_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_x_orig[2]_i_1 
       (.I0(\PM_data_x_orig_reg[1]_10 [2]),
        .I1(\PM_data_x_orig_reg[2]_9 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_x_orig_reg[0]_11 [2]),
        .O(\PM_data_out_x_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_x_orig[3]_i_1 
       (.I0(\PM_data_x_orig_reg[2]_9 [3]),
        .I1(\PM_data_x_orig_reg[0]_11 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_x_orig_reg[1]_10 [3]),
        .O(\PM_data_out_x_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_x_orig[4]_i_1 
       (.I0(\PM_data_x_orig_reg[2]_9 [4]),
        .I1(\PM_data_x_orig_reg[1]_10 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_x_orig_reg[0]_11 [4]),
        .O(\PM_data_out_x_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_x_orig[5]_i_1 
       (.I0(\PM_data_x_orig_reg[2]_9 [5]),
        .I1(\PM_data_x_orig_reg[1]_10 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_x_orig_reg[0]_11 [5]),
        .O(\PM_data_out_x_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PM_data_out_x_orig[6]_i_1 
       (.I0(\PM_data_x_orig_reg[0]_11 [6]),
        .I1(\PM_data_x_orig_reg[1]_10 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_x_orig_reg[2]_9 [6]),
        .O(\PM_data_out_x_orig[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PM_data_out_x_orig[7]_i_1 
       (.I0(\PM_data_x_orig_reg[0]_11 [7]),
        .I1(\PM_data_x_orig_reg[1]_10 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_x_orig_reg[2]_9 [7]),
        .O(\PM_data_out_x_orig[7]_i_1_n_0 ));
  FDCE \PM_data_out_x_orig_reg[0] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_orig[0]_i_1_n_0 ),
        .Q(\PM_data_out_x_orig_reg[7]_0 [0]));
  FDCE \PM_data_out_x_orig_reg[1] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_orig[1]_i_1_n_0 ),
        .Q(\PM_data_out_x_orig_reg[7]_0 [1]));
  FDCE \PM_data_out_x_orig_reg[2] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_orig[2]_i_1_n_0 ),
        .Q(\PM_data_out_x_orig_reg[7]_0 [2]));
  FDCE \PM_data_out_x_orig_reg[3] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_orig[3]_i_1_n_0 ),
        .Q(\PM_data_out_x_orig_reg[7]_0 [3]));
  FDCE \PM_data_out_x_orig_reg[4] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_orig[4]_i_1_n_0 ),
        .Q(\PM_data_out_x_orig_reg[7]_0 [4]));
  FDCE \PM_data_out_x_orig_reg[5] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_orig[5]_i_1_n_0 ),
        .Q(\PM_data_out_x_orig_reg[7]_0 [5]));
  FDCE \PM_data_out_x_orig_reg[6] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_orig[6]_i_1_n_0 ),
        .Q(\PM_data_out_x_orig_reg[7]_0 [6]));
  FDCE \PM_data_out_x_orig_reg[7] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_x_orig[7]_i_1_n_0 ),
        .Q(\PM_data_out_x_orig_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_y_dest[0]_i_1 
       (.I0(\PM_data_img_height_reg[2]_12 [0]),
        .I1(\PM_data_img_height_reg[0]_14 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_height_reg[1]_13 [0]),
        .O(\PM_data_out_y_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_y_dest[1]_i_1 
       (.I0(\PM_data_img_height_reg[2]_12 [1]),
        .I1(\PM_data_img_height_reg[0]_14 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_height_reg[1]_13 [1]),
        .O(\PM_data_out_y_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_y_dest[2]_i_1 
       (.I0(\PM_data_img_height_reg[1]_13 [2]),
        .I1(\PM_data_img_height_reg[2]_12 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_img_height_reg[0]_14 [2]),
        .O(\PM_data_out_y_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_y_dest[3]_i_1 
       (.I0(\PM_data_img_height_reg[2]_12 [3]),
        .I1(\PM_data_img_height_reg[0]_14 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_height_reg[1]_13 [3]),
        .O(\PM_data_out_y_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_y_dest[4]_i_1 
       (.I0(\PM_data_img_height_reg[2]_12 [4]),
        .I1(\PM_data_img_height_reg[0]_14 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_height_reg[1]_13 [4]),
        .O(\PM_data_out_y_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_y_dest[5]_i_1 
       (.I0(\PM_data_img_height_reg[1]_13 [5]),
        .I1(\PM_data_img_height_reg[2]_12 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_img_height_reg[0]_14 [5]),
        .O(\PM_data_out_y_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_y_dest[6]_i_1 
       (.I0(\PM_data_img_height_reg[2]_12 [6]),
        .I1(\PM_data_img_height_reg[0]_14 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_img_height_reg[1]_13 [6]),
        .O(\PM_data_out_y_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PM_data_out_y_dest[7]_i_1 
       (.I0(\PM_data_img_height_reg[0]_14 [7]),
        .I1(\PM_data_img_height_reg[1]_13 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_img_height_reg[2]_12 [7]),
        .O(\PM_data_out_y_dest[7]_i_1_n_0 ));
  FDCE \PM_data_out_y_dest_reg[0] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_dest[0]_i_1_n_0 ),
        .Q(\PM_data_out_y_dest_reg[7]_0 [0]));
  FDCE \PM_data_out_y_dest_reg[1] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_dest[1]_i_1_n_0 ),
        .Q(\PM_data_out_y_dest_reg[7]_0 [1]));
  FDCE \PM_data_out_y_dest_reg[2] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_dest[2]_i_1_n_0 ),
        .Q(\PM_data_out_y_dest_reg[7]_0 [2]));
  FDCE \PM_data_out_y_dest_reg[3] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_dest[3]_i_1_n_0 ),
        .Q(\PM_data_out_y_dest_reg[7]_0 [3]));
  FDCE \PM_data_out_y_dest_reg[4] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_dest[4]_i_1_n_0 ),
        .Q(\PM_data_out_y_dest_reg[7]_0 [4]));
  FDCE \PM_data_out_y_dest_reg[5] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_dest[5]_i_1_n_0 ),
        .Q(\PM_data_out_y_dest_reg[7]_0 [5]));
  FDCE \PM_data_out_y_dest_reg[6] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_dest[6]_i_1_n_0 ),
        .Q(\PM_data_out_y_dest_reg[7]_0 [6]));
  FDCE \PM_data_out_y_dest_reg[7] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_dest[7]_i_1_n_0 ),
        .Q(\PM_data_out_y_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_y_orig[0]_i_1 
       (.I0(\PM_data_y_orig_reg[2]_6 [0]),
        .I1(\PM_data_y_orig_reg[0]_8 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_y_orig_reg[1]_7 [0]),
        .O(\PM_data_out_y_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_y_orig[1]_i_1 
       (.I0(\PM_data_y_orig_reg[2]_6 [1]),
        .I1(\PM_data_y_orig_reg[0]_8 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_y_orig_reg[1]_7 [1]),
        .O(\PM_data_out_y_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_y_orig[2]_i_1 
       (.I0(\PM_data_y_orig_reg[2]_6 [2]),
        .I1(\PM_data_y_orig_reg[0]_8 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_y_orig_reg[1]_7 [2]),
        .O(\PM_data_out_y_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_y_orig[3]_i_1 
       (.I0(\PM_data_y_orig_reg[2]_6 [3]),
        .I1(\PM_data_y_orig_reg[1]_7 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_y_orig_reg[0]_8 [3]),
        .O(\PM_data_out_y_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \PM_data_out_y_orig[4]_i_1 
       (.I0(\PM_data_y_orig_reg[2]_6 [4]),
        .I1(\PM_data_y_orig_reg[0]_8 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\PM_data_y_orig_reg[1]_7 [4]),
        .O(\PM_data_out_y_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \PM_data_out_y_orig[5]_i_1 
       (.I0(\PM_data_y_orig_reg[1]_7 [5]),
        .I1(\PM_data_y_orig_reg[2]_6 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_y_orig_reg[0]_8 [5]),
        .O(\PM_data_out_y_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \PM_data_out_y_orig[6]_i_1 
       (.I0(\PM_data_y_orig_reg[0]_8 [6]),
        .I1(\PM_data_y_orig_reg[1]_7 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_y_orig_reg[2]_6 [6]),
        .O(\PM_data_out_y_orig[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PM_data_out_y_orig[7]_i_1 
       (.I0(\read[1]_i_3_n_0 ),
        .O(\PM_data_out_y_orig[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \PM_data_out_y_orig[7]_i_2 
       (.I0(\PM_data_y_orig_reg[2]_6 [7]),
        .I1(\PM_data_y_orig_reg[1]_7 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\PM_data_y_orig_reg[0]_8 [7]),
        .O(\PM_data_out_y_orig[7]_i_2_n_0 ));
  FDCE \PM_data_out_y_orig_reg[0] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_orig[0]_i_1_n_0 ),
        .Q(\PM_data_out_y_orig_reg[7]_0 [0]));
  FDCE \PM_data_out_y_orig_reg[1] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_orig[1]_i_1_n_0 ),
        .Q(\PM_data_out_y_orig_reg[7]_0 [1]));
  FDCE \PM_data_out_y_orig_reg[2] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_orig[2]_i_1_n_0 ),
        .Q(\PM_data_out_y_orig_reg[7]_0 [2]));
  FDCE \PM_data_out_y_orig_reg[3] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_orig[3]_i_1_n_0 ),
        .Q(\PM_data_out_y_orig_reg[7]_0 [3]));
  FDCE \PM_data_out_y_orig_reg[4] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_orig[4]_i_1_n_0 ),
        .Q(\PM_data_out_y_orig_reg[7]_0 [4]));
  FDCE \PM_data_out_y_orig_reg[5] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_orig[5]_i_1_n_0 ),
        .Q(\PM_data_out_y_orig_reg[7]_0 [5]));
  FDCE \PM_data_out_y_orig_reg[6] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_orig[6]_i_1_n_0 ),
        .Q(\PM_data_out_y_orig_reg[7]_0 [6]));
  FDCE \PM_data_out_y_orig_reg[7] 
       (.C(clk),
        .CE(\PM_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\PM_data_out_y_orig[7]_i_2_n_0 ),
        .Q(\PM_data_out_y_orig_reg[7]_0 [7]));
  FDCE \PM_data_pix_depth_reg[0][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [0]),
        .Q(\PM_data_pix_depth_reg[0]_20 [0]));
  FDCE \PM_data_pix_depth_reg[0][10] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [10]),
        .Q(\PM_data_pix_depth_reg[0]_20 [10]));
  FDCE \PM_data_pix_depth_reg[0][11] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [11]),
        .Q(\PM_data_pix_depth_reg[0]_20 [11]));
  FDCE \PM_data_pix_depth_reg[0][12] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [12]),
        .Q(\PM_data_pix_depth_reg[0]_20 [12]));
  FDCE \PM_data_pix_depth_reg[0][13] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [13]),
        .Q(\PM_data_pix_depth_reg[0]_20 [13]));
  FDCE \PM_data_pix_depth_reg[0][14] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [14]),
        .Q(\PM_data_pix_depth_reg[0]_20 [14]));
  FDCE \PM_data_pix_depth_reg[0][15] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [15]),
        .Q(\PM_data_pix_depth_reg[0]_20 [15]));
  FDCE \PM_data_pix_depth_reg[0][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [1]),
        .Q(\PM_data_pix_depth_reg[0]_20 [1]));
  FDCE \PM_data_pix_depth_reg[0][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [2]),
        .Q(\PM_data_pix_depth_reg[0]_20 [2]));
  FDCE \PM_data_pix_depth_reg[0][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [3]),
        .Q(\PM_data_pix_depth_reg[0]_20 [3]));
  FDCE \PM_data_pix_depth_reg[0][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [4]),
        .Q(\PM_data_pix_depth_reg[0]_20 [4]));
  FDCE \PM_data_pix_depth_reg[0][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [5]),
        .Q(\PM_data_pix_depth_reg[0]_20 [5]));
  FDCE \PM_data_pix_depth_reg[0][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [6]),
        .Q(\PM_data_pix_depth_reg[0]_20 [6]));
  FDCE \PM_data_pix_depth_reg[0][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [7]),
        .Q(\PM_data_pix_depth_reg[0]_20 [7]));
  FDCE \PM_data_pix_depth_reg[0][8] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [8]),
        .Q(\PM_data_pix_depth_reg[0]_20 [8]));
  FDCE \PM_data_pix_depth_reg[0][9] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [9]),
        .Q(\PM_data_pix_depth_reg[0]_20 [9]));
  FDCE \PM_data_pix_depth_reg[1][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [0]),
        .Q(\PM_data_pix_depth_reg[1]_19 [0]));
  FDCE \PM_data_pix_depth_reg[1][10] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [10]),
        .Q(\PM_data_pix_depth_reg[1]_19 [10]));
  FDCE \PM_data_pix_depth_reg[1][11] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [11]),
        .Q(\PM_data_pix_depth_reg[1]_19 [11]));
  FDCE \PM_data_pix_depth_reg[1][12] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [12]),
        .Q(\PM_data_pix_depth_reg[1]_19 [12]));
  FDCE \PM_data_pix_depth_reg[1][13] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [13]),
        .Q(\PM_data_pix_depth_reg[1]_19 [13]));
  FDCE \PM_data_pix_depth_reg[1][14] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [14]),
        .Q(\PM_data_pix_depth_reg[1]_19 [14]));
  FDCE \PM_data_pix_depth_reg[1][15] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [15]),
        .Q(\PM_data_pix_depth_reg[1]_19 [15]));
  FDCE \PM_data_pix_depth_reg[1][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [1]),
        .Q(\PM_data_pix_depth_reg[1]_19 [1]));
  FDCE \PM_data_pix_depth_reg[1][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [2]),
        .Q(\PM_data_pix_depth_reg[1]_19 [2]));
  FDCE \PM_data_pix_depth_reg[1][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [3]),
        .Q(\PM_data_pix_depth_reg[1]_19 [3]));
  FDCE \PM_data_pix_depth_reg[1][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [4]),
        .Q(\PM_data_pix_depth_reg[1]_19 [4]));
  FDCE \PM_data_pix_depth_reg[1][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [5]),
        .Q(\PM_data_pix_depth_reg[1]_19 [5]));
  FDCE \PM_data_pix_depth_reg[1][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [6]),
        .Q(\PM_data_pix_depth_reg[1]_19 [6]));
  FDCE \PM_data_pix_depth_reg[1][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [7]),
        .Q(\PM_data_pix_depth_reg[1]_19 [7]));
  FDCE \PM_data_pix_depth_reg[1][8] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [8]),
        .Q(\PM_data_pix_depth_reg[1]_19 [8]));
  FDCE \PM_data_pix_depth_reg[1][9] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [9]),
        .Q(\PM_data_pix_depth_reg[1]_19 [9]));
  FDCE \PM_data_pix_depth_reg[2][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [0]),
        .Q(\PM_data_pix_depth_reg[2]_18 [0]));
  FDCE \PM_data_pix_depth_reg[2][10] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [10]),
        .Q(\PM_data_pix_depth_reg[2]_18 [10]));
  FDCE \PM_data_pix_depth_reg[2][11] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [11]),
        .Q(\PM_data_pix_depth_reg[2]_18 [11]));
  FDCE \PM_data_pix_depth_reg[2][12] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [12]),
        .Q(\PM_data_pix_depth_reg[2]_18 [12]));
  FDCE \PM_data_pix_depth_reg[2][13] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [13]),
        .Q(\PM_data_pix_depth_reg[2]_18 [13]));
  FDCE \PM_data_pix_depth_reg[2][14] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [14]),
        .Q(\PM_data_pix_depth_reg[2]_18 [14]));
  FDCE \PM_data_pix_depth_reg[2][15] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [15]),
        .Q(\PM_data_pix_depth_reg[2]_18 [15]));
  FDCE \PM_data_pix_depth_reg[2][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [1]),
        .Q(\PM_data_pix_depth_reg[2]_18 [1]));
  FDCE \PM_data_pix_depth_reg[2][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [2]),
        .Q(\PM_data_pix_depth_reg[2]_18 [2]));
  FDCE \PM_data_pix_depth_reg[2][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [3]),
        .Q(\PM_data_pix_depth_reg[2]_18 [3]));
  FDCE \PM_data_pix_depth_reg[2][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [4]),
        .Q(\PM_data_pix_depth_reg[2]_18 [4]));
  FDCE \PM_data_pix_depth_reg[2][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [5]),
        .Q(\PM_data_pix_depth_reg[2]_18 [5]));
  FDCE \PM_data_pix_depth_reg[2][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [6]),
        .Q(\PM_data_pix_depth_reg[2]_18 [6]));
  FDCE \PM_data_pix_depth_reg[2][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [7]),
        .Q(\PM_data_pix_depth_reg[2]_18 [7]));
  FDCE \PM_data_pix_depth_reg[2][8] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [8]),
        .Q(\PM_data_pix_depth_reg[2]_18 [8]));
  FDCE \PM_data_pix_depth_reg[2][9] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_pix_depth_reg[2][15]_0 [9]),
        .Q(\PM_data_pix_depth_reg[2]_18 [9]));
  FDCE \PM_data_x_orig_reg[0][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [0]),
        .Q(\PM_data_x_orig_reg[0]_11 [0]));
  FDCE \PM_data_x_orig_reg[0][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [1]),
        .Q(\PM_data_x_orig_reg[0]_11 [1]));
  FDCE \PM_data_x_orig_reg[0][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [2]),
        .Q(\PM_data_x_orig_reg[0]_11 [2]));
  FDCE \PM_data_x_orig_reg[0][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [3]),
        .Q(\PM_data_x_orig_reg[0]_11 [3]));
  FDCE \PM_data_x_orig_reg[0][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [4]),
        .Q(\PM_data_x_orig_reg[0]_11 [4]));
  FDCE \PM_data_x_orig_reg[0][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [5]),
        .Q(\PM_data_x_orig_reg[0]_11 [5]));
  FDCE \PM_data_x_orig_reg[0][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [6]),
        .Q(\PM_data_x_orig_reg[0]_11 [6]));
  FDCE \PM_data_x_orig_reg[0][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [7]),
        .Q(\PM_data_x_orig_reg[0]_11 [7]));
  FDCE \PM_data_x_orig_reg[1][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [0]),
        .Q(\PM_data_x_orig_reg[1]_10 [0]));
  FDCE \PM_data_x_orig_reg[1][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [1]),
        .Q(\PM_data_x_orig_reg[1]_10 [1]));
  FDCE \PM_data_x_orig_reg[1][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [2]),
        .Q(\PM_data_x_orig_reg[1]_10 [2]));
  FDCE \PM_data_x_orig_reg[1][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [3]),
        .Q(\PM_data_x_orig_reg[1]_10 [3]));
  FDCE \PM_data_x_orig_reg[1][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [4]),
        .Q(\PM_data_x_orig_reg[1]_10 [4]));
  FDCE \PM_data_x_orig_reg[1][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [5]),
        .Q(\PM_data_x_orig_reg[1]_10 [5]));
  FDCE \PM_data_x_orig_reg[1][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [6]),
        .Q(\PM_data_x_orig_reg[1]_10 [6]));
  FDCE \PM_data_x_orig_reg[1][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [7]),
        .Q(\PM_data_x_orig_reg[1]_10 [7]));
  FDCE \PM_data_x_orig_reg[2][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [0]),
        .Q(\PM_data_x_orig_reg[2]_9 [0]));
  FDCE \PM_data_x_orig_reg[2][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [1]),
        .Q(\PM_data_x_orig_reg[2]_9 [1]));
  FDCE \PM_data_x_orig_reg[2][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [2]),
        .Q(\PM_data_x_orig_reg[2]_9 [2]));
  FDCE \PM_data_x_orig_reg[2][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [3]),
        .Q(\PM_data_x_orig_reg[2]_9 [3]));
  FDCE \PM_data_x_orig_reg[2][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [4]),
        .Q(\PM_data_x_orig_reg[2]_9 [4]));
  FDCE \PM_data_x_orig_reg[2][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [5]),
        .Q(\PM_data_x_orig_reg[2]_9 [5]));
  FDCE \PM_data_x_orig_reg[2][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [6]),
        .Q(\PM_data_x_orig_reg[2]_9 [6]));
  FDCE \PM_data_x_orig_reg[2][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(\PM_data_x_orig_reg[2][7]_0 [7]),
        .Q(\PM_data_x_orig_reg[2]_9 [7]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \PM_data_y_orig[0][7]_i_1 
       (.I0(state_write),
        .I1(s_PM_req),
        .I2(\write_reg_n_0_[0] ),
        .I3(\write_reg_n_0_[1] ),
        .I4(full[0]),
        .O(\PM_data_y_orig[0]_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \PM_data_y_orig[1][7]_i_1 
       (.I0(full[1]),
        .I1(state_write),
        .I2(s_PM_req),
        .I3(\write_reg_n_0_[1] ),
        .I4(\write_reg_n_0_[0] ),
        .O(\PM_data_y_orig[1]_27 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \PM_data_y_orig[2][7]_i_1 
       (.I0(full[2]),
        .I1(state_write),
        .I2(s_PM_req),
        .I3(\write_reg_n_0_[0] ),
        .I4(\write_reg_n_0_[1] ),
        .O(\PM_data_y_orig[2]_28 ));
  FDCE \PM_data_y_orig_reg[0][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(Q[0]),
        .Q(\PM_data_y_orig_reg[0]_8 [0]));
  FDCE \PM_data_y_orig_reg[0][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(Q[1]),
        .Q(\PM_data_y_orig_reg[0]_8 [1]));
  FDCE \PM_data_y_orig_reg[0][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(Q[2]),
        .Q(\PM_data_y_orig_reg[0]_8 [2]));
  FDCE \PM_data_y_orig_reg[0][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(Q[3]),
        .Q(\PM_data_y_orig_reg[0]_8 [3]));
  FDCE \PM_data_y_orig_reg[0][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(Q[4]),
        .Q(\PM_data_y_orig_reg[0]_8 [4]));
  FDCE \PM_data_y_orig_reg[0][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(Q[5]),
        .Q(\PM_data_y_orig_reg[0]_8 [5]));
  FDCE \PM_data_y_orig_reg[0][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(Q[6]),
        .Q(\PM_data_y_orig_reg[0]_8 [6]));
  FDCE \PM_data_y_orig_reg[0][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[0]_0 ),
        .CLR(SR),
        .D(Q[7]),
        .Q(\PM_data_y_orig_reg[0]_8 [7]));
  FDCE \PM_data_y_orig_reg[1][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(Q[0]),
        .Q(\PM_data_y_orig_reg[1]_7 [0]));
  FDCE \PM_data_y_orig_reg[1][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(Q[1]),
        .Q(\PM_data_y_orig_reg[1]_7 [1]));
  FDCE \PM_data_y_orig_reg[1][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(Q[2]),
        .Q(\PM_data_y_orig_reg[1]_7 [2]));
  FDCE \PM_data_y_orig_reg[1][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(Q[3]),
        .Q(\PM_data_y_orig_reg[1]_7 [3]));
  FDCE \PM_data_y_orig_reg[1][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(Q[4]),
        .Q(\PM_data_y_orig_reg[1]_7 [4]));
  FDCE \PM_data_y_orig_reg[1][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(Q[5]),
        .Q(\PM_data_y_orig_reg[1]_7 [5]));
  FDCE \PM_data_y_orig_reg[1][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(Q[6]),
        .Q(\PM_data_y_orig_reg[1]_7 [6]));
  FDCE \PM_data_y_orig_reg[1][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[1]_27 ),
        .CLR(SR),
        .D(Q[7]),
        .Q(\PM_data_y_orig_reg[1]_7 [7]));
  FDCE \PM_data_y_orig_reg[2][0] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(Q[0]),
        .Q(\PM_data_y_orig_reg[2]_6 [0]));
  FDCE \PM_data_y_orig_reg[2][1] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(Q[1]),
        .Q(\PM_data_y_orig_reg[2]_6 [1]));
  FDCE \PM_data_y_orig_reg[2][2] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(Q[2]),
        .Q(\PM_data_y_orig_reg[2]_6 [2]));
  FDCE \PM_data_y_orig_reg[2][3] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(Q[3]),
        .Q(\PM_data_y_orig_reg[2]_6 [3]));
  FDCE \PM_data_y_orig_reg[2][4] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(Q[4]),
        .Q(\PM_data_y_orig_reg[2]_6 [4]));
  FDCE \PM_data_y_orig_reg[2][5] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(Q[5]),
        .Q(\PM_data_y_orig_reg[2]_6 [5]));
  FDCE \PM_data_y_orig_reg[2][6] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(Q[6]),
        .Q(\PM_data_y_orig_reg[2]_6 [6]));
  FDCE \PM_data_y_orig_reg[2][7] 
       (.C(clk),
        .CE(\PM_data_y_orig[2]_28 ),
        .CLR(SR),
        .D(Q[7]),
        .Q(\PM_data_y_orig_reg[2]_6 [7]));
  LUT2 #(
    .INIT(4'hE)) 
    \PM_out_direction[1]_i_1 
       (.I0(\PM_out_direction[1]_i_2_n_0 ),
        .I1(\PM_out_direction[1]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F4540000)) 
    \PM_out_direction[1]_i_2 
       (.I0(\PM_out_direction[4]_i_3_n_0 ),
        .I1(SE_reg_0),
        .I2(\PM_out_direction[4]_i_2_n_0 ),
        .I3(NE_reg),
        .I4(PM_data_out_fb_reg_0),
        .I5(\PM_out_direction[4]_i_4_n_0 ),
        .O(\PM_out_direction[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040005500400044)) 
    \PM_out_direction[1]_i_3 
       (.I0(PM_data_out_fb_reg_0),
        .I1(\PM_out_direction[5]_i_3_n_0 ),
        .I2(NE_reg),
        .I3(\PM_out_direction[5]_i_4_n_0 ),
        .I4(\PM_out_direction[5]_i_5_n_0 ),
        .I5(SE_reg_0),
        .O(\PM_out_direction[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00DD000000DDF5F5)) 
    \PM_out_direction[2]_i_1 
       (.I0(SE_reg_0),
        .I1(\PM_out_direction[4]_i_4_n_0 ),
        .I2(\PM_out_direction[5]_i_4_n_0 ),
        .I3(\PM_out_direction[4]_i_2_n_0 ),
        .I4(PM_data_out_fb_reg_0),
        .I5(\PM_out_direction[5]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8F808080AFA0AFA0)) 
    \PM_out_direction[3]_i_1 
       (.I0(\PM_out_direction[4]_i_3_n_0 ),
        .I1(\PM_out_direction[4]_i_4_n_0 ),
        .I2(PM_data_out_fb_reg_0),
        .I3(\PM_out_direction[5]_i_5_n_0 ),
        .I4(\PM_out_direction[5]_i_4_n_0 ),
        .I5(NE_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \PM_out_direction[4]_i_1 
       (.I0(PM_data_out_fb_reg_0),
        .I1(\PM_out_direction[4]_i_2_n_0 ),
        .I2(\PM_out_direction[4]_i_3_n_0 ),
        .I3(\PM_out_direction[4]_i_4_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \PM_out_direction[4]_i_2 
       (.I0(\PM_data_out_y_orig_reg[7]_0 [7]),
        .I1(\PM_data_out_y_orig_reg[7]_0 [6]),
        .I2(\PM_data_out_y_orig_reg[7]_0 [3]),
        .I3(\PM_data_out_y_orig_reg[7]_0 [4]),
        .I4(\PM_data_out_y_orig_reg[7]_0 [5]),
        .O(\PM_out_direction[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \PM_out_direction[4]_i_3 
       (.I0(\PM_data_out_y_orig_reg[7]_0 [4]),
        .I1(\PM_data_out_y_orig_reg[7]_0 [3]),
        .I2(\PM_data_out_y_orig_reg[7]_0 [2]),
        .I3(\PM_data_out_y_orig_reg[7]_0 [6]),
        .I4(\PM_data_out_y_orig_reg[7]_0 [7]),
        .I5(\PM_data_out_y_orig_reg[7]_0 [5]),
        .O(\PM_out_direction[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \PM_out_direction[4]_i_4 
       (.I0(\PM_data_out_x_orig_reg[7]_0 [4]),
        .I1(\PM_data_out_x_orig_reg[7]_0 [3]),
        .I2(\PM_data_out_x_orig_reg[7]_0 [2]),
        .I3(\PM_data_out_x_orig_reg[7]_0 [6]),
        .I4(\PM_data_out_x_orig_reg[7]_0 [5]),
        .I5(\PM_data_out_x_orig_reg[7]_0 [7]),
        .O(\PM_out_direction[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PM_out_direction[5]_i_1 
       (.I0(w_PM_out_new_EB_DEC),
        .I1(\PM_out_direction_reg[5] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \PM_out_direction[5]_i_2 
       (.I0(PM_data_out_fb_reg_0),
        .I1(\PM_out_direction[5]_i_3_n_0 ),
        .I2(\PM_out_direction[5]_i_4_n_0 ),
        .I3(\PM_out_direction[5]_i_5_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \PM_out_direction[5]_i_3 
       (.I0(\PM_data_out_y_dest_reg[7]_0 [7]),
        .I1(\PM_data_out_y_dest_reg[7]_0 [6]),
        .I2(\PM_data_out_y_dest_reg[7]_0 [3]),
        .I3(\PM_data_out_y_dest_reg[7]_0 [4]),
        .I4(\PM_data_out_y_dest_reg[7]_0 [5]),
        .O(\PM_out_direction[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \PM_out_direction[5]_i_4 
       (.I0(\PM_data_out_x_dest_reg[7]_0 [4]),
        .I1(\PM_data_out_x_dest_reg[7]_0 [3]),
        .I2(\PM_data_out_x_dest_reg[7]_0 [2]),
        .I3(\PM_data_out_x_dest_reg[7]_0 [6]),
        .I4(\PM_data_out_x_dest_reg[7]_0 [5]),
        .I5(\PM_data_out_x_dest_reg[7]_0 [7]),
        .O(\PM_out_direction[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \PM_out_direction[5]_i_5 
       (.I0(\PM_data_out_y_dest_reg[7]_0 [4]),
        .I1(\PM_data_out_y_dest_reg[7]_0 [3]),
        .I2(\PM_data_out_y_dest_reg[7]_0 [2]),
        .I3(\PM_data_out_y_dest_reg[7]_0 [6]),
        .I4(\PM_data_out_y_dest_reg[7]_0 [7]),
        .I5(\PM_data_out_y_dest_reg[7]_0 [5]),
        .O(\PM_out_direction[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444CCCC4FFFCCCC)) 
    PM_out_new_EB_DEC_i_1
       (.I0(state),
        .I1(w_PM_out_new_EB_DEC),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(reset_riscv),
        .I5(\read[1]_i_3_n_0 ),
        .O(PM_out_new_EB_DEC_i_1_n_0));
  FDRE PM_out_new_EB_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(PM_out_new_EB_DEC_i_1_n_0),
        .Q(w_PM_out_new_EB_DEC),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h2AFFAAAA)) 
    PM_stall_out_EB_i_1
       (.I0(PM_stall_out_EB_reg_0),
        .I1(state),
        .I2(w_PM_stall_in_DEC),
        .I3(\read[1]_i_3_n_0 ),
        .I4(reset_riscv),
        .O(PM_stall_out_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    PM_stall_out_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(PM_stall_out_EB_i_1_n_0),
        .Q(PM_stall_out_EB_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0EEFFFF1F110000)) 
    SE_i_1
       (.I0(\PM_out_direction[4]_i_2_n_0 ),
        .I1(SE_i_2_n_0),
        .I2(\PM_out_direction[5]_i_3_n_0 ),
        .I3(SE_i_3_n_0),
        .I4(NE_reg_0),
        .I5(SE_reg_0),
        .O(SE_reg));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    SE_i_2
       (.I0(\PM_out_direction[4]_i_4_n_0 ),
        .I1(PM_data_out_fb_reg_0),
        .O(SE_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SE_i_3
       (.I0(PM_data_out_fb_reg_0),
        .I1(\PM_out_direction[5]_i_4_n_0 ),
        .O(SE_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFF588888880)) 
    \full[0]_i_1 
       (.I0(reset_riscv),
        .I1(\PM_data_y_orig[0]_0 ),
        .I2(\read[1]_i_3_n_0 ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read_reg_n_0_[1] ),
        .I5(full[0]),
        .O(\full[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FFFF88808888)) 
    \full[1]_i_1 
       (.I0(reset_riscv),
        .I1(\PM_data_y_orig[1]_27 ),
        .I2(\read[1]_i_3_n_0 ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\read_reg_n_0_[0] ),
        .I5(full[1]),
        .O(\full[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5F88888808)) 
    \full[2]_i_1 
       (.I0(reset_riscv),
        .I1(\PM_data_y_orig[2]_28 ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read[1]_i_3_n_0 ),
        .I5(full[2]),
        .O(\full[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[0]_i_1_n_0 ),
        .Q(full[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[1]_i_1_n_0 ),
        .Q(full[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[2]_i_1_n_0 ),
        .Q(full[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \i_N_pixel[15]_i_35 
       (.I0(full[1]),
        .I1(full[2]),
        .I2(full[0]),
        .O(\full_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read[0]_i_1 
       (.I0(\read_reg_n_0_[1] ),
        .I1(\read_reg_n_0_[0] ),
        .O(\read[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \read[1]_i_1 
       (.I0(\read[1]_i_3_n_0 ),
        .I1(reset_riscv),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .O(read0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read[1]_i_2 
       (.I0(\read_reg_n_0_[0] ),
        .I1(\read_reg_n_0_[1] ),
        .O(\read[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read[1]_i_3 
       (.I0(state),
        .I1(\read[1]_i_4_n_0 ),
        .O(\read[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h75577F5775F77FF7)) 
    \read[1]_i_4 
       (.I0(w_PM_ready_DEC_EB),
        .I1(full[0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(full[2]),
        .I5(full[1]),
        .O(\read[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[0] 
       (.C(clk),
        .CE(read0),
        .D(\read[0]_i_1_n_0 ),
        .Q(\read_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[1] 
       (.C(clk),
        .CE(read0),
        .D(\read[1]_i_2_n_0 ),
        .Q(\read_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h2FAA)) 
    state_i_1__0
       (.I0(state),
        .I1(w_PM_stall_in_DEC),
        .I2(\read[1]_i_3_n_0 ),
        .I3(reset_riscv),
        .O(state_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__0_n_0),
        .Q(state),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h6222)) 
    state_write_i_1
       (.I0(state_write),
        .I1(reset_riscv),
        .I2(s_PM_req),
        .I3(\write[1]_i_3_n_0 ),
        .O(state_write_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_write_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_write_i_1_n_0),
        .Q(state_write),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write[0]_i_1 
       (.I0(\write_reg_n_0_[1] ),
        .I1(\write_reg_n_0_[0] ),
        .O(\write[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \write[1]_i_1 
       (.I0(s_PM_req),
        .I1(state_write),
        .I2(\write[1]_i_3_n_0 ),
        .I3(reset_riscv),
        .I4(\write_reg_n_0_[0] ),
        .I5(\write_reg_n_0_[1] ),
        .O(write0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write[1]_i_2 
       (.I0(\write_reg_n_0_[0] ),
        .I1(\write_reg_n_0_[1] ),
        .O(\write[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h101CD3DF)) 
    \write[1]_i_3 
       (.I0(full[2]),
        .I1(\write_reg_n_0_[0] ),
        .I2(\write_reg_n_0_[1] ),
        .I3(full[1]),
        .I4(full[0]),
        .O(\write[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[0] 
       (.C(clk),
        .CE(write0),
        .D(\write[0]_i_1_n_0 ),
        .Q(\write_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[1] 
       (.C(clk),
        .CE(write0),
        .D(\write[1]_i_2_n_0 ),
        .Q(\write_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PM_wrapper_EB_DEC
   (w_PM_in_fb,
    \full_reg[1] ,
    oc_PM_ack_reg,
    oc_PM_ack_reg_0,
    PM_stall_out_EB_reg,
    w_PM_stall_out_EB,
    w_PM_stall_out_DEC,
    \PM_out_direction_reg[1] ,
    \PM_out_direction_reg[2] ,
    \PM_out_direction_reg[4] ,
    \PM_out_direction_reg[5] ,
    \PM_out_direction_reg[3] ,
    \PM_data_out_y_orig_reg[7] ,
    \PM_data_out_x_orig_reg[7] ,
    \PM_data_out_y_dest_reg[7] ,
    \PM_data_out_x_dest_reg[7] ,
    \PM_data_out_pixel_reg[15] ,
    \PM_data_out_step_reg[4] ,
    \PM_data_out_frame_reg[7] ,
    reset_riscv,
    signal_out_pm_in_router_data,
    \signal_i_PM_pixel_reg[0] ,
    \arb[0]_channel ,
    PM_SET_ultimo_reg,
    \buffer_direction[1]_in_ack ,
    \i_N_pixel[15]_i_4 ,
    Q,
    \buffer_direction[2]_in_ack ,
    \i_N_pixel[15]_i_17 ,
    clk,
    SR,
    w_PM_stall_in_DEC);
  output w_PM_in_fb;
  output \full_reg[1] ;
  output oc_PM_ack_reg;
  output oc_PM_ack_reg_0;
  output PM_stall_out_EB_reg;
  output w_PM_stall_out_EB;
  output w_PM_stall_out_DEC;
  output \PM_out_direction_reg[1] ;
  output \PM_out_direction_reg[2] ;
  output \PM_out_direction_reg[4] ;
  output \PM_out_direction_reg[5] ;
  output \PM_out_direction_reg[3] ;
  output [7:0]\PM_data_out_y_orig_reg[7] ;
  output [7:0]\PM_data_out_x_orig_reg[7] ;
  output [7:0]\PM_data_out_y_dest_reg[7] ;
  output [7:0]\PM_data_out_x_dest_reg[7] ;
  output [15:0]\PM_data_out_pixel_reg[15] ;
  output [4:0]\PM_data_out_step_reg[4] ;
  output [7:0]\PM_data_out_frame_reg[7] ;
  input reset_riscv;
  input [62:0]signal_out_pm_in_router_data;
  input \signal_i_PM_pixel_reg[0] ;
  input [0:0]\arb[0]_channel ;
  input PM_SET_ultimo_reg;
  input \buffer_direction[1]_in_ack ;
  input [4:0]\i_N_pixel[15]_i_4 ;
  input [4:0]Q;
  input \buffer_direction[2]_in_ack ;
  input \i_N_pixel[15]_i_17 ;
  input clk;
  input [0:0]SR;
  input w_PM_stall_in_DEC;

  wire Inst_dec_n_0;
  wire Inst_dec_n_3;
  wire Inst_dec_n_4;
  wire Inst_dec_n_5;
  wire Inst_elastic_buffer_n_10;
  wire Inst_elastic_buffer_n_11;
  wire Inst_elastic_buffer_n_44;
  wire Inst_elastic_buffer_n_45;
  wire Inst_elastic_buffer_n_6;
  wire Inst_elastic_buffer_n_7;
  wire Inst_elastic_buffer_n_8;
  wire Inst_elastic_buffer_n_9;
  wire PM_SET_ultimo_reg;
  wire [7:0]\PM_data_out_frame_reg[7] ;
  wire [15:0]\PM_data_out_pixel_reg[15] ;
  wire [4:0]\PM_data_out_step_reg[4] ;
  wire [7:0]\PM_data_out_x_dest_reg[7] ;
  wire [7:0]\PM_data_out_x_orig_reg[7] ;
  wire [7:0]\PM_data_out_y_dest_reg[7] ;
  wire [7:0]\PM_data_out_y_orig_reg[7] ;
  wire \PM_out_direction_reg[1] ;
  wire \PM_out_direction_reg[2] ;
  wire \PM_out_direction_reg[3] ;
  wire \PM_out_direction_reg[4] ;
  wire \PM_out_direction_reg[5] ;
  wire PM_stall_out_EB_reg;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]\arb[0]_channel ;
  wire \buffer_direction[1]_in_ack ;
  wire \buffer_direction[2]_in_ack ;
  wire clk;
  wire \full_reg[1] ;
  wire \i_N_pixel[15]_i_17 ;
  wire [4:0]\i_N_pixel[15]_i_4 ;
  wire i_PM_fb;
  wire [7:0]i_PM_frame;
  wire [15:0]i_PM_pixel;
  wire [4:0]i_PM_step;
  wire [7:0]i_PM_x_dest;
  wire [7:0]i_PM_x_orig;
  wire [7:0]i_PM_y_dest;
  wire [7:0]i_PM_y_orig;
  wire oc_PM_ack_reg;
  wire oc_PM_ack_reg_0;
  wire reset_riscv;
  wire s_PM_ack;
  wire s_PM_req;
  wire \signal_i_PM_pixel_reg[0] ;
  wire [62:0]signal_out_pm_in_router_data;
  wire w_PM_in_fb;
  wire w_PM_out_new_EB_DEC;
  wire w_PM_ready_DEC_EB;
  wire w_PM_stall_in_DEC;
  wire w_PM_stall_out_DEC;
  wire w_PM_stall_out_EB;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PM_dec Inst_dec
       (.D({Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9,Inst_elastic_buffer_n_10,Inst_elastic_buffer_n_11}),
        .E(Inst_elastic_buffer_n_6),
        .NE_reg_0(Inst_dec_n_3),
        .NE_reg_1(Inst_elastic_buffer_n_44),
        .\PM_out_direction_reg[1]_0 (\PM_out_direction_reg[1] ),
        .\PM_out_direction_reg[2]_0 (\PM_out_direction_reg[2] ),
        .\PM_out_direction_reg[3]_0 (\PM_out_direction_reg[3] ),
        .\PM_out_direction_reg[4]_0 (\PM_out_direction_reg[4] ),
        .\PM_out_direction_reg[5]_0 (\PM_out_direction_reg[5] ),
        .PM_stall_out_DEC_reg_0(w_PM_stall_out_DEC),
        .Q(Q),
        .SE_reg_0(Inst_dec_n_4),
        .SE_reg_1(Inst_elastic_buffer_n_45),
        .SR(SR),
        .\buffer_direction[1]_in_ack (\buffer_direction[1]_in_ack ),
        .\buffer_direction[2]_in_ack (\buffer_direction[2]_in_ack ),
        .clk(clk),
        .\i_N_pixel[15]_i_17_0 (w_PM_stall_out_EB),
        .\i_N_pixel[15]_i_17_1 (\full_reg[1] ),
        .\i_N_pixel[15]_i_17_2 (\i_N_pixel[15]_i_17 ),
        .\i_N_pixel[15]_i_4 (\i_N_pixel[15]_i_4 ),
        .reset_riscv(reset_riscv),
        .state_reg_0(Inst_dec_n_0),
        .state_reg_1(Inst_dec_n_5),
        .w_PM_out_new_EB_DEC(w_PM_out_new_EB_DEC),
        .w_PM_ready_DEC_EB(w_PM_ready_DEC_EB),
        .w_PM_stall_in_DEC(w_PM_stall_in_DEC));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PM_elastic_buffer Inst_elastic_buffer
       (.D({Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9,Inst_elastic_buffer_n_10,Inst_elastic_buffer_n_11}),
        .E(Inst_elastic_buffer_n_6),
        .NE_reg(Inst_dec_n_3),
        .NE_reg_0(Inst_dec_n_5),
        .PM_SET_ultimo_reg(PM_SET_ultimo_reg),
        .\PM_data_img_height_reg[2][7]_0 (i_PM_y_dest),
        .\PM_data_img_width_reg[2][7]_0 (i_PM_x_dest),
        .\PM_data_n_frames_reg[2][7]_0 (i_PM_frame),
        .\PM_data_n_steps_reg[2][4]_0 (i_PM_step),
        .PM_data_out_fb_reg_0(w_PM_in_fb),
        .PM_data_out_fb_reg_1(Inst_elastic_buffer_n_44),
        .\PM_data_out_frame_reg[7]_0 (\PM_data_out_frame_reg[7] ),
        .\PM_data_out_pixel_reg[15]_0 (\PM_data_out_pixel_reg[15] ),
        .\PM_data_out_step_reg[4]_0 (\PM_data_out_step_reg[4] ),
        .\PM_data_out_x_dest_reg[7]_0 (\PM_data_out_x_dest_reg[7] ),
        .\PM_data_out_x_orig_reg[7]_0 (\PM_data_out_x_orig_reg[7] ),
        .\PM_data_out_y_dest_reg[7]_0 (\PM_data_out_y_dest_reg[7] ),
        .\PM_data_out_y_orig_reg[7]_0 (\PM_data_out_y_orig_reg[7] ),
        .\PM_data_pix_depth_reg[2][15]_0 (i_PM_pixel),
        .\PM_data_x_orig_reg[2][7]_0 (i_PM_x_orig),
        .\PM_out_direction_reg[5] (Inst_dec_n_0),
        .PM_stall_out_EB_reg_0(w_PM_stall_out_EB),
        .PM_stall_out_EB_reg_1(PM_stall_out_EB_reg),
        .Q(i_PM_y_orig),
        .SE_reg(Inst_elastic_buffer_n_45),
        .SE_reg_0(Inst_dec_n_4),
        .SR(SR),
        .\arb[0]_channel (\arb[0]_channel ),
        .clk(clk),
        .\full_reg[1]_0 (\full_reg[1] ),
        .i_PM_fb(i_PM_fb),
        .reset_riscv(reset_riscv),
        .s_PM_ack(s_PM_ack),
        .s_PM_req(s_PM_req),
        .w_PM_out_new_EB_DEC(w_PM_out_new_EB_DEC),
        .w_PM_ready_DEC_EB(w_PM_ready_DEC_EB),
        .w_PM_stall_in_DEC(w_PM_stall_in_DEC),
        .w_PM_stall_out_DEC(w_PM_stall_out_DEC));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_in_PM_controller Inst_in_pm_ctrl
       (.Q(i_PM_y_orig),
        .SR(SR),
        .clk(clk),
        .i_PM_fb(i_PM_fb),
        .\i_PM_frame_reg[7]_0 (i_PM_frame),
        .\i_PM_pixel_reg[15]_0 (i_PM_pixel),
        .\i_PM_step_reg[4]_0 (i_PM_step),
        .\i_PM_x_dest_reg[7]_0 (i_PM_x_dest),
        .\i_PM_x_orig_reg[7]_0 (i_PM_x_orig),
        .\i_PM_y_dest_reg[7]_0 (i_PM_y_dest),
        .oc_PM_ack_reg_0(oc_PM_ack_reg_0),
        .oc_PM_ack_reg_1(oc_PM_ack_reg),
        .reset_riscv(reset_riscv),
        .s_PM_ack(s_PM_ack),
        .s_PM_req(s_PM_req),
        .\signal_i_PM_pixel_reg[0] (\signal_i_PM_pixel_reg[0] ),
        .signal_out_pm_in_router_data(signal_out_pm_in_router_data));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_dec
   (state_reg_0,
    w_S_ready_DEC_EB,
    S_stall_out_DEC_reg_0,
    NE_reg_0,
    SE_reg_0,
    state_reg_1,
    S_stall_out_DEC_reg_1,
    \S_out_direction_reg[1]_0 ,
    S_stall_out_DEC_reg_2,
    \S_out_direction_reg[2]_0 ,
    \S_out_direction_reg[4]_0 ,
    \S_out_direction_reg[5]_0 ,
    \S_out_direction_reg[3]_0 ,
    clk,
    NE_reg_1,
    SE_reg_1,
    w_S_out_new_EB_DEC,
    reset_riscv,
    S_SET_ultimo_reg,
    S_SET_ultimo_reg_0,
    \buffer_direction[4]_in_ack ,
    \i_N_pixel[15]_i_13 ,
    \i_N_pixel[15]_i_13_0 ,
    w_S_stall_in_DEC,
    E,
    D,
    SR);
  output state_reg_0;
  output w_S_ready_DEC_EB;
  output S_stall_out_DEC_reg_0;
  output NE_reg_0;
  output SE_reg_0;
  output state_reg_1;
  output S_stall_out_DEC_reg_1;
  output \S_out_direction_reg[1]_0 ;
  output S_stall_out_DEC_reg_2;
  output \S_out_direction_reg[2]_0 ;
  output \S_out_direction_reg[4]_0 ;
  output \S_out_direction_reg[5]_0 ;
  output \S_out_direction_reg[3]_0 ;
  input clk;
  input NE_reg_1;
  input SE_reg_1;
  input w_S_out_new_EB_DEC;
  input reset_riscv;
  input S_SET_ultimo_reg;
  input S_SET_ultimo_reg_0;
  input \buffer_direction[4]_in_ack ;
  input \i_N_pixel[15]_i_13 ;
  input \i_N_pixel[15]_i_13_0 ;
  input w_S_stall_in_DEC;
  input [0:0]E;
  input [4:0]D;
  input [0:0]SR;

  wire [4:0]D;
  wire [0:0]E;
  wire NE_reg_0;
  wire NE_reg_1;
  wire SE_reg_0;
  wire SE_reg_1;
  wire [0:0]SR;
  wire S_SET_ultimo_reg;
  wire S_SET_ultimo_reg_0;
  wire \S_out_direction_reg[1]_0 ;
  wire \S_out_direction_reg[2]_0 ;
  wire \S_out_direction_reg[3]_0 ;
  wire \S_out_direction_reg[4]_0 ;
  wire \S_out_direction_reg[5]_0 ;
  wire S_ready_DEC_EB_i_1_n_0;
  wire S_stall_out_DEC_i_1_n_0;
  wire S_stall_out_DEC_reg_0;
  wire S_stall_out_DEC_reg_1;
  wire S_stall_out_DEC_reg_2;
  wire \buffer_direction[4]_in_ack ;
  wire clk;
  wire \i_N_pixel[15]_i_13 ;
  wire \i_N_pixel[15]_i_13_0 ;
  wire \i_N_pixel[15]_i_44_n_0 ;
  wire reset_riscv;
  wire state_i_1__5_n_0;
  wire state_reg_0;
  wire state_reg_1;
  wire [5:1]w_S_in_direction;
  wire w_S_out_new_EB_DEC;
  wire w_S_ready_DEC_EB;
  wire w_S_stall_in_DEC;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h40)) 
    NE_i_2__2
       (.I0(state_reg_0),
        .I1(w_S_out_new_EB_DEC),
        .I2(reset_riscv),
        .O(state_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    NE_reg
       (.C(clk),
        .CE(1'b1),
        .D(NE_reg_1),
        .Q(NE_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    SE_reg
       (.C(clk),
        .CE(1'b1),
        .D(SE_reg_1),
        .Q(SE_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    S_SET_ultimo_i_2
       (.I0(S_SET_ultimo_reg),
        .I1(S_stall_out_DEC_reg_0),
        .I2(S_SET_ultimo_reg_0),
        .O(S_stall_out_DEC_reg_1));
  FDCE \S_out_direction_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[0]),
        .Q(w_S_in_direction[1]));
  FDCE \S_out_direction_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[1]),
        .Q(w_S_in_direction[2]));
  FDCE \S_out_direction_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[2]),
        .Q(w_S_in_direction[3]));
  FDCE \S_out_direction_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[3]),
        .Q(w_S_in_direction[4]));
  FDCE \S_out_direction_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[4]),
        .Q(w_S_in_direction[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hEAEA0AAA)) 
    S_ready_DEC_EB_i_1
       (.I0(w_S_ready_DEC_EB),
        .I1(w_S_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_S_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(S_ready_DEC_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    S_ready_DEC_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(S_ready_DEC_EB_i_1_n_0),
        .Q(w_S_ready_DEC_EB),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h2A2AFAAA)) 
    S_stall_out_DEC_i_1
       (.I0(S_stall_out_DEC_reg_0),
        .I1(w_S_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_S_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(S_stall_out_DEC_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    S_stall_out_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(S_stall_out_DEC_i_1_n_0),
        .Q(S_stall_out_DEC_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \i_N_pixel[15]_i_15 
       (.I0(\buffer_direction[4]_in_ack ),
        .I1(S_stall_out_DEC_reg_2),
        .I2(w_S_in_direction[5]),
        .O(\S_out_direction_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \i_N_pixel[15]_i_18 
       (.I0(\buffer_direction[4]_in_ack ),
        .I1(S_stall_out_DEC_reg_2),
        .I2(w_S_in_direction[1]),
        .O(\S_out_direction_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \i_N_pixel[15]_i_26 
       (.I0(\buffer_direction[4]_in_ack ),
        .I1(S_stall_out_DEC_reg_2),
        .I2(w_S_in_direction[4]),
        .O(\S_out_direction_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \i_N_pixel[15]_i_29 
       (.I0(\buffer_direction[4]_in_ack ),
        .I1(S_stall_out_DEC_reg_2),
        .I2(w_S_in_direction[3]),
        .O(\S_out_direction_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h8888888880888000)) 
    \i_N_pixel[15]_i_39 
       (.I0(S_stall_out_DEC_reg_0),
        .I1(S_SET_ultimo_reg_0),
        .I2(\i_N_pixel[15]_i_13 ),
        .I3(w_S_in_direction[5]),
        .I4(\i_N_pixel[15]_i_13_0 ),
        .I5(\i_N_pixel[15]_i_44_n_0 ),
        .O(S_stall_out_DEC_reg_2));
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \i_N_pixel[15]_i_44 
       (.I0(w_S_in_direction[1]),
        .I1(w_S_in_direction[4]),
        .I2(w_S_in_direction[5]),
        .I3(w_S_in_direction[2]),
        .I4(w_S_in_direction[3]),
        .O(\i_N_pixel[15]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \i_S_pixel[15]_i_6 
       (.I0(\buffer_direction[4]_in_ack ),
        .I1(S_stall_out_DEC_reg_2),
        .I2(w_S_in_direction[2]),
        .O(\S_out_direction_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    state_i_1__5
       (.I0(reset_riscv),
        .I1(w_S_stall_in_DEC),
        .I2(state_reg_0),
        .I3(w_S_out_new_EB_DEC),
        .O(state_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__5_n_0),
        .Q(state_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_elastic_buffer
   (S_data_out_fb_reg_0,
    w_S_out_new_EB_DEC,
    w_S_stall_out_EB,
    IN_S_ACK,
    E,
    D,
    \S_data_out_x_orig_reg[7]_0 ,
    Q,
    \S_data_out_x_dest_reg[7]_0 ,
    \S_data_out_y_dest_reg[7]_0 ,
    S_data_out_fb_reg_1,
    SE_reg,
    \S_data_out_pixel_reg[15]_0 ,
    \S_data_out_step_reg[4]_0 ,
    \S_data_out_frame_reg[7]_0 ,
    clk,
    SR,
    IN_S,
    w_S_stall_in_DEC,
    reset_riscv,
    \S_out_direction_reg[5] ,
    SE_reg_0,
    NE_reg,
    w_S_ready_DEC_EB,
    NE_reg_0);
  output S_data_out_fb_reg_0;
  output w_S_out_new_EB_DEC;
  output w_S_stall_out_EB;
  output IN_S_ACK;
  output [0:0]E;
  output [4:0]D;
  output [7:0]\S_data_out_x_orig_reg[7]_0 ;
  output [7:0]Q;
  output [7:0]\S_data_out_x_dest_reg[7]_0 ;
  output [7:0]\S_data_out_y_dest_reg[7]_0 ;
  output S_data_out_fb_reg_1;
  output SE_reg;
  output [15:0]\S_data_out_pixel_reg[15]_0 ;
  output [4:0]\S_data_out_step_reg[4]_0 ;
  output [7:0]\S_data_out_frame_reg[7]_0 ;
  input clk;
  input [0:0]SR;
  input [62:0]IN_S;
  input w_S_stall_in_DEC;
  input reset_riscv;
  input \S_out_direction_reg[5] ;
  input SE_reg_0;
  input NE_reg;
  input w_S_ready_DEC_EB;
  input NE_reg_0;

  wire [4:0]D;
  wire [0:0]E;
  wire [62:0]IN_S;
  wire IN_S_ACK;
  wire NE_i_3__2_n_0;
  wire NE_reg;
  wire NE_reg_0;
  wire [7:0]Q;
  wire SE_i_2__2_n_0;
  wire SE_i_3__2_n_0;
  wire SE_reg;
  wire SE_reg_0;
  wire [0:0]SR;
  wire S_ack_i_1_n_0;
  wire S_ack_i_2_n_0;
  wire \S_data_fb[0]_i_1_n_0 ;
  wire \S_data_fb[1]_i_1_n_0 ;
  wire \S_data_fb[2]_i_1_n_0 ;
  wire \S_data_fb_reg_n_0_[0] ;
  wire \S_data_fb_reg_n_0_[1] ;
  wire \S_data_fb_reg_n_0_[2] ;
  wire [7:0]\S_data_img_height_reg[0]_83 ;
  wire [7:0]\S_data_img_height_reg[1]_82 ;
  wire [7:0]\S_data_img_height_reg[2]_81 ;
  wire [7:0]\S_data_img_width_reg[0]_86 ;
  wire [7:0]\S_data_img_width_reg[1]_85 ;
  wire [7:0]\S_data_img_width_reg[2]_84 ;
  wire [7:0]\S_data_n_frames_reg[0]_95 ;
  wire [7:0]\S_data_n_frames_reg[1]_94 ;
  wire [7:0]\S_data_n_frames_reg[2]_93 ;
  wire [4:0]\S_data_n_steps_reg[0]_92 ;
  wire [4:0]\S_data_n_steps_reg[1]_91 ;
  wire [4:0]\S_data_n_steps_reg[2]_90 ;
  wire S_data_out_fb_i_1_n_0;
  wire S_data_out_fb_reg_0;
  wire S_data_out_fb_reg_1;
  wire \S_data_out_frame[0]_i_1_n_0 ;
  wire \S_data_out_frame[1]_i_1_n_0 ;
  wire \S_data_out_frame[2]_i_1_n_0 ;
  wire \S_data_out_frame[3]_i_1_n_0 ;
  wire \S_data_out_frame[4]_i_1_n_0 ;
  wire \S_data_out_frame[5]_i_1_n_0 ;
  wire \S_data_out_frame[6]_i_1_n_0 ;
  wire \S_data_out_frame[7]_i_1_n_0 ;
  wire [7:0]\S_data_out_frame_reg[7]_0 ;
  wire \S_data_out_pixel[0]_i_1_n_0 ;
  wire \S_data_out_pixel[10]_i_1_n_0 ;
  wire \S_data_out_pixel[11]_i_1_n_0 ;
  wire \S_data_out_pixel[12]_i_1_n_0 ;
  wire \S_data_out_pixel[13]_i_1_n_0 ;
  wire \S_data_out_pixel[14]_i_1_n_0 ;
  wire \S_data_out_pixel[15]_i_1_n_0 ;
  wire \S_data_out_pixel[1]_i_1_n_0 ;
  wire \S_data_out_pixel[2]_i_1_n_0 ;
  wire \S_data_out_pixel[3]_i_1_n_0 ;
  wire \S_data_out_pixel[4]_i_1_n_0 ;
  wire \S_data_out_pixel[5]_i_1_n_0 ;
  wire \S_data_out_pixel[6]_i_1_n_0 ;
  wire \S_data_out_pixel[7]_i_1_n_0 ;
  wire \S_data_out_pixel[8]_i_1_n_0 ;
  wire \S_data_out_pixel[9]_i_1_n_0 ;
  wire [15:0]\S_data_out_pixel_reg[15]_0 ;
  wire \S_data_out_step[0]_i_1_n_0 ;
  wire \S_data_out_step[1]_i_1_n_0 ;
  wire \S_data_out_step[2]_i_1_n_0 ;
  wire \S_data_out_step[3]_i_1_n_0 ;
  wire \S_data_out_step[4]_i_1_n_0 ;
  wire [4:0]\S_data_out_step_reg[4]_0 ;
  wire \S_data_out_x_dest[0]_i_1_n_0 ;
  wire \S_data_out_x_dest[1]_i_1_n_0 ;
  wire \S_data_out_x_dest[2]_i_1_n_0 ;
  wire \S_data_out_x_dest[3]_i_1_n_0 ;
  wire \S_data_out_x_dest[4]_i_1_n_0 ;
  wire \S_data_out_x_dest[5]_i_1_n_0 ;
  wire \S_data_out_x_dest[6]_i_1_n_0 ;
  wire \S_data_out_x_dest[7]_i_1_n_0 ;
  wire [7:0]\S_data_out_x_dest_reg[7]_0 ;
  wire \S_data_out_x_orig[0]_i_1_n_0 ;
  wire \S_data_out_x_orig[1]_i_1_n_0 ;
  wire \S_data_out_x_orig[2]_i_1_n_0 ;
  wire \S_data_out_x_orig[3]_i_1_n_0 ;
  wire \S_data_out_x_orig[4]_i_1_n_0 ;
  wire \S_data_out_x_orig[5]_i_1_n_0 ;
  wire \S_data_out_x_orig[6]_i_1_n_0 ;
  wire \S_data_out_x_orig[7]_i_1_n_0 ;
  wire [7:0]\S_data_out_x_orig_reg[7]_0 ;
  wire \S_data_out_y_dest[0]_i_1_n_0 ;
  wire \S_data_out_y_dest[1]_i_1_n_0 ;
  wire \S_data_out_y_dest[2]_i_1_n_0 ;
  wire \S_data_out_y_dest[3]_i_1_n_0 ;
  wire \S_data_out_y_dest[4]_i_1_n_0 ;
  wire \S_data_out_y_dest[5]_i_1_n_0 ;
  wire \S_data_out_y_dest[6]_i_1_n_0 ;
  wire \S_data_out_y_dest[7]_i_1_n_0 ;
  wire [7:0]\S_data_out_y_dest_reg[7]_0 ;
  wire \S_data_out_y_orig[0]_i_1_n_0 ;
  wire \S_data_out_y_orig[1]_i_1_n_0 ;
  wire \S_data_out_y_orig[2]_i_1_n_0 ;
  wire \S_data_out_y_orig[3]_i_1_n_0 ;
  wire \S_data_out_y_orig[4]_i_1_n_0 ;
  wire \S_data_out_y_orig[5]_i_1_n_0 ;
  wire \S_data_out_y_orig[6]_i_1_n_0 ;
  wire \S_data_out_y_orig[7]_i_1_n_0 ;
  wire \S_data_out_y_orig[7]_i_2_n_0 ;
  wire [15:0]\S_data_pix_depth_reg[0]_89 ;
  wire [15:0]\S_data_pix_depth_reg[1]_88 ;
  wire [15:0]\S_data_pix_depth_reg[2]_87 ;
  wire [7:0]\S_data_x_orig_reg[0]_80 ;
  wire [7:0]\S_data_x_orig_reg[1]_79 ;
  wire [7:0]\S_data_x_orig_reg[2]_78 ;
  wire \S_data_y_orig[0]_3 ;
  wire \S_data_y_orig[1]_96 ;
  wire \S_data_y_orig[2]_97 ;
  wire [7:0]\S_data_y_orig_reg[0]_77 ;
  wire [7:0]\S_data_y_orig_reg[1]_76 ;
  wire [7:0]\S_data_y_orig_reg[2]_75 ;
  wire \S_out_direction[1]_i_2_n_0 ;
  wire \S_out_direction[1]_i_3_n_0 ;
  wire \S_out_direction[4]_i_2_n_0 ;
  wire \S_out_direction[4]_i_3_n_0 ;
  wire \S_out_direction[4]_i_4_n_0 ;
  wire \S_out_direction[5]_i_3_n_0 ;
  wire \S_out_direction[5]_i_4_n_0 ;
  wire \S_out_direction[5]_i_5_n_0 ;
  wire \S_out_direction_reg[5] ;
  wire S_out_new_EB_DEC_i_1_n_0;
  wire S_stall_out_EB_i_1_n_0;
  wire clk;
  wire [0:2]full;
  wire \full[0]_i_1__2_n_0 ;
  wire \full[1]_i_1__2_n_0 ;
  wire \full[2]_i_1__2_n_0 ;
  wire read0;
  wire \read[0]_i_1__2_n_0 ;
  wire \read[1]_i_2__2_n_0 ;
  wire \read[1]_i_3__2_n_0 ;
  wire \read[1]_i_4__2_n_0 ;
  wire \read_reg_n_0_[0] ;
  wire \read_reg_n_0_[1] ;
  wire reset_riscv;
  wire state;
  wire state_i_1__6_n_0;
  wire state_write;
  wire state_write_i_1__2_n_0;
  wire w_S_out_new_EB_DEC;
  wire w_S_ready_DEC_EB;
  wire w_S_stall_in_DEC;
  wire w_S_stall_out_EB;
  wire write0;
  wire \write[0]_i_1__2_n_0 ;
  wire \write[1]_i_2__2_n_0 ;
  wire \write_reg_n_0_[0] ;
  wire \write_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'h7F5D7F7F80A28080)) 
    NE_i_1__2
       (.I0(NE_reg_0),
        .I1(S_data_out_fb_reg_0),
        .I2(NE_i_3__2_n_0),
        .I3(\S_out_direction[5]_i_4_n_0 ),
        .I4(\S_out_direction[5]_i_5_n_0 ),
        .I5(NE_reg),
        .O(S_data_out_fb_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    NE_i_3__2
       (.I0(\S_out_direction[4]_i_4_n_0 ),
        .I1(\S_out_direction[4]_i_3_n_0 ),
        .O(NE_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hE0EEFFFF1F110000)) 
    SE_i_1__2
       (.I0(\S_out_direction[4]_i_2_n_0 ),
        .I1(SE_i_2__2_n_0),
        .I2(\S_out_direction[5]_i_3_n_0 ),
        .I3(SE_i_3__2_n_0),
        .I4(NE_reg_0),
        .I5(SE_reg_0),
        .O(SE_reg));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    SE_i_2__2
       (.I0(\S_out_direction[4]_i_3_n_0 ),
        .I1(S_data_out_fb_reg_0),
        .O(SE_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SE_i_3__2
       (.I0(S_data_out_fb_reg_0),
        .I1(\S_out_direction[5]_i_4_n_0 ),
        .O(SE_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h0E0AAAAA)) 
    S_ack_i_1
       (.I0(IN_S_ACK),
        .I1(IN_S[0]),
        .I2(state_write),
        .I3(S_ack_i_2_n_0),
        .I4(reset_riscv),
        .O(S_ack_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h101CD3DF)) 
    S_ack_i_2
       (.I0(full[2]),
        .I1(\write_reg_n_0_[0] ),
        .I2(\write_reg_n_0_[1] ),
        .I3(full[1]),
        .I4(full[0]),
        .O(S_ack_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    S_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(S_ack_i_1_n_0),
        .Q(IN_S_ACK),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \S_data_fb[0]_i_1 
       (.I0(IN_S[1]),
        .I1(\S_data_y_orig[0]_3 ),
        .I2(\S_data_fb_reg_n_0_[0] ),
        .O(\S_data_fb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \S_data_fb[1]_i_1 
       (.I0(IN_S[1]),
        .I1(\S_data_y_orig[1]_96 ),
        .I2(\S_data_fb_reg_n_0_[1] ),
        .O(\S_data_fb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \S_data_fb[2]_i_1 
       (.I0(IN_S[1]),
        .I1(\S_data_y_orig[2]_97 ),
        .I2(\S_data_fb_reg_n_0_[2] ),
        .O(\S_data_fb[2]_i_1_n_0 ));
  FDCE \S_data_fb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\S_data_fb[0]_i_1_n_0 ),
        .Q(\S_data_fb_reg_n_0_[0] ));
  FDCE \S_data_fb_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\S_data_fb[1]_i_1_n_0 ),
        .Q(\S_data_fb_reg_n_0_[1] ));
  FDCE \S_data_fb_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\S_data_fb[2]_i_1_n_0 ),
        .Q(\S_data_fb_reg_n_0_[2] ));
  FDCE \S_data_img_height_reg[0][0] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[31]),
        .Q(\S_data_img_height_reg[0]_83 [0]));
  FDCE \S_data_img_height_reg[0][1] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[32]),
        .Q(\S_data_img_height_reg[0]_83 [1]));
  FDCE \S_data_img_height_reg[0][2] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[33]),
        .Q(\S_data_img_height_reg[0]_83 [2]));
  FDCE \S_data_img_height_reg[0][3] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[34]),
        .Q(\S_data_img_height_reg[0]_83 [3]));
  FDCE \S_data_img_height_reg[0][4] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[35]),
        .Q(\S_data_img_height_reg[0]_83 [4]));
  FDCE \S_data_img_height_reg[0][5] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[36]),
        .Q(\S_data_img_height_reg[0]_83 [5]));
  FDCE \S_data_img_height_reg[0][6] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[37]),
        .Q(\S_data_img_height_reg[0]_83 [6]));
  FDCE \S_data_img_height_reg[0][7] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[38]),
        .Q(\S_data_img_height_reg[0]_83 [7]));
  FDCE \S_data_img_height_reg[1][0] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[31]),
        .Q(\S_data_img_height_reg[1]_82 [0]));
  FDCE \S_data_img_height_reg[1][1] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[32]),
        .Q(\S_data_img_height_reg[1]_82 [1]));
  FDCE \S_data_img_height_reg[1][2] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[33]),
        .Q(\S_data_img_height_reg[1]_82 [2]));
  FDCE \S_data_img_height_reg[1][3] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[34]),
        .Q(\S_data_img_height_reg[1]_82 [3]));
  FDCE \S_data_img_height_reg[1][4] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[35]),
        .Q(\S_data_img_height_reg[1]_82 [4]));
  FDCE \S_data_img_height_reg[1][5] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[36]),
        .Q(\S_data_img_height_reg[1]_82 [5]));
  FDCE \S_data_img_height_reg[1][6] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[37]),
        .Q(\S_data_img_height_reg[1]_82 [6]));
  FDCE \S_data_img_height_reg[1][7] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[38]),
        .Q(\S_data_img_height_reg[1]_82 [7]));
  FDCE \S_data_img_height_reg[2][0] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[31]),
        .Q(\S_data_img_height_reg[2]_81 [0]));
  FDCE \S_data_img_height_reg[2][1] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[32]),
        .Q(\S_data_img_height_reg[2]_81 [1]));
  FDCE \S_data_img_height_reg[2][2] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[33]),
        .Q(\S_data_img_height_reg[2]_81 [2]));
  FDCE \S_data_img_height_reg[2][3] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[34]),
        .Q(\S_data_img_height_reg[2]_81 [3]));
  FDCE \S_data_img_height_reg[2][4] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[35]),
        .Q(\S_data_img_height_reg[2]_81 [4]));
  FDCE \S_data_img_height_reg[2][5] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[36]),
        .Q(\S_data_img_height_reg[2]_81 [5]));
  FDCE \S_data_img_height_reg[2][6] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[37]),
        .Q(\S_data_img_height_reg[2]_81 [6]));
  FDCE \S_data_img_height_reg[2][7] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[38]),
        .Q(\S_data_img_height_reg[2]_81 [7]));
  FDCE \S_data_img_width_reg[0][0] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[39]),
        .Q(\S_data_img_width_reg[0]_86 [0]));
  FDCE \S_data_img_width_reg[0][1] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[40]),
        .Q(\S_data_img_width_reg[0]_86 [1]));
  FDCE \S_data_img_width_reg[0][2] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[41]),
        .Q(\S_data_img_width_reg[0]_86 [2]));
  FDCE \S_data_img_width_reg[0][3] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[42]),
        .Q(\S_data_img_width_reg[0]_86 [3]));
  FDCE \S_data_img_width_reg[0][4] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[43]),
        .Q(\S_data_img_width_reg[0]_86 [4]));
  FDCE \S_data_img_width_reg[0][5] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[44]),
        .Q(\S_data_img_width_reg[0]_86 [5]));
  FDCE \S_data_img_width_reg[0][6] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[45]),
        .Q(\S_data_img_width_reg[0]_86 [6]));
  FDCE \S_data_img_width_reg[0][7] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[46]),
        .Q(\S_data_img_width_reg[0]_86 [7]));
  FDCE \S_data_img_width_reg[1][0] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[39]),
        .Q(\S_data_img_width_reg[1]_85 [0]));
  FDCE \S_data_img_width_reg[1][1] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[40]),
        .Q(\S_data_img_width_reg[1]_85 [1]));
  FDCE \S_data_img_width_reg[1][2] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[41]),
        .Q(\S_data_img_width_reg[1]_85 [2]));
  FDCE \S_data_img_width_reg[1][3] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[42]),
        .Q(\S_data_img_width_reg[1]_85 [3]));
  FDCE \S_data_img_width_reg[1][4] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[43]),
        .Q(\S_data_img_width_reg[1]_85 [4]));
  FDCE \S_data_img_width_reg[1][5] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[44]),
        .Q(\S_data_img_width_reg[1]_85 [5]));
  FDCE \S_data_img_width_reg[1][6] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[45]),
        .Q(\S_data_img_width_reg[1]_85 [6]));
  FDCE \S_data_img_width_reg[1][7] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[46]),
        .Q(\S_data_img_width_reg[1]_85 [7]));
  FDCE \S_data_img_width_reg[2][0] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[39]),
        .Q(\S_data_img_width_reg[2]_84 [0]));
  FDCE \S_data_img_width_reg[2][1] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[40]),
        .Q(\S_data_img_width_reg[2]_84 [1]));
  FDCE \S_data_img_width_reg[2][2] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[41]),
        .Q(\S_data_img_width_reg[2]_84 [2]));
  FDCE \S_data_img_width_reg[2][3] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[42]),
        .Q(\S_data_img_width_reg[2]_84 [3]));
  FDCE \S_data_img_width_reg[2][4] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[43]),
        .Q(\S_data_img_width_reg[2]_84 [4]));
  FDCE \S_data_img_width_reg[2][5] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[44]),
        .Q(\S_data_img_width_reg[2]_84 [5]));
  FDCE \S_data_img_width_reg[2][6] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[45]),
        .Q(\S_data_img_width_reg[2]_84 [6]));
  FDCE \S_data_img_width_reg[2][7] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[46]),
        .Q(\S_data_img_width_reg[2]_84 [7]));
  FDCE \S_data_n_frames_reg[0][0] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[18]),
        .Q(\S_data_n_frames_reg[0]_95 [0]));
  FDCE \S_data_n_frames_reg[0][1] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[19]),
        .Q(\S_data_n_frames_reg[0]_95 [1]));
  FDCE \S_data_n_frames_reg[0][2] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[20]),
        .Q(\S_data_n_frames_reg[0]_95 [2]));
  FDCE \S_data_n_frames_reg[0][3] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[21]),
        .Q(\S_data_n_frames_reg[0]_95 [3]));
  FDCE \S_data_n_frames_reg[0][4] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[22]),
        .Q(\S_data_n_frames_reg[0]_95 [4]));
  FDCE \S_data_n_frames_reg[0][5] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[23]),
        .Q(\S_data_n_frames_reg[0]_95 [5]));
  FDCE \S_data_n_frames_reg[0][6] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[24]),
        .Q(\S_data_n_frames_reg[0]_95 [6]));
  FDCE \S_data_n_frames_reg[0][7] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[25]),
        .Q(\S_data_n_frames_reg[0]_95 [7]));
  FDCE \S_data_n_frames_reg[1][0] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[18]),
        .Q(\S_data_n_frames_reg[1]_94 [0]));
  FDCE \S_data_n_frames_reg[1][1] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[19]),
        .Q(\S_data_n_frames_reg[1]_94 [1]));
  FDCE \S_data_n_frames_reg[1][2] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[20]),
        .Q(\S_data_n_frames_reg[1]_94 [2]));
  FDCE \S_data_n_frames_reg[1][3] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[21]),
        .Q(\S_data_n_frames_reg[1]_94 [3]));
  FDCE \S_data_n_frames_reg[1][4] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[22]),
        .Q(\S_data_n_frames_reg[1]_94 [4]));
  FDCE \S_data_n_frames_reg[1][5] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[23]),
        .Q(\S_data_n_frames_reg[1]_94 [5]));
  FDCE \S_data_n_frames_reg[1][6] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[24]),
        .Q(\S_data_n_frames_reg[1]_94 [6]));
  FDCE \S_data_n_frames_reg[1][7] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[25]),
        .Q(\S_data_n_frames_reg[1]_94 [7]));
  FDCE \S_data_n_frames_reg[2][0] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[18]),
        .Q(\S_data_n_frames_reg[2]_93 [0]));
  FDCE \S_data_n_frames_reg[2][1] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[19]),
        .Q(\S_data_n_frames_reg[2]_93 [1]));
  FDCE \S_data_n_frames_reg[2][2] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[20]),
        .Q(\S_data_n_frames_reg[2]_93 [2]));
  FDCE \S_data_n_frames_reg[2][3] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[21]),
        .Q(\S_data_n_frames_reg[2]_93 [3]));
  FDCE \S_data_n_frames_reg[2][4] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[22]),
        .Q(\S_data_n_frames_reg[2]_93 [4]));
  FDCE \S_data_n_frames_reg[2][5] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[23]),
        .Q(\S_data_n_frames_reg[2]_93 [5]));
  FDCE \S_data_n_frames_reg[2][6] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[24]),
        .Q(\S_data_n_frames_reg[2]_93 [6]));
  FDCE \S_data_n_frames_reg[2][7] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[25]),
        .Q(\S_data_n_frames_reg[2]_93 [7]));
  FDCE \S_data_n_steps_reg[0][0] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[26]),
        .Q(\S_data_n_steps_reg[0]_92 [0]));
  FDCE \S_data_n_steps_reg[0][1] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[27]),
        .Q(\S_data_n_steps_reg[0]_92 [1]));
  FDCE \S_data_n_steps_reg[0][2] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[28]),
        .Q(\S_data_n_steps_reg[0]_92 [2]));
  FDCE \S_data_n_steps_reg[0][3] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[29]),
        .Q(\S_data_n_steps_reg[0]_92 [3]));
  FDCE \S_data_n_steps_reg[0][4] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[30]),
        .Q(\S_data_n_steps_reg[0]_92 [4]));
  FDCE \S_data_n_steps_reg[1][0] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[26]),
        .Q(\S_data_n_steps_reg[1]_91 [0]));
  FDCE \S_data_n_steps_reg[1][1] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[27]),
        .Q(\S_data_n_steps_reg[1]_91 [1]));
  FDCE \S_data_n_steps_reg[1][2] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[28]),
        .Q(\S_data_n_steps_reg[1]_91 [2]));
  FDCE \S_data_n_steps_reg[1][3] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[29]),
        .Q(\S_data_n_steps_reg[1]_91 [3]));
  FDCE \S_data_n_steps_reg[1][4] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[30]),
        .Q(\S_data_n_steps_reg[1]_91 [4]));
  FDCE \S_data_n_steps_reg[2][0] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[26]),
        .Q(\S_data_n_steps_reg[2]_90 [0]));
  FDCE \S_data_n_steps_reg[2][1] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[27]),
        .Q(\S_data_n_steps_reg[2]_90 [1]));
  FDCE \S_data_n_steps_reg[2][2] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[28]),
        .Q(\S_data_n_steps_reg[2]_90 [2]));
  FDCE \S_data_n_steps_reg[2][3] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[29]),
        .Q(\S_data_n_steps_reg[2]_90 [3]));
  FDCE \S_data_n_steps_reg[2][4] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[30]),
        .Q(\S_data_n_steps_reg[2]_90 [4]));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    S_data_out_fb_i_1
       (.I0(\S_data_fb_reg_n_0_[1] ),
        .I1(\S_data_fb_reg_n_0_[2] ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_fb_reg_n_0_[0] ),
        .O(S_data_out_fb_i_1_n_0));
  FDCE S_data_out_fb_reg
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(S_data_out_fb_i_1_n_0),
        .Q(S_data_out_fb_reg_0));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_frame[0]_i_1 
       (.I0(\S_data_n_frames_reg[2]_93 [0]),
        .I1(\S_data_n_frames_reg[0]_95 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_n_frames_reg[1]_94 [0]),
        .O(\S_data_out_frame[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_frame[1]_i_1 
       (.I0(\S_data_n_frames_reg[2]_93 [1]),
        .I1(\S_data_n_frames_reg[0]_95 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_n_frames_reg[1]_94 [1]),
        .O(\S_data_out_frame[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_frame[2]_i_1 
       (.I0(\S_data_n_frames_reg[2]_93 [2]),
        .I1(\S_data_n_frames_reg[0]_95 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_n_frames_reg[1]_94 [2]),
        .O(\S_data_out_frame[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_frame[3]_i_1 
       (.I0(\S_data_n_frames_reg[2]_93 [3]),
        .I1(\S_data_n_frames_reg[0]_95 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_n_frames_reg[1]_94 [3]),
        .O(\S_data_out_frame[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_frame[4]_i_1 
       (.I0(\S_data_n_frames_reg[2]_93 [4]),
        .I1(\S_data_n_frames_reg[0]_95 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_n_frames_reg[1]_94 [4]),
        .O(\S_data_out_frame[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_frame[5]_i_1 
       (.I0(\S_data_n_frames_reg[2]_93 [5]),
        .I1(\S_data_n_frames_reg[0]_95 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_n_frames_reg[1]_94 [5]),
        .O(\S_data_out_frame[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_frame[6]_i_1 
       (.I0(\S_data_n_frames_reg[2]_93 [6]),
        .I1(\S_data_n_frames_reg[1]_94 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_n_frames_reg[0]_95 [6]),
        .O(\S_data_out_frame[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_frame[7]_i_1 
       (.I0(\S_data_n_frames_reg[2]_93 [7]),
        .I1(\S_data_n_frames_reg[0]_95 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_n_frames_reg[1]_94 [7]),
        .O(\S_data_out_frame[7]_i_1_n_0 ));
  FDCE \S_data_out_frame_reg[0] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_frame[0]_i_1_n_0 ),
        .Q(\S_data_out_frame_reg[7]_0 [0]));
  FDCE \S_data_out_frame_reg[1] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_frame[1]_i_1_n_0 ),
        .Q(\S_data_out_frame_reg[7]_0 [1]));
  FDCE \S_data_out_frame_reg[2] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_frame[2]_i_1_n_0 ),
        .Q(\S_data_out_frame_reg[7]_0 [2]));
  FDCE \S_data_out_frame_reg[3] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_frame[3]_i_1_n_0 ),
        .Q(\S_data_out_frame_reg[7]_0 [3]));
  FDCE \S_data_out_frame_reg[4] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_frame[4]_i_1_n_0 ),
        .Q(\S_data_out_frame_reg[7]_0 [4]));
  FDCE \S_data_out_frame_reg[5] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_frame[5]_i_1_n_0 ),
        .Q(\S_data_out_frame_reg[7]_0 [5]));
  FDCE \S_data_out_frame_reg[6] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_frame[6]_i_1_n_0 ),
        .Q(\S_data_out_frame_reg[7]_0 [6]));
  FDCE \S_data_out_frame_reg[7] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_frame[7]_i_1_n_0 ),
        .Q(\S_data_out_frame_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \S_data_out_pixel[0]_i_1 
       (.I0(\S_data_pix_depth_reg[1]_88 [0]),
        .I1(\S_data_pix_depth_reg[2]_87 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_pix_depth_reg[0]_89 [0]),
        .O(\S_data_out_pixel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_pixel[10]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [10]),
        .I1(\S_data_pix_depth_reg[0]_89 [10]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_pix_depth_reg[1]_88 [10]),
        .O(\S_data_out_pixel[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \S_data_out_pixel[11]_i_1 
       (.I0(\S_data_pix_depth_reg[1]_88 [11]),
        .I1(\S_data_pix_depth_reg[2]_87 [11]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_pix_depth_reg[0]_89 [11]),
        .O(\S_data_out_pixel[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_pixel[12]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [12]),
        .I1(\S_data_pix_depth_reg[0]_89 [12]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_pix_depth_reg[1]_88 [12]),
        .O(\S_data_out_pixel[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_pixel[13]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [13]),
        .I1(\S_data_pix_depth_reg[1]_88 [13]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_pix_depth_reg[0]_89 [13]),
        .O(\S_data_out_pixel[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_pixel[14]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [14]),
        .I1(\S_data_pix_depth_reg[0]_89 [14]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_pix_depth_reg[1]_88 [14]),
        .O(\S_data_out_pixel[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_pixel[15]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [15]),
        .I1(\S_data_pix_depth_reg[1]_88 [15]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_pix_depth_reg[0]_89 [15]),
        .O(\S_data_out_pixel[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_pixel[1]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [1]),
        .I1(\S_data_pix_depth_reg[0]_89 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_pix_depth_reg[1]_88 [1]),
        .O(\S_data_out_pixel[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_pixel[2]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [2]),
        .I1(\S_data_pix_depth_reg[1]_88 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_pix_depth_reg[0]_89 [2]),
        .O(\S_data_out_pixel[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \S_data_out_pixel[3]_i_1 
       (.I0(\S_data_pix_depth_reg[1]_88 [3]),
        .I1(\S_data_pix_depth_reg[2]_87 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_pix_depth_reg[0]_89 [3]),
        .O(\S_data_out_pixel[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_pixel[4]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [4]),
        .I1(\S_data_pix_depth_reg[0]_89 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_pix_depth_reg[1]_88 [4]),
        .O(\S_data_out_pixel[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_pixel[5]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [5]),
        .I1(\S_data_pix_depth_reg[0]_89 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_pix_depth_reg[1]_88 [5]),
        .O(\S_data_out_pixel[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_pixel[6]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [6]),
        .I1(\S_data_pix_depth_reg[0]_89 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_pix_depth_reg[1]_88 [6]),
        .O(\S_data_out_pixel[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_pixel[7]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [7]),
        .I1(\S_data_pix_depth_reg[0]_89 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_pix_depth_reg[1]_88 [7]),
        .O(\S_data_out_pixel[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_pixel[8]_i_1 
       (.I0(\S_data_pix_depth_reg[2]_87 [8]),
        .I1(\S_data_pix_depth_reg[1]_88 [8]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_pix_depth_reg[0]_89 [8]),
        .O(\S_data_out_pixel[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \S_data_out_pixel[9]_i_1 
       (.I0(\S_data_pix_depth_reg[0]_89 [9]),
        .I1(\S_data_pix_depth_reg[1]_88 [9]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_pix_depth_reg[2]_87 [9]),
        .O(\S_data_out_pixel[9]_i_1_n_0 ));
  FDCE \S_data_out_pixel_reg[0] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[0]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [0]));
  FDCE \S_data_out_pixel_reg[10] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[10]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [10]));
  FDCE \S_data_out_pixel_reg[11] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[11]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [11]));
  FDCE \S_data_out_pixel_reg[12] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[12]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [12]));
  FDCE \S_data_out_pixel_reg[13] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[13]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [13]));
  FDCE \S_data_out_pixel_reg[14] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[14]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [14]));
  FDCE \S_data_out_pixel_reg[15] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[15]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [15]));
  FDCE \S_data_out_pixel_reg[1] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[1]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [1]));
  FDCE \S_data_out_pixel_reg[2] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[2]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [2]));
  FDCE \S_data_out_pixel_reg[3] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[3]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [3]));
  FDCE \S_data_out_pixel_reg[4] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[4]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [4]));
  FDCE \S_data_out_pixel_reg[5] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[5]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [5]));
  FDCE \S_data_out_pixel_reg[6] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[6]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [6]));
  FDCE \S_data_out_pixel_reg[7] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[7]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [7]));
  FDCE \S_data_out_pixel_reg[8] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[8]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [8]));
  FDCE \S_data_out_pixel_reg[9] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_pixel[9]_i_1_n_0 ),
        .Q(\S_data_out_pixel_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \S_data_out_step[0]_i_1 
       (.I0(\S_data_n_steps_reg[1]_91 [0]),
        .I1(\S_data_n_steps_reg[2]_90 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_n_steps_reg[0]_92 [0]),
        .O(\S_data_out_step[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \S_data_out_step[1]_i_1 
       (.I0(\S_data_n_steps_reg[1]_91 [1]),
        .I1(\S_data_n_steps_reg[2]_90 [1]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_n_steps_reg[0]_92 [1]),
        .O(\S_data_out_step[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_step[2]_i_1 
       (.I0(\S_data_n_steps_reg[2]_90 [2]),
        .I1(\S_data_n_steps_reg[1]_91 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_n_steps_reg[0]_92 [2]),
        .O(\S_data_out_step[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \S_data_out_step[3]_i_1 
       (.I0(\S_data_n_steps_reg[0]_92 [3]),
        .I1(\S_data_n_steps_reg[1]_91 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_n_steps_reg[2]_90 [3]),
        .O(\S_data_out_step[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \S_data_out_step[4]_i_1 
       (.I0(\S_data_n_steps_reg[0]_92 [4]),
        .I1(\S_data_n_steps_reg[1]_91 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_n_steps_reg[2]_90 [4]),
        .O(\S_data_out_step[4]_i_1_n_0 ));
  FDCE \S_data_out_step_reg[0] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_step[0]_i_1_n_0 ),
        .Q(\S_data_out_step_reg[4]_0 [0]));
  FDCE \S_data_out_step_reg[1] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_step[1]_i_1_n_0 ),
        .Q(\S_data_out_step_reg[4]_0 [1]));
  FDCE \S_data_out_step_reg[2] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_step[2]_i_1_n_0 ),
        .Q(\S_data_out_step_reg[4]_0 [2]));
  FDCE \S_data_out_step_reg[3] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_step[3]_i_1_n_0 ),
        .Q(\S_data_out_step_reg[4]_0 [3]));
  FDCE \S_data_out_step_reg[4] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_step[4]_i_1_n_0 ),
        .Q(\S_data_out_step_reg[4]_0 [4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_x_dest[0]_i_1 
       (.I0(\S_data_img_width_reg[2]_84 [0]),
        .I1(\S_data_img_width_reg[0]_86 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_width_reg[1]_85 [0]),
        .O(\S_data_out_x_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_x_dest[1]_i_1 
       (.I0(\S_data_img_width_reg[2]_84 [1]),
        .I1(\S_data_img_width_reg[0]_86 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_width_reg[1]_85 [1]),
        .O(\S_data_out_x_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_x_dest[2]_i_1 
       (.I0(\S_data_img_width_reg[2]_84 [2]),
        .I1(\S_data_img_width_reg[0]_86 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_width_reg[1]_85 [2]),
        .O(\S_data_out_x_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \S_data_out_x_dest[3]_i_1 
       (.I0(\S_data_img_width_reg[1]_85 [3]),
        .I1(\S_data_img_width_reg[2]_84 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_img_width_reg[0]_86 [3]),
        .O(\S_data_out_x_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_x_dest[4]_i_1 
       (.I0(\S_data_img_width_reg[2]_84 [4]),
        .I1(\S_data_img_width_reg[0]_86 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_width_reg[1]_85 [4]),
        .O(\S_data_out_x_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_x_dest[5]_i_1 
       (.I0(\S_data_img_width_reg[2]_84 [5]),
        .I1(\S_data_img_width_reg[1]_85 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_img_width_reg[0]_86 [5]),
        .O(\S_data_out_x_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_x_dest[6]_i_1 
       (.I0(\S_data_img_width_reg[2]_84 [6]),
        .I1(\S_data_img_width_reg[1]_85 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_img_width_reg[0]_86 [6]),
        .O(\S_data_out_x_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_x_dest[7]_i_1 
       (.I0(\S_data_img_width_reg[2]_84 [7]),
        .I1(\S_data_img_width_reg[0]_86 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_width_reg[1]_85 [7]),
        .O(\S_data_out_x_dest[7]_i_1_n_0 ));
  FDCE \S_data_out_x_dest_reg[0] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_dest[0]_i_1_n_0 ),
        .Q(\S_data_out_x_dest_reg[7]_0 [0]));
  FDCE \S_data_out_x_dest_reg[1] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_dest[1]_i_1_n_0 ),
        .Q(\S_data_out_x_dest_reg[7]_0 [1]));
  FDCE \S_data_out_x_dest_reg[2] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_dest[2]_i_1_n_0 ),
        .Q(\S_data_out_x_dest_reg[7]_0 [2]));
  FDCE \S_data_out_x_dest_reg[3] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_dest[3]_i_1_n_0 ),
        .Q(\S_data_out_x_dest_reg[7]_0 [3]));
  FDCE \S_data_out_x_dest_reg[4] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_dest[4]_i_1_n_0 ),
        .Q(\S_data_out_x_dest_reg[7]_0 [4]));
  FDCE \S_data_out_x_dest_reg[5] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_dest[5]_i_1_n_0 ),
        .Q(\S_data_out_x_dest_reg[7]_0 [5]));
  FDCE \S_data_out_x_dest_reg[6] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_dest[6]_i_1_n_0 ),
        .Q(\S_data_out_x_dest_reg[7]_0 [6]));
  FDCE \S_data_out_x_dest_reg[7] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_dest[7]_i_1_n_0 ),
        .Q(\S_data_out_x_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_x_orig[0]_i_1 
       (.I0(\S_data_x_orig_reg[2]_78 [0]),
        .I1(\S_data_x_orig_reg[0]_80 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_x_orig_reg[1]_79 [0]),
        .O(\S_data_out_x_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_x_orig[1]_i_1 
       (.I0(\S_data_x_orig_reg[2]_78 [1]),
        .I1(\S_data_x_orig_reg[0]_80 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_x_orig_reg[1]_79 [1]),
        .O(\S_data_out_x_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_x_orig[2]_i_1 
       (.I0(\S_data_x_orig_reg[2]_78 [2]),
        .I1(\S_data_x_orig_reg[1]_79 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_x_orig_reg[0]_80 [2]),
        .O(\S_data_out_x_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \S_data_out_x_orig[3]_i_1 
       (.I0(\S_data_x_orig_reg[1]_79 [3]),
        .I1(\S_data_x_orig_reg[2]_78 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_x_orig_reg[0]_80 [3]),
        .O(\S_data_out_x_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_x_orig[4]_i_1 
       (.I0(\S_data_x_orig_reg[2]_78 [4]),
        .I1(\S_data_x_orig_reg[0]_80 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_x_orig_reg[1]_79 [4]),
        .O(\S_data_out_x_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_x_orig[5]_i_1 
       (.I0(\S_data_x_orig_reg[2]_78 [5]),
        .I1(\S_data_x_orig_reg[1]_79 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_x_orig_reg[0]_80 [5]),
        .O(\S_data_out_x_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_x_orig[6]_i_1 
       (.I0(\S_data_x_orig_reg[2]_78 [6]),
        .I1(\S_data_x_orig_reg[0]_80 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_x_orig_reg[1]_79 [6]),
        .O(\S_data_out_x_orig[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \S_data_out_x_orig[7]_i_1 
       (.I0(\S_data_x_orig_reg[0]_80 [7]),
        .I1(\S_data_x_orig_reg[1]_79 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_x_orig_reg[2]_78 [7]),
        .O(\S_data_out_x_orig[7]_i_1_n_0 ));
  FDCE \S_data_out_x_orig_reg[0] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_orig[0]_i_1_n_0 ),
        .Q(\S_data_out_x_orig_reg[7]_0 [0]));
  FDCE \S_data_out_x_orig_reg[1] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_orig[1]_i_1_n_0 ),
        .Q(\S_data_out_x_orig_reg[7]_0 [1]));
  FDCE \S_data_out_x_orig_reg[2] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_orig[2]_i_1_n_0 ),
        .Q(\S_data_out_x_orig_reg[7]_0 [2]));
  FDCE \S_data_out_x_orig_reg[3] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_orig[3]_i_1_n_0 ),
        .Q(\S_data_out_x_orig_reg[7]_0 [3]));
  FDCE \S_data_out_x_orig_reg[4] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_orig[4]_i_1_n_0 ),
        .Q(\S_data_out_x_orig_reg[7]_0 [4]));
  FDCE \S_data_out_x_orig_reg[5] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_orig[5]_i_1_n_0 ),
        .Q(\S_data_out_x_orig_reg[7]_0 [5]));
  FDCE \S_data_out_x_orig_reg[6] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_orig[6]_i_1_n_0 ),
        .Q(\S_data_out_x_orig_reg[7]_0 [6]));
  FDCE \S_data_out_x_orig_reg[7] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_x_orig[7]_i_1_n_0 ),
        .Q(\S_data_out_x_orig_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_dest[0]_i_1 
       (.I0(\S_data_img_height_reg[2]_81 [0]),
        .I1(\S_data_img_height_reg[0]_83 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_height_reg[1]_82 [0]),
        .O(\S_data_out_y_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_dest[1]_i_1 
       (.I0(\S_data_img_height_reg[2]_81 [1]),
        .I1(\S_data_img_height_reg[0]_83 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_height_reg[1]_82 [1]),
        .O(\S_data_out_y_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_dest[2]_i_1 
       (.I0(\S_data_img_height_reg[2]_81 [2]),
        .I1(\S_data_img_height_reg[0]_83 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_height_reg[1]_82 [2]),
        .O(\S_data_out_y_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_dest[3]_i_1 
       (.I0(\S_data_img_height_reg[2]_81 [3]),
        .I1(\S_data_img_height_reg[0]_83 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_height_reg[1]_82 [3]),
        .O(\S_data_out_y_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_y_dest[4]_i_1 
       (.I0(\S_data_img_height_reg[2]_81 [4]),
        .I1(\S_data_img_height_reg[1]_82 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_img_height_reg[0]_83 [4]),
        .O(\S_data_out_y_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_dest[5]_i_1 
       (.I0(\S_data_img_height_reg[2]_81 [5]),
        .I1(\S_data_img_height_reg[0]_83 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_height_reg[1]_82 [5]),
        .O(\S_data_out_y_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_dest[6]_i_1 
       (.I0(\S_data_img_height_reg[2]_81 [6]),
        .I1(\S_data_img_height_reg[0]_83 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_img_height_reg[1]_82 [6]),
        .O(\S_data_out_y_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \S_data_out_y_dest[7]_i_1 
       (.I0(\S_data_img_height_reg[0]_83 [7]),
        .I1(\S_data_img_height_reg[1]_82 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_img_height_reg[2]_81 [7]),
        .O(\S_data_out_y_dest[7]_i_1_n_0 ));
  FDCE \S_data_out_y_dest_reg[0] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_dest[0]_i_1_n_0 ),
        .Q(\S_data_out_y_dest_reg[7]_0 [0]));
  FDCE \S_data_out_y_dest_reg[1] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_dest[1]_i_1_n_0 ),
        .Q(\S_data_out_y_dest_reg[7]_0 [1]));
  FDCE \S_data_out_y_dest_reg[2] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_dest[2]_i_1_n_0 ),
        .Q(\S_data_out_y_dest_reg[7]_0 [2]));
  FDCE \S_data_out_y_dest_reg[3] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_dest[3]_i_1_n_0 ),
        .Q(\S_data_out_y_dest_reg[7]_0 [3]));
  FDCE \S_data_out_y_dest_reg[4] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_dest[4]_i_1_n_0 ),
        .Q(\S_data_out_y_dest_reg[7]_0 [4]));
  FDCE \S_data_out_y_dest_reg[5] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_dest[5]_i_1_n_0 ),
        .Q(\S_data_out_y_dest_reg[7]_0 [5]));
  FDCE \S_data_out_y_dest_reg[6] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_dest[6]_i_1_n_0 ),
        .Q(\S_data_out_y_dest_reg[7]_0 [6]));
  FDCE \S_data_out_y_dest_reg[7] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_dest[7]_i_1_n_0 ),
        .Q(\S_data_out_y_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_y_orig[0]_i_1 
       (.I0(\S_data_y_orig_reg[2]_75 [0]),
        .I1(\S_data_y_orig_reg[1]_76 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_y_orig_reg[0]_77 [0]),
        .O(\S_data_out_y_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_orig[1]_i_1 
       (.I0(\S_data_y_orig_reg[2]_75 [1]),
        .I1(\S_data_y_orig_reg[0]_77 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_y_orig_reg[1]_76 [1]),
        .O(\S_data_out_y_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_orig[2]_i_1 
       (.I0(\S_data_y_orig_reg[2]_75 [2]),
        .I1(\S_data_y_orig_reg[0]_77 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_y_orig_reg[1]_76 [2]),
        .O(\S_data_out_y_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_orig[3]_i_1 
       (.I0(\S_data_y_orig_reg[2]_75 [3]),
        .I1(\S_data_y_orig_reg[0]_77 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_y_orig_reg[1]_76 [3]),
        .O(\S_data_out_y_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_orig[4]_i_1 
       (.I0(\S_data_y_orig_reg[2]_75 [4]),
        .I1(\S_data_y_orig_reg[0]_77 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_y_orig_reg[1]_76 [4]),
        .O(\S_data_out_y_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \S_data_out_y_orig[5]_i_1 
       (.I0(\S_data_y_orig_reg[2]_75 [5]),
        .I1(\S_data_y_orig_reg[0]_77 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\S_data_y_orig_reg[1]_76 [5]),
        .O(\S_data_out_y_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \S_data_out_y_orig[6]_i_1 
       (.I0(\S_data_y_orig_reg[0]_77 [6]),
        .I1(\S_data_y_orig_reg[1]_76 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_y_orig_reg[2]_75 [6]),
        .O(\S_data_out_y_orig[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S_data_out_y_orig[7]_i_1 
       (.I0(\read[1]_i_3__2_n_0 ),
        .O(\S_data_out_y_orig[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \S_data_out_y_orig[7]_i_2 
       (.I0(\S_data_y_orig_reg[2]_75 [7]),
        .I1(\S_data_y_orig_reg[1]_76 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\S_data_y_orig_reg[0]_77 [7]),
        .O(\S_data_out_y_orig[7]_i_2_n_0 ));
  FDCE \S_data_out_y_orig_reg[0] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_orig[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \S_data_out_y_orig_reg[1] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_orig[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \S_data_out_y_orig_reg[2] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_orig[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \S_data_out_y_orig_reg[3] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_orig[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \S_data_out_y_orig_reg[4] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_orig[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \S_data_out_y_orig_reg[5] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_orig[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \S_data_out_y_orig_reg[6] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_orig[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \S_data_out_y_orig_reg[7] 
       (.C(clk),
        .CE(\S_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\S_data_out_y_orig[7]_i_2_n_0 ),
        .Q(Q[7]));
  FDCE \S_data_pix_depth_reg[0][0] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[47]),
        .Q(\S_data_pix_depth_reg[0]_89 [0]));
  FDCE \S_data_pix_depth_reg[0][10] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[57]),
        .Q(\S_data_pix_depth_reg[0]_89 [10]));
  FDCE \S_data_pix_depth_reg[0][11] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[58]),
        .Q(\S_data_pix_depth_reg[0]_89 [11]));
  FDCE \S_data_pix_depth_reg[0][12] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[59]),
        .Q(\S_data_pix_depth_reg[0]_89 [12]));
  FDCE \S_data_pix_depth_reg[0][13] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[60]),
        .Q(\S_data_pix_depth_reg[0]_89 [13]));
  FDCE \S_data_pix_depth_reg[0][14] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[61]),
        .Q(\S_data_pix_depth_reg[0]_89 [14]));
  FDCE \S_data_pix_depth_reg[0][15] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[62]),
        .Q(\S_data_pix_depth_reg[0]_89 [15]));
  FDCE \S_data_pix_depth_reg[0][1] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[48]),
        .Q(\S_data_pix_depth_reg[0]_89 [1]));
  FDCE \S_data_pix_depth_reg[0][2] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[49]),
        .Q(\S_data_pix_depth_reg[0]_89 [2]));
  FDCE \S_data_pix_depth_reg[0][3] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[50]),
        .Q(\S_data_pix_depth_reg[0]_89 [3]));
  FDCE \S_data_pix_depth_reg[0][4] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[51]),
        .Q(\S_data_pix_depth_reg[0]_89 [4]));
  FDCE \S_data_pix_depth_reg[0][5] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[52]),
        .Q(\S_data_pix_depth_reg[0]_89 [5]));
  FDCE \S_data_pix_depth_reg[0][6] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[53]),
        .Q(\S_data_pix_depth_reg[0]_89 [6]));
  FDCE \S_data_pix_depth_reg[0][7] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[54]),
        .Q(\S_data_pix_depth_reg[0]_89 [7]));
  FDCE \S_data_pix_depth_reg[0][8] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[55]),
        .Q(\S_data_pix_depth_reg[0]_89 [8]));
  FDCE \S_data_pix_depth_reg[0][9] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[56]),
        .Q(\S_data_pix_depth_reg[0]_89 [9]));
  FDCE \S_data_pix_depth_reg[1][0] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[47]),
        .Q(\S_data_pix_depth_reg[1]_88 [0]));
  FDCE \S_data_pix_depth_reg[1][10] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[57]),
        .Q(\S_data_pix_depth_reg[1]_88 [10]));
  FDCE \S_data_pix_depth_reg[1][11] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[58]),
        .Q(\S_data_pix_depth_reg[1]_88 [11]));
  FDCE \S_data_pix_depth_reg[1][12] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[59]),
        .Q(\S_data_pix_depth_reg[1]_88 [12]));
  FDCE \S_data_pix_depth_reg[1][13] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[60]),
        .Q(\S_data_pix_depth_reg[1]_88 [13]));
  FDCE \S_data_pix_depth_reg[1][14] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[61]),
        .Q(\S_data_pix_depth_reg[1]_88 [14]));
  FDCE \S_data_pix_depth_reg[1][15] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[62]),
        .Q(\S_data_pix_depth_reg[1]_88 [15]));
  FDCE \S_data_pix_depth_reg[1][1] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[48]),
        .Q(\S_data_pix_depth_reg[1]_88 [1]));
  FDCE \S_data_pix_depth_reg[1][2] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[49]),
        .Q(\S_data_pix_depth_reg[1]_88 [2]));
  FDCE \S_data_pix_depth_reg[1][3] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[50]),
        .Q(\S_data_pix_depth_reg[1]_88 [3]));
  FDCE \S_data_pix_depth_reg[1][4] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[51]),
        .Q(\S_data_pix_depth_reg[1]_88 [4]));
  FDCE \S_data_pix_depth_reg[1][5] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[52]),
        .Q(\S_data_pix_depth_reg[1]_88 [5]));
  FDCE \S_data_pix_depth_reg[1][6] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[53]),
        .Q(\S_data_pix_depth_reg[1]_88 [6]));
  FDCE \S_data_pix_depth_reg[1][7] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[54]),
        .Q(\S_data_pix_depth_reg[1]_88 [7]));
  FDCE \S_data_pix_depth_reg[1][8] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[55]),
        .Q(\S_data_pix_depth_reg[1]_88 [8]));
  FDCE \S_data_pix_depth_reg[1][9] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[56]),
        .Q(\S_data_pix_depth_reg[1]_88 [9]));
  FDCE \S_data_pix_depth_reg[2][0] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[47]),
        .Q(\S_data_pix_depth_reg[2]_87 [0]));
  FDCE \S_data_pix_depth_reg[2][10] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[57]),
        .Q(\S_data_pix_depth_reg[2]_87 [10]));
  FDCE \S_data_pix_depth_reg[2][11] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[58]),
        .Q(\S_data_pix_depth_reg[2]_87 [11]));
  FDCE \S_data_pix_depth_reg[2][12] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[59]),
        .Q(\S_data_pix_depth_reg[2]_87 [12]));
  FDCE \S_data_pix_depth_reg[2][13] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[60]),
        .Q(\S_data_pix_depth_reg[2]_87 [13]));
  FDCE \S_data_pix_depth_reg[2][14] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[61]),
        .Q(\S_data_pix_depth_reg[2]_87 [14]));
  FDCE \S_data_pix_depth_reg[2][15] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[62]),
        .Q(\S_data_pix_depth_reg[2]_87 [15]));
  FDCE \S_data_pix_depth_reg[2][1] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[48]),
        .Q(\S_data_pix_depth_reg[2]_87 [1]));
  FDCE \S_data_pix_depth_reg[2][2] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[49]),
        .Q(\S_data_pix_depth_reg[2]_87 [2]));
  FDCE \S_data_pix_depth_reg[2][3] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[50]),
        .Q(\S_data_pix_depth_reg[2]_87 [3]));
  FDCE \S_data_pix_depth_reg[2][4] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[51]),
        .Q(\S_data_pix_depth_reg[2]_87 [4]));
  FDCE \S_data_pix_depth_reg[2][5] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[52]),
        .Q(\S_data_pix_depth_reg[2]_87 [5]));
  FDCE \S_data_pix_depth_reg[2][6] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[53]),
        .Q(\S_data_pix_depth_reg[2]_87 [6]));
  FDCE \S_data_pix_depth_reg[2][7] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[54]),
        .Q(\S_data_pix_depth_reg[2]_87 [7]));
  FDCE \S_data_pix_depth_reg[2][8] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[55]),
        .Q(\S_data_pix_depth_reg[2]_87 [8]));
  FDCE \S_data_pix_depth_reg[2][9] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[56]),
        .Q(\S_data_pix_depth_reg[2]_87 [9]));
  FDCE \S_data_x_orig_reg[0][0] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[10]),
        .Q(\S_data_x_orig_reg[0]_80 [0]));
  FDCE \S_data_x_orig_reg[0][1] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[11]),
        .Q(\S_data_x_orig_reg[0]_80 [1]));
  FDCE \S_data_x_orig_reg[0][2] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[12]),
        .Q(\S_data_x_orig_reg[0]_80 [2]));
  FDCE \S_data_x_orig_reg[0][3] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[13]),
        .Q(\S_data_x_orig_reg[0]_80 [3]));
  FDCE \S_data_x_orig_reg[0][4] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[14]),
        .Q(\S_data_x_orig_reg[0]_80 [4]));
  FDCE \S_data_x_orig_reg[0][5] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[15]),
        .Q(\S_data_x_orig_reg[0]_80 [5]));
  FDCE \S_data_x_orig_reg[0][6] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[16]),
        .Q(\S_data_x_orig_reg[0]_80 [6]));
  FDCE \S_data_x_orig_reg[0][7] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[17]),
        .Q(\S_data_x_orig_reg[0]_80 [7]));
  FDCE \S_data_x_orig_reg[1][0] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[10]),
        .Q(\S_data_x_orig_reg[1]_79 [0]));
  FDCE \S_data_x_orig_reg[1][1] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[11]),
        .Q(\S_data_x_orig_reg[1]_79 [1]));
  FDCE \S_data_x_orig_reg[1][2] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[12]),
        .Q(\S_data_x_orig_reg[1]_79 [2]));
  FDCE \S_data_x_orig_reg[1][3] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[13]),
        .Q(\S_data_x_orig_reg[1]_79 [3]));
  FDCE \S_data_x_orig_reg[1][4] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[14]),
        .Q(\S_data_x_orig_reg[1]_79 [4]));
  FDCE \S_data_x_orig_reg[1][5] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[15]),
        .Q(\S_data_x_orig_reg[1]_79 [5]));
  FDCE \S_data_x_orig_reg[1][6] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[16]),
        .Q(\S_data_x_orig_reg[1]_79 [6]));
  FDCE \S_data_x_orig_reg[1][7] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[17]),
        .Q(\S_data_x_orig_reg[1]_79 [7]));
  FDCE \S_data_x_orig_reg[2][0] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[10]),
        .Q(\S_data_x_orig_reg[2]_78 [0]));
  FDCE \S_data_x_orig_reg[2][1] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[11]),
        .Q(\S_data_x_orig_reg[2]_78 [1]));
  FDCE \S_data_x_orig_reg[2][2] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[12]),
        .Q(\S_data_x_orig_reg[2]_78 [2]));
  FDCE \S_data_x_orig_reg[2][3] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[13]),
        .Q(\S_data_x_orig_reg[2]_78 [3]));
  FDCE \S_data_x_orig_reg[2][4] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[14]),
        .Q(\S_data_x_orig_reg[2]_78 [4]));
  FDCE \S_data_x_orig_reg[2][5] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[15]),
        .Q(\S_data_x_orig_reg[2]_78 [5]));
  FDCE \S_data_x_orig_reg[2][6] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[16]),
        .Q(\S_data_x_orig_reg[2]_78 [6]));
  FDCE \S_data_x_orig_reg[2][7] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[17]),
        .Q(\S_data_x_orig_reg[2]_78 [7]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \S_data_y_orig[0][7]_i_1 
       (.I0(state_write),
        .I1(IN_S[0]),
        .I2(\write_reg_n_0_[0] ),
        .I3(\write_reg_n_0_[1] ),
        .I4(full[0]),
        .O(\S_data_y_orig[0]_3 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \S_data_y_orig[1][7]_i_1 
       (.I0(full[1]),
        .I1(state_write),
        .I2(IN_S[0]),
        .I3(\write_reg_n_0_[1] ),
        .I4(\write_reg_n_0_[0] ),
        .O(\S_data_y_orig[1]_96 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \S_data_y_orig[2][7]_i_1 
       (.I0(full[2]),
        .I1(state_write),
        .I2(IN_S[0]),
        .I3(\write_reg_n_0_[0] ),
        .I4(\write_reg_n_0_[1] ),
        .O(\S_data_y_orig[2]_97 ));
  FDCE \S_data_y_orig_reg[0][0] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[2]),
        .Q(\S_data_y_orig_reg[0]_77 [0]));
  FDCE \S_data_y_orig_reg[0][1] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[3]),
        .Q(\S_data_y_orig_reg[0]_77 [1]));
  FDCE \S_data_y_orig_reg[0][2] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[4]),
        .Q(\S_data_y_orig_reg[0]_77 [2]));
  FDCE \S_data_y_orig_reg[0][3] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[5]),
        .Q(\S_data_y_orig_reg[0]_77 [3]));
  FDCE \S_data_y_orig_reg[0][4] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[6]),
        .Q(\S_data_y_orig_reg[0]_77 [4]));
  FDCE \S_data_y_orig_reg[0][5] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[7]),
        .Q(\S_data_y_orig_reg[0]_77 [5]));
  FDCE \S_data_y_orig_reg[0][6] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[8]),
        .Q(\S_data_y_orig_reg[0]_77 [6]));
  FDCE \S_data_y_orig_reg[0][7] 
       (.C(clk),
        .CE(\S_data_y_orig[0]_3 ),
        .CLR(SR),
        .D(IN_S[9]),
        .Q(\S_data_y_orig_reg[0]_77 [7]));
  FDCE \S_data_y_orig_reg[1][0] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[2]),
        .Q(\S_data_y_orig_reg[1]_76 [0]));
  FDCE \S_data_y_orig_reg[1][1] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[3]),
        .Q(\S_data_y_orig_reg[1]_76 [1]));
  FDCE \S_data_y_orig_reg[1][2] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[4]),
        .Q(\S_data_y_orig_reg[1]_76 [2]));
  FDCE \S_data_y_orig_reg[1][3] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[5]),
        .Q(\S_data_y_orig_reg[1]_76 [3]));
  FDCE \S_data_y_orig_reg[1][4] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[6]),
        .Q(\S_data_y_orig_reg[1]_76 [4]));
  FDCE \S_data_y_orig_reg[1][5] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[7]),
        .Q(\S_data_y_orig_reg[1]_76 [5]));
  FDCE \S_data_y_orig_reg[1][6] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[8]),
        .Q(\S_data_y_orig_reg[1]_76 [6]));
  FDCE \S_data_y_orig_reg[1][7] 
       (.C(clk),
        .CE(\S_data_y_orig[1]_96 ),
        .CLR(SR),
        .D(IN_S[9]),
        .Q(\S_data_y_orig_reg[1]_76 [7]));
  FDCE \S_data_y_orig_reg[2][0] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[2]),
        .Q(\S_data_y_orig_reg[2]_75 [0]));
  FDCE \S_data_y_orig_reg[2][1] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[3]),
        .Q(\S_data_y_orig_reg[2]_75 [1]));
  FDCE \S_data_y_orig_reg[2][2] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[4]),
        .Q(\S_data_y_orig_reg[2]_75 [2]));
  FDCE \S_data_y_orig_reg[2][3] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[5]),
        .Q(\S_data_y_orig_reg[2]_75 [3]));
  FDCE \S_data_y_orig_reg[2][4] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[6]),
        .Q(\S_data_y_orig_reg[2]_75 [4]));
  FDCE \S_data_y_orig_reg[2][5] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[7]),
        .Q(\S_data_y_orig_reg[2]_75 [5]));
  FDCE \S_data_y_orig_reg[2][6] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[8]),
        .Q(\S_data_y_orig_reg[2]_75 [6]));
  FDCE \S_data_y_orig_reg[2][7] 
       (.C(clk),
        .CE(\S_data_y_orig[2]_97 ),
        .CLR(SR),
        .D(IN_S[9]),
        .Q(\S_data_y_orig_reg[2]_75 [7]));
  LUT2 #(
    .INIT(4'hE)) 
    \S_out_direction[1]_i_1 
       (.I0(\S_out_direction[1]_i_2_n_0 ),
        .I1(\S_out_direction[1]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F4540000)) 
    \S_out_direction[1]_i_2 
       (.I0(\S_out_direction[4]_i_4_n_0 ),
        .I1(SE_reg_0),
        .I2(\S_out_direction[4]_i_2_n_0 ),
        .I3(NE_reg),
        .I4(S_data_out_fb_reg_0),
        .I5(\S_out_direction[4]_i_3_n_0 ),
        .O(\S_out_direction[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040005500400044)) 
    \S_out_direction[1]_i_3 
       (.I0(S_data_out_fb_reg_0),
        .I1(\S_out_direction[5]_i_3_n_0 ),
        .I2(NE_reg),
        .I3(\S_out_direction[5]_i_4_n_0 ),
        .I4(\S_out_direction[5]_i_5_n_0 ),
        .I5(SE_reg_0),
        .O(\S_out_direction[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00DD000000DDF5F5)) 
    \S_out_direction[2]_i_1 
       (.I0(SE_reg_0),
        .I1(\S_out_direction[4]_i_3_n_0 ),
        .I2(\S_out_direction[5]_i_4_n_0 ),
        .I3(\S_out_direction[4]_i_2_n_0 ),
        .I4(S_data_out_fb_reg_0),
        .I5(\S_out_direction[5]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8F808080AFA0AFA0)) 
    \S_out_direction[3]_i_1 
       (.I0(\S_out_direction[4]_i_4_n_0 ),
        .I1(\S_out_direction[4]_i_3_n_0 ),
        .I2(S_data_out_fb_reg_0),
        .I3(\S_out_direction[5]_i_5_n_0 ),
        .I4(\S_out_direction[5]_i_4_n_0 ),
        .I5(NE_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \S_out_direction[4]_i_1 
       (.I0(S_data_out_fb_reg_0),
        .I1(\S_out_direction[4]_i_2_n_0 ),
        .I2(\S_out_direction[4]_i_3_n_0 ),
        .I3(\S_out_direction[4]_i_4_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \S_out_direction[4]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\S_out_direction[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \S_out_direction[4]_i_3 
       (.I0(\S_data_out_x_orig_reg[7]_0 [4]),
        .I1(\S_data_out_x_orig_reg[7]_0 [3]),
        .I2(\S_data_out_x_orig_reg[7]_0 [2]),
        .I3(\S_data_out_x_orig_reg[7]_0 [6]),
        .I4(\S_data_out_x_orig_reg[7]_0 [5]),
        .I5(\S_data_out_x_orig_reg[7]_0 [7]),
        .O(\S_out_direction[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \S_out_direction[4]_i_4 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\S_out_direction[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \S_out_direction[5]_i_1 
       (.I0(w_S_out_new_EB_DEC),
        .I1(\S_out_direction_reg[5] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \S_out_direction[5]_i_2 
       (.I0(S_data_out_fb_reg_0),
        .I1(\S_out_direction[5]_i_3_n_0 ),
        .I2(\S_out_direction[5]_i_4_n_0 ),
        .I3(\S_out_direction[5]_i_5_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \S_out_direction[5]_i_3 
       (.I0(\S_data_out_y_dest_reg[7]_0 [7]),
        .I1(\S_data_out_y_dest_reg[7]_0 [6]),
        .I2(\S_data_out_y_dest_reg[7]_0 [3]),
        .I3(\S_data_out_y_dest_reg[7]_0 [4]),
        .I4(\S_data_out_y_dest_reg[7]_0 [5]),
        .O(\S_out_direction[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \S_out_direction[5]_i_4 
       (.I0(\S_data_out_x_dest_reg[7]_0 [4]),
        .I1(\S_data_out_x_dest_reg[7]_0 [3]),
        .I2(\S_data_out_x_dest_reg[7]_0 [2]),
        .I3(\S_data_out_x_dest_reg[7]_0 [6]),
        .I4(\S_data_out_x_dest_reg[7]_0 [5]),
        .I5(\S_data_out_x_dest_reg[7]_0 [7]),
        .O(\S_out_direction[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \S_out_direction[5]_i_5 
       (.I0(\S_data_out_y_dest_reg[7]_0 [4]),
        .I1(\S_data_out_y_dest_reg[7]_0 [3]),
        .I2(\S_data_out_y_dest_reg[7]_0 [2]),
        .I3(\S_data_out_y_dest_reg[7]_0 [6]),
        .I4(\S_data_out_y_dest_reg[7]_0 [7]),
        .I5(\S_data_out_y_dest_reg[7]_0 [5]),
        .O(\S_out_direction[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444CCCC4FFFCCCC)) 
    S_out_new_EB_DEC_i_1
       (.I0(state),
        .I1(w_S_out_new_EB_DEC),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(reset_riscv),
        .I5(\read[1]_i_3__2_n_0 ),
        .O(S_out_new_EB_DEC_i_1_n_0));
  FDRE S_out_new_EB_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(S_out_new_EB_DEC_i_1_n_0),
        .Q(w_S_out_new_EB_DEC),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h2AFFAAAA)) 
    S_stall_out_EB_i_1
       (.I0(w_S_stall_out_EB),
        .I1(state),
        .I2(w_S_stall_in_DEC),
        .I3(\read[1]_i_3__2_n_0 ),
        .I4(reset_riscv),
        .O(S_stall_out_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    S_stall_out_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(S_stall_out_EB_i_1_n_0),
        .Q(w_S_stall_out_EB),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF588888880)) 
    \full[0]_i_1__2 
       (.I0(reset_riscv),
        .I1(\S_data_y_orig[0]_3 ),
        .I2(\read[1]_i_3__2_n_0 ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read_reg_n_0_[1] ),
        .I5(full[0]),
        .O(\full[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FFFF88808888)) 
    \full[1]_i_1__2 
       (.I0(reset_riscv),
        .I1(\S_data_y_orig[1]_96 ),
        .I2(\read[1]_i_3__2_n_0 ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\read_reg_n_0_[0] ),
        .I5(full[1]),
        .O(\full[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5F88888808)) 
    \full[2]_i_1__2 
       (.I0(reset_riscv),
        .I1(\S_data_y_orig[2]_97 ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read[1]_i_3__2_n_0 ),
        .I5(full[2]),
        .O(\full[2]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[0]_i_1__2_n_0 ),
        .Q(full[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[1]_i_1__2_n_0 ),
        .Q(full[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[2]_i_1__2_n_0 ),
        .Q(full[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read[0]_i_1__2 
       (.I0(\read_reg_n_0_[1] ),
        .I1(\read_reg_n_0_[0] ),
        .O(\read[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \read[1]_i_1__2 
       (.I0(\read[1]_i_3__2_n_0 ),
        .I1(reset_riscv),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .O(read0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read[1]_i_2__2 
       (.I0(\read_reg_n_0_[0] ),
        .I1(\read_reg_n_0_[1] ),
        .O(\read[1]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read[1]_i_3__2 
       (.I0(state),
        .I1(\read[1]_i_4__2_n_0 ),
        .O(\read[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h75577F5775F77FF7)) 
    \read[1]_i_4__2 
       (.I0(w_S_ready_DEC_EB),
        .I1(full[0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(full[2]),
        .I5(full[1]),
        .O(\read[1]_i_4__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[0] 
       (.C(clk),
        .CE(read0),
        .D(\read[0]_i_1__2_n_0 ),
        .Q(\read_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[1] 
       (.C(clk),
        .CE(read0),
        .D(\read[1]_i_2__2_n_0 ),
        .Q(\read_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h2FAA)) 
    state_i_1__6
       (.I0(state),
        .I1(w_S_stall_in_DEC),
        .I2(\read[1]_i_3__2_n_0 ),
        .I3(reset_riscv),
        .O(state_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__6_n_0),
        .Q(state),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6222)) 
    state_write_i_1__2
       (.I0(state_write),
        .I1(reset_riscv),
        .I2(IN_S[0]),
        .I3(S_ack_i_2_n_0),
        .O(state_write_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_write_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_write_i_1__2_n_0),
        .Q(state_write),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \write[0]_i_1__2 
       (.I0(\write_reg_n_0_[1] ),
        .I1(\write_reg_n_0_[0] ),
        .O(\write[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \write[1]_i_1__2 
       (.I0(IN_S[0]),
        .I1(state_write),
        .I2(S_ack_i_2_n_0),
        .I3(reset_riscv),
        .I4(\write_reg_n_0_[0] ),
        .I5(\write_reg_n_0_[1] ),
        .O(write0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write[1]_i_2__2 
       (.I0(\write_reg_n_0_[0] ),
        .I1(\write_reg_n_0_[1] ),
        .O(\write[1]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[0] 
       (.C(clk),
        .CE(write0),
        .D(\write[0]_i_1__2_n_0 ),
        .Q(\write_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[1] 
       (.C(clk),
        .CE(write0),
        .D(\write[1]_i_2__2_n_0 ),
        .Q(\write_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_wrapper_EB_DEC
   (w_S_in_fb,
    S_stall_out_DEC_reg,
    w_S_stall_out_DEC,
    w_S_stall_out_EB,
    \S_out_direction_reg[1] ,
    \buffer_direction[3]_in_ack ,
    \S_out_direction_reg[2] ,
    \S_out_direction_reg[4] ,
    \S_out_direction_reg[5] ,
    \S_out_direction_reg[3] ,
    Q,
    \S_data_out_x_orig_reg[7] ,
    \S_data_out_y_dest_reg[7] ,
    \S_data_out_x_dest_reg[7] ,
    \S_data_out_pixel_reg[15] ,
    \S_data_out_step_reg[4] ,
    \S_data_out_frame_reg[7] ,
    IN_S_ACK,
    reset_riscv,
    IN_S,
    S_SET_ultimo_reg,
    \buffer_direction[4]_in_ack ,
    \i_N_pixel[15]_i_13 ,
    \i_N_pixel[15]_i_13_0 ,
    clk,
    SR,
    w_S_stall_in_DEC);
  output w_S_in_fb;
  output S_stall_out_DEC_reg;
  output w_S_stall_out_DEC;
  output w_S_stall_out_EB;
  output \S_out_direction_reg[1] ;
  output \buffer_direction[3]_in_ack ;
  output \S_out_direction_reg[2] ;
  output \S_out_direction_reg[4] ;
  output \S_out_direction_reg[5] ;
  output \S_out_direction_reg[3] ;
  output [7:0]Q;
  output [7:0]\S_data_out_x_orig_reg[7] ;
  output [7:0]\S_data_out_y_dest_reg[7] ;
  output [7:0]\S_data_out_x_dest_reg[7] ;
  output [15:0]\S_data_out_pixel_reg[15] ;
  output [4:0]\S_data_out_step_reg[4] ;
  output [7:0]\S_data_out_frame_reg[7] ;
  output IN_S_ACK;
  input reset_riscv;
  input [62:0]IN_S;
  input S_SET_ultimo_reg;
  input \buffer_direction[4]_in_ack ;
  input \i_N_pixel[15]_i_13 ;
  input \i_N_pixel[15]_i_13_0 ;
  input clk;
  input [0:0]SR;
  input w_S_stall_in_DEC;

  wire [62:0]IN_S;
  wire IN_S_ACK;
  wire Inst_dec_n_0;
  wire Inst_dec_n_3;
  wire Inst_dec_n_4;
  wire Inst_dec_n_5;
  wire Inst_elastic_buffer_n_4;
  wire Inst_elastic_buffer_n_42;
  wire Inst_elastic_buffer_n_43;
  wire Inst_elastic_buffer_n_5;
  wire Inst_elastic_buffer_n_6;
  wire Inst_elastic_buffer_n_7;
  wire Inst_elastic_buffer_n_8;
  wire Inst_elastic_buffer_n_9;
  wire [7:0]Q;
  wire [0:0]SR;
  wire S_SET_ultimo_reg;
  wire [7:0]\S_data_out_frame_reg[7] ;
  wire [15:0]\S_data_out_pixel_reg[15] ;
  wire [4:0]\S_data_out_step_reg[4] ;
  wire [7:0]\S_data_out_x_dest_reg[7] ;
  wire [7:0]\S_data_out_x_orig_reg[7] ;
  wire [7:0]\S_data_out_y_dest_reg[7] ;
  wire \S_out_direction_reg[1] ;
  wire \S_out_direction_reg[2] ;
  wire \S_out_direction_reg[3] ;
  wire \S_out_direction_reg[4] ;
  wire \S_out_direction_reg[5] ;
  wire S_stall_out_DEC_reg;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[4]_in_ack ;
  wire clk;
  wire \i_N_pixel[15]_i_13 ;
  wire \i_N_pixel[15]_i_13_0 ;
  wire reset_riscv;
  wire w_S_in_fb;
  wire w_S_out_new_EB_DEC;
  wire w_S_ready_DEC_EB;
  wire w_S_stall_in_DEC;
  wire w_S_stall_out_DEC;
  wire w_S_stall_out_EB;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_dec Inst_dec
       (.D({Inst_elastic_buffer_n_5,Inst_elastic_buffer_n_6,Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9}),
        .E(Inst_elastic_buffer_n_4),
        .NE_reg_0(Inst_dec_n_3),
        .NE_reg_1(Inst_elastic_buffer_n_42),
        .SE_reg_0(Inst_dec_n_4),
        .SE_reg_1(Inst_elastic_buffer_n_43),
        .SR(SR),
        .S_SET_ultimo_reg(S_SET_ultimo_reg),
        .S_SET_ultimo_reg_0(w_S_stall_out_EB),
        .\S_out_direction_reg[1]_0 (\S_out_direction_reg[1] ),
        .\S_out_direction_reg[2]_0 (\S_out_direction_reg[2] ),
        .\S_out_direction_reg[3]_0 (\S_out_direction_reg[3] ),
        .\S_out_direction_reg[4]_0 (\S_out_direction_reg[4] ),
        .\S_out_direction_reg[5]_0 (\S_out_direction_reg[5] ),
        .S_stall_out_DEC_reg_0(w_S_stall_out_DEC),
        .S_stall_out_DEC_reg_1(S_stall_out_DEC_reg),
        .S_stall_out_DEC_reg_2(\buffer_direction[3]_in_ack ),
        .\buffer_direction[4]_in_ack (\buffer_direction[4]_in_ack ),
        .clk(clk),
        .\i_N_pixel[15]_i_13 (\i_N_pixel[15]_i_13 ),
        .\i_N_pixel[15]_i_13_0 (\i_N_pixel[15]_i_13_0 ),
        .reset_riscv(reset_riscv),
        .state_reg_0(Inst_dec_n_0),
        .state_reg_1(Inst_dec_n_5),
        .w_S_out_new_EB_DEC(w_S_out_new_EB_DEC),
        .w_S_ready_DEC_EB(w_S_ready_DEC_EB),
        .w_S_stall_in_DEC(w_S_stall_in_DEC));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_elastic_buffer Inst_elastic_buffer
       (.D({Inst_elastic_buffer_n_5,Inst_elastic_buffer_n_6,Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9}),
        .E(Inst_elastic_buffer_n_4),
        .IN_S(IN_S),
        .IN_S_ACK(IN_S_ACK),
        .NE_reg(Inst_dec_n_3),
        .NE_reg_0(Inst_dec_n_5),
        .Q(Q),
        .SE_reg(Inst_elastic_buffer_n_43),
        .SE_reg_0(Inst_dec_n_4),
        .SR(SR),
        .S_data_out_fb_reg_0(w_S_in_fb),
        .S_data_out_fb_reg_1(Inst_elastic_buffer_n_42),
        .\S_data_out_frame_reg[7]_0 (\S_data_out_frame_reg[7] ),
        .\S_data_out_pixel_reg[15]_0 (\S_data_out_pixel_reg[15] ),
        .\S_data_out_step_reg[4]_0 (\S_data_out_step_reg[4] ),
        .\S_data_out_x_dest_reg[7]_0 (\S_data_out_x_dest_reg[7] ),
        .\S_data_out_x_orig_reg[7]_0 (\S_data_out_x_orig_reg[7] ),
        .\S_data_out_y_dest_reg[7]_0 (\S_data_out_y_dest_reg[7] ),
        .\S_out_direction_reg[5] (Inst_dec_n_0),
        .clk(clk),
        .reset_riscv(reset_riscv),
        .w_S_out_new_EB_DEC(w_S_out_new_EB_DEC),
        .w_S_ready_DEC_EB(w_S_ready_DEC_EB),
        .w_S_stall_in_DEC(w_S_stall_in_DEC),
        .w_S_stall_out_EB(w_S_stall_out_EB));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_W_dec
   (state_reg_0,
    w_W_ready_DEC_EB,
    w_W_stall_out_DEC,
    NE_reg_0,
    SE_reg_0,
    state_reg_1,
    E,
    CONTADOR_reg,
    CONTADOR_reg_0,
    N_stall_out_EB_reg,
    CONTADOR_reg_1,
    E_data_out_fb_reg,
    \E_data_out_y_orig_reg[7] ,
    \E_data_out_x_orig_reg[7] ,
    \E_data_out_frame_reg[7] ,
    \E_data_out_step_reg[4] ,
    \E_data_out_y_dest_reg[7] ,
    D,
    \E_data_out_pixel_reg[15] ,
    CONTADOR_reg_2,
    W_stall_out_DEC_reg_0,
    CONTADOR_reg_3,
    W_stall_out_DEC_reg_1,
    \W_out_direction_reg[2]_0 ,
    \W_out_direction_reg[5]_0 ,
    \W_out_direction_reg[1]_0 ,
    PM_SET_ultimo_reg,
    PE_SET_ultimo_reg,
    N_SET_ultimo_reg,
    S_SET_ultimo_reg,
    E_SET_ultimo_reg,
    W_SET_ultimo_reg,
    i_PE_req_reg,
    i_N_req_reg,
    i_E_req_reg,
    clk,
    NE_reg_1,
    SE_reg_1,
    w_W_out_new_EB_DEC,
    reset_riscv,
    \i_PM_x_orig_reg[0] ,
    i_PE_fb_reg,
    w_E_in_fb,
    w_W_in_fb,
    \i_E_y_orig_reg[0] ,
    Q,
    \i_E_y_orig_reg[7] ,
    \i_E_y_orig_reg[1] ,
    \i_E_y_orig_reg[2] ,
    \i_E_y_orig_reg[3] ,
    \i_E_y_orig_reg[4] ,
    \i_E_y_orig_reg[5] ,
    \i_E_y_orig_reg[6] ,
    \i_E_y_orig_reg[7]_0 ,
    \i_E_x_orig_reg[0] ,
    \i_E_x_orig_reg[7] ,
    \i_E_x_orig_reg[7]_0 ,
    \i_E_x_orig_reg[1] ,
    \i_E_x_orig_reg[2] ,
    \i_E_x_orig_reg[3] ,
    \i_E_x_orig_reg[4] ,
    \i_E_x_orig_reg[5] ,
    \i_E_x_orig_reg[6] ,
    \i_E_x_orig_reg[7]_1 ,
    \i_E_frame_reg[0] ,
    \i_E_frame_reg[7] ,
    \i_E_frame_reg[7]_0 ,
    \i_E_frame_reg[1] ,
    \i_E_frame_reg[2] ,
    \i_E_frame_reg[3] ,
    \i_E_frame_reg[4] ,
    \i_E_frame_reg[5] ,
    \i_E_frame_reg[6] ,
    \i_E_frame_reg[7]_1 ,
    \i_E_step_reg[0] ,
    \i_E_step_reg[4] ,
    \i_E_step_reg[4]_0 ,
    \i_E_step_reg[1] ,
    \i_E_step_reg[2] ,
    \i_E_step_reg[3] ,
    \i_E_step_reg[4]_1 ,
    \i_E_y_dest_reg[0] ,
    \i_E_y_dest_reg[7] ,
    \i_E_y_dest_reg[7]_0 ,
    \i_E_y_dest_reg[1] ,
    \i_E_y_dest_reg[2] ,
    \i_E_y_dest_reg[3] ,
    \i_E_y_dest_reg[4] ,
    \i_E_y_dest_reg[5] ,
    \i_E_y_dest_reg[6] ,
    \i_E_y_dest_reg[7]_1 ,
    \i_E_x_dest_reg[0] ,
    \i_E_x_dest_reg[7] ,
    \i_E_x_dest_reg[7]_0 ,
    \i_E_x_dest_reg[1] ,
    \i_E_x_dest_reg[2] ,
    \i_E_x_dest_reg[3] ,
    \i_E_x_dest_reg[4] ,
    \i_E_x_dest_reg[5] ,
    \i_E_x_dest_reg[6] ,
    \i_E_x_dest_reg[7]_1 ,
    \i_E_pixel_reg[0] ,
    \i_E_pixel_reg[15] ,
    \i_E_pixel_reg[15]_0 ,
    \i_E_pixel_reg[1] ,
    \i_E_pixel_reg[2] ,
    \i_E_pixel_reg[3] ,
    \i_E_pixel_reg[4] ,
    \i_E_pixel_reg[5] ,
    \i_E_pixel_reg[6] ,
    \i_E_pixel_reg[7] ,
    \i_E_pixel_reg[8] ,
    \i_E_pixel_reg[9] ,
    \i_E_pixel_reg[10] ,
    \i_E_pixel_reg[11] ,
    \i_E_pixel_reg[12] ,
    \i_E_pixel_reg[13] ,
    \i_E_pixel_reg[14] ,
    \i_E_pixel_reg[15]_1 ,
    \i_PM_x_orig_reg[0]_0 ,
    \i_PM_x_orig_reg[0]_1 ,
    p_23_in,
    w_E_stall_out_DEC,
    w_E_stall_out_EB,
    w_W_stall_out_EB,
    \buffer_direction[4]_in_ack ,
    \buffer_direction[3]_in_ack ,
    \buffer_direction[1]_in_ack ,
    \buffer_direction[2]_in_ack ,
    \i_N_x_orig_reg[0] ,
    \i_PM_x_orig_reg[0]_2 ,
    \i_PM_x_orig_reg[0]_3 ,
    \i_PM_x_orig_reg[0]_4 ,
    \i_PM_x_orig_reg[0]_5 ,
    \i_PM_x_orig_reg[0]_6 ,
    \i_PM_x_orig_reg[0]_7 ,
    \i_N_x_orig_reg[0]_0 ,
    \i_N_x_orig_reg[0]_1 ,
    \i_N_x_orig_reg[0]_2 ,
    \i_PM_x_orig_reg[0]_8 ,
    \i_PM_x_orig_reg[0]_9 ,
    \i_PM_x_orig_reg[0]_10 ,
    \i_N_x_orig_reg[0]_3 ,
    \i_N_x_orig_reg[0]_4 ,
    \i_N_x_orig_reg[0]_5 ,
    \i_N_pixel[15]_i_32 ,
    \i_N_pixel[15]_i_32_0 ,
    PM_SET_ultimo_reg_0,
    PM_SET_ultimo_reg_1,
    PE_SET_ultimo_reg_0,
    PE_SET_ultimo_reg_1,
    N_SET_ultimo_reg_0,
    N_SET_ultimo_reg_1,
    S_SET_ultimo_reg_0,
    S_SET_ultimo_reg_1,
    E_SET_ultimo_reg_0,
    W_SET_ultimo_reg_0,
    p_24_in,
    i_PE_req_reg_0,
    i_E_req_reg_0,
    i_PE_req_reg_1,
    i_N_req_reg_0,
    OUT_N,
    i_E_req_reg_1,
    OUT_E,
    w_W_stall_in_DEC,
    \W_out_direction_reg[5]_1 ,
    \W_out_direction_reg[5]_2 ,
    SR);
  output state_reg_0;
  output w_W_ready_DEC_EB;
  output w_W_stall_out_DEC;
  output NE_reg_0;
  output SE_reg_0;
  output state_reg_1;
  output [0:0]E;
  output [0:0]CONTADOR_reg;
  output [0:0]CONTADOR_reg_0;
  output N_stall_out_EB_reg;
  output [0:0]CONTADOR_reg_1;
  output E_data_out_fb_reg;
  output [7:0]\E_data_out_y_orig_reg[7] ;
  output [7:0]\E_data_out_x_orig_reg[7] ;
  output [7:0]\E_data_out_frame_reg[7] ;
  output [4:0]\E_data_out_step_reg[4] ;
  output [7:0]\E_data_out_y_dest_reg[7] ;
  output [7:0]D;
  output [15:0]\E_data_out_pixel_reg[15] ;
  output CONTADOR_reg_2;
  output W_stall_out_DEC_reg_0;
  output [0:0]CONTADOR_reg_3;
  output W_stall_out_DEC_reg_1;
  output \W_out_direction_reg[2]_0 ;
  output \W_out_direction_reg[5]_0 ;
  output \W_out_direction_reg[1]_0 ;
  output PM_SET_ultimo_reg;
  output PE_SET_ultimo_reg;
  output N_SET_ultimo_reg;
  output S_SET_ultimo_reg;
  output E_SET_ultimo_reg;
  output W_SET_ultimo_reg;
  output i_PE_req_reg;
  output i_N_req_reg;
  output i_E_req_reg;
  input clk;
  input NE_reg_1;
  input SE_reg_1;
  input w_W_out_new_EB_DEC;
  input reset_riscv;
  input \i_PM_x_orig_reg[0] ;
  input i_PE_fb_reg;
  input w_E_in_fb;
  input w_W_in_fb;
  input \i_E_y_orig_reg[0] ;
  input [7:0]Q;
  input [7:0]\i_E_y_orig_reg[7] ;
  input \i_E_y_orig_reg[1] ;
  input \i_E_y_orig_reg[2] ;
  input \i_E_y_orig_reg[3] ;
  input \i_E_y_orig_reg[4] ;
  input \i_E_y_orig_reg[5] ;
  input \i_E_y_orig_reg[6] ;
  input \i_E_y_orig_reg[7]_0 ;
  input \i_E_x_orig_reg[0] ;
  input [7:0]\i_E_x_orig_reg[7] ;
  input [7:0]\i_E_x_orig_reg[7]_0 ;
  input \i_E_x_orig_reg[1] ;
  input \i_E_x_orig_reg[2] ;
  input \i_E_x_orig_reg[3] ;
  input \i_E_x_orig_reg[4] ;
  input \i_E_x_orig_reg[5] ;
  input \i_E_x_orig_reg[6] ;
  input \i_E_x_orig_reg[7]_1 ;
  input \i_E_frame_reg[0] ;
  input [7:0]\i_E_frame_reg[7] ;
  input [7:0]\i_E_frame_reg[7]_0 ;
  input \i_E_frame_reg[1] ;
  input \i_E_frame_reg[2] ;
  input \i_E_frame_reg[3] ;
  input \i_E_frame_reg[4] ;
  input \i_E_frame_reg[5] ;
  input \i_E_frame_reg[6] ;
  input \i_E_frame_reg[7]_1 ;
  input \i_E_step_reg[0] ;
  input [4:0]\i_E_step_reg[4] ;
  input [4:0]\i_E_step_reg[4]_0 ;
  input \i_E_step_reg[1] ;
  input \i_E_step_reg[2] ;
  input \i_E_step_reg[3] ;
  input \i_E_step_reg[4]_1 ;
  input \i_E_y_dest_reg[0] ;
  input [7:0]\i_E_y_dest_reg[7] ;
  input [7:0]\i_E_y_dest_reg[7]_0 ;
  input \i_E_y_dest_reg[1] ;
  input \i_E_y_dest_reg[2] ;
  input \i_E_y_dest_reg[3] ;
  input \i_E_y_dest_reg[4] ;
  input \i_E_y_dest_reg[5] ;
  input \i_E_y_dest_reg[6] ;
  input \i_E_y_dest_reg[7]_1 ;
  input \i_E_x_dest_reg[0] ;
  input [7:0]\i_E_x_dest_reg[7] ;
  input [7:0]\i_E_x_dest_reg[7]_0 ;
  input \i_E_x_dest_reg[1] ;
  input \i_E_x_dest_reg[2] ;
  input \i_E_x_dest_reg[3] ;
  input \i_E_x_dest_reg[4] ;
  input \i_E_x_dest_reg[5] ;
  input \i_E_x_dest_reg[6] ;
  input \i_E_x_dest_reg[7]_1 ;
  input \i_E_pixel_reg[0] ;
  input [15:0]\i_E_pixel_reg[15] ;
  input [15:0]\i_E_pixel_reg[15]_0 ;
  input \i_E_pixel_reg[1] ;
  input \i_E_pixel_reg[2] ;
  input \i_E_pixel_reg[3] ;
  input \i_E_pixel_reg[4] ;
  input \i_E_pixel_reg[5] ;
  input \i_E_pixel_reg[6] ;
  input \i_E_pixel_reg[7] ;
  input \i_E_pixel_reg[8] ;
  input \i_E_pixel_reg[9] ;
  input \i_E_pixel_reg[10] ;
  input \i_E_pixel_reg[11] ;
  input \i_E_pixel_reg[12] ;
  input \i_E_pixel_reg[13] ;
  input \i_E_pixel_reg[14] ;
  input \i_E_pixel_reg[15]_1 ;
  input \i_PM_x_orig_reg[0]_0 ;
  input \i_PM_x_orig_reg[0]_1 ;
  input p_23_in;
  input w_E_stall_out_DEC;
  input w_E_stall_out_EB;
  input w_W_stall_out_EB;
  input \buffer_direction[4]_in_ack ;
  input \buffer_direction[3]_in_ack ;
  input \buffer_direction[1]_in_ack ;
  input \buffer_direction[2]_in_ack ;
  input \i_N_x_orig_reg[0] ;
  input \i_PM_x_orig_reg[0]_2 ;
  input \i_PM_x_orig_reg[0]_3 ;
  input \i_PM_x_orig_reg[0]_4 ;
  input \i_PM_x_orig_reg[0]_5 ;
  input \i_PM_x_orig_reg[0]_6 ;
  input \i_PM_x_orig_reg[0]_7 ;
  input \i_N_x_orig_reg[0]_0 ;
  input \i_N_x_orig_reg[0]_1 ;
  input \i_N_x_orig_reg[0]_2 ;
  input \i_PM_x_orig_reg[0]_8 ;
  input \i_PM_x_orig_reg[0]_9 ;
  input \i_PM_x_orig_reg[0]_10 ;
  input \i_N_x_orig_reg[0]_3 ;
  input \i_N_x_orig_reg[0]_4 ;
  input \i_N_x_orig_reg[0]_5 ;
  input \i_N_pixel[15]_i_32 ;
  input \i_N_pixel[15]_i_32_0 ;
  input PM_SET_ultimo_reg_0;
  input PM_SET_ultimo_reg_1;
  input PE_SET_ultimo_reg_0;
  input PE_SET_ultimo_reg_1;
  input N_SET_ultimo_reg_0;
  input N_SET_ultimo_reg_1;
  input S_SET_ultimo_reg_0;
  input S_SET_ultimo_reg_1;
  input E_SET_ultimo_reg_0;
  input W_SET_ultimo_reg_0;
  input p_24_in;
  input i_PE_req_reg_0;
  input i_E_req_reg_0;
  input i_PE_req_reg_1;
  input i_N_req_reg_0;
  input [0:0]OUT_N;
  input i_E_req_reg_1;
  input [0:0]OUT_E;
  input w_W_stall_in_DEC;
  input [0:0]\W_out_direction_reg[5]_1 ;
  input [4:0]\W_out_direction_reg[5]_2 ;
  input [0:0]SR;

  wire [0:0]CONTADOR_reg;
  wire [0:0]CONTADOR_reg_0;
  wire [0:0]CONTADOR_reg_1;
  wire CONTADOR_reg_2;
  wire [0:0]CONTADOR_reg_3;
  wire [0:0]\Control_flux/arb[0]_channel ;
  wire [5:1]\Control_flux/arb[0]_direction ;
  wire [7:0]D;
  wire [0:0]E;
  wire E_SET_ultimo_reg;
  wire E_SET_ultimo_reg_0;
  wire E_data_out_fb_reg;
  wire [7:0]\E_data_out_frame_reg[7] ;
  wire [15:0]\E_data_out_pixel_reg[15] ;
  wire [4:0]\E_data_out_step_reg[4] ;
  wire [7:0]\E_data_out_x_orig_reg[7] ;
  wire [7:0]\E_data_out_y_dest_reg[7] ;
  wire [7:0]\E_data_out_y_orig_reg[7] ;
  wire NE_reg_0;
  wire NE_reg_1;
  wire N_SET_ultimo_reg;
  wire N_SET_ultimo_reg_0;
  wire N_SET_ultimo_reg_1;
  wire N_stall_out_EB_reg;
  wire [0:0]OUT_E;
  wire [0:0]OUT_N;
  wire PE_SET_ultimo_reg;
  wire PE_SET_ultimo_reg_0;
  wire PE_SET_ultimo_reg_1;
  wire PM_SET_ultimo_i_3_n_0;
  wire PM_SET_ultimo_reg;
  wire PM_SET_ultimo_reg_0;
  wire PM_SET_ultimo_reg_1;
  wire [7:0]Q;
  wire SE_reg_0;
  wire SE_reg_1;
  wire [0:0]SR;
  wire S_SET_ultimo_reg;
  wire S_SET_ultimo_reg_0;
  wire S_SET_ultimo_reg_1;
  wire W_SET_ultimo_reg;
  wire W_SET_ultimo_reg_0;
  wire \W_out_direction_reg[1]_0 ;
  wire \W_out_direction_reg[2]_0 ;
  wire \W_out_direction_reg[5]_0 ;
  wire [0:0]\W_out_direction_reg[5]_1 ;
  wire [4:0]\W_out_direction_reg[5]_2 ;
  wire W_ready_DEC_EB_i_1_n_0;
  wire W_stall_out_DEC_i_1_n_0;
  wire W_stall_out_DEC_reg_0;
  wire W_stall_out_DEC_reg_1;
  wire \buffer_direction[1]_in_ack ;
  wire \buffer_direction[2]_in_ack ;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[4]_in_ack ;
  wire clk;
  wire \i_E_frame_reg[0] ;
  wire \i_E_frame_reg[1] ;
  wire \i_E_frame_reg[2] ;
  wire \i_E_frame_reg[3] ;
  wire \i_E_frame_reg[4] ;
  wire \i_E_frame_reg[5] ;
  wire \i_E_frame_reg[6] ;
  wire [7:0]\i_E_frame_reg[7] ;
  wire [7:0]\i_E_frame_reg[7]_0 ;
  wire \i_E_frame_reg[7]_1 ;
  wire \i_E_pixel_reg[0] ;
  wire \i_E_pixel_reg[10] ;
  wire \i_E_pixel_reg[11] ;
  wire \i_E_pixel_reg[12] ;
  wire \i_E_pixel_reg[13] ;
  wire \i_E_pixel_reg[14] ;
  wire [15:0]\i_E_pixel_reg[15] ;
  wire [15:0]\i_E_pixel_reg[15]_0 ;
  wire \i_E_pixel_reg[15]_1 ;
  wire \i_E_pixel_reg[1] ;
  wire \i_E_pixel_reg[2] ;
  wire \i_E_pixel_reg[3] ;
  wire \i_E_pixel_reg[4] ;
  wire \i_E_pixel_reg[5] ;
  wire \i_E_pixel_reg[6] ;
  wire \i_E_pixel_reg[7] ;
  wire \i_E_pixel_reg[8] ;
  wire \i_E_pixel_reg[9] ;
  wire i_E_req_i_3_n_0;
  wire i_E_req_reg;
  wire i_E_req_reg_0;
  wire i_E_req_reg_1;
  wire \i_E_step_reg[0] ;
  wire \i_E_step_reg[1] ;
  wire \i_E_step_reg[2] ;
  wire \i_E_step_reg[3] ;
  wire [4:0]\i_E_step_reg[4] ;
  wire [4:0]\i_E_step_reg[4]_0 ;
  wire \i_E_step_reg[4]_1 ;
  wire \i_E_x_dest_reg[0] ;
  wire \i_E_x_dest_reg[1] ;
  wire \i_E_x_dest_reg[2] ;
  wire \i_E_x_dest_reg[3] ;
  wire \i_E_x_dest_reg[4] ;
  wire \i_E_x_dest_reg[5] ;
  wire \i_E_x_dest_reg[6] ;
  wire [7:0]\i_E_x_dest_reg[7] ;
  wire [7:0]\i_E_x_dest_reg[7]_0 ;
  wire \i_E_x_dest_reg[7]_1 ;
  wire \i_E_x_orig_reg[0] ;
  wire \i_E_x_orig_reg[1] ;
  wire \i_E_x_orig_reg[2] ;
  wire \i_E_x_orig_reg[3] ;
  wire \i_E_x_orig_reg[4] ;
  wire \i_E_x_orig_reg[5] ;
  wire \i_E_x_orig_reg[6] ;
  wire [7:0]\i_E_x_orig_reg[7] ;
  wire [7:0]\i_E_x_orig_reg[7]_0 ;
  wire \i_E_x_orig_reg[7]_1 ;
  wire \i_E_y_dest_reg[0] ;
  wire \i_E_y_dest_reg[1] ;
  wire \i_E_y_dest_reg[2] ;
  wire \i_E_y_dest_reg[3] ;
  wire \i_E_y_dest_reg[4] ;
  wire \i_E_y_dest_reg[5] ;
  wire \i_E_y_dest_reg[6] ;
  wire [7:0]\i_E_y_dest_reg[7] ;
  wire [7:0]\i_E_y_dest_reg[7]_0 ;
  wire \i_E_y_dest_reg[7]_1 ;
  wire \i_E_y_orig_reg[0] ;
  wire \i_E_y_orig_reg[1] ;
  wire \i_E_y_orig_reg[2] ;
  wire \i_E_y_orig_reg[3] ;
  wire \i_E_y_orig_reg[4] ;
  wire \i_E_y_orig_reg[5] ;
  wire \i_E_y_orig_reg[6] ;
  wire [7:0]\i_E_y_orig_reg[7] ;
  wire \i_E_y_orig_reg[7]_0 ;
  wire \i_N_pixel[15]_i_10_n_0 ;
  wire \i_N_pixel[15]_i_11_n_0 ;
  wire \i_N_pixel[15]_i_20_n_0 ;
  wire \i_N_pixel[15]_i_21_n_0 ;
  wire \i_N_pixel[15]_i_32 ;
  wire \i_N_pixel[15]_i_32_0 ;
  wire \i_N_pixel[15]_i_37_n_0 ;
  wire \i_N_pixel[15]_i_6_n_0 ;
  wire i_N_req_i_4_n_0;
  wire i_N_req_reg;
  wire i_N_req_reg_0;
  wire \i_N_x_orig_reg[0] ;
  wire \i_N_x_orig_reg[0]_0 ;
  wire \i_N_x_orig_reg[0]_1 ;
  wire \i_N_x_orig_reg[0]_2 ;
  wire \i_N_x_orig_reg[0]_3 ;
  wire \i_N_x_orig_reg[0]_4 ;
  wire \i_N_x_orig_reg[0]_5 ;
  wire i_PE_fb_reg;
  wire i_PE_req_i_3_n_0;
  wire i_PE_req_reg;
  wire i_PE_req_reg_0;
  wire i_PE_req_reg_1;
  wire \i_PM_x_orig_reg[0] ;
  wire \i_PM_x_orig_reg[0]_0 ;
  wire \i_PM_x_orig_reg[0]_1 ;
  wire \i_PM_x_orig_reg[0]_10 ;
  wire \i_PM_x_orig_reg[0]_2 ;
  wire \i_PM_x_orig_reg[0]_3 ;
  wire \i_PM_x_orig_reg[0]_4 ;
  wire \i_PM_x_orig_reg[0]_5 ;
  wire \i_PM_x_orig_reg[0]_6 ;
  wire \i_PM_x_orig_reg[0]_7 ;
  wire \i_PM_x_orig_reg[0]_8 ;
  wire \i_PM_x_orig_reg[0]_9 ;
  wire \i_S_pixel[15]_i_4_n_0 ;
  wire p_23_in;
  wire p_24_in;
  wire reset_riscv;
  wire state_i_1__9_n_0;
  wire state_reg_0;
  wire state_reg_1;
  wire w_E_in_fb;
  wire w_E_stall_out_DEC;
  wire w_E_stall_out_EB;
  wire [5:1]w_W_in_direction;
  wire w_W_in_fb;
  wire w_W_out_new_EB_DEC;
  wire w_W_ready_DEC_EB;
  wire w_W_stall_in_DEC;
  wire w_W_stall_out_DEC;
  wire w_W_stall_out_EB;

  LUT6 #(
    .INIT(64'hF0F0F0F0A8000000)) 
    E_SET_ultimo_i_1
       (.I0(\W_out_direction_reg[5]_0 ),
        .I1(PM_SET_ultimo_i_3_n_0),
        .I2(E_SET_ultimo_reg_0),
        .I3(\i_N_pixel[15]_i_10_n_0 ),
        .I4(p_23_in),
        .I5(\i_PM_x_orig_reg[0] ),
        .O(E_SET_ultimo_reg));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h40)) 
    NE_i_2__4
       (.I0(state_reg_0),
        .I1(w_W_out_new_EB_DEC),
        .I2(reset_riscv),
        .O(state_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    NE_reg
       (.C(clk),
        .CE(1'b1),
        .D(NE_reg_1),
        .Q(NE_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0A800)) 
    N_SET_ultimo_i_1
       (.I0(\W_out_direction_reg[5]_0 ),
        .I1(PM_SET_ultimo_i_3_n_0),
        .I2(N_SET_ultimo_reg_0),
        .I3(N_SET_ultimo_reg_1),
        .I4(\i_PM_x_orig_reg[0] ),
        .O(N_SET_ultimo_reg));
  LUT5 #(
    .INIT(32'hF0F0A800)) 
    PE_SET_ultimo_i_1
       (.I0(\W_out_direction_reg[5]_0 ),
        .I1(PM_SET_ultimo_i_3_n_0),
        .I2(PE_SET_ultimo_reg_0),
        .I3(PE_SET_ultimo_reg_1),
        .I4(\i_PM_x_orig_reg[0] ),
        .O(PE_SET_ultimo_reg));
  LUT5 #(
    .INIT(32'hF0F0A800)) 
    PM_SET_ultimo_i_1
       (.I0(\W_out_direction_reg[5]_0 ),
        .I1(PM_SET_ultimo_i_3_n_0),
        .I2(PM_SET_ultimo_reg_0),
        .I3(PM_SET_ultimo_reg_1),
        .I4(\i_PM_x_orig_reg[0] ),
        .O(PM_SET_ultimo_reg));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    PM_SET_ultimo_i_2
       (.I0(\Control_flux/arb[0]_direction [5]),
        .I1(\Control_flux/arb[0]_direction [4]),
        .I2(\Control_flux/arb[0]_direction [3]),
        .I3(\Control_flux/arb[0]_direction [2]),
        .I4(\Control_flux/arb[0]_direction [1]),
        .O(\W_out_direction_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    PM_SET_ultimo_i_3
       (.I0(\Control_flux/arb[0]_direction [2]),
        .I1(\Control_flux/arb[0]_direction [1]),
        .I2(\Control_flux/arb[0]_direction [3]),
        .I3(\Control_flux/arb[0]_direction [4]),
        .I4(\Control_flux/arb[0]_direction [5]),
        .O(PM_SET_ultimo_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    SE_reg
       (.C(clk),
        .CE(1'b1),
        .D(SE_reg_1),
        .Q(SE_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0A800)) 
    S_SET_ultimo_i_1
       (.I0(\W_out_direction_reg[5]_0 ),
        .I1(PM_SET_ultimo_i_3_n_0),
        .I2(S_SET_ultimo_reg_0),
        .I3(S_SET_ultimo_reg_1),
        .I4(\i_PM_x_orig_reg[0] ),
        .O(S_SET_ultimo_reg));
  LUT6 #(
    .INIT(64'hF0F0F0F0A8000000)) 
    W_SET_ultimo_i_1
       (.I0(\W_out_direction_reg[5]_0 ),
        .I1(PM_SET_ultimo_i_3_n_0),
        .I2(W_SET_ultimo_reg_0),
        .I3(\i_N_pixel[15]_i_11_n_0 ),
        .I4(p_24_in),
        .I5(\i_PM_x_orig_reg[0] ),
        .O(W_SET_ultimo_reg));
  FDCE \W_out_direction_reg[1] 
       (.C(clk),
        .CE(\W_out_direction_reg[5]_1 ),
        .CLR(SR),
        .D(\W_out_direction_reg[5]_2 [0]),
        .Q(w_W_in_direction[1]));
  FDCE \W_out_direction_reg[2] 
       (.C(clk),
        .CE(\W_out_direction_reg[5]_1 ),
        .CLR(SR),
        .D(\W_out_direction_reg[5]_2 [1]),
        .Q(w_W_in_direction[2]));
  FDCE \W_out_direction_reg[3] 
       (.C(clk),
        .CE(\W_out_direction_reg[5]_1 ),
        .CLR(SR),
        .D(\W_out_direction_reg[5]_2 [2]),
        .Q(w_W_in_direction[3]));
  FDCE \W_out_direction_reg[4] 
       (.C(clk),
        .CE(\W_out_direction_reg[5]_1 ),
        .CLR(SR),
        .D(\W_out_direction_reg[5]_2 [3]),
        .Q(w_W_in_direction[4]));
  FDCE \W_out_direction_reg[5] 
       (.C(clk),
        .CE(\W_out_direction_reg[5]_1 ),
        .CLR(SR),
        .D(\W_out_direction_reg[5]_2 [4]),
        .Q(w_W_in_direction[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hEAEA0AAA)) 
    W_ready_DEC_EB_i_1
       (.I0(w_W_ready_DEC_EB),
        .I1(w_W_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_W_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(W_ready_DEC_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    W_ready_DEC_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(W_ready_DEC_EB_i_1_n_0),
        .Q(w_W_ready_DEC_EB),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h2A2AFAAA)) 
    W_stall_out_DEC_i_1
       (.I0(w_W_stall_out_DEC),
        .I1(w_W_stall_in_DEC),
        .I2(reset_riscv),
        .I3(w_W_out_new_EB_DEC),
        .I4(state_reg_0),
        .O(W_stall_out_DEC_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    W_stall_out_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(W_stall_out_DEC_i_1_n_0),
        .Q(w_W_stall_out_DEC),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002000)) 
    \i_E_pixel[15]_i_1 
       (.I0(\i_N_pixel[15]_i_6_n_0 ),
        .I1(\Control_flux/arb[0]_direction [5]),
        .I2(\Control_flux/arb[0]_direction [1]),
        .I3(\i_S_pixel[15]_i_4_n_0 ),
        .I4(\i_PM_x_orig_reg[0] ),
        .O(CONTADOR_reg_3));
  LUT6 #(
    .INIT(64'hABBBBBBBA8888888)) 
    i_E_req_i_1
       (.I0(CONTADOR_reg_2),
        .I1(i_E_req_reg_1),
        .I2(i_E_req_i_3_n_0),
        .I3(\i_N_pixel[15]_i_6_n_0 ),
        .I4(i_E_req_reg_0),
        .I5(OUT_E),
        .O(i_E_req_reg));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    i_E_req_i_3
       (.I0(\Control_flux/arb[0]_direction [5]),
        .I1(\Control_flux/arb[0]_direction [1]),
        .I2(\Control_flux/arb[0]_direction [3]),
        .I3(\Control_flux/arb[0]_direction [4]),
        .O(i_E_req_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    i_N_fb_i_1
       (.I0(i_PE_fb_reg),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(w_E_in_fb),
        .I3(w_W_in_fb),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(E_data_out_fb_reg));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_frame[0]_i_1 
       (.I0(\i_E_frame_reg[0] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_frame_reg[7] [0]),
        .I3(\i_E_frame_reg[7]_0 [0]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_frame_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_frame[1]_i_1 
       (.I0(\i_E_frame_reg[1] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_frame_reg[7] [1]),
        .I3(\i_E_frame_reg[7]_0 [1]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_frame_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_frame[2]_i_1 
       (.I0(\i_E_frame_reg[2] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_frame_reg[7] [2]),
        .I3(\i_E_frame_reg[7]_0 [2]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_frame_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_frame[3]_i_1 
       (.I0(\i_E_frame_reg[3] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_frame_reg[7] [3]),
        .I3(\i_E_frame_reg[7]_0 [3]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_frame_reg[7] [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_frame[4]_i_1 
       (.I0(\i_E_frame_reg[4] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_frame_reg[7] [4]),
        .I3(\i_E_frame_reg[7]_0 [4]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_frame_reg[7] [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_frame[5]_i_1 
       (.I0(\i_E_frame_reg[5] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_frame_reg[7] [5]),
        .I3(\i_E_frame_reg[7]_0 [5]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_frame_reg[7] [5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_frame[6]_i_1 
       (.I0(\i_E_frame_reg[6] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_frame_reg[7] [6]),
        .I3(\i_E_frame_reg[7]_0 [6]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_frame_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_frame[7]_i_1 
       (.I0(\i_E_frame_reg[7]_1 ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_frame_reg[7] [7]),
        .I3(\i_E_frame_reg[7]_0 [7]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_frame_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[0]_i_1 
       (.I0(\i_E_pixel_reg[0] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [0]),
        .I3(\i_E_pixel_reg[15]_0 [0]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[10]_i_1 
       (.I0(\i_E_pixel_reg[10] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [10]),
        .I3(\i_E_pixel_reg[15]_0 [10]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[11]_i_1 
       (.I0(\i_E_pixel_reg[11] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [11]),
        .I3(\i_E_pixel_reg[15]_0 [11]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[12]_i_1 
       (.I0(\i_E_pixel_reg[12] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [12]),
        .I3(\i_E_pixel_reg[15]_0 [12]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[13]_i_1 
       (.I0(\i_E_pixel_reg[13] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [13]),
        .I3(\i_E_pixel_reg[15]_0 [13]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[14]_i_1 
       (.I0(\i_E_pixel_reg[14] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [14]),
        .I3(\i_E_pixel_reg[15]_0 [14]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \i_N_pixel[15]_i_1 
       (.I0(\Control_flux/arb[0]_direction [5]),
        .I1(\Control_flux/arb[0]_direction [1]),
        .I2(\i_N_pixel[15]_i_6_n_0 ),
        .I3(\Control_flux/arb[0]_direction [4]),
        .I4(\Control_flux/arb[0]_direction [3]),
        .I5(\i_PM_x_orig_reg[0] ),
        .O(CONTADOR_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \i_N_pixel[15]_i_10 
       (.I0(W_stall_out_DEC_reg_0),
        .I1(\Control_flux/arb[0]_channel ),
        .O(\i_N_pixel[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_N_pixel[15]_i_11 
       (.I0(W_stall_out_DEC_reg_0),
        .I1(\Control_flux/arb[0]_channel ),
        .O(\i_N_pixel[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8888888880888000)) 
    \i_N_pixel[15]_i_12 
       (.I0(w_W_stall_out_DEC),
        .I1(w_W_stall_out_EB),
        .I2(\i_N_pixel[15]_i_32 ),
        .I3(w_W_in_direction[5]),
        .I4(\i_N_pixel[15]_i_32_0 ),
        .I5(\i_N_pixel[15]_i_37_n_0 ),
        .O(W_stall_out_DEC_reg_1));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[15]_i_2 
       (.I0(\i_E_pixel_reg[15]_1 ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [15]),
        .I3(\i_E_pixel_reg[15]_0 [15]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_N_pixel[15]_i_20 
       (.I0(\Control_flux/arb[0]_channel ),
        .I1(W_stall_out_DEC_reg_0),
        .I2(w_W_stall_out_DEC),
        .I3(w_W_stall_out_EB),
        .O(\i_N_pixel[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_N_pixel[15]_i_21 
       (.I0(\Control_flux/arb[0]_channel ),
        .I1(W_stall_out_DEC_reg_0),
        .I2(w_E_stall_out_DEC),
        .I3(w_E_stall_out_EB),
        .O(\i_N_pixel[15]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \i_N_pixel[15]_i_22 
       (.I0(W_stall_out_DEC_reg_1),
        .I1(\buffer_direction[4]_in_ack ),
        .O(W_stall_out_DEC_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hAEAEAFAE)) 
    \i_N_pixel[15]_i_34 
       (.I0(W_stall_out_DEC_reg_1),
        .I1(\buffer_direction[3]_in_ack ),
        .I2(\buffer_direction[4]_in_ack ),
        .I3(\buffer_direction[1]_in_ack ),
        .I4(\buffer_direction[2]_in_ack ),
        .O(\Control_flux/arb[0]_channel ));
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \i_N_pixel[15]_i_37 
       (.I0(w_W_in_direction[1]),
        .I1(w_W_in_direction[4]),
        .I2(w_W_in_direction[5]),
        .I3(w_W_in_direction[2]),
        .I4(w_W_in_direction[3]),
        .O(\i_N_pixel[15]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \i_N_pixel[15]_i_4 
       (.I0(w_W_in_direction[5]),
        .I1(W_stall_out_DEC_reg_1),
        .I2(\i_N_x_orig_reg[0] ),
        .I3(\i_PM_x_orig_reg[0]_8 ),
        .I4(\i_PM_x_orig_reg[0]_9 ),
        .I5(\i_PM_x_orig_reg[0]_10 ),
        .O(\Control_flux/arb[0]_direction [5]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \i_N_pixel[15]_i_5 
       (.I0(w_W_in_direction[1]),
        .I1(W_stall_out_DEC_reg_1),
        .I2(\i_N_x_orig_reg[0] ),
        .I3(\i_PM_x_orig_reg[0]_2 ),
        .I4(\i_PM_x_orig_reg[0]_3 ),
        .I5(\i_PM_x_orig_reg[0]_4 ),
        .O(\Control_flux/arb[0]_direction [1]));
  LUT6 #(
    .INIT(64'h00000000EFEFEFEE)) 
    \i_N_pixel[15]_i_6 
       (.I0(\i_N_pixel[15]_i_20_n_0 ),
        .I1(\i_N_pixel[15]_i_21_n_0 ),
        .I2(W_stall_out_DEC_reg_0),
        .I3(\i_PM_x_orig_reg[0]_0 ),
        .I4(\i_PM_x_orig_reg[0]_1 ),
        .I5(\Control_flux/arb[0]_direction [2]),
        .O(\i_N_pixel[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \i_N_pixel[15]_i_7 
       (.I0(w_W_in_direction[4]),
        .I1(W_stall_out_DEC_reg_1),
        .I2(\i_N_x_orig_reg[0] ),
        .I3(\i_N_x_orig_reg[0]_0 ),
        .I4(\i_N_x_orig_reg[0]_1 ),
        .I5(\i_N_x_orig_reg[0]_2 ),
        .O(\Control_flux/arb[0]_direction [4]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \i_N_pixel[15]_i_8 
       (.I0(w_W_in_direction[3]),
        .I1(W_stall_out_DEC_reg_1),
        .I2(\i_N_x_orig_reg[0] ),
        .I3(\i_N_x_orig_reg[0]_3 ),
        .I4(\i_N_x_orig_reg[0]_4 ),
        .I5(\i_N_x_orig_reg[0]_5 ),
        .O(\Control_flux/arb[0]_direction [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[1]_i_1 
       (.I0(\i_E_pixel_reg[1] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [1]),
        .I3(\i_E_pixel_reg[15]_0 [1]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[2]_i_1 
       (.I0(\i_E_pixel_reg[2] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [2]),
        .I3(\i_E_pixel_reg[15]_0 [2]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[3]_i_1 
       (.I0(\i_E_pixel_reg[3] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [3]),
        .I3(\i_E_pixel_reg[15]_0 [3]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[4]_i_1 
       (.I0(\i_E_pixel_reg[4] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [4]),
        .I3(\i_E_pixel_reg[15]_0 [4]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[5]_i_1 
       (.I0(\i_E_pixel_reg[5] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [5]),
        .I3(\i_E_pixel_reg[15]_0 [5]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[6]_i_1 
       (.I0(\i_E_pixel_reg[6] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [6]),
        .I3(\i_E_pixel_reg[15]_0 [6]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[7]_i_1 
       (.I0(\i_E_pixel_reg[7] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [7]),
        .I3(\i_E_pixel_reg[15]_0 [7]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[8]_i_1 
       (.I0(\i_E_pixel_reg[8] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [8]),
        .I3(\i_E_pixel_reg[15]_0 [8]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_pixel[9]_i_1 
       (.I0(\i_E_pixel_reg[9] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_pixel_reg[15] [9]),
        .I3(\i_E_pixel_reg[15]_0 [9]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_pixel_reg[15] [9]));
  LUT6 #(
    .INIT(64'hABBBBBBBA8888888)) 
    i_N_req_i_1
       (.I0(CONTADOR_reg_2),
        .I1(i_N_req_reg_0),
        .I2(i_N_req_i_4_n_0),
        .I3(\i_N_pixel[15]_i_6_n_0 ),
        .I4(i_E_req_reg_0),
        .I5(OUT_N),
        .O(i_N_req_reg));
  LUT6 #(
    .INIT(64'h00000000EFEFEFEE)) 
    i_N_req_i_2
       (.I0(\i_N_pixel[15]_i_20_n_0 ),
        .I1(\i_N_pixel[15]_i_21_n_0 ),
        .I2(W_stall_out_DEC_reg_0),
        .I3(\i_PM_x_orig_reg[0]_0 ),
        .I4(\i_PM_x_orig_reg[0]_1 ),
        .I5(\i_PM_x_orig_reg[0] ),
        .O(CONTADOR_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    i_N_req_i_4
       (.I0(\Control_flux/arb[0]_direction [4]),
        .I1(\Control_flux/arb[0]_direction [3]),
        .I2(\Control_flux/arb[0]_direction [1]),
        .I3(\Control_flux/arb[0]_direction [5]),
        .O(i_N_req_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_step[0]_i_1 
       (.I0(\i_E_step_reg[0] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_step_reg[4] [0]),
        .I3(\i_E_step_reg[4]_0 [0]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_step_reg[4] [0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_step[1]_i_1 
       (.I0(\i_E_step_reg[1] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_step_reg[4] [1]),
        .I3(\i_E_step_reg[4]_0 [1]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_step_reg[4] [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_step[2]_i_1 
       (.I0(\i_E_step_reg[2] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_step_reg[4] [2]),
        .I3(\i_E_step_reg[4]_0 [2]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_step_reg[4] [2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_step[3]_i_1 
       (.I0(\i_E_step_reg[3] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_step_reg[4] [3]),
        .I3(\i_E_step_reg[4]_0 [3]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_step_reg[4] [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_step[4]_i_1 
       (.I0(\i_E_step_reg[4]_1 ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_step_reg[4] [4]),
        .I3(\i_E_step_reg[4]_0 [4]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_step_reg[4] [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_dest[0]_i_1 
       (.I0(\i_E_x_dest_reg[0] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_dest_reg[7] [0]),
        .I3(\i_E_x_dest_reg[7]_0 [0]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_dest[1]_i_1 
       (.I0(\i_E_x_dest_reg[1] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_dest_reg[7] [1]),
        .I3(\i_E_x_dest_reg[7]_0 [1]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_dest[2]_i_1 
       (.I0(\i_E_x_dest_reg[2] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_dest_reg[7] [2]),
        .I3(\i_E_x_dest_reg[7]_0 [2]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_dest[3]_i_1 
       (.I0(\i_E_x_dest_reg[3] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_dest_reg[7] [3]),
        .I3(\i_E_x_dest_reg[7]_0 [3]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_dest[4]_i_1 
       (.I0(\i_E_x_dest_reg[4] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_dest_reg[7] [4]),
        .I3(\i_E_x_dest_reg[7]_0 [4]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_dest[5]_i_1 
       (.I0(\i_E_x_dest_reg[5] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_dest_reg[7] [5]),
        .I3(\i_E_x_dest_reg[7]_0 [5]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_dest[6]_i_1 
       (.I0(\i_E_x_dest_reg[6] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_dest_reg[7] [6]),
        .I3(\i_E_x_dest_reg[7]_0 [6]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_dest[7]_i_1 
       (.I0(\i_E_x_dest_reg[7]_1 ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_dest_reg[7] [7]),
        .I3(\i_E_x_dest_reg[7]_0 [7]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_orig[0]_i_1 
       (.I0(\i_E_x_orig_reg[0] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_orig_reg[7] [0]),
        .I3(\i_E_x_orig_reg[7]_0 [0]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_x_orig_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_orig[1]_i_1 
       (.I0(\i_E_x_orig_reg[1] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_orig_reg[7] [1]),
        .I3(\i_E_x_orig_reg[7]_0 [1]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_x_orig_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_orig[2]_i_1 
       (.I0(\i_E_x_orig_reg[2] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_orig_reg[7] [2]),
        .I3(\i_E_x_orig_reg[7]_0 [2]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_x_orig_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_orig[3]_i_1 
       (.I0(\i_E_x_orig_reg[3] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_orig_reg[7] [3]),
        .I3(\i_E_x_orig_reg[7]_0 [3]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_x_orig_reg[7] [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_orig[4]_i_1 
       (.I0(\i_E_x_orig_reg[4] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_orig_reg[7] [4]),
        .I3(\i_E_x_orig_reg[7]_0 [4]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_x_orig_reg[7] [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_orig[5]_i_1 
       (.I0(\i_E_x_orig_reg[5] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_orig_reg[7] [5]),
        .I3(\i_E_x_orig_reg[7]_0 [5]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_x_orig_reg[7] [5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_orig[6]_i_1 
       (.I0(\i_E_x_orig_reg[6] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_orig_reg[7] [6]),
        .I3(\i_E_x_orig_reg[7]_0 [6]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_x_orig_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_x_orig[7]_i_1 
       (.I0(\i_E_x_orig_reg[7]_1 ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_x_orig_reg[7] [7]),
        .I3(\i_E_x_orig_reg[7]_0 [7]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_x_orig_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_dest[0]_i_1 
       (.I0(\i_E_y_dest_reg[0] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_y_dest_reg[7] [0]),
        .I3(\i_E_y_dest_reg[7]_0 [0]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_dest_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_dest[1]_i_1 
       (.I0(\i_E_y_dest_reg[1] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_y_dest_reg[7] [1]),
        .I3(\i_E_y_dest_reg[7]_0 [1]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_dest_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_dest[2]_i_1 
       (.I0(\i_E_y_dest_reg[2] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_y_dest_reg[7] [2]),
        .I3(\i_E_y_dest_reg[7]_0 [2]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_dest_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_dest[3]_i_1 
       (.I0(\i_E_y_dest_reg[3] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_y_dest_reg[7] [3]),
        .I3(\i_E_y_dest_reg[7]_0 [3]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_dest_reg[7] [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_dest[4]_i_1 
       (.I0(\i_E_y_dest_reg[4] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_y_dest_reg[7] [4]),
        .I3(\i_E_y_dest_reg[7]_0 [4]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_dest_reg[7] [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_dest[5]_i_1 
       (.I0(\i_E_y_dest_reg[5] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_y_dest_reg[7] [5]),
        .I3(\i_E_y_dest_reg[7]_0 [5]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_dest_reg[7] [5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_dest[6]_i_1 
       (.I0(\i_E_y_dest_reg[6] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_y_dest_reg[7] [6]),
        .I3(\i_E_y_dest_reg[7]_0 [6]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_dest_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_dest[7]_i_1 
       (.I0(\i_E_y_dest_reg[7]_1 ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(\i_E_y_dest_reg[7] [7]),
        .I3(\i_E_y_dest_reg[7]_0 [7]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_dest_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_orig[0]_i_1 
       (.I0(\i_E_y_orig_reg[0] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(Q[0]),
        .I3(\i_E_y_orig_reg[7] [0]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_orig_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_orig[1]_i_1 
       (.I0(\i_E_y_orig_reg[1] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(Q[1]),
        .I3(\i_E_y_orig_reg[7] [1]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_orig_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_orig[2]_i_1 
       (.I0(\i_E_y_orig_reg[2] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(Q[2]),
        .I3(\i_E_y_orig_reg[7] [2]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_orig_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_orig[3]_i_1 
       (.I0(\i_E_y_orig_reg[3] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(Q[3]),
        .I3(\i_E_y_orig_reg[7] [3]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_orig_reg[7] [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_orig[4]_i_1 
       (.I0(\i_E_y_orig_reg[4] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(Q[4]),
        .I3(\i_E_y_orig_reg[7] [4]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_orig_reg[7] [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_orig[5]_i_1 
       (.I0(\i_E_y_orig_reg[5] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(Q[5]),
        .I3(\i_E_y_orig_reg[7] [5]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_orig_reg[7] [5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_orig[6]_i_1 
       (.I0(\i_E_y_orig_reg[6] ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(Q[6]),
        .I3(\i_E_y_orig_reg[7] [6]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_orig_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \i_N_y_orig[7]_i_1 
       (.I0(\i_E_y_orig_reg[7]_0 ),
        .I1(\i_N_pixel[15]_i_10_n_0 ),
        .I2(Q[7]),
        .I3(\i_E_y_orig_reg[7] [7]),
        .I4(\i_N_pixel[15]_i_11_n_0 ),
        .O(\E_data_out_y_orig_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \i_PE_pixel[15]_i_1__0 
       (.I0(\Control_flux/arb[0]_direction [5]),
        .I1(\Control_flux/arb[0]_direction [1]),
        .I2(\i_N_pixel[15]_i_6_n_0 ),
        .I3(\Control_flux/arb[0]_direction [3]),
        .I4(\Control_flux/arb[0]_direction [4]),
        .I5(\i_PM_x_orig_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hABBBBBBBA8888888)) 
    i_PE_req_i_1
       (.I0(CONTADOR_reg_2),
        .I1(i_PE_req_reg_0),
        .I2(i_PE_req_i_3_n_0),
        .I3(\i_N_pixel[15]_i_6_n_0 ),
        .I4(i_E_req_reg_0),
        .I5(i_PE_req_reg_1),
        .O(i_PE_req_reg));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    i_PE_req_i_3
       (.I0(\Control_flux/arb[0]_direction [3]),
        .I1(\Control_flux/arb[0]_direction [4]),
        .I2(\Control_flux/arb[0]_direction [1]),
        .I3(\Control_flux/arb[0]_direction [5]),
        .O(i_PE_req_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    i_PM_req_i_3
       (.I0(\Control_flux/arb[0]_direction [1]),
        .I1(\Control_flux/arb[0]_direction [2]),
        .I2(\Control_flux/arb[0]_direction [5]),
        .I3(\Control_flux/arb[0]_direction [3]),
        .I4(\Control_flux/arb[0]_direction [4]),
        .O(\W_out_direction_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \i_PM_x_dest[7]_i_1__0 
       (.I0(\Control_flux/arb[0]_direction [1]),
        .I1(\Control_flux/arb[0]_direction [2]),
        .I2(N_stall_out_EB_reg),
        .I3(\Control_flux/arb[0]_direction [5]),
        .I4(\i_S_pixel[15]_i_4_n_0 ),
        .I5(\i_PM_x_orig_reg[0] ),
        .O(CONTADOR_reg_1));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \i_S_pixel[15]_i_1 
       (.I0(\Control_flux/arb[0]_direction [5]),
        .I1(\Control_flux/arb[0]_direction [1]),
        .I2(N_stall_out_EB_reg),
        .I3(\Control_flux/arb[0]_direction [2]),
        .I4(\i_S_pixel[15]_i_4_n_0 ),
        .I5(\i_PM_x_orig_reg[0] ),
        .O(CONTADOR_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0E0E0E)) 
    \i_S_pixel[15]_i_2 
       (.I0(\i_PM_x_orig_reg[0]_1 ),
        .I1(\i_PM_x_orig_reg[0]_0 ),
        .I2(W_stall_out_DEC_reg_0),
        .I3(\i_N_pixel[15]_i_10_n_0 ),
        .I4(p_23_in),
        .I5(\i_N_pixel[15]_i_20_n_0 ),
        .O(N_stall_out_EB_reg));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \i_S_pixel[15]_i_3 
       (.I0(w_W_in_direction[2]),
        .I1(W_stall_out_DEC_reg_1),
        .I2(\i_N_x_orig_reg[0] ),
        .I3(\i_PM_x_orig_reg[0]_5 ),
        .I4(\i_PM_x_orig_reg[0]_6 ),
        .I5(\i_PM_x_orig_reg[0]_7 ),
        .O(\Control_flux/arb[0]_direction [2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \i_S_pixel[15]_i_4 
       (.I0(\Control_flux/arb[0]_direction [4]),
        .I1(\Control_flux/arb[0]_direction [3]),
        .O(\i_S_pixel[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    i_S_req_i_3
       (.I0(\Control_flux/arb[0]_direction [2]),
        .I1(\Control_flux/arb[0]_direction [4]),
        .I2(\Control_flux/arb[0]_direction [3]),
        .I3(\Control_flux/arb[0]_direction [1]),
        .I4(\Control_flux/arb[0]_direction [5]),
        .O(\W_out_direction_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    state_i_1__9
       (.I0(reset_riscv),
        .I1(w_W_stall_in_DEC),
        .I2(state_reg_0),
        .I3(w_W_out_new_EB_DEC),
        .O(state_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__9_n_0),
        .Q(state_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_W_elastic_buffer
   (w_W_in_fb,
    w_W_out_new_EB_DEC,
    w_W_stall_out_EB,
    IN_W_ACK,
    p_24_in,
    W_out_new_EB_DEC_reg_0,
    W_data_out_fb_reg_0,
    Q,
    \W_data_out_y_orig_reg[7]_0 ,
    \W_data_out_x_dest_reg[7]_0 ,
    \W_data_out_y_dest_reg[7]_0 ,
    W_data_out_fb_reg_1,
    SE_reg,
    \W_data_out_pixel_reg[15]_0 ,
    \W_data_out_step_reg[4]_0 ,
    \W_data_out_frame_reg[7]_0 ,
    clk,
    SR,
    IN_S,
    w_W_stall_out_DEC,
    w_W_stall_in_DEC,
    reset_riscv,
    \W_out_direction_reg[5] ,
    SE_reg_0,
    NE_reg,
    w_W_ready_DEC_EB,
    NE_reg_0);
  output w_W_in_fb;
  output w_W_out_new_EB_DEC;
  output w_W_stall_out_EB;
  output IN_W_ACK;
  output p_24_in;
  output [0:0]W_out_new_EB_DEC_reg_0;
  output [4:0]W_data_out_fb_reg_0;
  output [7:0]Q;
  output [7:0]\W_data_out_y_orig_reg[7]_0 ;
  output [7:0]\W_data_out_x_dest_reg[7]_0 ;
  output [7:0]\W_data_out_y_dest_reg[7]_0 ;
  output W_data_out_fb_reg_1;
  output SE_reg;
  output [15:0]\W_data_out_pixel_reg[15]_0 ;
  output [4:0]\W_data_out_step_reg[4]_0 ;
  output [7:0]\W_data_out_frame_reg[7]_0 ;
  input clk;
  input [0:0]SR;
  input [62:0]IN_S;
  input w_W_stall_out_DEC;
  input w_W_stall_in_DEC;
  input reset_riscv;
  input \W_out_direction_reg[5] ;
  input SE_reg_0;
  input NE_reg;
  input w_W_ready_DEC_EB;
  input NE_reg_0;

  wire [62:0]IN_S;
  wire IN_W_ACK;
  wire NE_i_3__4_n_0;
  wire NE_reg;
  wire NE_reg_0;
  wire [7:0]Q;
  wire SE_i_2__4_n_0;
  wire SE_i_3__4_n_0;
  wire SE_reg;
  wire SE_reg_0;
  wire [0:0]SR;
  wire W_ack_i_1_n_0;
  wire W_ack_i_2_n_0;
  wire \W_data_fb[0]_i_1_n_0 ;
  wire \W_data_fb[1]_i_1_n_0 ;
  wire \W_data_fb[2]_i_1_n_0 ;
  wire \W_data_fb_reg_n_0_[0] ;
  wire \W_data_fb_reg_n_0_[1] ;
  wire \W_data_fb_reg_n_0_[2] ;
  wire [7:0]\W_data_img_height_reg[0]_129 ;
  wire [7:0]\W_data_img_height_reg[1]_128 ;
  wire [7:0]\W_data_img_height_reg[2]_127 ;
  wire [7:0]\W_data_img_width_reg[0]_132 ;
  wire [7:0]\W_data_img_width_reg[1]_131 ;
  wire [7:0]\W_data_img_width_reg[2]_130 ;
  wire [7:0]\W_data_n_frames_reg[0]_141 ;
  wire [7:0]\W_data_n_frames_reg[1]_140 ;
  wire [7:0]\W_data_n_frames_reg[2]_139 ;
  wire [4:0]\W_data_n_steps_reg[0]_138 ;
  wire [4:0]\W_data_n_steps_reg[1]_137 ;
  wire [4:0]\W_data_n_steps_reg[2]_136 ;
  wire W_data_out_fb_i_1_n_0;
  wire [4:0]W_data_out_fb_reg_0;
  wire W_data_out_fb_reg_1;
  wire \W_data_out_frame[0]_i_1_n_0 ;
  wire \W_data_out_frame[1]_i_1_n_0 ;
  wire \W_data_out_frame[2]_i_1_n_0 ;
  wire \W_data_out_frame[3]_i_1_n_0 ;
  wire \W_data_out_frame[4]_i_1_n_0 ;
  wire \W_data_out_frame[5]_i_1_n_0 ;
  wire \W_data_out_frame[6]_i_1_n_0 ;
  wire \W_data_out_frame[7]_i_1_n_0 ;
  wire [7:0]\W_data_out_frame_reg[7]_0 ;
  wire \W_data_out_pixel[0]_i_1_n_0 ;
  wire \W_data_out_pixel[10]_i_1_n_0 ;
  wire \W_data_out_pixel[11]_i_1_n_0 ;
  wire \W_data_out_pixel[12]_i_1_n_0 ;
  wire \W_data_out_pixel[13]_i_1_n_0 ;
  wire \W_data_out_pixel[14]_i_1_n_0 ;
  wire \W_data_out_pixel[15]_i_1_n_0 ;
  wire \W_data_out_pixel[1]_i_1_n_0 ;
  wire \W_data_out_pixel[2]_i_1_n_0 ;
  wire \W_data_out_pixel[3]_i_1_n_0 ;
  wire \W_data_out_pixel[4]_i_1_n_0 ;
  wire \W_data_out_pixel[5]_i_1_n_0 ;
  wire \W_data_out_pixel[6]_i_1_n_0 ;
  wire \W_data_out_pixel[7]_i_1_n_0 ;
  wire \W_data_out_pixel[8]_i_1_n_0 ;
  wire \W_data_out_pixel[9]_i_1_n_0 ;
  wire [15:0]\W_data_out_pixel_reg[15]_0 ;
  wire \W_data_out_step[0]_i_1_n_0 ;
  wire \W_data_out_step[1]_i_1_n_0 ;
  wire \W_data_out_step[2]_i_1_n_0 ;
  wire \W_data_out_step[3]_i_1_n_0 ;
  wire \W_data_out_step[4]_i_1_n_0 ;
  wire [4:0]\W_data_out_step_reg[4]_0 ;
  wire \W_data_out_x_dest[0]_i_1_n_0 ;
  wire \W_data_out_x_dest[1]_i_1_n_0 ;
  wire \W_data_out_x_dest[2]_i_1_n_0 ;
  wire \W_data_out_x_dest[3]_i_1_n_0 ;
  wire \W_data_out_x_dest[4]_i_1_n_0 ;
  wire \W_data_out_x_dest[5]_i_1_n_0 ;
  wire \W_data_out_x_dest[6]_i_1_n_0 ;
  wire \W_data_out_x_dest[7]_i_1_n_0 ;
  wire [7:0]\W_data_out_x_dest_reg[7]_0 ;
  wire \W_data_out_x_orig[0]_i_1_n_0 ;
  wire \W_data_out_x_orig[1]_i_1_n_0 ;
  wire \W_data_out_x_orig[2]_i_1_n_0 ;
  wire \W_data_out_x_orig[3]_i_1_n_0 ;
  wire \W_data_out_x_orig[4]_i_1_n_0 ;
  wire \W_data_out_x_orig[5]_i_1_n_0 ;
  wire \W_data_out_x_orig[6]_i_1_n_0 ;
  wire \W_data_out_x_orig[7]_i_1_n_0 ;
  wire \W_data_out_y_dest[0]_i_1_n_0 ;
  wire \W_data_out_y_dest[1]_i_1_n_0 ;
  wire \W_data_out_y_dest[2]_i_1_n_0 ;
  wire \W_data_out_y_dest[3]_i_1_n_0 ;
  wire \W_data_out_y_dest[4]_i_1_n_0 ;
  wire \W_data_out_y_dest[5]_i_1_n_0 ;
  wire \W_data_out_y_dest[6]_i_1_n_0 ;
  wire \W_data_out_y_dest[7]_i_1_n_0 ;
  wire [7:0]\W_data_out_y_dest_reg[7]_0 ;
  wire \W_data_out_y_orig[0]_i_1_n_0 ;
  wire \W_data_out_y_orig[1]_i_1_n_0 ;
  wire \W_data_out_y_orig[2]_i_1_n_0 ;
  wire \W_data_out_y_orig[3]_i_1_n_0 ;
  wire \W_data_out_y_orig[4]_i_1_n_0 ;
  wire \W_data_out_y_orig[5]_i_1_n_0 ;
  wire \W_data_out_y_orig[6]_i_1_n_0 ;
  wire \W_data_out_y_orig[7]_i_1_n_0 ;
  wire \W_data_out_y_orig[7]_i_2_n_0 ;
  wire [7:0]\W_data_out_y_orig_reg[7]_0 ;
  wire [15:0]\W_data_pix_depth_reg[0]_135 ;
  wire [15:0]\W_data_pix_depth_reg[1]_134 ;
  wire [15:0]\W_data_pix_depth_reg[2]_133 ;
  wire [7:0]\W_data_x_orig_reg[0]_126 ;
  wire [7:0]\W_data_x_orig_reg[1]_125 ;
  wire [7:0]\W_data_x_orig_reg[2]_124 ;
  wire \W_data_y_orig[0]_5 ;
  wire \W_data_y_orig[1]_142 ;
  wire \W_data_y_orig[2]_143 ;
  wire [7:0]\W_data_y_orig_reg[0]_123 ;
  wire [7:0]\W_data_y_orig_reg[1]_122 ;
  wire [7:0]\W_data_y_orig_reg[2]_121 ;
  wire \W_out_direction[1]_i_2_n_0 ;
  wire \W_out_direction[1]_i_3_n_0 ;
  wire \W_out_direction[4]_i_2_n_0 ;
  wire \W_out_direction[4]_i_3_n_0 ;
  wire \W_out_direction[4]_i_4_n_0 ;
  wire \W_out_direction[5]_i_3_n_0 ;
  wire \W_out_direction[5]_i_4_n_0 ;
  wire \W_out_direction[5]_i_5_n_0 ;
  wire \W_out_direction_reg[5] ;
  wire W_out_new_EB_DEC_i_1_n_0;
  wire [0:0]W_out_new_EB_DEC_reg_0;
  wire W_stall_out_EB_i_1_n_0;
  wire clk;
  wire [0:2]full;
  wire \full[0]_i_1__4_n_0 ;
  wire \full[1]_i_1__4_n_0 ;
  wire \full[2]_i_1__4_n_0 ;
  wire p_24_in;
  wire read0;
  wire \read[0]_i_1__4_n_0 ;
  wire \read[1]_i_2__4_n_0 ;
  wire \read[1]_i_3__4_n_0 ;
  wire \read[1]_i_4__4_n_0 ;
  wire \read_reg_n_0_[0] ;
  wire \read_reg_n_0_[1] ;
  wire reset_riscv;
  wire state;
  wire state_i_1__10_n_0;
  wire state_write;
  wire state_write_i_1__4_n_0;
  wire w_W_in_fb;
  wire w_W_out_new_EB_DEC;
  wire w_W_ready_DEC_EB;
  wire w_W_stall_in_DEC;
  wire w_W_stall_out_DEC;
  wire w_W_stall_out_EB;
  wire write0;
  wire \write[0]_i_1__4_n_0 ;
  wire \write[1]_i_2__4_n_0 ;
  wire \write_reg_n_0_[0] ;
  wire \write_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'h7F5D7F7F80A28080)) 
    NE_i_1__4
       (.I0(NE_reg_0),
        .I1(w_W_in_fb),
        .I2(NE_i_3__4_n_0),
        .I3(\W_out_direction[5]_i_4_n_0 ),
        .I4(\W_out_direction[5]_i_5_n_0 ),
        .I5(NE_reg),
        .O(W_data_out_fb_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    NE_i_3__4
       (.I0(\W_out_direction[4]_i_4_n_0 ),
        .I1(\W_out_direction[4]_i_3_n_0 ),
        .O(NE_i_3__4_n_0));
  LUT6 #(
    .INIT(64'hE0EEFFFF1F110000)) 
    SE_i_1__4
       (.I0(\W_out_direction[4]_i_2_n_0 ),
        .I1(SE_i_2__4_n_0),
        .I2(\W_out_direction[5]_i_3_n_0 ),
        .I3(SE_i_3__4_n_0),
        .I4(NE_reg_0),
        .I5(SE_reg_0),
        .O(SE_reg));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hB)) 
    SE_i_2__4
       (.I0(\W_out_direction[4]_i_3_n_0 ),
        .I1(w_W_in_fb),
        .O(SE_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h1)) 
    SE_i_3__4
       (.I0(w_W_in_fb),
        .I1(\W_out_direction[5]_i_4_n_0 ),
        .O(SE_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    W_SET_ultimo_i_2
       (.I0(w_W_stall_out_EB),
        .I1(w_W_stall_out_DEC),
        .O(p_24_in));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h0E0AAAAA)) 
    W_ack_i_1
       (.I0(IN_W_ACK),
        .I1(IN_S[0]),
        .I2(state_write),
        .I3(W_ack_i_2_n_0),
        .I4(reset_riscv),
        .O(W_ack_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h101CD3DF)) 
    W_ack_i_2
       (.I0(full[2]),
        .I1(\write_reg_n_0_[0] ),
        .I2(\write_reg_n_0_[1] ),
        .I3(full[1]),
        .I4(full[0]),
        .O(W_ack_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    W_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(W_ack_i_1_n_0),
        .Q(IN_W_ACK),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \W_data_fb[0]_i_1 
       (.I0(IN_S[1]),
        .I1(\W_data_y_orig[0]_5 ),
        .I2(\W_data_fb_reg_n_0_[0] ),
        .O(\W_data_fb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \W_data_fb[1]_i_1 
       (.I0(IN_S[1]),
        .I1(\W_data_y_orig[1]_142 ),
        .I2(\W_data_fb_reg_n_0_[1] ),
        .O(\W_data_fb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \W_data_fb[2]_i_1 
       (.I0(IN_S[1]),
        .I1(\W_data_y_orig[2]_143 ),
        .I2(\W_data_fb_reg_n_0_[2] ),
        .O(\W_data_fb[2]_i_1_n_0 ));
  FDCE \W_data_fb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\W_data_fb[0]_i_1_n_0 ),
        .Q(\W_data_fb_reg_n_0_[0] ));
  FDCE \W_data_fb_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\W_data_fb[1]_i_1_n_0 ),
        .Q(\W_data_fb_reg_n_0_[1] ));
  FDCE \W_data_fb_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(\W_data_fb[2]_i_1_n_0 ),
        .Q(\W_data_fb_reg_n_0_[2] ));
  FDCE \W_data_img_height_reg[0][0] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[31]),
        .Q(\W_data_img_height_reg[0]_129 [0]));
  FDCE \W_data_img_height_reg[0][1] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[32]),
        .Q(\W_data_img_height_reg[0]_129 [1]));
  FDCE \W_data_img_height_reg[0][2] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[33]),
        .Q(\W_data_img_height_reg[0]_129 [2]));
  FDCE \W_data_img_height_reg[0][3] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[34]),
        .Q(\W_data_img_height_reg[0]_129 [3]));
  FDCE \W_data_img_height_reg[0][4] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[35]),
        .Q(\W_data_img_height_reg[0]_129 [4]));
  FDCE \W_data_img_height_reg[0][5] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[36]),
        .Q(\W_data_img_height_reg[0]_129 [5]));
  FDCE \W_data_img_height_reg[0][6] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[37]),
        .Q(\W_data_img_height_reg[0]_129 [6]));
  FDCE \W_data_img_height_reg[0][7] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[38]),
        .Q(\W_data_img_height_reg[0]_129 [7]));
  FDCE \W_data_img_height_reg[1][0] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[31]),
        .Q(\W_data_img_height_reg[1]_128 [0]));
  FDCE \W_data_img_height_reg[1][1] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[32]),
        .Q(\W_data_img_height_reg[1]_128 [1]));
  FDCE \W_data_img_height_reg[1][2] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[33]),
        .Q(\W_data_img_height_reg[1]_128 [2]));
  FDCE \W_data_img_height_reg[1][3] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[34]),
        .Q(\W_data_img_height_reg[1]_128 [3]));
  FDCE \W_data_img_height_reg[1][4] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[35]),
        .Q(\W_data_img_height_reg[1]_128 [4]));
  FDCE \W_data_img_height_reg[1][5] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[36]),
        .Q(\W_data_img_height_reg[1]_128 [5]));
  FDCE \W_data_img_height_reg[1][6] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[37]),
        .Q(\W_data_img_height_reg[1]_128 [6]));
  FDCE \W_data_img_height_reg[1][7] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[38]),
        .Q(\W_data_img_height_reg[1]_128 [7]));
  FDCE \W_data_img_height_reg[2][0] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[31]),
        .Q(\W_data_img_height_reg[2]_127 [0]));
  FDCE \W_data_img_height_reg[2][1] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[32]),
        .Q(\W_data_img_height_reg[2]_127 [1]));
  FDCE \W_data_img_height_reg[2][2] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[33]),
        .Q(\W_data_img_height_reg[2]_127 [2]));
  FDCE \W_data_img_height_reg[2][3] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[34]),
        .Q(\W_data_img_height_reg[2]_127 [3]));
  FDCE \W_data_img_height_reg[2][4] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[35]),
        .Q(\W_data_img_height_reg[2]_127 [4]));
  FDCE \W_data_img_height_reg[2][5] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[36]),
        .Q(\W_data_img_height_reg[2]_127 [5]));
  FDCE \W_data_img_height_reg[2][6] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[37]),
        .Q(\W_data_img_height_reg[2]_127 [6]));
  FDCE \W_data_img_height_reg[2][7] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[38]),
        .Q(\W_data_img_height_reg[2]_127 [7]));
  FDCE \W_data_img_width_reg[0][0] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[39]),
        .Q(\W_data_img_width_reg[0]_132 [0]));
  FDCE \W_data_img_width_reg[0][1] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[40]),
        .Q(\W_data_img_width_reg[0]_132 [1]));
  FDCE \W_data_img_width_reg[0][2] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[41]),
        .Q(\W_data_img_width_reg[0]_132 [2]));
  FDCE \W_data_img_width_reg[0][3] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[42]),
        .Q(\W_data_img_width_reg[0]_132 [3]));
  FDCE \W_data_img_width_reg[0][4] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[43]),
        .Q(\W_data_img_width_reg[0]_132 [4]));
  FDCE \W_data_img_width_reg[0][5] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[44]),
        .Q(\W_data_img_width_reg[0]_132 [5]));
  FDCE \W_data_img_width_reg[0][6] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[45]),
        .Q(\W_data_img_width_reg[0]_132 [6]));
  FDCE \W_data_img_width_reg[0][7] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[46]),
        .Q(\W_data_img_width_reg[0]_132 [7]));
  FDCE \W_data_img_width_reg[1][0] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[39]),
        .Q(\W_data_img_width_reg[1]_131 [0]));
  FDCE \W_data_img_width_reg[1][1] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[40]),
        .Q(\W_data_img_width_reg[1]_131 [1]));
  FDCE \W_data_img_width_reg[1][2] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[41]),
        .Q(\W_data_img_width_reg[1]_131 [2]));
  FDCE \W_data_img_width_reg[1][3] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[42]),
        .Q(\W_data_img_width_reg[1]_131 [3]));
  FDCE \W_data_img_width_reg[1][4] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[43]),
        .Q(\W_data_img_width_reg[1]_131 [4]));
  FDCE \W_data_img_width_reg[1][5] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[44]),
        .Q(\W_data_img_width_reg[1]_131 [5]));
  FDCE \W_data_img_width_reg[1][6] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[45]),
        .Q(\W_data_img_width_reg[1]_131 [6]));
  FDCE \W_data_img_width_reg[1][7] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[46]),
        .Q(\W_data_img_width_reg[1]_131 [7]));
  FDCE \W_data_img_width_reg[2][0] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[39]),
        .Q(\W_data_img_width_reg[2]_130 [0]));
  FDCE \W_data_img_width_reg[2][1] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[40]),
        .Q(\W_data_img_width_reg[2]_130 [1]));
  FDCE \W_data_img_width_reg[2][2] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[41]),
        .Q(\W_data_img_width_reg[2]_130 [2]));
  FDCE \W_data_img_width_reg[2][3] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[42]),
        .Q(\W_data_img_width_reg[2]_130 [3]));
  FDCE \W_data_img_width_reg[2][4] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[43]),
        .Q(\W_data_img_width_reg[2]_130 [4]));
  FDCE \W_data_img_width_reg[2][5] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[44]),
        .Q(\W_data_img_width_reg[2]_130 [5]));
  FDCE \W_data_img_width_reg[2][6] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[45]),
        .Q(\W_data_img_width_reg[2]_130 [6]));
  FDCE \W_data_img_width_reg[2][7] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[46]),
        .Q(\W_data_img_width_reg[2]_130 [7]));
  FDCE \W_data_n_frames_reg[0][0] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[18]),
        .Q(\W_data_n_frames_reg[0]_141 [0]));
  FDCE \W_data_n_frames_reg[0][1] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[19]),
        .Q(\W_data_n_frames_reg[0]_141 [1]));
  FDCE \W_data_n_frames_reg[0][2] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[20]),
        .Q(\W_data_n_frames_reg[0]_141 [2]));
  FDCE \W_data_n_frames_reg[0][3] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[21]),
        .Q(\W_data_n_frames_reg[0]_141 [3]));
  FDCE \W_data_n_frames_reg[0][4] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[22]),
        .Q(\W_data_n_frames_reg[0]_141 [4]));
  FDCE \W_data_n_frames_reg[0][5] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[23]),
        .Q(\W_data_n_frames_reg[0]_141 [5]));
  FDCE \W_data_n_frames_reg[0][6] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[24]),
        .Q(\W_data_n_frames_reg[0]_141 [6]));
  FDCE \W_data_n_frames_reg[0][7] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[25]),
        .Q(\W_data_n_frames_reg[0]_141 [7]));
  FDCE \W_data_n_frames_reg[1][0] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[18]),
        .Q(\W_data_n_frames_reg[1]_140 [0]));
  FDCE \W_data_n_frames_reg[1][1] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[19]),
        .Q(\W_data_n_frames_reg[1]_140 [1]));
  FDCE \W_data_n_frames_reg[1][2] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[20]),
        .Q(\W_data_n_frames_reg[1]_140 [2]));
  FDCE \W_data_n_frames_reg[1][3] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[21]),
        .Q(\W_data_n_frames_reg[1]_140 [3]));
  FDCE \W_data_n_frames_reg[1][4] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[22]),
        .Q(\W_data_n_frames_reg[1]_140 [4]));
  FDCE \W_data_n_frames_reg[1][5] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[23]),
        .Q(\W_data_n_frames_reg[1]_140 [5]));
  FDCE \W_data_n_frames_reg[1][6] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[24]),
        .Q(\W_data_n_frames_reg[1]_140 [6]));
  FDCE \W_data_n_frames_reg[1][7] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[25]),
        .Q(\W_data_n_frames_reg[1]_140 [7]));
  FDCE \W_data_n_frames_reg[2][0] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[18]),
        .Q(\W_data_n_frames_reg[2]_139 [0]));
  FDCE \W_data_n_frames_reg[2][1] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[19]),
        .Q(\W_data_n_frames_reg[2]_139 [1]));
  FDCE \W_data_n_frames_reg[2][2] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[20]),
        .Q(\W_data_n_frames_reg[2]_139 [2]));
  FDCE \W_data_n_frames_reg[2][3] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[21]),
        .Q(\W_data_n_frames_reg[2]_139 [3]));
  FDCE \W_data_n_frames_reg[2][4] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[22]),
        .Q(\W_data_n_frames_reg[2]_139 [4]));
  FDCE \W_data_n_frames_reg[2][5] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[23]),
        .Q(\W_data_n_frames_reg[2]_139 [5]));
  FDCE \W_data_n_frames_reg[2][6] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[24]),
        .Q(\W_data_n_frames_reg[2]_139 [6]));
  FDCE \W_data_n_frames_reg[2][7] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[25]),
        .Q(\W_data_n_frames_reg[2]_139 [7]));
  FDCE \W_data_n_steps_reg[0][0] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[26]),
        .Q(\W_data_n_steps_reg[0]_138 [0]));
  FDCE \W_data_n_steps_reg[0][1] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[27]),
        .Q(\W_data_n_steps_reg[0]_138 [1]));
  FDCE \W_data_n_steps_reg[0][2] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[28]),
        .Q(\W_data_n_steps_reg[0]_138 [2]));
  FDCE \W_data_n_steps_reg[0][3] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[29]),
        .Q(\W_data_n_steps_reg[0]_138 [3]));
  FDCE \W_data_n_steps_reg[0][4] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[30]),
        .Q(\W_data_n_steps_reg[0]_138 [4]));
  FDCE \W_data_n_steps_reg[1][0] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[26]),
        .Q(\W_data_n_steps_reg[1]_137 [0]));
  FDCE \W_data_n_steps_reg[1][1] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[27]),
        .Q(\W_data_n_steps_reg[1]_137 [1]));
  FDCE \W_data_n_steps_reg[1][2] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[28]),
        .Q(\W_data_n_steps_reg[1]_137 [2]));
  FDCE \W_data_n_steps_reg[1][3] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[29]),
        .Q(\W_data_n_steps_reg[1]_137 [3]));
  FDCE \W_data_n_steps_reg[1][4] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[30]),
        .Q(\W_data_n_steps_reg[1]_137 [4]));
  FDCE \W_data_n_steps_reg[2][0] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[26]),
        .Q(\W_data_n_steps_reg[2]_136 [0]));
  FDCE \W_data_n_steps_reg[2][1] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[27]),
        .Q(\W_data_n_steps_reg[2]_136 [1]));
  FDCE \W_data_n_steps_reg[2][2] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[28]),
        .Q(\W_data_n_steps_reg[2]_136 [2]));
  FDCE \W_data_n_steps_reg[2][3] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[29]),
        .Q(\W_data_n_steps_reg[2]_136 [3]));
  FDCE \W_data_n_steps_reg[2][4] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[30]),
        .Q(\W_data_n_steps_reg[2]_136 [4]));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    W_data_out_fb_i_1
       (.I0(\W_data_fb_reg_n_0_[1] ),
        .I1(\W_data_fb_reg_n_0_[2] ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_fb_reg_n_0_[0] ),
        .O(W_data_out_fb_i_1_n_0));
  FDCE W_data_out_fb_reg
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(W_data_out_fb_i_1_n_0),
        .Q(w_W_in_fb));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_frame[0]_i_1 
       (.I0(\W_data_n_frames_reg[2]_139 [0]),
        .I1(\W_data_n_frames_reg[0]_141 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_n_frames_reg[1]_140 [0]),
        .O(\W_data_out_frame[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_frame[1]_i_1 
       (.I0(\W_data_n_frames_reg[2]_139 [1]),
        .I1(\W_data_n_frames_reg[0]_141 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_n_frames_reg[1]_140 [1]),
        .O(\W_data_out_frame[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_frame[2]_i_1 
       (.I0(\W_data_n_frames_reg[2]_139 [2]),
        .I1(\W_data_n_frames_reg[0]_141 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_n_frames_reg[1]_140 [2]),
        .O(\W_data_out_frame[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_frame[3]_i_1 
       (.I0(\W_data_n_frames_reg[2]_139 [3]),
        .I1(\W_data_n_frames_reg[0]_141 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_n_frames_reg[1]_140 [3]),
        .O(\W_data_out_frame[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_frame[4]_i_1 
       (.I0(\W_data_n_frames_reg[2]_139 [4]),
        .I1(\W_data_n_frames_reg[0]_141 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_n_frames_reg[1]_140 [4]),
        .O(\W_data_out_frame[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_frame[5]_i_1 
       (.I0(\W_data_n_frames_reg[2]_139 [5]),
        .I1(\W_data_n_frames_reg[0]_141 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_n_frames_reg[1]_140 [5]),
        .O(\W_data_out_frame[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_frame[6]_i_1 
       (.I0(\W_data_n_frames_reg[2]_139 [6]),
        .I1(\W_data_n_frames_reg[1]_140 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_n_frames_reg[0]_141 [6]),
        .O(\W_data_out_frame[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_frame[7]_i_1 
       (.I0(\W_data_n_frames_reg[2]_139 [7]),
        .I1(\W_data_n_frames_reg[0]_141 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_n_frames_reg[1]_140 [7]),
        .O(\W_data_out_frame[7]_i_1_n_0 ));
  FDCE \W_data_out_frame_reg[0] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_frame[0]_i_1_n_0 ),
        .Q(\W_data_out_frame_reg[7]_0 [0]));
  FDCE \W_data_out_frame_reg[1] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_frame[1]_i_1_n_0 ),
        .Q(\W_data_out_frame_reg[7]_0 [1]));
  FDCE \W_data_out_frame_reg[2] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_frame[2]_i_1_n_0 ),
        .Q(\W_data_out_frame_reg[7]_0 [2]));
  FDCE \W_data_out_frame_reg[3] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_frame[3]_i_1_n_0 ),
        .Q(\W_data_out_frame_reg[7]_0 [3]));
  FDCE \W_data_out_frame_reg[4] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_frame[4]_i_1_n_0 ),
        .Q(\W_data_out_frame_reg[7]_0 [4]));
  FDCE \W_data_out_frame_reg[5] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_frame[5]_i_1_n_0 ),
        .Q(\W_data_out_frame_reg[7]_0 [5]));
  FDCE \W_data_out_frame_reg[6] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_frame[6]_i_1_n_0 ),
        .Q(\W_data_out_frame_reg[7]_0 [6]));
  FDCE \W_data_out_frame_reg[7] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_frame[7]_i_1_n_0 ),
        .Q(\W_data_out_frame_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \W_data_out_pixel[0]_i_1 
       (.I0(\W_data_pix_depth_reg[1]_134 [0]),
        .I1(\W_data_pix_depth_reg[2]_133 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_pix_depth_reg[0]_135 [0]),
        .O(\W_data_out_pixel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_pixel[10]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [10]),
        .I1(\W_data_pix_depth_reg[0]_135 [10]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_pix_depth_reg[1]_134 [10]),
        .O(\W_data_out_pixel[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \W_data_out_pixel[11]_i_1 
       (.I0(\W_data_pix_depth_reg[1]_134 [11]),
        .I1(\W_data_pix_depth_reg[2]_133 [11]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_pix_depth_reg[0]_135 [11]),
        .O(\W_data_out_pixel[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_pixel[12]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [12]),
        .I1(\W_data_pix_depth_reg[0]_135 [12]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_pix_depth_reg[1]_134 [12]),
        .O(\W_data_out_pixel[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_pixel[13]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [13]),
        .I1(\W_data_pix_depth_reg[1]_134 [13]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_pix_depth_reg[0]_135 [13]),
        .O(\W_data_out_pixel[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_pixel[14]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [14]),
        .I1(\W_data_pix_depth_reg[0]_135 [14]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_pix_depth_reg[1]_134 [14]),
        .O(\W_data_out_pixel[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_pixel[15]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [15]),
        .I1(\W_data_pix_depth_reg[1]_134 [15]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_pix_depth_reg[0]_135 [15]),
        .O(\W_data_out_pixel[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_pixel[1]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [1]),
        .I1(\W_data_pix_depth_reg[0]_135 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_pix_depth_reg[1]_134 [1]),
        .O(\W_data_out_pixel[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_pixel[2]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [2]),
        .I1(\W_data_pix_depth_reg[1]_134 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_pix_depth_reg[0]_135 [2]),
        .O(\W_data_out_pixel[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \W_data_out_pixel[3]_i_1 
       (.I0(\W_data_pix_depth_reg[1]_134 [3]),
        .I1(\W_data_pix_depth_reg[2]_133 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_pix_depth_reg[0]_135 [3]),
        .O(\W_data_out_pixel[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_pixel[4]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [4]),
        .I1(\W_data_pix_depth_reg[0]_135 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_pix_depth_reg[1]_134 [4]),
        .O(\W_data_out_pixel[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_pixel[5]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [5]),
        .I1(\W_data_pix_depth_reg[0]_135 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_pix_depth_reg[1]_134 [5]),
        .O(\W_data_out_pixel[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_pixel[6]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [6]),
        .I1(\W_data_pix_depth_reg[0]_135 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_pix_depth_reg[1]_134 [6]),
        .O(\W_data_out_pixel[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_pixel[7]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [7]),
        .I1(\W_data_pix_depth_reg[0]_135 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_pix_depth_reg[1]_134 [7]),
        .O(\W_data_out_pixel[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_pixel[8]_i_1 
       (.I0(\W_data_pix_depth_reg[2]_133 [8]),
        .I1(\W_data_pix_depth_reg[1]_134 [8]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_pix_depth_reg[0]_135 [8]),
        .O(\W_data_out_pixel[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \W_data_out_pixel[9]_i_1 
       (.I0(\W_data_pix_depth_reg[0]_135 [9]),
        .I1(\W_data_pix_depth_reg[1]_134 [9]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_pix_depth_reg[2]_133 [9]),
        .O(\W_data_out_pixel[9]_i_1_n_0 ));
  FDCE \W_data_out_pixel_reg[0] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[0]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [0]));
  FDCE \W_data_out_pixel_reg[10] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[10]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [10]));
  FDCE \W_data_out_pixel_reg[11] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[11]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [11]));
  FDCE \W_data_out_pixel_reg[12] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[12]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [12]));
  FDCE \W_data_out_pixel_reg[13] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[13]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [13]));
  FDCE \W_data_out_pixel_reg[14] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[14]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [14]));
  FDCE \W_data_out_pixel_reg[15] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[15]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [15]));
  FDCE \W_data_out_pixel_reg[1] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[1]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [1]));
  FDCE \W_data_out_pixel_reg[2] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[2]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [2]));
  FDCE \W_data_out_pixel_reg[3] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[3]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [3]));
  FDCE \W_data_out_pixel_reg[4] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[4]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [4]));
  FDCE \W_data_out_pixel_reg[5] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[5]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [5]));
  FDCE \W_data_out_pixel_reg[6] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[6]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [6]));
  FDCE \W_data_out_pixel_reg[7] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[7]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [7]));
  FDCE \W_data_out_pixel_reg[8] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[8]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [8]));
  FDCE \W_data_out_pixel_reg[9] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_pixel[9]_i_1_n_0 ),
        .Q(\W_data_out_pixel_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \W_data_out_step[0]_i_1 
       (.I0(\W_data_n_steps_reg[1]_137 [0]),
        .I1(\W_data_n_steps_reg[2]_136 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_n_steps_reg[0]_138 [0]),
        .O(\W_data_out_step[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \W_data_out_step[1]_i_1 
       (.I0(\W_data_n_steps_reg[1]_137 [1]),
        .I1(\W_data_n_steps_reg[2]_136 [1]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_n_steps_reg[0]_138 [1]),
        .O(\W_data_out_step[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_step[2]_i_1 
       (.I0(\W_data_n_steps_reg[2]_136 [2]),
        .I1(\W_data_n_steps_reg[1]_137 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_n_steps_reg[0]_138 [2]),
        .O(\W_data_out_step[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \W_data_out_step[3]_i_1 
       (.I0(\W_data_n_steps_reg[0]_138 [3]),
        .I1(\W_data_n_steps_reg[1]_137 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_n_steps_reg[2]_136 [3]),
        .O(\W_data_out_step[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \W_data_out_step[4]_i_1 
       (.I0(\W_data_n_steps_reg[0]_138 [4]),
        .I1(\W_data_n_steps_reg[1]_137 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_n_steps_reg[2]_136 [4]),
        .O(\W_data_out_step[4]_i_1_n_0 ));
  FDCE \W_data_out_step_reg[0] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_step[0]_i_1_n_0 ),
        .Q(\W_data_out_step_reg[4]_0 [0]));
  FDCE \W_data_out_step_reg[1] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_step[1]_i_1_n_0 ),
        .Q(\W_data_out_step_reg[4]_0 [1]));
  FDCE \W_data_out_step_reg[2] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_step[2]_i_1_n_0 ),
        .Q(\W_data_out_step_reg[4]_0 [2]));
  FDCE \W_data_out_step_reg[3] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_step[3]_i_1_n_0 ),
        .Q(\W_data_out_step_reg[4]_0 [3]));
  FDCE \W_data_out_step_reg[4] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_step[4]_i_1_n_0 ),
        .Q(\W_data_out_step_reg[4]_0 [4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_x_dest[0]_i_1 
       (.I0(\W_data_img_width_reg[2]_130 [0]),
        .I1(\W_data_img_width_reg[0]_132 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_width_reg[1]_131 [0]),
        .O(\W_data_out_x_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_x_dest[1]_i_1 
       (.I0(\W_data_img_width_reg[2]_130 [1]),
        .I1(\W_data_img_width_reg[0]_132 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_width_reg[1]_131 [1]),
        .O(\W_data_out_x_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_x_dest[2]_i_1 
       (.I0(\W_data_img_width_reg[2]_130 [2]),
        .I1(\W_data_img_width_reg[0]_132 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_width_reg[1]_131 [2]),
        .O(\W_data_out_x_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \W_data_out_x_dest[3]_i_1 
       (.I0(\W_data_img_width_reg[1]_131 [3]),
        .I1(\W_data_img_width_reg[2]_130 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_img_width_reg[0]_132 [3]),
        .O(\W_data_out_x_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_x_dest[4]_i_1 
       (.I0(\W_data_img_width_reg[2]_130 [4]),
        .I1(\W_data_img_width_reg[0]_132 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_width_reg[1]_131 [4]),
        .O(\W_data_out_x_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_x_dest[5]_i_1 
       (.I0(\W_data_img_width_reg[2]_130 [5]),
        .I1(\W_data_img_width_reg[1]_131 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_img_width_reg[0]_132 [5]),
        .O(\W_data_out_x_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_x_dest[6]_i_1 
       (.I0(\W_data_img_width_reg[2]_130 [6]),
        .I1(\W_data_img_width_reg[1]_131 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_img_width_reg[0]_132 [6]),
        .O(\W_data_out_x_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_x_dest[7]_i_1 
       (.I0(\W_data_img_width_reg[2]_130 [7]),
        .I1(\W_data_img_width_reg[0]_132 [7]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_width_reg[1]_131 [7]),
        .O(\W_data_out_x_dest[7]_i_1_n_0 ));
  FDCE \W_data_out_x_dest_reg[0] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_dest[0]_i_1_n_0 ),
        .Q(\W_data_out_x_dest_reg[7]_0 [0]));
  FDCE \W_data_out_x_dest_reg[1] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_dest[1]_i_1_n_0 ),
        .Q(\W_data_out_x_dest_reg[7]_0 [1]));
  FDCE \W_data_out_x_dest_reg[2] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_dest[2]_i_1_n_0 ),
        .Q(\W_data_out_x_dest_reg[7]_0 [2]));
  FDCE \W_data_out_x_dest_reg[3] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_dest[3]_i_1_n_0 ),
        .Q(\W_data_out_x_dest_reg[7]_0 [3]));
  FDCE \W_data_out_x_dest_reg[4] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_dest[4]_i_1_n_0 ),
        .Q(\W_data_out_x_dest_reg[7]_0 [4]));
  FDCE \W_data_out_x_dest_reg[5] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_dest[5]_i_1_n_0 ),
        .Q(\W_data_out_x_dest_reg[7]_0 [5]));
  FDCE \W_data_out_x_dest_reg[6] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_dest[6]_i_1_n_0 ),
        .Q(\W_data_out_x_dest_reg[7]_0 [6]));
  FDCE \W_data_out_x_dest_reg[7] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_dest[7]_i_1_n_0 ),
        .Q(\W_data_out_x_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_x_orig[0]_i_1 
       (.I0(\W_data_x_orig_reg[2]_124 [0]),
        .I1(\W_data_x_orig_reg[0]_126 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_x_orig_reg[1]_125 [0]),
        .O(\W_data_out_x_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_x_orig[1]_i_1 
       (.I0(\W_data_x_orig_reg[2]_124 [1]),
        .I1(\W_data_x_orig_reg[0]_126 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_x_orig_reg[1]_125 [1]),
        .O(\W_data_out_x_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_x_orig[2]_i_1 
       (.I0(\W_data_x_orig_reg[2]_124 [2]),
        .I1(\W_data_x_orig_reg[1]_125 [2]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_x_orig_reg[0]_126 [2]),
        .O(\W_data_out_x_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \W_data_out_x_orig[3]_i_1 
       (.I0(\W_data_x_orig_reg[1]_125 [3]),
        .I1(\W_data_x_orig_reg[2]_124 [3]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_x_orig_reg[0]_126 [3]),
        .O(\W_data_out_x_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_x_orig[4]_i_1 
       (.I0(\W_data_x_orig_reg[2]_124 [4]),
        .I1(\W_data_x_orig_reg[0]_126 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_x_orig_reg[1]_125 [4]),
        .O(\W_data_out_x_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_x_orig[5]_i_1 
       (.I0(\W_data_x_orig_reg[2]_124 [5]),
        .I1(\W_data_x_orig_reg[1]_125 [5]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_x_orig_reg[0]_126 [5]),
        .O(\W_data_out_x_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_x_orig[6]_i_1 
       (.I0(\W_data_x_orig_reg[2]_124 [6]),
        .I1(\W_data_x_orig_reg[0]_126 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_x_orig_reg[1]_125 [6]),
        .O(\W_data_out_x_orig[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \W_data_out_x_orig[7]_i_1 
       (.I0(\W_data_x_orig_reg[0]_126 [7]),
        .I1(\W_data_x_orig_reg[1]_125 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_x_orig_reg[2]_124 [7]),
        .O(\W_data_out_x_orig[7]_i_1_n_0 ));
  FDCE \W_data_out_x_orig_reg[0] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_orig[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \W_data_out_x_orig_reg[1] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_orig[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \W_data_out_x_orig_reg[2] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_orig[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \W_data_out_x_orig_reg[3] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_orig[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \W_data_out_x_orig_reg[4] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_orig[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \W_data_out_x_orig_reg[5] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_orig[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \W_data_out_x_orig_reg[6] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_orig[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \W_data_out_x_orig_reg[7] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_x_orig[7]_i_1_n_0 ),
        .Q(Q[7]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_dest[0]_i_1 
       (.I0(\W_data_img_height_reg[2]_127 [0]),
        .I1(\W_data_img_height_reg[0]_129 [0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_height_reg[1]_128 [0]),
        .O(\W_data_out_y_dest[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_dest[1]_i_1 
       (.I0(\W_data_img_height_reg[2]_127 [1]),
        .I1(\W_data_img_height_reg[0]_129 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_height_reg[1]_128 [1]),
        .O(\W_data_out_y_dest[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_dest[2]_i_1 
       (.I0(\W_data_img_height_reg[2]_127 [2]),
        .I1(\W_data_img_height_reg[0]_129 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_height_reg[1]_128 [2]),
        .O(\W_data_out_y_dest[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_dest[3]_i_1 
       (.I0(\W_data_img_height_reg[2]_127 [3]),
        .I1(\W_data_img_height_reg[0]_129 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_height_reg[1]_128 [3]),
        .O(\W_data_out_y_dest[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_y_dest[4]_i_1 
       (.I0(\W_data_img_height_reg[2]_127 [4]),
        .I1(\W_data_img_height_reg[1]_128 [4]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_img_height_reg[0]_129 [4]),
        .O(\W_data_out_y_dest[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_dest[5]_i_1 
       (.I0(\W_data_img_height_reg[2]_127 [5]),
        .I1(\W_data_img_height_reg[0]_129 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_height_reg[1]_128 [5]),
        .O(\W_data_out_y_dest[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_dest[6]_i_1 
       (.I0(\W_data_img_height_reg[2]_127 [6]),
        .I1(\W_data_img_height_reg[0]_129 [6]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_img_height_reg[1]_128 [6]),
        .O(\W_data_out_y_dest[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \W_data_out_y_dest[7]_i_1 
       (.I0(\W_data_img_height_reg[0]_129 [7]),
        .I1(\W_data_img_height_reg[1]_128 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_img_height_reg[2]_127 [7]),
        .O(\W_data_out_y_dest[7]_i_1_n_0 ));
  FDCE \W_data_out_y_dest_reg[0] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_dest[0]_i_1_n_0 ),
        .Q(\W_data_out_y_dest_reg[7]_0 [0]));
  FDCE \W_data_out_y_dest_reg[1] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_dest[1]_i_1_n_0 ),
        .Q(\W_data_out_y_dest_reg[7]_0 [1]));
  FDCE \W_data_out_y_dest_reg[2] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_dest[2]_i_1_n_0 ),
        .Q(\W_data_out_y_dest_reg[7]_0 [2]));
  FDCE \W_data_out_y_dest_reg[3] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_dest[3]_i_1_n_0 ),
        .Q(\W_data_out_y_dest_reg[7]_0 [3]));
  FDCE \W_data_out_y_dest_reg[4] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_dest[4]_i_1_n_0 ),
        .Q(\W_data_out_y_dest_reg[7]_0 [4]));
  FDCE \W_data_out_y_dest_reg[5] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_dest[5]_i_1_n_0 ),
        .Q(\W_data_out_y_dest_reg[7]_0 [5]));
  FDCE \W_data_out_y_dest_reg[6] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_dest[6]_i_1_n_0 ),
        .Q(\W_data_out_y_dest_reg[7]_0 [6]));
  FDCE \W_data_out_y_dest_reg[7] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_dest[7]_i_1_n_0 ),
        .Q(\W_data_out_y_dest_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_y_orig[0]_i_1 
       (.I0(\W_data_y_orig_reg[2]_121 [0]),
        .I1(\W_data_y_orig_reg[1]_122 [0]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_y_orig_reg[0]_123 [0]),
        .O(\W_data_out_y_orig[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_orig[1]_i_1 
       (.I0(\W_data_y_orig_reg[2]_121 [1]),
        .I1(\W_data_y_orig_reg[0]_123 [1]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_y_orig_reg[1]_122 [1]),
        .O(\W_data_out_y_orig[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_orig[2]_i_1 
       (.I0(\W_data_y_orig_reg[2]_121 [2]),
        .I1(\W_data_y_orig_reg[0]_123 [2]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_y_orig_reg[1]_122 [2]),
        .O(\W_data_out_y_orig[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_orig[3]_i_1 
       (.I0(\W_data_y_orig_reg[2]_121 [3]),
        .I1(\W_data_y_orig_reg[0]_123 [3]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_y_orig_reg[1]_122 [3]),
        .O(\W_data_out_y_orig[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_orig[4]_i_1 
       (.I0(\W_data_y_orig_reg[2]_121 [4]),
        .I1(\W_data_y_orig_reg[0]_123 [4]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_y_orig_reg[1]_122 [4]),
        .O(\W_data_out_y_orig[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \W_data_out_y_orig[5]_i_1 
       (.I0(\W_data_y_orig_reg[2]_121 [5]),
        .I1(\W_data_y_orig_reg[0]_123 [5]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\W_data_y_orig_reg[1]_122 [5]),
        .O(\W_data_out_y_orig[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \W_data_out_y_orig[6]_i_1 
       (.I0(\W_data_y_orig_reg[0]_123 [6]),
        .I1(\W_data_y_orig_reg[1]_122 [6]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_y_orig_reg[2]_121 [6]),
        .O(\W_data_out_y_orig[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \W_data_out_y_orig[7]_i_1 
       (.I0(\read[1]_i_3__4_n_0 ),
        .O(\W_data_out_y_orig[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \W_data_out_y_orig[7]_i_2 
       (.I0(\W_data_y_orig_reg[2]_121 [7]),
        .I1(\W_data_y_orig_reg[1]_122 [7]),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\W_data_y_orig_reg[0]_123 [7]),
        .O(\W_data_out_y_orig[7]_i_2_n_0 ));
  FDCE \W_data_out_y_orig_reg[0] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_orig[0]_i_1_n_0 ),
        .Q(\W_data_out_y_orig_reg[7]_0 [0]));
  FDCE \W_data_out_y_orig_reg[1] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_orig[1]_i_1_n_0 ),
        .Q(\W_data_out_y_orig_reg[7]_0 [1]));
  FDCE \W_data_out_y_orig_reg[2] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_orig[2]_i_1_n_0 ),
        .Q(\W_data_out_y_orig_reg[7]_0 [2]));
  FDCE \W_data_out_y_orig_reg[3] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_orig[3]_i_1_n_0 ),
        .Q(\W_data_out_y_orig_reg[7]_0 [3]));
  FDCE \W_data_out_y_orig_reg[4] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_orig[4]_i_1_n_0 ),
        .Q(\W_data_out_y_orig_reg[7]_0 [4]));
  FDCE \W_data_out_y_orig_reg[5] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_orig[5]_i_1_n_0 ),
        .Q(\W_data_out_y_orig_reg[7]_0 [5]));
  FDCE \W_data_out_y_orig_reg[6] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_orig[6]_i_1_n_0 ),
        .Q(\W_data_out_y_orig_reg[7]_0 [6]));
  FDCE \W_data_out_y_orig_reg[7] 
       (.C(clk),
        .CE(\W_data_out_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\W_data_out_y_orig[7]_i_2_n_0 ),
        .Q(\W_data_out_y_orig_reg[7]_0 [7]));
  FDCE \W_data_pix_depth_reg[0][0] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[47]),
        .Q(\W_data_pix_depth_reg[0]_135 [0]));
  FDCE \W_data_pix_depth_reg[0][10] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[57]),
        .Q(\W_data_pix_depth_reg[0]_135 [10]));
  FDCE \W_data_pix_depth_reg[0][11] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[58]),
        .Q(\W_data_pix_depth_reg[0]_135 [11]));
  FDCE \W_data_pix_depth_reg[0][12] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[59]),
        .Q(\W_data_pix_depth_reg[0]_135 [12]));
  FDCE \W_data_pix_depth_reg[0][13] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[60]),
        .Q(\W_data_pix_depth_reg[0]_135 [13]));
  FDCE \W_data_pix_depth_reg[0][14] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[61]),
        .Q(\W_data_pix_depth_reg[0]_135 [14]));
  FDCE \W_data_pix_depth_reg[0][15] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[62]),
        .Q(\W_data_pix_depth_reg[0]_135 [15]));
  FDCE \W_data_pix_depth_reg[0][1] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[48]),
        .Q(\W_data_pix_depth_reg[0]_135 [1]));
  FDCE \W_data_pix_depth_reg[0][2] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[49]),
        .Q(\W_data_pix_depth_reg[0]_135 [2]));
  FDCE \W_data_pix_depth_reg[0][3] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[50]),
        .Q(\W_data_pix_depth_reg[0]_135 [3]));
  FDCE \W_data_pix_depth_reg[0][4] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[51]),
        .Q(\W_data_pix_depth_reg[0]_135 [4]));
  FDCE \W_data_pix_depth_reg[0][5] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[52]),
        .Q(\W_data_pix_depth_reg[0]_135 [5]));
  FDCE \W_data_pix_depth_reg[0][6] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[53]),
        .Q(\W_data_pix_depth_reg[0]_135 [6]));
  FDCE \W_data_pix_depth_reg[0][7] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[54]),
        .Q(\W_data_pix_depth_reg[0]_135 [7]));
  FDCE \W_data_pix_depth_reg[0][8] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[55]),
        .Q(\W_data_pix_depth_reg[0]_135 [8]));
  FDCE \W_data_pix_depth_reg[0][9] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[56]),
        .Q(\W_data_pix_depth_reg[0]_135 [9]));
  FDCE \W_data_pix_depth_reg[1][0] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[47]),
        .Q(\W_data_pix_depth_reg[1]_134 [0]));
  FDCE \W_data_pix_depth_reg[1][10] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[57]),
        .Q(\W_data_pix_depth_reg[1]_134 [10]));
  FDCE \W_data_pix_depth_reg[1][11] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[58]),
        .Q(\W_data_pix_depth_reg[1]_134 [11]));
  FDCE \W_data_pix_depth_reg[1][12] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[59]),
        .Q(\W_data_pix_depth_reg[1]_134 [12]));
  FDCE \W_data_pix_depth_reg[1][13] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[60]),
        .Q(\W_data_pix_depth_reg[1]_134 [13]));
  FDCE \W_data_pix_depth_reg[1][14] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[61]),
        .Q(\W_data_pix_depth_reg[1]_134 [14]));
  FDCE \W_data_pix_depth_reg[1][15] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[62]),
        .Q(\W_data_pix_depth_reg[1]_134 [15]));
  FDCE \W_data_pix_depth_reg[1][1] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[48]),
        .Q(\W_data_pix_depth_reg[1]_134 [1]));
  FDCE \W_data_pix_depth_reg[1][2] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[49]),
        .Q(\W_data_pix_depth_reg[1]_134 [2]));
  FDCE \W_data_pix_depth_reg[1][3] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[50]),
        .Q(\W_data_pix_depth_reg[1]_134 [3]));
  FDCE \W_data_pix_depth_reg[1][4] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[51]),
        .Q(\W_data_pix_depth_reg[1]_134 [4]));
  FDCE \W_data_pix_depth_reg[1][5] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[52]),
        .Q(\W_data_pix_depth_reg[1]_134 [5]));
  FDCE \W_data_pix_depth_reg[1][6] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[53]),
        .Q(\W_data_pix_depth_reg[1]_134 [6]));
  FDCE \W_data_pix_depth_reg[1][7] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[54]),
        .Q(\W_data_pix_depth_reg[1]_134 [7]));
  FDCE \W_data_pix_depth_reg[1][8] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[55]),
        .Q(\W_data_pix_depth_reg[1]_134 [8]));
  FDCE \W_data_pix_depth_reg[1][9] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[56]),
        .Q(\W_data_pix_depth_reg[1]_134 [9]));
  FDCE \W_data_pix_depth_reg[2][0] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[47]),
        .Q(\W_data_pix_depth_reg[2]_133 [0]));
  FDCE \W_data_pix_depth_reg[2][10] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[57]),
        .Q(\W_data_pix_depth_reg[2]_133 [10]));
  FDCE \W_data_pix_depth_reg[2][11] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[58]),
        .Q(\W_data_pix_depth_reg[2]_133 [11]));
  FDCE \W_data_pix_depth_reg[2][12] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[59]),
        .Q(\W_data_pix_depth_reg[2]_133 [12]));
  FDCE \W_data_pix_depth_reg[2][13] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[60]),
        .Q(\W_data_pix_depth_reg[2]_133 [13]));
  FDCE \W_data_pix_depth_reg[2][14] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[61]),
        .Q(\W_data_pix_depth_reg[2]_133 [14]));
  FDCE \W_data_pix_depth_reg[2][15] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[62]),
        .Q(\W_data_pix_depth_reg[2]_133 [15]));
  FDCE \W_data_pix_depth_reg[2][1] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[48]),
        .Q(\W_data_pix_depth_reg[2]_133 [1]));
  FDCE \W_data_pix_depth_reg[2][2] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[49]),
        .Q(\W_data_pix_depth_reg[2]_133 [2]));
  FDCE \W_data_pix_depth_reg[2][3] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[50]),
        .Q(\W_data_pix_depth_reg[2]_133 [3]));
  FDCE \W_data_pix_depth_reg[2][4] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[51]),
        .Q(\W_data_pix_depth_reg[2]_133 [4]));
  FDCE \W_data_pix_depth_reg[2][5] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[52]),
        .Q(\W_data_pix_depth_reg[2]_133 [5]));
  FDCE \W_data_pix_depth_reg[2][6] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[53]),
        .Q(\W_data_pix_depth_reg[2]_133 [6]));
  FDCE \W_data_pix_depth_reg[2][7] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[54]),
        .Q(\W_data_pix_depth_reg[2]_133 [7]));
  FDCE \W_data_pix_depth_reg[2][8] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[55]),
        .Q(\W_data_pix_depth_reg[2]_133 [8]));
  FDCE \W_data_pix_depth_reg[2][9] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[56]),
        .Q(\W_data_pix_depth_reg[2]_133 [9]));
  FDCE \W_data_x_orig_reg[0][0] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[10]),
        .Q(\W_data_x_orig_reg[0]_126 [0]));
  FDCE \W_data_x_orig_reg[0][1] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[11]),
        .Q(\W_data_x_orig_reg[0]_126 [1]));
  FDCE \W_data_x_orig_reg[0][2] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[12]),
        .Q(\W_data_x_orig_reg[0]_126 [2]));
  FDCE \W_data_x_orig_reg[0][3] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[13]),
        .Q(\W_data_x_orig_reg[0]_126 [3]));
  FDCE \W_data_x_orig_reg[0][4] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[14]),
        .Q(\W_data_x_orig_reg[0]_126 [4]));
  FDCE \W_data_x_orig_reg[0][5] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[15]),
        .Q(\W_data_x_orig_reg[0]_126 [5]));
  FDCE \W_data_x_orig_reg[0][6] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[16]),
        .Q(\W_data_x_orig_reg[0]_126 [6]));
  FDCE \W_data_x_orig_reg[0][7] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[17]),
        .Q(\W_data_x_orig_reg[0]_126 [7]));
  FDCE \W_data_x_orig_reg[1][0] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[10]),
        .Q(\W_data_x_orig_reg[1]_125 [0]));
  FDCE \W_data_x_orig_reg[1][1] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[11]),
        .Q(\W_data_x_orig_reg[1]_125 [1]));
  FDCE \W_data_x_orig_reg[1][2] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[12]),
        .Q(\W_data_x_orig_reg[1]_125 [2]));
  FDCE \W_data_x_orig_reg[1][3] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[13]),
        .Q(\W_data_x_orig_reg[1]_125 [3]));
  FDCE \W_data_x_orig_reg[1][4] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[14]),
        .Q(\W_data_x_orig_reg[1]_125 [4]));
  FDCE \W_data_x_orig_reg[1][5] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[15]),
        .Q(\W_data_x_orig_reg[1]_125 [5]));
  FDCE \W_data_x_orig_reg[1][6] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[16]),
        .Q(\W_data_x_orig_reg[1]_125 [6]));
  FDCE \W_data_x_orig_reg[1][7] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[17]),
        .Q(\W_data_x_orig_reg[1]_125 [7]));
  FDCE \W_data_x_orig_reg[2][0] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[10]),
        .Q(\W_data_x_orig_reg[2]_124 [0]));
  FDCE \W_data_x_orig_reg[2][1] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[11]),
        .Q(\W_data_x_orig_reg[2]_124 [1]));
  FDCE \W_data_x_orig_reg[2][2] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[12]),
        .Q(\W_data_x_orig_reg[2]_124 [2]));
  FDCE \W_data_x_orig_reg[2][3] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[13]),
        .Q(\W_data_x_orig_reg[2]_124 [3]));
  FDCE \W_data_x_orig_reg[2][4] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[14]),
        .Q(\W_data_x_orig_reg[2]_124 [4]));
  FDCE \W_data_x_orig_reg[2][5] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[15]),
        .Q(\W_data_x_orig_reg[2]_124 [5]));
  FDCE \W_data_x_orig_reg[2][6] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[16]),
        .Q(\W_data_x_orig_reg[2]_124 [6]));
  FDCE \W_data_x_orig_reg[2][7] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[17]),
        .Q(\W_data_x_orig_reg[2]_124 [7]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \W_data_y_orig[0][7]_i_1 
       (.I0(state_write),
        .I1(IN_S[0]),
        .I2(\write_reg_n_0_[0] ),
        .I3(\write_reg_n_0_[1] ),
        .I4(full[0]),
        .O(\W_data_y_orig[0]_5 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \W_data_y_orig[1][7]_i_1 
       (.I0(full[1]),
        .I1(state_write),
        .I2(IN_S[0]),
        .I3(\write_reg_n_0_[1] ),
        .I4(\write_reg_n_0_[0] ),
        .O(\W_data_y_orig[1]_142 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \W_data_y_orig[2][7]_i_1 
       (.I0(full[2]),
        .I1(state_write),
        .I2(IN_S[0]),
        .I3(\write_reg_n_0_[0] ),
        .I4(\write_reg_n_0_[1] ),
        .O(\W_data_y_orig[2]_143 ));
  FDCE \W_data_y_orig_reg[0][0] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[2]),
        .Q(\W_data_y_orig_reg[0]_123 [0]));
  FDCE \W_data_y_orig_reg[0][1] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[3]),
        .Q(\W_data_y_orig_reg[0]_123 [1]));
  FDCE \W_data_y_orig_reg[0][2] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[4]),
        .Q(\W_data_y_orig_reg[0]_123 [2]));
  FDCE \W_data_y_orig_reg[0][3] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[5]),
        .Q(\W_data_y_orig_reg[0]_123 [3]));
  FDCE \W_data_y_orig_reg[0][4] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[6]),
        .Q(\W_data_y_orig_reg[0]_123 [4]));
  FDCE \W_data_y_orig_reg[0][5] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[7]),
        .Q(\W_data_y_orig_reg[0]_123 [5]));
  FDCE \W_data_y_orig_reg[0][6] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[8]),
        .Q(\W_data_y_orig_reg[0]_123 [6]));
  FDCE \W_data_y_orig_reg[0][7] 
       (.C(clk),
        .CE(\W_data_y_orig[0]_5 ),
        .CLR(SR),
        .D(IN_S[9]),
        .Q(\W_data_y_orig_reg[0]_123 [7]));
  FDCE \W_data_y_orig_reg[1][0] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[2]),
        .Q(\W_data_y_orig_reg[1]_122 [0]));
  FDCE \W_data_y_orig_reg[1][1] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[3]),
        .Q(\W_data_y_orig_reg[1]_122 [1]));
  FDCE \W_data_y_orig_reg[1][2] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[4]),
        .Q(\W_data_y_orig_reg[1]_122 [2]));
  FDCE \W_data_y_orig_reg[1][3] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[5]),
        .Q(\W_data_y_orig_reg[1]_122 [3]));
  FDCE \W_data_y_orig_reg[1][4] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[6]),
        .Q(\W_data_y_orig_reg[1]_122 [4]));
  FDCE \W_data_y_orig_reg[1][5] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[7]),
        .Q(\W_data_y_orig_reg[1]_122 [5]));
  FDCE \W_data_y_orig_reg[1][6] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[8]),
        .Q(\W_data_y_orig_reg[1]_122 [6]));
  FDCE \W_data_y_orig_reg[1][7] 
       (.C(clk),
        .CE(\W_data_y_orig[1]_142 ),
        .CLR(SR),
        .D(IN_S[9]),
        .Q(\W_data_y_orig_reg[1]_122 [7]));
  FDCE \W_data_y_orig_reg[2][0] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[2]),
        .Q(\W_data_y_orig_reg[2]_121 [0]));
  FDCE \W_data_y_orig_reg[2][1] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[3]),
        .Q(\W_data_y_orig_reg[2]_121 [1]));
  FDCE \W_data_y_orig_reg[2][2] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[4]),
        .Q(\W_data_y_orig_reg[2]_121 [2]));
  FDCE \W_data_y_orig_reg[2][3] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[5]),
        .Q(\W_data_y_orig_reg[2]_121 [3]));
  FDCE \W_data_y_orig_reg[2][4] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[6]),
        .Q(\W_data_y_orig_reg[2]_121 [4]));
  FDCE \W_data_y_orig_reg[2][5] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[7]),
        .Q(\W_data_y_orig_reg[2]_121 [5]));
  FDCE \W_data_y_orig_reg[2][6] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[8]),
        .Q(\W_data_y_orig_reg[2]_121 [6]));
  FDCE \W_data_y_orig_reg[2][7] 
       (.C(clk),
        .CE(\W_data_y_orig[2]_143 ),
        .CLR(SR),
        .D(IN_S[9]),
        .Q(\W_data_y_orig_reg[2]_121 [7]));
  LUT2 #(
    .INIT(4'hE)) 
    \W_out_direction[1]_i_1 
       (.I0(\W_out_direction[1]_i_2_n_0 ),
        .I1(\W_out_direction[1]_i_3_n_0 ),
        .O(W_data_out_fb_reg_0[0]));
  LUT6 #(
    .INIT(64'h00000000F4540000)) 
    \W_out_direction[1]_i_2 
       (.I0(\W_out_direction[4]_i_4_n_0 ),
        .I1(SE_reg_0),
        .I2(\W_out_direction[4]_i_2_n_0 ),
        .I3(NE_reg),
        .I4(w_W_in_fb),
        .I5(\W_out_direction[4]_i_3_n_0 ),
        .O(\W_out_direction[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040005500400044)) 
    \W_out_direction[1]_i_3 
       (.I0(w_W_in_fb),
        .I1(\W_out_direction[5]_i_3_n_0 ),
        .I2(NE_reg),
        .I3(\W_out_direction[5]_i_4_n_0 ),
        .I4(\W_out_direction[5]_i_5_n_0 ),
        .I5(SE_reg_0),
        .O(\W_out_direction[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00DD000000DDF5F5)) 
    \W_out_direction[2]_i_1 
       (.I0(SE_reg_0),
        .I1(\W_out_direction[4]_i_3_n_0 ),
        .I2(\W_out_direction[5]_i_4_n_0 ),
        .I3(\W_out_direction[4]_i_2_n_0 ),
        .I4(w_W_in_fb),
        .I5(\W_out_direction[5]_i_3_n_0 ),
        .O(W_data_out_fb_reg_0[1]));
  LUT6 #(
    .INIT(64'h8F808080AFA0AFA0)) 
    \W_out_direction[3]_i_1 
       (.I0(\W_out_direction[4]_i_4_n_0 ),
        .I1(\W_out_direction[4]_i_3_n_0 ),
        .I2(w_W_in_fb),
        .I3(\W_out_direction[5]_i_5_n_0 ),
        .I4(\W_out_direction[5]_i_4_n_0 ),
        .I5(NE_reg),
        .O(W_data_out_fb_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \W_out_direction[4]_i_1 
       (.I0(w_W_in_fb),
        .I1(\W_out_direction[4]_i_2_n_0 ),
        .I2(\W_out_direction[4]_i_3_n_0 ),
        .I3(\W_out_direction[4]_i_4_n_0 ),
        .O(W_data_out_fb_reg_0[3]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \W_out_direction[4]_i_2 
       (.I0(\W_data_out_y_orig_reg[7]_0 [7]),
        .I1(\W_data_out_y_orig_reg[7]_0 [6]),
        .I2(\W_data_out_y_orig_reg[7]_0 [3]),
        .I3(\W_data_out_y_orig_reg[7]_0 [4]),
        .I4(\W_data_out_y_orig_reg[7]_0 [5]),
        .O(\W_out_direction[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \W_out_direction[4]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\W_out_direction[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \W_out_direction[4]_i_4 
       (.I0(\W_data_out_y_orig_reg[7]_0 [4]),
        .I1(\W_data_out_y_orig_reg[7]_0 [3]),
        .I2(\W_data_out_y_orig_reg[7]_0 [2]),
        .I3(\W_data_out_y_orig_reg[7]_0 [6]),
        .I4(\W_data_out_y_orig_reg[7]_0 [7]),
        .I5(\W_data_out_y_orig_reg[7]_0 [5]),
        .O(\W_out_direction[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \W_out_direction[5]_i_1 
       (.I0(w_W_out_new_EB_DEC),
        .I1(\W_out_direction_reg[5] ),
        .O(W_out_new_EB_DEC_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \W_out_direction[5]_i_2 
       (.I0(w_W_in_fb),
        .I1(\W_out_direction[5]_i_3_n_0 ),
        .I2(\W_out_direction[5]_i_4_n_0 ),
        .I3(\W_out_direction[5]_i_5_n_0 ),
        .O(W_data_out_fb_reg_0[4]));
  LUT5 #(
    .INIT(32'h00011111)) 
    \W_out_direction[5]_i_3 
       (.I0(\W_data_out_y_dest_reg[7]_0 [7]),
        .I1(\W_data_out_y_dest_reg[7]_0 [6]),
        .I2(\W_data_out_y_dest_reg[7]_0 [3]),
        .I3(\W_data_out_y_dest_reg[7]_0 [4]),
        .I4(\W_data_out_y_dest_reg[7]_0 [5]),
        .O(\W_out_direction[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \W_out_direction[5]_i_4 
       (.I0(\W_data_out_x_dest_reg[7]_0 [4]),
        .I1(\W_data_out_x_dest_reg[7]_0 [3]),
        .I2(\W_data_out_x_dest_reg[7]_0 [2]),
        .I3(\W_data_out_x_dest_reg[7]_0 [6]),
        .I4(\W_data_out_x_dest_reg[7]_0 [5]),
        .I5(\W_data_out_x_dest_reg[7]_0 [7]),
        .O(\W_out_direction[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \W_out_direction[5]_i_5 
       (.I0(\W_data_out_y_dest_reg[7]_0 [4]),
        .I1(\W_data_out_y_dest_reg[7]_0 [3]),
        .I2(\W_data_out_y_dest_reg[7]_0 [2]),
        .I3(\W_data_out_y_dest_reg[7]_0 [6]),
        .I4(\W_data_out_y_dest_reg[7]_0 [7]),
        .I5(\W_data_out_y_dest_reg[7]_0 [5]),
        .O(\W_out_direction[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444CCCC4FFFCCCC)) 
    W_out_new_EB_DEC_i_1
       (.I0(state),
        .I1(w_W_out_new_EB_DEC),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(reset_riscv),
        .I5(\read[1]_i_3__4_n_0 ),
        .O(W_out_new_EB_DEC_i_1_n_0));
  FDRE W_out_new_EB_DEC_reg
       (.C(clk),
        .CE(1'b1),
        .D(W_out_new_EB_DEC_i_1_n_0),
        .Q(w_W_out_new_EB_DEC),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h2AFFAAAA)) 
    W_stall_out_EB_i_1
       (.I0(w_W_stall_out_EB),
        .I1(state),
        .I2(w_W_stall_in_DEC),
        .I3(\read[1]_i_3__4_n_0 ),
        .I4(reset_riscv),
        .O(W_stall_out_EB_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    W_stall_out_EB_reg
       (.C(clk),
        .CE(1'b1),
        .D(W_stall_out_EB_i_1_n_0),
        .Q(w_W_stall_out_EB),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF588888880)) 
    \full[0]_i_1__4 
       (.I0(reset_riscv),
        .I1(\W_data_y_orig[0]_5 ),
        .I2(\read[1]_i_3__4_n_0 ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read_reg_n_0_[1] ),
        .I5(full[0]),
        .O(\full[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FFFF88808888)) 
    \full[1]_i_1__4 
       (.I0(reset_riscv),
        .I1(\W_data_y_orig[1]_142 ),
        .I2(\read[1]_i_3__4_n_0 ),
        .I3(\read_reg_n_0_[1] ),
        .I4(\read_reg_n_0_[0] ),
        .I5(full[1]),
        .O(\full[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5F88888808)) 
    \full[2]_i_1__4 
       (.I0(reset_riscv),
        .I1(\W_data_y_orig[2]_143 ),
        .I2(\read_reg_n_0_[1] ),
        .I3(\read_reg_n_0_[0] ),
        .I4(\read[1]_i_3__4_n_0 ),
        .I5(full[2]),
        .O(\full[2]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[0]_i_1__4_n_0 ),
        .Q(full[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[1]_i_1__4_n_0 ),
        .Q(full[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \full_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\full[2]_i_1__4_n_0 ),
        .Q(full[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read[0]_i_1__4 
       (.I0(\read_reg_n_0_[1] ),
        .I1(\read_reg_n_0_[0] ),
        .O(\read[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \read[1]_i_1__4 
       (.I0(\read[1]_i_3__4_n_0 ),
        .I1(reset_riscv),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .O(read0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read[1]_i_2__4 
       (.I0(\read_reg_n_0_[0] ),
        .I1(\read_reg_n_0_[1] ),
        .O(\read[1]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read[1]_i_3__4 
       (.I0(state),
        .I1(\read[1]_i_4__4_n_0 ),
        .O(\read[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h75577F5775F77FF7)) 
    \read[1]_i_4__4 
       (.I0(w_W_ready_DEC_EB),
        .I1(full[0]),
        .I2(\read_reg_n_0_[0] ),
        .I3(\read_reg_n_0_[1] ),
        .I4(full[2]),
        .I5(full[1]),
        .O(\read[1]_i_4__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[0] 
       (.C(clk),
        .CE(read0),
        .D(\read[0]_i_1__4_n_0 ),
        .Q(\read_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_reg[1] 
       (.C(clk),
        .CE(read0),
        .D(\read[1]_i_2__4_n_0 ),
        .Q(\read_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h2FAA)) 
    state_i_1__10
       (.I0(state),
        .I1(w_W_stall_in_DEC),
        .I2(\read[1]_i_3__4_n_0 ),
        .I3(reset_riscv),
        .O(state_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1__10_n_0),
        .Q(state),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6222)) 
    state_write_i_1__4
       (.I0(state_write),
        .I1(reset_riscv),
        .I2(IN_S[0]),
        .I3(W_ack_i_2_n_0),
        .O(state_write_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_write_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_write_i_1__4_n_0),
        .Q(state_write),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \write[0]_i_1__4 
       (.I0(\write_reg_n_0_[1] ),
        .I1(\write_reg_n_0_[0] ),
        .O(\write[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \write[1]_i_1__4 
       (.I0(IN_S[0]),
        .I1(state_write),
        .I2(W_ack_i_2_n_0),
        .I3(reset_riscv),
        .I4(\write_reg_n_0_[0] ),
        .I5(\write_reg_n_0_[1] ),
        .O(write0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write[1]_i_2__4 
       (.I0(\write_reg_n_0_[0] ),
        .I1(\write_reg_n_0_[1] ),
        .O(\write[1]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[0] 
       (.C(clk),
        .CE(write0),
        .D(\write[0]_i_1__4_n_0 ),
        .Q(\write_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_reg[1] 
       (.C(clk),
        .CE(write0),
        .D(\write[1]_i_2__4_n_0 ),
        .Q(\write_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_W_wrapper_EB_DEC
   (E,
    CONTADOR_reg,
    CONTADOR_reg_0,
    N_stall_out_EB_reg,
    CONTADOR_reg_1,
    E_data_out_fb_reg,
    \E_data_out_y_orig_reg[7] ,
    \E_data_out_x_orig_reg[7] ,
    \E_data_out_frame_reg[7] ,
    \E_data_out_step_reg[4] ,
    \E_data_out_y_dest_reg[7] ,
    D,
    \E_data_out_pixel_reg[15] ,
    CONTADOR_reg_2,
    W_stall_out_DEC_reg,
    CONTADOR_reg_3,
    \buffer_direction[5]_in_ack ,
    \W_out_direction_reg[2] ,
    \W_out_direction_reg[5] ,
    \W_out_direction_reg[1] ,
    PM_SET_ultimo_reg,
    PE_SET_ultimo_reg,
    N_SET_ultimo_reg,
    S_SET_ultimo_reg,
    E_SET_ultimo_reg,
    W_SET_ultimo_reg,
    i_PE_req_reg,
    i_N_req_reg,
    i_E_req_reg,
    IN_W_ACK,
    reset_riscv,
    \i_PM_x_orig_reg[0] ,
    IN_S,
    i_PE_fb_reg,
    w_E_in_fb,
    \i_E_y_orig_reg[0] ,
    Q,
    \i_E_y_orig_reg[1] ,
    \i_E_y_orig_reg[2] ,
    \i_E_y_orig_reg[3] ,
    \i_E_y_orig_reg[4] ,
    \i_E_y_orig_reg[5] ,
    \i_E_y_orig_reg[6] ,
    \i_E_y_orig_reg[7] ,
    \i_E_x_orig_reg[0] ,
    \i_E_x_orig_reg[7] ,
    \i_E_x_orig_reg[1] ,
    \i_E_x_orig_reg[2] ,
    \i_E_x_orig_reg[3] ,
    \i_E_x_orig_reg[4] ,
    \i_E_x_orig_reg[5] ,
    \i_E_x_orig_reg[6] ,
    \i_E_x_orig_reg[7]_0 ,
    \i_E_frame_reg[0] ,
    \i_E_frame_reg[7] ,
    \i_E_frame_reg[1] ,
    \i_E_frame_reg[2] ,
    \i_E_frame_reg[3] ,
    \i_E_frame_reg[4] ,
    \i_E_frame_reg[5] ,
    \i_E_frame_reg[6] ,
    \i_E_frame_reg[7]_0 ,
    \i_E_step_reg[0] ,
    \i_E_step_reg[4] ,
    \i_E_step_reg[1] ,
    \i_E_step_reg[2] ,
    \i_E_step_reg[3] ,
    \i_E_step_reg[4]_0 ,
    \i_E_y_dest_reg[0] ,
    \i_E_y_dest_reg[7] ,
    \i_E_y_dest_reg[1] ,
    \i_E_y_dest_reg[2] ,
    \i_E_y_dest_reg[3] ,
    \i_E_y_dest_reg[4] ,
    \i_E_y_dest_reg[5] ,
    \i_E_y_dest_reg[6] ,
    \i_E_y_dest_reg[7]_0 ,
    \i_E_x_dest_reg[0] ,
    \i_E_x_dest_reg[7] ,
    \i_E_x_dest_reg[1] ,
    \i_E_x_dest_reg[2] ,
    \i_E_x_dest_reg[3] ,
    \i_E_x_dest_reg[4] ,
    \i_E_x_dest_reg[5] ,
    \i_E_x_dest_reg[6] ,
    \i_E_x_dest_reg[7]_0 ,
    \i_E_pixel_reg[0] ,
    \i_E_pixel_reg[15] ,
    \i_E_pixel_reg[1] ,
    \i_E_pixel_reg[2] ,
    \i_E_pixel_reg[3] ,
    \i_E_pixel_reg[4] ,
    \i_E_pixel_reg[5] ,
    \i_E_pixel_reg[6] ,
    \i_E_pixel_reg[7] ,
    \i_E_pixel_reg[8] ,
    \i_E_pixel_reg[9] ,
    \i_E_pixel_reg[10] ,
    \i_E_pixel_reg[11] ,
    \i_E_pixel_reg[12] ,
    \i_E_pixel_reg[13] ,
    \i_E_pixel_reg[14] ,
    \i_E_pixel_reg[15]_0 ,
    \i_PM_x_orig_reg[0]_0 ,
    \i_PM_x_orig_reg[0]_1 ,
    p_23_in,
    w_E_stall_out_DEC,
    w_E_stall_out_EB,
    \buffer_direction[4]_in_ack ,
    \buffer_direction[3]_in_ack ,
    \buffer_direction[1]_in_ack ,
    \buffer_direction[2]_in_ack ,
    \i_N_x_orig_reg[0] ,
    \i_PM_x_orig_reg[0]_2 ,
    \i_PM_x_orig_reg[0]_3 ,
    \i_PM_x_orig_reg[0]_4 ,
    \i_PM_x_orig_reg[0]_5 ,
    \i_PM_x_orig_reg[0]_6 ,
    \i_PM_x_orig_reg[0]_7 ,
    \i_N_x_orig_reg[0]_0 ,
    \i_N_x_orig_reg[0]_1 ,
    \i_N_x_orig_reg[0]_2 ,
    \i_PM_x_orig_reg[0]_8 ,
    \i_PM_x_orig_reg[0]_9 ,
    \i_PM_x_orig_reg[0]_10 ,
    \i_N_x_orig_reg[0]_3 ,
    \i_N_x_orig_reg[0]_4 ,
    \i_N_x_orig_reg[0]_5 ,
    \i_N_pixel[15]_i_32 ,
    \i_N_pixel[15]_i_32_0 ,
    PM_SET_ultimo_reg_0,
    PM_SET_ultimo_reg_1,
    PE_SET_ultimo_reg_0,
    PE_SET_ultimo_reg_1,
    N_SET_ultimo_reg_0,
    N_SET_ultimo_reg_1,
    S_SET_ultimo_reg_0,
    S_SET_ultimo_reg_1,
    E_SET_ultimo_reg_0,
    W_SET_ultimo_reg_0,
    i_PE_req_reg_0,
    i_E_req_reg_0,
    i_PE_req_reg_1,
    i_N_req_reg_0,
    OUT_N,
    i_E_req_reg_1,
    OUT_E,
    clk,
    SR,
    w_W_stall_in_DEC);
  output [0:0]E;
  output [0:0]CONTADOR_reg;
  output [0:0]CONTADOR_reg_0;
  output N_stall_out_EB_reg;
  output [0:0]CONTADOR_reg_1;
  output E_data_out_fb_reg;
  output [7:0]\E_data_out_y_orig_reg[7] ;
  output [7:0]\E_data_out_x_orig_reg[7] ;
  output [7:0]\E_data_out_frame_reg[7] ;
  output [4:0]\E_data_out_step_reg[4] ;
  output [7:0]\E_data_out_y_dest_reg[7] ;
  output [7:0]D;
  output [15:0]\E_data_out_pixel_reg[15] ;
  output CONTADOR_reg_2;
  output [0:0]W_stall_out_DEC_reg;
  output [0:0]CONTADOR_reg_3;
  output \buffer_direction[5]_in_ack ;
  output \W_out_direction_reg[2] ;
  output \W_out_direction_reg[5] ;
  output \W_out_direction_reg[1] ;
  output PM_SET_ultimo_reg;
  output PE_SET_ultimo_reg;
  output N_SET_ultimo_reg;
  output S_SET_ultimo_reg;
  output E_SET_ultimo_reg;
  output W_SET_ultimo_reg;
  output i_PE_req_reg;
  output i_N_req_reg;
  output i_E_req_reg;
  output IN_W_ACK;
  input reset_riscv;
  input \i_PM_x_orig_reg[0] ;
  input [62:0]IN_S;
  input i_PE_fb_reg;
  input w_E_in_fb;
  input \i_E_y_orig_reg[0] ;
  input [7:0]Q;
  input \i_E_y_orig_reg[1] ;
  input \i_E_y_orig_reg[2] ;
  input \i_E_y_orig_reg[3] ;
  input \i_E_y_orig_reg[4] ;
  input \i_E_y_orig_reg[5] ;
  input \i_E_y_orig_reg[6] ;
  input \i_E_y_orig_reg[7] ;
  input \i_E_x_orig_reg[0] ;
  input [7:0]\i_E_x_orig_reg[7] ;
  input \i_E_x_orig_reg[1] ;
  input \i_E_x_orig_reg[2] ;
  input \i_E_x_orig_reg[3] ;
  input \i_E_x_orig_reg[4] ;
  input \i_E_x_orig_reg[5] ;
  input \i_E_x_orig_reg[6] ;
  input \i_E_x_orig_reg[7]_0 ;
  input \i_E_frame_reg[0] ;
  input [7:0]\i_E_frame_reg[7] ;
  input \i_E_frame_reg[1] ;
  input \i_E_frame_reg[2] ;
  input \i_E_frame_reg[3] ;
  input \i_E_frame_reg[4] ;
  input \i_E_frame_reg[5] ;
  input \i_E_frame_reg[6] ;
  input \i_E_frame_reg[7]_0 ;
  input \i_E_step_reg[0] ;
  input [4:0]\i_E_step_reg[4] ;
  input \i_E_step_reg[1] ;
  input \i_E_step_reg[2] ;
  input \i_E_step_reg[3] ;
  input \i_E_step_reg[4]_0 ;
  input \i_E_y_dest_reg[0] ;
  input [7:0]\i_E_y_dest_reg[7] ;
  input \i_E_y_dest_reg[1] ;
  input \i_E_y_dest_reg[2] ;
  input \i_E_y_dest_reg[3] ;
  input \i_E_y_dest_reg[4] ;
  input \i_E_y_dest_reg[5] ;
  input \i_E_y_dest_reg[6] ;
  input \i_E_y_dest_reg[7]_0 ;
  input \i_E_x_dest_reg[0] ;
  input [7:0]\i_E_x_dest_reg[7] ;
  input \i_E_x_dest_reg[1] ;
  input \i_E_x_dest_reg[2] ;
  input \i_E_x_dest_reg[3] ;
  input \i_E_x_dest_reg[4] ;
  input \i_E_x_dest_reg[5] ;
  input \i_E_x_dest_reg[6] ;
  input \i_E_x_dest_reg[7]_0 ;
  input \i_E_pixel_reg[0] ;
  input [15:0]\i_E_pixel_reg[15] ;
  input \i_E_pixel_reg[1] ;
  input \i_E_pixel_reg[2] ;
  input \i_E_pixel_reg[3] ;
  input \i_E_pixel_reg[4] ;
  input \i_E_pixel_reg[5] ;
  input \i_E_pixel_reg[6] ;
  input \i_E_pixel_reg[7] ;
  input \i_E_pixel_reg[8] ;
  input \i_E_pixel_reg[9] ;
  input \i_E_pixel_reg[10] ;
  input \i_E_pixel_reg[11] ;
  input \i_E_pixel_reg[12] ;
  input \i_E_pixel_reg[13] ;
  input \i_E_pixel_reg[14] ;
  input \i_E_pixel_reg[15]_0 ;
  input \i_PM_x_orig_reg[0]_0 ;
  input \i_PM_x_orig_reg[0]_1 ;
  input p_23_in;
  input w_E_stall_out_DEC;
  input w_E_stall_out_EB;
  input \buffer_direction[4]_in_ack ;
  input \buffer_direction[3]_in_ack ;
  input \buffer_direction[1]_in_ack ;
  input \buffer_direction[2]_in_ack ;
  input \i_N_x_orig_reg[0] ;
  input \i_PM_x_orig_reg[0]_2 ;
  input \i_PM_x_orig_reg[0]_3 ;
  input \i_PM_x_orig_reg[0]_4 ;
  input \i_PM_x_orig_reg[0]_5 ;
  input \i_PM_x_orig_reg[0]_6 ;
  input \i_PM_x_orig_reg[0]_7 ;
  input \i_N_x_orig_reg[0]_0 ;
  input \i_N_x_orig_reg[0]_1 ;
  input \i_N_x_orig_reg[0]_2 ;
  input \i_PM_x_orig_reg[0]_8 ;
  input \i_PM_x_orig_reg[0]_9 ;
  input \i_PM_x_orig_reg[0]_10 ;
  input \i_N_x_orig_reg[0]_3 ;
  input \i_N_x_orig_reg[0]_4 ;
  input \i_N_x_orig_reg[0]_5 ;
  input \i_N_pixel[15]_i_32 ;
  input \i_N_pixel[15]_i_32_0 ;
  input PM_SET_ultimo_reg_0;
  input PM_SET_ultimo_reg_1;
  input PE_SET_ultimo_reg_0;
  input PE_SET_ultimo_reg_1;
  input N_SET_ultimo_reg_0;
  input N_SET_ultimo_reg_1;
  input S_SET_ultimo_reg_0;
  input S_SET_ultimo_reg_1;
  input E_SET_ultimo_reg_0;
  input W_SET_ultimo_reg_0;
  input i_PE_req_reg_0;
  input i_E_req_reg_0;
  input i_PE_req_reg_1;
  input i_N_req_reg_0;
  input [0:0]OUT_N;
  input i_E_req_reg_1;
  input [0:0]OUT_E;
  input clk;
  input [0:0]SR;
  input w_W_stall_in_DEC;

  wire [0:0]CONTADOR_reg;
  wire [0:0]CONTADOR_reg_0;
  wire [0:0]CONTADOR_reg_1;
  wire CONTADOR_reg_2;
  wire [0:0]CONTADOR_reg_3;
  wire \Control_flux/p_24_in ;
  wire [7:0]D;
  wire [0:0]E;
  wire E_SET_ultimo_reg;
  wire E_SET_ultimo_reg_0;
  wire E_data_out_fb_reg;
  wire [7:0]\E_data_out_frame_reg[7] ;
  wire [15:0]\E_data_out_pixel_reg[15] ;
  wire [4:0]\E_data_out_step_reg[4] ;
  wire [7:0]\E_data_out_x_orig_reg[7] ;
  wire [7:0]\E_data_out_y_dest_reg[7] ;
  wire [7:0]\E_data_out_y_orig_reg[7] ;
  wire [62:0]IN_S;
  wire IN_W_ACK;
  wire Inst_dec_n_0;
  wire Inst_dec_n_3;
  wire Inst_dec_n_4;
  wire Inst_dec_n_5;
  wire Inst_elastic_buffer_n_10;
  wire Inst_elastic_buffer_n_43;
  wire Inst_elastic_buffer_n_44;
  wire Inst_elastic_buffer_n_5;
  wire Inst_elastic_buffer_n_6;
  wire Inst_elastic_buffer_n_7;
  wire Inst_elastic_buffer_n_8;
  wire Inst_elastic_buffer_n_9;
  wire N_SET_ultimo_reg;
  wire N_SET_ultimo_reg_0;
  wire N_SET_ultimo_reg_1;
  wire N_stall_out_EB_reg;
  wire [0:0]OUT_E;
  wire [0:0]OUT_N;
  wire PE_SET_ultimo_reg;
  wire PE_SET_ultimo_reg_0;
  wire PE_SET_ultimo_reg_1;
  wire PM_SET_ultimo_reg;
  wire PM_SET_ultimo_reg_0;
  wire PM_SET_ultimo_reg_1;
  wire [7:0]Q;
  wire [0:0]SR;
  wire S_SET_ultimo_reg;
  wire S_SET_ultimo_reg_0;
  wire S_SET_ultimo_reg_1;
  wire W_SET_ultimo_reg;
  wire W_SET_ultimo_reg_0;
  wire \W_out_direction_reg[1] ;
  wire \W_out_direction_reg[2] ;
  wire \W_out_direction_reg[5] ;
  wire [0:0]W_stall_out_DEC_reg;
  wire \buffer_direction[1]_in_ack ;
  wire \buffer_direction[2]_in_ack ;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[4]_in_ack ;
  wire \buffer_direction[5]_in_ack ;
  wire clk;
  wire \i_E_frame_reg[0] ;
  wire \i_E_frame_reg[1] ;
  wire \i_E_frame_reg[2] ;
  wire \i_E_frame_reg[3] ;
  wire \i_E_frame_reg[4] ;
  wire \i_E_frame_reg[5] ;
  wire \i_E_frame_reg[6] ;
  wire [7:0]\i_E_frame_reg[7] ;
  wire \i_E_frame_reg[7]_0 ;
  wire \i_E_pixel_reg[0] ;
  wire \i_E_pixel_reg[10] ;
  wire \i_E_pixel_reg[11] ;
  wire \i_E_pixel_reg[12] ;
  wire \i_E_pixel_reg[13] ;
  wire \i_E_pixel_reg[14] ;
  wire [15:0]\i_E_pixel_reg[15] ;
  wire \i_E_pixel_reg[15]_0 ;
  wire \i_E_pixel_reg[1] ;
  wire \i_E_pixel_reg[2] ;
  wire \i_E_pixel_reg[3] ;
  wire \i_E_pixel_reg[4] ;
  wire \i_E_pixel_reg[5] ;
  wire \i_E_pixel_reg[6] ;
  wire \i_E_pixel_reg[7] ;
  wire \i_E_pixel_reg[8] ;
  wire \i_E_pixel_reg[9] ;
  wire i_E_req_reg;
  wire i_E_req_reg_0;
  wire i_E_req_reg_1;
  wire \i_E_step_reg[0] ;
  wire \i_E_step_reg[1] ;
  wire \i_E_step_reg[2] ;
  wire \i_E_step_reg[3] ;
  wire [4:0]\i_E_step_reg[4] ;
  wire \i_E_step_reg[4]_0 ;
  wire \i_E_x_dest_reg[0] ;
  wire \i_E_x_dest_reg[1] ;
  wire \i_E_x_dest_reg[2] ;
  wire \i_E_x_dest_reg[3] ;
  wire \i_E_x_dest_reg[4] ;
  wire \i_E_x_dest_reg[5] ;
  wire \i_E_x_dest_reg[6] ;
  wire [7:0]\i_E_x_dest_reg[7] ;
  wire \i_E_x_dest_reg[7]_0 ;
  wire \i_E_x_orig_reg[0] ;
  wire \i_E_x_orig_reg[1] ;
  wire \i_E_x_orig_reg[2] ;
  wire \i_E_x_orig_reg[3] ;
  wire \i_E_x_orig_reg[4] ;
  wire \i_E_x_orig_reg[5] ;
  wire \i_E_x_orig_reg[6] ;
  wire [7:0]\i_E_x_orig_reg[7] ;
  wire \i_E_x_orig_reg[7]_0 ;
  wire \i_E_y_dest_reg[0] ;
  wire \i_E_y_dest_reg[1] ;
  wire \i_E_y_dest_reg[2] ;
  wire \i_E_y_dest_reg[3] ;
  wire \i_E_y_dest_reg[4] ;
  wire \i_E_y_dest_reg[5] ;
  wire \i_E_y_dest_reg[6] ;
  wire [7:0]\i_E_y_dest_reg[7] ;
  wire \i_E_y_dest_reg[7]_0 ;
  wire \i_E_y_orig_reg[0] ;
  wire \i_E_y_orig_reg[1] ;
  wire \i_E_y_orig_reg[2] ;
  wire \i_E_y_orig_reg[3] ;
  wire \i_E_y_orig_reg[4] ;
  wire \i_E_y_orig_reg[5] ;
  wire \i_E_y_orig_reg[6] ;
  wire \i_E_y_orig_reg[7] ;
  wire \i_N_pixel[15]_i_32 ;
  wire \i_N_pixel[15]_i_32_0 ;
  wire i_N_req_reg;
  wire i_N_req_reg_0;
  wire \i_N_x_orig_reg[0] ;
  wire \i_N_x_orig_reg[0]_0 ;
  wire \i_N_x_orig_reg[0]_1 ;
  wire \i_N_x_orig_reg[0]_2 ;
  wire \i_N_x_orig_reg[0]_3 ;
  wire \i_N_x_orig_reg[0]_4 ;
  wire \i_N_x_orig_reg[0]_5 ;
  wire i_PE_fb_reg;
  wire i_PE_req_reg;
  wire i_PE_req_reg_0;
  wire i_PE_req_reg_1;
  wire \i_PM_x_orig_reg[0] ;
  wire \i_PM_x_orig_reg[0]_0 ;
  wire \i_PM_x_orig_reg[0]_1 ;
  wire \i_PM_x_orig_reg[0]_10 ;
  wire \i_PM_x_orig_reg[0]_2 ;
  wire \i_PM_x_orig_reg[0]_3 ;
  wire \i_PM_x_orig_reg[0]_4 ;
  wire \i_PM_x_orig_reg[0]_5 ;
  wire \i_PM_x_orig_reg[0]_6 ;
  wire \i_PM_x_orig_reg[0]_7 ;
  wire \i_PM_x_orig_reg[0]_8 ;
  wire \i_PM_x_orig_reg[0]_9 ;
  wire p_23_in;
  wire reset_riscv;
  wire w_E_in_fb;
  wire w_E_stall_out_DEC;
  wire w_E_stall_out_EB;
  wire w_W_in_fb;
  wire [7:0]w_W_in_frame;
  wire [15:0]w_W_in_pixel;
  wire [4:0]w_W_in_step;
  wire [7:0]w_W_in_x_dest;
  wire [7:0]w_W_in_x_orig;
  wire [7:0]w_W_in_y_dest;
  wire [7:0]w_W_in_y_orig;
  wire w_W_out_new_EB_DEC;
  wire w_W_ready_DEC_EB;
  wire w_W_stall_in_DEC;
  wire w_W_stall_out_DEC;
  wire w_W_stall_out_EB;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_W_dec Inst_dec
       (.CONTADOR_reg(CONTADOR_reg),
        .CONTADOR_reg_0(CONTADOR_reg_0),
        .CONTADOR_reg_1(CONTADOR_reg_1),
        .CONTADOR_reg_2(CONTADOR_reg_2),
        .CONTADOR_reg_3(CONTADOR_reg_3),
        .D(D),
        .E(E),
        .E_SET_ultimo_reg(E_SET_ultimo_reg),
        .E_SET_ultimo_reg_0(E_SET_ultimo_reg_0),
        .E_data_out_fb_reg(E_data_out_fb_reg),
        .\E_data_out_frame_reg[7] (\E_data_out_frame_reg[7] ),
        .\E_data_out_pixel_reg[15] (\E_data_out_pixel_reg[15] ),
        .\E_data_out_step_reg[4] (\E_data_out_step_reg[4] ),
        .\E_data_out_x_orig_reg[7] (\E_data_out_x_orig_reg[7] ),
        .\E_data_out_y_dest_reg[7] (\E_data_out_y_dest_reg[7] ),
        .\E_data_out_y_orig_reg[7] (\E_data_out_y_orig_reg[7] ),
        .NE_reg_0(Inst_dec_n_3),
        .NE_reg_1(Inst_elastic_buffer_n_43),
        .N_SET_ultimo_reg(N_SET_ultimo_reg),
        .N_SET_ultimo_reg_0(N_SET_ultimo_reg_0),
        .N_SET_ultimo_reg_1(N_SET_ultimo_reg_1),
        .N_stall_out_EB_reg(N_stall_out_EB_reg),
        .OUT_E(OUT_E),
        .OUT_N(OUT_N),
        .PE_SET_ultimo_reg(PE_SET_ultimo_reg),
        .PE_SET_ultimo_reg_0(PE_SET_ultimo_reg_0),
        .PE_SET_ultimo_reg_1(PE_SET_ultimo_reg_1),
        .PM_SET_ultimo_reg(PM_SET_ultimo_reg),
        .PM_SET_ultimo_reg_0(PM_SET_ultimo_reg_0),
        .PM_SET_ultimo_reg_1(PM_SET_ultimo_reg_1),
        .Q(Q),
        .SE_reg_0(Inst_dec_n_4),
        .SE_reg_1(Inst_elastic_buffer_n_44),
        .SR(SR),
        .S_SET_ultimo_reg(S_SET_ultimo_reg),
        .S_SET_ultimo_reg_0(S_SET_ultimo_reg_0),
        .S_SET_ultimo_reg_1(S_SET_ultimo_reg_1),
        .W_SET_ultimo_reg(W_SET_ultimo_reg),
        .W_SET_ultimo_reg_0(W_SET_ultimo_reg_0),
        .\W_out_direction_reg[1]_0 (\W_out_direction_reg[1] ),
        .\W_out_direction_reg[2]_0 (\W_out_direction_reg[2] ),
        .\W_out_direction_reg[5]_0 (\W_out_direction_reg[5] ),
        .\W_out_direction_reg[5]_1 (Inst_elastic_buffer_n_5),
        .\W_out_direction_reg[5]_2 ({Inst_elastic_buffer_n_6,Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9,Inst_elastic_buffer_n_10}),
        .W_stall_out_DEC_reg_0(W_stall_out_DEC_reg),
        .W_stall_out_DEC_reg_1(\buffer_direction[5]_in_ack ),
        .\buffer_direction[1]_in_ack (\buffer_direction[1]_in_ack ),
        .\buffer_direction[2]_in_ack (\buffer_direction[2]_in_ack ),
        .\buffer_direction[3]_in_ack (\buffer_direction[3]_in_ack ),
        .\buffer_direction[4]_in_ack (\buffer_direction[4]_in_ack ),
        .clk(clk),
        .\i_E_frame_reg[0] (\i_E_frame_reg[0] ),
        .\i_E_frame_reg[1] (\i_E_frame_reg[1] ),
        .\i_E_frame_reg[2] (\i_E_frame_reg[2] ),
        .\i_E_frame_reg[3] (\i_E_frame_reg[3] ),
        .\i_E_frame_reg[4] (\i_E_frame_reg[4] ),
        .\i_E_frame_reg[5] (\i_E_frame_reg[5] ),
        .\i_E_frame_reg[6] (\i_E_frame_reg[6] ),
        .\i_E_frame_reg[7] (\i_E_frame_reg[7] ),
        .\i_E_frame_reg[7]_0 (w_W_in_frame),
        .\i_E_frame_reg[7]_1 (\i_E_frame_reg[7]_0 ),
        .\i_E_pixel_reg[0] (\i_E_pixel_reg[0] ),
        .\i_E_pixel_reg[10] (\i_E_pixel_reg[10] ),
        .\i_E_pixel_reg[11] (\i_E_pixel_reg[11] ),
        .\i_E_pixel_reg[12] (\i_E_pixel_reg[12] ),
        .\i_E_pixel_reg[13] (\i_E_pixel_reg[13] ),
        .\i_E_pixel_reg[14] (\i_E_pixel_reg[14] ),
        .\i_E_pixel_reg[15] (\i_E_pixel_reg[15] ),
        .\i_E_pixel_reg[15]_0 (w_W_in_pixel),
        .\i_E_pixel_reg[15]_1 (\i_E_pixel_reg[15]_0 ),
        .\i_E_pixel_reg[1] (\i_E_pixel_reg[1] ),
        .\i_E_pixel_reg[2] (\i_E_pixel_reg[2] ),
        .\i_E_pixel_reg[3] (\i_E_pixel_reg[3] ),
        .\i_E_pixel_reg[4] (\i_E_pixel_reg[4] ),
        .\i_E_pixel_reg[5] (\i_E_pixel_reg[5] ),
        .\i_E_pixel_reg[6] (\i_E_pixel_reg[6] ),
        .\i_E_pixel_reg[7] (\i_E_pixel_reg[7] ),
        .\i_E_pixel_reg[8] (\i_E_pixel_reg[8] ),
        .\i_E_pixel_reg[9] (\i_E_pixel_reg[9] ),
        .i_E_req_reg(i_E_req_reg),
        .i_E_req_reg_0(i_E_req_reg_0),
        .i_E_req_reg_1(i_E_req_reg_1),
        .\i_E_step_reg[0] (\i_E_step_reg[0] ),
        .\i_E_step_reg[1] (\i_E_step_reg[1] ),
        .\i_E_step_reg[2] (\i_E_step_reg[2] ),
        .\i_E_step_reg[3] (\i_E_step_reg[3] ),
        .\i_E_step_reg[4] (\i_E_step_reg[4] ),
        .\i_E_step_reg[4]_0 (w_W_in_step),
        .\i_E_step_reg[4]_1 (\i_E_step_reg[4]_0 ),
        .\i_E_x_dest_reg[0] (\i_E_x_dest_reg[0] ),
        .\i_E_x_dest_reg[1] (\i_E_x_dest_reg[1] ),
        .\i_E_x_dest_reg[2] (\i_E_x_dest_reg[2] ),
        .\i_E_x_dest_reg[3] (\i_E_x_dest_reg[3] ),
        .\i_E_x_dest_reg[4] (\i_E_x_dest_reg[4] ),
        .\i_E_x_dest_reg[5] (\i_E_x_dest_reg[5] ),
        .\i_E_x_dest_reg[6] (\i_E_x_dest_reg[6] ),
        .\i_E_x_dest_reg[7] (\i_E_x_dest_reg[7] ),
        .\i_E_x_dest_reg[7]_0 (w_W_in_x_dest),
        .\i_E_x_dest_reg[7]_1 (\i_E_x_dest_reg[7]_0 ),
        .\i_E_x_orig_reg[0] (\i_E_x_orig_reg[0] ),
        .\i_E_x_orig_reg[1] (\i_E_x_orig_reg[1] ),
        .\i_E_x_orig_reg[2] (\i_E_x_orig_reg[2] ),
        .\i_E_x_orig_reg[3] (\i_E_x_orig_reg[3] ),
        .\i_E_x_orig_reg[4] (\i_E_x_orig_reg[4] ),
        .\i_E_x_orig_reg[5] (\i_E_x_orig_reg[5] ),
        .\i_E_x_orig_reg[6] (\i_E_x_orig_reg[6] ),
        .\i_E_x_orig_reg[7] (\i_E_x_orig_reg[7] ),
        .\i_E_x_orig_reg[7]_0 (w_W_in_x_orig),
        .\i_E_x_orig_reg[7]_1 (\i_E_x_orig_reg[7]_0 ),
        .\i_E_y_dest_reg[0] (\i_E_y_dest_reg[0] ),
        .\i_E_y_dest_reg[1] (\i_E_y_dest_reg[1] ),
        .\i_E_y_dest_reg[2] (\i_E_y_dest_reg[2] ),
        .\i_E_y_dest_reg[3] (\i_E_y_dest_reg[3] ),
        .\i_E_y_dest_reg[4] (\i_E_y_dest_reg[4] ),
        .\i_E_y_dest_reg[5] (\i_E_y_dest_reg[5] ),
        .\i_E_y_dest_reg[6] (\i_E_y_dest_reg[6] ),
        .\i_E_y_dest_reg[7] (\i_E_y_dest_reg[7] ),
        .\i_E_y_dest_reg[7]_0 (w_W_in_y_dest),
        .\i_E_y_dest_reg[7]_1 (\i_E_y_dest_reg[7]_0 ),
        .\i_E_y_orig_reg[0] (\i_E_y_orig_reg[0] ),
        .\i_E_y_orig_reg[1] (\i_E_y_orig_reg[1] ),
        .\i_E_y_orig_reg[2] (\i_E_y_orig_reg[2] ),
        .\i_E_y_orig_reg[3] (\i_E_y_orig_reg[3] ),
        .\i_E_y_orig_reg[4] (\i_E_y_orig_reg[4] ),
        .\i_E_y_orig_reg[5] (\i_E_y_orig_reg[5] ),
        .\i_E_y_orig_reg[6] (\i_E_y_orig_reg[6] ),
        .\i_E_y_orig_reg[7] (w_W_in_y_orig),
        .\i_E_y_orig_reg[7]_0 (\i_E_y_orig_reg[7] ),
        .\i_N_pixel[15]_i_32 (\i_N_pixel[15]_i_32 ),
        .\i_N_pixel[15]_i_32_0 (\i_N_pixel[15]_i_32_0 ),
        .i_N_req_reg(i_N_req_reg),
        .i_N_req_reg_0(i_N_req_reg_0),
        .\i_N_x_orig_reg[0] (\i_N_x_orig_reg[0] ),
        .\i_N_x_orig_reg[0]_0 (\i_N_x_orig_reg[0]_0 ),
        .\i_N_x_orig_reg[0]_1 (\i_N_x_orig_reg[0]_1 ),
        .\i_N_x_orig_reg[0]_2 (\i_N_x_orig_reg[0]_2 ),
        .\i_N_x_orig_reg[0]_3 (\i_N_x_orig_reg[0]_3 ),
        .\i_N_x_orig_reg[0]_4 (\i_N_x_orig_reg[0]_4 ),
        .\i_N_x_orig_reg[0]_5 (\i_N_x_orig_reg[0]_5 ),
        .i_PE_fb_reg(i_PE_fb_reg),
        .i_PE_req_reg(i_PE_req_reg),
        .i_PE_req_reg_0(i_PE_req_reg_0),
        .i_PE_req_reg_1(i_PE_req_reg_1),
        .\i_PM_x_orig_reg[0] (\i_PM_x_orig_reg[0] ),
        .\i_PM_x_orig_reg[0]_0 (\i_PM_x_orig_reg[0]_0 ),
        .\i_PM_x_orig_reg[0]_1 (\i_PM_x_orig_reg[0]_1 ),
        .\i_PM_x_orig_reg[0]_10 (\i_PM_x_orig_reg[0]_10 ),
        .\i_PM_x_orig_reg[0]_2 (\i_PM_x_orig_reg[0]_2 ),
        .\i_PM_x_orig_reg[0]_3 (\i_PM_x_orig_reg[0]_3 ),
        .\i_PM_x_orig_reg[0]_4 (\i_PM_x_orig_reg[0]_4 ),
        .\i_PM_x_orig_reg[0]_5 (\i_PM_x_orig_reg[0]_5 ),
        .\i_PM_x_orig_reg[0]_6 (\i_PM_x_orig_reg[0]_6 ),
        .\i_PM_x_orig_reg[0]_7 (\i_PM_x_orig_reg[0]_7 ),
        .\i_PM_x_orig_reg[0]_8 (\i_PM_x_orig_reg[0]_8 ),
        .\i_PM_x_orig_reg[0]_9 (\i_PM_x_orig_reg[0]_9 ),
        .p_23_in(p_23_in),
        .p_24_in(\Control_flux/p_24_in ),
        .reset_riscv(reset_riscv),
        .state_reg_0(Inst_dec_n_0),
        .state_reg_1(Inst_dec_n_5),
        .w_E_in_fb(w_E_in_fb),
        .w_E_stall_out_DEC(w_E_stall_out_DEC),
        .w_E_stall_out_EB(w_E_stall_out_EB),
        .w_W_in_fb(w_W_in_fb),
        .w_W_out_new_EB_DEC(w_W_out_new_EB_DEC),
        .w_W_ready_DEC_EB(w_W_ready_DEC_EB),
        .w_W_stall_in_DEC(w_W_stall_in_DEC),
        .w_W_stall_out_DEC(w_W_stall_out_DEC),
        .w_W_stall_out_EB(w_W_stall_out_EB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_W_elastic_buffer Inst_elastic_buffer
       (.IN_S(IN_S),
        .IN_W_ACK(IN_W_ACK),
        .NE_reg(Inst_dec_n_3),
        .NE_reg_0(Inst_dec_n_5),
        .Q(w_W_in_x_orig),
        .SE_reg(Inst_elastic_buffer_n_44),
        .SE_reg_0(Inst_dec_n_4),
        .SR(SR),
        .W_data_out_fb_reg_0({Inst_elastic_buffer_n_6,Inst_elastic_buffer_n_7,Inst_elastic_buffer_n_8,Inst_elastic_buffer_n_9,Inst_elastic_buffer_n_10}),
        .W_data_out_fb_reg_1(Inst_elastic_buffer_n_43),
        .\W_data_out_frame_reg[7]_0 (w_W_in_frame),
        .\W_data_out_pixel_reg[15]_0 (w_W_in_pixel),
        .\W_data_out_step_reg[4]_0 (w_W_in_step),
        .\W_data_out_x_dest_reg[7]_0 (w_W_in_x_dest),
        .\W_data_out_y_dest_reg[7]_0 (w_W_in_y_dest),
        .\W_data_out_y_orig_reg[7]_0 (w_W_in_y_orig),
        .\W_out_direction_reg[5] (Inst_dec_n_0),
        .W_out_new_EB_DEC_reg_0(Inst_elastic_buffer_n_5),
        .clk(clk),
        .p_24_in(\Control_flux/p_24_in ),
        .reset_riscv(reset_riscv),
        .w_W_in_fb(w_W_in_fb),
        .w_W_out_new_EB_DEC(w_W_out_new_EB_DEC),
        .w_W_ready_DEC_EB(w_W_ready_DEC_EB),
        .w_W_stall_in_DEC(w_W_stall_in_DEC),
        .w_W_stall_out_DEC(w_W_stall_out_DEC),
        .w_W_stall_out_EB(w_W_stall_out_EB));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_config
   (axi_awready_reg,
    axi_wready_reg,
    axi_arready_reg,
    s00_axi_bvalid,
    s00_axi_rvalid,
    \slv_reg3_reg[0] ,
    \slv_reg3_reg[0]_0 ,
    \slv_reg3_reg[0]_1 ,
    \slv_reg3_reg[0]_2 ,
    aux10,
    SS,
    \slv_reg3_reg[0]_3 ,
    ram_rdata,
    s00_axi_rdata,
    s00_axi_aclk,
    clk,
    ram_block_reg_3_bram_2,
    Q,
    ram_block_reg_3_bram_2_0,
    WEBWE,
    ram_block_reg_3_bram_3,
    ram_block_reg_0_bram_3,
    ram_block_reg_0_bram_3_0,
    ram_block_reg_3_bram_4,
    ram_block_reg_0_bram_4,
    ram_block_reg_0_bram_4_0,
    ram_block_reg_3_bram_5,
    ram_block_reg_0_bram_5,
    ram_block_reg_0_bram_5_0,
    ram_block_reg_3_bram_6,
    ram_block_reg_0_bram_6,
    ram_block_reg_0_bram_6_0,
    ram_block_reg_3_bram_7,
    ram_block_reg_0_bram_7,
    ram_block_reg_0_bram_7_0,
    ram_block_reg_2_bram_8,
    ram_block_reg_3_bram_8,
    ram_block_reg_0_bram_8,
    ram_block_reg_3_bram_9,
    ram_block_reg_3_bram_9_0,
    ram_block_reg_0_bram_9,
    ram_block_reg_3_bram_10,
    ram_block_reg_0_bram_10,
    ram_block_reg_0_bram_11,
    ram_block_reg_0_bram_11_0,
    ram_block_reg_0_bram_12,
    ram_block_reg_0_bram_12_0,
    ram_block_reg_0_bram_13,
    ram_block_reg_0_bram_13_0,
    ram_block_reg_0_bram_14,
    ram_block_reg_0_bram_14_0,
    ram_block_reg_0_bram_15,
    ram_block_reg_0_bram_15_0,
    ram_block_reg_0_bram_16,
    ram_block_reg_0_bram_16_0,
    ram_block_reg_0_bram_17,
    ram_block_reg_0_bram_17_0,
    ram_block_reg_1_bram_2,
    ram_block_reg_1_bram_3,
    ram_block_reg_1_bram_4,
    ram_block_reg_1_bram_5,
    ram_block_reg_1_bram_6,
    ram_block_reg_1_bram_7,
    ram_block_reg_1_bram_8,
    ram_block_reg_1_bram_9,
    ram_block_reg_1_bram_10,
    ram_block_reg_1_bram_11,
    ram_block_reg_1_bram_12,
    ram_block_reg_1_bram_13,
    ram_block_reg_1_bram_14,
    ram_block_reg_1_bram_15,
    ram_block_reg_1_bram_16,
    ram_block_reg_1_bram_17,
    ram_block_reg_2_bram_2,
    ram_block_reg_2_bram_3,
    ram_block_reg_2_bram_4,
    ram_block_reg_2_bram_5,
    ram_block_reg_2_bram_6,
    ram_block_reg_2_bram_7,
    ram_block_reg_2_bram_8_0,
    ram_block_reg_2_bram_9,
    ram_block_reg_2_bram_10,
    ram_block_reg_2_bram_11,
    ram_block_reg_2_bram_12,
    ram_block_reg_2_bram_13,
    ram_block_reg_2_bram_14,
    ram_block_reg_2_bram_15,
    ram_block_reg_2_bram_16,
    ram_block_reg_2_bram_17,
    ram_block_reg_3_bram_2_1,
    ram_block_reg_3_bram_3_0,
    ram_block_reg_3_bram_4_0,
    ram_block_reg_3_bram_5_0,
    ram_block_reg_3_bram_6_0,
    ram_block_reg_3_bram_7_0,
    ram_block_reg_3_bram_8_0,
    ram_block_reg_3_bram_9_1,
    ram_block_reg_3_bram_10_0,
    ram_block_reg_3_bram_11,
    ram_block_reg_3_bram_12,
    ram_block_reg_3_bram_13,
    ram_block_reg_3_bram_14,
    ram_block_reg_3_bram_15,
    ram_block_reg_3_bram_16,
    ram_block_reg_3_bram_17,
    PM_reg,
    aux1,
    aux1_0,
    aux2_reg,
    \mem_state_reg[0] ,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_rready,
    s00_axi_awaddr,
    s00_axi_wdata,
    ram_block_reg_3_bram_2_2,
    s00_axi_araddr,
    s00_axi_wstrb);
  output axi_awready_reg;
  output axi_wready_reg;
  output axi_arready_reg;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  output \slv_reg3_reg[0] ;
  output [0:0]\slv_reg3_reg[0]_0 ;
  output \slv_reg3_reg[0]_1 ;
  output \slv_reg3_reg[0]_2 ;
  output aux10;
  output [0:0]SS;
  output \slv_reg3_reg[0]_3 ;
  output [31:0]ram_rdata;
  output [31:0]s00_axi_rdata;
  input s00_axi_aclk;
  input clk;
  input ram_block_reg_3_bram_2;
  input [12:0]Q;
  input [31:0]ram_block_reg_3_bram_2_0;
  input [0:0]WEBWE;
  input ram_block_reg_3_bram_3;
  input ram_block_reg_0_bram_3;
  input [0:0]ram_block_reg_0_bram_3_0;
  input ram_block_reg_3_bram_4;
  input ram_block_reg_0_bram_4;
  input [0:0]ram_block_reg_0_bram_4_0;
  input ram_block_reg_3_bram_5;
  input ram_block_reg_0_bram_5;
  input [0:0]ram_block_reg_0_bram_5_0;
  input ram_block_reg_3_bram_6;
  input ram_block_reg_0_bram_6;
  input [0:0]ram_block_reg_0_bram_6_0;
  input ram_block_reg_3_bram_7;
  input ram_block_reg_0_bram_7;
  input [0:0]ram_block_reg_0_bram_7_0;
  input ram_block_reg_2_bram_8;
  input ram_block_reg_3_bram_8;
  input [0:0]ram_block_reg_0_bram_8;
  input ram_block_reg_3_bram_9;
  input ram_block_reg_3_bram_9_0;
  input [0:0]ram_block_reg_0_bram_9;
  input ram_block_reg_3_bram_10;
  input [0:0]ram_block_reg_0_bram_10;
  input ram_block_reg_0_bram_11;
  input [0:0]ram_block_reg_0_bram_11_0;
  input ram_block_reg_0_bram_12;
  input [0:0]ram_block_reg_0_bram_12_0;
  input ram_block_reg_0_bram_13;
  input [0:0]ram_block_reg_0_bram_13_0;
  input ram_block_reg_0_bram_14;
  input [0:0]ram_block_reg_0_bram_14_0;
  input ram_block_reg_0_bram_15;
  input [0:0]ram_block_reg_0_bram_15_0;
  input ram_block_reg_0_bram_16;
  input [0:0]ram_block_reg_0_bram_16_0;
  input ram_block_reg_0_bram_17;
  input [0:0]ram_block_reg_0_bram_17_0;
  input [0:0]ram_block_reg_1_bram_2;
  input [0:0]ram_block_reg_1_bram_3;
  input [0:0]ram_block_reg_1_bram_4;
  input [0:0]ram_block_reg_1_bram_5;
  input [0:0]ram_block_reg_1_bram_6;
  input [0:0]ram_block_reg_1_bram_7;
  input [0:0]ram_block_reg_1_bram_8;
  input [0:0]ram_block_reg_1_bram_9;
  input [0:0]ram_block_reg_1_bram_10;
  input [0:0]ram_block_reg_1_bram_11;
  input [0:0]ram_block_reg_1_bram_12;
  input [0:0]ram_block_reg_1_bram_13;
  input [0:0]ram_block_reg_1_bram_14;
  input [0:0]ram_block_reg_1_bram_15;
  input [0:0]ram_block_reg_1_bram_16;
  input [0:0]ram_block_reg_1_bram_17;
  input [0:0]ram_block_reg_2_bram_2;
  input [0:0]ram_block_reg_2_bram_3;
  input [0:0]ram_block_reg_2_bram_4;
  input [0:0]ram_block_reg_2_bram_5;
  input [0:0]ram_block_reg_2_bram_6;
  input [0:0]ram_block_reg_2_bram_7;
  input [0:0]ram_block_reg_2_bram_8_0;
  input [0:0]ram_block_reg_2_bram_9;
  input [0:0]ram_block_reg_2_bram_10;
  input [0:0]ram_block_reg_2_bram_11;
  input [0:0]ram_block_reg_2_bram_12;
  input [0:0]ram_block_reg_2_bram_13;
  input [0:0]ram_block_reg_2_bram_14;
  input [0:0]ram_block_reg_2_bram_15;
  input [0:0]ram_block_reg_2_bram_16;
  input [0:0]ram_block_reg_2_bram_17;
  input [0:0]ram_block_reg_3_bram_2_1;
  input [0:0]ram_block_reg_3_bram_3_0;
  input [0:0]ram_block_reg_3_bram_4_0;
  input [0:0]ram_block_reg_3_bram_5_0;
  input [0:0]ram_block_reg_3_bram_6_0;
  input [0:0]ram_block_reg_3_bram_7_0;
  input [0:0]ram_block_reg_3_bram_8_0;
  input [0:0]ram_block_reg_3_bram_9_1;
  input [0:0]ram_block_reg_3_bram_10_0;
  input [0:0]ram_block_reg_3_bram_11;
  input [0:0]ram_block_reg_3_bram_12;
  input [0:0]ram_block_reg_3_bram_13;
  input [0:0]ram_block_reg_3_bram_14;
  input [0:0]ram_block_reg_3_bram_15;
  input [0:0]ram_block_reg_3_bram_16;
  input [0:0]ram_block_reg_3_bram_17;
  input PM_reg;
  input aux1;
  input aux1_0;
  input [0:0]aux2_reg;
  input \mem_state_reg[0] ;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input ram_block_reg_3_bram_2_2;
  input [1:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;

  wire PM_reg;
  wire [12:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire aux1;
  wire aux10;
  wire aux1_0;
  wire [0:0]aux2_reg;
  wire axi_arready_reg;
  wire axi_awready_reg;
  wire axi_wready_reg;
  wire clk;
  wire \mem_state_reg[0] ;
  wire [0:0]ram_block_reg_0_bram_10;
  wire ram_block_reg_0_bram_11;
  wire [0:0]ram_block_reg_0_bram_11_0;
  wire ram_block_reg_0_bram_12;
  wire [0:0]ram_block_reg_0_bram_12_0;
  wire ram_block_reg_0_bram_13;
  wire [0:0]ram_block_reg_0_bram_13_0;
  wire ram_block_reg_0_bram_14;
  wire [0:0]ram_block_reg_0_bram_14_0;
  wire ram_block_reg_0_bram_15;
  wire [0:0]ram_block_reg_0_bram_15_0;
  wire ram_block_reg_0_bram_16;
  wire [0:0]ram_block_reg_0_bram_16_0;
  wire ram_block_reg_0_bram_17;
  wire [0:0]ram_block_reg_0_bram_17_0;
  wire ram_block_reg_0_bram_3;
  wire [0:0]ram_block_reg_0_bram_3_0;
  wire ram_block_reg_0_bram_4;
  wire [0:0]ram_block_reg_0_bram_4_0;
  wire ram_block_reg_0_bram_5;
  wire [0:0]ram_block_reg_0_bram_5_0;
  wire ram_block_reg_0_bram_6;
  wire [0:0]ram_block_reg_0_bram_6_0;
  wire ram_block_reg_0_bram_7;
  wire [0:0]ram_block_reg_0_bram_7_0;
  wire [0:0]ram_block_reg_0_bram_8;
  wire [0:0]ram_block_reg_0_bram_9;
  wire [0:0]ram_block_reg_1_bram_10;
  wire [0:0]ram_block_reg_1_bram_11;
  wire [0:0]ram_block_reg_1_bram_12;
  wire [0:0]ram_block_reg_1_bram_13;
  wire [0:0]ram_block_reg_1_bram_14;
  wire [0:0]ram_block_reg_1_bram_15;
  wire [0:0]ram_block_reg_1_bram_16;
  wire [0:0]ram_block_reg_1_bram_17;
  wire [0:0]ram_block_reg_1_bram_2;
  wire [0:0]ram_block_reg_1_bram_3;
  wire [0:0]ram_block_reg_1_bram_4;
  wire [0:0]ram_block_reg_1_bram_5;
  wire [0:0]ram_block_reg_1_bram_6;
  wire [0:0]ram_block_reg_1_bram_7;
  wire [0:0]ram_block_reg_1_bram_8;
  wire [0:0]ram_block_reg_1_bram_9;
  wire [0:0]ram_block_reg_2_bram_10;
  wire [0:0]ram_block_reg_2_bram_11;
  wire [0:0]ram_block_reg_2_bram_12;
  wire [0:0]ram_block_reg_2_bram_13;
  wire [0:0]ram_block_reg_2_bram_14;
  wire [0:0]ram_block_reg_2_bram_15;
  wire [0:0]ram_block_reg_2_bram_16;
  wire [0:0]ram_block_reg_2_bram_17;
  wire [0:0]ram_block_reg_2_bram_2;
  wire [0:0]ram_block_reg_2_bram_3;
  wire [0:0]ram_block_reg_2_bram_4;
  wire [0:0]ram_block_reg_2_bram_5;
  wire [0:0]ram_block_reg_2_bram_6;
  wire [0:0]ram_block_reg_2_bram_7;
  wire ram_block_reg_2_bram_8;
  wire [0:0]ram_block_reg_2_bram_8_0;
  wire [0:0]ram_block_reg_2_bram_9;
  wire ram_block_reg_3_bram_10;
  wire [0:0]ram_block_reg_3_bram_10_0;
  wire [0:0]ram_block_reg_3_bram_11;
  wire [0:0]ram_block_reg_3_bram_12;
  wire [0:0]ram_block_reg_3_bram_13;
  wire [0:0]ram_block_reg_3_bram_14;
  wire [0:0]ram_block_reg_3_bram_15;
  wire [0:0]ram_block_reg_3_bram_16;
  wire [0:0]ram_block_reg_3_bram_17;
  wire ram_block_reg_3_bram_2;
  wire [31:0]ram_block_reg_3_bram_2_0;
  wire [0:0]ram_block_reg_3_bram_2_1;
  wire ram_block_reg_3_bram_2_2;
  wire ram_block_reg_3_bram_3;
  wire [0:0]ram_block_reg_3_bram_3_0;
  wire ram_block_reg_3_bram_4;
  wire [0:0]ram_block_reg_3_bram_4_0;
  wire ram_block_reg_3_bram_5;
  wire [0:0]ram_block_reg_3_bram_5_0;
  wire ram_block_reg_3_bram_6;
  wire [0:0]ram_block_reg_3_bram_6_0;
  wire ram_block_reg_3_bram_7;
  wire [0:0]ram_block_reg_3_bram_7_0;
  wire ram_block_reg_3_bram_8;
  wire [0:0]ram_block_reg_3_bram_8_0;
  wire ram_block_reg_3_bram_9;
  wire ram_block_reg_3_bram_9_0;
  wire [0:0]ram_block_reg_3_bram_9_1;
  wire [31:0]ram_rdata;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire \slv_reg3_reg[0] ;
  wire [0:0]\slv_reg3_reg[0]_0 ;
  wire \slv_reg3_reg[0]_1 ;
  wire \slv_reg3_reg[0]_2 ;
  wire \slv_reg3_reg[0]_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s_bramconfig s_bramconfig_inst
       (.PM_reg(PM_reg),
        .Q(Q),
        .SS(SS),
        .WEBWE(WEBWE),
        .aux1(aux1),
        .aux10(aux10),
        .aux1_0(aux1_0),
        .aux2_reg(aux2_reg),
        .axi_arready_reg_0(axi_arready_reg),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_wready_reg_0(axi_wready_reg),
        .clk(clk),
        .\mem_state_reg[0] (\mem_state_reg[0] ),
        .ram_block_reg_0_bram_10(ram_block_reg_0_bram_10),
        .ram_block_reg_0_bram_11(ram_block_reg_0_bram_11),
        .ram_block_reg_0_bram_11_0(ram_block_reg_0_bram_11_0),
        .ram_block_reg_0_bram_12(ram_block_reg_0_bram_12),
        .ram_block_reg_0_bram_12_0(ram_block_reg_0_bram_12_0),
        .ram_block_reg_0_bram_13(ram_block_reg_0_bram_13),
        .ram_block_reg_0_bram_13_0(ram_block_reg_0_bram_13_0),
        .ram_block_reg_0_bram_14(ram_block_reg_0_bram_14),
        .ram_block_reg_0_bram_14_0(ram_block_reg_0_bram_14_0),
        .ram_block_reg_0_bram_15(ram_block_reg_0_bram_15),
        .ram_block_reg_0_bram_15_0(ram_block_reg_0_bram_15_0),
        .ram_block_reg_0_bram_16(ram_block_reg_0_bram_16),
        .ram_block_reg_0_bram_16_0(ram_block_reg_0_bram_16_0),
        .ram_block_reg_0_bram_17(ram_block_reg_0_bram_17),
        .ram_block_reg_0_bram_17_0(ram_block_reg_0_bram_17_0),
        .ram_block_reg_0_bram_3(ram_block_reg_0_bram_3),
        .ram_block_reg_0_bram_3_0(ram_block_reg_0_bram_3_0),
        .ram_block_reg_0_bram_4(ram_block_reg_0_bram_4),
        .ram_block_reg_0_bram_4_0(ram_block_reg_0_bram_4_0),
        .ram_block_reg_0_bram_5(ram_block_reg_0_bram_5),
        .ram_block_reg_0_bram_5_0(ram_block_reg_0_bram_5_0),
        .ram_block_reg_0_bram_6(ram_block_reg_0_bram_6),
        .ram_block_reg_0_bram_6_0(ram_block_reg_0_bram_6_0),
        .ram_block_reg_0_bram_7(ram_block_reg_0_bram_7),
        .ram_block_reg_0_bram_7_0(ram_block_reg_0_bram_7_0),
        .ram_block_reg_0_bram_8(ram_block_reg_0_bram_8),
        .ram_block_reg_0_bram_9(ram_block_reg_0_bram_9),
        .ram_block_reg_1_bram_10(ram_block_reg_1_bram_10),
        .ram_block_reg_1_bram_11(ram_block_reg_1_bram_11),
        .ram_block_reg_1_bram_12(ram_block_reg_1_bram_12),
        .ram_block_reg_1_bram_13(ram_block_reg_1_bram_13),
        .ram_block_reg_1_bram_14(ram_block_reg_1_bram_14),
        .ram_block_reg_1_bram_15(ram_block_reg_1_bram_15),
        .ram_block_reg_1_bram_16(ram_block_reg_1_bram_16),
        .ram_block_reg_1_bram_17(ram_block_reg_1_bram_17),
        .ram_block_reg_1_bram_2(ram_block_reg_1_bram_2),
        .ram_block_reg_1_bram_3(ram_block_reg_1_bram_3),
        .ram_block_reg_1_bram_4(ram_block_reg_1_bram_4),
        .ram_block_reg_1_bram_5(ram_block_reg_1_bram_5),
        .ram_block_reg_1_bram_6(ram_block_reg_1_bram_6),
        .ram_block_reg_1_bram_7(ram_block_reg_1_bram_7),
        .ram_block_reg_1_bram_8(ram_block_reg_1_bram_8),
        .ram_block_reg_1_bram_9(ram_block_reg_1_bram_9),
        .ram_block_reg_2_bram_10(ram_block_reg_2_bram_10),
        .ram_block_reg_2_bram_11(ram_block_reg_2_bram_11),
        .ram_block_reg_2_bram_12(ram_block_reg_2_bram_12),
        .ram_block_reg_2_bram_13(ram_block_reg_2_bram_13),
        .ram_block_reg_2_bram_14(ram_block_reg_2_bram_14),
        .ram_block_reg_2_bram_15(ram_block_reg_2_bram_15),
        .ram_block_reg_2_bram_16(ram_block_reg_2_bram_16),
        .ram_block_reg_2_bram_17(ram_block_reg_2_bram_17),
        .ram_block_reg_2_bram_2(ram_block_reg_2_bram_2),
        .ram_block_reg_2_bram_3(ram_block_reg_2_bram_3),
        .ram_block_reg_2_bram_4(ram_block_reg_2_bram_4),
        .ram_block_reg_2_bram_5(ram_block_reg_2_bram_5),
        .ram_block_reg_2_bram_6(ram_block_reg_2_bram_6),
        .ram_block_reg_2_bram_7(ram_block_reg_2_bram_7),
        .ram_block_reg_2_bram_8(ram_block_reg_2_bram_8),
        .ram_block_reg_2_bram_8_0(ram_block_reg_2_bram_8_0),
        .ram_block_reg_2_bram_9(ram_block_reg_2_bram_9),
        .ram_block_reg_3_bram_10(ram_block_reg_3_bram_10),
        .ram_block_reg_3_bram_10_0(ram_block_reg_3_bram_10_0),
        .ram_block_reg_3_bram_11(ram_block_reg_3_bram_11),
        .ram_block_reg_3_bram_12(ram_block_reg_3_bram_12),
        .ram_block_reg_3_bram_13(ram_block_reg_3_bram_13),
        .ram_block_reg_3_bram_14(ram_block_reg_3_bram_14),
        .ram_block_reg_3_bram_15(ram_block_reg_3_bram_15),
        .ram_block_reg_3_bram_16(ram_block_reg_3_bram_16),
        .ram_block_reg_3_bram_17(ram_block_reg_3_bram_17),
        .ram_block_reg_3_bram_2(ram_block_reg_3_bram_2),
        .ram_block_reg_3_bram_2_0(ram_block_reg_3_bram_2_0),
        .ram_block_reg_3_bram_2_1(ram_block_reg_3_bram_2_1),
        .ram_block_reg_3_bram_2_2(ram_block_reg_3_bram_2_2),
        .ram_block_reg_3_bram_3(ram_block_reg_3_bram_3),
        .ram_block_reg_3_bram_3_0(ram_block_reg_3_bram_3_0),
        .ram_block_reg_3_bram_4(ram_block_reg_3_bram_4),
        .ram_block_reg_3_bram_4_0(ram_block_reg_3_bram_4_0),
        .ram_block_reg_3_bram_5(ram_block_reg_3_bram_5),
        .ram_block_reg_3_bram_5_0(ram_block_reg_3_bram_5_0),
        .ram_block_reg_3_bram_6(ram_block_reg_3_bram_6),
        .ram_block_reg_3_bram_6_0(ram_block_reg_3_bram_6_0),
        .ram_block_reg_3_bram_7(ram_block_reg_3_bram_7),
        .ram_block_reg_3_bram_7_0(ram_block_reg_3_bram_7_0),
        .ram_block_reg_3_bram_8(ram_block_reg_3_bram_8),
        .ram_block_reg_3_bram_8_0(ram_block_reg_3_bram_8_0),
        .ram_block_reg_3_bram_9(ram_block_reg_3_bram_9),
        .ram_block_reg_3_bram_9_0(ram_block_reg_3_bram_9_0),
        .ram_block_reg_3_bram_9_1(ram_block_reg_3_bram_9_1),
        .ram_rdata(ram_rdata),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .\slv_reg3_reg[0]_0 (\slv_reg3_reg[0] ),
        .\slv_reg3_reg[0]_1 (\slv_reg3_reg[0]_0 ),
        .\slv_reg3_reg[0]_2 (\slv_reg3_reg[0]_1 ),
        .\slv_reg3_reg[0]_3 (\slv_reg3_reg[0]_2 ),
        .\slv_reg3_reg[0]_4 (\slv_reg3_reg[0]_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cf
   (PE_input_CTRL_fb,
    OUT_N,
    OUT_S,
    OUT_E,
    PM_SET_ultimo_reg_0,
    PE_SET_ultimo_reg_0,
    N_SET_ultimo_reg_0,
    S_SET_ultimo_reg_0,
    E_SET_ultimo_reg_0,
    W_SET_ultimo_reg_0,
    CONTADOR_reg_0,
    w_PM_stall_in_DEC,
    w_PE_stall_in_DEC,
    w_N_stall_in_DEC,
    w_S_stall_in_DEC,
    w_E_stall_in_DEC,
    w_W_stall_in_DEC,
    i_PM_req_reg_0,
    i_PE_req_reg_0,
    OUT_W,
    FSM_sequential_contador_two_reg_0,
    FSM_sequential_contador_two_reg_1,
    FSM_sequential_contador_two_reg_2,
    Q,
    \i_PM_y_dest_reg[7]_0 ,
    \i_PM_step_reg[4]_0 ,
    \i_PM_frame_reg[7]_0 ,
    \i_PM_x_orig_reg[7]_0 ,
    \i_PM_y_orig_reg[7]_0 ,
    \i_PE_pixel_reg[15]_0 ,
    \i_PE_x_dest_reg[7]_0 ,
    \i_PE_y_dest_reg[7]_0 ,
    \i_PE_step_reg[4]_0 ,
    \i_PE_frame_reg[7]_0 ,
    \i_PE_x_orig_reg[7]_0 ,
    \i_PE_y_orig_reg[7]_0 ,
    E,
    i_PE_fb_reg_0,
    clk,
    SR,
    \i_N_x_orig_reg[0]_0 ,
    \i_S_x_orig_reg[0]_0 ,
    \i_E_x_orig_reg[0]_0 ,
    PM_reg_0,
    PM_SET_ultimo_reg_1,
    PE_SET_ultimo_reg_1,
    N_SET_ultimo_reg_1,
    S_SET_ultimo_reg_1,
    E_SET_ultimo_reg_1,
    W_SET_ultimo_reg_1,
    i_PE_req_reg_1,
    i_N_req_reg_0,
    i_E_req_reg_0,
    reset_riscv,
    OUT_W_ACK,
    CONTADOR_reg_1,
    CONTADOR_reg_2,
    PE_reg_0,
    OUT_N_ACK,
    OUT_E_ACK,
    OUT_S_ACK,
    PM_reg_1,
    PM_stall_in_EB_reg_0,
    i_PM_req_reg_1,
    i_PM_req_reg_2,
    i_S_req_reg_0,
    \i_PM_x_orig_reg[0]_0 ,
    D,
    \i_E_y_dest_reg[7]_0 ,
    \i_E_step_reg[4]_0 ,
    \i_E_frame_reg[7]_0 ,
    \i_E_x_orig_reg[7]_0 ,
    \i_E_y_orig_reg[7]_0 ,
    \i_E_pixel_reg[15]_0 );
  output PE_input_CTRL_fb;
  output [62:0]OUT_N;
  output [62:0]OUT_S;
  output [62:0]OUT_E;
  output PM_SET_ultimo_reg_0;
  output PE_SET_ultimo_reg_0;
  output N_SET_ultimo_reg_0;
  output S_SET_ultimo_reg_0;
  output E_SET_ultimo_reg_0;
  output W_SET_ultimo_reg_0;
  output CONTADOR_reg_0;
  output w_PM_stall_in_DEC;
  output w_PE_stall_in_DEC;
  output w_N_stall_in_DEC;
  output w_S_stall_in_DEC;
  output w_E_stall_in_DEC;
  output w_W_stall_in_DEC;
  output i_PM_req_reg_0;
  output i_PE_req_reg_0;
  output [0:0]OUT_W;
  output FSM_sequential_contador_two_reg_0;
  output FSM_sequential_contador_two_reg_1;
  output FSM_sequential_contador_two_reg_2;
  output [7:0]Q;
  output [7:0]\i_PM_y_dest_reg[7]_0 ;
  output [4:0]\i_PM_step_reg[4]_0 ;
  output [7:0]\i_PM_frame_reg[7]_0 ;
  output [7:0]\i_PM_x_orig_reg[7]_0 ;
  output [7:0]\i_PM_y_orig_reg[7]_0 ;
  output [15:0]\i_PE_pixel_reg[15]_0 ;
  output [7:0]\i_PE_x_dest_reg[7]_0 ;
  output [7:0]\i_PE_y_dest_reg[7]_0 ;
  output [4:0]\i_PE_step_reg[4]_0 ;
  output [7:0]\i_PE_frame_reg[7]_0 ;
  output [7:0]\i_PE_x_orig_reg[7]_0 ;
  output [7:0]\i_PE_y_orig_reg[7]_0 ;
  input [0:0]E;
  input i_PE_fb_reg_0;
  input clk;
  input [0:0]SR;
  input [0:0]\i_N_x_orig_reg[0]_0 ;
  input [0:0]\i_S_x_orig_reg[0]_0 ;
  input [0:0]\i_E_x_orig_reg[0]_0 ;
  input PM_reg_0;
  input PM_SET_ultimo_reg_1;
  input PE_SET_ultimo_reg_1;
  input N_SET_ultimo_reg_1;
  input S_SET_ultimo_reg_1;
  input E_SET_ultimo_reg_1;
  input W_SET_ultimo_reg_1;
  input i_PE_req_reg_1;
  input i_N_req_reg_0;
  input i_E_req_reg_0;
  input reset_riscv;
  input OUT_W_ACK;
  input CONTADOR_reg_1;
  input CONTADOR_reg_2;
  input PE_reg_0;
  input OUT_N_ACK;
  input OUT_E_ACK;
  input OUT_S_ACK;
  input PM_reg_1;
  input PM_stall_in_EB_reg_0;
  input i_PM_req_reg_1;
  input i_PM_req_reg_2;
  input i_S_req_reg_0;
  input [0:0]\i_PM_x_orig_reg[0]_0 ;
  input [7:0]D;
  input [7:0]\i_E_y_dest_reg[7]_0 ;
  input [4:0]\i_E_step_reg[4]_0 ;
  input [7:0]\i_E_frame_reg[7]_0 ;
  input [7:0]\i_E_x_orig_reg[7]_0 ;
  input [7:0]\i_E_y_orig_reg[7]_0 ;
  input [15:0]\i_E_pixel_reg[15]_0 ;

  wire CONTADOR_i_1_n_0;
  wire CONTADOR_reg_0;
  wire CONTADOR_reg_1;
  wire CONTADOR_reg_2;
  wire [7:0]D;
  wire [0:0]E;
  wire E_SET_ultimo_reg_0;
  wire E_SET_ultimo_reg_1;
  wire E_i_1_n_0;
  wire E_reg_n_0;
  wire E_stall_in_EB_i_1_n_0;
  wire FSM_sequential_contador_two_i_1_n_0;
  wire FSM_sequential_contador_two_i_2_n_0;
  wire FSM_sequential_contador_two_i_3_n_0;
  wire FSM_sequential_contador_two_i_4_n_0;
  wire FSM_sequential_contador_two_i_5_n_0;
  wire FSM_sequential_contador_two_reg_0;
  wire FSM_sequential_contador_two_reg_1;
  wire FSM_sequential_contador_two_reg_2;
  wire N_SET_ultimo_reg_0;
  wire N_SET_ultimo_reg_1;
  wire N_i_1_n_0;
  wire N_reg_n_0;
  wire N_stall_in_EB_i_1_n_0;
  wire [62:0]OUT_E;
  wire OUT_E_ACK;
  wire [62:0]OUT_N;
  wire OUT_N_ACK;
  wire [62:0]OUT_S;
  wire OUT_S_ACK;
  wire [0:0]OUT_W;
  wire OUT_W_ACK;
  wire PE_SET_ultimo_reg_0;
  wire PE_SET_ultimo_reg_1;
  wire PE_i_2_n_0;
  wire PE_input_CTRL_fb;
  wire PE_reg_0;
  wire PE_reg_n_0;
  wire PE_stall_in_EB_i_1_n_0;
  wire PM;
  wire PM_SET_ultimo_reg_0;
  wire PM_SET_ultimo_reg_1;
  wire PM_i_1_n_0;
  wire PM_reg_0;
  wire PM_reg_1;
  wire PM_reg_n_0;
  wire PM_stall_in_EB_i_1_n_0;
  wire PM_stall_in_EB_reg_0;
  wire [7:0]Q;
  wire S;
  wire [0:0]SR;
  wire S_SET_ultimo_reg_0;
  wire S_SET_ultimo_reg_1;
  wire S_i_1_n_0;
  wire S_reg_n_0;
  wire S_stall_in_EB_i_1_n_0;
  wire W_SET_ultimo_reg_0;
  wire W_SET_ultimo_reg_1;
  wire W_i_1_n_0;
  wire W_reg_n_0;
  wire W_stall_in_EB_i_1_n_0;
  wire clk;
  wire clk_count1;
  wire clk_count114_out;
  wire \clk_count[0]_i_1_n_0 ;
  wire \clk_count[10]_i_1_n_0 ;
  wire \clk_count[11]_i_1_n_0 ;
  wire \clk_count[12]_i_1_n_0 ;
  wire \clk_count[13]_i_1_n_0 ;
  wire \clk_count[14]_i_1_n_0 ;
  wire \clk_count[15]_i_1_n_0 ;
  wire \clk_count[16]_i_1_n_0 ;
  wire \clk_count[17]_i_1_n_0 ;
  wire \clk_count[18]_i_1_n_0 ;
  wire \clk_count[19]_i_1_n_0 ;
  wire \clk_count[1]_i_1_n_0 ;
  wire \clk_count[20]_i_1_n_0 ;
  wire \clk_count[21]_i_1_n_0 ;
  wire \clk_count[22]_i_1_n_0 ;
  wire \clk_count[23]_i_1_n_0 ;
  wire \clk_count[24]_i_1_n_0 ;
  wire \clk_count[25]_i_1_n_0 ;
  wire \clk_count[26]_i_1_n_0 ;
  wire \clk_count[27]_i_1_n_0 ;
  wire \clk_count[28]_i_1_n_0 ;
  wire \clk_count[29]_i_1_n_0 ;
  wire \clk_count[2]_i_1_n_0 ;
  wire \clk_count[30]_i_1_n_0 ;
  wire \clk_count[31]_i_1_n_0 ;
  wire \clk_count[3]_i_1_n_0 ;
  wire \clk_count[4]_i_1_n_0 ;
  wire \clk_count[5]_i_1_n_0 ;
  wire \clk_count[6]_i_1_n_0 ;
  wire \clk_count[7]_i_1_n_0 ;
  wire \clk_count[8]_i_1_n_0 ;
  wire \clk_count[9]_i_1_n_0 ;
  wire \clk_count_reg[16]_i_2_n_0 ;
  wire \clk_count_reg[16]_i_2_n_1 ;
  wire \clk_count_reg[16]_i_2_n_10 ;
  wire \clk_count_reg[16]_i_2_n_11 ;
  wire \clk_count_reg[16]_i_2_n_12 ;
  wire \clk_count_reg[16]_i_2_n_13 ;
  wire \clk_count_reg[16]_i_2_n_14 ;
  wire \clk_count_reg[16]_i_2_n_15 ;
  wire \clk_count_reg[16]_i_2_n_2 ;
  wire \clk_count_reg[16]_i_2_n_3 ;
  wire \clk_count_reg[16]_i_2_n_4 ;
  wire \clk_count_reg[16]_i_2_n_5 ;
  wire \clk_count_reg[16]_i_2_n_6 ;
  wire \clk_count_reg[16]_i_2_n_7 ;
  wire \clk_count_reg[16]_i_2_n_8 ;
  wire \clk_count_reg[16]_i_2_n_9 ;
  wire \clk_count_reg[24]_i_2_n_0 ;
  wire \clk_count_reg[24]_i_2_n_1 ;
  wire \clk_count_reg[24]_i_2_n_10 ;
  wire \clk_count_reg[24]_i_2_n_11 ;
  wire \clk_count_reg[24]_i_2_n_12 ;
  wire \clk_count_reg[24]_i_2_n_13 ;
  wire \clk_count_reg[24]_i_2_n_14 ;
  wire \clk_count_reg[24]_i_2_n_15 ;
  wire \clk_count_reg[24]_i_2_n_2 ;
  wire \clk_count_reg[24]_i_2_n_3 ;
  wire \clk_count_reg[24]_i_2_n_4 ;
  wire \clk_count_reg[24]_i_2_n_5 ;
  wire \clk_count_reg[24]_i_2_n_6 ;
  wire \clk_count_reg[24]_i_2_n_7 ;
  wire \clk_count_reg[24]_i_2_n_8 ;
  wire \clk_count_reg[24]_i_2_n_9 ;
  wire \clk_count_reg[31]_i_2_n_10 ;
  wire \clk_count_reg[31]_i_2_n_11 ;
  wire \clk_count_reg[31]_i_2_n_12 ;
  wire \clk_count_reg[31]_i_2_n_13 ;
  wire \clk_count_reg[31]_i_2_n_14 ;
  wire \clk_count_reg[31]_i_2_n_15 ;
  wire \clk_count_reg[31]_i_2_n_2 ;
  wire \clk_count_reg[31]_i_2_n_3 ;
  wire \clk_count_reg[31]_i_2_n_4 ;
  wire \clk_count_reg[31]_i_2_n_5 ;
  wire \clk_count_reg[31]_i_2_n_6 ;
  wire \clk_count_reg[31]_i_2_n_7 ;
  wire \clk_count_reg[31]_i_2_n_9 ;
  wire \clk_count_reg[8]_i_2_n_0 ;
  wire \clk_count_reg[8]_i_2_n_1 ;
  wire \clk_count_reg[8]_i_2_n_10 ;
  wire \clk_count_reg[8]_i_2_n_11 ;
  wire \clk_count_reg[8]_i_2_n_12 ;
  wire \clk_count_reg[8]_i_2_n_13 ;
  wire \clk_count_reg[8]_i_2_n_14 ;
  wire \clk_count_reg[8]_i_2_n_15 ;
  wire \clk_count_reg[8]_i_2_n_2 ;
  wire \clk_count_reg[8]_i_2_n_3 ;
  wire \clk_count_reg[8]_i_2_n_4 ;
  wire \clk_count_reg[8]_i_2_n_5 ;
  wire \clk_count_reg[8]_i_2_n_6 ;
  wire \clk_count_reg[8]_i_2_n_7 ;
  wire \clk_count_reg[8]_i_2_n_8 ;
  wire \clk_count_reg[8]_i_2_n_9 ;
  wire \clk_count_reg_n_0_[0] ;
  wire \clk_count_reg_n_0_[10] ;
  wire \clk_count_reg_n_0_[11] ;
  wire \clk_count_reg_n_0_[12] ;
  wire \clk_count_reg_n_0_[13] ;
  wire \clk_count_reg_n_0_[14] ;
  wire \clk_count_reg_n_0_[15] ;
  wire \clk_count_reg_n_0_[16] ;
  wire \clk_count_reg_n_0_[17] ;
  wire \clk_count_reg_n_0_[18] ;
  wire \clk_count_reg_n_0_[19] ;
  wire \clk_count_reg_n_0_[1] ;
  wire \clk_count_reg_n_0_[20] ;
  wire \clk_count_reg_n_0_[21] ;
  wire \clk_count_reg_n_0_[22] ;
  wire \clk_count_reg_n_0_[23] ;
  wire \clk_count_reg_n_0_[24] ;
  wire \clk_count_reg_n_0_[25] ;
  wire \clk_count_reg_n_0_[26] ;
  wire \clk_count_reg_n_0_[27] ;
  wire \clk_count_reg_n_0_[28] ;
  wire \clk_count_reg_n_0_[29] ;
  wire \clk_count_reg_n_0_[2] ;
  wire \clk_count_reg_n_0_[30] ;
  wire \clk_count_reg_n_0_[31] ;
  wire \clk_count_reg_n_0_[3] ;
  wire \clk_count_reg_n_0_[4] ;
  wire \clk_count_reg_n_0_[5] ;
  wire \clk_count_reg_n_0_[6] ;
  wire \clk_count_reg_n_0_[7] ;
  wire \clk_count_reg_n_0_[8] ;
  wire \clk_count_reg_n_0_[9] ;
  wire contador_two__0;
  wire [7:0]\i_E_frame_reg[7]_0 ;
  wire [15:0]\i_E_pixel_reg[15]_0 ;
  wire i_E_req_reg_0;
  wire [4:0]\i_E_step_reg[4]_0 ;
  wire [0:0]\i_E_x_orig_reg[0]_0 ;
  wire [7:0]\i_E_x_orig_reg[7]_0 ;
  wire [7:0]\i_E_y_dest_reg[7]_0 ;
  wire [7:0]\i_E_y_orig_reg[7]_0 ;
  wire i_N_req_reg_0;
  wire [0:0]\i_N_x_orig_reg[0]_0 ;
  wire i_PE_fb_reg_0;
  wire [7:0]\i_PE_frame_reg[7]_0 ;
  wire [15:0]\i_PE_pixel_reg[15]_0 ;
  wire i_PE_req_reg_0;
  wire i_PE_req_reg_1;
  wire [4:0]\i_PE_step_reg[4]_0 ;
  wire [7:0]\i_PE_x_dest_reg[7]_0 ;
  wire [7:0]\i_PE_x_orig_reg[7]_0 ;
  wire [7:0]\i_PE_y_dest_reg[7]_0 ;
  wire [7:0]\i_PE_y_orig_reg[7]_0 ;
  wire [7:0]\i_PM_frame_reg[7]_0 ;
  wire i_PM_req_i_1_n_0;
  wire i_PM_req_reg_0;
  wire i_PM_req_reg_1;
  wire i_PM_req_reg_2;
  wire [4:0]\i_PM_step_reg[4]_0 ;
  wire [0:0]\i_PM_x_orig_reg[0]_0 ;
  wire [7:0]\i_PM_x_orig_reg[7]_0 ;
  wire [7:0]\i_PM_y_dest_reg[7]_0 ;
  wire [7:0]\i_PM_y_orig_reg[7]_0 ;
  wire i_S_req_i_1_n_0;
  wire i_S_req_reg_0;
  wire [0:0]\i_S_x_orig_reg[0]_0 ;
  wire i_W_req_i_10_n_0;
  wire i_W_req_i_11_n_0;
  wire i_W_req_i_12_n_0;
  wire i_W_req_i_13_n_0;
  wire i_W_req_i_14_n_0;
  wire i_W_req_i_15_n_0;
  wire i_W_req_i_16_n_0;
  wire i_W_req_i_17_n_0;
  wire i_W_req_i_18_n_0;
  wire i_W_req_i_19_n_0;
  wire i_W_req_i_1_n_0;
  wire i_W_req_i_20_n_0;
  wire i_W_req_i_21_n_0;
  wire i_W_req_i_22_n_0;
  wire i_W_req_i_23_n_0;
  wire i_W_req_i_24_n_0;
  wire i_W_req_i_25_n_0;
  wire i_W_req_i_26_n_0;
  wire i_W_req_i_27_n_0;
  wire i_W_req_i_28_n_0;
  wire i_W_req_i_29_n_0;
  wire i_W_req_i_2_n_0;
  wire i_W_req_i_30_n_0;
  wire i_W_req_i_31_n_0;
  wire i_W_req_i_32_n_0;
  wire i_W_req_i_33_n_0;
  wire i_W_req_i_34_n_0;
  wire i_W_req_i_35_n_0;
  wire i_W_req_i_36_n_0;
  wire i_W_req_i_37_n_0;
  wire i_W_req_i_38_n_0;
  wire i_W_req_i_3_n_0;
  wire i_W_req_i_7_n_0;
  wire i_W_req_i_8_n_0;
  wire i_W_req_i_9_n_0;
  wire i_W_req_reg_i_4_n_1;
  wire i_W_req_reg_i_4_n_2;
  wire i_W_req_reg_i_4_n_3;
  wire i_W_req_reg_i_4_n_4;
  wire i_W_req_reg_i_4_n_5;
  wire i_W_req_reg_i_4_n_6;
  wire i_W_req_reg_i_4_n_7;
  wire i_W_req_reg_i_6_n_0;
  wire i_W_req_reg_i_6_n_1;
  wire i_W_req_reg_i_6_n_2;
  wire i_W_req_reg_i_6_n_3;
  wire i_W_req_reg_i_6_n_4;
  wire i_W_req_reg_i_6_n_5;
  wire i_W_req_reg_i_6_n_6;
  wire i_W_req_reg_i_6_n_7;
  wire reset_riscv;
  wire w_E_stall_in_DEC;
  wire w_N_stall_in_DEC;
  wire w_PE_stall_in_DEC;
  wire w_PM_stall_in_DEC;
  wire w_S_stall_in_DEC;
  wire w_W_stall_in_DEC;
  wire [7:6]\NLW_clk_count_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_clk_count_reg[31]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_i_W_req_reg_i_4_O_UNCONNECTED;
  wire [7:0]NLW_i_W_req_reg_i_6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF4F4F000FFFF0000)) 
    CONTADOR_i_1
       (.I0(contador_two__0),
        .I1(i_W_req_i_2_n_0),
        .I2(CONTADOR_reg_1),
        .I3(CONTADOR_reg_2),
        .I4(CONTADOR_reg_0),
        .I5(reset_riscv),
        .O(CONTADOR_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    CONTADOR_reg
       (.C(clk),
        .CE(1'b1),
        .D(CONTADOR_i_1_n_0),
        .Q(CONTADOR_reg_0),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    E_SET_ultimo_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(E_SET_ultimo_reg_1),
        .Q(E_SET_ultimo_reg_0));
  LUT5 #(
    .INIT(32'hEEFF2000)) 
    E_i_1
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(OUT_E_ACK),
        .I3(reset_riscv),
        .I4(E_reg_n_0),
        .O(E_i_1_n_0));
  FDRE E_reg
       (.C(clk),
        .CE(1'b1),
        .D(E_i_1_n_0),
        .Q(E_reg_n_0),
        .R(PM_reg_0));
  LUT5 #(
    .INIT(32'h77772000)) 
    E_stall_in_EB_i_1
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(PM_stall_in_EB_reg_0),
        .I3(E_SET_ultimo_reg_0),
        .I4(w_E_stall_in_DEC),
        .O(E_stall_in_EB_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    E_stall_in_EB_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(E_stall_in_EB_i_1_n_0),
        .Q(w_E_stall_in_DEC));
  LUT6 #(
    .INIT(64'h4A4A4A0A4A0A4A0A)) 
    FSM_sequential_contador_two_i_1
       (.I0(contador_two__0),
        .I1(i_W_req_i_2_n_0),
        .I2(i_W_req_i_3_n_0),
        .I3(FSM_sequential_contador_two_i_2_n_0),
        .I4(FSM_sequential_contador_two_i_3_n_0),
        .I5(OUT_W_ACK),
        .O(FSM_sequential_contador_two_i_1_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    FSM_sequential_contador_two_i_2
       (.I0(FSM_sequential_contador_two_i_3_n_0),
        .I1(OUT_E_ACK),
        .I2(FSM_sequential_contador_two_i_4_n_0),
        .O(FSM_sequential_contador_two_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    FSM_sequential_contador_two_i_3
       (.I0(W_SET_ultimo_reg_0),
        .I1(E_SET_ultimo_reg_0),
        .I2(S_SET_ultimo_reg_0),
        .I3(N_SET_ultimo_reg_0),
        .I4(PE_SET_ultimo_reg_0),
        .I5(PM_SET_ultimo_reg_0),
        .O(FSM_sequential_contador_two_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFF0F0F0FFE0E0E0)) 
    FSM_sequential_contador_two_i_4
       (.I0(OUT_S_ACK),
        .I1(OUT_N_ACK),
        .I2(FSM_sequential_contador_two_i_3_n_0),
        .I3(FSM_sequential_contador_two_i_5_n_0),
        .I4(PM_reg_1),
        .I5(PE_reg_0),
        .O(FSM_sequential_contador_two_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    FSM_sequential_contador_two_i_5
       (.I0(N_SET_ultimo_reg_0),
        .I1(S_SET_ultimo_reg_0),
        .I2(PM_SET_ultimo_reg_0),
        .I3(E_SET_ultimo_reg_0),
        .I4(W_SET_ultimo_reg_0),
        .I5(PE_SET_ultimo_reg_0),
        .O(FSM_sequential_contador_two_i_5_n_0));
  (* FSM_ENCODED_STATES = "zzz:10,yyy:1,xxx:0" *) 
  FDRE #(
    .INIT(1'b0)) 
    FSM_sequential_contador_two_reg
       (.C(clk),
        .CE(1'b1),
        .D(FSM_sequential_contador_two_i_1_n_0),
        .Q(contador_two__0),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    N_SET_ultimo_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(N_SET_ultimo_reg_1),
        .Q(N_SET_ultimo_reg_0));
  LUT5 #(
    .INIT(32'hEEFF2000)) 
    N_i_1
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(OUT_N_ACK),
        .I3(reset_riscv),
        .I4(N_reg_n_0),
        .O(N_i_1_n_0));
  FDRE N_reg
       (.C(clk),
        .CE(1'b1),
        .D(N_i_1_n_0),
        .Q(N_reg_n_0),
        .R(PM_reg_0));
  LUT5 #(
    .INIT(32'h77772000)) 
    N_stall_in_EB_i_1
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(PM_stall_in_EB_reg_0),
        .I3(N_SET_ultimo_reg_0),
        .I4(w_N_stall_in_DEC),
        .O(N_stall_in_EB_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    N_stall_in_EB_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(N_stall_in_EB_i_1_n_0),
        .Q(w_N_stall_in_DEC));
  FDCE #(
    .INIT(1'b0)) 
    PE_SET_ultimo_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(PE_SET_ultimo_reg_1),
        .Q(PE_SET_ultimo_reg_0));
  LUT5 #(
    .INIT(32'hEEFF2000)) 
    PE_i_2
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(PE_reg_0),
        .I3(reset_riscv),
        .I4(PE_reg_n_0),
        .O(PE_i_2_n_0));
  FDRE PE_reg
       (.C(clk),
        .CE(1'b1),
        .D(PE_i_2_n_0),
        .Q(PE_reg_n_0),
        .R(PM_reg_0));
  LUT5 #(
    .INIT(32'h77772000)) 
    PE_stall_in_EB_i_1
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(PM_stall_in_EB_reg_0),
        .I3(PE_SET_ultimo_reg_0),
        .I4(w_PE_stall_in_DEC),
        .O(PE_stall_in_EB_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    PE_stall_in_EB_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(PE_stall_in_EB_i_1_n_0),
        .Q(w_PE_stall_in_DEC));
  FDCE #(
    .INIT(1'b0)) 
    PM_SET_ultimo_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(PM_SET_ultimo_reg_1),
        .Q(PM_SET_ultimo_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hEEFF2000)) 
    PM_i_1
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(PM_reg_1),
        .I3(reset_riscv),
        .I4(PM_reg_n_0),
        .O(PM_i_1_n_0));
  FDRE PM_reg
       (.C(clk),
        .CE(1'b1),
        .D(PM_i_1_n_0),
        .Q(PM_reg_n_0),
        .R(PM_reg_0));
  LUT5 #(
    .INIT(32'h77772000)) 
    PM_stall_in_EB_i_1
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(PM_stall_in_EB_reg_0),
        .I3(PM_SET_ultimo_reg_0),
        .I4(w_PM_stall_in_DEC),
        .O(PM_stall_in_EB_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    PM_stall_in_EB_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(PM_stall_in_EB_i_1_n_0),
        .Q(w_PM_stall_in_DEC));
  FDCE #(
    .INIT(1'b0)) 
    S_SET_ultimo_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(S_SET_ultimo_reg_1),
        .Q(S_SET_ultimo_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hEEFF2000)) 
    S_i_1
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(OUT_S_ACK),
        .I3(reset_riscv),
        .I4(S_reg_n_0),
        .O(S_i_1_n_0));
  FDRE S_reg
       (.C(clk),
        .CE(1'b1),
        .D(S_i_1_n_0),
        .Q(S_reg_n_0),
        .R(PM_reg_0));
  LUT5 #(
    .INIT(32'h77772000)) 
    S_stall_in_EB_i_1
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(PM_stall_in_EB_reg_0),
        .I3(S_SET_ultimo_reg_0),
        .I4(w_S_stall_in_DEC),
        .O(S_stall_in_EB_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    S_stall_in_EB_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(S_stall_in_EB_i_1_n_0),
        .Q(w_S_stall_in_DEC));
  FDCE #(
    .INIT(1'b0)) 
    W_SET_ultimo_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(W_SET_ultimo_reg_1),
        .Q(W_SET_ultimo_reg_0));
  LUT5 #(
    .INIT(32'hEEFF2000)) 
    W_i_1
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(OUT_W_ACK),
        .I3(reset_riscv),
        .I4(W_reg_n_0),
        .O(W_i_1_n_0));
  FDRE W_reg
       (.C(clk),
        .CE(1'b1),
        .D(W_i_1_n_0),
        .Q(W_reg_n_0),
        .R(PM_reg_0));
  LUT5 #(
    .INIT(32'h77772000)) 
    W_stall_in_EB_i_1
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(PM_stall_in_EB_reg_0),
        .I3(W_SET_ultimo_reg_0),
        .I4(w_W_stall_in_DEC),
        .O(W_stall_in_EB_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    W_stall_in_EB_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(W_stall_in_EB_i_1_n_0),
        .Q(w_W_stall_in_DEC));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \clk_count[0]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg_n_0_[0] ),
        .O(\clk_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[10]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[16]_i_2_n_14 ),
        .O(\clk_count[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[11]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[16]_i_2_n_13 ),
        .O(\clk_count[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[12]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[16]_i_2_n_12 ),
        .O(\clk_count[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[13]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[16]_i_2_n_11 ),
        .O(\clk_count[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[14]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[16]_i_2_n_10 ),
        .O(\clk_count[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[15]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[16]_i_2_n_9 ),
        .O(\clk_count[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[16]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[16]_i_2_n_8 ),
        .O(\clk_count[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[17]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[24]_i_2_n_15 ),
        .O(\clk_count[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[18]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[24]_i_2_n_14 ),
        .O(\clk_count[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[19]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[24]_i_2_n_13 ),
        .O(\clk_count[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[1]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[8]_i_2_n_15 ),
        .O(\clk_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[20]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[24]_i_2_n_12 ),
        .O(\clk_count[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[21]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[24]_i_2_n_11 ),
        .O(\clk_count[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[22]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[24]_i_2_n_10 ),
        .O(\clk_count[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[23]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[24]_i_2_n_9 ),
        .O(\clk_count[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[24]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[24]_i_2_n_8 ),
        .O(\clk_count[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[25]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[31]_i_2_n_15 ),
        .O(\clk_count[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[26]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[31]_i_2_n_14 ),
        .O(\clk_count[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[27]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[31]_i_2_n_13 ),
        .O(\clk_count[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[28]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[31]_i_2_n_12 ),
        .O(\clk_count[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[29]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[31]_i_2_n_11 ),
        .O(\clk_count[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[2]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[8]_i_2_n_14 ),
        .O(\clk_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[30]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[31]_i_2_n_10 ),
        .O(\clk_count[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[31]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[31]_i_2_n_9 ),
        .O(\clk_count[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[3]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[8]_i_2_n_13 ),
        .O(\clk_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[4]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[8]_i_2_n_12 ),
        .O(\clk_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[5]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[8]_i_2_n_11 ),
        .O(\clk_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[6]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[8]_i_2_n_10 ),
        .O(\clk_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[7]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[8]_i_2_n_9 ),
        .O(\clk_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[8]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[8]_i_2_n_8 ),
        .O(\clk_count[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \clk_count[9]_i_1 
       (.I0(CONTADOR_reg_0),
        .I1(contador_two__0),
        .I2(i_W_req_i_2_n_0),
        .I3(\clk_count_reg[16]_i_2_n_15 ),
        .O(\clk_count[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[0] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[0]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[10] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[10]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[11] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[11]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[12] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[12]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[13] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[13]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[14] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[14]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[15] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[15]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[16] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[16]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[16] ),
        .R(1'b0));
  CARRY8 \clk_count_reg[16]_i_2 
       (.CI(\clk_count_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_count_reg[16]_i_2_n_0 ,\clk_count_reg[16]_i_2_n_1 ,\clk_count_reg[16]_i_2_n_2 ,\clk_count_reg[16]_i_2_n_3 ,\clk_count_reg[16]_i_2_n_4 ,\clk_count_reg[16]_i_2_n_5 ,\clk_count_reg[16]_i_2_n_6 ,\clk_count_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_count_reg[16]_i_2_n_8 ,\clk_count_reg[16]_i_2_n_9 ,\clk_count_reg[16]_i_2_n_10 ,\clk_count_reg[16]_i_2_n_11 ,\clk_count_reg[16]_i_2_n_12 ,\clk_count_reg[16]_i_2_n_13 ,\clk_count_reg[16]_i_2_n_14 ,\clk_count_reg[16]_i_2_n_15 }),
        .S({\clk_count_reg_n_0_[16] ,\clk_count_reg_n_0_[15] ,\clk_count_reg_n_0_[14] ,\clk_count_reg_n_0_[13] ,\clk_count_reg_n_0_[12] ,\clk_count_reg_n_0_[11] ,\clk_count_reg_n_0_[10] ,\clk_count_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[17] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[17]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[18] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[18]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[19] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[19]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[1] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[1]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[20] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[20]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[21] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[21]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[22] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[22]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[23] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[23]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[24] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[24]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[24] ),
        .R(1'b0));
  CARRY8 \clk_count_reg[24]_i_2 
       (.CI(\clk_count_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_count_reg[24]_i_2_n_0 ,\clk_count_reg[24]_i_2_n_1 ,\clk_count_reg[24]_i_2_n_2 ,\clk_count_reg[24]_i_2_n_3 ,\clk_count_reg[24]_i_2_n_4 ,\clk_count_reg[24]_i_2_n_5 ,\clk_count_reg[24]_i_2_n_6 ,\clk_count_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_count_reg[24]_i_2_n_8 ,\clk_count_reg[24]_i_2_n_9 ,\clk_count_reg[24]_i_2_n_10 ,\clk_count_reg[24]_i_2_n_11 ,\clk_count_reg[24]_i_2_n_12 ,\clk_count_reg[24]_i_2_n_13 ,\clk_count_reg[24]_i_2_n_14 ,\clk_count_reg[24]_i_2_n_15 }),
        .S({\clk_count_reg_n_0_[24] ,\clk_count_reg_n_0_[23] ,\clk_count_reg_n_0_[22] ,\clk_count_reg_n_0_[21] ,\clk_count_reg_n_0_[20] ,\clk_count_reg_n_0_[19] ,\clk_count_reg_n_0_[18] ,\clk_count_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[25] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[25]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[26] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[26]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[27] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[27]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[28] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[28]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[29] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[29]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[2] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[2]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[30] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[30]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[31] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[31]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[31] ),
        .R(1'b0));
  CARRY8 \clk_count_reg[31]_i_2 
       (.CI(\clk_count_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_count_reg[31]_i_2_CO_UNCONNECTED [7:6],\clk_count_reg[31]_i_2_n_2 ,\clk_count_reg[31]_i_2_n_3 ,\clk_count_reg[31]_i_2_n_4 ,\clk_count_reg[31]_i_2_n_5 ,\clk_count_reg[31]_i_2_n_6 ,\clk_count_reg[31]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_clk_count_reg[31]_i_2_O_UNCONNECTED [7],\clk_count_reg[31]_i_2_n_9 ,\clk_count_reg[31]_i_2_n_10 ,\clk_count_reg[31]_i_2_n_11 ,\clk_count_reg[31]_i_2_n_12 ,\clk_count_reg[31]_i_2_n_13 ,\clk_count_reg[31]_i_2_n_14 ,\clk_count_reg[31]_i_2_n_15 }),
        .S({1'b0,\clk_count_reg_n_0_[31] ,\clk_count_reg_n_0_[30] ,\clk_count_reg_n_0_[29] ,\clk_count_reg_n_0_[28] ,\clk_count_reg_n_0_[27] ,\clk_count_reg_n_0_[26] ,\clk_count_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[3] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[3]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[4] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[4]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[5] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[5]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[6] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[6]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[7] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[7]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[8] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[8]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[8] ),
        .R(1'b0));
  CARRY8 \clk_count_reg[8]_i_2 
       (.CI(\clk_count_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\clk_count_reg[8]_i_2_n_0 ,\clk_count_reg[8]_i_2_n_1 ,\clk_count_reg[8]_i_2_n_2 ,\clk_count_reg[8]_i_2_n_3 ,\clk_count_reg[8]_i_2_n_4 ,\clk_count_reg[8]_i_2_n_5 ,\clk_count_reg[8]_i_2_n_6 ,\clk_count_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_count_reg[8]_i_2_n_8 ,\clk_count_reg[8]_i_2_n_9 ,\clk_count_reg[8]_i_2_n_10 ,\clk_count_reg[8]_i_2_n_11 ,\clk_count_reg[8]_i_2_n_12 ,\clk_count_reg[8]_i_2_n_13 ,\clk_count_reg[8]_i_2_n_14 ,\clk_count_reg[8]_i_2_n_15 }),
        .S({\clk_count_reg_n_0_[8] ,\clk_count_reg_n_0_[7] ,\clk_count_reg_n_0_[6] ,\clk_count_reg_n_0_[5] ,\clk_count_reg_n_0_[4] ,\clk_count_reg_n_0_[3] ,\clk_count_reg_n_0_[2] ,\clk_count_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[9] 
       (.C(clk),
        .CE(reset_riscv),
        .D(\clk_count[9]_i_1_n_0 ),
        .Q(\clk_count_reg_n_0_[9] ),
        .R(1'b0));
  FDCE i_E_fb_reg
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(i_PE_fb_reg_0),
        .Q(OUT_E[1]));
  FDCE \i_E_frame_reg[0] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [0]),
        .Q(OUT_E[18]));
  FDCE \i_E_frame_reg[1] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [1]),
        .Q(OUT_E[19]));
  FDCE \i_E_frame_reg[2] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [2]),
        .Q(OUT_E[20]));
  FDCE \i_E_frame_reg[3] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [3]),
        .Q(OUT_E[21]));
  FDCE \i_E_frame_reg[4] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [4]),
        .Q(OUT_E[22]));
  FDCE \i_E_frame_reg[5] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [5]),
        .Q(OUT_E[23]));
  FDCE \i_E_frame_reg[6] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [6]),
        .Q(OUT_E[24]));
  FDCE \i_E_frame_reg[7] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [7]),
        .Q(OUT_E[25]));
  FDCE \i_E_pixel_reg[0] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [0]),
        .Q(OUT_E[47]));
  FDCE \i_E_pixel_reg[10] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [10]),
        .Q(OUT_E[57]));
  FDCE \i_E_pixel_reg[11] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [11]),
        .Q(OUT_E[58]));
  FDCE \i_E_pixel_reg[12] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [12]),
        .Q(OUT_E[59]));
  FDCE \i_E_pixel_reg[13] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [13]),
        .Q(OUT_E[60]));
  FDCE \i_E_pixel_reg[14] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [14]),
        .Q(OUT_E[61]));
  FDCE \i_E_pixel_reg[15] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [15]),
        .Q(OUT_E[62]));
  FDCE \i_E_pixel_reg[1] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [1]),
        .Q(OUT_E[48]));
  FDCE \i_E_pixel_reg[2] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [2]),
        .Q(OUT_E[49]));
  FDCE \i_E_pixel_reg[3] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [3]),
        .Q(OUT_E[50]));
  FDCE \i_E_pixel_reg[4] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [4]),
        .Q(OUT_E[51]));
  FDCE \i_E_pixel_reg[5] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [5]),
        .Q(OUT_E[52]));
  FDCE \i_E_pixel_reg[6] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [6]),
        .Q(OUT_E[53]));
  FDCE \i_E_pixel_reg[7] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [7]),
        .Q(OUT_E[54]));
  FDCE \i_E_pixel_reg[8] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [8]),
        .Q(OUT_E[55]));
  FDCE \i_E_pixel_reg[9] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [9]),
        .Q(OUT_E[56]));
  LUT5 #(
    .INIT(32'h30001000)) 
    i_E_req_i_2
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(reset_riscv),
        .I3(CONTADOR_reg_0),
        .I4(OUT_E_ACK),
        .O(FSM_sequential_contador_two_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    i_E_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_E_req_reg_0),
        .Q(OUT_E[0]),
        .R(1'b0));
  FDCE \i_E_step_reg[0] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [0]),
        .Q(OUT_E[26]));
  FDCE \i_E_step_reg[1] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [1]),
        .Q(OUT_E[27]));
  FDCE \i_E_step_reg[2] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [2]),
        .Q(OUT_E[28]));
  FDCE \i_E_step_reg[3] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [3]),
        .Q(OUT_E[29]));
  FDCE \i_E_step_reg[4] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [4]),
        .Q(OUT_E[30]));
  FDCE \i_E_x_dest_reg[0] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[0]),
        .Q(OUT_E[39]));
  FDCE \i_E_x_dest_reg[1] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[1]),
        .Q(OUT_E[40]));
  FDCE \i_E_x_dest_reg[2] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[2]),
        .Q(OUT_E[41]));
  FDCE \i_E_x_dest_reg[3] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[3]),
        .Q(OUT_E[42]));
  FDCE \i_E_x_dest_reg[4] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[4]),
        .Q(OUT_E[43]));
  FDCE \i_E_x_dest_reg[5] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[5]),
        .Q(OUT_E[44]));
  FDCE \i_E_x_dest_reg[6] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[6]),
        .Q(OUT_E[45]));
  FDCE \i_E_x_dest_reg[7] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[7]),
        .Q(OUT_E[46]));
  FDCE \i_E_x_orig_reg[0] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [0]),
        .Q(OUT_E[10]));
  FDCE \i_E_x_orig_reg[1] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [1]),
        .Q(OUT_E[11]));
  FDCE \i_E_x_orig_reg[2] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [2]),
        .Q(OUT_E[12]));
  FDCE \i_E_x_orig_reg[3] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [3]),
        .Q(OUT_E[13]));
  FDCE \i_E_x_orig_reg[4] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [4]),
        .Q(OUT_E[14]));
  FDCE \i_E_x_orig_reg[5] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [5]),
        .Q(OUT_E[15]));
  FDCE \i_E_x_orig_reg[6] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [6]),
        .Q(OUT_E[16]));
  FDCE \i_E_x_orig_reg[7] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [7]),
        .Q(OUT_E[17]));
  FDCE \i_E_y_dest_reg[0] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [0]),
        .Q(OUT_E[31]));
  FDCE \i_E_y_dest_reg[1] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [1]),
        .Q(OUT_E[32]));
  FDCE \i_E_y_dest_reg[2] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [2]),
        .Q(OUT_E[33]));
  FDCE \i_E_y_dest_reg[3] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [3]),
        .Q(OUT_E[34]));
  FDCE \i_E_y_dest_reg[4] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [4]),
        .Q(OUT_E[35]));
  FDCE \i_E_y_dest_reg[5] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [5]),
        .Q(OUT_E[36]));
  FDCE \i_E_y_dest_reg[6] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [6]),
        .Q(OUT_E[37]));
  FDCE \i_E_y_dest_reg[7] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [7]),
        .Q(OUT_E[38]));
  FDCE \i_E_y_orig_reg[0] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [0]),
        .Q(OUT_E[2]));
  FDCE \i_E_y_orig_reg[1] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [1]),
        .Q(OUT_E[3]));
  FDCE \i_E_y_orig_reg[2] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [2]),
        .Q(OUT_E[4]));
  FDCE \i_E_y_orig_reg[3] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [3]),
        .Q(OUT_E[5]));
  FDCE \i_E_y_orig_reg[4] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [4]),
        .Q(OUT_E[6]));
  FDCE \i_E_y_orig_reg[5] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [5]),
        .Q(OUT_E[7]));
  FDCE \i_E_y_orig_reg[6] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [6]),
        .Q(OUT_E[8]));
  FDCE \i_E_y_orig_reg[7] 
       (.C(clk),
        .CE(\i_E_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [7]),
        .Q(OUT_E[9]));
  FDCE i_N_fb_reg
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(i_PE_fb_reg_0),
        .Q(OUT_N[1]));
  FDCE \i_N_frame_reg[0] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [0]),
        .Q(OUT_N[18]));
  FDCE \i_N_frame_reg[1] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [1]),
        .Q(OUT_N[19]));
  FDCE \i_N_frame_reg[2] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [2]),
        .Q(OUT_N[20]));
  FDCE \i_N_frame_reg[3] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [3]),
        .Q(OUT_N[21]));
  FDCE \i_N_frame_reg[4] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [4]),
        .Q(OUT_N[22]));
  FDCE \i_N_frame_reg[5] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [5]),
        .Q(OUT_N[23]));
  FDCE \i_N_frame_reg[6] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [6]),
        .Q(OUT_N[24]));
  FDCE \i_N_frame_reg[7] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [7]),
        .Q(OUT_N[25]));
  FDCE \i_N_pixel_reg[0] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [0]),
        .Q(OUT_N[47]));
  FDCE \i_N_pixel_reg[10] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [10]),
        .Q(OUT_N[57]));
  FDCE \i_N_pixel_reg[11] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [11]),
        .Q(OUT_N[58]));
  FDCE \i_N_pixel_reg[12] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [12]),
        .Q(OUT_N[59]));
  FDCE \i_N_pixel_reg[13] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [13]),
        .Q(OUT_N[60]));
  FDCE \i_N_pixel_reg[14] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [14]),
        .Q(OUT_N[61]));
  FDCE \i_N_pixel_reg[15] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [15]),
        .Q(OUT_N[62]));
  FDCE \i_N_pixel_reg[1] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [1]),
        .Q(OUT_N[48]));
  FDCE \i_N_pixel_reg[2] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [2]),
        .Q(OUT_N[49]));
  FDCE \i_N_pixel_reg[3] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [3]),
        .Q(OUT_N[50]));
  FDCE \i_N_pixel_reg[4] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [4]),
        .Q(OUT_N[51]));
  FDCE \i_N_pixel_reg[5] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [5]),
        .Q(OUT_N[52]));
  FDCE \i_N_pixel_reg[6] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [6]),
        .Q(OUT_N[53]));
  FDCE \i_N_pixel_reg[7] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [7]),
        .Q(OUT_N[54]));
  FDCE \i_N_pixel_reg[8] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [8]),
        .Q(OUT_N[55]));
  FDCE \i_N_pixel_reg[9] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [9]),
        .Q(OUT_N[56]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h30001000)) 
    i_N_req_i_3
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(reset_riscv),
        .I3(CONTADOR_reg_0),
        .I4(OUT_N_ACK),
        .O(FSM_sequential_contador_two_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    i_N_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_N_req_reg_0),
        .Q(OUT_N[0]),
        .R(1'b0));
  FDCE \i_N_step_reg[0] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [0]),
        .Q(OUT_N[26]));
  FDCE \i_N_step_reg[1] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [1]),
        .Q(OUT_N[27]));
  FDCE \i_N_step_reg[2] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [2]),
        .Q(OUT_N[28]));
  FDCE \i_N_step_reg[3] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [3]),
        .Q(OUT_N[29]));
  FDCE \i_N_step_reg[4] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [4]),
        .Q(OUT_N[30]));
  FDCE \i_N_x_dest_reg[0] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[0]),
        .Q(OUT_N[39]));
  FDCE \i_N_x_dest_reg[1] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[1]),
        .Q(OUT_N[40]));
  FDCE \i_N_x_dest_reg[2] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[2]),
        .Q(OUT_N[41]));
  FDCE \i_N_x_dest_reg[3] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[3]),
        .Q(OUT_N[42]));
  FDCE \i_N_x_dest_reg[4] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[4]),
        .Q(OUT_N[43]));
  FDCE \i_N_x_dest_reg[5] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[5]),
        .Q(OUT_N[44]));
  FDCE \i_N_x_dest_reg[6] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[6]),
        .Q(OUT_N[45]));
  FDCE \i_N_x_dest_reg[7] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[7]),
        .Q(OUT_N[46]));
  FDCE \i_N_x_orig_reg[0] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [0]),
        .Q(OUT_N[10]));
  FDCE \i_N_x_orig_reg[1] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [1]),
        .Q(OUT_N[11]));
  FDCE \i_N_x_orig_reg[2] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [2]),
        .Q(OUT_N[12]));
  FDCE \i_N_x_orig_reg[3] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [3]),
        .Q(OUT_N[13]));
  FDCE \i_N_x_orig_reg[4] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [4]),
        .Q(OUT_N[14]));
  FDCE \i_N_x_orig_reg[5] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [5]),
        .Q(OUT_N[15]));
  FDCE \i_N_x_orig_reg[6] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [6]),
        .Q(OUT_N[16]));
  FDCE \i_N_x_orig_reg[7] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [7]),
        .Q(OUT_N[17]));
  FDCE \i_N_y_dest_reg[0] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [0]),
        .Q(OUT_N[31]));
  FDCE \i_N_y_dest_reg[1] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [1]),
        .Q(OUT_N[32]));
  FDCE \i_N_y_dest_reg[2] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [2]),
        .Q(OUT_N[33]));
  FDCE \i_N_y_dest_reg[3] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [3]),
        .Q(OUT_N[34]));
  FDCE \i_N_y_dest_reg[4] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [4]),
        .Q(OUT_N[35]));
  FDCE \i_N_y_dest_reg[5] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [5]),
        .Q(OUT_N[36]));
  FDCE \i_N_y_dest_reg[6] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [6]),
        .Q(OUT_N[37]));
  FDCE \i_N_y_dest_reg[7] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [7]),
        .Q(OUT_N[38]));
  FDCE \i_N_y_orig_reg[0] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [0]),
        .Q(OUT_N[2]));
  FDCE \i_N_y_orig_reg[1] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [1]),
        .Q(OUT_N[3]));
  FDCE \i_N_y_orig_reg[2] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [2]),
        .Q(OUT_N[4]));
  FDCE \i_N_y_orig_reg[3] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [3]),
        .Q(OUT_N[5]));
  FDCE \i_N_y_orig_reg[4] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [4]),
        .Q(OUT_N[6]));
  FDCE \i_N_y_orig_reg[5] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [5]),
        .Q(OUT_N[7]));
  FDCE \i_N_y_orig_reg[6] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [6]),
        .Q(OUT_N[8]));
  FDCE \i_N_y_orig_reg[7] 
       (.C(clk),
        .CE(\i_N_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [7]),
        .Q(OUT_N[9]));
  FDCE i_PE_fb_reg
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(i_PE_fb_reg_0),
        .Q(PE_input_CTRL_fb));
  FDCE \i_PE_frame_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [0]),
        .Q(\i_PE_frame_reg[7]_0 [0]));
  FDCE \i_PE_frame_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [1]),
        .Q(\i_PE_frame_reg[7]_0 [1]));
  FDCE \i_PE_frame_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [2]),
        .Q(\i_PE_frame_reg[7]_0 [2]));
  FDCE \i_PE_frame_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [3]),
        .Q(\i_PE_frame_reg[7]_0 [3]));
  FDCE \i_PE_frame_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [4]),
        .Q(\i_PE_frame_reg[7]_0 [4]));
  FDCE \i_PE_frame_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [5]),
        .Q(\i_PE_frame_reg[7]_0 [5]));
  FDCE \i_PE_frame_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [6]),
        .Q(\i_PE_frame_reg[7]_0 [6]));
  FDCE \i_PE_frame_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [7]),
        .Q(\i_PE_frame_reg[7]_0 [7]));
  FDCE \i_PE_pixel_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [0]),
        .Q(\i_PE_pixel_reg[15]_0 [0]));
  FDCE \i_PE_pixel_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [10]),
        .Q(\i_PE_pixel_reg[15]_0 [10]));
  FDCE \i_PE_pixel_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [11]),
        .Q(\i_PE_pixel_reg[15]_0 [11]));
  FDCE \i_PE_pixel_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [12]),
        .Q(\i_PE_pixel_reg[15]_0 [12]));
  FDCE \i_PE_pixel_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [13]),
        .Q(\i_PE_pixel_reg[15]_0 [13]));
  FDCE \i_PE_pixel_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [14]),
        .Q(\i_PE_pixel_reg[15]_0 [14]));
  FDCE \i_PE_pixel_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [15]),
        .Q(\i_PE_pixel_reg[15]_0 [15]));
  FDCE \i_PE_pixel_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [1]),
        .Q(\i_PE_pixel_reg[15]_0 [1]));
  FDCE \i_PE_pixel_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [2]),
        .Q(\i_PE_pixel_reg[15]_0 [2]));
  FDCE \i_PE_pixel_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [3]),
        .Q(\i_PE_pixel_reg[15]_0 [3]));
  FDCE \i_PE_pixel_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [4]),
        .Q(\i_PE_pixel_reg[15]_0 [4]));
  FDCE \i_PE_pixel_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [5]),
        .Q(\i_PE_pixel_reg[15]_0 [5]));
  FDCE \i_PE_pixel_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [6]),
        .Q(\i_PE_pixel_reg[15]_0 [6]));
  FDCE \i_PE_pixel_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [7]),
        .Q(\i_PE_pixel_reg[15]_0 [7]));
  FDCE \i_PE_pixel_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [8]),
        .Q(\i_PE_pixel_reg[15]_0 [8]));
  FDCE \i_PE_pixel_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [9]),
        .Q(\i_PE_pixel_reg[15]_0 [9]));
  LUT5 #(
    .INIT(32'h30001000)) 
    i_PE_req_i_2
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(reset_riscv),
        .I3(CONTADOR_reg_0),
        .I4(PE_reg_0),
        .O(FSM_sequential_contador_two_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    i_PE_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_PE_req_reg_1),
        .Q(i_PE_req_reg_0),
        .R(1'b0));
  FDCE \i_PE_step_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [0]),
        .Q(\i_PE_step_reg[4]_0 [0]));
  FDCE \i_PE_step_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [1]),
        .Q(\i_PE_step_reg[4]_0 [1]));
  FDCE \i_PE_step_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [2]),
        .Q(\i_PE_step_reg[4]_0 [2]));
  FDCE \i_PE_step_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [3]),
        .Q(\i_PE_step_reg[4]_0 [3]));
  FDCE \i_PE_step_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [4]),
        .Q(\i_PE_step_reg[4]_0 [4]));
  FDCE \i_PE_x_dest_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[0]),
        .Q(\i_PE_x_dest_reg[7]_0 [0]));
  FDCE \i_PE_x_dest_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[1]),
        .Q(\i_PE_x_dest_reg[7]_0 [1]));
  FDCE \i_PE_x_dest_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[2]),
        .Q(\i_PE_x_dest_reg[7]_0 [2]));
  FDCE \i_PE_x_dest_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[3]),
        .Q(\i_PE_x_dest_reg[7]_0 [3]));
  FDCE \i_PE_x_dest_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[4]),
        .Q(\i_PE_x_dest_reg[7]_0 [4]));
  FDCE \i_PE_x_dest_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[5]),
        .Q(\i_PE_x_dest_reg[7]_0 [5]));
  FDCE \i_PE_x_dest_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[6]),
        .Q(\i_PE_x_dest_reg[7]_0 [6]));
  FDCE \i_PE_x_dest_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(D[7]),
        .Q(\i_PE_x_dest_reg[7]_0 [7]));
  FDCE \i_PE_x_orig_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [0]),
        .Q(\i_PE_x_orig_reg[7]_0 [0]));
  FDCE \i_PE_x_orig_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [1]),
        .Q(\i_PE_x_orig_reg[7]_0 [1]));
  FDCE \i_PE_x_orig_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [2]),
        .Q(\i_PE_x_orig_reg[7]_0 [2]));
  FDCE \i_PE_x_orig_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [3]),
        .Q(\i_PE_x_orig_reg[7]_0 [3]));
  FDCE \i_PE_x_orig_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [4]),
        .Q(\i_PE_x_orig_reg[7]_0 [4]));
  FDCE \i_PE_x_orig_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [5]),
        .Q(\i_PE_x_orig_reg[7]_0 [5]));
  FDCE \i_PE_x_orig_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [6]),
        .Q(\i_PE_x_orig_reg[7]_0 [6]));
  FDCE \i_PE_x_orig_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [7]),
        .Q(\i_PE_x_orig_reg[7]_0 [7]));
  FDCE \i_PE_y_dest_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [0]),
        .Q(\i_PE_y_dest_reg[7]_0 [0]));
  FDCE \i_PE_y_dest_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [1]),
        .Q(\i_PE_y_dest_reg[7]_0 [1]));
  FDCE \i_PE_y_dest_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [2]),
        .Q(\i_PE_y_dest_reg[7]_0 [2]));
  FDCE \i_PE_y_dest_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [3]),
        .Q(\i_PE_y_dest_reg[7]_0 [3]));
  FDCE \i_PE_y_dest_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [4]),
        .Q(\i_PE_y_dest_reg[7]_0 [4]));
  FDCE \i_PE_y_dest_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [5]),
        .Q(\i_PE_y_dest_reg[7]_0 [5]));
  FDCE \i_PE_y_dest_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [6]),
        .Q(\i_PE_y_dest_reg[7]_0 [6]));
  FDCE \i_PE_y_dest_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [7]),
        .Q(\i_PE_y_dest_reg[7]_0 [7]));
  FDCE \i_PE_y_orig_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [0]),
        .Q(\i_PE_y_orig_reg[7]_0 [0]));
  FDCE \i_PE_y_orig_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [1]),
        .Q(\i_PE_y_orig_reg[7]_0 [1]));
  FDCE \i_PE_y_orig_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [2]),
        .Q(\i_PE_y_orig_reg[7]_0 [2]));
  FDCE \i_PE_y_orig_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [3]),
        .Q(\i_PE_y_orig_reg[7]_0 [3]));
  FDCE \i_PE_y_orig_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [4]),
        .Q(\i_PE_y_orig_reg[7]_0 [4]));
  FDCE \i_PE_y_orig_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [5]),
        .Q(\i_PE_y_orig_reg[7]_0 [5]));
  FDCE \i_PE_y_orig_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [6]),
        .Q(\i_PE_y_orig_reg[7]_0 [6]));
  FDCE \i_PE_y_orig_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [7]),
        .Q(\i_PE_y_orig_reg[7]_0 [7]));
  FDCE \i_PM_frame_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [0]),
        .Q(\i_PM_frame_reg[7]_0 [0]));
  FDCE \i_PM_frame_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [1]),
        .Q(\i_PM_frame_reg[7]_0 [1]));
  FDCE \i_PM_frame_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [2]),
        .Q(\i_PM_frame_reg[7]_0 [2]));
  FDCE \i_PM_frame_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [3]),
        .Q(\i_PM_frame_reg[7]_0 [3]));
  FDCE \i_PM_frame_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [4]),
        .Q(\i_PM_frame_reg[7]_0 [4]));
  FDCE \i_PM_frame_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [5]),
        .Q(\i_PM_frame_reg[7]_0 [5]));
  FDCE \i_PM_frame_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [6]),
        .Q(\i_PM_frame_reg[7]_0 [6]));
  FDCE \i_PM_frame_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [7]),
        .Q(\i_PM_frame_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h55FFFFFF0000C000)) 
    i_PM_req_i_1
       (.I0(PM),
        .I1(i_PM_req_reg_1),
        .I2(i_PM_req_reg_2),
        .I3(reset_riscv),
        .I4(CONTADOR_reg_0),
        .I5(i_PM_req_reg_0),
        .O(i_PM_req_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h31)) 
    i_PM_req_i_2
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(PM_reg_1),
        .O(PM));
  FDRE #(
    .INIT(1'b0)) 
    i_PM_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_PM_req_i_1_n_0),
        .Q(i_PM_req_reg_0),
        .R(1'b0));
  FDCE \i_PM_step_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [0]),
        .Q(\i_PM_step_reg[4]_0 [0]));
  FDCE \i_PM_step_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [1]),
        .Q(\i_PM_step_reg[4]_0 [1]));
  FDCE \i_PM_step_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [2]),
        .Q(\i_PM_step_reg[4]_0 [2]));
  FDCE \i_PM_step_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [3]),
        .Q(\i_PM_step_reg[4]_0 [3]));
  FDCE \i_PM_step_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [4]),
        .Q(\i_PM_step_reg[4]_0 [4]));
  FDCE \i_PM_x_dest_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \i_PM_x_dest_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \i_PM_x_dest_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \i_PM_x_dest_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \i_PM_x_dest_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \i_PM_x_dest_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \i_PM_x_dest_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \i_PM_x_dest_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \i_PM_x_orig_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [0]),
        .Q(\i_PM_x_orig_reg[7]_0 [0]));
  FDCE \i_PM_x_orig_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [1]),
        .Q(\i_PM_x_orig_reg[7]_0 [1]));
  FDCE \i_PM_x_orig_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [2]),
        .Q(\i_PM_x_orig_reg[7]_0 [2]));
  FDCE \i_PM_x_orig_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [3]),
        .Q(\i_PM_x_orig_reg[7]_0 [3]));
  FDCE \i_PM_x_orig_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [4]),
        .Q(\i_PM_x_orig_reg[7]_0 [4]));
  FDCE \i_PM_x_orig_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [5]),
        .Q(\i_PM_x_orig_reg[7]_0 [5]));
  FDCE \i_PM_x_orig_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [6]),
        .Q(\i_PM_x_orig_reg[7]_0 [6]));
  FDCE \i_PM_x_orig_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [7]),
        .Q(\i_PM_x_orig_reg[7]_0 [7]));
  FDCE \i_PM_y_dest_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [0]),
        .Q(\i_PM_y_dest_reg[7]_0 [0]));
  FDCE \i_PM_y_dest_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [1]),
        .Q(\i_PM_y_dest_reg[7]_0 [1]));
  FDCE \i_PM_y_dest_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [2]),
        .Q(\i_PM_y_dest_reg[7]_0 [2]));
  FDCE \i_PM_y_dest_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [3]),
        .Q(\i_PM_y_dest_reg[7]_0 [3]));
  FDCE \i_PM_y_dest_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [4]),
        .Q(\i_PM_y_dest_reg[7]_0 [4]));
  FDCE \i_PM_y_dest_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [5]),
        .Q(\i_PM_y_dest_reg[7]_0 [5]));
  FDCE \i_PM_y_dest_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [6]),
        .Q(\i_PM_y_dest_reg[7]_0 [6]));
  FDCE \i_PM_y_dest_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [7]),
        .Q(\i_PM_y_dest_reg[7]_0 [7]));
  FDCE \i_PM_y_orig_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [0]),
        .Q(\i_PM_y_orig_reg[7]_0 [0]));
  FDCE \i_PM_y_orig_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [1]),
        .Q(\i_PM_y_orig_reg[7]_0 [1]));
  FDCE \i_PM_y_orig_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [2]),
        .Q(\i_PM_y_orig_reg[7]_0 [2]));
  FDCE \i_PM_y_orig_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [3]),
        .Q(\i_PM_y_orig_reg[7]_0 [3]));
  FDCE \i_PM_y_orig_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [4]),
        .Q(\i_PM_y_orig_reg[7]_0 [4]));
  FDCE \i_PM_y_orig_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [5]),
        .Q(\i_PM_y_orig_reg[7]_0 [5]));
  FDCE \i_PM_y_orig_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [6]),
        .Q(\i_PM_y_orig_reg[7]_0 [6]));
  FDCE \i_PM_y_orig_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [7]),
        .Q(\i_PM_y_orig_reg[7]_0 [7]));
  FDCE i_S_fb_reg
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(i_PE_fb_reg_0),
        .Q(OUT_S[1]));
  FDCE \i_S_frame_reg[0] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [0]),
        .Q(OUT_S[18]));
  FDCE \i_S_frame_reg[1] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [1]),
        .Q(OUT_S[19]));
  FDCE \i_S_frame_reg[2] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [2]),
        .Q(OUT_S[20]));
  FDCE \i_S_frame_reg[3] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [3]),
        .Q(OUT_S[21]));
  FDCE \i_S_frame_reg[4] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [4]),
        .Q(OUT_S[22]));
  FDCE \i_S_frame_reg[5] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [5]),
        .Q(OUT_S[23]));
  FDCE \i_S_frame_reg[6] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [6]),
        .Q(OUT_S[24]));
  FDCE \i_S_frame_reg[7] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_frame_reg[7]_0 [7]),
        .Q(OUT_S[25]));
  FDCE \i_S_pixel_reg[0] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [0]),
        .Q(OUT_S[47]));
  FDCE \i_S_pixel_reg[10] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [10]),
        .Q(OUT_S[57]));
  FDCE \i_S_pixel_reg[11] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [11]),
        .Q(OUT_S[58]));
  FDCE \i_S_pixel_reg[12] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [12]),
        .Q(OUT_S[59]));
  FDCE \i_S_pixel_reg[13] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [13]),
        .Q(OUT_S[60]));
  FDCE \i_S_pixel_reg[14] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [14]),
        .Q(OUT_S[61]));
  FDCE \i_S_pixel_reg[15] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [15]),
        .Q(OUT_S[62]));
  FDCE \i_S_pixel_reg[1] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [1]),
        .Q(OUT_S[48]));
  FDCE \i_S_pixel_reg[2] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [2]),
        .Q(OUT_S[49]));
  FDCE \i_S_pixel_reg[3] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [3]),
        .Q(OUT_S[50]));
  FDCE \i_S_pixel_reg[4] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [4]),
        .Q(OUT_S[51]));
  FDCE \i_S_pixel_reg[5] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [5]),
        .Q(OUT_S[52]));
  FDCE \i_S_pixel_reg[6] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [6]),
        .Q(OUT_S[53]));
  FDCE \i_S_pixel_reg[7] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [7]),
        .Q(OUT_S[54]));
  FDCE \i_S_pixel_reg[8] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [8]),
        .Q(OUT_S[55]));
  FDCE \i_S_pixel_reg[9] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_pixel_reg[15]_0 [9]),
        .Q(OUT_S[56]));
  LUT6 #(
    .INIT(64'h55FFFFFF0000C000)) 
    i_S_req_i_1
       (.I0(S),
        .I1(i_S_req_reg_0),
        .I2(i_PM_req_reg_2),
        .I3(reset_riscv),
        .I4(CONTADOR_reg_0),
        .I5(OUT_S[0]),
        .O(i_S_req_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h31)) 
    i_S_req_i_2
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(OUT_S_ACK),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    i_S_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_S_req_i_1_n_0),
        .Q(OUT_S[0]),
        .R(1'b0));
  FDCE \i_S_step_reg[0] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [0]),
        .Q(OUT_S[26]));
  FDCE \i_S_step_reg[1] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [1]),
        .Q(OUT_S[27]));
  FDCE \i_S_step_reg[2] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [2]),
        .Q(OUT_S[28]));
  FDCE \i_S_step_reg[3] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [3]),
        .Q(OUT_S[29]));
  FDCE \i_S_step_reg[4] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_step_reg[4]_0 [4]),
        .Q(OUT_S[30]));
  FDCE \i_S_x_dest_reg[0] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[0]),
        .Q(OUT_S[39]));
  FDCE \i_S_x_dest_reg[1] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[1]),
        .Q(OUT_S[40]));
  FDCE \i_S_x_dest_reg[2] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[2]),
        .Q(OUT_S[41]));
  FDCE \i_S_x_dest_reg[3] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[3]),
        .Q(OUT_S[42]));
  FDCE \i_S_x_dest_reg[4] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[4]),
        .Q(OUT_S[43]));
  FDCE \i_S_x_dest_reg[5] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[5]),
        .Q(OUT_S[44]));
  FDCE \i_S_x_dest_reg[6] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[6]),
        .Q(OUT_S[45]));
  FDCE \i_S_x_dest_reg[7] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(D[7]),
        .Q(OUT_S[46]));
  FDCE \i_S_x_orig_reg[0] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [0]),
        .Q(OUT_S[10]));
  FDCE \i_S_x_orig_reg[1] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [1]),
        .Q(OUT_S[11]));
  FDCE \i_S_x_orig_reg[2] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [2]),
        .Q(OUT_S[12]));
  FDCE \i_S_x_orig_reg[3] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [3]),
        .Q(OUT_S[13]));
  FDCE \i_S_x_orig_reg[4] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [4]),
        .Q(OUT_S[14]));
  FDCE \i_S_x_orig_reg[5] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [5]),
        .Q(OUT_S[15]));
  FDCE \i_S_x_orig_reg[6] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [6]),
        .Q(OUT_S[16]));
  FDCE \i_S_x_orig_reg[7] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_x_orig_reg[7]_0 [7]),
        .Q(OUT_S[17]));
  FDCE \i_S_y_dest_reg[0] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [0]),
        .Q(OUT_S[31]));
  FDCE \i_S_y_dest_reg[1] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [1]),
        .Q(OUT_S[32]));
  FDCE \i_S_y_dest_reg[2] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [2]),
        .Q(OUT_S[33]));
  FDCE \i_S_y_dest_reg[3] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [3]),
        .Q(OUT_S[34]));
  FDCE \i_S_y_dest_reg[4] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [4]),
        .Q(OUT_S[35]));
  FDCE \i_S_y_dest_reg[5] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [5]),
        .Q(OUT_S[36]));
  FDCE \i_S_y_dest_reg[6] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [6]),
        .Q(OUT_S[37]));
  FDCE \i_S_y_dest_reg[7] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_dest_reg[7]_0 [7]),
        .Q(OUT_S[38]));
  FDCE \i_S_y_orig_reg[0] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [0]),
        .Q(OUT_S[2]));
  FDCE \i_S_y_orig_reg[1] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [1]),
        .Q(OUT_S[3]));
  FDCE \i_S_y_orig_reg[2] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [2]),
        .Q(OUT_S[4]));
  FDCE \i_S_y_orig_reg[3] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [3]),
        .Q(OUT_S[5]));
  FDCE \i_S_y_orig_reg[4] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [4]),
        .Q(OUT_S[6]));
  FDCE \i_S_y_orig_reg[5] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [5]),
        .Q(OUT_S[7]));
  FDCE \i_S_y_orig_reg[6] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [6]),
        .Q(OUT_S[8]));
  FDCE \i_S_y_orig_reg[7] 
       (.C(clk),
        .CE(\i_S_x_orig_reg[0]_0 ),
        .CLR(SR),
        .D(\i_E_y_orig_reg[7]_0 [7]),
        .Q(OUT_S[9]));
  LUT6 #(
    .INIT(64'hFCFFFEFF30001000)) 
    i_W_req_i_1
       (.I0(i_W_req_i_2_n_0),
        .I1(contador_two__0),
        .I2(CONTADOR_reg_1),
        .I3(i_W_req_i_3_n_0),
        .I4(OUT_W_ACK),
        .I5(OUT_W),
        .O(i_W_req_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_10
       (.I0(\clk_count_reg_n_0_[24] ),
        .I1(\clk_count_reg_n_0_[25] ),
        .O(i_W_req_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_11
       (.I0(\clk_count_reg_n_0_[22] ),
        .I1(\clk_count_reg_n_0_[23] ),
        .O(i_W_req_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_12
       (.I0(\clk_count_reg_n_0_[20] ),
        .I1(\clk_count_reg_n_0_[21] ),
        .O(i_W_req_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_13
       (.I0(\clk_count_reg_n_0_[18] ),
        .I1(\clk_count_reg_n_0_[19] ),
        .O(i_W_req_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_14
       (.I0(\clk_count_reg_n_0_[16] ),
        .I1(\clk_count_reg_n_0_[17] ),
        .O(i_W_req_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_15
       (.I0(\clk_count_reg_n_0_[31] ),
        .I1(\clk_count_reg_n_0_[30] ),
        .O(i_W_req_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_16
       (.I0(\clk_count_reg_n_0_[29] ),
        .I1(\clk_count_reg_n_0_[28] ),
        .O(i_W_req_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_17
       (.I0(\clk_count_reg_n_0_[27] ),
        .I1(\clk_count_reg_n_0_[26] ),
        .O(i_W_req_i_17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_18
       (.I0(\clk_count_reg_n_0_[25] ),
        .I1(\clk_count_reg_n_0_[24] ),
        .O(i_W_req_i_18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_19
       (.I0(\clk_count_reg_n_0_[23] ),
        .I1(\clk_count_reg_n_0_[22] ),
        .O(i_W_req_i_19_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i_W_req_i_2
       (.I0(clk_count1),
        .I1(clk_count114_out),
        .O(i_W_req_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_20
       (.I0(\clk_count_reg_n_0_[21] ),
        .I1(\clk_count_reg_n_0_[20] ),
        .O(i_W_req_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_21
       (.I0(\clk_count_reg_n_0_[19] ),
        .I1(\clk_count_reg_n_0_[18] ),
        .O(i_W_req_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_22
       (.I0(\clk_count_reg_n_0_[17] ),
        .I1(\clk_count_reg_n_0_[16] ),
        .O(i_W_req_i_22_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_23
       (.I0(\clk_count_reg_n_0_[14] ),
        .I1(\clk_count_reg_n_0_[15] ),
        .O(i_W_req_i_23_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_24
       (.I0(\clk_count_reg_n_0_[12] ),
        .I1(\clk_count_reg_n_0_[13] ),
        .O(i_W_req_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_25
       (.I0(\clk_count_reg_n_0_[10] ),
        .I1(\clk_count_reg_n_0_[11] ),
        .O(i_W_req_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_26
       (.I0(\clk_count_reg_n_0_[8] ),
        .I1(\clk_count_reg_n_0_[9] ),
        .O(i_W_req_i_26_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_27
       (.I0(\clk_count_reg_n_0_[6] ),
        .I1(\clk_count_reg_n_0_[7] ),
        .O(i_W_req_i_27_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_28
       (.I0(\clk_count_reg_n_0_[4] ),
        .I1(\clk_count_reg_n_0_[5] ),
        .O(i_W_req_i_28_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i_W_req_i_29
       (.I0(\clk_count_reg_n_0_[2] ),
        .I1(\clk_count_reg_n_0_[3] ),
        .O(i_W_req_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i_W_req_i_3
       (.I0(CONTADOR_reg_0),
        .I1(reset_riscv),
        .O(i_W_req_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i_W_req_i_30
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count_reg_n_0_[1] ),
        .O(i_W_req_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_31
       (.I0(\clk_count_reg_n_0_[15] ),
        .I1(\clk_count_reg_n_0_[14] ),
        .O(i_W_req_i_31_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_32
       (.I0(\clk_count_reg_n_0_[13] ),
        .I1(\clk_count_reg_n_0_[12] ),
        .O(i_W_req_i_32_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_33
       (.I0(\clk_count_reg_n_0_[11] ),
        .I1(\clk_count_reg_n_0_[10] ),
        .O(i_W_req_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_34
       (.I0(\clk_count_reg_n_0_[9] ),
        .I1(\clk_count_reg_n_0_[8] ),
        .O(i_W_req_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_35
       (.I0(\clk_count_reg_n_0_[7] ),
        .I1(\clk_count_reg_n_0_[6] ),
        .O(i_W_req_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i_W_req_i_36
       (.I0(\clk_count_reg_n_0_[5] ),
        .I1(\clk_count_reg_n_0_[4] ),
        .O(i_W_req_i_36_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i_W_req_i_37
       (.I0(\clk_count_reg_n_0_[3] ),
        .I1(\clk_count_reg_n_0_[2] ),
        .O(i_W_req_i_37_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i_W_req_i_38
       (.I0(\clk_count_reg_n_0_[1] ),
        .I1(\clk_count_reg_n_0_[0] ),
        .O(i_W_req_i_38_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i_W_req_i_5
       (.I0(S_reg_n_0),
        .I1(E_reg_n_0),
        .I2(PM_reg_n_0),
        .I3(W_reg_n_0),
        .I4(PE_reg_n_0),
        .I5(N_reg_n_0),
        .O(clk_count114_out));
  LUT2 #(
    .INIT(4'h2)) 
    i_W_req_i_7
       (.I0(\clk_count_reg_n_0_[30] ),
        .I1(\clk_count_reg_n_0_[31] ),
        .O(i_W_req_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_8
       (.I0(\clk_count_reg_n_0_[28] ),
        .I1(\clk_count_reg_n_0_[29] ),
        .O(i_W_req_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i_W_req_i_9
       (.I0(\clk_count_reg_n_0_[26] ),
        .I1(\clk_count_reg_n_0_[27] ),
        .O(i_W_req_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    i_W_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_W_req_i_1_n_0),
        .Q(OUT_W),
        .R(1'b0));
  CARRY8 i_W_req_reg_i_4
       (.CI(i_W_req_reg_i_6_n_0),
        .CI_TOP(1'b0),
        .CO({clk_count1,i_W_req_reg_i_4_n_1,i_W_req_reg_i_4_n_2,i_W_req_reg_i_4_n_3,i_W_req_reg_i_4_n_4,i_W_req_reg_i_4_n_5,i_W_req_reg_i_4_n_6,i_W_req_reg_i_4_n_7}),
        .DI({i_W_req_i_7_n_0,i_W_req_i_8_n_0,i_W_req_i_9_n_0,i_W_req_i_10_n_0,i_W_req_i_11_n_0,i_W_req_i_12_n_0,i_W_req_i_13_n_0,i_W_req_i_14_n_0}),
        .O(NLW_i_W_req_reg_i_4_O_UNCONNECTED[7:0]),
        .S({i_W_req_i_15_n_0,i_W_req_i_16_n_0,i_W_req_i_17_n_0,i_W_req_i_18_n_0,i_W_req_i_19_n_0,i_W_req_i_20_n_0,i_W_req_i_21_n_0,i_W_req_i_22_n_0}));
  CARRY8 i_W_req_reg_i_6
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i_W_req_reg_i_6_n_0,i_W_req_reg_i_6_n_1,i_W_req_reg_i_6_n_2,i_W_req_reg_i_6_n_3,i_W_req_reg_i_6_n_4,i_W_req_reg_i_6_n_5,i_W_req_reg_i_6_n_6,i_W_req_reg_i_6_n_7}),
        .DI({i_W_req_i_23_n_0,i_W_req_i_24_n_0,i_W_req_i_25_n_0,i_W_req_i_26_n_0,i_W_req_i_27_n_0,i_W_req_i_28_n_0,i_W_req_i_29_n_0,i_W_req_i_30_n_0}),
        .O(NLW_i_W_req_reg_i_6_O_UNCONNECTED[7:0]),
        .S({i_W_req_i_31_n_0,i_W_req_i_32_n_0,i_W_req_i_33_n_0,i_W_req_i_34_n_0,i_W_req_i_35_n_0,i_W_req_i_36_n_0,i_W_req_i_37_n_0,i_W_req_i_38_n_0}));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_zcu104_1_0,zcu104,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "zcu104,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    ser_tx,
    ser_rx,
    reset_riscv,
    IN_N,
    IN_N_ACK,
    IN_S,
    IN_S_ACK,
    IN_E,
    IN_E_ACK,
    IN_W,
    IN_W_ACK,
    OUT_N,
    OUT_N_ACK,
    OUT_S,
    OUT_S_ACK,
    OUT_E,
    OUT_E_ACK,
    OUT_W,
    OUT_W_ACK,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s00_axi, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input clk;
  output ser_tx;
  input ser_rx;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset_riscv RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset_riscv, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output reset_riscv;
  input [63:0]IN_N;
  output IN_N_ACK;
  input [63:0]IN_S;
  output IN_S_ACK;
  input [63:0]IN_E;
  output IN_E_ACK;
  input [63:0]IN_W;
  output IN_W_ACK;
  output [63:0]OUT_N;
  input OUT_N_ACK;
  output [63:0]OUT_S;
  input OUT_S_ACK;
  output [63:0]OUT_E;
  input OUT_E_ACK;
  output [63:0]OUT_W;
  input OUT_W_ACK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWADDR" *) input [31:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARADDR" *) input [14:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;

  wire \<const0> ;
  wire [63:0]IN_E;
  wire IN_E_ACK;
  wire [63:0]IN_N;
  wire IN_N_ACK;
  wire [63:0]IN_S;
  wire IN_S_ACK;
  wire IN_W_ACK;
  wire [63:1]\^OUT_E ;
  wire OUT_E_ACK;
  wire [63:1]\^OUT_N ;
  wire OUT_N_ACK;
  wire [63:1]\^OUT_S ;
  wire OUT_S_ACK;
  wire [1:1]\^OUT_W ;
  wire OUT_W_ACK;
  wire clk;
  wire reset_riscv;
  wire s00_axi_aclk;
  wire [14:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [31:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire ser_rx;
  wire ser_tx;

  assign OUT_E[63:1] = \^OUT_E [63:1];
  assign OUT_E[0] = OUT_E_ACK;
  assign OUT_N[63:1] = \^OUT_N [63:1];
  assign OUT_N[0] = OUT_N_ACK;
  assign OUT_S[63:1] = \^OUT_S [63:1];
  assign OUT_S[0] = OUT_S_ACK;
  assign OUT_W[63] = \<const0> ;
  assign OUT_W[62] = \<const0> ;
  assign OUT_W[61] = \<const0> ;
  assign OUT_W[60] = \<const0> ;
  assign OUT_W[59] = \<const0> ;
  assign OUT_W[58] = \<const0> ;
  assign OUT_W[57] = \<const0> ;
  assign OUT_W[56] = \<const0> ;
  assign OUT_W[55] = \<const0> ;
  assign OUT_W[54] = \<const0> ;
  assign OUT_W[53] = \<const0> ;
  assign OUT_W[52] = \<const0> ;
  assign OUT_W[51] = \<const0> ;
  assign OUT_W[50] = \<const0> ;
  assign OUT_W[49] = \<const0> ;
  assign OUT_W[48] = \<const0> ;
  assign OUT_W[47] = \<const0> ;
  assign OUT_W[46] = \<const0> ;
  assign OUT_W[45] = \<const0> ;
  assign OUT_W[44] = \<const0> ;
  assign OUT_W[43] = \<const0> ;
  assign OUT_W[42] = \<const0> ;
  assign OUT_W[41] = \<const0> ;
  assign OUT_W[40] = \<const0> ;
  assign OUT_W[39] = \<const0> ;
  assign OUT_W[38] = \<const0> ;
  assign OUT_W[37] = \<const0> ;
  assign OUT_W[36] = \<const0> ;
  assign OUT_W[35] = \<const0> ;
  assign OUT_W[34] = \<const0> ;
  assign OUT_W[33] = \<const0> ;
  assign OUT_W[32] = \<const0> ;
  assign OUT_W[31] = \<const0> ;
  assign OUT_W[30] = \<const0> ;
  assign OUT_W[29] = \<const0> ;
  assign OUT_W[28] = \<const0> ;
  assign OUT_W[27] = \<const0> ;
  assign OUT_W[26] = \<const0> ;
  assign OUT_W[25] = \<const0> ;
  assign OUT_W[24] = \<const0> ;
  assign OUT_W[23] = \<const0> ;
  assign OUT_W[22] = \<const0> ;
  assign OUT_W[21] = \<const0> ;
  assign OUT_W[20] = \<const0> ;
  assign OUT_W[19] = \<const0> ;
  assign OUT_W[18] = \<const0> ;
  assign OUT_W[17] = \<const0> ;
  assign OUT_W[16] = \<const0> ;
  assign OUT_W[15] = \<const0> ;
  assign OUT_W[14] = \<const0> ;
  assign OUT_W[13] = \<const0> ;
  assign OUT_W[12] = \<const0> ;
  assign OUT_W[11] = \<const0> ;
  assign OUT_W[10] = \<const0> ;
  assign OUT_W[9] = \<const0> ;
  assign OUT_W[8] = \<const0> ;
  assign OUT_W[7] = \<const0> ;
  assign OUT_W[6] = \<const0> ;
  assign OUT_W[5] = \<const0> ;
  assign OUT_W[4] = \<const0> ;
  assign OUT_W[3] = \<const0> ;
  assign OUT_W[2] = \<const0> ;
  assign OUT_W[1] = \^OUT_W [1];
  assign OUT_W[0] = OUT_W_ACK;
  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zcu104 inst
       (.IN_E(IN_E[63:1]),
        .IN_E_ACK(IN_E_ACK),
        .IN_N(IN_N[63:1]),
        .IN_N_ACK(IN_N_ACK),
        .IN_S(IN_S[63:1]),
        .IN_S_ACK(IN_S_ACK),
        .IN_W_ACK(IN_W_ACK),
        .OUT_E(\^OUT_E ),
        .OUT_E_ACK(OUT_E_ACK),
        .OUT_N(\^OUT_N ),
        .OUT_N_ACK(OUT_N_ACK),
        .OUT_S(\^OUT_S ),
        .OUT_S_ACK(OUT_S_ACK),
        .OUT_W(\^OUT_W ),
        .OUT_W_ACK(OUT_W_ACK),
        .clk(clk),
        .reset_riscv(reset_riscv),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .ser_rx(ser_rx),
        .ser_tx(ser_tx));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_in_PE_controller
   (i_PE_fb,
    s_PE_req,
    D,
    \i_PE_y_orig_reg[7]_0 ,
    \i_PE_x_orig_reg[7]_0 ,
    \i_PE_y_dest_reg[7]_0 ,
    \i_PE_x_dest_reg[7]_0 ,
    \i_PE_pixel_reg[15]_0 ,
    \i_PE_step_reg[4]_0 ,
    \i_PE_frame_reg[7]_0 ,
    clk,
    Q,
    SR,
    s_PE_ack,
    reset_riscv);
  output i_PE_fb;
  output s_PE_req;
  output [0:0]D;
  output [7:0]\i_PE_y_orig_reg[7]_0 ;
  output [7:0]\i_PE_x_orig_reg[7]_0 ;
  output [7:0]\i_PE_y_dest_reg[7]_0 ;
  output [7:0]\i_PE_x_dest_reg[7]_0 ;
  output [15:0]\i_PE_pixel_reg[15]_0 ;
  output [4:0]\i_PE_step_reg[4]_0 ;
  output [7:0]\i_PE_frame_reg[7]_0 ;
  input clk;
  input [62:0]Q;
  input [0:0]SR;
  input s_PE_ack;
  input reset_riscv;

  wire [0:0]D;
  wire FSM_sequential_mode_i_1__0_n_0;
  wire [62:0]Q;
  wire [0:0]SR;
  wire aux1;
  wire aux12_out;
  wire aux1_reg_n_0;
  wire aux23_out;
  wire aux2_i_1__0_n_0;
  wire aux2_reg_n_0;
  wire clk;
  wire i_PE_fb;
  wire [7:0]\i_PE_frame_reg[7]_0 ;
  wire [15:0]\i_PE_pixel_reg[15]_0 ;
  wire i_PE_req_i_1__0_n_0;
  wire [4:0]\i_PE_step_reg[4]_0 ;
  wire [7:0]\i_PE_x_dest_reg[7]_0 ;
  wire [7:0]\i_PE_x_orig_reg[7]_0 ;
  wire [7:0]\i_PE_y_dest_reg[7]_0 ;
  wire \i_PE_y_orig[7]_i_1_n_0 ;
  wire [7:0]\i_PE_y_orig_reg[7]_0 ;
  wire oc_PE_ack_i_1_n_0;
  wire reset_riscv;
  wire s_PE_ack;
  wire s_PE_req;

  LUT6 #(
    .INIT(64'h11F111F100005050)) 
    FSM_sequential_mode_i_1__0
       (.I0(s_PE_ack),
        .I1(aux1_reg_n_0),
        .I2(Q[0]),
        .I3(aux2_reg_n_0),
        .I4(s_PE_req),
        .I5(aux1),
        .O(FSM_sequential_mode_i_1__0_n_0));
  (* FSM_ENCODED_STATES = "iSTATE:0,iSTATE0:1," *) 
  FDCE #(
    .INIT(1'b0)) 
    FSM_sequential_mode_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(FSM_sequential_mode_i_1__0_n_0),
        .Q(aux1));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    aux1_i_1__0
       (.I0(aux2_reg_n_0),
        .I1(Q[0]),
        .I2(aux1_reg_n_0),
        .I3(s_PE_ack),
        .O(aux12_out));
  FDRE #(
    .INIT(1'b0)) 
    aux1_reg
       (.C(clk),
        .CE(aux2_i_1__0_n_0),
        .D(aux12_out),
        .Q(aux1_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    aux2_i_1__0
       (.I0(aux1),
        .I1(reset_riscv),
        .O(aux2_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    aux2_i_2__0
       (.I0(aux1_reg_n_0),
        .I1(s_PE_ack),
        .I2(aux2_reg_n_0),
        .I3(Q[0]),
        .O(aux23_out));
  FDRE #(
    .INIT(1'b0)) 
    aux2_reg
       (.C(clk),
        .CE(aux2_i_1__0_n_0),
        .D(aux23_out),
        .Q(aux2_reg_n_0),
        .R(1'b0));
  FDCE i_PE_fb_reg
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[1]),
        .Q(i_PE_fb));
  FDCE \i_PE_frame_reg[0] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[18]),
        .Q(\i_PE_frame_reg[7]_0 [0]));
  FDCE \i_PE_frame_reg[1] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[19]),
        .Q(\i_PE_frame_reg[7]_0 [1]));
  FDCE \i_PE_frame_reg[2] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[20]),
        .Q(\i_PE_frame_reg[7]_0 [2]));
  FDCE \i_PE_frame_reg[3] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[21]),
        .Q(\i_PE_frame_reg[7]_0 [3]));
  FDCE \i_PE_frame_reg[4] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[22]),
        .Q(\i_PE_frame_reg[7]_0 [4]));
  FDCE \i_PE_frame_reg[5] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[23]),
        .Q(\i_PE_frame_reg[7]_0 [5]));
  FDCE \i_PE_frame_reg[6] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[24]),
        .Q(\i_PE_frame_reg[7]_0 [6]));
  FDCE \i_PE_frame_reg[7] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[25]),
        .Q(\i_PE_frame_reg[7]_0 [7]));
  FDCE \i_PE_pixel_reg[0] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[47]),
        .Q(\i_PE_pixel_reg[15]_0 [0]));
  FDCE \i_PE_pixel_reg[10] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[57]),
        .Q(\i_PE_pixel_reg[15]_0 [10]));
  FDCE \i_PE_pixel_reg[11] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[58]),
        .Q(\i_PE_pixel_reg[15]_0 [11]));
  FDCE \i_PE_pixel_reg[12] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[59]),
        .Q(\i_PE_pixel_reg[15]_0 [12]));
  FDCE \i_PE_pixel_reg[13] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[60]),
        .Q(\i_PE_pixel_reg[15]_0 [13]));
  FDCE \i_PE_pixel_reg[14] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[61]),
        .Q(\i_PE_pixel_reg[15]_0 [14]));
  FDCE \i_PE_pixel_reg[15] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[62]),
        .Q(\i_PE_pixel_reg[15]_0 [15]));
  FDCE \i_PE_pixel_reg[1] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[48]),
        .Q(\i_PE_pixel_reg[15]_0 [1]));
  FDCE \i_PE_pixel_reg[2] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[49]),
        .Q(\i_PE_pixel_reg[15]_0 [2]));
  FDCE \i_PE_pixel_reg[3] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[50]),
        .Q(\i_PE_pixel_reg[15]_0 [3]));
  FDCE \i_PE_pixel_reg[4] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[51]),
        .Q(\i_PE_pixel_reg[15]_0 [4]));
  FDCE \i_PE_pixel_reg[5] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[52]),
        .Q(\i_PE_pixel_reg[15]_0 [5]));
  FDCE \i_PE_pixel_reg[6] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[53]),
        .Q(\i_PE_pixel_reg[15]_0 [6]));
  FDCE \i_PE_pixel_reg[7] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[54]),
        .Q(\i_PE_pixel_reg[15]_0 [7]));
  FDCE \i_PE_pixel_reg[8] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[55]),
        .Q(\i_PE_pixel_reg[15]_0 [8]));
  FDCE \i_PE_pixel_reg[9] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[56]),
        .Q(\i_PE_pixel_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h30F2)) 
    i_PE_req_i_1__0
       (.I0(Q[0]),
        .I1(s_PE_ack),
        .I2(s_PE_req),
        .I3(aux1),
        .O(i_PE_req_i_1__0_n_0));
  FDCE i_PE_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(i_PE_req_i_1__0_n_0),
        .Q(s_PE_req));
  FDCE \i_PE_step_reg[0] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[26]),
        .Q(\i_PE_step_reg[4]_0 [0]));
  FDCE \i_PE_step_reg[1] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[27]),
        .Q(\i_PE_step_reg[4]_0 [1]));
  FDCE \i_PE_step_reg[2] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[28]),
        .Q(\i_PE_step_reg[4]_0 [2]));
  FDCE \i_PE_step_reg[3] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[29]),
        .Q(\i_PE_step_reg[4]_0 [3]));
  FDCE \i_PE_step_reg[4] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[30]),
        .Q(\i_PE_step_reg[4]_0 [4]));
  FDCE \i_PE_x_dest_reg[0] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[39]),
        .Q(\i_PE_x_dest_reg[7]_0 [0]));
  FDCE \i_PE_x_dest_reg[1] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[40]),
        .Q(\i_PE_x_dest_reg[7]_0 [1]));
  FDCE \i_PE_x_dest_reg[2] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[41]),
        .Q(\i_PE_x_dest_reg[7]_0 [2]));
  FDCE \i_PE_x_dest_reg[3] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[42]),
        .Q(\i_PE_x_dest_reg[7]_0 [3]));
  FDCE \i_PE_x_dest_reg[4] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[43]),
        .Q(\i_PE_x_dest_reg[7]_0 [4]));
  FDCE \i_PE_x_dest_reg[5] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[44]),
        .Q(\i_PE_x_dest_reg[7]_0 [5]));
  FDCE \i_PE_x_dest_reg[6] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[45]),
        .Q(\i_PE_x_dest_reg[7]_0 [6]));
  FDCE \i_PE_x_dest_reg[7] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[46]),
        .Q(\i_PE_x_dest_reg[7]_0 [7]));
  FDCE \i_PE_x_orig_reg[0] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[10]),
        .Q(\i_PE_x_orig_reg[7]_0 [0]));
  FDCE \i_PE_x_orig_reg[1] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[11]),
        .Q(\i_PE_x_orig_reg[7]_0 [1]));
  FDCE \i_PE_x_orig_reg[2] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[12]),
        .Q(\i_PE_x_orig_reg[7]_0 [2]));
  FDCE \i_PE_x_orig_reg[3] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[13]),
        .Q(\i_PE_x_orig_reg[7]_0 [3]));
  FDCE \i_PE_x_orig_reg[4] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[14]),
        .Q(\i_PE_x_orig_reg[7]_0 [4]));
  FDCE \i_PE_x_orig_reg[5] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[15]),
        .Q(\i_PE_x_orig_reg[7]_0 [5]));
  FDCE \i_PE_x_orig_reg[6] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[16]),
        .Q(\i_PE_x_orig_reg[7]_0 [6]));
  FDCE \i_PE_x_orig_reg[7] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[17]),
        .Q(\i_PE_x_orig_reg[7]_0 [7]));
  FDCE \i_PE_y_dest_reg[0] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[31]),
        .Q(\i_PE_y_dest_reg[7]_0 [0]));
  FDCE \i_PE_y_dest_reg[1] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[32]),
        .Q(\i_PE_y_dest_reg[7]_0 [1]));
  FDCE \i_PE_y_dest_reg[2] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[33]),
        .Q(\i_PE_y_dest_reg[7]_0 [2]));
  FDCE \i_PE_y_dest_reg[3] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[34]),
        .Q(\i_PE_y_dest_reg[7]_0 [3]));
  FDCE \i_PE_y_dest_reg[4] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[35]),
        .Q(\i_PE_y_dest_reg[7]_0 [4]));
  FDCE \i_PE_y_dest_reg[5] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[36]),
        .Q(\i_PE_y_dest_reg[7]_0 [5]));
  FDCE \i_PE_y_dest_reg[6] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[37]),
        .Q(\i_PE_y_dest_reg[7]_0 [6]));
  FDCE \i_PE_y_dest_reg[7] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[38]),
        .Q(\i_PE_y_dest_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'h0100)) 
    \i_PE_y_orig[7]_i_1 
       (.I0(aux1),
        .I1(s_PE_req),
        .I2(s_PE_ack),
        .I3(Q[0]),
        .O(\i_PE_y_orig[7]_i_1_n_0 ));
  FDCE \i_PE_y_orig_reg[0] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[2]),
        .Q(\i_PE_y_orig_reg[7]_0 [0]));
  FDCE \i_PE_y_orig_reg[1] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[3]),
        .Q(\i_PE_y_orig_reg[7]_0 [1]));
  FDCE \i_PE_y_orig_reg[2] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[4]),
        .Q(\i_PE_y_orig_reg[7]_0 [2]));
  FDCE \i_PE_y_orig_reg[3] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[5]),
        .Q(\i_PE_y_orig_reg[7]_0 [3]));
  FDCE \i_PE_y_orig_reg[4] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[6]),
        .Q(\i_PE_y_orig_reg[7]_0 [4]));
  FDCE \i_PE_y_orig_reg[5] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[7]),
        .Q(\i_PE_y_orig_reg[7]_0 [5]));
  FDCE \i_PE_y_orig_reg[6] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[8]),
        .Q(\i_PE_y_orig_reg[7]_0 [6]));
  FDCE \i_PE_y_orig_reg[7] 
       (.C(clk),
        .CE(\i_PE_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(Q[9]),
        .Q(\i_PE_y_orig_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hF0FF0010)) 
    oc_PE_ack_i_1
       (.I0(s_PE_ack),
        .I1(s_PE_req),
        .I2(Q[0]),
        .I3(aux1),
        .I4(D),
        .O(oc_PE_ack_i_1_n_0));
  FDCE oc_PE_ack_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(oc_PE_ack_i_1_n_0),
        .Q(D));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_in_PM_controller
   (i_PM_fb,
    s_PM_req,
    oc_PM_ack_reg_0,
    oc_PM_ack_reg_1,
    Q,
    \i_PM_x_orig_reg[7]_0 ,
    \i_PM_y_dest_reg[7]_0 ,
    \i_PM_x_dest_reg[7]_0 ,
    \i_PM_pixel_reg[15]_0 ,
    \i_PM_step_reg[4]_0 ,
    \i_PM_frame_reg[7]_0 ,
    clk,
    signal_out_pm_in_router_data,
    SR,
    s_PM_ack,
    reset_riscv,
    \signal_i_PM_pixel_reg[0] );
  output i_PM_fb;
  output s_PM_req;
  output oc_PM_ack_reg_0;
  output oc_PM_ack_reg_1;
  output [7:0]Q;
  output [7:0]\i_PM_x_orig_reg[7]_0 ;
  output [7:0]\i_PM_y_dest_reg[7]_0 ;
  output [7:0]\i_PM_x_dest_reg[7]_0 ;
  output [15:0]\i_PM_pixel_reg[15]_0 ;
  output [4:0]\i_PM_step_reg[4]_0 ;
  output [7:0]\i_PM_frame_reg[7]_0 ;
  input clk;
  input [62:0]signal_out_pm_in_router_data;
  input [0:0]SR;
  input s_PM_ack;
  input reset_riscv;
  input \signal_i_PM_pixel_reg[0] ;

  wire FSM_sequential_mode_i_1_n_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire aux1;
  wire aux12_out;
  wire aux1_reg_n_0;
  wire aux23_out;
  wire aux2_i_1__1_n_0;
  wire aux2_reg_n_0;
  wire clk;
  wire i_PM_fb;
  wire [7:0]\i_PM_frame_reg[7]_0 ;
  wire [15:0]\i_PM_pixel_reg[15]_0 ;
  wire i_PM_req_i_1__0_n_0;
  wire [4:0]\i_PM_step_reg[4]_0 ;
  wire [7:0]\i_PM_x_dest_reg[7]_0 ;
  wire [7:0]\i_PM_x_orig_reg[7]_0 ;
  wire [7:0]\i_PM_y_dest_reg[7]_0 ;
  wire \i_PM_y_orig[7]_i_1_n_0 ;
  wire oc_PM_ack_i_1_n_0;
  wire oc_PM_ack_reg_0;
  wire oc_PM_ack_reg_1;
  wire reset_riscv;
  wire s_PM_ack;
  wire s_PM_req;
  wire \signal_i_PM_pixel_reg[0] ;
  wire [62:0]signal_out_pm_in_router_data;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_mode_router[2]_i_2 
       (.I0(oc_PM_ack_reg_0),
        .I1(\signal_i_PM_pixel_reg[0] ),
        .O(oc_PM_ack_reg_1));
  LUT6 #(
    .INIT(64'h11F111F100005050)) 
    FSM_sequential_mode_i_1
       (.I0(s_PM_ack),
        .I1(aux1_reg_n_0),
        .I2(signal_out_pm_in_router_data[0]),
        .I3(aux2_reg_n_0),
        .I4(s_PM_req),
        .I5(aux1),
        .O(FSM_sequential_mode_i_1_n_0));
  (* FSM_ENCODED_STATES = "iSTATE:0,iSTATE0:1," *) 
  FDCE #(
    .INIT(1'b0)) 
    FSM_sequential_mode_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(FSM_sequential_mode_i_1_n_0),
        .Q(aux1));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    aux1_i_1
       (.I0(aux2_reg_n_0),
        .I1(signal_out_pm_in_router_data[0]),
        .I2(aux1_reg_n_0),
        .I3(s_PM_ack),
        .O(aux12_out));
  FDRE #(
    .INIT(1'b0)) 
    aux1_reg
       (.C(clk),
        .CE(aux2_i_1__1_n_0),
        .D(aux12_out),
        .Q(aux1_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    aux2_i_1__1
       (.I0(aux1),
        .I1(reset_riscv),
        .O(aux2_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    aux2_i_2
       (.I0(aux1_reg_n_0),
        .I1(s_PM_ack),
        .I2(aux2_reg_n_0),
        .I3(signal_out_pm_in_router_data[0]),
        .O(aux23_out));
  FDRE #(
    .INIT(1'b0)) 
    aux2_reg
       (.C(clk),
        .CE(aux2_i_1__1_n_0),
        .D(aux23_out),
        .Q(aux2_reg_n_0),
        .R(1'b0));
  FDCE i_PM_fb_reg
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[1]),
        .Q(i_PM_fb));
  FDCE \i_PM_frame_reg[0] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[18]),
        .Q(\i_PM_frame_reg[7]_0 [0]));
  FDCE \i_PM_frame_reg[1] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[19]),
        .Q(\i_PM_frame_reg[7]_0 [1]));
  FDCE \i_PM_frame_reg[2] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[20]),
        .Q(\i_PM_frame_reg[7]_0 [2]));
  FDCE \i_PM_frame_reg[3] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[21]),
        .Q(\i_PM_frame_reg[7]_0 [3]));
  FDCE \i_PM_frame_reg[4] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[22]),
        .Q(\i_PM_frame_reg[7]_0 [4]));
  FDCE \i_PM_frame_reg[5] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[23]),
        .Q(\i_PM_frame_reg[7]_0 [5]));
  FDCE \i_PM_frame_reg[6] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[24]),
        .Q(\i_PM_frame_reg[7]_0 [6]));
  FDCE \i_PM_frame_reg[7] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[25]),
        .Q(\i_PM_frame_reg[7]_0 [7]));
  FDCE \i_PM_pixel_reg[0] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[47]),
        .Q(\i_PM_pixel_reg[15]_0 [0]));
  FDCE \i_PM_pixel_reg[10] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[57]),
        .Q(\i_PM_pixel_reg[15]_0 [10]));
  FDCE \i_PM_pixel_reg[11] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[58]),
        .Q(\i_PM_pixel_reg[15]_0 [11]));
  FDCE \i_PM_pixel_reg[12] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[59]),
        .Q(\i_PM_pixel_reg[15]_0 [12]));
  FDCE \i_PM_pixel_reg[13] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[60]),
        .Q(\i_PM_pixel_reg[15]_0 [13]));
  FDCE \i_PM_pixel_reg[14] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[61]),
        .Q(\i_PM_pixel_reg[15]_0 [14]));
  FDCE \i_PM_pixel_reg[15] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[62]),
        .Q(\i_PM_pixel_reg[15]_0 [15]));
  FDCE \i_PM_pixel_reg[1] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[48]),
        .Q(\i_PM_pixel_reg[15]_0 [1]));
  FDCE \i_PM_pixel_reg[2] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[49]),
        .Q(\i_PM_pixel_reg[15]_0 [2]));
  FDCE \i_PM_pixel_reg[3] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[50]),
        .Q(\i_PM_pixel_reg[15]_0 [3]));
  FDCE \i_PM_pixel_reg[4] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[51]),
        .Q(\i_PM_pixel_reg[15]_0 [4]));
  FDCE \i_PM_pixel_reg[5] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[52]),
        .Q(\i_PM_pixel_reg[15]_0 [5]));
  FDCE \i_PM_pixel_reg[6] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[53]),
        .Q(\i_PM_pixel_reg[15]_0 [6]));
  FDCE \i_PM_pixel_reg[7] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[54]),
        .Q(\i_PM_pixel_reg[15]_0 [7]));
  FDCE \i_PM_pixel_reg[8] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[55]),
        .Q(\i_PM_pixel_reg[15]_0 [8]));
  FDCE \i_PM_pixel_reg[9] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[56]),
        .Q(\i_PM_pixel_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h30F2)) 
    i_PM_req_i_1__0
       (.I0(signal_out_pm_in_router_data[0]),
        .I1(s_PM_ack),
        .I2(s_PM_req),
        .I3(aux1),
        .O(i_PM_req_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    i_PM_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(i_PM_req_i_1__0_n_0),
        .Q(s_PM_req));
  FDCE \i_PM_step_reg[0] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[26]),
        .Q(\i_PM_step_reg[4]_0 [0]));
  FDCE \i_PM_step_reg[1] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[27]),
        .Q(\i_PM_step_reg[4]_0 [1]));
  FDCE \i_PM_step_reg[2] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[28]),
        .Q(\i_PM_step_reg[4]_0 [2]));
  FDCE \i_PM_step_reg[3] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[29]),
        .Q(\i_PM_step_reg[4]_0 [3]));
  FDCE \i_PM_step_reg[4] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[30]),
        .Q(\i_PM_step_reg[4]_0 [4]));
  FDCE \i_PM_x_dest_reg[0] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[39]),
        .Q(\i_PM_x_dest_reg[7]_0 [0]));
  FDCE \i_PM_x_dest_reg[1] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[40]),
        .Q(\i_PM_x_dest_reg[7]_0 [1]));
  FDCE \i_PM_x_dest_reg[2] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[41]),
        .Q(\i_PM_x_dest_reg[7]_0 [2]));
  FDCE \i_PM_x_dest_reg[3] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[42]),
        .Q(\i_PM_x_dest_reg[7]_0 [3]));
  FDCE \i_PM_x_dest_reg[4] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[43]),
        .Q(\i_PM_x_dest_reg[7]_0 [4]));
  FDCE \i_PM_x_dest_reg[5] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[44]),
        .Q(\i_PM_x_dest_reg[7]_0 [5]));
  FDCE \i_PM_x_dest_reg[6] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[45]),
        .Q(\i_PM_x_dest_reg[7]_0 [6]));
  FDCE \i_PM_x_dest_reg[7] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[46]),
        .Q(\i_PM_x_dest_reg[7]_0 [7]));
  FDCE \i_PM_x_orig_reg[0] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[10]),
        .Q(\i_PM_x_orig_reg[7]_0 [0]));
  FDCE \i_PM_x_orig_reg[1] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[11]),
        .Q(\i_PM_x_orig_reg[7]_0 [1]));
  FDCE \i_PM_x_orig_reg[2] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[12]),
        .Q(\i_PM_x_orig_reg[7]_0 [2]));
  FDCE \i_PM_x_orig_reg[3] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[13]),
        .Q(\i_PM_x_orig_reg[7]_0 [3]));
  FDCE \i_PM_x_orig_reg[4] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[14]),
        .Q(\i_PM_x_orig_reg[7]_0 [4]));
  FDCE \i_PM_x_orig_reg[5] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[15]),
        .Q(\i_PM_x_orig_reg[7]_0 [5]));
  FDCE \i_PM_x_orig_reg[6] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[16]),
        .Q(\i_PM_x_orig_reg[7]_0 [6]));
  FDCE \i_PM_x_orig_reg[7] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[17]),
        .Q(\i_PM_x_orig_reg[7]_0 [7]));
  FDCE \i_PM_y_dest_reg[0] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[31]),
        .Q(\i_PM_y_dest_reg[7]_0 [0]));
  FDCE \i_PM_y_dest_reg[1] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[32]),
        .Q(\i_PM_y_dest_reg[7]_0 [1]));
  FDCE \i_PM_y_dest_reg[2] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[33]),
        .Q(\i_PM_y_dest_reg[7]_0 [2]));
  FDCE \i_PM_y_dest_reg[3] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[34]),
        .Q(\i_PM_y_dest_reg[7]_0 [3]));
  FDCE \i_PM_y_dest_reg[4] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[35]),
        .Q(\i_PM_y_dest_reg[7]_0 [4]));
  FDCE \i_PM_y_dest_reg[5] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[36]),
        .Q(\i_PM_y_dest_reg[7]_0 [5]));
  FDCE \i_PM_y_dest_reg[6] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[37]),
        .Q(\i_PM_y_dest_reg[7]_0 [6]));
  FDCE \i_PM_y_dest_reg[7] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[38]),
        .Q(\i_PM_y_dest_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'h0100)) 
    \i_PM_y_orig[7]_i_1 
       (.I0(aux1),
        .I1(s_PM_req),
        .I2(s_PM_ack),
        .I3(signal_out_pm_in_router_data[0]),
        .O(\i_PM_y_orig[7]_i_1_n_0 ));
  FDCE \i_PM_y_orig_reg[0] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[2]),
        .Q(Q[0]));
  FDCE \i_PM_y_orig_reg[1] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[3]),
        .Q(Q[1]));
  FDCE \i_PM_y_orig_reg[2] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[4]),
        .Q(Q[2]));
  FDCE \i_PM_y_orig_reg[3] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[5]),
        .Q(Q[3]));
  FDCE \i_PM_y_orig_reg[4] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[6]),
        .Q(Q[4]));
  FDCE \i_PM_y_orig_reg[5] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[7]),
        .Q(Q[5]));
  FDCE \i_PM_y_orig_reg[6] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[8]),
        .Q(Q[6]));
  FDCE \i_PM_y_orig_reg[7] 
       (.C(clk),
        .CE(\i_PM_y_orig[7]_i_1_n_0 ),
        .CLR(SR),
        .D(signal_out_pm_in_router_data[9]),
        .Q(Q[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hF0FF0010)) 
    oc_PM_ack_i_1
       (.I0(s_PM_ack),
        .I1(s_PM_req),
        .I2(signal_out_pm_in_router_data[0]),
        .I3(aux1),
        .I4(oc_PM_ack_reg_0),
        .O(oc_PM_ack_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    oc_PM_ack_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(oc_PM_ack_i_1_n_0),
        .Q(oc_PM_ack_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_out_PE_controller
   (aux2_reg_0,
    aux1_reg_0,
    wsignal_in_pe_out_router_data,
    FSM_sequential_mode_reg_0,
    PE_input_CTRL_ack,
    OUT_N_ACK_0,
    aux1_reg_1,
    clk,
    PE_input_CTRL_fb,
    SR,
    FSM_sequential_mode_reg_1,
    i_PE_req_reg_0,
    oc_PE_ack_reg_0,
    \i_PE_x_orig_reg[0]_0 ,
    aux2_reg_1,
    OUT_N_ACK,
    OUT_S_ACK,
    OUT_E_ACK,
    OUT_W_ACK,
    PM_input_CTRL_ack,
    D,
    \i_PE_x_dest_reg[7]_0 ,
    \i_PE_y_dest_reg[7]_0 ,
    \i_PE_step_reg[4]_0 ,
    \i_PE_frame_reg[7]_0 ,
    \i_PE_x_orig_reg[7]_0 ,
    \i_PE_y_orig_reg[7]_0 );
  output aux2_reg_0;
  output aux1_reg_0;
  output [62:0]wsignal_in_pe_out_router_data;
  output FSM_sequential_mode_reg_0;
  output PE_input_CTRL_ack;
  output OUT_N_ACK_0;
  input aux1_reg_1;
  input clk;
  input PE_input_CTRL_fb;
  input [0:0]SR;
  input FSM_sequential_mode_reg_1;
  input i_PE_req_reg_0;
  input oc_PE_ack_reg_0;
  input \i_PE_x_orig_reg[0]_0 ;
  input aux2_reg_1;
  input OUT_N_ACK;
  input OUT_S_ACK;
  input OUT_E_ACK;
  input OUT_W_ACK;
  input PM_input_CTRL_ack;
  input [15:0]D;
  input [7:0]\i_PE_x_dest_reg[7]_0 ;
  input [7:0]\i_PE_y_dest_reg[7]_0 ;
  input [4:0]\i_PE_step_reg[4]_0 ;
  input [7:0]\i_PE_frame_reg[7]_0 ;
  input [7:0]\i_PE_x_orig_reg[7]_0 ;
  input [7:0]\i_PE_y_orig_reg[7]_0 ;

  wire [15:0]D;
  wire FSM_sequential_mode_reg_0;
  wire FSM_sequential_mode_reg_1;
  wire OUT_E_ACK;
  wire OUT_N_ACK;
  wire OUT_N_ACK_0;
  wire OUT_S_ACK;
  wire OUT_W_ACK;
  wire PE_input_CTRL_ack;
  wire PE_input_CTRL_fb;
  wire PM_input_CTRL_ack;
  wire [0:0]SR;
  wire aux1_i_1__3_n_0;
  wire aux1_reg_0;
  wire aux1_reg_1;
  wire aux2_i_2__3_n_0;
  wire aux2_reg_0;
  wire aux2_reg_1;
  wire clk;
  wire [7:0]\i_PE_frame_reg[7]_0 ;
  wire \i_PE_pixel[15]_i_1_n_0 ;
  wire i_PE_req_reg_0;
  wire [4:0]\i_PE_step_reg[4]_0 ;
  wire [7:0]\i_PE_x_dest_reg[7]_0 ;
  wire \i_PE_x_orig_reg[0]_0 ;
  wire [7:0]\i_PE_x_orig_reg[7]_0 ;
  wire [7:0]\i_PE_y_dest_reg[7]_0 ;
  wire [7:0]\i_PE_y_orig_reg[7]_0 ;
  wire oc_PE_ack_reg_0;
  wire [62:0]wsignal_in_pe_out_router_data;

  (* FSM_ENCODED_STATES = "iSTATE:0,iSTATE0:1," *) 
  FDCE #(
    .INIT(1'b0)) 
    FSM_sequential_mode_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(FSM_sequential_mode_reg_1),
        .Q(FSM_sequential_mode_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    PM_stall_in_EB_i_2
       (.I0(OUT_N_ACK),
        .I1(PE_input_CTRL_ack),
        .I2(OUT_S_ACK),
        .I3(OUT_E_ACK),
        .I4(OUT_W_ACK),
        .I5(PM_input_CTRL_ack),
        .O(OUT_N_ACK_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    aux1_i_1__3
       (.I0(aux2_reg_0),
        .I1(aux2_reg_1),
        .I2(\i_PE_x_orig_reg[0]_0 ),
        .I3(aux1_reg_0),
        .O(aux1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    aux1_reg
       (.C(clk),
        .CE(aux1_reg_1),
        .D(aux1_i_1__3_n_0),
        .Q(aux1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h000B)) 
    aux2_i_2__3
       (.I0(aux2_reg_0),
        .I1(aux2_reg_1),
        .I2(\i_PE_x_orig_reg[0]_0 ),
        .I3(aux1_reg_0),
        .O(aux2_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    aux2_reg
       (.C(clk),
        .CE(aux1_reg_1),
        .D(aux2_i_2__3_n_0),
        .Q(aux2_reg_0),
        .R(1'b0));
  FDCE i_PE_fb_reg
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(PE_input_CTRL_fb),
        .Q(wsignal_in_pe_out_router_data[1]));
  FDCE \i_PE_frame_reg[0] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_frame_reg[7]_0 [0]),
        .Q(wsignal_in_pe_out_router_data[18]));
  FDCE \i_PE_frame_reg[1] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_frame_reg[7]_0 [1]),
        .Q(wsignal_in_pe_out_router_data[19]));
  FDCE \i_PE_frame_reg[2] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_frame_reg[7]_0 [2]),
        .Q(wsignal_in_pe_out_router_data[20]));
  FDCE \i_PE_frame_reg[3] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_frame_reg[7]_0 [3]),
        .Q(wsignal_in_pe_out_router_data[21]));
  FDCE \i_PE_frame_reg[4] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_frame_reg[7]_0 [4]),
        .Q(wsignal_in_pe_out_router_data[22]));
  FDCE \i_PE_frame_reg[5] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_frame_reg[7]_0 [5]),
        .Q(wsignal_in_pe_out_router_data[23]));
  FDCE \i_PE_frame_reg[6] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_frame_reg[7]_0 [6]),
        .Q(wsignal_in_pe_out_router_data[24]));
  FDCE \i_PE_frame_reg[7] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_frame_reg[7]_0 [7]),
        .Q(wsignal_in_pe_out_router_data[25]));
  LUT4 #(
    .INIT(16'h0010)) 
    \i_PE_pixel[15]_i_1 
       (.I0(\i_PE_x_orig_reg[0]_0 ),
        .I1(wsignal_in_pe_out_router_data[0]),
        .I2(aux2_reg_1),
        .I3(FSM_sequential_mode_reg_0),
        .O(\i_PE_pixel[15]_i_1_n_0 ));
  FDCE \i_PE_pixel_reg[0] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[0]),
        .Q(wsignal_in_pe_out_router_data[47]));
  FDCE \i_PE_pixel_reg[10] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[10]),
        .Q(wsignal_in_pe_out_router_data[57]));
  FDCE \i_PE_pixel_reg[11] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[11]),
        .Q(wsignal_in_pe_out_router_data[58]));
  FDCE \i_PE_pixel_reg[12] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[12]),
        .Q(wsignal_in_pe_out_router_data[59]));
  FDCE \i_PE_pixel_reg[13] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[13]),
        .Q(wsignal_in_pe_out_router_data[60]));
  FDCE \i_PE_pixel_reg[14] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[14]),
        .Q(wsignal_in_pe_out_router_data[61]));
  FDCE \i_PE_pixel_reg[15] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[15]),
        .Q(wsignal_in_pe_out_router_data[62]));
  FDCE \i_PE_pixel_reg[1] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[1]),
        .Q(wsignal_in_pe_out_router_data[48]));
  FDCE \i_PE_pixel_reg[2] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[2]),
        .Q(wsignal_in_pe_out_router_data[49]));
  FDCE \i_PE_pixel_reg[3] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[3]),
        .Q(wsignal_in_pe_out_router_data[50]));
  FDCE \i_PE_pixel_reg[4] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[4]),
        .Q(wsignal_in_pe_out_router_data[51]));
  FDCE \i_PE_pixel_reg[5] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[5]),
        .Q(wsignal_in_pe_out_router_data[52]));
  FDCE \i_PE_pixel_reg[6] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[6]),
        .Q(wsignal_in_pe_out_router_data[53]));
  FDCE \i_PE_pixel_reg[7] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[7]),
        .Q(wsignal_in_pe_out_router_data[54]));
  FDCE \i_PE_pixel_reg[8] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[8]),
        .Q(wsignal_in_pe_out_router_data[55]));
  FDCE \i_PE_pixel_reg[9] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(D[9]),
        .Q(wsignal_in_pe_out_router_data[56]));
  FDCE i_PE_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(i_PE_req_reg_0),
        .Q(wsignal_in_pe_out_router_data[0]));
  FDCE \i_PE_step_reg[0] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_step_reg[4]_0 [0]),
        .Q(wsignal_in_pe_out_router_data[26]));
  FDCE \i_PE_step_reg[1] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_step_reg[4]_0 [1]),
        .Q(wsignal_in_pe_out_router_data[27]));
  FDCE \i_PE_step_reg[2] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_step_reg[4]_0 [2]),
        .Q(wsignal_in_pe_out_router_data[28]));
  FDCE \i_PE_step_reg[3] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_step_reg[4]_0 [3]),
        .Q(wsignal_in_pe_out_router_data[29]));
  FDCE \i_PE_step_reg[4] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_step_reg[4]_0 [4]),
        .Q(wsignal_in_pe_out_router_data[30]));
  FDCE \i_PE_x_dest_reg[0] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_dest_reg[7]_0 [0]),
        .Q(wsignal_in_pe_out_router_data[39]));
  FDCE \i_PE_x_dest_reg[1] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_dest_reg[7]_0 [1]),
        .Q(wsignal_in_pe_out_router_data[40]));
  FDCE \i_PE_x_dest_reg[2] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_dest_reg[7]_0 [2]),
        .Q(wsignal_in_pe_out_router_data[41]));
  FDCE \i_PE_x_dest_reg[3] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_dest_reg[7]_0 [3]),
        .Q(wsignal_in_pe_out_router_data[42]));
  FDCE \i_PE_x_dest_reg[4] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_dest_reg[7]_0 [4]),
        .Q(wsignal_in_pe_out_router_data[43]));
  FDCE \i_PE_x_dest_reg[5] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_dest_reg[7]_0 [5]),
        .Q(wsignal_in_pe_out_router_data[44]));
  FDCE \i_PE_x_dest_reg[6] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_dest_reg[7]_0 [6]),
        .Q(wsignal_in_pe_out_router_data[45]));
  FDCE \i_PE_x_dest_reg[7] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_dest_reg[7]_0 [7]),
        .Q(wsignal_in_pe_out_router_data[46]));
  FDCE \i_PE_x_orig_reg[0] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_orig_reg[7]_0 [0]),
        .Q(wsignal_in_pe_out_router_data[10]));
  FDCE \i_PE_x_orig_reg[1] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_orig_reg[7]_0 [1]),
        .Q(wsignal_in_pe_out_router_data[11]));
  FDCE \i_PE_x_orig_reg[2] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_orig_reg[7]_0 [2]),
        .Q(wsignal_in_pe_out_router_data[12]));
  FDCE \i_PE_x_orig_reg[3] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_orig_reg[7]_0 [3]),
        .Q(wsignal_in_pe_out_router_data[13]));
  FDCE \i_PE_x_orig_reg[4] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_orig_reg[7]_0 [4]),
        .Q(wsignal_in_pe_out_router_data[14]));
  FDCE \i_PE_x_orig_reg[5] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_orig_reg[7]_0 [5]),
        .Q(wsignal_in_pe_out_router_data[15]));
  FDCE \i_PE_x_orig_reg[6] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_orig_reg[7]_0 [6]),
        .Q(wsignal_in_pe_out_router_data[16]));
  FDCE \i_PE_x_orig_reg[7] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_x_orig_reg[7]_0 [7]),
        .Q(wsignal_in_pe_out_router_data[17]));
  FDCE \i_PE_y_dest_reg[0] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_dest_reg[7]_0 [0]),
        .Q(wsignal_in_pe_out_router_data[31]));
  FDCE \i_PE_y_dest_reg[1] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_dest_reg[7]_0 [1]),
        .Q(wsignal_in_pe_out_router_data[32]));
  FDCE \i_PE_y_dest_reg[2] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_dest_reg[7]_0 [2]),
        .Q(wsignal_in_pe_out_router_data[33]));
  FDCE \i_PE_y_dest_reg[3] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_dest_reg[7]_0 [3]),
        .Q(wsignal_in_pe_out_router_data[34]));
  FDCE \i_PE_y_dest_reg[4] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_dest_reg[7]_0 [4]),
        .Q(wsignal_in_pe_out_router_data[35]));
  FDCE \i_PE_y_dest_reg[5] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_dest_reg[7]_0 [5]),
        .Q(wsignal_in_pe_out_router_data[36]));
  FDCE \i_PE_y_dest_reg[6] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_dest_reg[7]_0 [6]),
        .Q(wsignal_in_pe_out_router_data[37]));
  FDCE \i_PE_y_dest_reg[7] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_dest_reg[7]_0 [7]),
        .Q(wsignal_in_pe_out_router_data[38]));
  FDCE \i_PE_y_orig_reg[0] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_orig_reg[7]_0 [0]),
        .Q(wsignal_in_pe_out_router_data[2]));
  FDCE \i_PE_y_orig_reg[1] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_orig_reg[7]_0 [1]),
        .Q(wsignal_in_pe_out_router_data[3]));
  FDCE \i_PE_y_orig_reg[2] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_orig_reg[7]_0 [2]),
        .Q(wsignal_in_pe_out_router_data[4]));
  FDCE \i_PE_y_orig_reg[3] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_orig_reg[7]_0 [3]),
        .Q(wsignal_in_pe_out_router_data[5]));
  FDCE \i_PE_y_orig_reg[4] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_orig_reg[7]_0 [4]),
        .Q(wsignal_in_pe_out_router_data[6]));
  FDCE \i_PE_y_orig_reg[5] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_orig_reg[7]_0 [5]),
        .Q(wsignal_in_pe_out_router_data[7]));
  FDCE \i_PE_y_orig_reg[6] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_orig_reg[7]_0 [6]),
        .Q(wsignal_in_pe_out_router_data[8]));
  FDCE \i_PE_y_orig_reg[7] 
       (.C(clk),
        .CE(\i_PE_pixel[15]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PE_y_orig_reg[7]_0 [7]),
        .Q(wsignal_in_pe_out_router_data[9]));
  FDCE oc_PE_ack_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(oc_PE_ack_reg_0),
        .Q(PE_input_CTRL_ack));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_out_pm_controller
   (aux2_reg_0,
    aux1_reg_0,
    FSM_sequential_mode_reg_0,
    i_PM_req_reg_0,
    PM_input_CTRL_ack,
    aux23_out,
    wsignal_in_pm_out_router_data,
    aux1_reg_1,
    clk,
    FSM_sequential_mode_reg_1,
    SR,
    i_PM_req_reg_1,
    oc_PM_ack_reg_0,
    signal_out_pm_in_router_ack,
    aux2_reg_1,
    aux2_reg_2,
    aux2_reg_3,
    aux2_reg_4,
    D,
    \i_PM_y_dest_reg[7]_0 ,
    \i_PM_step_reg[4]_0 ,
    \i_PM_frame_reg[7]_0 ,
    \i_PM_x_orig_reg[7]_0 ,
    \i_PM_y_orig_reg[7]_0 );
  output aux2_reg_0;
  output aux1_reg_0;
  output FSM_sequential_mode_reg_0;
  output i_PM_req_reg_0;
  output PM_input_CTRL_ack;
  output aux23_out;
  output [44:0]wsignal_in_pm_out_router_data;
  input aux1_reg_1;
  input clk;
  input FSM_sequential_mode_reg_1;
  input [0:0]SR;
  input i_PM_req_reg_1;
  input oc_PM_ack_reg_0;
  input signal_out_pm_in_router_ack;
  input aux2_reg_1;
  input aux2_reg_2;
  input aux2_reg_3;
  input aux2_reg_4;
  input [7:0]D;
  input [7:0]\i_PM_y_dest_reg[7]_0 ;
  input [4:0]\i_PM_step_reg[4]_0 ;
  input [7:0]\i_PM_frame_reg[7]_0 ;
  input [7:0]\i_PM_x_orig_reg[7]_0 ;
  input [7:0]\i_PM_y_orig_reg[7]_0 ;

  wire [7:0]D;
  wire FSM_sequential_mode_reg_0;
  wire FSM_sequential_mode_reg_1;
  wire PM_input_CTRL_ack;
  wire [0:0]SR;
  wire aux1_i_1__2_n_0;
  wire aux1_reg_0;
  wire aux1_reg_1;
  wire aux23_out;
  wire aux2_i_2__2_n_0;
  wire aux2_reg_0;
  wire aux2_reg_1;
  wire aux2_reg_2;
  wire aux2_reg_3;
  wire aux2_reg_4;
  wire clk;
  wire [7:0]\i_PM_frame_reg[7]_0 ;
  wire i_PM_req_reg_0;
  wire i_PM_req_reg_1;
  wire [4:0]\i_PM_step_reg[4]_0 ;
  wire \i_PM_x_dest[7]_i_1_n_0 ;
  wire [7:0]\i_PM_x_orig_reg[7]_0 ;
  wire [7:0]\i_PM_y_dest_reg[7]_0 ;
  wire [7:0]\i_PM_y_orig_reg[7]_0 ;
  wire oc_PM_ack_reg_0;
  wire signal_out_pm_in_router_ack;
  wire [44:0]wsignal_in_pm_out_router_data;

  (* FSM_ENCODED_STATES = "iSTATE:0,iSTATE0:1," *) 
  FDCE #(
    .INIT(1'b0)) 
    FSM_sequential_mode_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(FSM_sequential_mode_reg_1),
        .Q(FSM_sequential_mode_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    aux1_i_1__2
       (.I0(aux2_reg_0),
        .I1(aux2_reg_1),
        .I2(signal_out_pm_in_router_ack),
        .I3(aux1_reg_0),
        .O(aux1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    aux1_reg
       (.C(clk),
        .CE(aux1_reg_1),
        .D(aux1_i_1__2_n_0),
        .Q(aux1_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000D)) 
    aux2_i_2__1
       (.I0(i_PM_req_reg_0),
        .I1(aux2_reg_2),
        .I2(aux2_reg_3),
        .I3(aux2_reg_4),
        .O(aux23_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h000B)) 
    aux2_i_2__2
       (.I0(aux2_reg_0),
        .I1(aux2_reg_1),
        .I2(signal_out_pm_in_router_ack),
        .I3(aux1_reg_0),
        .O(aux2_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    aux2_reg
       (.C(clk),
        .CE(aux1_reg_1),
        .D(aux2_i_2__2_n_0),
        .Q(aux2_reg_0),
        .R(1'b0));
  FDCE \i_PM_frame_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_frame_reg[7]_0 [0]),
        .Q(wsignal_in_pm_out_router_data[16]));
  FDCE \i_PM_frame_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_frame_reg[7]_0 [1]),
        .Q(wsignal_in_pm_out_router_data[17]));
  FDCE \i_PM_frame_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_frame_reg[7]_0 [2]),
        .Q(wsignal_in_pm_out_router_data[18]));
  FDCE \i_PM_frame_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_frame_reg[7]_0 [3]),
        .Q(wsignal_in_pm_out_router_data[19]));
  FDCE \i_PM_frame_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_frame_reg[7]_0 [4]),
        .Q(wsignal_in_pm_out_router_data[20]));
  FDCE \i_PM_frame_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_frame_reg[7]_0 [5]),
        .Q(wsignal_in_pm_out_router_data[21]));
  FDCE \i_PM_frame_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_frame_reg[7]_0 [6]),
        .Q(wsignal_in_pm_out_router_data[22]));
  FDCE \i_PM_frame_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_frame_reg[7]_0 [7]),
        .Q(wsignal_in_pm_out_router_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    i_PM_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(i_PM_req_reg_1),
        .Q(i_PM_req_reg_0));
  FDCE \i_PM_step_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_step_reg[4]_0 [0]),
        .Q(wsignal_in_pm_out_router_data[24]));
  FDCE \i_PM_step_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_step_reg[4]_0 [1]),
        .Q(wsignal_in_pm_out_router_data[25]));
  FDCE \i_PM_step_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_step_reg[4]_0 [2]),
        .Q(wsignal_in_pm_out_router_data[26]));
  FDCE \i_PM_step_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_step_reg[4]_0 [3]),
        .Q(wsignal_in_pm_out_router_data[27]));
  FDCE \i_PM_step_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_step_reg[4]_0 [4]),
        .Q(wsignal_in_pm_out_router_data[28]));
  LUT4 #(
    .INIT(16'h0010)) 
    \i_PM_x_dest[7]_i_1 
       (.I0(signal_out_pm_in_router_ack),
        .I1(i_PM_req_reg_0),
        .I2(aux2_reg_1),
        .I3(FSM_sequential_mode_reg_0),
        .O(\i_PM_x_dest[7]_i_1_n_0 ));
  FDCE \i_PM_x_dest_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(D[0]),
        .Q(wsignal_in_pm_out_router_data[37]));
  FDCE \i_PM_x_dest_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(D[1]),
        .Q(wsignal_in_pm_out_router_data[38]));
  FDCE \i_PM_x_dest_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(D[2]),
        .Q(wsignal_in_pm_out_router_data[39]));
  FDCE \i_PM_x_dest_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(D[3]),
        .Q(wsignal_in_pm_out_router_data[40]));
  FDCE \i_PM_x_dest_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(D[4]),
        .Q(wsignal_in_pm_out_router_data[41]));
  FDCE \i_PM_x_dest_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(D[5]),
        .Q(wsignal_in_pm_out_router_data[42]));
  FDCE \i_PM_x_dest_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(D[6]),
        .Q(wsignal_in_pm_out_router_data[43]));
  FDCE \i_PM_x_dest_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(D[7]),
        .Q(wsignal_in_pm_out_router_data[44]));
  FDCE \i_PM_x_orig_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_x_orig_reg[7]_0 [0]),
        .Q(wsignal_in_pm_out_router_data[8]));
  FDCE \i_PM_x_orig_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_x_orig_reg[7]_0 [1]),
        .Q(wsignal_in_pm_out_router_data[9]));
  FDCE \i_PM_x_orig_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_x_orig_reg[7]_0 [2]),
        .Q(wsignal_in_pm_out_router_data[10]));
  FDCE \i_PM_x_orig_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_x_orig_reg[7]_0 [3]),
        .Q(wsignal_in_pm_out_router_data[11]));
  FDCE \i_PM_x_orig_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_x_orig_reg[7]_0 [4]),
        .Q(wsignal_in_pm_out_router_data[12]));
  FDCE \i_PM_x_orig_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_x_orig_reg[7]_0 [5]),
        .Q(wsignal_in_pm_out_router_data[13]));
  FDCE \i_PM_x_orig_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_x_orig_reg[7]_0 [6]),
        .Q(wsignal_in_pm_out_router_data[14]));
  FDCE \i_PM_x_orig_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_x_orig_reg[7]_0 [7]),
        .Q(wsignal_in_pm_out_router_data[15]));
  FDCE \i_PM_y_dest_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_dest_reg[7]_0 [0]),
        .Q(wsignal_in_pm_out_router_data[29]));
  FDCE \i_PM_y_dest_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_dest_reg[7]_0 [1]),
        .Q(wsignal_in_pm_out_router_data[30]));
  FDCE \i_PM_y_dest_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_dest_reg[7]_0 [2]),
        .Q(wsignal_in_pm_out_router_data[31]));
  FDCE \i_PM_y_dest_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_dest_reg[7]_0 [3]),
        .Q(wsignal_in_pm_out_router_data[32]));
  FDCE \i_PM_y_dest_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_dest_reg[7]_0 [4]),
        .Q(wsignal_in_pm_out_router_data[33]));
  FDCE \i_PM_y_dest_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_dest_reg[7]_0 [5]),
        .Q(wsignal_in_pm_out_router_data[34]));
  FDCE \i_PM_y_dest_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_dest_reg[7]_0 [6]),
        .Q(wsignal_in_pm_out_router_data[35]));
  FDCE \i_PM_y_dest_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_dest_reg[7]_0 [7]),
        .Q(wsignal_in_pm_out_router_data[36]));
  FDCE \i_PM_y_orig_reg[0] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_orig_reg[7]_0 [0]),
        .Q(wsignal_in_pm_out_router_data[0]));
  FDCE \i_PM_y_orig_reg[1] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_orig_reg[7]_0 [1]),
        .Q(wsignal_in_pm_out_router_data[1]));
  FDCE \i_PM_y_orig_reg[2] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_orig_reg[7]_0 [2]),
        .Q(wsignal_in_pm_out_router_data[2]));
  FDCE \i_PM_y_orig_reg[3] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_orig_reg[7]_0 [3]),
        .Q(wsignal_in_pm_out_router_data[3]));
  FDCE \i_PM_y_orig_reg[4] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_orig_reg[7]_0 [4]),
        .Q(wsignal_in_pm_out_router_data[4]));
  FDCE \i_PM_y_orig_reg[5] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_orig_reg[7]_0 [5]),
        .Q(wsignal_in_pm_out_router_data[5]));
  FDCE \i_PM_y_orig_reg[6] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_orig_reg[7]_0 [6]),
        .Q(wsignal_in_pm_out_router_data[6]));
  FDCE \i_PM_y_orig_reg[7] 
       (.C(clk),
        .CE(\i_PM_x_dest[7]_i_1_n_0 ),
        .CLR(SR),
        .D(\i_PM_y_orig_reg[7]_0 [7]),
        .Q(wsignal_in_pm_out_router_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    oc_PM_ack_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(oc_PM_ack_reg_0),
        .Q(PM_input_CTRL_ack));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_picorv32
   (trap_reg_0,
    \mem_addr_reg[15]_0 ,
    Q,
    \mem_addr_reg[15]_1 ,
    \mem_addr_reg[16]_0 ,
    \mem_addr_reg[16]_1 ,
    \mem_addr_reg[14]_0 ,
    \mem_addr_reg[14]_1 ,
    \mem_addr_reg[16]_2 ,
    \mem_addr_reg[14]_2 ,
    \mem_addr_reg[15]_2 ,
    \mem_addr_reg[14]_3 ,
    \mem_addr_reg[16]_3 ,
    ram_ready0,
    ram_ready_reg,
    E,
    \mem_addr_reg[16]_4 ,
    D,
    \mem_wdata_reg[31]_0 ,
    \slv_reg3_reg[0] ,
    iomem_ready_reg,
    \mem_wstrb_reg[3]_0 ,
    \mem_wdata_reg[0]_0 ,
    \mem_wstrb_reg[1]_0 ,
    WEBWE,
    \mem_addr_reg[16]_5 ,
    \mem_addr_reg[16]_6 ,
    \mem_addr_reg[14]_4 ,
    \mem_addr_reg[15]_3 ,
    \mem_addr_reg[14]_5 ,
    \mem_addr_reg[14]_6 ,
    \mem_addr_reg[17]_0 ,
    \mem_addr_reg[14]_7 ,
    \mem_addr_reg[14]_8 ,
    \mem_addr_reg[15]_4 ,
    \mem_addr_reg[15]_5 ,
    \mem_addr_reg[16]_7 ,
    \mem_addr_reg[16]_8 ,
    \mem_addr_reg[16]_9 ,
    \mem_addr_reg[16]_10 ,
    \mem_addr_reg[16]_11 ,
    \mem_addr_reg[16]_12 ,
    \mem_addr_reg[16]_13 ,
    \mem_addr_reg[14]_9 ,
    \mem_addr_reg[15]_6 ,
    \mem_addr_reg[14]_10 ,
    \mem_addr_reg[14]_11 ,
    \mem_addr_reg[17]_1 ,
    \mem_addr_reg[14]_12 ,
    \mem_addr_reg[14]_13 ,
    \mem_addr_reg[15]_7 ,
    \mem_addr_reg[15]_8 ,
    \mem_addr_reg[16]_14 ,
    \mem_addr_reg[16]_15 ,
    \mem_addr_reg[16]_16 ,
    \mem_addr_reg[16]_17 ,
    \mem_addr_reg[16]_18 ,
    \mem_addr_reg[16]_19 ,
    \mem_addr_reg[16]_20 ,
    \mem_addr_reg[14]_14 ,
    \mem_addr_reg[15]_9 ,
    \mem_addr_reg[14]_15 ,
    \mem_addr_reg[14]_16 ,
    \mem_addr_reg[17]_2 ,
    \mem_addr_reg[14]_17 ,
    \mem_addr_reg[14]_18 ,
    \mem_addr_reg[15]_10 ,
    \mem_addr_reg[15]_11 ,
    \mem_addr_reg[16]_21 ,
    \mem_addr_reg[16]_22 ,
    \mem_addr_reg[16]_23 ,
    \mem_addr_reg[16]_24 ,
    \mem_addr_reg[15]_12 ,
    \mem_addr_reg[14]_19 ,
    \mem_addr_reg[14]_20 ,
    \mem_addr_reg[17]_3 ,
    \mem_addr_reg[16]_25 ,
    \mem_addr_reg[16]_26 ,
    \mem_addr_reg[16]_27 ,
    \mem_addr_reg[14]_21 ,
    \mem_addr_reg[15]_13 ,
    \mem_addr_reg[14]_22 ,
    \mem_addr_reg[17]_4 ,
    \mem_addr_reg[14]_23 ,
    \mem_addr_reg[14]_24 ,
    \mem_addr_reg[15]_14 ,
    \mem_addr_reg[16]_28 ,
    \mem_addr_reg[16]_29 ,
    \mem_addr_reg[16]_30 ,
    \mem_addr_reg[16]_31 ,
    \mem_addr_reg[14]_25 ,
    \mem_addr_reg[15]_15 ,
    \mem_addr_reg[17]_5 ,
    \mem_addr_reg[16]_32 ,
    \mem_addr_reg[16]_33 ,
    \mem_addr_reg[14]_26 ,
    \mem_addr_reg[15]_16 ,
    \mem_addr_reg[14]_27 ,
    \mem_addr_reg[15]_17 ,
    \mem_addr_reg[15]_18 ,
    \mem_wstrb_reg[3]_1 ,
    reg_dat_re0,
    reg_dat_we0,
    clk,
    SS,
    iomem_ready_reg_0,
    recv_buf_valid,
    mem_do_rinst_reg_0,
    ram_ready,
    input_riscv_ack,
    \iomem_rdata_reg[31] ,
    \iomem_rdata_reg[31]_0 ,
    \iomem_rdata_reg[0] ,
    wsignal_in_pe_out_router_data,
    \iomem_rdata_reg[31]_1 ,
    signal_out_pe_in_router_ack_reg,
    \mem_state_reg[0]_0 ,
    \mem_rdata_q_reg[31]_0 ,
    ram_rdata,
    \mem_rdata_q_reg[31]_1 ,
    simpleuart_reg_dat_do,
    mem_valid_reg_0,
    mem_valid_reg_1);
  output trap_reg_0;
  output \mem_addr_reg[15]_0 ;
  output [12:0]Q;
  output \mem_addr_reg[15]_1 ;
  output \mem_addr_reg[16]_0 ;
  output \mem_addr_reg[16]_1 ;
  output \mem_addr_reg[14]_0 ;
  output \mem_addr_reg[14]_1 ;
  output \mem_addr_reg[16]_2 ;
  output \mem_addr_reg[14]_2 ;
  output \mem_addr_reg[15]_2 ;
  output \mem_addr_reg[14]_3 ;
  output \mem_addr_reg[16]_3 ;
  output ram_ready0;
  output ram_ready_reg;
  output [0:0]E;
  output [3:0]\mem_addr_reg[16]_4 ;
  output [31:0]D;
  output [31:0]\mem_wdata_reg[31]_0 ;
  output [7:0]\slv_reg3_reg[0] ;
  output iomem_ready_reg;
  output [3:0]\mem_wstrb_reg[3]_0 ;
  output \mem_wdata_reg[0]_0 ;
  output \mem_wstrb_reg[1]_0 ;
  output [0:0]WEBWE;
  output [0:0]\mem_addr_reg[16]_5 ;
  output [0:0]\mem_addr_reg[16]_6 ;
  output [0:0]\mem_addr_reg[14]_4 ;
  output [0:0]\mem_addr_reg[15]_3 ;
  output [0:0]\mem_addr_reg[14]_5 ;
  output [0:0]\mem_addr_reg[14]_6 ;
  output [0:0]\mem_addr_reg[17]_0 ;
  output [0:0]\mem_addr_reg[14]_7 ;
  output [0:0]\mem_addr_reg[14]_8 ;
  output [0:0]\mem_addr_reg[15]_4 ;
  output [0:0]\mem_addr_reg[15]_5 ;
  output [0:0]\mem_addr_reg[16]_7 ;
  output [0:0]\mem_addr_reg[16]_8 ;
  output [0:0]\mem_addr_reg[16]_9 ;
  output [0:0]\mem_addr_reg[16]_10 ;
  output [0:0]\mem_addr_reg[16]_11 ;
  output [0:0]\mem_addr_reg[16]_12 ;
  output [0:0]\mem_addr_reg[16]_13 ;
  output [0:0]\mem_addr_reg[14]_9 ;
  output [0:0]\mem_addr_reg[15]_6 ;
  output [0:0]\mem_addr_reg[14]_10 ;
  output [0:0]\mem_addr_reg[14]_11 ;
  output [0:0]\mem_addr_reg[17]_1 ;
  output [0:0]\mem_addr_reg[14]_12 ;
  output [0:0]\mem_addr_reg[14]_13 ;
  output [0:0]\mem_addr_reg[15]_7 ;
  output [0:0]\mem_addr_reg[15]_8 ;
  output [0:0]\mem_addr_reg[16]_14 ;
  output [0:0]\mem_addr_reg[16]_15 ;
  output [0:0]\mem_addr_reg[16]_16 ;
  output [0:0]\mem_addr_reg[16]_17 ;
  output [0:0]\mem_addr_reg[16]_18 ;
  output [0:0]\mem_addr_reg[16]_19 ;
  output [0:0]\mem_addr_reg[16]_20 ;
  output [0:0]\mem_addr_reg[14]_14 ;
  output [0:0]\mem_addr_reg[15]_9 ;
  output [0:0]\mem_addr_reg[14]_15 ;
  output [0:0]\mem_addr_reg[14]_16 ;
  output [0:0]\mem_addr_reg[17]_2 ;
  output [0:0]\mem_addr_reg[14]_17 ;
  output [0:0]\mem_addr_reg[14]_18 ;
  output [0:0]\mem_addr_reg[15]_10 ;
  output [0:0]\mem_addr_reg[15]_11 ;
  output [0:0]\mem_addr_reg[16]_21 ;
  output [0:0]\mem_addr_reg[16]_22 ;
  output [0:0]\mem_addr_reg[16]_23 ;
  output [0:0]\mem_addr_reg[16]_24 ;
  output [0:0]\mem_addr_reg[15]_12 ;
  output \mem_addr_reg[14]_19 ;
  output [0:0]\mem_addr_reg[14]_20 ;
  output \mem_addr_reg[17]_3 ;
  output [0:0]\mem_addr_reg[16]_25 ;
  output [0:0]\mem_addr_reg[16]_26 ;
  output [0:0]\mem_addr_reg[16]_27 ;
  output [0:0]\mem_addr_reg[14]_21 ;
  output [0:0]\mem_addr_reg[15]_13 ;
  output [0:0]\mem_addr_reg[14]_22 ;
  output [0:0]\mem_addr_reg[17]_4 ;
  output [0:0]\mem_addr_reg[14]_23 ;
  output [0:0]\mem_addr_reg[14]_24 ;
  output [0:0]\mem_addr_reg[15]_14 ;
  output [0:0]\mem_addr_reg[16]_28 ;
  output [0:0]\mem_addr_reg[16]_29 ;
  output [0:0]\mem_addr_reg[16]_30 ;
  output [0:0]\mem_addr_reg[16]_31 ;
  output \mem_addr_reg[14]_25 ;
  output \mem_addr_reg[15]_15 ;
  output \mem_addr_reg[17]_5 ;
  output \mem_addr_reg[16]_32 ;
  output \mem_addr_reg[16]_33 ;
  output \mem_addr_reg[14]_26 ;
  output \mem_addr_reg[15]_16 ;
  output \mem_addr_reg[14]_27 ;
  output \mem_addr_reg[15]_17 ;
  output \mem_addr_reg[15]_18 ;
  output [3:0]\mem_wstrb_reg[3]_1 ;
  output reg_dat_re0;
  output reg_dat_we0;
  input clk;
  input [0:0]SS;
  input iomem_ready_reg_0;
  input recv_buf_valid;
  input [0:0]mem_do_rinst_reg_0;
  input ram_ready;
  input input_riscv_ack;
  input [31:0]\iomem_rdata_reg[31] ;
  input [30:0]\iomem_rdata_reg[31]_0 ;
  input [0:0]\iomem_rdata_reg[0] ;
  input [62:0]wsignal_in_pe_out_router_data;
  input [31:0]\iomem_rdata_reg[31]_1 ;
  input signal_out_pe_in_router_ack_reg;
  input \mem_state_reg[0]_0 ;
  input [31:0]\mem_rdata_q_reg[31]_0 ;
  input [31:0]ram_rdata;
  input [31:0]\mem_rdata_q_reg[31]_1 ;
  input [7:0]simpleuart_reg_dat_do;
  input mem_valid_reg_0;
  input mem_valid_reg_1;

  wire [31:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire [31:0]alu_out;
  wire alu_out_0;
  wire [31:0]alu_out_q;
  wire \alu_out_q[0]_i_10_n_0 ;
  wire \alu_out_q[0]_i_11_n_0 ;
  wire \alu_out_q[0]_i_12_n_0 ;
  wire \alu_out_q[0]_i_14_n_0 ;
  wire \alu_out_q[0]_i_15_n_0 ;
  wire \alu_out_q[0]_i_16_n_0 ;
  wire \alu_out_q[0]_i_17_n_0 ;
  wire \alu_out_q[0]_i_18_n_0 ;
  wire \alu_out_q[0]_i_19_n_0 ;
  wire \alu_out_q[0]_i_20_n_0 ;
  wire \alu_out_q[0]_i_21_n_0 ;
  wire \alu_out_q[0]_i_22_n_0 ;
  wire \alu_out_q[0]_i_23_n_0 ;
  wire \alu_out_q[0]_i_24_n_0 ;
  wire \alu_out_q[0]_i_25_n_0 ;
  wire \alu_out_q[0]_i_26_n_0 ;
  wire \alu_out_q[0]_i_27_n_0 ;
  wire \alu_out_q[0]_i_28_n_0 ;
  wire \alu_out_q[0]_i_29_n_0 ;
  wire \alu_out_q[0]_i_2_n_0 ;
  wire \alu_out_q[0]_i_31_n_0 ;
  wire \alu_out_q[0]_i_32_n_0 ;
  wire \alu_out_q[0]_i_33_n_0 ;
  wire \alu_out_q[0]_i_34_n_0 ;
  wire \alu_out_q[0]_i_35_n_0 ;
  wire \alu_out_q[0]_i_36_n_0 ;
  wire \alu_out_q[0]_i_37_n_0 ;
  wire \alu_out_q[0]_i_38_n_0 ;
  wire \alu_out_q[0]_i_39_n_0 ;
  wire \alu_out_q[0]_i_3_n_0 ;
  wire \alu_out_q[0]_i_40_n_0 ;
  wire \alu_out_q[0]_i_41_n_0 ;
  wire \alu_out_q[0]_i_42_n_0 ;
  wire \alu_out_q[0]_i_43_n_0 ;
  wire \alu_out_q[0]_i_44_n_0 ;
  wire \alu_out_q[0]_i_45_n_0 ;
  wire \alu_out_q[0]_i_46_n_0 ;
  wire \alu_out_q[0]_i_47_n_0 ;
  wire \alu_out_q[0]_i_48_n_0 ;
  wire \alu_out_q[0]_i_49_n_0 ;
  wire \alu_out_q[0]_i_50_n_0 ;
  wire \alu_out_q[0]_i_51_n_0 ;
  wire \alu_out_q[0]_i_52_n_0 ;
  wire \alu_out_q[0]_i_53_n_0 ;
  wire \alu_out_q[0]_i_54_n_0 ;
  wire \alu_out_q[0]_i_55_n_0 ;
  wire \alu_out_q[0]_i_56_n_0 ;
  wire \alu_out_q[0]_i_57_n_0 ;
  wire \alu_out_q[0]_i_58_n_0 ;
  wire \alu_out_q[0]_i_59_n_0 ;
  wire \alu_out_q[0]_i_5_n_0 ;
  wire \alu_out_q[0]_i_60_n_0 ;
  wire \alu_out_q[0]_i_61_n_0 ;
  wire \alu_out_q[0]_i_62_n_0 ;
  wire \alu_out_q[0]_i_63_n_0 ;
  wire \alu_out_q[0]_i_64_n_0 ;
  wire \alu_out_q[0]_i_65_n_0 ;
  wire \alu_out_q[0]_i_66_n_0 ;
  wire \alu_out_q[0]_i_67_n_0 ;
  wire \alu_out_q[0]_i_68_n_0 ;
  wire \alu_out_q[0]_i_69_n_0 ;
  wire \alu_out_q[0]_i_70_n_0 ;
  wire \alu_out_q[0]_i_71_n_0 ;
  wire \alu_out_q[0]_i_72_n_0 ;
  wire \alu_out_q[0]_i_73_n_0 ;
  wire \alu_out_q[0]_i_74_n_0 ;
  wire \alu_out_q[0]_i_75_n_0 ;
  wire \alu_out_q[0]_i_76_n_0 ;
  wire \alu_out_q[0]_i_77_n_0 ;
  wire \alu_out_q[0]_i_78_n_0 ;
  wire \alu_out_q[0]_i_79_n_0 ;
  wire \alu_out_q[0]_i_80_n_0 ;
  wire \alu_out_q[0]_i_81_n_0 ;
  wire \alu_out_q[0]_i_82_n_0 ;
  wire \alu_out_q[0]_i_83_n_0 ;
  wire \alu_out_q[0]_i_84_n_0 ;
  wire \alu_out_q[0]_i_85_n_0 ;
  wire \alu_out_q[0]_i_86_n_0 ;
  wire \alu_out_q[10]_i_2_n_0 ;
  wire \alu_out_q[11]_i_2_n_0 ;
  wire \alu_out_q[12]_i_2_n_0 ;
  wire \alu_out_q[13]_i_2_n_0 ;
  wire \alu_out_q[14]_i_2_n_0 ;
  wire \alu_out_q[15]_i_10_n_0 ;
  wire \alu_out_q[15]_i_11_n_0 ;
  wire \alu_out_q[15]_i_2_n_0 ;
  wire \alu_out_q[15]_i_4_n_0 ;
  wire \alu_out_q[15]_i_5_n_0 ;
  wire \alu_out_q[15]_i_6_n_0 ;
  wire \alu_out_q[15]_i_7_n_0 ;
  wire \alu_out_q[15]_i_8_n_0 ;
  wire \alu_out_q[15]_i_9_n_0 ;
  wire \alu_out_q[16]_i_2_n_0 ;
  wire \alu_out_q[17]_i_2_n_0 ;
  wire \alu_out_q[18]_i_2_n_0 ;
  wire \alu_out_q[19]_i_2_n_0 ;
  wire \alu_out_q[1]_i_2_n_0 ;
  wire \alu_out_q[20]_i_2_n_0 ;
  wire \alu_out_q[21]_i_2_n_0 ;
  wire \alu_out_q[22]_i_2_n_0 ;
  wire \alu_out_q[23]_i_10_n_0 ;
  wire \alu_out_q[23]_i_11_n_0 ;
  wire \alu_out_q[23]_i_2_n_0 ;
  wire \alu_out_q[23]_i_4_n_0 ;
  wire \alu_out_q[23]_i_5_n_0 ;
  wire \alu_out_q[23]_i_6_n_0 ;
  wire \alu_out_q[23]_i_7_n_0 ;
  wire \alu_out_q[23]_i_8_n_0 ;
  wire \alu_out_q[23]_i_9_n_0 ;
  wire \alu_out_q[24]_i_2_n_0 ;
  wire \alu_out_q[25]_i_2_n_0 ;
  wire \alu_out_q[26]_i_2_n_0 ;
  wire \alu_out_q[27]_i_2_n_0 ;
  wire \alu_out_q[28]_i_2_n_0 ;
  wire \alu_out_q[29]_i_2_n_0 ;
  wire \alu_out_q[2]_i_2_n_0 ;
  wire \alu_out_q[30]_i_2_n_0 ;
  wire \alu_out_q[31]_i_10_n_0 ;
  wire \alu_out_q[31]_i_11_n_0 ;
  wire \alu_out_q[31]_i_12_n_0 ;
  wire \alu_out_q[31]_i_13_n_0 ;
  wire \alu_out_q[31]_i_14_n_0 ;
  wire \alu_out_q[31]_i_2_n_0 ;
  wire \alu_out_q[31]_i_3_n_0 ;
  wire \alu_out_q[31]_i_4_n_0 ;
  wire \alu_out_q[31]_i_5_n_0 ;
  wire \alu_out_q[31]_i_7_n_0 ;
  wire \alu_out_q[31]_i_8_n_0 ;
  wire \alu_out_q[31]_i_9_n_0 ;
  wire \alu_out_q[3]_i_2_n_0 ;
  wire \alu_out_q[4]_i_2_n_0 ;
  wire \alu_out_q[5]_i_2_n_0 ;
  wire \alu_out_q[6]_i_2_n_0 ;
  wire \alu_out_q[7]_i_10_n_0 ;
  wire \alu_out_q[7]_i_11_n_0 ;
  wire \alu_out_q[7]_i_2_n_0 ;
  wire \alu_out_q[7]_i_4_n_0 ;
  wire \alu_out_q[7]_i_5_n_0 ;
  wire \alu_out_q[7]_i_6_n_0 ;
  wire \alu_out_q[7]_i_7_n_0 ;
  wire \alu_out_q[7]_i_8_n_0 ;
  wire \alu_out_q[7]_i_9_n_0 ;
  wire \alu_out_q[8]_i_2_n_0 ;
  wire \alu_out_q[9]_i_2_n_0 ;
  wire \alu_out_q_reg[0]_i_13_n_0 ;
  wire \alu_out_q_reg[0]_i_13_n_1 ;
  wire \alu_out_q_reg[0]_i_13_n_2 ;
  wire \alu_out_q_reg[0]_i_13_n_3 ;
  wire \alu_out_q_reg[0]_i_13_n_4 ;
  wire \alu_out_q_reg[0]_i_13_n_5 ;
  wire \alu_out_q_reg[0]_i_13_n_6 ;
  wire \alu_out_q_reg[0]_i_13_n_7 ;
  wire \alu_out_q_reg[0]_i_30_n_0 ;
  wire \alu_out_q_reg[0]_i_30_n_1 ;
  wire \alu_out_q_reg[0]_i_30_n_2 ;
  wire \alu_out_q_reg[0]_i_30_n_3 ;
  wire \alu_out_q_reg[0]_i_30_n_4 ;
  wire \alu_out_q_reg[0]_i_30_n_5 ;
  wire \alu_out_q_reg[0]_i_30_n_6 ;
  wire \alu_out_q_reg[0]_i_30_n_7 ;
  wire \alu_out_q_reg[0]_i_6_n_5 ;
  wire \alu_out_q_reg[0]_i_6_n_6 ;
  wire \alu_out_q_reg[0]_i_6_n_7 ;
  wire \alu_out_q_reg[0]_i_7_n_1 ;
  wire \alu_out_q_reg[0]_i_7_n_2 ;
  wire \alu_out_q_reg[0]_i_7_n_3 ;
  wire \alu_out_q_reg[0]_i_7_n_4 ;
  wire \alu_out_q_reg[0]_i_7_n_5 ;
  wire \alu_out_q_reg[0]_i_7_n_6 ;
  wire \alu_out_q_reg[0]_i_7_n_7 ;
  wire \alu_out_q_reg[0]_i_8_n_1 ;
  wire \alu_out_q_reg[0]_i_8_n_2 ;
  wire \alu_out_q_reg[0]_i_8_n_3 ;
  wire \alu_out_q_reg[0]_i_8_n_4 ;
  wire \alu_out_q_reg[0]_i_8_n_5 ;
  wire \alu_out_q_reg[0]_i_8_n_6 ;
  wire \alu_out_q_reg[0]_i_8_n_7 ;
  wire \alu_out_q_reg[0]_i_9_n_0 ;
  wire \alu_out_q_reg[0]_i_9_n_1 ;
  wire \alu_out_q_reg[0]_i_9_n_2 ;
  wire \alu_out_q_reg[0]_i_9_n_3 ;
  wire \alu_out_q_reg[0]_i_9_n_4 ;
  wire \alu_out_q_reg[0]_i_9_n_5 ;
  wire \alu_out_q_reg[0]_i_9_n_6 ;
  wire \alu_out_q_reg[0]_i_9_n_7 ;
  wire \alu_out_q_reg[15]_i_3_n_0 ;
  wire \alu_out_q_reg[15]_i_3_n_1 ;
  wire \alu_out_q_reg[15]_i_3_n_10 ;
  wire \alu_out_q_reg[15]_i_3_n_11 ;
  wire \alu_out_q_reg[15]_i_3_n_12 ;
  wire \alu_out_q_reg[15]_i_3_n_13 ;
  wire \alu_out_q_reg[15]_i_3_n_14 ;
  wire \alu_out_q_reg[15]_i_3_n_15 ;
  wire \alu_out_q_reg[15]_i_3_n_2 ;
  wire \alu_out_q_reg[15]_i_3_n_3 ;
  wire \alu_out_q_reg[15]_i_3_n_4 ;
  wire \alu_out_q_reg[15]_i_3_n_5 ;
  wire \alu_out_q_reg[15]_i_3_n_6 ;
  wire \alu_out_q_reg[15]_i_3_n_7 ;
  wire \alu_out_q_reg[15]_i_3_n_8 ;
  wire \alu_out_q_reg[15]_i_3_n_9 ;
  wire \alu_out_q_reg[23]_i_3_n_0 ;
  wire \alu_out_q_reg[23]_i_3_n_1 ;
  wire \alu_out_q_reg[23]_i_3_n_10 ;
  wire \alu_out_q_reg[23]_i_3_n_11 ;
  wire \alu_out_q_reg[23]_i_3_n_12 ;
  wire \alu_out_q_reg[23]_i_3_n_13 ;
  wire \alu_out_q_reg[23]_i_3_n_14 ;
  wire \alu_out_q_reg[23]_i_3_n_15 ;
  wire \alu_out_q_reg[23]_i_3_n_2 ;
  wire \alu_out_q_reg[23]_i_3_n_3 ;
  wire \alu_out_q_reg[23]_i_3_n_4 ;
  wire \alu_out_q_reg[23]_i_3_n_5 ;
  wire \alu_out_q_reg[23]_i_3_n_6 ;
  wire \alu_out_q_reg[23]_i_3_n_7 ;
  wire \alu_out_q_reg[23]_i_3_n_8 ;
  wire \alu_out_q_reg[23]_i_3_n_9 ;
  wire \alu_out_q_reg[31]_i_6_n_1 ;
  wire \alu_out_q_reg[31]_i_6_n_10 ;
  wire \alu_out_q_reg[31]_i_6_n_11 ;
  wire \alu_out_q_reg[31]_i_6_n_12 ;
  wire \alu_out_q_reg[31]_i_6_n_13 ;
  wire \alu_out_q_reg[31]_i_6_n_14 ;
  wire \alu_out_q_reg[31]_i_6_n_15 ;
  wire \alu_out_q_reg[31]_i_6_n_2 ;
  wire \alu_out_q_reg[31]_i_6_n_3 ;
  wire \alu_out_q_reg[31]_i_6_n_4 ;
  wire \alu_out_q_reg[31]_i_6_n_5 ;
  wire \alu_out_q_reg[31]_i_6_n_6 ;
  wire \alu_out_q_reg[31]_i_6_n_7 ;
  wire \alu_out_q_reg[31]_i_6_n_8 ;
  wire \alu_out_q_reg[31]_i_6_n_9 ;
  wire \alu_out_q_reg[7]_i_3_n_0 ;
  wire \alu_out_q_reg[7]_i_3_n_1 ;
  wire \alu_out_q_reg[7]_i_3_n_10 ;
  wire \alu_out_q_reg[7]_i_3_n_11 ;
  wire \alu_out_q_reg[7]_i_3_n_12 ;
  wire \alu_out_q_reg[7]_i_3_n_13 ;
  wire \alu_out_q_reg[7]_i_3_n_14 ;
  wire \alu_out_q_reg[7]_i_3_n_15 ;
  wire \alu_out_q_reg[7]_i_3_n_2 ;
  wire \alu_out_q_reg[7]_i_3_n_3 ;
  wire \alu_out_q_reg[7]_i_3_n_4 ;
  wire \alu_out_q_reg[7]_i_3_n_5 ;
  wire \alu_out_q_reg[7]_i_3_n_6 ;
  wire \alu_out_q_reg[7]_i_3_n_7 ;
  wire \alu_out_q_reg[7]_i_3_n_8 ;
  wire \alu_out_q_reg[7]_i_3_n_9 ;
  wire clk;
  wire \count_cycle[0]_i_2_n_0 ;
  wire [63:0]count_cycle_reg;
  wire \count_cycle_reg[0]_i_1_n_0 ;
  wire \count_cycle_reg[0]_i_1_n_1 ;
  wire \count_cycle_reg[0]_i_1_n_10 ;
  wire \count_cycle_reg[0]_i_1_n_11 ;
  wire \count_cycle_reg[0]_i_1_n_12 ;
  wire \count_cycle_reg[0]_i_1_n_13 ;
  wire \count_cycle_reg[0]_i_1_n_14 ;
  wire \count_cycle_reg[0]_i_1_n_15 ;
  wire \count_cycle_reg[0]_i_1_n_2 ;
  wire \count_cycle_reg[0]_i_1_n_3 ;
  wire \count_cycle_reg[0]_i_1_n_4 ;
  wire \count_cycle_reg[0]_i_1_n_5 ;
  wire \count_cycle_reg[0]_i_1_n_6 ;
  wire \count_cycle_reg[0]_i_1_n_7 ;
  wire \count_cycle_reg[0]_i_1_n_8 ;
  wire \count_cycle_reg[0]_i_1_n_9 ;
  wire \count_cycle_reg[16]_i_1_n_0 ;
  wire \count_cycle_reg[16]_i_1_n_1 ;
  wire \count_cycle_reg[16]_i_1_n_10 ;
  wire \count_cycle_reg[16]_i_1_n_11 ;
  wire \count_cycle_reg[16]_i_1_n_12 ;
  wire \count_cycle_reg[16]_i_1_n_13 ;
  wire \count_cycle_reg[16]_i_1_n_14 ;
  wire \count_cycle_reg[16]_i_1_n_15 ;
  wire \count_cycle_reg[16]_i_1_n_2 ;
  wire \count_cycle_reg[16]_i_1_n_3 ;
  wire \count_cycle_reg[16]_i_1_n_4 ;
  wire \count_cycle_reg[16]_i_1_n_5 ;
  wire \count_cycle_reg[16]_i_1_n_6 ;
  wire \count_cycle_reg[16]_i_1_n_7 ;
  wire \count_cycle_reg[16]_i_1_n_8 ;
  wire \count_cycle_reg[16]_i_1_n_9 ;
  wire \count_cycle_reg[24]_i_1_n_0 ;
  wire \count_cycle_reg[24]_i_1_n_1 ;
  wire \count_cycle_reg[24]_i_1_n_10 ;
  wire \count_cycle_reg[24]_i_1_n_11 ;
  wire \count_cycle_reg[24]_i_1_n_12 ;
  wire \count_cycle_reg[24]_i_1_n_13 ;
  wire \count_cycle_reg[24]_i_1_n_14 ;
  wire \count_cycle_reg[24]_i_1_n_15 ;
  wire \count_cycle_reg[24]_i_1_n_2 ;
  wire \count_cycle_reg[24]_i_1_n_3 ;
  wire \count_cycle_reg[24]_i_1_n_4 ;
  wire \count_cycle_reg[24]_i_1_n_5 ;
  wire \count_cycle_reg[24]_i_1_n_6 ;
  wire \count_cycle_reg[24]_i_1_n_7 ;
  wire \count_cycle_reg[24]_i_1_n_8 ;
  wire \count_cycle_reg[24]_i_1_n_9 ;
  wire \count_cycle_reg[32]_i_1_n_0 ;
  wire \count_cycle_reg[32]_i_1_n_1 ;
  wire \count_cycle_reg[32]_i_1_n_10 ;
  wire \count_cycle_reg[32]_i_1_n_11 ;
  wire \count_cycle_reg[32]_i_1_n_12 ;
  wire \count_cycle_reg[32]_i_1_n_13 ;
  wire \count_cycle_reg[32]_i_1_n_14 ;
  wire \count_cycle_reg[32]_i_1_n_15 ;
  wire \count_cycle_reg[32]_i_1_n_2 ;
  wire \count_cycle_reg[32]_i_1_n_3 ;
  wire \count_cycle_reg[32]_i_1_n_4 ;
  wire \count_cycle_reg[32]_i_1_n_5 ;
  wire \count_cycle_reg[32]_i_1_n_6 ;
  wire \count_cycle_reg[32]_i_1_n_7 ;
  wire \count_cycle_reg[32]_i_1_n_8 ;
  wire \count_cycle_reg[32]_i_1_n_9 ;
  wire \count_cycle_reg[40]_i_1_n_0 ;
  wire \count_cycle_reg[40]_i_1_n_1 ;
  wire \count_cycle_reg[40]_i_1_n_10 ;
  wire \count_cycle_reg[40]_i_1_n_11 ;
  wire \count_cycle_reg[40]_i_1_n_12 ;
  wire \count_cycle_reg[40]_i_1_n_13 ;
  wire \count_cycle_reg[40]_i_1_n_14 ;
  wire \count_cycle_reg[40]_i_1_n_15 ;
  wire \count_cycle_reg[40]_i_1_n_2 ;
  wire \count_cycle_reg[40]_i_1_n_3 ;
  wire \count_cycle_reg[40]_i_1_n_4 ;
  wire \count_cycle_reg[40]_i_1_n_5 ;
  wire \count_cycle_reg[40]_i_1_n_6 ;
  wire \count_cycle_reg[40]_i_1_n_7 ;
  wire \count_cycle_reg[40]_i_1_n_8 ;
  wire \count_cycle_reg[40]_i_1_n_9 ;
  wire \count_cycle_reg[48]_i_1_n_0 ;
  wire \count_cycle_reg[48]_i_1_n_1 ;
  wire \count_cycle_reg[48]_i_1_n_10 ;
  wire \count_cycle_reg[48]_i_1_n_11 ;
  wire \count_cycle_reg[48]_i_1_n_12 ;
  wire \count_cycle_reg[48]_i_1_n_13 ;
  wire \count_cycle_reg[48]_i_1_n_14 ;
  wire \count_cycle_reg[48]_i_1_n_15 ;
  wire \count_cycle_reg[48]_i_1_n_2 ;
  wire \count_cycle_reg[48]_i_1_n_3 ;
  wire \count_cycle_reg[48]_i_1_n_4 ;
  wire \count_cycle_reg[48]_i_1_n_5 ;
  wire \count_cycle_reg[48]_i_1_n_6 ;
  wire \count_cycle_reg[48]_i_1_n_7 ;
  wire \count_cycle_reg[48]_i_1_n_8 ;
  wire \count_cycle_reg[48]_i_1_n_9 ;
  wire \count_cycle_reg[56]_i_1_n_1 ;
  wire \count_cycle_reg[56]_i_1_n_10 ;
  wire \count_cycle_reg[56]_i_1_n_11 ;
  wire \count_cycle_reg[56]_i_1_n_12 ;
  wire \count_cycle_reg[56]_i_1_n_13 ;
  wire \count_cycle_reg[56]_i_1_n_14 ;
  wire \count_cycle_reg[56]_i_1_n_15 ;
  wire \count_cycle_reg[56]_i_1_n_2 ;
  wire \count_cycle_reg[56]_i_1_n_3 ;
  wire \count_cycle_reg[56]_i_1_n_4 ;
  wire \count_cycle_reg[56]_i_1_n_5 ;
  wire \count_cycle_reg[56]_i_1_n_6 ;
  wire \count_cycle_reg[56]_i_1_n_7 ;
  wire \count_cycle_reg[56]_i_1_n_8 ;
  wire \count_cycle_reg[56]_i_1_n_9 ;
  wire \count_cycle_reg[8]_i_1_n_0 ;
  wire \count_cycle_reg[8]_i_1_n_1 ;
  wire \count_cycle_reg[8]_i_1_n_10 ;
  wire \count_cycle_reg[8]_i_1_n_11 ;
  wire \count_cycle_reg[8]_i_1_n_12 ;
  wire \count_cycle_reg[8]_i_1_n_13 ;
  wire \count_cycle_reg[8]_i_1_n_14 ;
  wire \count_cycle_reg[8]_i_1_n_15 ;
  wire \count_cycle_reg[8]_i_1_n_2 ;
  wire \count_cycle_reg[8]_i_1_n_3 ;
  wire \count_cycle_reg[8]_i_1_n_4 ;
  wire \count_cycle_reg[8]_i_1_n_5 ;
  wire \count_cycle_reg[8]_i_1_n_6 ;
  wire \count_cycle_reg[8]_i_1_n_7 ;
  wire \count_cycle_reg[8]_i_1_n_8 ;
  wire \count_cycle_reg[8]_i_1_n_9 ;
  wire count_instr;
  wire \count_instr[0]_i_3_n_0 ;
  wire \count_instr_reg[0]_i_2_n_0 ;
  wire \count_instr_reg[0]_i_2_n_1 ;
  wire \count_instr_reg[0]_i_2_n_10 ;
  wire \count_instr_reg[0]_i_2_n_11 ;
  wire \count_instr_reg[0]_i_2_n_12 ;
  wire \count_instr_reg[0]_i_2_n_13 ;
  wire \count_instr_reg[0]_i_2_n_14 ;
  wire \count_instr_reg[0]_i_2_n_15 ;
  wire \count_instr_reg[0]_i_2_n_2 ;
  wire \count_instr_reg[0]_i_2_n_3 ;
  wire \count_instr_reg[0]_i_2_n_4 ;
  wire \count_instr_reg[0]_i_2_n_5 ;
  wire \count_instr_reg[0]_i_2_n_6 ;
  wire \count_instr_reg[0]_i_2_n_7 ;
  wire \count_instr_reg[0]_i_2_n_8 ;
  wire \count_instr_reg[0]_i_2_n_9 ;
  wire \count_instr_reg[16]_i_1_n_0 ;
  wire \count_instr_reg[16]_i_1_n_1 ;
  wire \count_instr_reg[16]_i_1_n_10 ;
  wire \count_instr_reg[16]_i_1_n_11 ;
  wire \count_instr_reg[16]_i_1_n_12 ;
  wire \count_instr_reg[16]_i_1_n_13 ;
  wire \count_instr_reg[16]_i_1_n_14 ;
  wire \count_instr_reg[16]_i_1_n_15 ;
  wire \count_instr_reg[16]_i_1_n_2 ;
  wire \count_instr_reg[16]_i_1_n_3 ;
  wire \count_instr_reg[16]_i_1_n_4 ;
  wire \count_instr_reg[16]_i_1_n_5 ;
  wire \count_instr_reg[16]_i_1_n_6 ;
  wire \count_instr_reg[16]_i_1_n_7 ;
  wire \count_instr_reg[16]_i_1_n_8 ;
  wire \count_instr_reg[16]_i_1_n_9 ;
  wire \count_instr_reg[24]_i_1_n_0 ;
  wire \count_instr_reg[24]_i_1_n_1 ;
  wire \count_instr_reg[24]_i_1_n_10 ;
  wire \count_instr_reg[24]_i_1_n_11 ;
  wire \count_instr_reg[24]_i_1_n_12 ;
  wire \count_instr_reg[24]_i_1_n_13 ;
  wire \count_instr_reg[24]_i_1_n_14 ;
  wire \count_instr_reg[24]_i_1_n_15 ;
  wire \count_instr_reg[24]_i_1_n_2 ;
  wire \count_instr_reg[24]_i_1_n_3 ;
  wire \count_instr_reg[24]_i_1_n_4 ;
  wire \count_instr_reg[24]_i_1_n_5 ;
  wire \count_instr_reg[24]_i_1_n_6 ;
  wire \count_instr_reg[24]_i_1_n_7 ;
  wire \count_instr_reg[24]_i_1_n_8 ;
  wire \count_instr_reg[24]_i_1_n_9 ;
  wire \count_instr_reg[32]_i_1_n_0 ;
  wire \count_instr_reg[32]_i_1_n_1 ;
  wire \count_instr_reg[32]_i_1_n_10 ;
  wire \count_instr_reg[32]_i_1_n_11 ;
  wire \count_instr_reg[32]_i_1_n_12 ;
  wire \count_instr_reg[32]_i_1_n_13 ;
  wire \count_instr_reg[32]_i_1_n_14 ;
  wire \count_instr_reg[32]_i_1_n_15 ;
  wire \count_instr_reg[32]_i_1_n_2 ;
  wire \count_instr_reg[32]_i_1_n_3 ;
  wire \count_instr_reg[32]_i_1_n_4 ;
  wire \count_instr_reg[32]_i_1_n_5 ;
  wire \count_instr_reg[32]_i_1_n_6 ;
  wire \count_instr_reg[32]_i_1_n_7 ;
  wire \count_instr_reg[32]_i_1_n_8 ;
  wire \count_instr_reg[32]_i_1_n_9 ;
  wire \count_instr_reg[40]_i_1_n_0 ;
  wire \count_instr_reg[40]_i_1_n_1 ;
  wire \count_instr_reg[40]_i_1_n_10 ;
  wire \count_instr_reg[40]_i_1_n_11 ;
  wire \count_instr_reg[40]_i_1_n_12 ;
  wire \count_instr_reg[40]_i_1_n_13 ;
  wire \count_instr_reg[40]_i_1_n_14 ;
  wire \count_instr_reg[40]_i_1_n_15 ;
  wire \count_instr_reg[40]_i_1_n_2 ;
  wire \count_instr_reg[40]_i_1_n_3 ;
  wire \count_instr_reg[40]_i_1_n_4 ;
  wire \count_instr_reg[40]_i_1_n_5 ;
  wire \count_instr_reg[40]_i_1_n_6 ;
  wire \count_instr_reg[40]_i_1_n_7 ;
  wire \count_instr_reg[40]_i_1_n_8 ;
  wire \count_instr_reg[40]_i_1_n_9 ;
  wire \count_instr_reg[48]_i_1_n_0 ;
  wire \count_instr_reg[48]_i_1_n_1 ;
  wire \count_instr_reg[48]_i_1_n_10 ;
  wire \count_instr_reg[48]_i_1_n_11 ;
  wire \count_instr_reg[48]_i_1_n_12 ;
  wire \count_instr_reg[48]_i_1_n_13 ;
  wire \count_instr_reg[48]_i_1_n_14 ;
  wire \count_instr_reg[48]_i_1_n_15 ;
  wire \count_instr_reg[48]_i_1_n_2 ;
  wire \count_instr_reg[48]_i_1_n_3 ;
  wire \count_instr_reg[48]_i_1_n_4 ;
  wire \count_instr_reg[48]_i_1_n_5 ;
  wire \count_instr_reg[48]_i_1_n_6 ;
  wire \count_instr_reg[48]_i_1_n_7 ;
  wire \count_instr_reg[48]_i_1_n_8 ;
  wire \count_instr_reg[48]_i_1_n_9 ;
  wire \count_instr_reg[56]_i_1_n_1 ;
  wire \count_instr_reg[56]_i_1_n_10 ;
  wire \count_instr_reg[56]_i_1_n_11 ;
  wire \count_instr_reg[56]_i_1_n_12 ;
  wire \count_instr_reg[56]_i_1_n_13 ;
  wire \count_instr_reg[56]_i_1_n_14 ;
  wire \count_instr_reg[56]_i_1_n_15 ;
  wire \count_instr_reg[56]_i_1_n_2 ;
  wire \count_instr_reg[56]_i_1_n_3 ;
  wire \count_instr_reg[56]_i_1_n_4 ;
  wire \count_instr_reg[56]_i_1_n_5 ;
  wire \count_instr_reg[56]_i_1_n_6 ;
  wire \count_instr_reg[56]_i_1_n_7 ;
  wire \count_instr_reg[56]_i_1_n_8 ;
  wire \count_instr_reg[56]_i_1_n_9 ;
  wire \count_instr_reg[8]_i_1_n_0 ;
  wire \count_instr_reg[8]_i_1_n_1 ;
  wire \count_instr_reg[8]_i_1_n_10 ;
  wire \count_instr_reg[8]_i_1_n_11 ;
  wire \count_instr_reg[8]_i_1_n_12 ;
  wire \count_instr_reg[8]_i_1_n_13 ;
  wire \count_instr_reg[8]_i_1_n_14 ;
  wire \count_instr_reg[8]_i_1_n_15 ;
  wire \count_instr_reg[8]_i_1_n_2 ;
  wire \count_instr_reg[8]_i_1_n_3 ;
  wire \count_instr_reg[8]_i_1_n_4 ;
  wire \count_instr_reg[8]_i_1_n_5 ;
  wire \count_instr_reg[8]_i_1_n_6 ;
  wire \count_instr_reg[8]_i_1_n_7 ;
  wire \count_instr_reg[8]_i_1_n_8 ;
  wire \count_instr_reg[8]_i_1_n_9 ;
  wire \count_instr_reg_n_0_[0] ;
  wire \count_instr_reg_n_0_[10] ;
  wire \count_instr_reg_n_0_[11] ;
  wire \count_instr_reg_n_0_[12] ;
  wire \count_instr_reg_n_0_[13] ;
  wire \count_instr_reg_n_0_[14] ;
  wire \count_instr_reg_n_0_[15] ;
  wire \count_instr_reg_n_0_[16] ;
  wire \count_instr_reg_n_0_[17] ;
  wire \count_instr_reg_n_0_[18] ;
  wire \count_instr_reg_n_0_[19] ;
  wire \count_instr_reg_n_0_[1] ;
  wire \count_instr_reg_n_0_[20] ;
  wire \count_instr_reg_n_0_[21] ;
  wire \count_instr_reg_n_0_[22] ;
  wire \count_instr_reg_n_0_[23] ;
  wire \count_instr_reg_n_0_[24] ;
  wire \count_instr_reg_n_0_[25] ;
  wire \count_instr_reg_n_0_[26] ;
  wire \count_instr_reg_n_0_[27] ;
  wire \count_instr_reg_n_0_[28] ;
  wire \count_instr_reg_n_0_[29] ;
  wire \count_instr_reg_n_0_[2] ;
  wire \count_instr_reg_n_0_[30] ;
  wire \count_instr_reg_n_0_[31] ;
  wire \count_instr_reg_n_0_[3] ;
  wire \count_instr_reg_n_0_[4] ;
  wire \count_instr_reg_n_0_[5] ;
  wire \count_instr_reg_n_0_[6] ;
  wire \count_instr_reg_n_0_[7] ;
  wire \count_instr_reg_n_0_[8] ;
  wire \count_instr_reg_n_0_[9] ;
  wire [7:0]cpu_state0_out;
  wire \cpu_state[2]_i_2_n_0 ;
  wire \cpu_state[3]_i_2_n_0 ;
  wire \cpu_state[3]_i_3_n_0 ;
  wire \cpu_state[6]_i_2_n_0 ;
  wire \cpu_state[7]_i_10_n_0 ;
  wire \cpu_state[7]_i_11_n_0 ;
  wire \cpu_state[7]_i_12_n_0 ;
  wire \cpu_state[7]_i_13_n_0 ;
  wire \cpu_state[7]_i_14_n_0 ;
  wire \cpu_state[7]_i_15_n_0 ;
  wire \cpu_state[7]_i_16_n_0 ;
  wire \cpu_state[7]_i_17_n_0 ;
  wire \cpu_state[7]_i_18_n_0 ;
  wire \cpu_state[7]_i_19_n_0 ;
  wire \cpu_state[7]_i_1_n_0 ;
  wire \cpu_state[7]_i_20_n_0 ;
  wire \cpu_state[7]_i_21_n_0 ;
  wire \cpu_state[7]_i_22_n_0 ;
  wire \cpu_state[7]_i_2_n_0 ;
  wire \cpu_state[7]_i_4_n_0 ;
  wire \cpu_state[7]_i_5_n_0 ;
  wire \cpu_state[7]_i_6_n_0 ;
  wire \cpu_state[7]_i_8_n_0 ;
  wire \cpu_state_reg_n_0_[0] ;
  wire \cpu_state_reg_n_0_[1] ;
  wire \cpu_state_reg_n_0_[2] ;
  wire \cpu_state_reg_n_0_[3] ;
  wire \cpu_state_reg_n_0_[5] ;
  wire \cpu_state_reg_n_0_[7] ;
  wire cpuregs_reg_r1_0_31_0_13_i_10_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_11_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_12_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_13_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_14_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_15_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_16_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_10;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_11;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_12;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_13;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_14;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_2;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_3;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_4;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_5;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_6;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_7;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_8;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_9;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_10;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_11;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_12;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_13;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_14;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_15;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_2;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_3;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_4;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_5;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_6;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_7;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_8;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_9;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_1_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_20_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_2_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_3_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_4_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_5_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_6_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_7_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_8_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_9_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_10_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_11_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_12_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_13_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_14_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_10;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_11;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_12;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_13;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_14;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_15;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_2;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_3;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_4;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_5;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_6;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_7;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_8;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_9;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_10;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_11;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_12;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_13;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_14;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_15;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_2;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_3;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_4;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_5;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_6;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_7;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_8;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_9;
  wire cpuregs_reg_r1_0_31_14_27_i_1_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_2_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_3_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_4_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_5_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_6_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_7_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_8_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_9_n_0;
  wire cpuregs_reg_r1_0_31_28_31_i_1_n_0;
  wire cpuregs_reg_r1_0_31_28_31_i_2_n_0;
  wire cpuregs_reg_r1_0_31_28_31_i_3_n_0;
  wire cpuregs_reg_r1_0_31_28_31_i_4_n_0;
  wire [31:1]current_pc;
  wire [31:0]data3;
  wire data4;
  wire data5;
  wire [19:0]decoded_imm;
  wire \decoded_imm[0]_i_2_n_0 ;
  wire \decoded_imm[10]_i_2_n_0 ;
  wire \decoded_imm[11]_i_2_n_0 ;
  wire \decoded_imm[11]_i_3_n_0 ;
  wire \decoded_imm[11]_i_4_n_0 ;
  wire \decoded_imm[11]_i_5_n_0 ;
  wire \decoded_imm[19]_i_2_n_0 ;
  wire \decoded_imm[20]_i_1_n_0 ;
  wire \decoded_imm[21]_i_1_n_0 ;
  wire \decoded_imm[22]_i_1_n_0 ;
  wire \decoded_imm[23]_i_1_n_0 ;
  wire \decoded_imm[24]_i_1_n_0 ;
  wire \decoded_imm[25]_i_1_n_0 ;
  wire \decoded_imm[26]_i_1_n_0 ;
  wire \decoded_imm[27]_i_1_n_0 ;
  wire \decoded_imm[28]_i_1_n_0 ;
  wire \decoded_imm[29]_i_1_n_0 ;
  wire \decoded_imm[30]_i_1_n_0 ;
  wire \decoded_imm[31]_i_1_n_0 ;
  wire \decoded_imm[31]_i_2_n_0 ;
  wire \decoded_imm[4]_i_2_n_0 ;
  wire [25:1]decoded_imm_j;
  wire \decoded_imm_j[10]_i_1_n_0 ;
  wire \decoded_imm_j[12]_i_1_n_0 ;
  wire \decoded_imm_j[13]_i_1_n_0 ;
  wire \decoded_imm_j[14]_i_1_n_0 ;
  wire \decoded_imm_j[5]_i_1_n_0 ;
  wire \decoded_imm_j[6]_i_1_n_0 ;
  wire \decoded_imm_j[7]_i_1_n_0 ;
  wire \decoded_imm_j[8]_i_1_n_0 ;
  wire \decoded_imm_j[9]_i_1_n_0 ;
  wire \decoded_imm_reg_n_0_[0] ;
  wire \decoded_imm_reg_n_0_[10] ;
  wire \decoded_imm_reg_n_0_[11] ;
  wire \decoded_imm_reg_n_0_[12] ;
  wire \decoded_imm_reg_n_0_[13] ;
  wire \decoded_imm_reg_n_0_[14] ;
  wire \decoded_imm_reg_n_0_[15] ;
  wire \decoded_imm_reg_n_0_[16] ;
  wire \decoded_imm_reg_n_0_[17] ;
  wire \decoded_imm_reg_n_0_[18] ;
  wire \decoded_imm_reg_n_0_[19] ;
  wire \decoded_imm_reg_n_0_[1] ;
  wire \decoded_imm_reg_n_0_[20] ;
  wire \decoded_imm_reg_n_0_[21] ;
  wire \decoded_imm_reg_n_0_[22] ;
  wire \decoded_imm_reg_n_0_[23] ;
  wire \decoded_imm_reg_n_0_[24] ;
  wire \decoded_imm_reg_n_0_[25] ;
  wire \decoded_imm_reg_n_0_[26] ;
  wire \decoded_imm_reg_n_0_[27] ;
  wire \decoded_imm_reg_n_0_[28] ;
  wire \decoded_imm_reg_n_0_[29] ;
  wire \decoded_imm_reg_n_0_[2] ;
  wire \decoded_imm_reg_n_0_[30] ;
  wire \decoded_imm_reg_n_0_[31] ;
  wire \decoded_imm_reg_n_0_[3] ;
  wire \decoded_imm_reg_n_0_[4] ;
  wire \decoded_imm_reg_n_0_[5] ;
  wire \decoded_imm_reg_n_0_[6] ;
  wire \decoded_imm_reg_n_0_[7] ;
  wire \decoded_imm_reg_n_0_[8] ;
  wire \decoded_imm_reg_n_0_[9] ;
  wire [4:0]decoded_rd;
  wire \decoded_rd[1]_i_1_n_0 ;
  wire \decoded_rd[2]_i_1_n_0 ;
  wire \decoded_rd[3]_i_1_n_0 ;
  wire \decoded_rd[4]_i_1_n_0 ;
  wire [4:0]decoded_rs1;
  wire [4:0]decoded_rs1__0;
  wire \decoded_rs1_rep[0]_i_1_n_0 ;
  wire \decoded_rs1_rep[1]_i_1_n_0 ;
  wire \decoded_rs1_rep[2]_i_1_n_0 ;
  wire \decoded_rs1_rep[3]_i_1_n_0 ;
  wire \decoded_rs1_rep[4]_i_1_n_0 ;
  wire [4:0]decoded_rs2;
  wire decoder_pseudo_trigger;
  wire decoder_pseudo_trigger_i_2_n_0;
  wire decoder_pseudo_trigger_reg_n_0;
  wire decoder_trigger1;
  wire decoder_trigger_i_1_n_0;
  wire decoder_trigger_i_2_n_0;
  wire decoder_trigger_reg_n_0;
  wire \gpio[31]_i_2_n_0 ;
  wire input_riscv_ack;
  wire instr_add;
  wire instr_add0;
  wire instr_addi;
  wire instr_addi0;
  wire instr_and;
  wire instr_and0;
  wire instr_and_i_3_n_0;
  wire instr_andi;
  wire instr_andi0;
  wire instr_auipc;
  wire instr_auipc_i_1_n_0;
  wire instr_beq;
  wire instr_beq0;
  wire instr_bge;
  wire instr_bge0;
  wire instr_bgeu;
  wire instr_bgeu0;
  wire instr_blt;
  wire instr_blt0;
  wire instr_bltu;
  wire instr_bltu0;
  wire instr_bne;
  wire instr_bne0;
  wire instr_jal;
  wire instr_jal_i_2_n_0;
  wire instr_jal_i_3_n_0;
  wire instr_jal_i_6_n_0;
  wire instr_jal_i_7_n_0;
  wire instr_jalr;
  wire instr_jalr0;
  wire instr_jalr_i_2_n_0;
  wire instr_lb;
  wire instr_lb_i_1_n_0;
  wire instr_lbu;
  wire instr_lbu_i_1_n_0;
  wire instr_lh;
  wire instr_lh_i_1_n_0;
  wire instr_lhu;
  wire instr_lhu_i_1_n_0;
  wire instr_lhu_i_2_n_0;
  wire instr_lui;
  wire instr_lui0;
  wire instr_lui_i_1_n_0;
  wire instr_lw;
  wire instr_lw_i_1_n_0;
  wire instr_or;
  wire instr_or0;
  wire instr_ori;
  wire instr_ori0;
  wire instr_rdcycle;
  wire instr_rdcycle0;
  wire instr_rdcycle_i_2_n_0;
  wire instr_rdcycle_i_3_n_0;
  wire instr_rdcycle_i_4_n_0;
  wire instr_rdcycleh;
  wire instr_rdcycleh0;
  wire instr_rdcycleh_i_2_n_0;
  wire instr_rdinstr;
  wire instr_rdinstr0;
  wire instr_rdinstr_i_2_n_0;
  wire instr_rdinstr_i_3_n_0;
  wire instr_rdinstr_i_4_n_0;
  wire instr_rdinstr_i_5_n_0;
  wire instr_rdinstrh;
  wire instr_rdinstrh0;
  wire instr_rdinstrh_i_2_n_0;
  wire instr_rdinstrh_i_3_n_0;
  wire instr_rdinstrh_i_4_n_0;
  wire instr_rdinstrh_i_5_n_0;
  wire instr_rdinstrh_i_6_n_0;
  wire instr_rdinstrh_i_7_n_0;
  wire instr_rdinstrh_i_8_n_0;
  wire instr_sb;
  wire instr_sb0;
  wire instr_sh;
  wire instr_sh0;
  wire instr_sll;
  wire instr_sll0;
  wire instr_slli;
  wire instr_slli0;
  wire instr_slli1;
  wire instr_slt;
  wire instr_slt0;
  wire instr_slti;
  wire instr_slti0;
  wire instr_sltiu;
  wire instr_sltiu0;
  wire instr_sltu;
  wire instr_sltu0;
  wire instr_sra;
  wire instr_sra0;
  wire instr_srai;
  wire instr_srai0;
  wire instr_srl;
  wire instr_srl0;
  wire instr_srli;
  wire instr_srli0;
  wire instr_sub;
  wire instr_sub0;
  wire instr_sw;
  wire instr_sw0;
  wire instr_trap;
  wire instr_xor;
  wire instr_xor0;
  wire instr_xori;
  wire instr_xori0;
  wire \iomem_rdata[0]_i_2_n_0 ;
  wire \iomem_rdata[0]_i_3_n_0 ;
  wire \iomem_rdata[10]_i_2_n_0 ;
  wire \iomem_rdata[11]_i_2_n_0 ;
  wire \iomem_rdata[12]_i_2_n_0 ;
  wire \iomem_rdata[13]_i_2_n_0 ;
  wire \iomem_rdata[14]_i_2_n_0 ;
  wire \iomem_rdata[15]_i_2_n_0 ;
  wire \iomem_rdata[16]_i_2_n_0 ;
  wire \iomem_rdata[17]_i_2_n_0 ;
  wire \iomem_rdata[18]_i_2_n_0 ;
  wire \iomem_rdata[19]_i_2_n_0 ;
  wire \iomem_rdata[1]_i_2_n_0 ;
  wire \iomem_rdata[20]_i_2_n_0 ;
  wire \iomem_rdata[21]_i_2_n_0 ;
  wire \iomem_rdata[22]_i_2_n_0 ;
  wire \iomem_rdata[23]_i_2_n_0 ;
  wire \iomem_rdata[24]_i_2_n_0 ;
  wire \iomem_rdata[25]_i_2_n_0 ;
  wire \iomem_rdata[26]_i_2_n_0 ;
  wire \iomem_rdata[27]_i_2_n_0 ;
  wire \iomem_rdata[28]_i_2_n_0 ;
  wire \iomem_rdata[29]_i_2_n_0 ;
  wire \iomem_rdata[2]_i_2_n_0 ;
  wire \iomem_rdata[30]_i_2_n_0 ;
  wire \iomem_rdata[31]_i_3_n_0 ;
  wire \iomem_rdata[31]_i_4_n_0 ;
  wire \iomem_rdata[31]_i_5_n_0 ;
  wire \iomem_rdata[31]_i_6_n_0 ;
  wire \iomem_rdata[31]_i_8_n_0 ;
  wire \iomem_rdata[3]_i_2_n_0 ;
  wire \iomem_rdata[4]_i_2_n_0 ;
  wire \iomem_rdata[5]_i_2_n_0 ;
  wire \iomem_rdata[6]_i_2_n_0 ;
  wire \iomem_rdata[7]_i_2_n_0 ;
  wire \iomem_rdata[8]_i_2_n_0 ;
  wire \iomem_rdata[9]_i_2_n_0 ;
  wire [0:0]\iomem_rdata_reg[0] ;
  wire [31:0]\iomem_rdata_reg[31] ;
  wire [30:0]\iomem_rdata_reg[31]_0 ;
  wire [31:0]\iomem_rdata_reg[31]_1 ;
  wire iomem_ready_reg;
  wire iomem_ready_reg_0;
  wire iomem_valid;
  wire [3:0]iomem_wstrb;
  wire is_alu_reg_imm;
  wire is_alu_reg_imm_i_1_n_0;
  wire is_alu_reg_reg;
  wire is_alu_reg_reg_i_1_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0;
  wire is_compare;
  wire is_compare_i_1_n_0;
  wire is_compare_i_2_n_0;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi0;
  wire is_lb_lh_lw_lbu_lhu;
  wire is_lb_lh_lw_lbu_lhu_i_1_n_0;
  wire is_lbu_lhu_lw;
  wire is_lbu_lhu_lw_i_1_n_0;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_i_1_n_0;
  wire is_lui_auipc_jal_jalr_addi_add_sub;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0;
  wire is_rdcycle_rdcycleh_rdinstr_rdinstrh;
  wire is_sb_sh_sw;
  wire is_sb_sh_sw_i_1_n_0;
  wire is_sb_sh_sw_i_2_n_0;
  wire is_sb_sh_sw_i_5_n_0;
  wire is_sb_sh_sw_i_6_n_0;
  wire is_sb_sh_sw_i_7_n_0;
  wire is_sb_sh_sw_i_8_n_0;
  wire is_sll_srl_sra;
  wire is_sll_srl_sra0;
  wire is_sll_srl_sra_i_3_n_0;
  wire is_sll_srl_sra_i_4_n_0;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai0;
  wire is_slti_blt_slt;
  wire is_slti_blt_slt_i_1_n_0;
  wire is_sltiu_bltu_sltu;
  wire is_sltiu_bltu_sltu_i_1_n_0;
  wire latched_branch_i_1_n_0;
  wire latched_branch_i_2_n_0;
  wire latched_branch_i_3_n_0;
  wire latched_branch_reg_n_0;
  wire latched_is_lb;
  wire latched_is_lb_reg_n_0;
  wire latched_is_lh;
  wire latched_is_lh_reg_n_0;
  wire latched_is_lu;
  wire latched_is_lu_i_1_n_0;
  wire latched_is_lu_reg_n_0;
  wire [4:0]latched_rd;
  wire \latched_rd[0]_i_1_n_0 ;
  wire \latched_rd[1]_i_1_n_0 ;
  wire \latched_rd[2]_i_1_n_0 ;
  wire \latched_rd[3]_i_1_n_0 ;
  wire \latched_rd[4]_i_1_n_0 ;
  wire \latched_rd[4]_i_2_n_0 ;
  wire latched_stalu_i_1_n_0;
  wire latched_stalu_reg_n_0;
  wire latched_store;
  wire latched_store_i_1_n_0;
  wire latched_store_i_2_n_0;
  wire latched_store_reg_n_0;
  wire \mem_addr[10]_i_1_n_0 ;
  wire \mem_addr[11]_i_1_n_0 ;
  wire \mem_addr[12]_i_1_n_0 ;
  wire \mem_addr[13]_i_1_n_0 ;
  wire \mem_addr[14]_i_1_n_0 ;
  wire \mem_addr[15]_i_1_n_0 ;
  wire \mem_addr[16]_i_1_n_0 ;
  wire \mem_addr[17]_i_1_n_0 ;
  wire \mem_addr[18]_i_1_n_0 ;
  wire \mem_addr[19]_i_1_n_0 ;
  wire \mem_addr[20]_i_1_n_0 ;
  wire \mem_addr[21]_i_1_n_0 ;
  wire \mem_addr[22]_i_1_n_0 ;
  wire \mem_addr[23]_i_1_n_0 ;
  wire \mem_addr[24]_i_1_n_0 ;
  wire \mem_addr[25]_i_1_n_0 ;
  wire \mem_addr[26]_i_1_n_0 ;
  wire \mem_addr[27]_i_1_n_0 ;
  wire \mem_addr[28]_i_1_n_0 ;
  wire \mem_addr[29]_i_1_n_0 ;
  wire \mem_addr[2]_i_1_n_0 ;
  wire \mem_addr[30]_i_1_n_0 ;
  wire \mem_addr[31]_i_1_n_0 ;
  wire \mem_addr[31]_i_2_n_0 ;
  wire \mem_addr[31]_i_3_n_0 ;
  wire \mem_addr[3]_i_1_n_0 ;
  wire \mem_addr[4]_i_1_n_0 ;
  wire \mem_addr[5]_i_1_n_0 ;
  wire \mem_addr[6]_i_1_n_0 ;
  wire \mem_addr[7]_i_1_n_0 ;
  wire \mem_addr[8]_i_1_n_0 ;
  wire \mem_addr[9]_i_1_n_0 ;
  wire \mem_addr_reg[14]_0 ;
  wire \mem_addr_reg[14]_1 ;
  wire [0:0]\mem_addr_reg[14]_10 ;
  wire [0:0]\mem_addr_reg[14]_11 ;
  wire [0:0]\mem_addr_reg[14]_12 ;
  wire [0:0]\mem_addr_reg[14]_13 ;
  wire [0:0]\mem_addr_reg[14]_14 ;
  wire [0:0]\mem_addr_reg[14]_15 ;
  wire [0:0]\mem_addr_reg[14]_16 ;
  wire [0:0]\mem_addr_reg[14]_17 ;
  wire [0:0]\mem_addr_reg[14]_18 ;
  wire \mem_addr_reg[14]_19 ;
  wire \mem_addr_reg[14]_2 ;
  wire [0:0]\mem_addr_reg[14]_20 ;
  wire [0:0]\mem_addr_reg[14]_21 ;
  wire [0:0]\mem_addr_reg[14]_22 ;
  wire [0:0]\mem_addr_reg[14]_23 ;
  wire [0:0]\mem_addr_reg[14]_24 ;
  wire \mem_addr_reg[14]_25 ;
  wire \mem_addr_reg[14]_26 ;
  wire \mem_addr_reg[14]_27 ;
  wire \mem_addr_reg[14]_3 ;
  wire [0:0]\mem_addr_reg[14]_4 ;
  wire [0:0]\mem_addr_reg[14]_5 ;
  wire [0:0]\mem_addr_reg[14]_6 ;
  wire [0:0]\mem_addr_reg[14]_7 ;
  wire [0:0]\mem_addr_reg[14]_8 ;
  wire [0:0]\mem_addr_reg[14]_9 ;
  wire \mem_addr_reg[15]_0 ;
  wire \mem_addr_reg[15]_1 ;
  wire [0:0]\mem_addr_reg[15]_10 ;
  wire [0:0]\mem_addr_reg[15]_11 ;
  wire [0:0]\mem_addr_reg[15]_12 ;
  wire [0:0]\mem_addr_reg[15]_13 ;
  wire [0:0]\mem_addr_reg[15]_14 ;
  wire \mem_addr_reg[15]_15 ;
  wire \mem_addr_reg[15]_16 ;
  wire \mem_addr_reg[15]_17 ;
  wire \mem_addr_reg[15]_18 ;
  wire \mem_addr_reg[15]_2 ;
  wire [0:0]\mem_addr_reg[15]_3 ;
  wire [0:0]\mem_addr_reg[15]_4 ;
  wire [0:0]\mem_addr_reg[15]_5 ;
  wire [0:0]\mem_addr_reg[15]_6 ;
  wire [0:0]\mem_addr_reg[15]_7 ;
  wire [0:0]\mem_addr_reg[15]_8 ;
  wire [0:0]\mem_addr_reg[15]_9 ;
  wire \mem_addr_reg[16]_0 ;
  wire \mem_addr_reg[16]_1 ;
  wire [0:0]\mem_addr_reg[16]_10 ;
  wire [0:0]\mem_addr_reg[16]_11 ;
  wire [0:0]\mem_addr_reg[16]_12 ;
  wire [0:0]\mem_addr_reg[16]_13 ;
  wire [0:0]\mem_addr_reg[16]_14 ;
  wire [0:0]\mem_addr_reg[16]_15 ;
  wire [0:0]\mem_addr_reg[16]_16 ;
  wire [0:0]\mem_addr_reg[16]_17 ;
  wire [0:0]\mem_addr_reg[16]_18 ;
  wire [0:0]\mem_addr_reg[16]_19 ;
  wire \mem_addr_reg[16]_2 ;
  wire [0:0]\mem_addr_reg[16]_20 ;
  wire [0:0]\mem_addr_reg[16]_21 ;
  wire [0:0]\mem_addr_reg[16]_22 ;
  wire [0:0]\mem_addr_reg[16]_23 ;
  wire [0:0]\mem_addr_reg[16]_24 ;
  wire [0:0]\mem_addr_reg[16]_25 ;
  wire [0:0]\mem_addr_reg[16]_26 ;
  wire [0:0]\mem_addr_reg[16]_27 ;
  wire [0:0]\mem_addr_reg[16]_28 ;
  wire [0:0]\mem_addr_reg[16]_29 ;
  wire \mem_addr_reg[16]_3 ;
  wire [0:0]\mem_addr_reg[16]_30 ;
  wire [0:0]\mem_addr_reg[16]_31 ;
  wire \mem_addr_reg[16]_32 ;
  wire \mem_addr_reg[16]_33 ;
  wire [3:0]\mem_addr_reg[16]_4 ;
  wire [0:0]\mem_addr_reg[16]_5 ;
  wire [0:0]\mem_addr_reg[16]_6 ;
  wire [0:0]\mem_addr_reg[16]_7 ;
  wire [0:0]\mem_addr_reg[16]_8 ;
  wire [0:0]\mem_addr_reg[16]_9 ;
  wire [0:0]\mem_addr_reg[17]_0 ;
  wire [0:0]\mem_addr_reg[17]_1 ;
  wire [0:0]\mem_addr_reg[17]_2 ;
  wire \mem_addr_reg[17]_3 ;
  wire [0:0]\mem_addr_reg[17]_4 ;
  wire \mem_addr_reg[17]_5 ;
  wire mem_do_prefetch_i_1_n_0;
  wire mem_do_prefetch_i_2_n_0;
  wire mem_do_prefetch_reg_n_0;
  wire mem_do_rdata;
  wire mem_do_rdata_i_1_n_0;
  wire mem_do_rdata_i_2_n_0;
  wire mem_do_rinst5_out;
  wire mem_do_rinst_i_1_n_0;
  wire mem_do_rinst_i_3_n_0;
  wire mem_do_rinst_i_4_n_0;
  wire mem_do_rinst_i_5_n_0;
  wire mem_do_rinst_i_6_n_0;
  wire mem_do_rinst_i_7_n_0;
  wire mem_do_rinst_i_8_n_0;
  wire mem_do_rinst_i_9_n_0;
  wire [0:0]mem_do_rinst_reg_0;
  wire mem_do_rinst_reg_n_0;
  wire mem_do_wdata;
  wire mem_do_wdata_i_1_n_0;
  wire mem_done;
  wire [31:0]mem_rdata;
  wire \mem_rdata_q[0]_i_1_n_0 ;
  wire \mem_rdata_q[0]_i_2_n_0 ;
  wire \mem_rdata_q[10]_i_1_n_0 ;
  wire \mem_rdata_q[11]_i_1_n_0 ;
  wire \mem_rdata_q[12]_i_1_n_0 ;
  wire \mem_rdata_q[13]_i_1_n_0 ;
  wire \mem_rdata_q[14]_i_1_n_0 ;
  wire \mem_rdata_q[15]_i_1_n_0 ;
  wire \mem_rdata_q[16]_i_1_n_0 ;
  wire \mem_rdata_q[17]_i_1_n_0 ;
  wire \mem_rdata_q[18]_i_1_n_0 ;
  wire \mem_rdata_q[19]_i_1_n_0 ;
  wire \mem_rdata_q[1]_i_1_n_0 ;
  wire \mem_rdata_q[1]_i_2_n_0 ;
  wire \mem_rdata_q[20]_i_1_n_0 ;
  wire \mem_rdata_q[21]_i_1_n_0 ;
  wire \mem_rdata_q[22]_i_1_n_0 ;
  wire \mem_rdata_q[23]_i_1_n_0 ;
  wire \mem_rdata_q[24]_i_1_n_0 ;
  wire \mem_rdata_q[25]_i_1_n_0 ;
  wire \mem_rdata_q[26]_i_1_n_0 ;
  wire \mem_rdata_q[27]_i_1_n_0 ;
  wire \mem_rdata_q[28]_i_1_n_0 ;
  wire \mem_rdata_q[29]_i_1_n_0 ;
  wire \mem_rdata_q[2]_i_1_n_0 ;
  wire \mem_rdata_q[2]_i_2_n_0 ;
  wire \mem_rdata_q[30]_i_1_n_0 ;
  wire \mem_rdata_q[31]_i_10_n_0 ;
  wire \mem_rdata_q[31]_i_11_n_0 ;
  wire \mem_rdata_q[31]_i_12_n_0 ;
  wire \mem_rdata_q[31]_i_13_n_0 ;
  wire \mem_rdata_q[31]_i_14_n_0 ;
  wire \mem_rdata_q[31]_i_15_n_0 ;
  wire \mem_rdata_q[31]_i_16_n_0 ;
  wire \mem_rdata_q[31]_i_17_n_0 ;
  wire \mem_rdata_q[31]_i_1_n_0 ;
  wire \mem_rdata_q[31]_i_3_n_0 ;
  wire \mem_rdata_q[31]_i_4_n_0 ;
  wire \mem_rdata_q[31]_i_5_n_0 ;
  wire \mem_rdata_q[31]_i_6_n_0 ;
  wire \mem_rdata_q[31]_i_7_n_0 ;
  wire \mem_rdata_q[31]_i_8_n_0 ;
  wire \mem_rdata_q[3]_i_1_n_0 ;
  wire \mem_rdata_q[3]_i_2_n_0 ;
  wire \mem_rdata_q[4]_i_1_n_0 ;
  wire \mem_rdata_q[4]_i_2_n_0 ;
  wire \mem_rdata_q[5]_i_1_n_0 ;
  wire \mem_rdata_q[5]_i_2_n_0 ;
  wire \mem_rdata_q[6]_i_10_n_0 ;
  wire \mem_rdata_q[6]_i_11_n_0 ;
  wire \mem_rdata_q[6]_i_1_n_0 ;
  wire \mem_rdata_q[6]_i_2_n_0 ;
  wire \mem_rdata_q[6]_i_3_n_0 ;
  wire \mem_rdata_q[6]_i_4_n_0 ;
  wire \mem_rdata_q[6]_i_5_n_0 ;
  wire \mem_rdata_q[6]_i_6_n_0 ;
  wire \mem_rdata_q[6]_i_9_n_0 ;
  wire \mem_rdata_q[7]_i_1_n_0 ;
  wire \mem_rdata_q[7]_i_2_n_0 ;
  wire \mem_rdata_q[8]_i_1_n_0 ;
  wire \mem_rdata_q[9]_i_1_n_0 ;
  wire [31:0]\mem_rdata_q_reg[31]_0 ;
  wire [31:0]\mem_rdata_q_reg[31]_1 ;
  wire \mem_rdata_q_reg_n_0_[0] ;
  wire \mem_rdata_q_reg_n_0_[10] ;
  wire \mem_rdata_q_reg_n_0_[11] ;
  wire \mem_rdata_q_reg_n_0_[15] ;
  wire \mem_rdata_q_reg_n_0_[16] ;
  wire \mem_rdata_q_reg_n_0_[17] ;
  wire \mem_rdata_q_reg_n_0_[18] ;
  wire \mem_rdata_q_reg_n_0_[19] ;
  wire \mem_rdata_q_reg_n_0_[1] ;
  wire \mem_rdata_q_reg_n_0_[20] ;
  wire \mem_rdata_q_reg_n_0_[21] ;
  wire \mem_rdata_q_reg_n_0_[22] ;
  wire \mem_rdata_q_reg_n_0_[23] ;
  wire \mem_rdata_q_reg_n_0_[24] ;
  wire \mem_rdata_q_reg_n_0_[25] ;
  wire \mem_rdata_q_reg_n_0_[26] ;
  wire \mem_rdata_q_reg_n_0_[27] ;
  wire \mem_rdata_q_reg_n_0_[28] ;
  wire \mem_rdata_q_reg_n_0_[29] ;
  wire \mem_rdata_q_reg_n_0_[2] ;
  wire \mem_rdata_q_reg_n_0_[30] ;
  wire \mem_rdata_q_reg_n_0_[31] ;
  wire \mem_rdata_q_reg_n_0_[3] ;
  wire \mem_rdata_q_reg_n_0_[4] ;
  wire \mem_rdata_q_reg_n_0_[5] ;
  wire \mem_rdata_q_reg_n_0_[6] ;
  wire \mem_rdata_q_reg_n_0_[7] ;
  wire \mem_rdata_q_reg_n_0_[8] ;
  wire \mem_rdata_q_reg_n_0_[9] ;
  wire mem_state;
  wire \mem_state[0]_i_1_n_0 ;
  wire \mem_state[1]_i_2_n_0 ;
  wire \mem_state[1]_i_4_n_0 ;
  wire \mem_state_reg[0]_0 ;
  wire \mem_state_reg_n_0_[0] ;
  wire \mem_state_reg_n_0_[1] ;
  wire mem_valid;
  wire mem_valid_i_1_n_0;
  wire mem_valid_i_2_n_0;
  wire mem_valid_reg_0;
  wire mem_valid_reg_1;
  wire \mem_wdata[10]_i_1_n_0 ;
  wire \mem_wdata[11]_i_1_n_0 ;
  wire \mem_wdata[12]_i_1_n_0 ;
  wire \mem_wdata[13]_i_1_n_0 ;
  wire \mem_wdata[14]_i_1_n_0 ;
  wire \mem_wdata[15]_i_1_n_0 ;
  wire \mem_wdata[16]_i_1_n_0 ;
  wire \mem_wdata[17]_i_1_n_0 ;
  wire \mem_wdata[18]_i_1_n_0 ;
  wire \mem_wdata[19]_i_1_n_0 ;
  wire \mem_wdata[20]_i_1_n_0 ;
  wire \mem_wdata[21]_i_1_n_0 ;
  wire \mem_wdata[22]_i_1_n_0 ;
  wire \mem_wdata[23]_i_1_n_0 ;
  wire \mem_wdata[24]_i_1_n_0 ;
  wire \mem_wdata[25]_i_1_n_0 ;
  wire \mem_wdata[26]_i_1_n_0 ;
  wire \mem_wdata[27]_i_1_n_0 ;
  wire \mem_wdata[28]_i_1_n_0 ;
  wire \mem_wdata[29]_i_1_n_0 ;
  wire \mem_wdata[30]_i_1_n_0 ;
  wire \mem_wdata[31]_i_1_n_0 ;
  wire \mem_wdata[31]_i_2_n_0 ;
  wire \mem_wdata[8]_i_1_n_0 ;
  wire \mem_wdata[9]_i_1_n_0 ;
  wire \mem_wdata_reg[0]_0 ;
  wire [31:0]\mem_wdata_reg[31]_0 ;
  wire [1:0]mem_wordsize;
  wire \mem_wordsize[1]_i_1_n_0 ;
  wire \mem_wordsize[1]_i_3_n_0 ;
  wire \mem_wordsize_reg_n_0_[0] ;
  wire \mem_wordsize_reg_n_0_[1] ;
  wire \mem_wstrb[0]_i_1_n_0 ;
  wire \mem_wstrb[1]_i_1_n_0 ;
  wire \mem_wstrb[2]_i_1_n_0 ;
  wire \mem_wstrb[3]_i_1_n_0 ;
  wire \mem_wstrb[3]_i_2_n_0 ;
  wire \mem_wstrb_reg[1]_0 ;
  wire [3:0]\mem_wstrb_reg[3]_0 ;
  wire [3:0]\mem_wstrb_reg[3]_1 ;
  wire mem_xfer;
  wire [31:14]p_0_in;
  wire p_0_in0;
  wire [2:0]p_0_in_0;
  wire [4:0]p_1_in;
  wire p_8_in;
  wire ram_block_reg_0_bram_2_i_5_n_0;
  wire ram_block_reg_1_bram_2_i_3_n_0;
  wire ram_block_reg_2_bram_2_i_3_n_0;
  wire [31:0]ram_rdata;
  wire ram_ready;
  wire ram_ready0;
  wire ram_ready_i_2_n_0;
  wire ram_ready_i_3_n_0;
  wire ram_ready_i_4_n_0;
  wire ram_ready_i_5_n_0;
  wire ram_ready_i_6_n_0;
  wire ram_ready_i_7_n_0;
  wire ram_ready_i_8_n_0;
  wire ram_ready_reg;
  wire recv_buf_valid;
  wire reg_dat_re0;
  wire reg_dat_we0;
  wire reg_next_pc;
  wire [31:1]reg_next_pc1_in;
  wire \reg_next_pc[16]_i_2_n_0 ;
  wire \reg_next_pc[16]_i_3_n_0 ;
  wire \reg_next_pc[16]_i_4_n_0 ;
  wire \reg_next_pc[16]_i_5_n_0 ;
  wire \reg_next_pc[16]_i_6_n_0 ;
  wire \reg_next_pc[16]_i_7_n_0 ;
  wire \reg_next_pc[16]_i_8_n_0 ;
  wire \reg_next_pc[16]_i_9_n_0 ;
  wire \reg_next_pc[24]_i_2_n_0 ;
  wire \reg_next_pc[24]_i_3_n_0 ;
  wire \reg_next_pc[24]_i_4_n_0 ;
  wire \reg_next_pc[24]_i_5_n_0 ;
  wire \reg_next_pc[24]_i_6_n_0 ;
  wire \reg_next_pc[24]_i_7_n_0 ;
  wire \reg_next_pc[24]_i_8_n_0 ;
  wire \reg_next_pc[24]_i_9_n_0 ;
  wire \reg_next_pc[31]_i_2_n_0 ;
  wire \reg_next_pc[31]_i_3_n_0 ;
  wire \reg_next_pc[31]_i_4_n_0 ;
  wire \reg_next_pc[31]_i_5_n_0 ;
  wire \reg_next_pc[31]_i_6_n_0 ;
  wire \reg_next_pc[31]_i_7_n_0 ;
  wire \reg_next_pc[31]_i_8_n_0 ;
  wire \reg_next_pc[8]_i_2_n_0 ;
  wire \reg_next_pc[8]_i_3_n_0 ;
  wire \reg_next_pc[8]_i_4_n_0 ;
  wire \reg_next_pc[8]_i_5_n_0 ;
  wire \reg_next_pc[8]_i_6_n_0 ;
  wire \reg_next_pc[8]_i_7_n_0 ;
  wire \reg_next_pc[8]_i_8_n_0 ;
  wire \reg_next_pc[8]_i_9_n_0 ;
  wire \reg_next_pc_reg[16]_i_1_n_0 ;
  wire \reg_next_pc_reg[16]_i_1_n_1 ;
  wire \reg_next_pc_reg[16]_i_1_n_2 ;
  wire \reg_next_pc_reg[16]_i_1_n_3 ;
  wire \reg_next_pc_reg[16]_i_1_n_4 ;
  wire \reg_next_pc_reg[16]_i_1_n_5 ;
  wire \reg_next_pc_reg[16]_i_1_n_6 ;
  wire \reg_next_pc_reg[16]_i_1_n_7 ;
  wire \reg_next_pc_reg[24]_i_1_n_0 ;
  wire \reg_next_pc_reg[24]_i_1_n_1 ;
  wire \reg_next_pc_reg[24]_i_1_n_2 ;
  wire \reg_next_pc_reg[24]_i_1_n_3 ;
  wire \reg_next_pc_reg[24]_i_1_n_4 ;
  wire \reg_next_pc_reg[24]_i_1_n_5 ;
  wire \reg_next_pc_reg[24]_i_1_n_6 ;
  wire \reg_next_pc_reg[24]_i_1_n_7 ;
  wire \reg_next_pc_reg[31]_i_1_n_2 ;
  wire \reg_next_pc_reg[31]_i_1_n_3 ;
  wire \reg_next_pc_reg[31]_i_1_n_4 ;
  wire \reg_next_pc_reg[31]_i_1_n_5 ;
  wire \reg_next_pc_reg[31]_i_1_n_6 ;
  wire \reg_next_pc_reg[31]_i_1_n_7 ;
  wire \reg_next_pc_reg[8]_i_1_n_0 ;
  wire \reg_next_pc_reg[8]_i_1_n_1 ;
  wire \reg_next_pc_reg[8]_i_1_n_2 ;
  wire \reg_next_pc_reg[8]_i_1_n_3 ;
  wire \reg_next_pc_reg[8]_i_1_n_4 ;
  wire \reg_next_pc_reg[8]_i_1_n_5 ;
  wire \reg_next_pc_reg[8]_i_1_n_6 ;
  wire \reg_next_pc_reg[8]_i_1_n_7 ;
  wire \reg_next_pc_reg_n_0_[10] ;
  wire \reg_next_pc_reg_n_0_[11] ;
  wire \reg_next_pc_reg_n_0_[12] ;
  wire \reg_next_pc_reg_n_0_[13] ;
  wire \reg_next_pc_reg_n_0_[14] ;
  wire \reg_next_pc_reg_n_0_[15] ;
  wire \reg_next_pc_reg_n_0_[16] ;
  wire \reg_next_pc_reg_n_0_[17] ;
  wire \reg_next_pc_reg_n_0_[18] ;
  wire \reg_next_pc_reg_n_0_[19] ;
  wire \reg_next_pc_reg_n_0_[1] ;
  wire \reg_next_pc_reg_n_0_[20] ;
  wire \reg_next_pc_reg_n_0_[21] ;
  wire \reg_next_pc_reg_n_0_[22] ;
  wire \reg_next_pc_reg_n_0_[23] ;
  wire \reg_next_pc_reg_n_0_[24] ;
  wire \reg_next_pc_reg_n_0_[25] ;
  wire \reg_next_pc_reg_n_0_[26] ;
  wire \reg_next_pc_reg_n_0_[27] ;
  wire \reg_next_pc_reg_n_0_[28] ;
  wire \reg_next_pc_reg_n_0_[29] ;
  wire \reg_next_pc_reg_n_0_[2] ;
  wire \reg_next_pc_reg_n_0_[30] ;
  wire \reg_next_pc_reg_n_0_[31] ;
  wire \reg_next_pc_reg_n_0_[3] ;
  wire \reg_next_pc_reg_n_0_[4] ;
  wire \reg_next_pc_reg_n_0_[5] ;
  wire \reg_next_pc_reg_n_0_[6] ;
  wire \reg_next_pc_reg_n_0_[7] ;
  wire \reg_next_pc_reg_n_0_[8] ;
  wire \reg_next_pc_reg_n_0_[9] ;
  wire \reg_op1[0]_i_1_n_0 ;
  wire \reg_op1[0]_i_2_n_0 ;
  wire \reg_op1[10]_i_1_n_0 ;
  wire \reg_op1[10]_i_2_n_0 ;
  wire \reg_op1[10]_i_3_n_0 ;
  wire \reg_op1[11]_i_1_n_0 ;
  wire \reg_op1[11]_i_2_n_0 ;
  wire \reg_op1[11]_i_3_n_0 ;
  wire \reg_op1[12]_i_1_n_0 ;
  wire \reg_op1[12]_i_2_n_0 ;
  wire \reg_op1[12]_i_3_n_0 ;
  wire \reg_op1[13]_i_1_n_0 ;
  wire \reg_op1[13]_i_2_n_0 ;
  wire \reg_op1[13]_i_3_n_0 ;
  wire \reg_op1[14]_i_1_n_0 ;
  wire \reg_op1[14]_i_2_n_0 ;
  wire \reg_op1[14]_i_3_n_0 ;
  wire \reg_op1[15]_i_10_n_0 ;
  wire \reg_op1[15]_i_11_n_0 ;
  wire \reg_op1[15]_i_12_n_0 ;
  wire \reg_op1[15]_i_1_n_0 ;
  wire \reg_op1[15]_i_2_n_0 ;
  wire \reg_op1[15]_i_3_n_0 ;
  wire \reg_op1[15]_i_5_n_0 ;
  wire \reg_op1[15]_i_6_n_0 ;
  wire \reg_op1[15]_i_7_n_0 ;
  wire \reg_op1[15]_i_8_n_0 ;
  wire \reg_op1[15]_i_9_n_0 ;
  wire \reg_op1[16]_i_1_n_0 ;
  wire \reg_op1[16]_i_2_n_0 ;
  wire \reg_op1[16]_i_3_n_0 ;
  wire \reg_op1[17]_i_1_n_0 ;
  wire \reg_op1[17]_i_2_n_0 ;
  wire \reg_op1[17]_i_3_n_0 ;
  wire \reg_op1[18]_i_1_n_0 ;
  wire \reg_op1[18]_i_2_n_0 ;
  wire \reg_op1[18]_i_3_n_0 ;
  wire \reg_op1[19]_i_1_n_0 ;
  wire \reg_op1[19]_i_2_n_0 ;
  wire \reg_op1[19]_i_3_n_0 ;
  wire \reg_op1[1]_i_1_n_0 ;
  wire \reg_op1[1]_i_2_n_0 ;
  wire \reg_op1[1]_i_3_n_0 ;
  wire \reg_op1[20]_i_1_n_0 ;
  wire \reg_op1[20]_i_2_n_0 ;
  wire \reg_op1[20]_i_3_n_0 ;
  wire \reg_op1[21]_i_1_n_0 ;
  wire \reg_op1[21]_i_2_n_0 ;
  wire \reg_op1[21]_i_3_n_0 ;
  wire \reg_op1[22]_i_1_n_0 ;
  wire \reg_op1[22]_i_2_n_0 ;
  wire \reg_op1[22]_i_3_n_0 ;
  wire \reg_op1[23]_i_10_n_0 ;
  wire \reg_op1[23]_i_11_n_0 ;
  wire \reg_op1[23]_i_12_n_0 ;
  wire \reg_op1[23]_i_1_n_0 ;
  wire \reg_op1[23]_i_2_n_0 ;
  wire \reg_op1[23]_i_3_n_0 ;
  wire \reg_op1[23]_i_5_n_0 ;
  wire \reg_op1[23]_i_6_n_0 ;
  wire \reg_op1[23]_i_7_n_0 ;
  wire \reg_op1[23]_i_8_n_0 ;
  wire \reg_op1[23]_i_9_n_0 ;
  wire \reg_op1[24]_i_1_n_0 ;
  wire \reg_op1[24]_i_2_n_0 ;
  wire \reg_op1[24]_i_3_n_0 ;
  wire \reg_op1[25]_i_1_n_0 ;
  wire \reg_op1[25]_i_2_n_0 ;
  wire \reg_op1[25]_i_3_n_0 ;
  wire \reg_op1[26]_i_1_n_0 ;
  wire \reg_op1[26]_i_2_n_0 ;
  wire \reg_op1[26]_i_3_n_0 ;
  wire \reg_op1[27]_i_1_n_0 ;
  wire \reg_op1[27]_i_2_n_0 ;
  wire \reg_op1[27]_i_3_n_0 ;
  wire \reg_op1[27]_i_4_n_0 ;
  wire \reg_op1[28]_i_1_n_0 ;
  wire \reg_op1[28]_i_2_n_0 ;
  wire \reg_op1[28]_i_3_n_0 ;
  wire \reg_op1[29]_i_1_n_0 ;
  wire \reg_op1[29]_i_2_n_0 ;
  wire \reg_op1[29]_i_3_n_0 ;
  wire \reg_op1[29]_i_4_n_0 ;
  wire \reg_op1[29]_i_5_n_0 ;
  wire \reg_op1[2]_i_1_n_0 ;
  wire \reg_op1[2]_i_2_n_0 ;
  wire \reg_op1[2]_i_3_n_0 ;
  wire \reg_op1[30]_i_1_n_0 ;
  wire \reg_op1[30]_i_2_n_0 ;
  wire \reg_op1[30]_i_3_n_0 ;
  wire \reg_op1[30]_i_4_n_0 ;
  wire \reg_op1[30]_i_5_n_0 ;
  wire \reg_op1[30]_i_6_n_0 ;
  wire \reg_op1[31]_i_10_n_0 ;
  wire \reg_op1[31]_i_11_n_0 ;
  wire \reg_op1[31]_i_12_n_0 ;
  wire \reg_op1[31]_i_13_n_0 ;
  wire \reg_op1[31]_i_14_n_0 ;
  wire \reg_op1[31]_i_15_n_0 ;
  wire \reg_op1[31]_i_16_n_0 ;
  wire \reg_op1[31]_i_17_n_0 ;
  wire \reg_op1[31]_i_18_n_0 ;
  wire \reg_op1[31]_i_19_n_0 ;
  wire \reg_op1[31]_i_1_n_0 ;
  wire \reg_op1[31]_i_20_n_0 ;
  wire \reg_op1[31]_i_2_n_0 ;
  wire \reg_op1[31]_i_3_n_0 ;
  wire \reg_op1[31]_i_4_n_0 ;
  wire \reg_op1[31]_i_5_n_0 ;
  wire \reg_op1[31]_i_6_n_0 ;
  wire \reg_op1[31]_i_7_n_0 ;
  wire \reg_op1[31]_i_8_n_0 ;
  wire \reg_op1[3]_i_1_n_0 ;
  wire \reg_op1[3]_i_2_n_0 ;
  wire \reg_op1[3]_i_3_n_0 ;
  wire \reg_op1[3]_i_4_n_0 ;
  wire \reg_op1[4]_i_1_n_0 ;
  wire \reg_op1[4]_i_2_n_0 ;
  wire \reg_op1[4]_i_3_n_0 ;
  wire \reg_op1[5]_i_1_n_0 ;
  wire \reg_op1[5]_i_2_n_0 ;
  wire \reg_op1[5]_i_3_n_0 ;
  wire \reg_op1[6]_i_1_n_0 ;
  wire \reg_op1[6]_i_2_n_0 ;
  wire \reg_op1[6]_i_3_n_0 ;
  wire \reg_op1[7]_i_10_n_0 ;
  wire \reg_op1[7]_i_11_n_0 ;
  wire \reg_op1[7]_i_12_n_0 ;
  wire \reg_op1[7]_i_1_n_0 ;
  wire \reg_op1[7]_i_2_n_0 ;
  wire \reg_op1[7]_i_3_n_0 ;
  wire \reg_op1[7]_i_5_n_0 ;
  wire \reg_op1[7]_i_6_n_0 ;
  wire \reg_op1[7]_i_7_n_0 ;
  wire \reg_op1[7]_i_8_n_0 ;
  wire \reg_op1[7]_i_9_n_0 ;
  wire \reg_op1[8]_i_1_n_0 ;
  wire \reg_op1[8]_i_2_n_0 ;
  wire \reg_op1[8]_i_3_n_0 ;
  wire \reg_op1[9]_i_1_n_0 ;
  wire \reg_op1[9]_i_2_n_0 ;
  wire \reg_op1[9]_i_3_n_0 ;
  wire \reg_op1_reg[15]_i_4_n_0 ;
  wire \reg_op1_reg[15]_i_4_n_1 ;
  wire \reg_op1_reg[15]_i_4_n_10 ;
  wire \reg_op1_reg[15]_i_4_n_11 ;
  wire \reg_op1_reg[15]_i_4_n_12 ;
  wire \reg_op1_reg[15]_i_4_n_13 ;
  wire \reg_op1_reg[15]_i_4_n_14 ;
  wire \reg_op1_reg[15]_i_4_n_15 ;
  wire \reg_op1_reg[15]_i_4_n_2 ;
  wire \reg_op1_reg[15]_i_4_n_3 ;
  wire \reg_op1_reg[15]_i_4_n_4 ;
  wire \reg_op1_reg[15]_i_4_n_5 ;
  wire \reg_op1_reg[15]_i_4_n_6 ;
  wire \reg_op1_reg[15]_i_4_n_7 ;
  wire \reg_op1_reg[15]_i_4_n_8 ;
  wire \reg_op1_reg[15]_i_4_n_9 ;
  wire \reg_op1_reg[23]_i_4_n_0 ;
  wire \reg_op1_reg[23]_i_4_n_1 ;
  wire \reg_op1_reg[23]_i_4_n_10 ;
  wire \reg_op1_reg[23]_i_4_n_11 ;
  wire \reg_op1_reg[23]_i_4_n_12 ;
  wire \reg_op1_reg[23]_i_4_n_13 ;
  wire \reg_op1_reg[23]_i_4_n_14 ;
  wire \reg_op1_reg[23]_i_4_n_15 ;
  wire \reg_op1_reg[23]_i_4_n_2 ;
  wire \reg_op1_reg[23]_i_4_n_3 ;
  wire \reg_op1_reg[23]_i_4_n_4 ;
  wire \reg_op1_reg[23]_i_4_n_5 ;
  wire \reg_op1_reg[23]_i_4_n_6 ;
  wire \reg_op1_reg[23]_i_4_n_7 ;
  wire \reg_op1_reg[23]_i_4_n_8 ;
  wire \reg_op1_reg[23]_i_4_n_9 ;
  wire \reg_op1_reg[31]_i_9_n_1 ;
  wire \reg_op1_reg[31]_i_9_n_10 ;
  wire \reg_op1_reg[31]_i_9_n_11 ;
  wire \reg_op1_reg[31]_i_9_n_12 ;
  wire \reg_op1_reg[31]_i_9_n_13 ;
  wire \reg_op1_reg[31]_i_9_n_14 ;
  wire \reg_op1_reg[31]_i_9_n_15 ;
  wire \reg_op1_reg[31]_i_9_n_2 ;
  wire \reg_op1_reg[31]_i_9_n_3 ;
  wire \reg_op1_reg[31]_i_9_n_4 ;
  wire \reg_op1_reg[31]_i_9_n_5 ;
  wire \reg_op1_reg[31]_i_9_n_6 ;
  wire \reg_op1_reg[31]_i_9_n_7 ;
  wire \reg_op1_reg[31]_i_9_n_8 ;
  wire \reg_op1_reg[31]_i_9_n_9 ;
  wire \reg_op1_reg[7]_i_4_n_0 ;
  wire \reg_op1_reg[7]_i_4_n_1 ;
  wire \reg_op1_reg[7]_i_4_n_10 ;
  wire \reg_op1_reg[7]_i_4_n_11 ;
  wire \reg_op1_reg[7]_i_4_n_12 ;
  wire \reg_op1_reg[7]_i_4_n_13 ;
  wire \reg_op1_reg[7]_i_4_n_14 ;
  wire \reg_op1_reg[7]_i_4_n_15 ;
  wire \reg_op1_reg[7]_i_4_n_2 ;
  wire \reg_op1_reg[7]_i_4_n_3 ;
  wire \reg_op1_reg[7]_i_4_n_4 ;
  wire \reg_op1_reg[7]_i_4_n_5 ;
  wire \reg_op1_reg[7]_i_4_n_6 ;
  wire \reg_op1_reg[7]_i_4_n_7 ;
  wire \reg_op1_reg[7]_i_4_n_8 ;
  wire \reg_op1_reg[7]_i_4_n_9 ;
  wire \reg_op1_reg_n_0_[0] ;
  wire \reg_op1_reg_n_0_[10] ;
  wire \reg_op1_reg_n_0_[11] ;
  wire \reg_op1_reg_n_0_[12] ;
  wire \reg_op1_reg_n_0_[13] ;
  wire \reg_op1_reg_n_0_[14] ;
  wire \reg_op1_reg_n_0_[15] ;
  wire \reg_op1_reg_n_0_[16] ;
  wire \reg_op1_reg_n_0_[17] ;
  wire \reg_op1_reg_n_0_[18] ;
  wire \reg_op1_reg_n_0_[19] ;
  wire \reg_op1_reg_n_0_[1] ;
  wire \reg_op1_reg_n_0_[20] ;
  wire \reg_op1_reg_n_0_[21] ;
  wire \reg_op1_reg_n_0_[22] ;
  wire \reg_op1_reg_n_0_[23] ;
  wire \reg_op1_reg_n_0_[24] ;
  wire \reg_op1_reg_n_0_[25] ;
  wire \reg_op1_reg_n_0_[26] ;
  wire \reg_op1_reg_n_0_[27] ;
  wire \reg_op1_reg_n_0_[28] ;
  wire \reg_op1_reg_n_0_[29] ;
  wire \reg_op1_reg_n_0_[2] ;
  wire \reg_op1_reg_n_0_[30] ;
  wire \reg_op1_reg_n_0_[31] ;
  wire \reg_op1_reg_n_0_[3] ;
  wire \reg_op1_reg_n_0_[4] ;
  wire \reg_op1_reg_n_0_[5] ;
  wire \reg_op1_reg_n_0_[6] ;
  wire \reg_op1_reg_n_0_[7] ;
  wire \reg_op1_reg_n_0_[8] ;
  wire \reg_op1_reg_n_0_[9] ;
  wire [31:0]reg_op2;
  wire \reg_op2[31]_i_1_n_0 ;
  wire \reg_op2[31]_i_3_n_0 ;
  wire \reg_op2_reg_n_0_[0] ;
  wire \reg_op2_reg_n_0_[10] ;
  wire \reg_op2_reg_n_0_[11] ;
  wire \reg_op2_reg_n_0_[12] ;
  wire \reg_op2_reg_n_0_[13] ;
  wire \reg_op2_reg_n_0_[14] ;
  wire \reg_op2_reg_n_0_[15] ;
  wire \reg_op2_reg_n_0_[16] ;
  wire \reg_op2_reg_n_0_[17] ;
  wire \reg_op2_reg_n_0_[18] ;
  wire \reg_op2_reg_n_0_[19] ;
  wire \reg_op2_reg_n_0_[1] ;
  wire \reg_op2_reg_n_0_[20] ;
  wire \reg_op2_reg_n_0_[21] ;
  wire \reg_op2_reg_n_0_[22] ;
  wire \reg_op2_reg_n_0_[23] ;
  wire \reg_op2_reg_n_0_[24] ;
  wire \reg_op2_reg_n_0_[25] ;
  wire \reg_op2_reg_n_0_[26] ;
  wire \reg_op2_reg_n_0_[27] ;
  wire \reg_op2_reg_n_0_[28] ;
  wire \reg_op2_reg_n_0_[29] ;
  wire \reg_op2_reg_n_0_[2] ;
  wire \reg_op2_reg_n_0_[30] ;
  wire \reg_op2_reg_n_0_[31] ;
  wire \reg_op2_reg_n_0_[3] ;
  wire \reg_op2_reg_n_0_[4] ;
  wire \reg_op2_reg_n_0_[5] ;
  wire \reg_op2_reg_n_0_[6] ;
  wire \reg_op2_reg_n_0_[7] ;
  wire \reg_op2_reg_n_0_[8] ;
  wire \reg_op2_reg_n_0_[9] ;
  wire [31:0]reg_out1;
  wire \reg_out[0]_i_1_n_0 ;
  wire \reg_out[0]_i_2_n_0 ;
  wire \reg_out[0]_i_3_n_0 ;
  wire \reg_out[0]_i_4_n_0 ;
  wire \reg_out[0]_i_5_n_0 ;
  wire \reg_out[0]_i_6_n_0 ;
  wire \reg_out[10]_i_1_n_0 ;
  wire \reg_out[10]_i_2_n_0 ;
  wire \reg_out[10]_i_3_n_0 ;
  wire \reg_out[10]_i_5_n_0 ;
  wire \reg_out[10]_i_6_n_0 ;
  wire \reg_out[11]_i_1_n_0 ;
  wire \reg_out[11]_i_2_n_0 ;
  wire \reg_out[11]_i_3_n_0 ;
  wire \reg_out[11]_i_5_n_0 ;
  wire \reg_out[11]_i_6_n_0 ;
  wire \reg_out[12]_i_1_n_0 ;
  wire \reg_out[12]_i_2_n_0 ;
  wire \reg_out[12]_i_3_n_0 ;
  wire \reg_out[12]_i_5_n_0 ;
  wire \reg_out[12]_i_6_n_0 ;
  wire \reg_out[13]_i_1_n_0 ;
  wire \reg_out[13]_i_2_n_0 ;
  wire \reg_out[13]_i_3_n_0 ;
  wire \reg_out[13]_i_5_n_0 ;
  wire \reg_out[13]_i_6_n_0 ;
  wire \reg_out[14]_i_10_n_0 ;
  wire \reg_out[14]_i_11_n_0 ;
  wire \reg_out[14]_i_12_n_0 ;
  wire \reg_out[14]_i_1_n_0 ;
  wire \reg_out[14]_i_2_n_0 ;
  wire \reg_out[14]_i_3_n_0 ;
  wire \reg_out[14]_i_4_n_0 ;
  wire \reg_out[14]_i_5_n_0 ;
  wire \reg_out[14]_i_6_n_0 ;
  wire \reg_out[14]_i_8_n_0 ;
  wire \reg_out[14]_i_9_n_0 ;
  wire \reg_out[15]_i_1_n_0 ;
  wire \reg_out[15]_i_2_n_0 ;
  wire \reg_out[15]_i_3_n_0 ;
  wire \reg_out[15]_i_4_n_0 ;
  wire \reg_out[15]_i_5_n_0 ;
  wire \reg_out[15]_i_6_n_0 ;
  wire \reg_out[15]_i_7_n_0 ;
  wire \reg_out[16]_i_10_n_0 ;
  wire \reg_out[16]_i_11_n_0 ;
  wire \reg_out[16]_i_12_n_0 ;
  wire \reg_out[16]_i_13_n_0 ;
  wire \reg_out[16]_i_14_n_0 ;
  wire \reg_out[16]_i_1_n_0 ;
  wire \reg_out[16]_i_2_n_0 ;
  wire \reg_out[16]_i_3_n_0 ;
  wire \reg_out[16]_i_4_n_0 ;
  wire \reg_out[16]_i_6_n_0 ;
  wire \reg_out[16]_i_7_n_0 ;
  wire \reg_out[16]_i_8_n_0 ;
  wire \reg_out[16]_i_9_n_0 ;
  wire \reg_out[17]_i_1_n_0 ;
  wire \reg_out[17]_i_2_n_0 ;
  wire \reg_out[17]_i_3_n_0 ;
  wire \reg_out[17]_i_4_n_0 ;
  wire \reg_out[17]_i_5_n_0 ;
  wire \reg_out[18]_i_1_n_0 ;
  wire \reg_out[18]_i_2_n_0 ;
  wire \reg_out[18]_i_3_n_0 ;
  wire \reg_out[18]_i_4_n_0 ;
  wire \reg_out[18]_i_5_n_0 ;
  wire \reg_out[19]_i_1_n_0 ;
  wire \reg_out[19]_i_2_n_0 ;
  wire \reg_out[19]_i_3_n_0 ;
  wire \reg_out[19]_i_4_n_0 ;
  wire \reg_out[19]_i_5_n_0 ;
  wire \reg_out[1]_i_1_n_0 ;
  wire \reg_out[1]_i_2_n_0 ;
  wire \reg_out[1]_i_3_n_0 ;
  wire \reg_out[1]_i_4_n_0 ;
  wire \reg_out[1]_i_5_n_0 ;
  wire \reg_out[1]_i_6_n_0 ;
  wire \reg_out[1]_i_7_n_0 ;
  wire \reg_out[20]_i_1_n_0 ;
  wire \reg_out[20]_i_2_n_0 ;
  wire \reg_out[20]_i_3_n_0 ;
  wire \reg_out[20]_i_4_n_0 ;
  wire \reg_out[20]_i_5_n_0 ;
  wire \reg_out[21]_i_1_n_0 ;
  wire \reg_out[21]_i_2_n_0 ;
  wire \reg_out[21]_i_3_n_0 ;
  wire \reg_out[21]_i_4_n_0 ;
  wire \reg_out[21]_i_5_n_0 ;
  wire \reg_out[22]_i_1_n_0 ;
  wire \reg_out[22]_i_2_n_0 ;
  wire \reg_out[22]_i_3_n_0 ;
  wire \reg_out[22]_i_4_n_0 ;
  wire \reg_out[22]_i_5_n_0 ;
  wire \reg_out[23]_i_1_n_0 ;
  wire \reg_out[23]_i_2_n_0 ;
  wire \reg_out[23]_i_3_n_0 ;
  wire \reg_out[23]_i_4_n_0 ;
  wire \reg_out[23]_i_5_n_0 ;
  wire \reg_out[24]_i_10_n_0 ;
  wire \reg_out[24]_i_11_n_0 ;
  wire \reg_out[24]_i_12_n_0 ;
  wire \reg_out[24]_i_13_n_0 ;
  wire \reg_out[24]_i_14_n_0 ;
  wire \reg_out[24]_i_1_n_0 ;
  wire \reg_out[24]_i_2_n_0 ;
  wire \reg_out[24]_i_3_n_0 ;
  wire \reg_out[24]_i_4_n_0 ;
  wire \reg_out[24]_i_6_n_0 ;
  wire \reg_out[24]_i_7_n_0 ;
  wire \reg_out[24]_i_8_n_0 ;
  wire \reg_out[24]_i_9_n_0 ;
  wire \reg_out[25]_i_1_n_0 ;
  wire \reg_out[25]_i_2_n_0 ;
  wire \reg_out[25]_i_3_n_0 ;
  wire \reg_out[25]_i_4_n_0 ;
  wire \reg_out[25]_i_5_n_0 ;
  wire \reg_out[26]_i_1_n_0 ;
  wire \reg_out[26]_i_2_n_0 ;
  wire \reg_out[26]_i_3_n_0 ;
  wire \reg_out[26]_i_4_n_0 ;
  wire \reg_out[26]_i_5_n_0 ;
  wire \reg_out[27]_i_1_n_0 ;
  wire \reg_out[27]_i_2_n_0 ;
  wire \reg_out[27]_i_3_n_0 ;
  wire \reg_out[27]_i_4_n_0 ;
  wire \reg_out[27]_i_5_n_0 ;
  wire \reg_out[28]_i_1_n_0 ;
  wire \reg_out[28]_i_2_n_0 ;
  wire \reg_out[28]_i_3_n_0 ;
  wire \reg_out[28]_i_4_n_0 ;
  wire \reg_out[28]_i_5_n_0 ;
  wire \reg_out[29]_i_1_n_0 ;
  wire \reg_out[29]_i_2_n_0 ;
  wire \reg_out[29]_i_3_n_0 ;
  wire \reg_out[29]_i_4_n_0 ;
  wire \reg_out[29]_i_5_n_0 ;
  wire \reg_out[2]_i_1_n_0 ;
  wire \reg_out[2]_i_2_n_0 ;
  wire \reg_out[2]_i_3_n_0 ;
  wire \reg_out[2]_i_4_n_0 ;
  wire \reg_out[2]_i_5_n_0 ;
  wire \reg_out[2]_i_6_n_0 ;
  wire \reg_out[2]_i_8_n_0 ;
  wire \reg_out[30]_i_1_n_0 ;
  wire \reg_out[30]_i_2_n_0 ;
  wire \reg_out[30]_i_3_n_0 ;
  wire \reg_out[30]_i_4_n_0 ;
  wire \reg_out[30]_i_5_n_0 ;
  wire \reg_out[31]_i_11_n_0 ;
  wire \reg_out[31]_i_12_n_0 ;
  wire \reg_out[31]_i_14_n_0 ;
  wire \reg_out[31]_i_15_n_0 ;
  wire \reg_out[31]_i_16_n_0 ;
  wire \reg_out[31]_i_17_n_0 ;
  wire \reg_out[31]_i_18_n_0 ;
  wire \reg_out[31]_i_19_n_0 ;
  wire \reg_out[31]_i_1_n_0 ;
  wire \reg_out[31]_i_20_n_0 ;
  wire \reg_out[31]_i_21_n_0 ;
  wire \reg_out[31]_i_22_n_0 ;
  wire \reg_out[31]_i_23_n_0 ;
  wire \reg_out[31]_i_24_n_0 ;
  wire \reg_out[31]_i_25_n_0 ;
  wire \reg_out[31]_i_26_n_0 ;
  wire \reg_out[31]_i_27_n_0 ;
  wire \reg_out[31]_i_28_n_0 ;
  wire \reg_out[31]_i_29_n_0 ;
  wire \reg_out[31]_i_2_n_0 ;
  wire \reg_out[31]_i_30_n_0 ;
  wire \reg_out[31]_i_3_n_0 ;
  wire \reg_out[31]_i_4_n_0 ;
  wire \reg_out[31]_i_5_n_0 ;
  wire \reg_out[31]_i_6_n_0 ;
  wire \reg_out[31]_i_7_n_0 ;
  wire \reg_out[31]_i_8_n_0 ;
  wire \reg_out[31]_i_9_n_0 ;
  wire \reg_out[3]_i_10_n_0 ;
  wire \reg_out[3]_i_1_n_0 ;
  wire \reg_out[3]_i_2_n_0 ;
  wire \reg_out[3]_i_3_n_0 ;
  wire \reg_out[3]_i_4_n_0 ;
  wire \reg_out[3]_i_5_n_0 ;
  wire \reg_out[3]_i_6_n_0 ;
  wire \reg_out[3]_i_7_n_0 ;
  wire \reg_out[3]_i_9_n_0 ;
  wire \reg_out[4]_i_1_n_0 ;
  wire \reg_out[4]_i_2_n_0 ;
  wire \reg_out[4]_i_3_n_0 ;
  wire \reg_out[4]_i_4_n_0 ;
  wire \reg_out[4]_i_5_n_0 ;
  wire \reg_out[4]_i_6_n_0 ;
  wire \reg_out[4]_i_8_n_0 ;
  wire \reg_out[5]_i_1_n_0 ;
  wire \reg_out[5]_i_2_n_0 ;
  wire \reg_out[5]_i_3_n_0 ;
  wire \reg_out[5]_i_4_n_0 ;
  wire \reg_out[5]_i_5_n_0 ;
  wire \reg_out[5]_i_6_n_0 ;
  wire \reg_out[5]_i_8_n_0 ;
  wire \reg_out[6]_i_11_n_0 ;
  wire \reg_out[6]_i_12_n_0 ;
  wire \reg_out[6]_i_1_n_0 ;
  wire \reg_out[6]_i_2_n_0 ;
  wire \reg_out[6]_i_3_n_0 ;
  wire \reg_out[6]_i_4_n_0 ;
  wire \reg_out[6]_i_5_n_0 ;
  wire \reg_out[6]_i_6_n_0 ;
  wire \reg_out[6]_i_7_n_0 ;
  wire \reg_out[6]_i_8_n_0 ;
  wire \reg_out[7]_i_1_n_0 ;
  wire \reg_out[7]_i_2_n_0 ;
  wire \reg_out[7]_i_3_n_0 ;
  wire \reg_out[7]_i_4_n_0 ;
  wire \reg_out[7]_i_5_n_0 ;
  wire \reg_out[7]_i_6_n_0 ;
  wire \reg_out[7]_i_7_n_0 ;
  wire \reg_out[8]_i_10_n_0 ;
  wire \reg_out[8]_i_11_n_0 ;
  wire \reg_out[8]_i_12_n_0 ;
  wire \reg_out[8]_i_13_n_0 ;
  wire \reg_out[8]_i_14_n_0 ;
  wire \reg_out[8]_i_15_n_0 ;
  wire \reg_out[8]_i_1_n_0 ;
  wire \reg_out[8]_i_2_n_0 ;
  wire \reg_out[8]_i_3_n_0 ;
  wire \reg_out[8]_i_6_n_0 ;
  wire \reg_out[8]_i_7_n_0 ;
  wire \reg_out[8]_i_8_n_0 ;
  wire \reg_out[8]_i_9_n_0 ;
  wire \reg_out[9]_i_1_n_0 ;
  wire \reg_out[9]_i_2_n_0 ;
  wire \reg_out[9]_i_3_n_0 ;
  wire \reg_out[9]_i_5_n_0 ;
  wire \reg_out[9]_i_6_n_0 ;
  wire \reg_out_reg[16]_i_5_n_0 ;
  wire \reg_out_reg[16]_i_5_n_1 ;
  wire \reg_out_reg[16]_i_5_n_10 ;
  wire \reg_out_reg[16]_i_5_n_11 ;
  wire \reg_out_reg[16]_i_5_n_12 ;
  wire \reg_out_reg[16]_i_5_n_13 ;
  wire \reg_out_reg[16]_i_5_n_14 ;
  wire \reg_out_reg[16]_i_5_n_15 ;
  wire \reg_out_reg[16]_i_5_n_2 ;
  wire \reg_out_reg[16]_i_5_n_3 ;
  wire \reg_out_reg[16]_i_5_n_4 ;
  wire \reg_out_reg[16]_i_5_n_5 ;
  wire \reg_out_reg[16]_i_5_n_6 ;
  wire \reg_out_reg[16]_i_5_n_7 ;
  wire \reg_out_reg[16]_i_5_n_8 ;
  wire \reg_out_reg[16]_i_5_n_9 ;
  wire \reg_out_reg[24]_i_5_n_0 ;
  wire \reg_out_reg[24]_i_5_n_1 ;
  wire \reg_out_reg[24]_i_5_n_10 ;
  wire \reg_out_reg[24]_i_5_n_11 ;
  wire \reg_out_reg[24]_i_5_n_12 ;
  wire \reg_out_reg[24]_i_5_n_13 ;
  wire \reg_out_reg[24]_i_5_n_14 ;
  wire \reg_out_reg[24]_i_5_n_15 ;
  wire \reg_out_reg[24]_i_5_n_2 ;
  wire \reg_out_reg[24]_i_5_n_3 ;
  wire \reg_out_reg[24]_i_5_n_4 ;
  wire \reg_out_reg[24]_i_5_n_5 ;
  wire \reg_out_reg[24]_i_5_n_6 ;
  wire \reg_out_reg[24]_i_5_n_7 ;
  wire \reg_out_reg[24]_i_5_n_8 ;
  wire \reg_out_reg[24]_i_5_n_9 ;
  wire \reg_out_reg[31]_i_13_n_10 ;
  wire \reg_out_reg[31]_i_13_n_11 ;
  wire \reg_out_reg[31]_i_13_n_12 ;
  wire \reg_out_reg[31]_i_13_n_13 ;
  wire \reg_out_reg[31]_i_13_n_14 ;
  wire \reg_out_reg[31]_i_13_n_15 ;
  wire \reg_out_reg[31]_i_13_n_2 ;
  wire \reg_out_reg[31]_i_13_n_3 ;
  wire \reg_out_reg[31]_i_13_n_4 ;
  wire \reg_out_reg[31]_i_13_n_5 ;
  wire \reg_out_reg[31]_i_13_n_6 ;
  wire \reg_out_reg[31]_i_13_n_7 ;
  wire \reg_out_reg[31]_i_13_n_9 ;
  wire \reg_out_reg[8]_i_4_n_0 ;
  wire \reg_out_reg[8]_i_4_n_1 ;
  wire \reg_out_reg[8]_i_4_n_10 ;
  wire \reg_out_reg[8]_i_4_n_11 ;
  wire \reg_out_reg[8]_i_4_n_12 ;
  wire \reg_out_reg[8]_i_4_n_13 ;
  wire \reg_out_reg[8]_i_4_n_14 ;
  wire \reg_out_reg[8]_i_4_n_2 ;
  wire \reg_out_reg[8]_i_4_n_3 ;
  wire \reg_out_reg[8]_i_4_n_4 ;
  wire \reg_out_reg[8]_i_4_n_5 ;
  wire \reg_out_reg[8]_i_4_n_6 ;
  wire \reg_out_reg[8]_i_4_n_7 ;
  wire \reg_out_reg[8]_i_4_n_8 ;
  wire \reg_out_reg[8]_i_4_n_9 ;
  wire \reg_out_reg_n_0_[0] ;
  wire \reg_out_reg_n_0_[10] ;
  wire \reg_out_reg_n_0_[11] ;
  wire \reg_out_reg_n_0_[12] ;
  wire \reg_out_reg_n_0_[13] ;
  wire \reg_out_reg_n_0_[14] ;
  wire \reg_out_reg_n_0_[15] ;
  wire \reg_out_reg_n_0_[16] ;
  wire \reg_out_reg_n_0_[17] ;
  wire \reg_out_reg_n_0_[18] ;
  wire \reg_out_reg_n_0_[19] ;
  wire \reg_out_reg_n_0_[1] ;
  wire \reg_out_reg_n_0_[20] ;
  wire \reg_out_reg_n_0_[21] ;
  wire \reg_out_reg_n_0_[22] ;
  wire \reg_out_reg_n_0_[23] ;
  wire \reg_out_reg_n_0_[24] ;
  wire \reg_out_reg_n_0_[25] ;
  wire \reg_out_reg_n_0_[26] ;
  wire \reg_out_reg_n_0_[27] ;
  wire \reg_out_reg_n_0_[28] ;
  wire \reg_out_reg_n_0_[29] ;
  wire \reg_out_reg_n_0_[2] ;
  wire \reg_out_reg_n_0_[30] ;
  wire \reg_out_reg_n_0_[31] ;
  wire \reg_out_reg_n_0_[3] ;
  wire \reg_out_reg_n_0_[4] ;
  wire \reg_out_reg_n_0_[5] ;
  wire \reg_out_reg_n_0_[6] ;
  wire \reg_out_reg_n_0_[7] ;
  wire \reg_out_reg_n_0_[8] ;
  wire \reg_out_reg_n_0_[9] ;
  wire \reg_pc_reg_n_0_[10] ;
  wire \reg_pc_reg_n_0_[11] ;
  wire \reg_pc_reg_n_0_[12] ;
  wire \reg_pc_reg_n_0_[13] ;
  wire \reg_pc_reg_n_0_[14] ;
  wire \reg_pc_reg_n_0_[15] ;
  wire \reg_pc_reg_n_0_[16] ;
  wire \reg_pc_reg_n_0_[17] ;
  wire \reg_pc_reg_n_0_[18] ;
  wire \reg_pc_reg_n_0_[19] ;
  wire \reg_pc_reg_n_0_[1] ;
  wire \reg_pc_reg_n_0_[20] ;
  wire \reg_pc_reg_n_0_[21] ;
  wire \reg_pc_reg_n_0_[22] ;
  wire \reg_pc_reg_n_0_[23] ;
  wire \reg_pc_reg_n_0_[24] ;
  wire \reg_pc_reg_n_0_[25] ;
  wire \reg_pc_reg_n_0_[26] ;
  wire \reg_pc_reg_n_0_[27] ;
  wire \reg_pc_reg_n_0_[28] ;
  wire \reg_pc_reg_n_0_[29] ;
  wire \reg_pc_reg_n_0_[2] ;
  wire \reg_pc_reg_n_0_[30] ;
  wire \reg_pc_reg_n_0_[31] ;
  wire \reg_pc_reg_n_0_[3] ;
  wire \reg_pc_reg_n_0_[4] ;
  wire \reg_pc_reg_n_0_[5] ;
  wire \reg_pc_reg_n_0_[6] ;
  wire \reg_pc_reg_n_0_[7] ;
  wire \reg_pc_reg_n_0_[8] ;
  wire \reg_pc_reg_n_0_[9] ;
  wire [31:0]reg_sh1;
  wire \reg_sh[0]_i_1_n_0 ;
  wire \reg_sh[0]_i_2_n_0 ;
  wire \reg_sh[1]_i_1_n_0 ;
  wire \reg_sh[1]_i_2_n_0 ;
  wire \reg_sh[2]_i_1_n_0 ;
  wire \reg_sh[2]_i_2_n_0 ;
  wire \reg_sh[3]_i_1_n_0 ;
  wire \reg_sh[3]_i_2_n_0 ;
  wire \reg_sh[3]_i_3_n_0 ;
  wire \reg_sh[4]_i_1_n_0 ;
  wire \reg_sh[4]_i_2_n_0 ;
  wire \reg_sh[4]_i_3_n_0 ;
  wire \reg_sh_reg_n_0_[0] ;
  wire \reg_sh_reg_n_0_[1] ;
  wire \reg_sh_reg_n_0_[2] ;
  wire \reg_sh_reg_n_0_[3] ;
  wire \reg_sh_reg_n_0_[4] ;
  wire signal_out_pe_in_router_ack_i_2_n_0;
  wire signal_out_pe_in_router_ack_i_3_n_0;
  wire signal_out_pe_in_router_ack_i_4_n_0;
  wire signal_out_pe_in_router_ack_i_5_n_0;
  wire signal_out_pe_in_router_ack_i_6_n_0;
  wire signal_out_pe_in_router_ack_reg;
  wire \signal_out_pe_in_router_data[63]_i_10_n_0 ;
  wire \signal_out_pe_in_router_data[63]_i_11_n_0 ;
  wire \signal_out_pe_in_router_data[63]_i_2_n_0 ;
  wire \signal_out_pe_in_router_data[63]_i_3_n_0 ;
  wire \signal_out_pe_in_router_data[63]_i_4_n_0 ;
  wire \signal_out_pe_in_router_data[63]_i_5_n_0 ;
  wire \signal_out_pe_in_router_data[63]_i_6_n_0 ;
  wire \signal_out_pe_in_router_data[63]_i_7_n_0 ;
  wire \signal_out_pe_in_router_data[63]_i_8_n_0 ;
  wire \signal_out_pe_in_router_data[63]_i_9_n_0 ;
  wire \signal_out_riscv_in_pm_data[31]_i_2_n_0 ;
  wire \signal_out_riscv_in_pm_data[31]_i_3_n_0 ;
  wire \signal_out_riscv_in_pm_data[31]_i_4_n_0 ;
  wire \signal_out_riscv_in_pm_data[31]_i_5_n_0 ;
  wire \signal_out_riscv_in_pm_data[31]_i_6_n_0 ;
  wire \signal_out_riscv_in_pm_data[31]_i_7_n_0 ;
  wire [7:0]simpleuart_reg_dat_do;
  wire [7:0]\slv_reg3_reg[0] ;
  wire trap_reg_0;
  wire [62:0]wsignal_in_pe_out_router_data;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_13_O_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_30_O_UNCONNECTED ;
  wire [7:3]\NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_8_O_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_9_O_UNCONNECTED ;
  wire [7:7]\NLW_alu_out_q_reg[31]_i_6_CO_UNCONNECTED ;
  wire [7:7]\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED ;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_0_13_DOH_UNCONNECTED;
  wire [0:0]NLW_cpuregs_reg_r1_0_31_0_13_i_17_O_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_14_27_DOH_UNCONNECTED;
  wire [7:7]NLW_cpuregs_reg_r1_0_31_14_27_i_16_CO_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOC_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOD_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOE_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOF_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOG_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOH_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOC_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOD_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOE_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOF_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOG_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOH_UNCONNECTED;
  wire [7:6]\NLW_reg_next_pc_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_reg_next_pc_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_reg_next_pc_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_reg_op1_reg[31]_i_9_CO_UNCONNECTED ;
  wire [7:6]\NLW_reg_out_reg[31]_i_13_CO_UNCONNECTED ;
  wire [7:7]\NLW_reg_out_reg[31]_i_13_O_UNCONNECTED ;
  wire [0:0]\NLW_reg_out_reg[8]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFEAEAEAEAEA)) 
    \alu_out_q[0]_i_1 
       (.I0(\alu_out_q[0]_i_2_n_0 ),
        .I1(\alu_out_q[0]_i_3_n_0 ),
        .I2(alu_out_0),
        .I3(\reg_op1_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[31]_i_3_n_0 ),
        .O(alu_out[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_10 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_11 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op2_reg_n_0_[27] ),
        .I2(\reg_op1_reg_n_0_[28] ),
        .I3(\reg_op2_reg_n_0_[28] ),
        .I4(\reg_op2_reg_n_0_[29] ),
        .I5(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_12 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_op2_reg_n_0_[24] ),
        .I2(\reg_op1_reg_n_0_[25] ),
        .I3(\reg_op2_reg_n_0_[25] ),
        .I4(\reg_op2_reg_n_0_[26] ),
        .I5(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \alu_out_q[0]_i_14 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op2_reg_n_0_[31] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_15 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_16 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(\reg_op1_reg_n_0_[27] ),
        .I2(\reg_op2_reg_n_0_[26] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_17 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_18 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_19 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88FF8F8888888)) 
    \alu_out_q[0]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_15 ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[31]_i_4_n_0 ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_20 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_21 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_22 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_23 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_24 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op2_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_25 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_26 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_27 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_28 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_29 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[0]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \alu_out_q[0]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .O(\alu_out_q[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \alu_out_q[0]_i_31 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_32 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_33 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(\reg_op1_reg_n_0_[27] ),
        .I2(\reg_op2_reg_n_0_[26] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_34 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_35 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_36 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_37 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_38 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_39 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF40E)) 
    \alu_out_q[0]_i_4 
       (.I0(instr_bne),
        .I1(\alu_out_q[0]_i_5_n_0 ),
        .I2(instr_beq),
        .I3(\alu_out_q_reg[0]_i_6_n_5 ),
        .O(alu_out_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_40 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_41 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op2_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_42 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_43 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_44 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_45 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_46 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_47 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_op2_reg_n_0_[21] ),
        .I2(\reg_op1_reg_n_0_[22] ),
        .I3(\reg_op2_reg_n_0_[22] ),
        .I4(\reg_op2_reg_n_0_[23] ),
        .I5(\reg_op1_reg_n_0_[23] ),
        .O(\alu_out_q[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_48 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\reg_op2_reg_n_0_[18] ),
        .I2(\reg_op1_reg_n_0_[19] ),
        .I3(\reg_op2_reg_n_0_[19] ),
        .I4(\reg_op2_reg_n_0_[20] ),
        .I5(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_49 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op2_reg_n_0_[15] ),
        .I2(\reg_op1_reg_n_0_[16] ),
        .I3(\reg_op2_reg_n_0_[16] ),
        .I4(\reg_op2_reg_n_0_[17] ),
        .I5(\reg_op1_reg_n_0_[17] ),
        .O(\alu_out_q[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h11551044AAEEBAEE)) 
    \alu_out_q[0]_i_5 
       (.I0(instr_bge),
        .I1(instr_bgeu),
        .I2(is_sltiu_bltu_sltu),
        .I3(data5),
        .I4(is_slti_blt_slt),
        .I5(data4),
        .O(\alu_out_q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_50 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\reg_op2_reg_n_0_[12] ),
        .I2(\reg_op1_reg_n_0_[13] ),
        .I3(\reg_op2_reg_n_0_[13] ),
        .I4(\reg_op2_reg_n_0_[14] ),
        .I5(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_51 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op2_reg_n_0_[9] ),
        .I2(\reg_op1_reg_n_0_[10] ),
        .I3(\reg_op2_reg_n_0_[10] ),
        .I4(\reg_op2_reg_n_0_[11] ),
        .I5(\reg_op1_reg_n_0_[11] ),
        .O(\alu_out_q[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_52 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op2_reg_n_0_[6] ),
        .I2(\reg_op1_reg_n_0_[7] ),
        .I3(\reg_op2_reg_n_0_[7] ),
        .I4(\reg_op2_reg_n_0_[8] ),
        .I5(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_53 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[5] ),
        .I5(\reg_op1_reg_n_0_[5] ),
        .O(\alu_out_q[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_54 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_55 
       (.I0(\reg_op2_reg_n_0_[15] ),
        .I1(\reg_op1_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_56 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_57 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_58 
       (.I0(\reg_op2_reg_n_0_[9] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_59 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_60 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_61 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_62 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_63 
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_64 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_65 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[0]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_66 
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .O(\alu_out_q[0]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_67 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[0]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_68 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[0]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_69 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_70 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_71 
       (.I0(\reg_op2_reg_n_0_[15] ),
        .I1(\reg_op1_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[0]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_72 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_73 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[0]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_74 
       (.I0(\reg_op2_reg_n_0_[9] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[0]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_75 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[0]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_76 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[0]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_77 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[0]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_78 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_79 
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[0]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_80 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[0]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_81 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[0]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_82 
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .O(\alu_out_q[0]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_83 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[0]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_84 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[0]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_85 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[0]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_86 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[10]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[10] ),
        .I3(\reg_op2_reg_n_0_[10] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[10]_i_2_n_0 ),
        .O(alu_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[10]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_13 ),
        .O(\alu_out_q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[11]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[11] ),
        .I3(\reg_op2_reg_n_0_[11] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[11]_i_2_n_0 ),
        .O(alu_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[11]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_12 ),
        .O(\alu_out_q[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[12]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[12] ),
        .I3(\reg_op2_reg_n_0_[12] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[12]_i_2_n_0 ),
        .O(alu_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[12]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_11 ),
        .O(\alu_out_q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[13]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[13] ),
        .I3(\reg_op2_reg_n_0_[13] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[13]_i_2_n_0 ),
        .O(alu_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[13]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_10 ),
        .O(\alu_out_q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[14]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[14] ),
        .I3(\reg_op2_reg_n_0_[14] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[14]_i_2_n_0 ),
        .O(alu_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[14]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_9 ),
        .O(\alu_out_q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[15]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[15] ),
        .I3(\reg_op2_reg_n_0_[15] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[15]_i_2_n_0 ),
        .O(alu_out[15]));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_10 
       (.I0(\reg_op2_reg_n_0_[9] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[9] ),
        .O(\alu_out_q[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_11 
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[15]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_8 ),
        .O(\alu_out_q[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_4 
       (.I0(\reg_op2_reg_n_0_[15] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_5 
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_6 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[13] ),
        .O(\alu_out_q[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_7 
       (.I0(\reg_op2_reg_n_0_[12] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_8 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[11] ),
        .O(\alu_out_q[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_9 
       (.I0(\reg_op2_reg_n_0_[10] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[16]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[16] ),
        .I3(\reg_op2_reg_n_0_[16] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[16]_i_2_n_0 ),
        .O(alu_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[16]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_15 ),
        .O(\alu_out_q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[17]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[17] ),
        .I3(\reg_op2_reg_n_0_[17] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[17]_i_2_n_0 ),
        .O(alu_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[17]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_14 ),
        .O(\alu_out_q[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[18]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[18] ),
        .I3(\reg_op2_reg_n_0_[18] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[18]_i_2_n_0 ),
        .O(alu_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[18]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_13 ),
        .O(\alu_out_q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[19]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[19] ),
        .I3(\reg_op2_reg_n_0_[19] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[19]_i_2_n_0 ),
        .O(alu_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[19]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_12 ),
        .O(\alu_out_q[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[1]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[1]_i_2_n_0 ),
        .O(alu_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[1]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_14 ),
        .O(\alu_out_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[20]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[20] ),
        .I3(\reg_op2_reg_n_0_[20] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[20]_i_2_n_0 ),
        .O(alu_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[20]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_11 ),
        .O(\alu_out_q[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[21]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[21] ),
        .I3(\reg_op2_reg_n_0_[21] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[21]_i_2_n_0 ),
        .O(alu_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[21]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_10 ),
        .O(\alu_out_q[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[22]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[22] ),
        .I3(\reg_op2_reg_n_0_[22] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[22]_i_2_n_0 ),
        .O(alu_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[22]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_9 ),
        .O(\alu_out_q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[23]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[23] ),
        .I3(\reg_op2_reg_n_0_[23] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[23]_i_2_n_0 ),
        .O(alu_out[23]));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_10 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[17] ),
        .O(\alu_out_q[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_11 
       (.I0(\reg_op2_reg_n_0_[16] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[23]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_8 ),
        .O(\alu_out_q[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_4 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[23] ),
        .O(\alu_out_q[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_5 
       (.I0(\reg_op2_reg_n_0_[22] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_6 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_7 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_8 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[19] ),
        .O(\alu_out_q[23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_9 
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[24]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[24] ),
        .I3(\reg_op2_reg_n_0_[24] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[24]_i_2_n_0 ),
        .O(alu_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[24]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_15 ),
        .O(\alu_out_q[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[25]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[25] ),
        .I3(\reg_op2_reg_n_0_[25] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[25]_i_2_n_0 ),
        .O(alu_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[25]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_14 ),
        .O(\alu_out_q[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[26]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[26] ),
        .I3(\reg_op2_reg_n_0_[26] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[26]_i_2_n_0 ),
        .O(alu_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[26]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_13 ),
        .O(\alu_out_q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[27]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[27] ),
        .I3(\reg_op2_reg_n_0_[27] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[27]_i_2_n_0 ),
        .O(alu_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[27]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_12 ),
        .O(\alu_out_q[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[28]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[28] ),
        .I3(\reg_op2_reg_n_0_[28] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[28]_i_2_n_0 ),
        .O(alu_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[28]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_11 ),
        .O(\alu_out_q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[29]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[29] ),
        .I3(\reg_op2_reg_n_0_[29] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[29]_i_2_n_0 ),
        .O(alu_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[29]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_10 ),
        .O(\alu_out_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[2]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[2] ),
        .I3(\reg_op2_reg_n_0_[2] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[2]_i_2_n_0 ),
        .O(alu_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[2]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_13 ),
        .O(\alu_out_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[30]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[30] ),
        .I3(\reg_op2_reg_n_0_[30] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[30]_i_2_n_0 ),
        .O(alu_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[30]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_9 ),
        .O(\alu_out_q[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAEFFAFEEAEEEA)) 
    \alu_out_q[31]_i_1 
       (.I0(\alu_out_q[31]_i_2_n_0 ),
        .I1(\alu_out_q[31]_i_3_n_0 ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .I4(\alu_out_q[31]_i_4_n_0 ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(alu_out[31]));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_10 
       (.I0(\reg_op2_reg_n_0_[28] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_11 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_12 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_13 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[25] ),
        .O(\alu_out_q[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_14 
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[31]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_8 ),
        .O(\alu_out_q[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \alu_out_q[31]_i_3 
       (.I0(is_compare),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \alu_out_q[31]_i_4 
       (.I0(is_compare),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_and),
        .I5(instr_andi),
        .O(\alu_out_q[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \alu_out_q[31]_i_5 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(is_compare),
        .I3(is_lui_auipc_jal_jalr_addi_add_sub),
        .O(\alu_out_q[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_7 
       (.I0(instr_sub),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_8 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[30] ),
        .O(\alu_out_q[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_9 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[3]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[3] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[3]_i_2_n_0 ),
        .O(alu_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[3]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_12 ),
        .O(\alu_out_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[4]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[4]_i_2_n_0 ),
        .O(alu_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[4]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_11 ),
        .O(\alu_out_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[5]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[5] ),
        .I3(\reg_op2_reg_n_0_[5] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[5]_i_2_n_0 ),
        .O(alu_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[5]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_10 ),
        .O(\alu_out_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[6]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[6] ),
        .I3(\reg_op2_reg_n_0_[6] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[6]_i_2_n_0 ),
        .O(alu_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[6]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_9 ),
        .O(\alu_out_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[7]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[7] ),
        .I3(\reg_op2_reg_n_0_[7] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[7]_i_2_n_0 ),
        .O(alu_out[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_10 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[1] ),
        .O(\alu_out_q[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \alu_out_q[7]_i_11 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[7]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_8 ),
        .O(\alu_out_q[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_4 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[7] ),
        .O(\alu_out_q[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_5 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_6 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[5] ),
        .O(\alu_out_q[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_7 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_8 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_9 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[8]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[8] ),
        .I3(\reg_op2_reg_n_0_[8] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[8]_i_2_n_0 ),
        .O(alu_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[8]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_15 ),
        .O(\alu_out_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[9]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[9] ),
        .I3(\reg_op2_reg_n_0_[9] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[9]_i_2_n_0 ),
        .O(alu_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[9]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_14 ),
        .O(\alu_out_q[9]_i_2_n_0 ));
  FDRE \alu_out_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[0]),
        .Q(alu_out_q[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_13 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[0]_i_13_n_0 ,\alu_out_q_reg[0]_i_13_n_1 ,\alu_out_q_reg[0]_i_13_n_2 ,\alu_out_q_reg[0]_i_13_n_3 ,\alu_out_q_reg[0]_i_13_n_4 ,\alu_out_q_reg[0]_i_13_n_5 ,\alu_out_q_reg[0]_i_13_n_6 ,\alu_out_q_reg[0]_i_13_n_7 }),
        .DI({\alu_out_q[0]_i_55_n_0 ,\alu_out_q[0]_i_56_n_0 ,\alu_out_q[0]_i_57_n_0 ,\alu_out_q[0]_i_58_n_0 ,\alu_out_q[0]_i_59_n_0 ,\alu_out_q[0]_i_60_n_0 ,\alu_out_q[0]_i_61_n_0 ,\alu_out_q[0]_i_62_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_13_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_63_n_0 ,\alu_out_q[0]_i_64_n_0 ,\alu_out_q[0]_i_65_n_0 ,\alu_out_q[0]_i_66_n_0 ,\alu_out_q[0]_i_67_n_0 ,\alu_out_q[0]_i_68_n_0 ,\alu_out_q[0]_i_69_n_0 ,\alu_out_q[0]_i_70_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_30 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[0]_i_30_n_0 ,\alu_out_q_reg[0]_i_30_n_1 ,\alu_out_q_reg[0]_i_30_n_2 ,\alu_out_q_reg[0]_i_30_n_3 ,\alu_out_q_reg[0]_i_30_n_4 ,\alu_out_q_reg[0]_i_30_n_5 ,\alu_out_q_reg[0]_i_30_n_6 ,\alu_out_q_reg[0]_i_30_n_7 }),
        .DI({\alu_out_q[0]_i_71_n_0 ,\alu_out_q[0]_i_72_n_0 ,\alu_out_q[0]_i_73_n_0 ,\alu_out_q[0]_i_74_n_0 ,\alu_out_q[0]_i_75_n_0 ,\alu_out_q[0]_i_76_n_0 ,\alu_out_q[0]_i_77_n_0 ,\alu_out_q[0]_i_78_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_30_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_79_n_0 ,\alu_out_q[0]_i_80_n_0 ,\alu_out_q[0]_i_81_n_0 ,\alu_out_q[0]_i_82_n_0 ,\alu_out_q[0]_i_83_n_0 ,\alu_out_q[0]_i_84_n_0 ,\alu_out_q[0]_i_85_n_0 ,\alu_out_q[0]_i_86_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_6 
       (.CI(\alu_out_q_reg[0]_i_9_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED [7:3],\alu_out_q_reg[0]_i_6_n_5 ,\alu_out_q_reg[0]_i_6_n_6 ,\alu_out_q_reg[0]_i_6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\alu_out_q[0]_i_10_n_0 ,\alu_out_q[0]_i_11_n_0 ,\alu_out_q[0]_i_12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_7 
       (.CI(\alu_out_q_reg[0]_i_13_n_0 ),
        .CI_TOP(1'b0),
        .CO({data5,\alu_out_q_reg[0]_i_7_n_1 ,\alu_out_q_reg[0]_i_7_n_2 ,\alu_out_q_reg[0]_i_7_n_3 ,\alu_out_q_reg[0]_i_7_n_4 ,\alu_out_q_reg[0]_i_7_n_5 ,\alu_out_q_reg[0]_i_7_n_6 ,\alu_out_q_reg[0]_i_7_n_7 }),
        .DI({\alu_out_q[0]_i_14_n_0 ,\alu_out_q[0]_i_15_n_0 ,\alu_out_q[0]_i_16_n_0 ,\alu_out_q[0]_i_17_n_0 ,\alu_out_q[0]_i_18_n_0 ,\alu_out_q[0]_i_19_n_0 ,\alu_out_q[0]_i_20_n_0 ,\alu_out_q[0]_i_21_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_22_n_0 ,\alu_out_q[0]_i_23_n_0 ,\alu_out_q[0]_i_24_n_0 ,\alu_out_q[0]_i_25_n_0 ,\alu_out_q[0]_i_26_n_0 ,\alu_out_q[0]_i_27_n_0 ,\alu_out_q[0]_i_28_n_0 ,\alu_out_q[0]_i_29_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_8 
       (.CI(\alu_out_q_reg[0]_i_30_n_0 ),
        .CI_TOP(1'b0),
        .CO({data4,\alu_out_q_reg[0]_i_8_n_1 ,\alu_out_q_reg[0]_i_8_n_2 ,\alu_out_q_reg[0]_i_8_n_3 ,\alu_out_q_reg[0]_i_8_n_4 ,\alu_out_q_reg[0]_i_8_n_5 ,\alu_out_q_reg[0]_i_8_n_6 ,\alu_out_q_reg[0]_i_8_n_7 }),
        .DI({\alu_out_q[0]_i_31_n_0 ,\alu_out_q[0]_i_32_n_0 ,\alu_out_q[0]_i_33_n_0 ,\alu_out_q[0]_i_34_n_0 ,\alu_out_q[0]_i_35_n_0 ,\alu_out_q[0]_i_36_n_0 ,\alu_out_q[0]_i_37_n_0 ,\alu_out_q[0]_i_38_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_8_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_39_n_0 ,\alu_out_q[0]_i_40_n_0 ,\alu_out_q[0]_i_41_n_0 ,\alu_out_q[0]_i_42_n_0 ,\alu_out_q[0]_i_43_n_0 ,\alu_out_q[0]_i_44_n_0 ,\alu_out_q[0]_i_45_n_0 ,\alu_out_q[0]_i_46_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[0]_i_9_n_0 ,\alu_out_q_reg[0]_i_9_n_1 ,\alu_out_q_reg[0]_i_9_n_2 ,\alu_out_q_reg[0]_i_9_n_3 ,\alu_out_q_reg[0]_i_9_n_4 ,\alu_out_q_reg[0]_i_9_n_5 ,\alu_out_q_reg[0]_i_9_n_6 ,\alu_out_q_reg[0]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alu_out_q_reg[0]_i_9_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_47_n_0 ,\alu_out_q[0]_i_48_n_0 ,\alu_out_q[0]_i_49_n_0 ,\alu_out_q[0]_i_50_n_0 ,\alu_out_q[0]_i_51_n_0 ,\alu_out_q[0]_i_52_n_0 ,\alu_out_q[0]_i_53_n_0 ,\alu_out_q[0]_i_54_n_0 }));
  FDRE \alu_out_q_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[10]),
        .Q(alu_out_q[10]),
        .R(1'b0));
  FDRE \alu_out_q_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[11]),
        .Q(alu_out_q[11]),
        .R(1'b0));
  FDRE \alu_out_q_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[12]),
        .Q(alu_out_q[12]),
        .R(1'b0));
  FDRE \alu_out_q_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[13]),
        .Q(alu_out_q[13]),
        .R(1'b0));
  FDRE \alu_out_q_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[14]),
        .Q(alu_out_q[14]),
        .R(1'b0));
  FDRE \alu_out_q_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[15]),
        .Q(alu_out_q[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[15]_i_3 
       (.CI(\alu_out_q_reg[7]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[15]_i_3_n_0 ,\alu_out_q_reg[15]_i_3_n_1 ,\alu_out_q_reg[15]_i_3_n_2 ,\alu_out_q_reg[15]_i_3_n_3 ,\alu_out_q_reg[15]_i_3_n_4 ,\alu_out_q_reg[15]_i_3_n_5 ,\alu_out_q_reg[15]_i_3_n_6 ,\alu_out_q_reg[15]_i_3_n_7 }),
        .DI({\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] ,\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] }),
        .O({\alu_out_q_reg[15]_i_3_n_8 ,\alu_out_q_reg[15]_i_3_n_9 ,\alu_out_q_reg[15]_i_3_n_10 ,\alu_out_q_reg[15]_i_3_n_11 ,\alu_out_q_reg[15]_i_3_n_12 ,\alu_out_q_reg[15]_i_3_n_13 ,\alu_out_q_reg[15]_i_3_n_14 ,\alu_out_q_reg[15]_i_3_n_15 }),
        .S({\alu_out_q[15]_i_4_n_0 ,\alu_out_q[15]_i_5_n_0 ,\alu_out_q[15]_i_6_n_0 ,\alu_out_q[15]_i_7_n_0 ,\alu_out_q[15]_i_8_n_0 ,\alu_out_q[15]_i_9_n_0 ,\alu_out_q[15]_i_10_n_0 ,\alu_out_q[15]_i_11_n_0 }));
  FDRE \alu_out_q_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[16]),
        .Q(alu_out_q[16]),
        .R(1'b0));
  FDRE \alu_out_q_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[17]),
        .Q(alu_out_q[17]),
        .R(1'b0));
  FDRE \alu_out_q_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[18]),
        .Q(alu_out_q[18]),
        .R(1'b0));
  FDRE \alu_out_q_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[19]),
        .Q(alu_out_q[19]),
        .R(1'b0));
  FDRE \alu_out_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[1]),
        .Q(alu_out_q[1]),
        .R(1'b0));
  FDRE \alu_out_q_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[20]),
        .Q(alu_out_q[20]),
        .R(1'b0));
  FDRE \alu_out_q_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[21]),
        .Q(alu_out_q[21]),
        .R(1'b0));
  FDRE \alu_out_q_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[22]),
        .Q(alu_out_q[22]),
        .R(1'b0));
  FDRE \alu_out_q_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[23]),
        .Q(alu_out_q[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[23]_i_3 
       (.CI(\alu_out_q_reg[15]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[23]_i_3_n_0 ,\alu_out_q_reg[23]_i_3_n_1 ,\alu_out_q_reg[23]_i_3_n_2 ,\alu_out_q_reg[23]_i_3_n_3 ,\alu_out_q_reg[23]_i_3_n_4 ,\alu_out_q_reg[23]_i_3_n_5 ,\alu_out_q_reg[23]_i_3_n_6 ,\alu_out_q_reg[23]_i_3_n_7 }),
        .DI({\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] ,\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] }),
        .O({\alu_out_q_reg[23]_i_3_n_8 ,\alu_out_q_reg[23]_i_3_n_9 ,\alu_out_q_reg[23]_i_3_n_10 ,\alu_out_q_reg[23]_i_3_n_11 ,\alu_out_q_reg[23]_i_3_n_12 ,\alu_out_q_reg[23]_i_3_n_13 ,\alu_out_q_reg[23]_i_3_n_14 ,\alu_out_q_reg[23]_i_3_n_15 }),
        .S({\alu_out_q[23]_i_4_n_0 ,\alu_out_q[23]_i_5_n_0 ,\alu_out_q[23]_i_6_n_0 ,\alu_out_q[23]_i_7_n_0 ,\alu_out_q[23]_i_8_n_0 ,\alu_out_q[23]_i_9_n_0 ,\alu_out_q[23]_i_10_n_0 ,\alu_out_q[23]_i_11_n_0 }));
  FDRE \alu_out_q_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[24]),
        .Q(alu_out_q[24]),
        .R(1'b0));
  FDRE \alu_out_q_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[25]),
        .Q(alu_out_q[25]),
        .R(1'b0));
  FDRE \alu_out_q_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[26]),
        .Q(alu_out_q[26]),
        .R(1'b0));
  FDRE \alu_out_q_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[27]),
        .Q(alu_out_q[27]),
        .R(1'b0));
  FDRE \alu_out_q_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[28]),
        .Q(alu_out_q[28]),
        .R(1'b0));
  FDRE \alu_out_q_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[29]),
        .Q(alu_out_q[29]),
        .R(1'b0));
  FDRE \alu_out_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[2]),
        .Q(alu_out_q[2]),
        .R(1'b0));
  FDRE \alu_out_q_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[30]),
        .Q(alu_out_q[30]),
        .R(1'b0));
  FDRE \alu_out_q_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[31]),
        .Q(alu_out_q[31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[31]_i_6 
       (.CI(\alu_out_q_reg[23]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_alu_out_q_reg[31]_i_6_CO_UNCONNECTED [7],\alu_out_q_reg[31]_i_6_n_1 ,\alu_out_q_reg[31]_i_6_n_2 ,\alu_out_q_reg[31]_i_6_n_3 ,\alu_out_q_reg[31]_i_6_n_4 ,\alu_out_q_reg[31]_i_6_n_5 ,\alu_out_q_reg[31]_i_6_n_6 ,\alu_out_q_reg[31]_i_6_n_7 }),
        .DI({1'b0,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] ,\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] }),
        .O({\alu_out_q_reg[31]_i_6_n_8 ,\alu_out_q_reg[31]_i_6_n_9 ,\alu_out_q_reg[31]_i_6_n_10 ,\alu_out_q_reg[31]_i_6_n_11 ,\alu_out_q_reg[31]_i_6_n_12 ,\alu_out_q_reg[31]_i_6_n_13 ,\alu_out_q_reg[31]_i_6_n_14 ,\alu_out_q_reg[31]_i_6_n_15 }),
        .S({\alu_out_q[31]_i_7_n_0 ,\alu_out_q[31]_i_8_n_0 ,\alu_out_q[31]_i_9_n_0 ,\alu_out_q[31]_i_10_n_0 ,\alu_out_q[31]_i_11_n_0 ,\alu_out_q[31]_i_12_n_0 ,\alu_out_q[31]_i_13_n_0 ,\alu_out_q[31]_i_14_n_0 }));
  FDRE \alu_out_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[3]),
        .Q(alu_out_q[3]),
        .R(1'b0));
  FDRE \alu_out_q_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[4]),
        .Q(alu_out_q[4]),
        .R(1'b0));
  FDRE \alu_out_q_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[5]),
        .Q(alu_out_q[5]),
        .R(1'b0));
  FDRE \alu_out_q_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[6]),
        .Q(alu_out_q[6]),
        .R(1'b0));
  FDRE \alu_out_q_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[7]),
        .Q(alu_out_q[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[7]_i_3 
       (.CI(\reg_op1_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[7]_i_3_n_0 ,\alu_out_q_reg[7]_i_3_n_1 ,\alu_out_q_reg[7]_i_3_n_2 ,\alu_out_q_reg[7]_i_3_n_3 ,\alu_out_q_reg[7]_i_3_n_4 ,\alu_out_q_reg[7]_i_3_n_5 ,\alu_out_q_reg[7]_i_3_n_6 ,\alu_out_q_reg[7]_i_3_n_7 }),
        .DI({\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] ,\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg_n_0_[1] ,instr_sub}),
        .O({\alu_out_q_reg[7]_i_3_n_8 ,\alu_out_q_reg[7]_i_3_n_9 ,\alu_out_q_reg[7]_i_3_n_10 ,\alu_out_q_reg[7]_i_3_n_11 ,\alu_out_q_reg[7]_i_3_n_12 ,\alu_out_q_reg[7]_i_3_n_13 ,\alu_out_q_reg[7]_i_3_n_14 ,\alu_out_q_reg[7]_i_3_n_15 }),
        .S({\alu_out_q[7]_i_4_n_0 ,\alu_out_q[7]_i_5_n_0 ,\alu_out_q[7]_i_6_n_0 ,\alu_out_q[7]_i_7_n_0 ,\alu_out_q[7]_i_8_n_0 ,\alu_out_q[7]_i_9_n_0 ,\alu_out_q[7]_i_10_n_0 ,\alu_out_q[7]_i_11_n_0 }));
  FDRE \alu_out_q_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[8]),
        .Q(alu_out_q[8]),
        .R(1'b0));
  FDRE \alu_out_q_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[9]),
        .Q(alu_out_q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cfg_divider[15]_i_1 
       (.I0(\mem_rdata_q[31]_i_5_n_0 ),
        .I1(iomem_wstrb[1]),
        .O(\mem_wstrb_reg[3]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cfg_divider[23]_i_1 
       (.I0(\mem_rdata_q[31]_i_5_n_0 ),
        .I1(iomem_wstrb[2]),
        .O(\mem_wstrb_reg[3]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cfg_divider[31]_i_1 
       (.I0(\mem_rdata_q[31]_i_5_n_0 ),
        .I1(iomem_wstrb[3]),
        .O(\mem_wstrb_reg[3]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cfg_divider[7]_i_1 
       (.I0(\mem_rdata_q[31]_i_5_n_0 ),
        .I1(iomem_wstrb[0]),
        .O(\mem_wstrb_reg[3]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \count_cycle[0]_i_2 
       (.I0(count_cycle_reg[0]),
        .O(\count_cycle[0]_i_2_n_0 ));
  FDRE \count_cycle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_15 ),
        .Q(count_cycle_reg[0]),
        .R(SS));
  CARRY8 \count_cycle_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[0]_i_1_n_0 ,\count_cycle_reg[0]_i_1_n_1 ,\count_cycle_reg[0]_i_1_n_2 ,\count_cycle_reg[0]_i_1_n_3 ,\count_cycle_reg[0]_i_1_n_4 ,\count_cycle_reg[0]_i_1_n_5 ,\count_cycle_reg[0]_i_1_n_6 ,\count_cycle_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_cycle_reg[0]_i_1_n_8 ,\count_cycle_reg[0]_i_1_n_9 ,\count_cycle_reg[0]_i_1_n_10 ,\count_cycle_reg[0]_i_1_n_11 ,\count_cycle_reg[0]_i_1_n_12 ,\count_cycle_reg[0]_i_1_n_13 ,\count_cycle_reg[0]_i_1_n_14 ,\count_cycle_reg[0]_i_1_n_15 }),
        .S({count_cycle_reg[7:1],\count_cycle[0]_i_2_n_0 }));
  FDRE \count_cycle_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_13 ),
        .Q(count_cycle_reg[10]),
        .R(SS));
  FDRE \count_cycle_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_12 ),
        .Q(count_cycle_reg[11]),
        .R(SS));
  FDRE \count_cycle_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_11 ),
        .Q(count_cycle_reg[12]),
        .R(SS));
  FDRE \count_cycle_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_10 ),
        .Q(count_cycle_reg[13]),
        .R(SS));
  FDRE \count_cycle_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_9 ),
        .Q(count_cycle_reg[14]),
        .R(SS));
  FDRE \count_cycle_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_8 ),
        .Q(count_cycle_reg[15]),
        .R(SS));
  FDRE \count_cycle_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_15 ),
        .Q(count_cycle_reg[16]),
        .R(SS));
  CARRY8 \count_cycle_reg[16]_i_1 
       (.CI(\count_cycle_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[16]_i_1_n_0 ,\count_cycle_reg[16]_i_1_n_1 ,\count_cycle_reg[16]_i_1_n_2 ,\count_cycle_reg[16]_i_1_n_3 ,\count_cycle_reg[16]_i_1_n_4 ,\count_cycle_reg[16]_i_1_n_5 ,\count_cycle_reg[16]_i_1_n_6 ,\count_cycle_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[16]_i_1_n_8 ,\count_cycle_reg[16]_i_1_n_9 ,\count_cycle_reg[16]_i_1_n_10 ,\count_cycle_reg[16]_i_1_n_11 ,\count_cycle_reg[16]_i_1_n_12 ,\count_cycle_reg[16]_i_1_n_13 ,\count_cycle_reg[16]_i_1_n_14 ,\count_cycle_reg[16]_i_1_n_15 }),
        .S(count_cycle_reg[23:16]));
  FDRE \count_cycle_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_14 ),
        .Q(count_cycle_reg[17]),
        .R(SS));
  FDRE \count_cycle_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_13 ),
        .Q(count_cycle_reg[18]),
        .R(SS));
  FDRE \count_cycle_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_12 ),
        .Q(count_cycle_reg[19]),
        .R(SS));
  FDRE \count_cycle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_14 ),
        .Q(count_cycle_reg[1]),
        .R(SS));
  FDRE \count_cycle_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_11 ),
        .Q(count_cycle_reg[20]),
        .R(SS));
  FDRE \count_cycle_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_10 ),
        .Q(count_cycle_reg[21]),
        .R(SS));
  FDRE \count_cycle_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_9 ),
        .Q(count_cycle_reg[22]),
        .R(SS));
  FDRE \count_cycle_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_8 ),
        .Q(count_cycle_reg[23]),
        .R(SS));
  FDRE \count_cycle_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_15 ),
        .Q(count_cycle_reg[24]),
        .R(SS));
  CARRY8 \count_cycle_reg[24]_i_1 
       (.CI(\count_cycle_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[24]_i_1_n_0 ,\count_cycle_reg[24]_i_1_n_1 ,\count_cycle_reg[24]_i_1_n_2 ,\count_cycle_reg[24]_i_1_n_3 ,\count_cycle_reg[24]_i_1_n_4 ,\count_cycle_reg[24]_i_1_n_5 ,\count_cycle_reg[24]_i_1_n_6 ,\count_cycle_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[24]_i_1_n_8 ,\count_cycle_reg[24]_i_1_n_9 ,\count_cycle_reg[24]_i_1_n_10 ,\count_cycle_reg[24]_i_1_n_11 ,\count_cycle_reg[24]_i_1_n_12 ,\count_cycle_reg[24]_i_1_n_13 ,\count_cycle_reg[24]_i_1_n_14 ,\count_cycle_reg[24]_i_1_n_15 }),
        .S(count_cycle_reg[31:24]));
  FDRE \count_cycle_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_14 ),
        .Q(count_cycle_reg[25]),
        .R(SS));
  FDRE \count_cycle_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_13 ),
        .Q(count_cycle_reg[26]),
        .R(SS));
  FDRE \count_cycle_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_12 ),
        .Q(count_cycle_reg[27]),
        .R(SS));
  FDRE \count_cycle_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_11 ),
        .Q(count_cycle_reg[28]),
        .R(SS));
  FDRE \count_cycle_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_10 ),
        .Q(count_cycle_reg[29]),
        .R(SS));
  FDRE \count_cycle_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_13 ),
        .Q(count_cycle_reg[2]),
        .R(SS));
  FDRE \count_cycle_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_9 ),
        .Q(count_cycle_reg[30]),
        .R(SS));
  FDRE \count_cycle_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_8 ),
        .Q(count_cycle_reg[31]),
        .R(SS));
  FDRE \count_cycle_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_15 ),
        .Q(count_cycle_reg[32]),
        .R(SS));
  CARRY8 \count_cycle_reg[32]_i_1 
       (.CI(\count_cycle_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[32]_i_1_n_0 ,\count_cycle_reg[32]_i_1_n_1 ,\count_cycle_reg[32]_i_1_n_2 ,\count_cycle_reg[32]_i_1_n_3 ,\count_cycle_reg[32]_i_1_n_4 ,\count_cycle_reg[32]_i_1_n_5 ,\count_cycle_reg[32]_i_1_n_6 ,\count_cycle_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[32]_i_1_n_8 ,\count_cycle_reg[32]_i_1_n_9 ,\count_cycle_reg[32]_i_1_n_10 ,\count_cycle_reg[32]_i_1_n_11 ,\count_cycle_reg[32]_i_1_n_12 ,\count_cycle_reg[32]_i_1_n_13 ,\count_cycle_reg[32]_i_1_n_14 ,\count_cycle_reg[32]_i_1_n_15 }),
        .S(count_cycle_reg[39:32]));
  FDRE \count_cycle_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_14 ),
        .Q(count_cycle_reg[33]),
        .R(SS));
  FDRE \count_cycle_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_13 ),
        .Q(count_cycle_reg[34]),
        .R(SS));
  FDRE \count_cycle_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_12 ),
        .Q(count_cycle_reg[35]),
        .R(SS));
  FDRE \count_cycle_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_11 ),
        .Q(count_cycle_reg[36]),
        .R(SS));
  FDRE \count_cycle_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_10 ),
        .Q(count_cycle_reg[37]),
        .R(SS));
  FDRE \count_cycle_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_9 ),
        .Q(count_cycle_reg[38]),
        .R(SS));
  FDRE \count_cycle_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_8 ),
        .Q(count_cycle_reg[39]),
        .R(SS));
  FDRE \count_cycle_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_12 ),
        .Q(count_cycle_reg[3]),
        .R(SS));
  FDRE \count_cycle_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_15 ),
        .Q(count_cycle_reg[40]),
        .R(SS));
  CARRY8 \count_cycle_reg[40]_i_1 
       (.CI(\count_cycle_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[40]_i_1_n_0 ,\count_cycle_reg[40]_i_1_n_1 ,\count_cycle_reg[40]_i_1_n_2 ,\count_cycle_reg[40]_i_1_n_3 ,\count_cycle_reg[40]_i_1_n_4 ,\count_cycle_reg[40]_i_1_n_5 ,\count_cycle_reg[40]_i_1_n_6 ,\count_cycle_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[40]_i_1_n_8 ,\count_cycle_reg[40]_i_1_n_9 ,\count_cycle_reg[40]_i_1_n_10 ,\count_cycle_reg[40]_i_1_n_11 ,\count_cycle_reg[40]_i_1_n_12 ,\count_cycle_reg[40]_i_1_n_13 ,\count_cycle_reg[40]_i_1_n_14 ,\count_cycle_reg[40]_i_1_n_15 }),
        .S(count_cycle_reg[47:40]));
  FDRE \count_cycle_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_14 ),
        .Q(count_cycle_reg[41]),
        .R(SS));
  FDRE \count_cycle_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_13 ),
        .Q(count_cycle_reg[42]),
        .R(SS));
  FDRE \count_cycle_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_12 ),
        .Q(count_cycle_reg[43]),
        .R(SS));
  FDRE \count_cycle_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_11 ),
        .Q(count_cycle_reg[44]),
        .R(SS));
  FDRE \count_cycle_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_10 ),
        .Q(count_cycle_reg[45]),
        .R(SS));
  FDRE \count_cycle_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_9 ),
        .Q(count_cycle_reg[46]),
        .R(SS));
  FDRE \count_cycle_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_8 ),
        .Q(count_cycle_reg[47]),
        .R(SS));
  FDRE \count_cycle_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_15 ),
        .Q(count_cycle_reg[48]),
        .R(SS));
  CARRY8 \count_cycle_reg[48]_i_1 
       (.CI(\count_cycle_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[48]_i_1_n_0 ,\count_cycle_reg[48]_i_1_n_1 ,\count_cycle_reg[48]_i_1_n_2 ,\count_cycle_reg[48]_i_1_n_3 ,\count_cycle_reg[48]_i_1_n_4 ,\count_cycle_reg[48]_i_1_n_5 ,\count_cycle_reg[48]_i_1_n_6 ,\count_cycle_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[48]_i_1_n_8 ,\count_cycle_reg[48]_i_1_n_9 ,\count_cycle_reg[48]_i_1_n_10 ,\count_cycle_reg[48]_i_1_n_11 ,\count_cycle_reg[48]_i_1_n_12 ,\count_cycle_reg[48]_i_1_n_13 ,\count_cycle_reg[48]_i_1_n_14 ,\count_cycle_reg[48]_i_1_n_15 }),
        .S(count_cycle_reg[55:48]));
  FDRE \count_cycle_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_14 ),
        .Q(count_cycle_reg[49]),
        .R(SS));
  FDRE \count_cycle_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_11 ),
        .Q(count_cycle_reg[4]),
        .R(SS));
  FDRE \count_cycle_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_13 ),
        .Q(count_cycle_reg[50]),
        .R(SS));
  FDRE \count_cycle_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_12 ),
        .Q(count_cycle_reg[51]),
        .R(SS));
  FDRE \count_cycle_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_11 ),
        .Q(count_cycle_reg[52]),
        .R(SS));
  FDRE \count_cycle_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_10 ),
        .Q(count_cycle_reg[53]),
        .R(SS));
  FDRE \count_cycle_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_9 ),
        .Q(count_cycle_reg[54]),
        .R(SS));
  FDRE \count_cycle_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_8 ),
        .Q(count_cycle_reg[55]),
        .R(SS));
  FDRE \count_cycle_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_15 ),
        .Q(count_cycle_reg[56]),
        .R(SS));
  CARRY8 \count_cycle_reg[56]_i_1 
       (.CI(\count_cycle_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED [7],\count_cycle_reg[56]_i_1_n_1 ,\count_cycle_reg[56]_i_1_n_2 ,\count_cycle_reg[56]_i_1_n_3 ,\count_cycle_reg[56]_i_1_n_4 ,\count_cycle_reg[56]_i_1_n_5 ,\count_cycle_reg[56]_i_1_n_6 ,\count_cycle_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[56]_i_1_n_8 ,\count_cycle_reg[56]_i_1_n_9 ,\count_cycle_reg[56]_i_1_n_10 ,\count_cycle_reg[56]_i_1_n_11 ,\count_cycle_reg[56]_i_1_n_12 ,\count_cycle_reg[56]_i_1_n_13 ,\count_cycle_reg[56]_i_1_n_14 ,\count_cycle_reg[56]_i_1_n_15 }),
        .S(count_cycle_reg[63:56]));
  FDRE \count_cycle_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_14 ),
        .Q(count_cycle_reg[57]),
        .R(SS));
  FDRE \count_cycle_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_13 ),
        .Q(count_cycle_reg[58]),
        .R(SS));
  FDRE \count_cycle_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_12 ),
        .Q(count_cycle_reg[59]),
        .R(SS));
  FDRE \count_cycle_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_10 ),
        .Q(count_cycle_reg[5]),
        .R(SS));
  FDRE \count_cycle_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_11 ),
        .Q(count_cycle_reg[60]),
        .R(SS));
  FDRE \count_cycle_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_10 ),
        .Q(count_cycle_reg[61]),
        .R(SS));
  FDRE \count_cycle_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_9 ),
        .Q(count_cycle_reg[62]),
        .R(SS));
  FDRE \count_cycle_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_8 ),
        .Q(count_cycle_reg[63]),
        .R(SS));
  FDRE \count_cycle_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_9 ),
        .Q(count_cycle_reg[6]),
        .R(SS));
  FDRE \count_cycle_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_8 ),
        .Q(count_cycle_reg[7]),
        .R(SS));
  FDRE \count_cycle_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_15 ),
        .Q(count_cycle_reg[8]),
        .R(SS));
  CARRY8 \count_cycle_reg[8]_i_1 
       (.CI(\count_cycle_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[8]_i_1_n_0 ,\count_cycle_reg[8]_i_1_n_1 ,\count_cycle_reg[8]_i_1_n_2 ,\count_cycle_reg[8]_i_1_n_3 ,\count_cycle_reg[8]_i_1_n_4 ,\count_cycle_reg[8]_i_1_n_5 ,\count_cycle_reg[8]_i_1_n_6 ,\count_cycle_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[8]_i_1_n_8 ,\count_cycle_reg[8]_i_1_n_9 ,\count_cycle_reg[8]_i_1_n_10 ,\count_cycle_reg[8]_i_1_n_11 ,\count_cycle_reg[8]_i_1_n_12 ,\count_cycle_reg[8]_i_1_n_13 ,\count_cycle_reg[8]_i_1_n_14 ,\count_cycle_reg[8]_i_1_n_15 }),
        .S(count_cycle_reg[15:8]));
  FDRE \count_cycle_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_14 ),
        .Q(count_cycle_reg[9]),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \count_instr[0]_i_1 
       (.I0(reg_next_pc),
        .I1(decoder_trigger_reg_n_0),
        .O(count_instr));
  LUT1 #(
    .INIT(2'h1)) 
    \count_instr[0]_i_3 
       (.I0(\count_instr_reg_n_0_[0] ),
        .O(\count_instr[0]_i_3_n_0 ));
  FDRE \count_instr_reg[0] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_15 ),
        .Q(\count_instr_reg_n_0_[0] ),
        .R(SS));
  CARRY8 \count_instr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[0]_i_2_n_0 ,\count_instr_reg[0]_i_2_n_1 ,\count_instr_reg[0]_i_2_n_2 ,\count_instr_reg[0]_i_2_n_3 ,\count_instr_reg[0]_i_2_n_4 ,\count_instr_reg[0]_i_2_n_5 ,\count_instr_reg[0]_i_2_n_6 ,\count_instr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_instr_reg[0]_i_2_n_8 ,\count_instr_reg[0]_i_2_n_9 ,\count_instr_reg[0]_i_2_n_10 ,\count_instr_reg[0]_i_2_n_11 ,\count_instr_reg[0]_i_2_n_12 ,\count_instr_reg[0]_i_2_n_13 ,\count_instr_reg[0]_i_2_n_14 ,\count_instr_reg[0]_i_2_n_15 }),
        .S({\count_instr_reg_n_0_[7] ,\count_instr_reg_n_0_[6] ,\count_instr_reg_n_0_[5] ,\count_instr_reg_n_0_[4] ,\count_instr_reg_n_0_[3] ,\count_instr_reg_n_0_[2] ,\count_instr_reg_n_0_[1] ,\count_instr[0]_i_3_n_0 }));
  FDRE \count_instr_reg[10] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_13 ),
        .Q(\count_instr_reg_n_0_[10] ),
        .R(SS));
  FDRE \count_instr_reg[11] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_12 ),
        .Q(\count_instr_reg_n_0_[11] ),
        .R(SS));
  FDRE \count_instr_reg[12] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_11 ),
        .Q(\count_instr_reg_n_0_[12] ),
        .R(SS));
  FDRE \count_instr_reg[13] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_10 ),
        .Q(\count_instr_reg_n_0_[13] ),
        .R(SS));
  FDRE \count_instr_reg[14] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_9 ),
        .Q(\count_instr_reg_n_0_[14] ),
        .R(SS));
  FDRE \count_instr_reg[15] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_8 ),
        .Q(\count_instr_reg_n_0_[15] ),
        .R(SS));
  FDRE \count_instr_reg[16] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_15 ),
        .Q(\count_instr_reg_n_0_[16] ),
        .R(SS));
  CARRY8 \count_instr_reg[16]_i_1 
       (.CI(\count_instr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[16]_i_1_n_0 ,\count_instr_reg[16]_i_1_n_1 ,\count_instr_reg[16]_i_1_n_2 ,\count_instr_reg[16]_i_1_n_3 ,\count_instr_reg[16]_i_1_n_4 ,\count_instr_reg[16]_i_1_n_5 ,\count_instr_reg[16]_i_1_n_6 ,\count_instr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[16]_i_1_n_8 ,\count_instr_reg[16]_i_1_n_9 ,\count_instr_reg[16]_i_1_n_10 ,\count_instr_reg[16]_i_1_n_11 ,\count_instr_reg[16]_i_1_n_12 ,\count_instr_reg[16]_i_1_n_13 ,\count_instr_reg[16]_i_1_n_14 ,\count_instr_reg[16]_i_1_n_15 }),
        .S({\count_instr_reg_n_0_[23] ,\count_instr_reg_n_0_[22] ,\count_instr_reg_n_0_[21] ,\count_instr_reg_n_0_[20] ,\count_instr_reg_n_0_[19] ,\count_instr_reg_n_0_[18] ,\count_instr_reg_n_0_[17] ,\count_instr_reg_n_0_[16] }));
  FDRE \count_instr_reg[17] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_14 ),
        .Q(\count_instr_reg_n_0_[17] ),
        .R(SS));
  FDRE \count_instr_reg[18] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_13 ),
        .Q(\count_instr_reg_n_0_[18] ),
        .R(SS));
  FDRE \count_instr_reg[19] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_12 ),
        .Q(\count_instr_reg_n_0_[19] ),
        .R(SS));
  FDRE \count_instr_reg[1] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_14 ),
        .Q(\count_instr_reg_n_0_[1] ),
        .R(SS));
  FDRE \count_instr_reg[20] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_11 ),
        .Q(\count_instr_reg_n_0_[20] ),
        .R(SS));
  FDRE \count_instr_reg[21] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_10 ),
        .Q(\count_instr_reg_n_0_[21] ),
        .R(SS));
  FDRE \count_instr_reg[22] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_9 ),
        .Q(\count_instr_reg_n_0_[22] ),
        .R(SS));
  FDRE \count_instr_reg[23] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_8 ),
        .Q(\count_instr_reg_n_0_[23] ),
        .R(SS));
  FDRE \count_instr_reg[24] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_15 ),
        .Q(\count_instr_reg_n_0_[24] ),
        .R(SS));
  CARRY8 \count_instr_reg[24]_i_1 
       (.CI(\count_instr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[24]_i_1_n_0 ,\count_instr_reg[24]_i_1_n_1 ,\count_instr_reg[24]_i_1_n_2 ,\count_instr_reg[24]_i_1_n_3 ,\count_instr_reg[24]_i_1_n_4 ,\count_instr_reg[24]_i_1_n_5 ,\count_instr_reg[24]_i_1_n_6 ,\count_instr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[24]_i_1_n_8 ,\count_instr_reg[24]_i_1_n_9 ,\count_instr_reg[24]_i_1_n_10 ,\count_instr_reg[24]_i_1_n_11 ,\count_instr_reg[24]_i_1_n_12 ,\count_instr_reg[24]_i_1_n_13 ,\count_instr_reg[24]_i_1_n_14 ,\count_instr_reg[24]_i_1_n_15 }),
        .S({\count_instr_reg_n_0_[31] ,\count_instr_reg_n_0_[30] ,\count_instr_reg_n_0_[29] ,\count_instr_reg_n_0_[28] ,\count_instr_reg_n_0_[27] ,\count_instr_reg_n_0_[26] ,\count_instr_reg_n_0_[25] ,\count_instr_reg_n_0_[24] }));
  FDRE \count_instr_reg[25] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_14 ),
        .Q(\count_instr_reg_n_0_[25] ),
        .R(SS));
  FDRE \count_instr_reg[26] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_13 ),
        .Q(\count_instr_reg_n_0_[26] ),
        .R(SS));
  FDRE \count_instr_reg[27] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_12 ),
        .Q(\count_instr_reg_n_0_[27] ),
        .R(SS));
  FDRE \count_instr_reg[28] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_11 ),
        .Q(\count_instr_reg_n_0_[28] ),
        .R(SS));
  FDRE \count_instr_reg[29] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_10 ),
        .Q(\count_instr_reg_n_0_[29] ),
        .R(SS));
  FDRE \count_instr_reg[2] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_13 ),
        .Q(\count_instr_reg_n_0_[2] ),
        .R(SS));
  FDRE \count_instr_reg[30] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_9 ),
        .Q(\count_instr_reg_n_0_[30] ),
        .R(SS));
  FDRE \count_instr_reg[31] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_8 ),
        .Q(\count_instr_reg_n_0_[31] ),
        .R(SS));
  FDRE \count_instr_reg[32] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_15 ),
        .Q(data3[0]),
        .R(SS));
  CARRY8 \count_instr_reg[32]_i_1 
       (.CI(\count_instr_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[32]_i_1_n_0 ,\count_instr_reg[32]_i_1_n_1 ,\count_instr_reg[32]_i_1_n_2 ,\count_instr_reg[32]_i_1_n_3 ,\count_instr_reg[32]_i_1_n_4 ,\count_instr_reg[32]_i_1_n_5 ,\count_instr_reg[32]_i_1_n_6 ,\count_instr_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[32]_i_1_n_8 ,\count_instr_reg[32]_i_1_n_9 ,\count_instr_reg[32]_i_1_n_10 ,\count_instr_reg[32]_i_1_n_11 ,\count_instr_reg[32]_i_1_n_12 ,\count_instr_reg[32]_i_1_n_13 ,\count_instr_reg[32]_i_1_n_14 ,\count_instr_reg[32]_i_1_n_15 }),
        .S(data3[7:0]));
  FDRE \count_instr_reg[33] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_14 ),
        .Q(data3[1]),
        .R(SS));
  FDRE \count_instr_reg[34] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_13 ),
        .Q(data3[2]),
        .R(SS));
  FDRE \count_instr_reg[35] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_12 ),
        .Q(data3[3]),
        .R(SS));
  FDRE \count_instr_reg[36] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_11 ),
        .Q(data3[4]),
        .R(SS));
  FDRE \count_instr_reg[37] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_10 ),
        .Q(data3[5]),
        .R(SS));
  FDRE \count_instr_reg[38] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_9 ),
        .Q(data3[6]),
        .R(SS));
  FDRE \count_instr_reg[39] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_8 ),
        .Q(data3[7]),
        .R(SS));
  FDRE \count_instr_reg[3] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_12 ),
        .Q(\count_instr_reg_n_0_[3] ),
        .R(SS));
  FDRE \count_instr_reg[40] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_15 ),
        .Q(data3[8]),
        .R(SS));
  CARRY8 \count_instr_reg[40]_i_1 
       (.CI(\count_instr_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[40]_i_1_n_0 ,\count_instr_reg[40]_i_1_n_1 ,\count_instr_reg[40]_i_1_n_2 ,\count_instr_reg[40]_i_1_n_3 ,\count_instr_reg[40]_i_1_n_4 ,\count_instr_reg[40]_i_1_n_5 ,\count_instr_reg[40]_i_1_n_6 ,\count_instr_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[40]_i_1_n_8 ,\count_instr_reg[40]_i_1_n_9 ,\count_instr_reg[40]_i_1_n_10 ,\count_instr_reg[40]_i_1_n_11 ,\count_instr_reg[40]_i_1_n_12 ,\count_instr_reg[40]_i_1_n_13 ,\count_instr_reg[40]_i_1_n_14 ,\count_instr_reg[40]_i_1_n_15 }),
        .S(data3[15:8]));
  FDRE \count_instr_reg[41] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_14 ),
        .Q(data3[9]),
        .R(SS));
  FDRE \count_instr_reg[42] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_13 ),
        .Q(data3[10]),
        .R(SS));
  FDRE \count_instr_reg[43] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_12 ),
        .Q(data3[11]),
        .R(SS));
  FDRE \count_instr_reg[44] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_11 ),
        .Q(data3[12]),
        .R(SS));
  FDRE \count_instr_reg[45] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_10 ),
        .Q(data3[13]),
        .R(SS));
  FDRE \count_instr_reg[46] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_9 ),
        .Q(data3[14]),
        .R(SS));
  FDRE \count_instr_reg[47] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_8 ),
        .Q(data3[15]),
        .R(SS));
  FDRE \count_instr_reg[48] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_15 ),
        .Q(data3[16]),
        .R(SS));
  CARRY8 \count_instr_reg[48]_i_1 
       (.CI(\count_instr_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[48]_i_1_n_0 ,\count_instr_reg[48]_i_1_n_1 ,\count_instr_reg[48]_i_1_n_2 ,\count_instr_reg[48]_i_1_n_3 ,\count_instr_reg[48]_i_1_n_4 ,\count_instr_reg[48]_i_1_n_5 ,\count_instr_reg[48]_i_1_n_6 ,\count_instr_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[48]_i_1_n_8 ,\count_instr_reg[48]_i_1_n_9 ,\count_instr_reg[48]_i_1_n_10 ,\count_instr_reg[48]_i_1_n_11 ,\count_instr_reg[48]_i_1_n_12 ,\count_instr_reg[48]_i_1_n_13 ,\count_instr_reg[48]_i_1_n_14 ,\count_instr_reg[48]_i_1_n_15 }),
        .S(data3[23:16]));
  FDRE \count_instr_reg[49] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_14 ),
        .Q(data3[17]),
        .R(SS));
  FDRE \count_instr_reg[4] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_11 ),
        .Q(\count_instr_reg_n_0_[4] ),
        .R(SS));
  FDRE \count_instr_reg[50] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_13 ),
        .Q(data3[18]),
        .R(SS));
  FDRE \count_instr_reg[51] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_12 ),
        .Q(data3[19]),
        .R(SS));
  FDRE \count_instr_reg[52] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_11 ),
        .Q(data3[20]),
        .R(SS));
  FDRE \count_instr_reg[53] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_10 ),
        .Q(data3[21]),
        .R(SS));
  FDRE \count_instr_reg[54] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_9 ),
        .Q(data3[22]),
        .R(SS));
  FDRE \count_instr_reg[55] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_8 ),
        .Q(data3[23]),
        .R(SS));
  FDRE \count_instr_reg[56] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_15 ),
        .Q(data3[24]),
        .R(SS));
  CARRY8 \count_instr_reg[56]_i_1 
       (.CI(\count_instr_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED [7],\count_instr_reg[56]_i_1_n_1 ,\count_instr_reg[56]_i_1_n_2 ,\count_instr_reg[56]_i_1_n_3 ,\count_instr_reg[56]_i_1_n_4 ,\count_instr_reg[56]_i_1_n_5 ,\count_instr_reg[56]_i_1_n_6 ,\count_instr_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[56]_i_1_n_8 ,\count_instr_reg[56]_i_1_n_9 ,\count_instr_reg[56]_i_1_n_10 ,\count_instr_reg[56]_i_1_n_11 ,\count_instr_reg[56]_i_1_n_12 ,\count_instr_reg[56]_i_1_n_13 ,\count_instr_reg[56]_i_1_n_14 ,\count_instr_reg[56]_i_1_n_15 }),
        .S(data3[31:24]));
  FDRE \count_instr_reg[57] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_14 ),
        .Q(data3[25]),
        .R(SS));
  FDRE \count_instr_reg[58] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_13 ),
        .Q(data3[26]),
        .R(SS));
  FDRE \count_instr_reg[59] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_12 ),
        .Q(data3[27]),
        .R(SS));
  FDRE \count_instr_reg[5] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_10 ),
        .Q(\count_instr_reg_n_0_[5] ),
        .R(SS));
  FDRE \count_instr_reg[60] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_11 ),
        .Q(data3[28]),
        .R(SS));
  FDRE \count_instr_reg[61] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_10 ),
        .Q(data3[29]),
        .R(SS));
  FDRE \count_instr_reg[62] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_9 ),
        .Q(data3[30]),
        .R(SS));
  FDRE \count_instr_reg[63] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_8 ),
        .Q(data3[31]),
        .R(SS));
  FDRE \count_instr_reg[6] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_9 ),
        .Q(\count_instr_reg_n_0_[6] ),
        .R(SS));
  FDRE \count_instr_reg[7] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_8 ),
        .Q(\count_instr_reg_n_0_[7] ),
        .R(SS));
  FDRE \count_instr_reg[8] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_15 ),
        .Q(\count_instr_reg_n_0_[8] ),
        .R(SS));
  CARRY8 \count_instr_reg[8]_i_1 
       (.CI(\count_instr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[8]_i_1_n_0 ,\count_instr_reg[8]_i_1_n_1 ,\count_instr_reg[8]_i_1_n_2 ,\count_instr_reg[8]_i_1_n_3 ,\count_instr_reg[8]_i_1_n_4 ,\count_instr_reg[8]_i_1_n_5 ,\count_instr_reg[8]_i_1_n_6 ,\count_instr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[8]_i_1_n_8 ,\count_instr_reg[8]_i_1_n_9 ,\count_instr_reg[8]_i_1_n_10 ,\count_instr_reg[8]_i_1_n_11 ,\count_instr_reg[8]_i_1_n_12 ,\count_instr_reg[8]_i_1_n_13 ,\count_instr_reg[8]_i_1_n_14 ,\count_instr_reg[8]_i_1_n_15 }),
        .S({\count_instr_reg_n_0_[15] ,\count_instr_reg_n_0_[14] ,\count_instr_reg_n_0_[13] ,\count_instr_reg_n_0_[12] ,\count_instr_reg_n_0_[11] ,\count_instr_reg_n_0_[10] ,\count_instr_reg_n_0_[9] ,\count_instr_reg_n_0_[8] }));
  FDRE \count_instr_reg[9] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_14 ),
        .Q(\count_instr_reg_n_0_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \cpu_state[0]_i_1 
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(mem_do_rinst_reg_0),
        .I3(instr_trap),
        .O(cpu_state0_out[0]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \cpu_state[1]_i_1 
       (.I0(\cpu_state[3]_i_3_n_0 ),
        .I1(is_sb_sh_sw),
        .I2(is_lb_lh_lw_lbu_lhu),
        .I3(\reg_op2[31]_i_1_n_0 ),
        .I4(\cpu_state[2]_i_2_n_0 ),
        .I5(is_slli_srli_srai),
        .O(cpu_state0_out[1]));
  LUT6 #(
    .INIT(64'hFFFF002000000000)) 
    \cpu_state[2]_i_1 
       (.I0(\cpu_state[2]_i_2_n_0 ),
        .I1(\cpu_state[3]_i_3_n_0 ),
        .I2(is_sll_srl_sra),
        .I3(is_lb_lh_lw_lbu_lhu),
        .I4(is_slli_srli_srai),
        .I5(\reg_op2[31]_i_1_n_0 ),
        .O(cpu_state0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cpu_state[2]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(instr_trap),
        .O(\cpu_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \cpu_state[3]_i_1 
       (.I0(\cpu_state[3]_i_2_n_0 ),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_sb_sh_sw),
        .I3(is_sll_srl_sra),
        .I4(\cpu_state[3]_i_3_n_0 ),
        .I5(\reg_op2[31]_i_1_n_0 ),
        .O(cpu_state0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cpu_state[3]_i_2 
       (.I0(is_slli_srli_srai),
        .I1(is_rdcycle_rdcycleh_rdinstr_rdinstrh),
        .I2(instr_trap),
        .I3(mem_do_rinst_reg_0),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\cpu_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpu_state[3]_i_3 
       (.I0(is_lui_auipc_jal),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .O(\cpu_state[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cpu_state[5]_i_1 
       (.I0(reg_next_pc),
        .I1(mem_do_rinst_reg_0),
        .O(cpu_state0_out[5]));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \cpu_state[6]_i_1 
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\cpu_state[6]_i_2_n_0 ),
        .I3(reg_next_pc),
        .I4(is_rdcycle_rdcycleh_rdinstr_rdinstrh),
        .O(cpu_state0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \cpu_state[6]_i_2 
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(mem_do_rinst_reg_0),
        .O(\cpu_state[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpu_state[6]_i_3 
       (.I0(instr_rdinstrh),
        .I1(instr_rdinstr),
        .I2(instr_rdcycleh),
        .I3(instr_rdcycle),
        .O(is_rdcycle_rdcycleh_rdinstr_rdinstrh));
  LUT6 #(
    .INIT(64'hFF00A800A800A800)) 
    \cpu_state[7]_i_1 
       (.I0(\cpu_state[7]_i_4_n_0 ),
        .I1(mem_do_rdata),
        .I2(mem_do_wdata),
        .I3(mem_do_rinst_reg_0),
        .I4(\reg_pc_reg_n_0_[1] ),
        .I5(mem_do_rinst_reg_n_0),
        .O(\cpu_state[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hDFDDDDDD)) 
    \cpu_state[7]_i_10 
       (.I0(mem_do_rinst_reg_0),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(instr_jal),
        .I3(decoder_trigger_reg_n_0),
        .I4(reg_next_pc),
        .O(\cpu_state[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cpu_state[7]_i_11 
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(mem_do_rinst_reg_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(\mem_state_reg_n_0_[1] ),
        .O(\cpu_state[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8000000000000)) 
    \cpu_state[7]_i_12 
       (.I0(mem_do_rinst_reg_0),
        .I1(\mem_rdata_q[31]_i_5_n_0 ),
        .I2(\mem_rdata_q[6]_i_2_n_0 ),
        .I3(\mem_rdata_q[31]_i_6_n_0 ),
        .I4(mem_valid),
        .I5(\mem_addr[31]_i_3_n_0 ),
        .O(\cpu_state[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpu_state[7]_i_13 
       (.I0(mem_do_rdata),
        .I1(mem_do_wdata),
        .I2(mem_do_rinst_reg_n_0),
        .O(\cpu_state[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpu_state[7]_i_14 
       (.I0(mem_do_wdata),
        .I1(mem_do_rdata),
        .O(\cpu_state[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpu_state[7]_i_15 
       (.I0(instr_xor),
        .I1(instr_srl),
        .I2(instr_sra),
        .I3(instr_or),
        .O(\cpu_state[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cpu_state[7]_i_16 
       (.I0(instr_rdcycleh),
        .I1(instr_rdinstr),
        .I2(instr_rdinstrh),
        .O(\cpu_state[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \cpu_state[7]_i_17 
       (.I0(is_lui_auipc_jal_i_1_n_0),
        .I1(instr_sb),
        .I2(instr_lw),
        .I3(instr_bgeu),
        .I4(\cpu_state[7]_i_19_n_0 ),
        .I5(\cpu_state[7]_i_20_n_0 ),
        .O(\cpu_state[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpu_state[7]_i_18 
       (.I0(instr_add),
        .I1(instr_slli),
        .I2(is_compare_i_2_n_0),
        .I3(instr_sub),
        .I4(\cpu_state[7]_i_21_n_0 ),
        .I5(\cpu_state[7]_i_22_n_0 ),
        .O(\cpu_state[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[7]_i_19 
       (.I0(instr_bne),
        .I1(instr_blt),
        .I2(instr_bge),
        .I3(instr_bltu),
        .O(\cpu_state[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABAAAFFFFBAAA)) 
    \cpu_state[7]_i_2 
       (.I0(\cpu_state[7]_i_5_n_0 ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(\cpu_state[7]_i_6_n_0 ),
        .I3(mem_done),
        .I4(\cpu_state_reg_n_0_[2] ),
        .I5(\cpu_state[7]_i_8_n_0 ),
        .O(\cpu_state[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpu_state[7]_i_20 
       (.I0(instr_lh),
        .I1(instr_lhu),
        .I2(instr_beq),
        .I3(instr_jalr),
        .I4(instr_lbu),
        .I5(instr_lb),
        .O(\cpu_state[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpu_state[7]_i_21 
       (.I0(instr_andi),
        .I1(instr_xori),
        .I2(instr_srli),
        .I3(instr_ori),
        .O(\cpu_state[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpu_state[7]_i_22 
       (.I0(instr_sw),
        .I1(instr_srai),
        .I2(instr_sll),
        .I3(instr_addi),
        .I4(instr_sh),
        .O(\cpu_state[7]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cpu_state[7]_i_3 
       (.I0(mem_do_rinst_reg_0),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(instr_trap),
        .O(cpu_state0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    \cpu_state[7]_i_4 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .O(\cpu_state[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEAEAEEEEEEEE)) 
    \cpu_state[7]_i_5 
       (.I0(\cpu_state[7]_i_10_n_0 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state[7]_i_11_n_0 ),
        .I3(\cpu_state[7]_i_12_n_0 ),
        .I4(\cpu_state[7]_i_13_n_0 ),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\cpu_state[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpu_state[7]_i_6 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .O(\cpu_state[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFC880000C0800000)) 
    \cpu_state[7]_i_7 
       (.I0(\cpu_state[7]_i_14_n_0 ),
        .I1(mem_xfer),
        .I2(\mem_state_reg_n_0_[1] ),
        .I3(mem_do_rinst_reg_n_0),
        .I4(mem_do_rinst_reg_0),
        .I5(\mem_state_reg_n_0_[0] ),
        .O(mem_done));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpu_state[7]_i_8 
       (.I0(\reg_sh_reg_n_0_[4] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[1] ),
        .I4(\reg_sh_reg_n_0_[0] ),
        .O(\cpu_state[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \cpu_state[7]_i_9 
       (.I0(\cpu_state[7]_i_15_n_0 ),
        .I1(\cpu_state[7]_i_16_n_0 ),
        .I2(instr_rdcycle),
        .I3(instr_and),
        .I4(\cpu_state[7]_i_17_n_0 ),
        .I5(\cpu_state[7]_i_18_n_0 ),
        .O(instr_trap));
  FDRE \cpu_state_reg[0] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[0]),
        .Q(\cpu_state_reg_n_0_[0] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[1] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[1]),
        .Q(\cpu_state_reg_n_0_[1] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[2] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[2]),
        .Q(\cpu_state_reg_n_0_[2] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[3] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[3]),
        .Q(\cpu_state_reg_n_0_[3] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[5] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[5]),
        .Q(\cpu_state_reg_n_0_[5] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[6] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[6]),
        .Q(reg_next_pc),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDSE \cpu_state_reg[7] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[7]),
        .Q(\cpu_state_reg_n_0_[7] ),
        .S(\cpu_state[7]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 cpuregs_reg_r1_0_31_0_13
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(decoded_rs2),
        .ADDRE(decoded_rs2),
        .ADDRF(decoded_rs2),
        .ADDRG(decoded_rs2),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_13_i_2_n_0,cpuregs_reg_r1_0_31_0_13_i_3_n_0}),
        .DIB({cpuregs_reg_r1_0_31_0_13_i_4_n_0,cpuregs_reg_r1_0_31_0_13_i_5_n_0}),
        .DIC({cpuregs_reg_r1_0_31_0_13_i_6_n_0,cpuregs_reg_r1_0_31_0_13_i_7_n_0}),
        .DID({cpuregs_reg_r1_0_31_0_13_i_8_n_0,cpuregs_reg_r1_0_31_0_13_i_9_n_0}),
        .DIE({cpuregs_reg_r1_0_31_0_13_i_10_n_0,cpuregs_reg_r1_0_31_0_13_i_11_n_0}),
        .DIF({cpuregs_reg_r1_0_31_0_13_i_12_n_0,cpuregs_reg_r1_0_31_0_13_i_13_n_0}),
        .DIG({cpuregs_reg_r1_0_31_0_13_i_14_n_0,cpuregs_reg_r1_0_31_0_13_i_15_n_0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_sh1[1:0]),
        .DOB(reg_sh1[3:2]),
        .DOC(reg_sh1[5:4]),
        .DOD(reg_sh1[7:6]),
        .DOE(reg_sh1[9:8]),
        .DOF(reg_sh1[11:10]),
        .DOG(reg_sh1[13:12]),
        .DOH(NLW_cpuregs_reg_r1_0_31_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    cpuregs_reg_r1_0_31_0_13_i_1
       (.I0(cpuregs_reg_r1_0_31_0_13_i_16_n_0),
        .I1(latched_rd[3]),
        .I2(latched_rd[4]),
        .I3(latched_rd[2]),
        .I4(latched_rd[1]),
        .I5(latched_rd[0]),
        .O(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_10
       (.I0(\reg_out_reg_n_0_[9] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_14),
        .I2(alu_out_q[9]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_10_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_11
       (.I0(\reg_out_reg_n_0_[8] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_15),
        .I2(alu_out_q[8]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_11_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_12
       (.I0(\reg_out_reg_n_0_[11] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_12),
        .I2(alu_out_q[11]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_12_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_13
       (.I0(\reg_out_reg_n_0_[10] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_13),
        .I2(alu_out_q[10]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_13_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_14
       (.I0(\reg_out_reg_n_0_[13] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_10),
        .I2(alu_out_q[13]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_14_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_15
       (.I0(\reg_out_reg_n_0_[12] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_11),
        .I2(alu_out_q[12]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_15_n_0));
  LUT6 #(
    .INIT(64'h1010100000000000)) 
    cpuregs_reg_r1_0_31_0_13_i_16
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(mem_do_rinst_reg_0),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(cpuregs_reg_r1_0_31_0_13_i_19_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_16_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 cpuregs_reg_r1_0_31_0_13_i_17
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpuregs_reg_r1_0_31_0_13_i_17_n_0,cpuregs_reg_r1_0_31_0_13_i_17_n_1,cpuregs_reg_r1_0_31_0_13_i_17_n_2,cpuregs_reg_r1_0_31_0_13_i_17_n_3,cpuregs_reg_r1_0_31_0_13_i_17_n_4,cpuregs_reg_r1_0_31_0_13_i_17_n_5,cpuregs_reg_r1_0_31_0_13_i_17_n_6,cpuregs_reg_r1_0_31_0_13_i_17_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] ,1'b0}),
        .O({cpuregs_reg_r1_0_31_0_13_i_17_n_8,cpuregs_reg_r1_0_31_0_13_i_17_n_9,cpuregs_reg_r1_0_31_0_13_i_17_n_10,cpuregs_reg_r1_0_31_0_13_i_17_n_11,cpuregs_reg_r1_0_31_0_13_i_17_n_12,cpuregs_reg_r1_0_31_0_13_i_17_n_13,cpuregs_reg_r1_0_31_0_13_i_17_n_14,NLW_cpuregs_reg_r1_0_31_0_13_i_17_O_UNCONNECTED[0]}),
        .S({\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] ,\reg_pc_reg_n_0_[3] ,cpuregs_reg_r1_0_31_0_13_i_20_n_0,\reg_pc_reg_n_0_[1] ,1'b0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 cpuregs_reg_r1_0_31_0_13_i_18
       (.CI(cpuregs_reg_r1_0_31_0_13_i_17_n_0),
        .CI_TOP(1'b0),
        .CO({cpuregs_reg_r1_0_31_0_13_i_18_n_0,cpuregs_reg_r1_0_31_0_13_i_18_n_1,cpuregs_reg_r1_0_31_0_13_i_18_n_2,cpuregs_reg_r1_0_31_0_13_i_18_n_3,cpuregs_reg_r1_0_31_0_13_i_18_n_4,cpuregs_reg_r1_0_31_0_13_i_18_n_5,cpuregs_reg_r1_0_31_0_13_i_18_n_6,cpuregs_reg_r1_0_31_0_13_i_18_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({cpuregs_reg_r1_0_31_0_13_i_18_n_8,cpuregs_reg_r1_0_31_0_13_i_18_n_9,cpuregs_reg_r1_0_31_0_13_i_18_n_10,cpuregs_reg_r1_0_31_0_13_i_18_n_11,cpuregs_reg_r1_0_31_0_13_i_18_n_12,cpuregs_reg_r1_0_31_0_13_i_18_n_13,cpuregs_reg_r1_0_31_0_13_i_18_n_14,cpuregs_reg_r1_0_31_0_13_i_18_n_15}),
        .S({\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] ,\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] ,\reg_pc_reg_n_0_[8] }));
  LUT5 #(
    .INIT(32'h00000004)) 
    cpuregs_reg_r1_0_31_0_13_i_19
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(reg_next_pc),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(\cpu_state_reg_n_0_[5] ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_19_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_2
       (.I0(\reg_out_reg_n_0_[1] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_14),
        .I2(alu_out_q[1]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cpuregs_reg_r1_0_31_0_13_i_20
       (.I0(\reg_pc_reg_n_0_[2] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_20_n_0));
  LUT5 #(
    .INIT(32'h00CA0000)) 
    cpuregs_reg_r1_0_31_0_13_i_3
       (.I0(\reg_out_reg_n_0_[0] ),
        .I1(alu_out_q[0]),
        .I2(latched_stalu_reg_n_0),
        .I3(latched_branch_reg_n_0),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_3_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_4
       (.I0(\reg_out_reg_n_0_[3] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_12),
        .I2(alu_out_q[3]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_4_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_5
       (.I0(\reg_out_reg_n_0_[2] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_13),
        .I2(alu_out_q[2]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_5_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_6
       (.I0(\reg_out_reg_n_0_[5] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_10),
        .I2(alu_out_q[5]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_6_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_7
       (.I0(\reg_out_reg_n_0_[4] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_11),
        .I2(alu_out_q[4]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_7_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_8
       (.I0(\reg_out_reg_n_0_[7] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_8),
        .I2(alu_out_q[7]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_8_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_9
       (.I0(\reg_out_reg_n_0_[6] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_9),
        .I2(alu_out_q[6]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 cpuregs_reg_r1_0_31_14_27
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(decoded_rs2),
        .ADDRE(decoded_rs2),
        .ADDRF(decoded_rs2),
        .ADDRG(decoded_rs2),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_14_27_i_1_n_0,cpuregs_reg_r1_0_31_14_27_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_14_27_i_3_n_0,cpuregs_reg_r1_0_31_14_27_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_14_27_i_5_n_0,cpuregs_reg_r1_0_31_14_27_i_6_n_0}),
        .DID({cpuregs_reg_r1_0_31_14_27_i_7_n_0,cpuregs_reg_r1_0_31_14_27_i_8_n_0}),
        .DIE({cpuregs_reg_r1_0_31_14_27_i_9_n_0,cpuregs_reg_r1_0_31_14_27_i_10_n_0}),
        .DIF({cpuregs_reg_r1_0_31_14_27_i_11_n_0,cpuregs_reg_r1_0_31_14_27_i_12_n_0}),
        .DIG({cpuregs_reg_r1_0_31_14_27_i_13_n_0,cpuregs_reg_r1_0_31_14_27_i_14_n_0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_sh1[15:14]),
        .DOB(reg_sh1[17:16]),
        .DOC(reg_sh1[19:18]),
        .DOD(reg_sh1[21:20]),
        .DOE(reg_sh1[23:22]),
        .DOF(reg_sh1[25:24]),
        .DOG(reg_sh1[27:26]),
        .DOH(NLW_cpuregs_reg_r1_0_31_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_1
       (.I0(\reg_out_reg_n_0_[15] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_8),
        .I2(alu_out_q[15]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_10
       (.I0(\reg_out_reg_n_0_[22] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_9),
        .I2(alu_out_q[22]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_10_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_11
       (.I0(\reg_out_reg_n_0_[25] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_14),
        .I2(alu_out_q[25]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_11_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_12
       (.I0(\reg_out_reg_n_0_[24] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_15),
        .I2(alu_out_q[24]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_12_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_13
       (.I0(\reg_out_reg_n_0_[27] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_12),
        .I2(alu_out_q[27]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_13_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_14
       (.I0(\reg_out_reg_n_0_[26] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_13),
        .I2(alu_out_q[26]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_14_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 cpuregs_reg_r1_0_31_14_27_i_15
       (.CI(cpuregs_reg_r1_0_31_0_13_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({cpuregs_reg_r1_0_31_14_27_i_15_n_0,cpuregs_reg_r1_0_31_14_27_i_15_n_1,cpuregs_reg_r1_0_31_14_27_i_15_n_2,cpuregs_reg_r1_0_31_14_27_i_15_n_3,cpuregs_reg_r1_0_31_14_27_i_15_n_4,cpuregs_reg_r1_0_31_14_27_i_15_n_5,cpuregs_reg_r1_0_31_14_27_i_15_n_6,cpuregs_reg_r1_0_31_14_27_i_15_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({cpuregs_reg_r1_0_31_14_27_i_15_n_8,cpuregs_reg_r1_0_31_14_27_i_15_n_9,cpuregs_reg_r1_0_31_14_27_i_15_n_10,cpuregs_reg_r1_0_31_14_27_i_15_n_11,cpuregs_reg_r1_0_31_14_27_i_15_n_12,cpuregs_reg_r1_0_31_14_27_i_15_n_13,cpuregs_reg_r1_0_31_14_27_i_15_n_14,cpuregs_reg_r1_0_31_14_27_i_15_n_15}),
        .S({\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] ,\reg_pc_reg_n_0_[20] ,\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] ,\reg_pc_reg_n_0_[16] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 cpuregs_reg_r1_0_31_14_27_i_16
       (.CI(cpuregs_reg_r1_0_31_14_27_i_15_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpuregs_reg_r1_0_31_14_27_i_16_CO_UNCONNECTED[7],cpuregs_reg_r1_0_31_14_27_i_16_n_1,cpuregs_reg_r1_0_31_14_27_i_16_n_2,cpuregs_reg_r1_0_31_14_27_i_16_n_3,cpuregs_reg_r1_0_31_14_27_i_16_n_4,cpuregs_reg_r1_0_31_14_27_i_16_n_5,cpuregs_reg_r1_0_31_14_27_i_16_n_6,cpuregs_reg_r1_0_31_14_27_i_16_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({cpuregs_reg_r1_0_31_14_27_i_16_n_8,cpuregs_reg_r1_0_31_14_27_i_16_n_9,cpuregs_reg_r1_0_31_14_27_i_16_n_10,cpuregs_reg_r1_0_31_14_27_i_16_n_11,cpuregs_reg_r1_0_31_14_27_i_16_n_12,cpuregs_reg_r1_0_31_14_27_i_16_n_13,cpuregs_reg_r1_0_31_14_27_i_16_n_14,cpuregs_reg_r1_0_31_14_27_i_16_n_15}),
        .S({\reg_pc_reg_n_0_[31] ,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] ,\reg_pc_reg_n_0_[28] ,\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] ,\reg_pc_reg_n_0_[24] }));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_2
       (.I0(\reg_out_reg_n_0_[14] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_9),
        .I2(alu_out_q[14]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_2_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_3
       (.I0(\reg_out_reg_n_0_[17] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_14),
        .I2(alu_out_q[17]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_3_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_4
       (.I0(\reg_out_reg_n_0_[16] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_15),
        .I2(alu_out_q[16]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_4_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_5
       (.I0(\reg_out_reg_n_0_[19] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_12),
        .I2(alu_out_q[19]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_5_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_6
       (.I0(\reg_out_reg_n_0_[18] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_13),
        .I2(alu_out_q[18]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_6_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_7
       (.I0(\reg_out_reg_n_0_[21] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_10),
        .I2(alu_out_q[21]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_7_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_8
       (.I0(\reg_out_reg_n_0_[20] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_11),
        .I2(alu_out_q[20]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_8_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_9
       (.I0(\reg_out_reg_n_0_[23] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_8),
        .I2(alu_out_q[23]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAM32M16 cpuregs_reg_r1_0_31_28_31
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(decoded_rs2),
        .ADDRE(decoded_rs2),
        .ADDRF(decoded_rs2),
        .ADDRG(decoded_rs2),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_28_31_i_1_n_0,cpuregs_reg_r1_0_31_28_31_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_28_31_i_3_n_0,cpuregs_reg_r1_0_31_28_31_i_4_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_sh1[29:28]),
        .DOB(reg_sh1[31:30]),
        .DOC(NLW_cpuregs_reg_r1_0_31_28_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_cpuregs_reg_r1_0_31_28_31_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_cpuregs_reg_r1_0_31_28_31_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_cpuregs_reg_r1_0_31_28_31_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_cpuregs_reg_r1_0_31_28_31_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_cpuregs_reg_r1_0_31_28_31_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_28_31_i_1
       (.I0(\reg_out_reg_n_0_[29] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_10),
        .I2(alu_out_q[29]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_28_31_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_28_31_i_2
       (.I0(\reg_out_reg_n_0_[28] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_11),
        .I2(alu_out_q[28]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_28_31_i_2_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_28_31_i_3
       (.I0(\reg_out_reg_n_0_[31] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_8),
        .I2(alu_out_q[31]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_28_31_i_3_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_28_31_i_4
       (.I0(\reg_out_reg_n_0_[30] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_9),
        .I2(alu_out_q[30]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_28_31_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 cpuregs_reg_r2_0_31_0_13
       (.ADDRA(decoded_rs1),
        .ADDRB(decoded_rs1),
        .ADDRC(decoded_rs1),
        .ADDRD(decoded_rs1),
        .ADDRE(decoded_rs1),
        .ADDRF(decoded_rs1),
        .ADDRG(decoded_rs1),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_13_i_2_n_0,cpuregs_reg_r1_0_31_0_13_i_3_n_0}),
        .DIB({cpuregs_reg_r1_0_31_0_13_i_4_n_0,cpuregs_reg_r1_0_31_0_13_i_5_n_0}),
        .DIC({cpuregs_reg_r1_0_31_0_13_i_6_n_0,cpuregs_reg_r1_0_31_0_13_i_7_n_0}),
        .DID({cpuregs_reg_r1_0_31_0_13_i_8_n_0,cpuregs_reg_r1_0_31_0_13_i_9_n_0}),
        .DIE({cpuregs_reg_r1_0_31_0_13_i_10_n_0,cpuregs_reg_r1_0_31_0_13_i_11_n_0}),
        .DIF({cpuregs_reg_r1_0_31_0_13_i_12_n_0,cpuregs_reg_r1_0_31_0_13_i_13_n_0}),
        .DIG({cpuregs_reg_r1_0_31_0_13_i_14_n_0,cpuregs_reg_r1_0_31_0_13_i_15_n_0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_out1[1:0]),
        .DOB(reg_out1[3:2]),
        .DOC(reg_out1[5:4]),
        .DOD(reg_out1[7:6]),
        .DOE(reg_out1[9:8]),
        .DOF(reg_out1[11:10]),
        .DOG(reg_out1[13:12]),
        .DOH(NLW_cpuregs_reg_r2_0_31_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 cpuregs_reg_r2_0_31_14_27
       (.ADDRA(decoded_rs1),
        .ADDRB(decoded_rs1),
        .ADDRC(decoded_rs1),
        .ADDRD(decoded_rs1),
        .ADDRE(decoded_rs1),
        .ADDRF(decoded_rs1),
        .ADDRG(decoded_rs1),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_14_27_i_1_n_0,cpuregs_reg_r1_0_31_14_27_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_14_27_i_3_n_0,cpuregs_reg_r1_0_31_14_27_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_14_27_i_5_n_0,cpuregs_reg_r1_0_31_14_27_i_6_n_0}),
        .DID({cpuregs_reg_r1_0_31_14_27_i_7_n_0,cpuregs_reg_r1_0_31_14_27_i_8_n_0}),
        .DIE({cpuregs_reg_r1_0_31_14_27_i_9_n_0,cpuregs_reg_r1_0_31_14_27_i_10_n_0}),
        .DIF({cpuregs_reg_r1_0_31_14_27_i_11_n_0,cpuregs_reg_r1_0_31_14_27_i_12_n_0}),
        .DIG({cpuregs_reg_r1_0_31_14_27_i_13_n_0,cpuregs_reg_r1_0_31_14_27_i_14_n_0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_out1[15:14]),
        .DOB(reg_out1[17:16]),
        .DOC(reg_out1[19:18]),
        .DOD(reg_out1[21:20]),
        .DOE(reg_out1[23:22]),
        .DOF(reg_out1[25:24]),
        .DOG(reg_out1[27:26]),
        .DOH(NLW_cpuregs_reg_r2_0_31_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAM32M16 cpuregs_reg_r2_0_31_28_31
       (.ADDRA(decoded_rs1),
        .ADDRB(decoded_rs1),
        .ADDRC(decoded_rs1),
        .ADDRD(decoded_rs1),
        .ADDRE(decoded_rs1),
        .ADDRF(decoded_rs1),
        .ADDRG(decoded_rs1),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_28_31_i_1_n_0,cpuregs_reg_r1_0_31_28_31_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_28_31_i_3_n_0,cpuregs_reg_r1_0_31_28_31_i_4_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_out1[29:28]),
        .DOB(reg_out1[31:30]),
        .DOC(NLW_cpuregs_reg_r2_0_31_28_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_cpuregs_reg_r2_0_31_28_31_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_cpuregs_reg_r2_0_31_28_31_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_cpuregs_reg_r2_0_31_28_31_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_cpuregs_reg_r2_0_31_28_31_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_cpuregs_reg_r2_0_31_28_31_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'h2222030022220000)) 
    \decoded_imm[0]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[20] ),
        .I1(is_lui_auipc_jal_i_1_n_0),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .I3(is_sb_sh_sw),
        .I4(\decoded_imm[0]_i_2_n_0 ),
        .I5(\mem_rdata_q_reg_n_0_[7] ),
        .O(decoded_imm[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \decoded_imm[0]_i_2 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .O(\decoded_imm[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[10]_i_1 
       (.I0(decoded_imm_j[10]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[30] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[10]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \decoded_imm[10]_i_2 
       (.I0(is_lui_auipc_jal_i_1_n_0),
        .I1(instr_jalr),
        .I2(is_lb_lh_lw_lbu_lhu),
        .I3(is_alu_reg_imm),
        .I4(is_sb_sh_sw),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \decoded_imm[11]_i_1 
       (.I0(\decoded_imm[11]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[7] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(\decoded_imm[11]_i_3_n_0 ),
        .I5(\decoded_imm[11]_i_4_n_0 ),
        .O(decoded_imm[11]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \decoded_imm[11]_i_2 
       (.I0(is_lui_auipc_jal_i_1_n_0),
        .I1(is_alu_reg_imm),
        .I2(is_lb_lh_lw_lbu_lhu),
        .I3(instr_jalr),
        .O(\decoded_imm[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \decoded_imm[11]_i_3 
       (.I0(is_lui_auipc_jal_i_1_n_0),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(is_sb_sh_sw),
        .I3(is_alu_reg_imm),
        .I4(is_lb_lh_lw_lbu_lhu),
        .I5(instr_jalr),
        .O(\decoded_imm[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \decoded_imm[11]_i_4 
       (.I0(instr_jal),
        .I1(decoded_imm_j[11]),
        .I2(\decoded_imm[11]_i_5_n_0 ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(is_sb_sh_sw),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \decoded_imm[11]_i_5 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .I3(is_sb_sh_sw),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(is_lui_auipc_jal_i_1_n_0),
        .O(\decoded_imm[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[12]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(p_0_in_0[0]),
        .I2(decoded_imm_j[12]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[12]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[13]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(p_0_in_0[1]),
        .I2(decoded_imm_j[13]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[13]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[14]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(p_0_in_0[2]),
        .I2(decoded_imm_j[14]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[14]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[15]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[15] ),
        .I2(decoded_rs1__0[0]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[15]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[16]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[16] ),
        .I2(decoded_rs1__0[1]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[16]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[17]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[17] ),
        .I2(decoded_rs1__0[2]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[17]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[18]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[18] ),
        .I2(decoded_rs1__0[3]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[18]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[19]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[19] ),
        .I2(decoded_rs1__0[4]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm[19]_i_2 
       (.I0(\decoded_imm[10]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \decoded_imm[1]_i_1 
       (.I0(instr_jal),
        .I1(\decoded_imm[4]_i_2_n_0 ),
        .I2(\mem_rdata_q_reg_n_0_[8] ),
        .I3(\decoded_imm[11]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[21] ),
        .I5(decoded_imm_j[1]),
        .O(decoded_imm[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[20]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[20] ),
        .O(\decoded_imm[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[21]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .O(\decoded_imm[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[22]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[22] ),
        .O(\decoded_imm[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[23]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[23] ),
        .O(\decoded_imm[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[24]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[24] ),
        .O(\decoded_imm[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[25]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[25] ),
        .O(\decoded_imm[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[26]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .O(\decoded_imm[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[27]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[27] ),
        .O(\decoded_imm[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[28]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[28] ),
        .O(\decoded_imm[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[29]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .O(\decoded_imm[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \decoded_imm[2]_i_1 
       (.I0(instr_jal),
        .I1(\decoded_imm[4]_i_2_n_0 ),
        .I2(\mem_rdata_q_reg_n_0_[9] ),
        .I3(\decoded_imm[11]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[22] ),
        .I5(decoded_imm_j[2]),
        .O(decoded_imm[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[30]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .O(\decoded_imm[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAAA0000)) 
    \decoded_imm[31]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(instr_jal),
        .I2(decoded_imm_j[25]),
        .I3(is_lui_auipc_jal_i_1_n_0),
        .I4(decoder_trigger_reg_n_0),
        .I5(decoder_pseudo_trigger_reg_n_0),
        .O(\decoded_imm[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[31]_i_2 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \decoded_imm[3]_i_1 
       (.I0(instr_jal),
        .I1(\decoded_imm[4]_i_2_n_0 ),
        .I2(\mem_rdata_q_reg_n_0_[10] ),
        .I3(\decoded_imm[11]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[23] ),
        .I5(decoded_imm_j[3]),
        .O(decoded_imm[3]));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \decoded_imm[4]_i_1 
       (.I0(instr_jal),
        .I1(\decoded_imm[4]_i_2_n_0 ),
        .I2(\mem_rdata_q_reg_n_0_[11] ),
        .I3(\decoded_imm[11]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[24] ),
        .I5(decoded_imm_j[4]),
        .O(decoded_imm[4]));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \decoded_imm[4]_i_2 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .I3(is_lui_auipc_jal_i_1_n_0),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(is_sb_sh_sw),
        .O(\decoded_imm[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[5]_i_1 
       (.I0(decoded_imm_j[5]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[6]_i_1 
       (.I0(decoded_imm_j[6]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[7]_i_1 
       (.I0(decoded_imm_j[7]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[8]_i_1 
       (.I0(decoded_imm_j[8]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[9]_i_1 
       (.I0(decoded_imm_j[9]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[9]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[10]_i_1 
       (.I0(\mem_rdata_q[30]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .O(\decoded_imm_j[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[12]_i_1 
       (.I0(\mem_rdata_q[12]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(p_0_in_0[0]),
        .O(\decoded_imm_j[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[13]_i_1 
       (.I0(\mem_rdata_q[13]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(p_0_in_0[1]),
        .O(\decoded_imm_j[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[14]_i_1 
       (.I0(\mem_rdata_q[14]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(p_0_in_0[2]),
        .O(\decoded_imm_j[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[25]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[31] ),
        .O(p_0_in0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[5]_i_1 
       (.I0(\mem_rdata_q[25]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[25] ),
        .O(\decoded_imm_j[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[6]_i_1 
       (.I0(\mem_rdata_q[26]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .O(\decoded_imm_j[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[7]_i_1 
       (.I0(\mem_rdata_q[27]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[27] ),
        .O(\decoded_imm_j[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[8]_i_1 
       (.I0(\mem_rdata_q[28]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[28] ),
        .O(\decoded_imm_j[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_imm_j[9]_i_1 
       (.I0(\mem_rdata_q[29]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .O(\decoded_imm_j[9]_i_1_n_0 ));
  FDRE \decoded_imm_j_reg[10] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[10]_i_1_n_0 ),
        .Q(decoded_imm_j[10]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[11] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[0]),
        .Q(decoded_imm_j[11]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[12] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[12]_i_1_n_0 ),
        .Q(decoded_imm_j[12]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[13] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[13]_i_1_n_0 ),
        .Q(decoded_imm_j[13]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[14] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[14]_i_1_n_0 ),
        .Q(decoded_imm_j[14]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[1]),
        .Q(decoded_imm_j[1]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[25] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_0_in0),
        .Q(decoded_imm_j[25]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[2]),
        .Q(decoded_imm_j[2]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[3]),
        .Q(decoded_imm_j[3]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[4]),
        .Q(decoded_imm_j[4]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[5] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[5]_i_1_n_0 ),
        .Q(decoded_imm_j[5]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[6] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[6]_i_1_n_0 ),
        .Q(decoded_imm_j[6]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[7] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[7]_i_1_n_0 ),
        .Q(decoded_imm_j[7]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[8] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[8]_i_1_n_0 ),
        .Q(decoded_imm_j[8]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[9] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[9]_i_1_n_0 ),
        .Q(decoded_imm_j[9]),
        .R(1'b0));
  FDRE \decoded_imm_reg[0] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[0]),
        .Q(\decoded_imm_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[10] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[10]),
        .Q(\decoded_imm_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[11] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[11]),
        .Q(\decoded_imm_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[12] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[12]),
        .Q(\decoded_imm_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[13] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[13]),
        .Q(\decoded_imm_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[14] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[14]),
        .Q(\decoded_imm_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[15] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[15]),
        .Q(\decoded_imm_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[16] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[16]),
        .Q(\decoded_imm_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[17] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[17]),
        .Q(\decoded_imm_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[18] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[18]),
        .Q(\decoded_imm_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[19] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[19]),
        .Q(\decoded_imm_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[1] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[1]),
        .Q(\decoded_imm_reg_n_0_[1] ),
        .R(1'b0));
  FDSE \decoded_imm_reg[20] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[20]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[20] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[21] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[21]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[21] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[22] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[22]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[22] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[23] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[23]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[23] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[24] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[24]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[24] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[25] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[25]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[25] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[26] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[26]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[26] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[27] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[27]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[27] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[28] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[28]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[28] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[29] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[29]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[29] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[2] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[2]),
        .Q(\decoded_imm_reg_n_0_[2] ),
        .R(1'b0));
  FDSE \decoded_imm_reg[30] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[30]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[30] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[31] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[31]_i_2_n_0 ),
        .Q(\decoded_imm_reg_n_0_[31] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[3] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[3]),
        .Q(\decoded_imm_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[4] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[4]),
        .Q(\decoded_imm_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[5] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[5]),
        .Q(\decoded_imm_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[6] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[6]),
        .Q(\decoded_imm_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[7] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[7]),
        .Q(\decoded_imm_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[8] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[8]),
        .Q(\decoded_imm_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[9] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[9]),
        .Q(\decoded_imm_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rd[1]_i_1 
       (.I0(\mem_rdata_q[8]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[8] ),
        .O(\decoded_rd[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rd[2]_i_1 
       (.I0(\mem_rdata_q[9]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[9] ),
        .O(\decoded_rd[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rd[3]_i_1 
       (.I0(\mem_rdata_q[10]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[10] ),
        .O(\decoded_rd[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rd[4]_i_1 
       (.I0(\mem_rdata_q[11]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[11] ),
        .O(\decoded_rd[4]_i_1_n_0 ));
  FDRE \decoded_rd_reg[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\mem_rdata_q[7]_i_1_n_0 ),
        .Q(decoded_rd[0]),
        .R(1'b0));
  FDRE \decoded_rd_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[1]_i_1_n_0 ),
        .Q(decoded_rd[1]),
        .R(1'b0));
  FDRE \decoded_rd_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[2]_i_1_n_0 ),
        .Q(decoded_rd[2]),
        .R(1'b0));
  FDRE \decoded_rd_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[3]_i_1_n_0 ),
        .Q(decoded_rd[3]),
        .R(1'b0));
  FDRE \decoded_rd_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[4]_i_1_n_0 ),
        .Q(decoded_rd[4]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[0]_i_1_n_0 ),
        .Q(decoded_rs1__0[0]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[1]_i_1_n_0 ),
        .Q(decoded_rs1__0[1]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[2]_i_1_n_0 ),
        .Q(decoded_rs1__0[2]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[3]_i_1_n_0 ),
        .Q(decoded_rs1__0[3]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[4]_i_1_n_0 ),
        .Q(decoded_rs1__0[4]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[0]_i_1_n_0 ),
        .Q(decoded_rs1[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[1]_i_1_n_0 ),
        .Q(decoded_rs1[1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[2]_i_1_n_0 ),
        .Q(decoded_rs1[2]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[3]_i_1_n_0 ),
        .Q(decoded_rs1[3]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[4]_i_1_n_0 ),
        .Q(decoded_rs1[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs1_rep[0]_i_1 
       (.I0(\mem_rdata_q[15]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[15] ),
        .O(\decoded_rs1_rep[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs1_rep[1]_i_1 
       (.I0(\mem_rdata_q[16]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[16] ),
        .O(\decoded_rs1_rep[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs1_rep[2]_i_1 
       (.I0(\mem_rdata_q[17]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[17] ),
        .O(\decoded_rs1_rep[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs1_rep[3]_i_1 
       (.I0(\mem_rdata_q[18]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[18] ),
        .O(\decoded_rs1_rep[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs1_rep[4]_i_1 
       (.I0(\mem_rdata_q[19]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[19] ),
        .O(\decoded_rs1_rep[4]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[0]),
        .Q(decoded_rs2[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[1]),
        .Q(decoded_rs2[1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[2]),
        .Q(decoded_rs2[2]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[3]),
        .Q(decoded_rs2[3]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[4]),
        .Q(decoded_rs2[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs2_rep[0]_i_1 
       (.I0(\mem_rdata_q[20]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[20] ),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs2_rep[1]_i_1 
       (.I0(\mem_rdata_q[21]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs2_rep[2]_i_1 
       (.I0(\mem_rdata_q[22]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[22] ),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs2_rep[3]_i_1 
       (.I0(\mem_rdata_q[23]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[23] ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \decoded_rs2_rep[4]_i_1 
       (.I0(\mem_rdata_q[24]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_rdata_q_reg_n_0_[24] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    decoder_pseudo_trigger_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(decoder_pseudo_trigger_i_2_n_0),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(reg_next_pc),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(mem_done),
        .O(decoder_pseudo_trigger));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h1)) 
    decoder_pseudo_trigger_i_2
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .O(decoder_pseudo_trigger_i_2_n_0));
  FDRE decoder_pseudo_trigger_reg
       (.C(clk),
        .CE(1'b1),
        .D(decoder_pseudo_trigger),
        .Q(decoder_pseudo_trigger_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFCF000050000000)) 
    decoder_trigger_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(decoder_trigger_i_2_n_0),
        .I2(mem_do_rinst_reg_0),
        .I3(\cpu_state[7]_i_6_n_0 ),
        .I4(mem_done),
        .I5(mem_do_rinst_reg_n_0),
        .O(decoder_trigger_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    decoder_trigger_i_2
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(alu_out_0),
        .O(decoder_trigger_i_2_n_0));
  FDRE decoder_trigger_reg
       (.C(clk),
        .CE(1'b1),
        .D(decoder_trigger_i_1_n_0),
        .Q(decoder_trigger_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gpio[15]_i_1 
       (.I0(\gpio[31]_i_2_n_0 ),
        .I1(iomem_wstrb[1]),
        .O(\mem_wstrb_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gpio[23]_i_1 
       (.I0(\gpio[31]_i_2_n_0 ),
        .I1(iomem_wstrb[2]),
        .O(\mem_wstrb_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gpio[31]_i_1 
       (.I0(\gpio[31]_i_2_n_0 ),
        .I1(iomem_wstrb[3]),
        .O(\mem_wstrb_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    \gpio[31]_i_2 
       (.I0(p_0_in[24]),
        .I1(\iomem_rdata[31]_i_3_n_0 ),
        .O(\gpio[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gpio[7]_i_1 
       (.I0(\gpio[31]_i_2_n_0 ),
        .I1(iomem_wstrb[0]),
        .O(\mem_wstrb_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    instr_add_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .O(instr_add0));
  FDRE instr_add_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_add0),
        .Q(instr_add),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_addi_i_1
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(is_alu_reg_imm),
        .O(instr_addi0));
  FDRE instr_addi_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_addi0),
        .Q(instr_addi),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    instr_and_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .O(instr_and0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    instr_and_i_2
       (.I0(\mem_rdata_q_reg_n_0_[30] ),
        .I1(\mem_rdata_q_reg_n_0_[26] ),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .I3(\mem_rdata_q_reg_n_0_[27] ),
        .I4(\mem_rdata_q_reg_n_0_[31] ),
        .I5(instr_and_i_3_n_0),
        .O(instr_slli1));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    instr_and_i_3
       (.I0(\mem_rdata_q_reg_n_0_[28] ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .O(instr_and_i_3_n_0));
  FDRE instr_and_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_and0),
        .Q(instr_and),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_andi_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .O(instr_andi0));
  FDRE instr_andi_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_andi0),
        .Q(instr_andi),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    instr_auipc_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(\mem_rdata_q[5]_i_1_n_0 ),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(instr_jal_i_3_n_0),
        .I5(\mem_rdata_q[3]_i_1_n_0 ),
        .O(instr_auipc_i_1_n_0));
  FDRE instr_auipc_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_auipc_i_1_n_0),
        .Q(instr_auipc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_beq_i_1
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_beq0));
  FDRE instr_beq_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_beq0),
        .Q(instr_beq),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    instr_bge_i_1
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bge0));
  FDRE instr_bge_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bge0),
        .Q(instr_bge),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_bgeu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .O(instr_bgeu0));
  FDRE instr_bgeu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bgeu0),
        .Q(instr_bgeu),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    instr_blt_i_1
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[0]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_blt0));
  FDRE instr_blt_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_blt0),
        .Q(instr_blt),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_bltu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .O(instr_bltu0));
  FDRE instr_bltu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bltu0),
        .Q(instr_bltu),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    instr_bne_i_1
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bne0));
  FDRE instr_bne_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bne0),
        .Q(instr_bne),
        .R(SS));
  LUT5 #(
    .INIT(32'hC8800000)) 
    instr_jal_i_1
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(mem_do_rinst_reg_0),
        .I2(\mem_state_reg_n_0_[1] ),
        .I3(mem_xfer),
        .I4(mem_do_rinst_reg_n_0),
        .O(instr_lui0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    instr_jal_i_2
       (.I0(instr_jal_i_3_n_0),
        .I1(\mem_rdata_q[5]_i_1_n_0 ),
        .I2(\mem_rdata_q[4]_i_1_n_0 ),
        .I3(\mem_rdata_q[2]_i_1_n_0 ),
        .I4(\mem_rdata_q[3]_i_1_n_0 ),
        .I5(\mem_rdata_q[6]_i_1_n_0 ),
        .O(instr_jal_i_2_n_0));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    instr_jal_i_3
       (.I0(\mem_rdata_q_reg_n_0_[0] ),
        .I1(mem_rdata[0]),
        .I2(\mem_rdata_q_reg_n_0_[1] ),
        .I3(mem_xfer),
        .I4(mem_rdata[1]),
        .O(instr_jal_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    instr_jal_i_4
       (.I0(\mem_rdata_q_reg[31]_0 [0]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[0]),
        .I4(instr_jal_i_6_n_0),
        .O(mem_rdata[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    instr_jal_i_5
       (.I0(\mem_rdata_q_reg[31]_0 [1]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[1]),
        .I4(instr_jal_i_7_n_0),
        .O(mem_rdata[1]));
  LUT6 #(
    .INIT(64'h000C0A0000000000)) 
    instr_jal_i_6
       (.I0(simpleuart_reg_dat_do[0]),
        .I1(\mem_rdata_q_reg[31]_1 [0]),
        .I2(\mem_rdata_q[6]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(is_sb_sh_sw_i_7_n_0),
        .O(instr_jal_i_6_n_0));
  LUT6 #(
    .INIT(64'h000C0A0000000000)) 
    instr_jal_i_7
       (.I0(simpleuart_reg_dat_do[1]),
        .I1(\mem_rdata_q_reg[31]_1 [1]),
        .I2(\mem_rdata_q[6]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(is_sb_sh_sw_i_7_n_0),
        .O(instr_jal_i_7_n_0));
  FDRE instr_jal_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_jal_i_2_n_0),
        .Q(instr_jal),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    instr_jalr_i_1
       (.I0(instr_jal_i_3_n_0),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(\mem_rdata_q[6]_i_1_n_0 ),
        .I3(\mem_rdata_q[2]_i_1_n_0 ),
        .I4(is_sb_sh_sw_i_2_n_0),
        .I5(instr_jalr_i_2_n_0),
        .O(instr_jalr0));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    instr_jalr_i_2
       (.I0(\mem_rdata_q[14]_i_1_n_0 ),
        .I1(\mem_rdata_q[13]_i_1_n_0 ),
        .I2(\mem_rdata_q[31]_i_4_n_0 ),
        .I3(\mem_rdata_q[12]_i_1_n_0 ),
        .I4(mem_xfer),
        .I5(instr_lb_i_1_n_0),
        .O(instr_jalr_i_2_n_0));
  FDRE instr_jalr_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_jalr0),
        .Q(instr_jalr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h01)) 
    instr_lb_i_1
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .O(instr_lb_i_1_n_0));
  FDRE instr_lb_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lb_i_1_n_0),
        .Q(instr_lb),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h04)) 
    instr_lbu_i_1
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[1]),
        .O(instr_lbu_i_1_n_0));
  FDRE instr_lbu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lbu_i_1_n_0),
        .Q(instr_lbu),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_lh_i_1
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[2]),
        .O(instr_lh_i_1_n_0));
  FDRE instr_lh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lh_i_1_n_0),
        .Q(instr_lh),
        .R(instr_lhu_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    instr_lhu_i_1
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(decoder_trigger_reg_n_0),
        .I2(decoder_pseudo_trigger_reg_n_0),
        .O(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h08)) 
    instr_lhu_i_2
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .O(instr_lhu_i_2_n_0));
  FDRE instr_lhu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lhu_i_2_n_0),
        .Q(instr_lhu),
        .R(instr_lhu_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    instr_lui_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(\mem_rdata_q[5]_i_1_n_0 ),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(instr_jal_i_3_n_0),
        .I5(\mem_rdata_q[3]_i_1_n_0 ),
        .O(instr_lui_i_1_n_0));
  FDRE instr_lui_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_lui_i_1_n_0),
        .Q(instr_lui),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h10)) 
    instr_lw_i_1
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .O(instr_lw_i_1_n_0));
  FDRE instr_lw_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lw_i_1_n_0),
        .Q(instr_lw),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    instr_or_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .O(instr_or0));
  FDRE instr_or_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_or0),
        .Q(instr_or),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_ori_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[2]),
        .O(instr_ori0));
  FDRE instr_ori_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ori0),
        .Q(instr_ori),
        .R(SS));
  LUT6 #(
    .INIT(64'hFF02000000000000)) 
    instr_rdcycle_i_1
       (.I0(instr_rdcycle_i_2_n_0),
        .I1(p_0_in_0[0]),
        .I2(instr_rdinstrh_i_4_n_0),
        .I3(instr_rdcycle_i_3_n_0),
        .I4(instr_rdinstrh_i_3_n_0),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_rdcycle0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    instr_rdcycle_i_2
       (.I0(\mem_rdata_q_reg_n_0_[24] ),
        .I1(p_0_in_0[2]),
        .I2(\mem_rdata_q_reg_n_0_[20] ),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .I4(instr_rdinstr_i_5_n_0),
        .O(instr_rdcycle_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    instr_rdcycle_i_3
       (.I0(instr_rdinstrh_i_4_n_0),
        .I1(instr_rdinstr_i_5_n_0),
        .I2(instr_rdcycle_i_4_n_0),
        .I3(\mem_rdata_q_reg_n_0_[24] ),
        .I4(\mem_rdata_q_reg_n_0_[21] ),
        .I5(\mem_rdata_q_reg_n_0_[20] ),
        .O(instr_rdcycle_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h1)) 
    instr_rdcycle_i_4
       (.I0(p_0_in_0[0]),
        .I1(p_0_in_0[2]),
        .O(instr_rdcycle_i_4_n_0));
  FDRE instr_rdcycle_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycle0),
        .Q(instr_rdcycle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    instr_rdcycleh_i_1
       (.I0(instr_rdinstrh_i_3_n_0),
        .I1(\mem_rdata_q_reg_n_0_[21] ),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .I4(instr_rdinstrh_i_6_n_0),
        .I5(instr_rdcycleh_i_2_n_0),
        .O(instr_rdcycleh0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    instr_rdcycleh_i_2
       (.I0(\mem_rdata_q_reg_n_0_[15] ),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .I3(p_0_in_0[0]),
        .I4(instr_rdinstr_i_5_n_0),
        .O(instr_rdcycleh_i_2_n_0));
  FDRE instr_rdcycleh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycleh0),
        .Q(instr_rdcycleh),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    instr_rdinstr_i_1
       (.I0(instr_rdinstr_i_2_n_0),
        .I1(instr_rdinstr_i_3_n_0),
        .I2(instr_rdinstr_i_4_n_0),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .I4(\mem_rdata_q_reg_n_0_[20] ),
        .I5(instr_rdinstr_i_5_n_0),
        .O(instr_rdinstr0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    instr_rdinstr_i_2
       (.I0(instr_rdinstrh_i_3_n_0),
        .I1(p_0_in_0[0]),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .I3(\mem_rdata_q_reg_n_0_[28] ),
        .I4(\mem_rdata_q_reg_n_0_[15] ),
        .O(instr_rdinstr_i_2_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    instr_rdinstr_i_3
       (.I0(\mem_rdata_q_reg_n_0_[27] ),
        .I1(\mem_rdata_q_reg_n_0_[25] ),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .O(instr_rdinstr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hE)) 
    instr_rdinstr_i_4
       (.I0(\mem_rdata_q_reg_n_0_[24] ),
        .I1(p_0_in_0[2]),
        .O(instr_rdinstr_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdinstr_i_5
       (.I0(\mem_rdata_q_reg_n_0_[19] ),
        .I1(\mem_rdata_q_reg_n_0_[18] ),
        .I2(\mem_rdata_q_reg_n_0_[17] ),
        .I3(\mem_rdata_q_reg_n_0_[16] ),
        .O(instr_rdinstr_i_5_n_0));
  FDRE instr_rdinstr_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstr0),
        .Q(instr_rdinstr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    instr_rdinstrh_i_1
       (.I0(instr_rdinstrh_i_2_n_0),
        .I1(instr_rdinstrh_i_3_n_0),
        .I2(instr_rdinstrh_i_4_n_0),
        .I3(p_0_in_0[0]),
        .I4(instr_rdinstrh_i_5_n_0),
        .I5(instr_rdinstrh_i_6_n_0),
        .O(instr_rdinstrh0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    instr_rdinstrh_i_2
       (.I0(\mem_rdata_q_reg_n_0_[18] ),
        .I1(\mem_rdata_q_reg_n_0_[19] ),
        .I2(\mem_rdata_q_reg_n_0_[21] ),
        .I3(\mem_rdata_q_reg_n_0_[20] ),
        .I4(\mem_rdata_q_reg_n_0_[30] ),
        .I5(\mem_rdata_q_reg_n_0_[27] ),
        .O(instr_rdinstrh_i_2_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    instr_rdinstrh_i_3
       (.I0(\mem_rdata_q_reg_n_0_[23] ),
        .I1(\mem_rdata_q_reg_n_0_[22] ),
        .I2(p_0_in_0[1]),
        .I3(\mem_rdata_q_reg_n_0_[31] ),
        .I4(instr_rdinstrh_i_7_n_0),
        .I5(instr_rdinstrh_i_8_n_0),
        .O(instr_rdinstrh_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    instr_rdinstrh_i_4
       (.I0(\mem_rdata_q_reg_n_0_[29] ),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(\mem_rdata_q_reg_n_0_[15] ),
        .O(instr_rdinstrh_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h1)) 
    instr_rdinstrh_i_5
       (.I0(\mem_rdata_q_reg_n_0_[16] ),
        .I1(\mem_rdata_q_reg_n_0_[17] ),
        .O(instr_rdinstrh_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdinstrh_i_6
       (.I0(p_0_in_0[2]),
        .I1(\mem_rdata_q_reg_n_0_[24] ),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .I3(\mem_rdata_q_reg_n_0_[25] ),
        .O(instr_rdinstrh_i_6_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    instr_rdinstrh_i_7
       (.I0(\mem_rdata_q_reg_n_0_[6] ),
        .I1(\mem_rdata_q_reg_n_0_[5] ),
        .I2(\mem_rdata_q_reg_n_0_[3] ),
        .I3(\mem_rdata_q_reg_n_0_[4] ),
        .O(instr_rdinstrh_i_7_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    instr_rdinstrh_i_8
       (.I0(\mem_rdata_q_reg_n_0_[2] ),
        .I1(\mem_rdata_q_reg_n_0_[1] ),
        .I2(\mem_rdata_q_reg_n_0_[0] ),
        .O(instr_rdinstrh_i_8_n_0));
  FDRE instr_rdinstrh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstrh0),
        .Q(instr_rdinstrh),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_sb_i_1
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(is_sb_sh_sw),
        .O(instr_sb0));
  FDRE instr_sb_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sb0),
        .Q(instr_sb),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    instr_sh_i_1
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(is_sb_sh_sw),
        .O(instr_sh0));
  FDRE instr_sh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sh0),
        .Q(instr_sh),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    instr_sll_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .O(instr_sll0));
  FDRE instr_sll_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sll0),
        .Q(instr_sll),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    instr_slli_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(instr_slli1),
        .O(instr_slli0));
  FDRE instr_slli_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slli0),
        .Q(instr_slli),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    instr_slt_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .O(instr_slt0));
  FDRE instr_slt_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slt0),
        .Q(instr_slt),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    instr_slti_i_1
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(is_alu_reg_imm),
        .O(instr_slti0));
  FDRE instr_slti_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slti0),
        .Q(instr_slti),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    instr_sltiu_i_1
       (.I0(p_0_in_0[2]),
        .I1(is_alu_reg_imm),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .O(instr_sltiu0));
  FDRE instr_sltiu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltiu0),
        .Q(instr_sltiu),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_sltu_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[0]),
        .O(instr_sltu0));
  FDRE instr_sltu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltu0),
        .Q(instr_sltu),
        .R(SS));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    instr_sra_i_1
       (.I0(instr_lhu_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .I4(is_alu_reg_reg),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_sra0));
  FDRE instr_sra_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sra0),
        .Q(instr_sra),
        .R(SS));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    instr_srai_i_1
       (.I0(instr_lhu_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .I4(is_alu_reg_imm),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_srai0));
  FDRE instr_srai_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srai0),
        .Q(instr_srai),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_srl_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .O(instr_srl0));
  FDRE instr_srl_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srl0),
        .Q(instr_srl),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    instr_srli_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[1]),
        .I4(instr_slli1),
        .O(instr_srli0));
  FDRE instr_srli_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srli0),
        .Q(instr_srli),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    instr_sub_i_1
       (.I0(instr_lb_i_1_n_0),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .I4(is_alu_reg_reg),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_sub0));
  FDRE instr_sub_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sub0),
        .Q(instr_sub),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    instr_sw_i_1
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(is_sb_sh_sw),
        .O(instr_sw0));
  FDRE instr_sw_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sw0),
        .Q(instr_sw),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    instr_xor_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .I4(p_0_in_0[0]),
        .O(instr_xor0));
  FDRE instr_xor_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xor0),
        .Q(instr_xor),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    instr_xori_i_1
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[0]),
        .I3(is_alu_reg_imm),
        .O(instr_xori0));
  FDRE instr_xori_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xori0),
        .Q(instr_xori),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \iomem_rdata[0]_i_1 
       (.I0(\iomem_rdata[0]_i_2_n_0 ),
        .I1(\iomem_rdata[31]_i_6_n_0 ),
        .I2(input_riscv_ack),
        .I3(\gpio[31]_i_2_n_0 ),
        .I4(\iomem_rdata_reg[31] [0]),
        .I5(\iomem_rdata[0]_i_3_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \iomem_rdata[0]_i_2 
       (.I0(\mem_wdata_reg[31]_0 [0]),
        .I1(signal_out_pe_in_router_ack_i_2_n_0),
        .I2(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I3(\iomem_rdata_reg[0] ),
        .I4(p_0_in[16]),
        .O(\iomem_rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \iomem_rdata[0]_i_3 
       (.I0(\iomem_rdata_reg[31]_1 [0]),
        .I1(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I2(p_0_in[16]),
        .I3(wsignal_in_pe_out_router_data[31]),
        .I4(\iomem_rdata[31]_i_8_n_0 ),
        .O(\iomem_rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[10]_i_1 
       (.I0(\iomem_rdata[10]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [10]),
        .I3(\iomem_rdata_reg[31]_0 [9]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[10]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[9]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[41]),
        .I4(\iomem_rdata_reg[31]_1 [10]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[11]_i_1 
       (.I0(\iomem_rdata[11]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [11]),
        .I3(\iomem_rdata_reg[31]_0 [10]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[11]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[10]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[42]),
        .I4(\iomem_rdata_reg[31]_1 [11]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[12]_i_1 
       (.I0(\iomem_rdata[12]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [12]),
        .I3(\iomem_rdata_reg[31]_0 [11]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[12]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[11]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[43]),
        .I4(\iomem_rdata_reg[31]_1 [12]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[13]_i_1 
       (.I0(\iomem_rdata[13]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [13]),
        .I3(\iomem_rdata_reg[31]_0 [12]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[13]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[12]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[44]),
        .I4(\iomem_rdata_reg[31]_1 [13]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[14]_i_1 
       (.I0(\iomem_rdata[14]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [14]),
        .I3(\iomem_rdata_reg[31]_0 [13]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[14]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[13]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[45]),
        .I4(\iomem_rdata_reg[31]_1 [14]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[15]_i_1 
       (.I0(\iomem_rdata[15]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [15]),
        .I3(\iomem_rdata_reg[31]_0 [14]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[15]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[14]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[46]),
        .I4(\iomem_rdata_reg[31]_1 [15]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[16]_i_1 
       (.I0(\iomem_rdata[16]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [16]),
        .I3(\iomem_rdata_reg[31]_0 [15]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[16]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[15]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[47]),
        .I4(\iomem_rdata_reg[31]_1 [16]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[17]_i_1 
       (.I0(\iomem_rdata[17]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [17]),
        .I3(\iomem_rdata_reg[31]_0 [16]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[17]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[16]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[48]),
        .I4(\iomem_rdata_reg[31]_1 [17]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[18]_i_1 
       (.I0(\iomem_rdata[18]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [18]),
        .I3(\iomem_rdata_reg[31]_0 [17]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[18]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[17]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[49]),
        .I4(\iomem_rdata_reg[31]_1 [18]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[19]_i_1 
       (.I0(\iomem_rdata[19]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [19]),
        .I3(\iomem_rdata_reg[31]_0 [18]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[19]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[18]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[50]),
        .I4(\iomem_rdata_reg[31]_1 [19]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[1]_i_1 
       (.I0(\iomem_rdata[1]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [1]),
        .I3(\iomem_rdata_reg[31]_0 [0]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[1]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[0]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[32]),
        .I4(\iomem_rdata_reg[31]_1 [1]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[20]_i_1 
       (.I0(\iomem_rdata[20]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [20]),
        .I3(\iomem_rdata_reg[31]_0 [19]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[20]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[19]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[51]),
        .I4(\iomem_rdata_reg[31]_1 [20]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[21]_i_1 
       (.I0(\iomem_rdata[21]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [21]),
        .I3(\iomem_rdata_reg[31]_0 [20]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[21]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[20]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[52]),
        .I4(\iomem_rdata_reg[31]_1 [21]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[22]_i_1 
       (.I0(\iomem_rdata[22]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [22]),
        .I3(\iomem_rdata_reg[31]_0 [21]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[22]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[21]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[53]),
        .I4(\iomem_rdata_reg[31]_1 [22]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[23]_i_1 
       (.I0(\iomem_rdata[23]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [23]),
        .I3(\iomem_rdata_reg[31]_0 [22]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[23]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[22]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[54]),
        .I4(\iomem_rdata_reg[31]_1 [23]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[24]_i_1 
       (.I0(\iomem_rdata[24]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [24]),
        .I3(\iomem_rdata_reg[31]_0 [23]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[24]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[23]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[55]),
        .I4(\iomem_rdata_reg[31]_1 [24]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[25]_i_1 
       (.I0(\iomem_rdata[25]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [25]),
        .I3(\iomem_rdata_reg[31]_0 [24]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[25]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[24]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[56]),
        .I4(\iomem_rdata_reg[31]_1 [25]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[26]_i_1 
       (.I0(\iomem_rdata[26]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [26]),
        .I3(\iomem_rdata_reg[31]_0 [25]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[26]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[25]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[57]),
        .I4(\iomem_rdata_reg[31]_1 [26]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[27]_i_1 
       (.I0(\iomem_rdata[27]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [27]),
        .I3(\iomem_rdata_reg[31]_0 [26]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[27]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[26]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[58]),
        .I4(\iomem_rdata_reg[31]_1 [27]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[28]_i_1 
       (.I0(\iomem_rdata[28]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [28]),
        .I3(\iomem_rdata_reg[31]_0 [27]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[28]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[27]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[59]),
        .I4(\iomem_rdata_reg[31]_1 [28]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[29]_i_1 
       (.I0(\iomem_rdata[29]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [29]),
        .I3(\iomem_rdata_reg[31]_0 [28]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[29]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[28]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[60]),
        .I4(\iomem_rdata_reg[31]_1 [29]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[2]_i_1 
       (.I0(\iomem_rdata[2]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [2]),
        .I3(\iomem_rdata_reg[31]_0 [1]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[2]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[1]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[33]),
        .I4(\iomem_rdata_reg[31]_1 [2]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[30]_i_1 
       (.I0(\iomem_rdata[30]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [30]),
        .I3(\iomem_rdata_reg[31]_0 [29]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[30]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[29]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[61]),
        .I4(\iomem_rdata_reg[31]_1 [30]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \iomem_rdata[31]_i_1 
       (.I0(\signal_out_riscv_in_pm_data[31]_i_2_n_0 ),
        .I1(p_0_in[16]),
        .I2(mem_do_rinst_reg_0),
        .I3(\iomem_rdata[31]_i_3_n_0 ),
        .I4(\iomem_rdata[31]_i_4_n_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[31]_i_2 
       (.I0(\iomem_rdata[31]_i_5_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [31]),
        .I3(\iomem_rdata_reg[31]_0 [30]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \iomem_rdata[31]_i_3 
       (.I0(p_0_in[26]),
        .I1(p_0_in[27]),
        .I2(iomem_valid),
        .I3(iomem_ready_reg_0),
        .I4(p_0_in[25]),
        .I5(\signal_out_pe_in_router_data[63]_i_5_n_0 ),
        .O(\iomem_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2222233200000000)) 
    \iomem_rdata[31]_i_4 
       (.I0(p_0_in[24]),
        .I1(\iomem_rdata[31]_i_3_n_0 ),
        .I2(p_0_in[21]),
        .I3(p_0_in[20]),
        .I4(\signal_out_pe_in_router_data[63]_i_4_n_0 ),
        .I5(mem_do_rinst_reg_0),
        .O(\iomem_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[31]_i_5 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[30]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[62]),
        .I4(\iomem_rdata_reg[31]_1 [31]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5541)) 
    \iomem_rdata[31]_i_6 
       (.I0(p_0_in[24]),
        .I1(p_0_in[21]),
        .I2(p_0_in[20]),
        .I3(\signal_out_pe_in_router_data[63]_i_4_n_0 ),
        .I4(\iomem_rdata[31]_i_3_n_0 ),
        .O(\iomem_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE000000)) 
    \iomem_rdata[31]_i_7 
       (.I0(Q[1]),
        .I1(\mem_rdata_q[6]_i_4_n_0 ),
        .I2(Q[0]),
        .I3(p_0_in[19]),
        .I4(mem_valid),
        .I5(ram_ready_i_2_n_0),
        .O(iomem_valid));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \iomem_rdata[31]_i_8 
       (.I0(p_0_in[24]),
        .I1(signal_out_pe_in_router_ack_i_3_n_0),
        .I2(\signal_out_pe_in_router_data[63]_i_5_n_0 ),
        .I3(\signal_out_pe_in_router_data[63]_i_4_n_0 ),
        .I4(signal_out_pe_in_router_ack_i_4_n_0),
        .I5(p_0_in[16]),
        .O(\iomem_rdata[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[3]_i_1 
       (.I0(\iomem_rdata[3]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [3]),
        .I3(\iomem_rdata_reg[31]_0 [2]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[3]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[2]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[34]),
        .I4(\iomem_rdata_reg[31]_1 [3]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[4]_i_1 
       (.I0(\iomem_rdata[4]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [4]),
        .I3(\iomem_rdata_reg[31]_0 [3]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[4]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[3]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[35]),
        .I4(\iomem_rdata_reg[31]_1 [4]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[5]_i_1 
       (.I0(\iomem_rdata[5]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [5]),
        .I3(\iomem_rdata_reg[31]_0 [4]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[5]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[4]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[36]),
        .I4(\iomem_rdata_reg[31]_1 [5]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[6]_i_1 
       (.I0(\iomem_rdata[6]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [6]),
        .I3(\iomem_rdata_reg[31]_0 [5]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[6]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[5]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[37]),
        .I4(\iomem_rdata_reg[31]_1 [6]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[7]_i_1 
       (.I0(\iomem_rdata[7]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [7]),
        .I3(\iomem_rdata_reg[31]_0 [6]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[7]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[6]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[38]),
        .I4(\iomem_rdata_reg[31]_1 [7]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[8]_i_1 
       (.I0(\iomem_rdata[8]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [8]),
        .I3(\iomem_rdata_reg[31]_0 [7]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[8]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[7]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[39]),
        .I4(\iomem_rdata_reg[31]_1 [8]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \iomem_rdata[9]_i_1 
       (.I0(\iomem_rdata[9]_i_2_n_0 ),
        .I1(\gpio[31]_i_2_n_0 ),
        .I2(\iomem_rdata_reg[31] [9]),
        .I3(\iomem_rdata_reg[31]_0 [8]),
        .I4(\iomem_rdata[31]_i_6_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iomem_rdata[9]_i_2 
       (.I0(signal_out_pe_in_router_ack_i_2_n_0),
        .I1(wsignal_in_pe_out_router_data[8]),
        .I2(\iomem_rdata[31]_i_8_n_0 ),
        .I3(wsignal_in_pe_out_router_data[40]),
        .I4(\iomem_rdata_reg[31]_1 [9]),
        .I5(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .O(\iomem_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFEAEAEAE)) 
    iomem_ready_i_1
       (.I0(\iomem_rdata[31]_i_4_n_0 ),
        .I1(iomem_ready_reg_0),
        .I2(mem_do_rinst_reg_0),
        .I3(\signal_out_riscv_in_pm_data[31]_i_3_n_0 ),
        .I4(\signal_out_riscv_in_pm_data[31]_i_2_n_0 ),
        .I5(p_0_in[16]),
        .O(iomem_ready_reg));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    is_alu_reg_imm_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(instr_jal_i_3_n_0),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(\mem_rdata_q[5]_i_1_n_0 ),
        .O(is_alu_reg_imm_i_1_n_0));
  FDRE is_alu_reg_imm_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_alu_reg_imm_i_1_n_0),
        .Q(is_alu_reg_imm),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    is_alu_reg_reg_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(instr_jal_i_3_n_0),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(\mem_rdata_q[5]_i_1_n_0 ),
        .O(is_alu_reg_reg_i_1_n_0));
  FDRE is_alu_reg_reg_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_alu_reg_reg_i_1_n_0),
        .Q(is_alu_reg_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_1
       (.I0(is_sb_sh_sw_i_2_n_0),
        .I1(is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0),
        .I2(\mem_rdata_q[3]_i_1_n_0 ),
        .I3(instr_jal_i_3_n_0),
        .I4(instr_lui0),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_2
       (.I0(\mem_rdata_q_reg_n_0_[6] ),
        .I1(mem_rdata[6]),
        .I2(\mem_rdata_q_reg_n_0_[2] ),
        .I3(mem_xfer),
        .I4(mem_rdata[2]),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0));
  FDRE is_beq_bne_blt_bge_bltu_bgeu_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0),
        .Q(is_beq_bne_blt_bge_bltu_bgeu),
        .R(SS));
  LUT5 #(
    .INIT(32'h8A8A8A00)) 
    is_compare_i_1
       (.I0(mem_do_rinst_reg_0),
        .I1(decoder_pseudo_trigger_reg_n_0),
        .I2(decoder_trigger_reg_n_0),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(is_compare_i_2_n_0),
        .O(is_compare_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_compare_i_2
       (.I0(instr_sltu),
        .I1(instr_sltiu),
        .I2(instr_slt),
        .I3(instr_slti),
        .O(is_compare_i_2_n_0));
  FDRE is_compare_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_compare_i_1_n_0),
        .Q(is_compare),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    is_jalr_addi_slti_sltiu_xori_ori_andi_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(instr_jalr),
        .O(is_jalr_addi_slti_sltiu_xori_ori_andi0));
  FDRE is_jalr_addi_slti_sltiu_xori_ori_andi_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_jalr_addi_slti_sltiu_xori_ori_andi0),
        .Q(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    is_lb_lh_lw_lbu_lhu_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(instr_jal_i_3_n_0),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(\mem_rdata_q[5]_i_1_n_0 ),
        .O(is_lb_lh_lw_lbu_lhu_i_1_n_0));
  FDRE is_lb_lh_lw_lbu_lhu_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_lb_lh_lw_lbu_lhu_i_1_n_0),
        .Q(is_lb_lh_lw_lbu_lhu),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lbu_lhu_lw_i_1
       (.I0(instr_lbu),
        .I1(instr_lhu),
        .I2(instr_lw),
        .O(is_lbu_lhu_lw_i_1_n_0));
  FDRE is_lbu_lhu_lw_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_lbu_lhu_lw_i_1_n_0),
        .Q(is_lbu_lhu_lw),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lui_auipc_jal_i_1
       (.I0(instr_lui),
        .I1(instr_auipc),
        .I2(instr_jal),
        .O(is_lui_auipc_jal_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    is_lui_auipc_jal_jalr_addi_add_sub_i_1
       (.I0(instr_jalr),
        .I1(is_lui_auipc_jal_i_1_n_0),
        .I2(instr_addi),
        .I3(instr_add),
        .I4(instr_sub),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0));
  FDRE is_lui_auipc_jal_jalr_addi_add_sub_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0),
        .Q(is_lui_auipc_jal_jalr_addi_add_sub),
        .R(1'b0));
  FDRE is_lui_auipc_jal_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_lui_auipc_jal_i_1_n_0),
        .Q(is_lui_auipc_jal),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    is_sb_sh_sw_i_1
       (.I0(instr_lui0),
        .I1(\mem_rdata_q[2]_i_1_n_0 ),
        .I2(\mem_rdata_q[3]_i_1_n_0 ),
        .I3(instr_jal_i_3_n_0),
        .I4(\mem_rdata_q[6]_i_1_n_0 ),
        .O(is_sb_sh_sw_i_1_n_0));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    is_sb_sh_sw_i_2
       (.I0(\mem_rdata_q_reg_n_0_[5] ),
        .I1(mem_rdata[5]),
        .I2(\mem_rdata_q_reg_n_0_[4] ),
        .I3(mem_xfer),
        .I4(mem_rdata[4]),
        .O(is_sb_sh_sw_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    is_sb_sh_sw_i_3
       (.I0(\mem_rdata_q_reg[31]_0 [5]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[5]),
        .I4(is_sb_sh_sw_i_5_n_0),
        .O(mem_rdata[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    is_sb_sh_sw_i_4
       (.I0(\mem_rdata_q_reg[31]_0 [4]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[4]),
        .I4(is_sb_sh_sw_i_6_n_0),
        .O(mem_rdata[4]));
  LUT6 #(
    .INIT(64'h000C0A0000000000)) 
    is_sb_sh_sw_i_5
       (.I0(simpleuart_reg_dat_do[5]),
        .I1(\mem_rdata_q_reg[31]_1 [5]),
        .I2(\mem_rdata_q[6]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(is_sb_sh_sw_i_7_n_0),
        .O(is_sb_sh_sw_i_5_n_0));
  LUT6 #(
    .INIT(64'h000C0A0000000000)) 
    is_sb_sh_sw_i_6
       (.I0(simpleuart_reg_dat_do[4]),
        .I1(\mem_rdata_q_reg[31]_1 [4]),
        .I2(\mem_rdata_q[6]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(is_sb_sh_sw_i_7_n_0),
        .O(is_sb_sh_sw_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    is_sb_sh_sw_i_7
       (.I0(iomem_ready_reg_0),
        .I1(\mem_rdata_q[31]_i_10_n_0 ),
        .I2(is_sb_sh_sw_i_8_n_0),
        .I3(ram_ready_i_5_n_0),
        .I4(ram_ready_i_4_n_0),
        .I5(p_0_in[25]),
        .O(is_sb_sh_sw_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_sb_sh_sw_i_8
       (.I0(p_0_in[31]),
        .I1(p_0_in[30]),
        .I2(p_0_in[20]),
        .O(is_sb_sh_sw_i_8_n_0));
  FDRE is_sb_sh_sw_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_sb_sh_sw_i_2_n_0),
        .Q(is_sb_sh_sw),
        .R(is_sb_sh_sw_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    is_sll_srl_sra_i_1
       (.I0(decoder_trigger_reg_n_0),
        .I1(decoder_pseudo_trigger_reg_n_0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    is_sll_srl_sra_i_2
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(is_alu_reg_reg),
        .I3(is_sll_srl_sra_i_3_n_0),
        .O(is_sll_srl_sra0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    is_sll_srl_sra_i_3
       (.I0(is_sll_srl_sra_i_4_n_0),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[30] ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .I4(\mem_rdata_q_reg_n_0_[28] ),
        .I5(instr_slli1),
        .O(is_sll_srl_sra_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    is_sll_srl_sra_i_4
       (.I0(\mem_rdata_q_reg_n_0_[25] ),
        .I1(p_0_in_0[2]),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .O(is_sll_srl_sra_i_4_n_0));
  FDRE is_sll_srl_sra_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_sll_srl_sra0),
        .Q(is_sll_srl_sra),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    is_slli_srli_srai_i_1
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[0]),
        .I2(is_alu_reg_imm),
        .I3(is_sll_srl_sra_i_3_n_0),
        .O(is_slli_srli_srai0));
  FDRE is_slli_srli_srai_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_slli_srli_srai0),
        .Q(is_slli_srli_srai),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    is_slti_blt_slt_i_1
       (.I0(instr_slt),
        .I1(instr_slti),
        .I2(instr_blt),
        .O(is_slti_blt_slt_i_1_n_0));
  FDRE is_slti_blt_slt_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_slti_blt_slt_i_1_n_0),
        .Q(is_slti_blt_slt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_sltiu_bltu_sltu_i_1
       (.I0(instr_sltu),
        .I1(instr_sltiu),
        .I2(instr_bltu),
        .O(is_sltiu_bltu_sltu_i_1_n_0));
  FDRE is_sltiu_bltu_sltu_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_sltiu_bltu_sltu_i_1_n_0),
        .Q(is_sltiu_bltu_sltu),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF5F7F5FFF5F7F500)) 
    latched_branch_i_1
       (.I0(decoder_trigger_i_2_n_0),
        .I1(latched_branch_i_2_n_0),
        .I2(latched_branch_i_3_n_0),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(reg_next_pc),
        .I5(latched_branch_reg_n_0),
        .O(latched_branch_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h7)) 
    latched_branch_i_2
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .O(latched_branch_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h40)) 
    latched_branch_i_3
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(instr_jalr),
        .I2(\cpu_state_reg_n_0_[3] ),
        .O(latched_branch_i_3_n_0));
  FDRE latched_branch_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_branch_i_1_n_0),
        .Q(latched_branch_reg_n_0),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFF00B0)) 
    latched_is_lb_i_1
       (.I0(mem_done),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(mem_do_rdata),
        .I4(reg_next_pc),
        .O(latched_is_lu));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    latched_is_lb_i_2
       (.I0(instr_lb),
        .I1(reg_next_pc),
        .O(latched_is_lb));
  FDRE latched_is_lb_reg
       (.C(clk),
        .CE(latched_is_lu),
        .D(latched_is_lb),
        .Q(latched_is_lb_reg_n_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    latched_is_lh_i_1
       (.I0(instr_lh),
        .I1(reg_next_pc),
        .O(latched_is_lh));
  FDRE latched_is_lh_reg
       (.C(clk),
        .CE(latched_is_lu),
        .D(latched_is_lh),
        .Q(latched_is_lh_reg_n_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    latched_is_lu_i_1
       (.I0(is_lbu_lhu_lw),
        .I1(reg_next_pc),
        .O(latched_is_lu_i_1_n_0));
  FDRE latched_is_lu_reg
       (.C(clk),
        .CE(latched_is_lu),
        .D(latched_is_lu_i_1_n_0),
        .Q(latched_is_lu_reg_n_0),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[0]_i_1 
       (.I0(reg_next_pc),
        .I1(decoded_rd[0]),
        .O(\latched_rd[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[1]_i_1 
       (.I0(reg_next_pc),
        .I1(decoded_rd[1]),
        .O(\latched_rd[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[2]_i_1 
       (.I0(reg_next_pc),
        .I1(decoded_rd[2]),
        .O(\latched_rd[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[3]_i_1 
       (.I0(reg_next_pc),
        .I1(decoded_rd[3]),
        .O(\latched_rd[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \latched_rd[4]_i_1 
       (.I0(reg_next_pc),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(\cpu_state_reg_n_0_[3] ),
        .O(\latched_rd[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[4]_i_2 
       (.I0(reg_next_pc),
        .I1(decoded_rd[4]),
        .O(\latched_rd[4]_i_2_n_0 ));
  FDRE \latched_rd_reg[0] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[0]_i_1_n_0 ),
        .Q(latched_rd[0]),
        .R(SS));
  FDSE \latched_rd_reg[1] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[1]_i_1_n_0 ),
        .Q(latched_rd[1]),
        .S(SS));
  FDRE \latched_rd_reg[2] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[2]_i_1_n_0 ),
        .Q(latched_rd[2]),
        .R(SS));
  FDRE \latched_rd_reg[3] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[3]_i_1_n_0 ),
        .Q(latched_rd[3]),
        .R(SS));
  FDRE \latched_rd_reg[4] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[4]_i_2_n_0 ),
        .Q(latched_rd[4]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    latched_stalu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(reg_next_pc),
        .I3(latched_stalu_reg_n_0),
        .O(latched_stalu_i_1_n_0));
  FDRE latched_stalu_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_stalu_i_1_n_0),
        .Q(latched_stalu_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEE0000)) 
    latched_store_i_1
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(latched_store_i_2_n_0),
        .I2(reg_next_pc),
        .I3(alu_out_0),
        .I4(latched_store),
        .I5(latched_store_reg_n_0),
        .O(latched_store_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h07)) 
    latched_store_i_2
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(reg_next_pc),
        .O(latched_store_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEEFFEF)) 
    latched_store_i_3
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(is_rdcycle_rdcycleh_rdinstr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[7] ),
        .I5(\cpu_state_reg_n_0_[1] ),
        .O(latched_store));
  FDSE latched_store_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_store_i_1_n_0),
        .Q(latched_store_reg_n_0),
        .S(SS));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[10]_i_1 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\reg_next_pc_reg_n_0_[10] ),
        .I2(\reg_out_reg_n_0_[10] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[11]_i_1 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_next_pc_reg_n_0_[11] ),
        .I2(\reg_out_reg_n_0_[11] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[12]_i_1 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\reg_next_pc_reg_n_0_[12] ),
        .I2(\reg_out_reg_n_0_[12] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[13]_i_1 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_next_pc_reg_n_0_[13] ),
        .I2(\reg_out_reg_n_0_[13] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[14]_i_1 
       (.I0(\reg_op1_reg_n_0_[14] ),
        .I1(\reg_next_pc_reg_n_0_[14] ),
        .I2(\reg_out_reg_n_0_[14] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[15]_i_1 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_next_pc_reg_n_0_[15] ),
        .I2(\reg_out_reg_n_0_[15] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[16]_i_1 
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\reg_next_pc_reg_n_0_[16] ),
        .I2(\reg_out_reg_n_0_[16] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[17]_i_1 
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\reg_next_pc_reg_n_0_[17] ),
        .I2(\reg_out_reg_n_0_[17] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[18]_i_1 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\reg_next_pc_reg_n_0_[18] ),
        .I2(\reg_out_reg_n_0_[18] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[19]_i_1 
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_next_pc_reg_n_0_[19] ),
        .I2(\reg_out_reg_n_0_[19] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[20]_i_1 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\reg_next_pc_reg_n_0_[20] ),
        .I2(\reg_out_reg_n_0_[20] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[21]_i_1 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_next_pc_reg_n_0_[21] ),
        .I2(\reg_out_reg_n_0_[21] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[22]_i_1 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\reg_next_pc_reg_n_0_[22] ),
        .I2(\reg_out_reg_n_0_[22] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[23]_i_1 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\reg_next_pc_reg_n_0_[23] ),
        .I2(\reg_out_reg_n_0_[23] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[24]_i_1 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_next_pc_reg_n_0_[24] ),
        .I2(\reg_out_reg_n_0_[24] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[25]_i_1 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_next_pc_reg_n_0_[25] ),
        .I2(\reg_out_reg_n_0_[25] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[26]_i_1 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\reg_next_pc_reg_n_0_[26] ),
        .I2(\reg_out_reg_n_0_[26] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[27]_i_1 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_next_pc_reg_n_0_[27] ),
        .I2(\reg_out_reg_n_0_[27] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[28]_i_1 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\reg_next_pc_reg_n_0_[28] ),
        .I2(\reg_out_reg_n_0_[28] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[29]_i_1 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_next_pc_reg_n_0_[29] ),
        .I2(\reg_out_reg_n_0_[29] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[2]_i_1 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\reg_next_pc_reg_n_0_[2] ),
        .I2(\reg_out_reg_n_0_[2] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[30]_i_1 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\reg_next_pc_reg_n_0_[30] ),
        .I2(\reg_out_reg_n_0_[30] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000555400000000)) 
    \mem_addr[31]_i_1 
       (.I0(\mem_addr[31]_i_3_n_0 ),
        .I1(mem_do_rdata),
        .I2(p_8_in),
        .I3(mem_do_wdata),
        .I4(trap_reg_0),
        .I5(mem_do_rinst_reg_0),
        .O(\mem_addr[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[31]_i_2 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\reg_next_pc_reg_n_0_[31] ),
        .I2(\reg_out_reg_n_0_[31] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr[31]_i_3 
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(\mem_state_reg_n_0_[1] ),
        .O(\mem_addr[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr[31]_i_4 
       (.I0(mem_do_rinst_reg_n_0),
        .I1(mem_do_prefetch_reg_n_0),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[3]_i_1 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_next_pc_reg_n_0_[3] ),
        .I2(\reg_out_reg_n_0_[3] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[4]_i_1 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_next_pc_reg_n_0_[4] ),
        .I2(\reg_out_reg_n_0_[4] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[5]_i_1 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_next_pc_reg_n_0_[5] ),
        .I2(\reg_out_reg_n_0_[5] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[6]_i_1 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_next_pc_reg_n_0_[6] ),
        .I2(\reg_out_reg_n_0_[6] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[7]_i_1 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_next_pc_reg_n_0_[7] ),
        .I2(\reg_out_reg_n_0_[7] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[8]_i_1 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(\reg_next_pc_reg_n_0_[8] ),
        .I2(\reg_out_reg_n_0_[8] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[9]_i_1 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_next_pc_reg_n_0_[9] ),
        .I2(\reg_out_reg_n_0_[9] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in),
        .O(\mem_addr[9]_i_1_n_0 ));
  FDRE \mem_addr_reg[10] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \mem_addr_reg[11] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \mem_addr_reg[12] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \mem_addr_reg[13] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \mem_addr_reg[14] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[14]_i_1_n_0 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE \mem_addr_reg[15] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[15]_i_1_n_0 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE \mem_addr_reg[16] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[16]_i_1_n_0 ),
        .Q(p_0_in[16]),
        .R(1'b0));
  FDRE \mem_addr_reg[17] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[17]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \mem_addr_reg[18] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[18]_i_1_n_0 ),
        .Q(p_0_in[18]),
        .R(1'b0));
  FDRE \mem_addr_reg[19] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[19]_i_1_n_0 ),
        .Q(p_0_in[19]),
        .R(1'b0));
  FDRE \mem_addr_reg[20] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[20]_i_1_n_0 ),
        .Q(p_0_in[20]),
        .R(1'b0));
  FDRE \mem_addr_reg[21] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[21]_i_1_n_0 ),
        .Q(p_0_in[21]),
        .R(1'b0));
  FDRE \mem_addr_reg[22] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[22]_i_1_n_0 ),
        .Q(p_0_in[22]),
        .R(1'b0));
  FDRE \mem_addr_reg[23] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[23]_i_1_n_0 ),
        .Q(p_0_in[23]),
        .R(1'b0));
  FDRE \mem_addr_reg[24] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[24]_i_1_n_0 ),
        .Q(p_0_in[24]),
        .R(1'b0));
  FDRE \mem_addr_reg[25] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[25]_i_1_n_0 ),
        .Q(p_0_in[25]),
        .R(1'b0));
  FDRE \mem_addr_reg[26] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[26]_i_1_n_0 ),
        .Q(p_0_in[26]),
        .R(1'b0));
  FDRE \mem_addr_reg[27] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[27]_i_1_n_0 ),
        .Q(p_0_in[27]),
        .R(1'b0));
  FDRE \mem_addr_reg[28] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[28]_i_1_n_0 ),
        .Q(p_0_in[28]),
        .R(1'b0));
  FDRE \mem_addr_reg[29] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[29]_i_1_n_0 ),
        .Q(p_0_in[29]),
        .R(1'b0));
  FDRE \mem_addr_reg[2] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \mem_addr_reg[30] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[30]_i_1_n_0 ),
        .Q(p_0_in[30]),
        .R(1'b0));
  FDRE \mem_addr_reg[31] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[31]_i_2_n_0 ),
        .Q(p_0_in[31]),
        .R(1'b0));
  FDRE \mem_addr_reg[3] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \mem_addr_reg[4] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \mem_addr_reg[5] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \mem_addr_reg[6] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \mem_addr_reg[7] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \mem_addr_reg[8] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \mem_addr_reg[9] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000008ABA0000)) 
    mem_do_prefetch_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(mem_do_prefetch_i_2_n_0),
        .I2(reg_next_pc),
        .I3(instr_jalr),
        .I4(mem_do_rinst_reg_0),
        .I5(mem_done),
        .O(mem_do_prefetch_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hB)) 
    mem_do_prefetch_i_2
       (.I0(instr_jal),
        .I1(decoder_trigger_reg_n_0),
        .O(mem_do_prefetch_i_2_n_0));
  FDRE mem_do_prefetch_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_prefetch_i_1_n_0),
        .Q(mem_do_prefetch_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0F0C040)) 
    mem_do_rdata_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(mem_do_rdata_i_2_n_0),
        .I2(mem_do_rinst_reg_0),
        .I3(mem_done),
        .I4(mem_do_rdata),
        .O(mem_do_rdata_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    mem_do_rdata_i_2
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(reg_next_pc),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(\cpu_state_reg_n_0_[1] ),
        .I4(mem_do_rdata),
        .I5(decoder_pseudo_trigger_i_2_n_0),
        .O(mem_do_rdata_i_2_n_0));
  FDRE mem_do_rdata_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_rdata_i_1_n_0),
        .Q(mem_do_rdata),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5F005D0055005D00)) 
    mem_do_rinst_i_1
       (.I0(decoder_trigger_i_2_n_0),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_done),
        .I3(mem_do_rinst_reg_0),
        .I4(mem_do_rinst5_out),
        .I5(mem_do_rinst_i_3_n_0),
        .O(mem_do_rinst_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFAFFFA)) 
    mem_do_rinst_i_2
       (.I0(mem_do_rinst_i_4_n_0),
        .I1(is_sb_sh_sw),
        .I2(cpu_state0_out[0]),
        .I3(\cpu_state[3]_i_2_n_0 ),
        .I4(is_sll_srl_sra),
        .I5(mem_do_rinst_i_5_n_0),
        .O(mem_do_rinst5_out));
  LUT6 #(
    .INIT(64'hFFFFF0F0FFF2F0F0)) 
    mem_do_rinst_i_3
       (.I0(mem_do_rinst_i_6_n_0),
        .I1(is_slli_srli_srai),
        .I2(mem_do_rinst_i_7_n_0),
        .I3(mem_do_rinst_i_8_n_0),
        .I4(\cpu_state[2]_i_2_n_0 ),
        .I5(mem_do_rinst_i_9_n_0),
        .O(mem_do_rinst_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFF00E000)) 
    mem_do_rinst_i_4
       (.I0(is_lui_auipc_jal),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(mem_do_rinst_reg_0),
        .I4(reg_next_pc),
        .O(mem_do_rinst_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    mem_do_rinst_i_5
       (.I0(mem_do_rinst_reg_0),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_sh_reg_n_0_[0] ),
        .I3(\reg_sh_reg_n_0_[1] ),
        .I4(\reg_op1[31]_i_11_n_0 ),
        .O(mem_do_rinst_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hAAAE0000)) 
    mem_do_rinst_i_6
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(is_sb_sh_sw),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(is_lui_auipc_jal),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(mem_do_rinst_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    mem_do_rinst_i_7
       (.I0(reg_next_pc),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .I3(mem_do_prefetch_reg_n_0),
        .I4(\cpu_state_reg_n_0_[2] ),
        .O(mem_do_rinst_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mem_do_rinst_i_8
       (.I0(is_lui_auipc_jal),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lb_lh_lw_lbu_lhu),
        .O(mem_do_rinst_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_do_rinst_i_9
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(is_lui_auipc_jal),
        .I2(mem_do_prefetch_reg_n_0),
        .O(mem_do_rinst_i_9_n_0));
  FDRE mem_do_rinst_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_rinst_i_1_n_0),
        .Q(mem_do_rinst_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h0C00F400)) 
    mem_do_wdata_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(mem_do_wdata),
        .I3(mem_do_rinst_reg_0),
        .I4(mem_done),
        .O(mem_do_wdata_i_1_n_0));
  FDRE mem_do_wdata_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_wdata_i_1_n_0),
        .Q(mem_do_wdata),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \mem_rdata_q[0]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [0]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[0]_i_2_n_0 ),
        .I3(mem_xfer),
        .I4(\mem_rdata_q_reg_n_0_[0] ),
        .O(\mem_rdata_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[0]_i_2 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [0]),
        .I2(\mem_rdata_q[6]_i_6_n_0 ),
        .I3(simpleuart_reg_dat_do[0]),
        .I4(ram_rdata[0]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(\mem_rdata_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[10]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [10]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[10]),
        .I4(\mem_rdata_q_reg[31]_0 [10]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[11]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [11]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[11]),
        .I4(\mem_rdata_q_reg[31]_0 [11]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[12]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [12]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[12]),
        .I4(\mem_rdata_q_reg[31]_0 [12]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[13]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [13]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[13]),
        .I4(\mem_rdata_q_reg[31]_0 [13]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[14]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [14]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[14]),
        .I4(\mem_rdata_q_reg[31]_0 [14]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[15]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [15]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[15]),
        .I4(\mem_rdata_q_reg[31]_0 [15]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[16]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [16]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[16]),
        .I4(\mem_rdata_q_reg[31]_0 [16]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[17]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [17]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[17]),
        .I4(\mem_rdata_q_reg[31]_0 [17]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[18]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [18]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[18]),
        .I4(\mem_rdata_q_reg[31]_0 [18]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[19]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [19]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[19]),
        .I4(\mem_rdata_q_reg[31]_0 [19]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \mem_rdata_q[1]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [1]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[1]_i_2_n_0 ),
        .I3(mem_xfer),
        .I4(\mem_rdata_q_reg_n_0_[1] ),
        .O(\mem_rdata_q[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[1]_i_2 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [1]),
        .I2(\mem_rdata_q[6]_i_6_n_0 ),
        .I3(simpleuart_reg_dat_do[1]),
        .I4(ram_rdata[1]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(\mem_rdata_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[20]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [20]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[20]),
        .I4(\mem_rdata_q_reg[31]_0 [20]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[21]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [21]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[21]),
        .I4(\mem_rdata_q_reg[31]_0 [21]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[22]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [22]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[22]),
        .I4(\mem_rdata_q_reg[31]_0 [22]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[23]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [23]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[23]),
        .I4(\mem_rdata_q_reg[31]_0 [23]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[24]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [24]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[24]),
        .I4(\mem_rdata_q_reg[31]_0 [24]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[25]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [25]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[25]),
        .I4(\mem_rdata_q_reg[31]_0 [25]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[26]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [26]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[26]),
        .I4(\mem_rdata_q_reg[31]_0 [26]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[27]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [27]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[27]),
        .I4(\mem_rdata_q_reg[31]_0 [27]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[28]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [28]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[28]),
        .I4(\mem_rdata_q_reg[31]_0 [28]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[29]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [29]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[29]),
        .I4(\mem_rdata_q_reg[31]_0 [29]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \mem_rdata_q[2]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [2]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[2]_i_2_n_0 ),
        .I3(mem_xfer),
        .I4(\mem_rdata_q_reg_n_0_[2] ),
        .O(\mem_rdata_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[2]_i_2 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [2]),
        .I2(\mem_rdata_q[6]_i_6_n_0 ),
        .I3(simpleuart_reg_dat_do[2]),
        .I4(ram_rdata[2]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(\mem_rdata_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[30]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [30]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[30]),
        .I4(\mem_rdata_q_reg[31]_0 [30]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[31]_i_1 
       (.I0(\mem_rdata_q[31]_i_4_n_0 ),
        .I1(mem_xfer),
        .O(\mem_rdata_q[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem_rdata_q[31]_i_10 
       (.I0(p_0_in[19]),
        .I1(mem_valid),
        .I2(ram_ready),
        .O(\mem_rdata_q[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mem_rdata_q[31]_i_11 
       (.I0(p_0_in[25]),
        .I1(ram_ready_i_4_n_0),
        .I2(ram_ready_i_5_n_0),
        .I3(p_0_in[20]),
        .I4(p_0_in[30]),
        .I5(p_0_in[31]),
        .O(\mem_rdata_q[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \mem_rdata_q[31]_i_12 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\mem_rdata_q[6]_i_11_n_0 ),
        .I3(\mem_rdata_q[31]_i_15_n_0 ),
        .I4(\mem_rdata_q[6]_i_10_n_0 ),
        .I5(\mem_rdata_q[6]_i_9_n_0 ),
        .O(\mem_rdata_q[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_rdata_q[31]_i_13 
       (.I0(\mem_rdata_q[31]_i_16_n_0 ),
        .I1(p_0_in[20]),
        .I2(ram_ready_i_5_n_0),
        .I3(ram_ready_i_4_n_0),
        .I4(p_0_in[25]),
        .I5(\mem_rdata_q[31]_i_17_n_0 ),
        .O(\mem_rdata_q[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mem_rdata_q[31]_i_14 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\mem_rdata_q[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_rdata_q[31]_i_15 
       (.I0(p_0_in[18]),
        .I1(Q[12]),
        .I2(Q[2]),
        .O(\mem_rdata_q[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_rdata_q[31]_i_16 
       (.I0(p_0_in[30]),
        .I1(p_0_in[31]),
        .O(\mem_rdata_q[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[31]_i_17 
       (.I0(mem_valid),
        .I1(p_0_in[19]),
        .O(\mem_rdata_q[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mem_rdata_q[31]_i_2 
       (.I0(\mem_rdata_q[31]_i_5_n_0 ),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_6_n_0 ),
        .I3(mem_valid),
        .O(mem_xfer));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[31]_i_3 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [31]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[31]),
        .I4(\mem_rdata_q_reg[31]_0 [31]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mem_rdata_q[31]_i_4 
       (.I0(iomem_ready_reg_0),
        .I1(\mem_rdata_q[31]_i_10_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .I4(recv_buf_valid),
        .O(\mem_rdata_q[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \mem_rdata_q[31]_i_5 
       (.I0(\mem_rdata_q[31]_i_13_n_0 ),
        .I1(\mem_rdata_q[6]_i_4_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\mem_rdata_q[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08080888)) 
    \mem_rdata_q[31]_i_6 
       (.I0(\mem_rdata_q[31]_i_13_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(iomem_wstrb[0]),
        .I3(mem_valid_reg_0),
        .I4(mem_valid_reg_1),
        .I5(ram_ready),
        .O(\mem_rdata_q[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \mem_rdata_q[31]_i_7 
       (.I0(\mem_rdata_q[6]_i_4_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(\mem_rdata_q[31]_i_10_n_0 ),
        .I5(iomem_ready_reg_0),
        .O(\mem_rdata_q[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABBFB00000000)) 
    \mem_rdata_q[31]_i_8 
       (.I0(\mem_rdata_q[6]_i_5_n_0 ),
        .I1(p_0_in[19]),
        .I2(\mem_rdata_q[31]_i_14_n_0 ),
        .I3(\mem_rdata_q[6]_i_4_n_0 ),
        .I4(ram_ready_i_2_n_0),
        .I5(ram_ready),
        .O(\mem_rdata_q[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \mem_rdata_q[3]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [3]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[3]_i_2_n_0 ),
        .I3(mem_xfer),
        .I4(\mem_rdata_q_reg_n_0_[3] ),
        .O(\mem_rdata_q[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[3]_i_2 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [3]),
        .I2(\mem_rdata_q[6]_i_6_n_0 ),
        .I3(simpleuart_reg_dat_do[3]),
        .I4(ram_rdata[3]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(\mem_rdata_q[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \mem_rdata_q[4]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [4]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[4]_i_2_n_0 ),
        .I3(mem_xfer),
        .I4(\mem_rdata_q_reg_n_0_[4] ),
        .O(\mem_rdata_q[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[4]_i_2 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [4]),
        .I2(\mem_rdata_q[6]_i_6_n_0 ),
        .I3(simpleuart_reg_dat_do[4]),
        .I4(ram_rdata[4]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(\mem_rdata_q[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \mem_rdata_q[5]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [5]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[5]_i_2_n_0 ),
        .I3(mem_xfer),
        .I4(\mem_rdata_q_reg_n_0_[5] ),
        .O(\mem_rdata_q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[5]_i_2 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [5]),
        .I2(\mem_rdata_q[6]_i_6_n_0 ),
        .I3(simpleuart_reg_dat_do[5]),
        .I4(ram_rdata[5]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(\mem_rdata_q[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \mem_rdata_q[6]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [6]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[6]_i_3_n_0 ),
        .I3(mem_xfer),
        .I4(\mem_rdata_q_reg_n_0_[6] ),
        .O(\mem_rdata_q[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_rdata_q[6]_i_10 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\mem_rdata_q[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_rdata_q[6]_i_11 
       (.I0(p_0_in[14]),
        .I1(Q[11]),
        .I2(p_0_in[16]),
        .I3(p_0_in[15]),
        .O(\mem_rdata_q[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F000E00)) 
    \mem_rdata_q[6]_i_2 
       (.I0(\mem_rdata_q[6]_i_4_n_0 ),
        .I1(Q[1]),
        .I2(\mem_rdata_q[6]_i_5_n_0 ),
        .I3(p_0_in[19]),
        .I4(Q[0]),
        .I5(ram_ready_i_2_n_0),
        .O(\mem_rdata_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[6]_i_3 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [6]),
        .I2(\mem_rdata_q[6]_i_6_n_0 ),
        .I3(simpleuart_reg_dat_do[6]),
        .I4(ram_rdata[6]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(\mem_rdata_q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_rdata_q[6]_i_4 
       (.I0(\mem_rdata_q[6]_i_9_n_0 ),
        .I1(\mem_rdata_q[6]_i_10_n_0 ),
        .I2(p_0_in[18]),
        .I3(Q[12]),
        .I4(Q[2]),
        .I5(\mem_rdata_q[6]_i_11_n_0 ),
        .O(\mem_rdata_q[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_rdata_q[6]_i_5 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .O(\mem_rdata_q[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem_rdata_q[6]_i_6 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(ram_ready),
        .I3(mem_valid),
        .I4(p_0_in[19]),
        .I5(iomem_ready_reg_0),
        .O(\mem_rdata_q[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_rdata_q[6]_i_9 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(Q[9]),
        .O(\mem_rdata_q[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \mem_rdata_q[7]_i_1 
       (.I0(\mem_rdata_q_reg[31]_0 [7]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[7]_i_2_n_0 ),
        .I3(mem_xfer),
        .I4(\mem_rdata_q_reg_n_0_[7] ),
        .O(\mem_rdata_q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[7]_i_2 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [7]),
        .I2(\mem_rdata_q[6]_i_6_n_0 ),
        .I3(simpleuart_reg_dat_do[7]),
        .I4(ram_rdata[7]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(\mem_rdata_q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[8]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [8]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[8]),
        .I4(\mem_rdata_q_reg[31]_0 [8]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[9]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [9]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[9]),
        .I4(\mem_rdata_q_reg[31]_0 [9]),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[9]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[0]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[0] ),
        .R(1'b0));
  FDSE \mem_rdata_q_reg[10] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[10]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[10] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[11] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[11]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[11] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[12] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[12]_i_1_n_0 ),
        .Q(p_0_in_0[0]),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[13] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[13]_i_1_n_0 ),
        .Q(p_0_in_0[1]),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[14] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[14]_i_1_n_0 ),
        .Q(p_0_in_0[2]),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[15] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[15]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[15] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[16] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[16]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[16] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[17] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[17]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[17] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[18] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[18]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[18] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[19] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[19]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[19] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[1]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[1] ),
        .R(1'b0));
  FDSE \mem_rdata_q_reg[20] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[20]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[20] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[21] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[21]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[21] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[22] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[22]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[22] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[23] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[23]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[23] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[24] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[24]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[24] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[25] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[25]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[25] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[26] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[26]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[26] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[27] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[27]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[27] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[28] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[28]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[28] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[29] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[29]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[29] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[2]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[2] ),
        .R(1'b0));
  FDSE \mem_rdata_q_reg[30] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[30]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[30] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[31] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[31]_i_3_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[31] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[3]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[4]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[5]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[6]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[7]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[7] ),
        .R(1'b0));
  FDSE \mem_rdata_q_reg[8] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[8]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[8] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[9] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[9]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[9] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h0000110F)) 
    \mem_state[0]_i_1 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_wdata),
        .I3(\mem_state_reg_n_0_[0] ),
        .I4(\mem_state_reg_n_0_[1] ),
        .O(\mem_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC88C0C000)) 
    \mem_state[1]_i_1 
       (.I0(mem_do_rinst_reg_n_0),
        .I1(\mem_state_reg[0]_0 ),
        .I2(mem_xfer),
        .I3(\mem_state_reg_n_0_[0] ),
        .I4(\mem_state_reg_n_0_[1] ),
        .I5(\mem_state[1]_i_4_n_0 ),
        .O(mem_state));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h001F0010)) 
    \mem_state[1]_i_2 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(\mem_state_reg_n_0_[1] ),
        .I4(mem_do_wdata),
        .O(\mem_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \mem_state[1]_i_4 
       (.I0(mem_do_wdata),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(mem_do_rdata),
        .I4(\mem_state_reg_n_0_[0] ),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(\mem_state[1]_i_4_n_0 ));
  FDRE \mem_state_reg[0] 
       (.C(clk),
        .CE(mem_state),
        .D(\mem_state[0]_i_1_n_0 ),
        .Q(\mem_state_reg_n_0_[0] ),
        .R(SS));
  FDRE \mem_state_reg[1] 
       (.C(clk),
        .CE(mem_state),
        .D(\mem_state[1]_i_2_n_0 ),
        .Q(\mem_state_reg_n_0_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h01000000FF000000)) 
    mem_valid_i_1
       (.I0(\mem_rdata_q[31]_i_6_n_0 ),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(mem_valid_i_2_n_0),
        .I4(mem_do_rinst_reg_0),
        .I5(trap_reg_0),
        .O(mem_valid_i_1_n_0));
  LUT6 #(
    .INIT(64'hEBFFFFFFAAAA0000)) 
    mem_valid_i_2
       (.I0(\mem_state[1]_i_4_n_0 ),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(mem_xfer),
        .I4(\mem_state_reg[0]_0 ),
        .I5(mem_valid),
        .O(mem_valid_i_2_n_0));
  FDRE mem_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_valid_i_1_n_0),
        .Q(mem_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[10]_i_1 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .O(\mem_wdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[11]_i_1 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .O(\mem_wdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[12]_i_1 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .O(\mem_wdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[13]_i_1 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .O(\mem_wdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[14]_i_1 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .O(\mem_wdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[15]_i_1 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .O(\mem_wdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[16]_i_1 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[16] ),
        .O(\mem_wdata[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[17]_i_1 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[17] ),
        .O(\mem_wdata[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[18]_i_1 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[18] ),
        .O(\mem_wdata[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[19]_i_1 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[19] ),
        .O(\mem_wdata[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[20]_i_1 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[20] ),
        .O(\mem_wdata[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[21]_i_1 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[21] ),
        .O(\mem_wdata[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[22]_i_1 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[22] ),
        .O(\mem_wdata[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[23]_i_1 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[23] ),
        .O(\mem_wdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[24]_i_1 
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\mem_wdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[25]_i_1 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\mem_wdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[26]_i_1 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .O(\mem_wdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[27]_i_1 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .O(\mem_wdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[28]_i_1 
       (.I0(\reg_op2_reg_n_0_[28] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .O(\mem_wdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[29]_i_1 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[5] ),
        .O(\mem_wdata[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[30]_i_1 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[6] ),
        .O(\mem_wdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \mem_wdata[31]_i_1 
       (.I0(trap_reg_0),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(\mem_state_reg_n_0_[1] ),
        .I3(mem_do_wdata),
        .I4(mem_do_rinst_reg_0),
        .O(\mem_wdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[31]_i_2 
       (.I0(\reg_op2_reg_n_0_[31] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[7] ),
        .O(\mem_wdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[8]_i_1 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .O(\mem_wdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[9]_i_1 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .O(\mem_wdata[9]_i_1_n_0 ));
  FDRE \mem_wdata_reg[0] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[0] ),
        .Q(\mem_wdata_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \mem_wdata_reg[10] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[10]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \mem_wdata_reg[11] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[11]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \mem_wdata_reg[12] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[12]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \mem_wdata_reg[13] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[13]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \mem_wdata_reg[14] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[14]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \mem_wdata_reg[15] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[15]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \mem_wdata_reg[16] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[16]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \mem_wdata_reg[17] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[17]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \mem_wdata_reg[18] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[18]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \mem_wdata_reg[19] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[19]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \mem_wdata_reg[1] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[1] ),
        .Q(\mem_wdata_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \mem_wdata_reg[20] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[20]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \mem_wdata_reg[21] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[21]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \mem_wdata_reg[22] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[22]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \mem_wdata_reg[23] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[23]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \mem_wdata_reg[24] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[24]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \mem_wdata_reg[25] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[25]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \mem_wdata_reg[26] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[26]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \mem_wdata_reg[27] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[27]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \mem_wdata_reg[28] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[28]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \mem_wdata_reg[29] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[29]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \mem_wdata_reg[2] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[2] ),
        .Q(\mem_wdata_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \mem_wdata_reg[30] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[30]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \mem_wdata_reg[31] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[31]_i_2_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \mem_wdata_reg[3] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[3] ),
        .Q(\mem_wdata_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \mem_wdata_reg[4] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[4] ),
        .Q(\mem_wdata_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \mem_wdata_reg[5] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[5] ),
        .Q(\mem_wdata_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \mem_wdata_reg[6] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[6] ),
        .Q(\mem_wdata_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \mem_wdata_reg[7] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[7] ),
        .Q(\mem_wdata_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \mem_wdata_reg[8] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[8]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \mem_wdata_reg[9] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[9]_i_1_n_0 ),
        .Q(\mem_wdata_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0E0EFE0)) 
    \mem_wordsize[0]_i_1 
       (.I0(instr_lh),
        .I1(instr_lhu),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(instr_sh),
        .I4(reg_next_pc),
        .O(mem_wordsize[0]));
  LUT6 #(
    .INIT(64'hEA00EA00FA00EA00)) 
    \mem_wordsize[1]_i_1 
       (.I0(reg_next_pc),
        .I1(\mem_wordsize[1]_i_3_n_0 ),
        .I2(decoder_trigger1),
        .I3(mem_do_rinst_reg_0),
        .I4(\cpu_state_reg_n_0_[0] ),
        .I5(mem_do_rdata),
        .O(\mem_wordsize[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0EFE0)) 
    \mem_wordsize[1]_i_2 
       (.I0(instr_lb),
        .I1(instr_lbu),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(instr_sb),
        .I4(reg_next_pc),
        .O(mem_wordsize[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_wordsize[1]_i_3 
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(mem_do_wdata),
        .O(\mem_wordsize[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAFFFFFFFF)) 
    \mem_wordsize[1]_i_4 
       (.I0(\cpu_state[7]_i_11_n_0 ),
        .I1(\mem_addr[31]_i_3_n_0 ),
        .I2(mem_xfer),
        .I3(mem_do_rinst_reg_0),
        .I4(\cpu_state[7]_i_13_n_0 ),
        .I5(mem_do_prefetch_reg_n_0),
        .O(decoder_trigger1));
  FDRE \mem_wordsize_reg[0] 
       (.C(clk),
        .CE(\mem_wordsize[1]_i_1_n_0 ),
        .D(mem_wordsize[0]),
        .Q(\mem_wordsize_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mem_wordsize_reg[1] 
       (.C(clk),
        .CE(\mem_wordsize[1]_i_1_n_0 ),
        .D(mem_wordsize[1]),
        .Q(\mem_wordsize_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h313F0000)) 
    \mem_wstrb[0]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wstrb[3]_i_2_n_0 ),
        .O(\mem_wstrb[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h323F0000)) 
    \mem_wstrb[1]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wstrb[3]_i_2_n_0 ),
        .O(\mem_wstrb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hF0730000)) 
    \mem_wstrb[2]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\mem_wstrb[3]_i_2_n_0 ),
        .O(\mem_wstrb[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hF0B30000)) 
    \mem_wstrb[3]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\mem_wstrb[3]_i_2_n_0 ),
        .O(\mem_wstrb[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_wstrb[3]_i_2 
       (.I0(p_8_in),
        .I1(mem_do_rdata),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(\mem_state_reg_n_0_[1] ),
        .I4(mem_do_wdata),
        .I5(mem_do_rinst_reg_0),
        .O(\mem_wstrb[3]_i_2_n_0 ));
  FDRE \mem_wstrb_reg[0] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_wstrb[0]_i_1_n_0 ),
        .Q(iomem_wstrb[0]),
        .R(1'b0));
  FDRE \mem_wstrb_reg[1] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_wstrb[1]_i_1_n_0 ),
        .Q(iomem_wstrb[1]),
        .R(1'b0));
  FDRE \mem_wstrb_reg[2] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_wstrb[2]_i_1_n_0 ),
        .Q(iomem_wstrb[2]),
        .R(1'b0));
  FDRE \mem_wstrb_reg[3] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_wstrb[3]_i_1_n_0 ),
        .Q(iomem_wstrb[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    ram_block_reg_0_bram_10_i_1
       (.I0(p_0_in[15]),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .O(\mem_addr_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_block_reg_0_bram_10_i_2
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[14]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    ram_block_reg_0_bram_11_i_1
       (.I0(p_0_in[16]),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .O(\mem_addr_reg[16]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_0_bram_11_i_2
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[14]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    ram_block_reg_0_bram_12_i_1
       (.I0(p_0_in[14]),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .O(\mem_addr_reg[14]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_0_bram_12_i_2
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[15]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_0_bram_13_i_1
       (.I0(p_0_in[14]),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .O(\mem_addr_reg[14]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_0_bram_13_i_2
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[15]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    ram_block_reg_0_bram_14_i_1
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .O(\mem_addr_reg[15]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_0_bram_14_i_2
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_0_bram_15_i_1
       (.I0(p_0_in[14]),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .O(\mem_addr_reg[14]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_0_bram_15_i_2
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_0_bram_16_i_1
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .O(\mem_addr_reg[15]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_0_bram_16_i_2
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_0_bram_17_i_1
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .O(\mem_addr_reg[15]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_block_reg_0_bram_17_i_2
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_block_reg_0_bram_2_i_2
       (.I0(p_0_in[14]),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .O(\mem_addr_reg[14]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_block_reg_0_bram_2_i_4
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ram_block_reg_0_bram_2_i_5
       (.I0(ram_ready),
        .I1(mem_valid),
        .I2(p_0_in[19]),
        .I3(ram_ready_i_2_n_0),
        .I4(ram_ready_i_3_n_0),
        .I5(iomem_wstrb[0]),
        .O(ram_block_reg_0_bram_2_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ram_block_reg_0_bram_3_i_2
       (.I0(p_0_in[14]),
        .I1(p_0_in[15]),
        .I2(p_0_in[16]),
        .O(\mem_addr_reg[14]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_0_bram_3_i_4
       (.I0(p_0_in[14]),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .O(\mem_addr_reg[14]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_0_bram_3_i_6
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ram_block_reg_0_bram_4_i_2
       (.I0(p_0_in[15]),
        .I1(p_0_in[16]),
        .I2(p_0_in[14]),
        .O(\mem_addr_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_0_bram_4_i_4
       (.I0(p_0_in[15]),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .O(\mem_addr_reg[15]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_0_bram_4_i_6
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    ram_block_reg_0_bram_5_i_2
       (.I0(p_0_in[16]),
        .I1(p_0_in[15]),
        .I2(p_0_in[14]),
        .O(\mem_addr_reg[16]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    ram_block_reg_0_bram_5_i_4
       (.I0(Q[12]),
        .I1(p_0_in[16]),
        .I2(p_0_in[15]),
        .I3(p_0_in[14]),
        .O(\mem_addr_reg[17]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_0_bram_5_i_6
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[14]),
        .I2(p_0_in[15]),
        .I3(p_0_in[16]),
        .I4(Q[12]),
        .O(\mem_addr_reg[14]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ram_block_reg_0_bram_6_i_2
       (.I0(p_0_in[16]),
        .I1(p_0_in[14]),
        .I2(p_0_in[15]),
        .O(\mem_addr_reg[16]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_0_bram_6_i_4
       (.I0(p_0_in[16]),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .O(\mem_addr_reg[16]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_0_bram_6_i_6
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    ram_block_reg_0_bram_7_i_2
       (.I0(p_0_in[15]),
        .I1(p_0_in[16]),
        .I2(p_0_in[14]),
        .O(\mem_addr_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    ram_block_reg_0_bram_7_i_4
       (.I0(Q[12]),
        .I1(p_0_in[15]),
        .I2(p_0_in[16]),
        .I3(p_0_in[14]),
        .O(\mem_addr_reg[17]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_0_bram_7_i_6
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[14]),
        .I2(p_0_in[16]),
        .I3(p_0_in[15]),
        .I4(Q[12]),
        .O(\mem_addr_reg[14]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    ram_block_reg_0_bram_8_i_2
       (.I0(p_0_in[14]),
        .I1(p_0_in[16]),
        .I2(p_0_in[15]),
        .O(\mem_addr_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ram_block_reg_0_bram_8_i_4
       (.I0(p_0_in[16]),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .O(\mem_addr_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_block_reg_0_bram_8_i_6
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[14]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_block_reg_0_bram_9_i_2
       (.I0(p_0_in[14]),
        .I1(p_0_in[16]),
        .I2(p_0_in[15]),
        .O(\mem_addr_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_0_bram_9_i_4
       (.I0(p_0_in[16]),
        .I1(p_0_in[15]),
        .I2(p_0_in[14]),
        .I3(Q[12]),
        .O(\mem_addr_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_block_reg_0_bram_9_i_6
       (.I0(ram_block_reg_0_bram_2_i_5_n_0),
        .I1(Q[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_block_reg_1_bram_10_i_1
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[14]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_1_bram_11_i_1
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[14]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_1_bram_12_i_1
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[15]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_1_bram_13_i_1
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[15]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_1_bram_14_i_1
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_1_bram_15_i_1
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_1_bram_16_i_1
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_block_reg_1_bram_17_i_1
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_block_reg_1_bram_2_i_2
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_11 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ram_block_reg_1_bram_2_i_3
       (.I0(ram_ready),
        .I1(mem_valid),
        .I2(p_0_in[19]),
        .I3(ram_ready_i_2_n_0),
        .I4(ram_ready_i_3_n_0),
        .I5(iomem_wstrb[1]),
        .O(ram_block_reg_1_bram_2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_1_bram_3_i_2
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_1_bram_4_i_2
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_1_bram_5_i_2
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(p_0_in[15]),
        .I3(p_0_in[16]),
        .I4(Q[12]),
        .O(\mem_addr_reg[14]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_1_bram_6_i_2
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[15]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_1_bram_7_i_2
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(p_0_in[16]),
        .I3(p_0_in[15]),
        .I4(Q[12]),
        .O(\mem_addr_reg[14]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_block_reg_1_bram_8_i_2
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[14]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_block_reg_1_bram_9_i_2
       (.I0(ram_block_reg_1_bram_2_i_3_n_0),
        .I1(Q[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[17]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_block_reg_2_bram_10_i_1
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[14]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_2_bram_11_i_1
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[14]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_2_bram_12_i_1
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[15]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_2_bram_13_i_1
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[15]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_2_bram_14_i_1
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_2_bram_15_i_1
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_2_bram_16_i_1
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_block_reg_2_bram_17_i_1
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_block_reg_2_bram_2_i_2
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_18 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ram_block_reg_2_bram_2_i_3
       (.I0(ram_ready),
        .I1(mem_valid),
        .I2(p_0_in[19]),
        .I3(ram_ready_i_2_n_0),
        .I4(ram_ready_i_3_n_0),
        .I5(iomem_wstrb[2]),
        .O(ram_block_reg_2_bram_2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_2_bram_3_i_2
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_2_bram_4_i_2
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_2_bram_5_i_2
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(p_0_in[15]),
        .I3(p_0_in[16]),
        .I4(Q[12]),
        .O(\mem_addr_reg[14]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_2_bram_6_i_2
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[15]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_2_bram_7_i_2
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(p_0_in[16]),
        .I3(p_0_in[15]),
        .I4(Q[12]),
        .O(\mem_addr_reg[14]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_block_reg_2_bram_8_i_2
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[14]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_block_reg_2_bram_9_i_2
       (.I0(ram_block_reg_2_bram_2_i_3_n_0),
        .I1(Q[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[17]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_block_reg_3_bram_10_i_1
       (.I0(ram_ready_reg),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[14]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_3_bram_11_i_1
       (.I0(ram_ready_reg),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[14]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_3_bram_12_i_1
       (.I0(ram_ready_reg),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[15]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_3_bram_13_i_1
       (.I0(ram_ready_reg),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[16]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[15]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_3_bram_14_i_1
       (.I0(ram_ready_reg),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_3_bram_15_i_1
       (.I0(ram_ready_reg),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_block_reg_3_bram_16_i_1
       (.I0(ram_ready_reg),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_block_reg_3_bram_17_i_1
       (.I0(ram_ready_reg),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_block_reg_3_bram_2_i_18
       (.I0(ram_ready_reg),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_25 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ram_block_reg_3_bram_2_i_19
       (.I0(ram_ready),
        .I1(mem_valid),
        .I2(p_0_in[19]),
        .I3(ram_ready_i_2_n_0),
        .I4(ram_ready_i_3_n_0),
        .I5(iomem_wstrb[3]),
        .O(ram_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_3_bram_3_i_2
       (.I0(ram_ready_reg),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[14]),
        .O(\mem_addr_reg[16]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_3_bram_4_i_2
       (.I0(ram_ready_reg),
        .I1(p_0_in[16]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .O(\mem_addr_reg[16]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_3_bram_5_i_2
       (.I0(ram_ready_reg),
        .I1(p_0_in[14]),
        .I2(p_0_in[15]),
        .I3(p_0_in[16]),
        .I4(Q[12]),
        .O(\mem_addr_reg[14]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_block_reg_3_bram_6_i_2
       (.I0(ram_ready_reg),
        .I1(p_0_in[15]),
        .I2(Q[12]),
        .I3(p_0_in[14]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[15]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_block_reg_3_bram_7_i_2
       (.I0(ram_ready_reg),
        .I1(p_0_in[14]),
        .I2(p_0_in[16]),
        .I3(p_0_in[15]),
        .I4(Q[12]),
        .O(\mem_addr_reg[14]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_block_reg_3_bram_8_i_2
       (.I0(ram_ready_reg),
        .I1(p_0_in[14]),
        .I2(Q[12]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[14]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_block_reg_3_bram_9_i_2
       (.I0(ram_ready_reg),
        .I1(Q[12]),
        .I2(p_0_in[14]),
        .I3(p_0_in[15]),
        .I4(p_0_in[16]),
        .O(\mem_addr_reg[17]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    ram_ready_i_1
       (.I0(ram_ready),
        .I1(mem_valid),
        .I2(p_0_in[19]),
        .I3(ram_ready_i_2_n_0),
        .I4(ram_ready_i_3_n_0),
        .O(ram_ready0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_ready_i_2
       (.I0(ram_ready_i_4_n_0),
        .I1(ram_ready_i_5_n_0),
        .I2(p_0_in[20]),
        .I3(p_0_in[30]),
        .I4(p_0_in[31]),
        .I5(p_0_in[25]),
        .O(ram_ready_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    ram_ready_i_3
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(ram_ready_i_6_n_0),
        .I5(ram_ready_i_7_n_0),
        .O(ram_ready_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_ready_i_4
       (.I0(p_0_in[22]),
        .I1(p_0_in[21]),
        .I2(p_0_in[24]),
        .I3(p_0_in[23]),
        .O(ram_ready_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_ready_i_5
       (.I0(p_0_in[27]),
        .I1(p_0_in[26]),
        .I2(p_0_in[29]),
        .I3(p_0_in[28]),
        .O(ram_ready_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ram_ready_i_6
       (.I0(Q[0]),
        .I1(Q[12]),
        .I2(p_0_in[18]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(ram_ready_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    ram_ready_i_7
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(ram_ready_i_8_n_0),
        .O(ram_ready_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_ready_i_8
       (.I0(p_0_in[14]),
        .I1(Q[11]),
        .I2(p_0_in[15]),
        .I3(p_0_in[16]),
        .O(ram_ready_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    recv_buf_valid_i_2
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(iomem_wstrb[1]),
        .I2(iomem_wstrb[0]),
        .I3(iomem_wstrb[3]),
        .I4(iomem_wstrb[2]),
        .I5(\mem_rdata_q[31]_i_13_n_0 ),
        .O(reg_dat_re0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_2 
       (.I0(current_pc[16]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[1]),
        .O(\reg_next_pc[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_3 
       (.I0(current_pc[15]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[0]),
        .O(\reg_next_pc[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_4 
       (.I0(current_pc[14]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[14]),
        .O(\reg_next_pc[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_5 
       (.I0(current_pc[13]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[13]),
        .O(\reg_next_pc[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_6 
       (.I0(current_pc[12]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[12]),
        .O(\reg_next_pc[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_7 
       (.I0(current_pc[11]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[11]),
        .O(\reg_next_pc[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_8 
       (.I0(current_pc[10]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[10]),
        .O(\reg_next_pc[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_9 
       (.I0(current_pc[9]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[9]),
        .O(\reg_next_pc[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[1]_i_1 
       (.I0(current_pc[1]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[1]),
        .O(reg_next_pc1_in[1]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_2 
       (.I0(current_pc[24]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_3 
       (.I0(current_pc[23]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_4 
       (.I0(current_pc[22]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_5 
       (.I0(current_pc[21]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_6 
       (.I0(current_pc[20]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_7 
       (.I0(current_pc[19]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[4]),
        .O(\reg_next_pc[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_8 
       (.I0(current_pc[18]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[3]),
        .O(\reg_next_pc[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_9 
       (.I0(current_pc[17]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[2]),
        .O(\reg_next_pc[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[31]_i_2 
       (.I0(decoded_imm_j[25]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(current_pc[31]),
        .O(\reg_next_pc[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_3 
       (.I0(current_pc[30]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_4 
       (.I0(current_pc[29]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_5 
       (.I0(current_pc[28]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_6 
       (.I0(current_pc[27]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_7 
       (.I0(current_pc[26]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_8 
       (.I0(current_pc[25]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_2 
       (.I0(current_pc[8]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[8]),
        .O(\reg_next_pc[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_3 
       (.I0(current_pc[7]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[7]),
        .O(\reg_next_pc[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_4 
       (.I0(current_pc[6]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[6]),
        .O(\reg_next_pc[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_5 
       (.I0(current_pc[5]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[5]),
        .O(\reg_next_pc[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_6 
       (.I0(current_pc[4]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[4]),
        .O(\reg_next_pc[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_7 
       (.I0(current_pc[3]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[3]),
        .O(\reg_next_pc[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5A9A)) 
    \reg_next_pc[8]_i_8 
       (.I0(current_pc[2]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .I3(decoded_imm_j[2]),
        .O(\reg_next_pc[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_9 
       (.I0(current_pc[1]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[1]),
        .O(\reg_next_pc[8]_i_9_n_0 ));
  FDRE \reg_next_pc_reg[10] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[10]),
        .Q(\reg_next_pc_reg_n_0_[10] ),
        .R(SS));
  FDRE \reg_next_pc_reg[11] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[11]),
        .Q(\reg_next_pc_reg_n_0_[11] ),
        .R(SS));
  FDRE \reg_next_pc_reg[12] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[12]),
        .Q(\reg_next_pc_reg_n_0_[12] ),
        .R(SS));
  FDRE \reg_next_pc_reg[13] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[13]),
        .Q(\reg_next_pc_reg_n_0_[13] ),
        .R(SS));
  FDRE \reg_next_pc_reg[14] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[14]),
        .Q(\reg_next_pc_reg_n_0_[14] ),
        .R(SS));
  FDRE \reg_next_pc_reg[15] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[15]),
        .Q(\reg_next_pc_reg_n_0_[15] ),
        .R(SS));
  FDRE \reg_next_pc_reg[16] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[16]),
        .Q(\reg_next_pc_reg_n_0_[16] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \reg_next_pc_reg[16]_i_1 
       (.CI(\reg_next_pc_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_next_pc_reg[16]_i_1_n_0 ,\reg_next_pc_reg[16]_i_1_n_1 ,\reg_next_pc_reg[16]_i_1_n_2 ,\reg_next_pc_reg[16]_i_1_n_3 ,\reg_next_pc_reg[16]_i_1_n_4 ,\reg_next_pc_reg[16]_i_1_n_5 ,\reg_next_pc_reg[16]_i_1_n_6 ,\reg_next_pc_reg[16]_i_1_n_7 }),
        .DI(current_pc[16:9]),
        .O(reg_next_pc1_in[16:9]),
        .S({\reg_next_pc[16]_i_2_n_0 ,\reg_next_pc[16]_i_3_n_0 ,\reg_next_pc[16]_i_4_n_0 ,\reg_next_pc[16]_i_5_n_0 ,\reg_next_pc[16]_i_6_n_0 ,\reg_next_pc[16]_i_7_n_0 ,\reg_next_pc[16]_i_8_n_0 ,\reg_next_pc[16]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[17] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[17]),
        .Q(\reg_next_pc_reg_n_0_[17] ),
        .R(SS));
  FDRE \reg_next_pc_reg[18] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[18]),
        .Q(\reg_next_pc_reg_n_0_[18] ),
        .R(SS));
  FDRE \reg_next_pc_reg[19] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[19]),
        .Q(\reg_next_pc_reg_n_0_[19] ),
        .R(SS));
  FDRE \reg_next_pc_reg[1] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[1]),
        .Q(\reg_next_pc_reg_n_0_[1] ),
        .R(SS));
  FDRE \reg_next_pc_reg[20] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[20]),
        .Q(\reg_next_pc_reg_n_0_[20] ),
        .R(SS));
  FDRE \reg_next_pc_reg[21] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[21]),
        .Q(\reg_next_pc_reg_n_0_[21] ),
        .R(SS));
  FDRE \reg_next_pc_reg[22] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[22]),
        .Q(\reg_next_pc_reg_n_0_[22] ),
        .R(SS));
  FDRE \reg_next_pc_reg[23] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[23]),
        .Q(\reg_next_pc_reg_n_0_[23] ),
        .R(SS));
  FDRE \reg_next_pc_reg[24] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[24]),
        .Q(\reg_next_pc_reg_n_0_[24] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \reg_next_pc_reg[24]_i_1 
       (.CI(\reg_next_pc_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_next_pc_reg[24]_i_1_n_0 ,\reg_next_pc_reg[24]_i_1_n_1 ,\reg_next_pc_reg[24]_i_1_n_2 ,\reg_next_pc_reg[24]_i_1_n_3 ,\reg_next_pc_reg[24]_i_1_n_4 ,\reg_next_pc_reg[24]_i_1_n_5 ,\reg_next_pc_reg[24]_i_1_n_6 ,\reg_next_pc_reg[24]_i_1_n_7 }),
        .DI(current_pc[24:17]),
        .O(reg_next_pc1_in[24:17]),
        .S({\reg_next_pc[24]_i_2_n_0 ,\reg_next_pc[24]_i_3_n_0 ,\reg_next_pc[24]_i_4_n_0 ,\reg_next_pc[24]_i_5_n_0 ,\reg_next_pc[24]_i_6_n_0 ,\reg_next_pc[24]_i_7_n_0 ,\reg_next_pc[24]_i_8_n_0 ,\reg_next_pc[24]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[25] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[25]),
        .Q(\reg_next_pc_reg_n_0_[25] ),
        .R(SS));
  FDRE \reg_next_pc_reg[26] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[26]),
        .Q(\reg_next_pc_reg_n_0_[26] ),
        .R(SS));
  FDRE \reg_next_pc_reg[27] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[27]),
        .Q(\reg_next_pc_reg_n_0_[27] ),
        .R(SS));
  FDRE \reg_next_pc_reg[28] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[28]),
        .Q(\reg_next_pc_reg_n_0_[28] ),
        .R(SS));
  FDRE \reg_next_pc_reg[29] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[29]),
        .Q(\reg_next_pc_reg_n_0_[29] ),
        .R(SS));
  FDRE \reg_next_pc_reg[2] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[2]),
        .Q(\reg_next_pc_reg_n_0_[2] ),
        .R(SS));
  FDRE \reg_next_pc_reg[30] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[30]),
        .Q(\reg_next_pc_reg_n_0_[30] ),
        .R(SS));
  FDRE \reg_next_pc_reg[31] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[31]),
        .Q(\reg_next_pc_reg_n_0_[31] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \reg_next_pc_reg[31]_i_1 
       (.CI(\reg_next_pc_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_reg_next_pc_reg[31]_i_1_CO_UNCONNECTED [7:6],\reg_next_pc_reg[31]_i_1_n_2 ,\reg_next_pc_reg[31]_i_1_n_3 ,\reg_next_pc_reg[31]_i_1_n_4 ,\reg_next_pc_reg[31]_i_1_n_5 ,\reg_next_pc_reg[31]_i_1_n_6 ,\reg_next_pc_reg[31]_i_1_n_7 }),
        .DI({1'b0,1'b0,current_pc[30:25]}),
        .O({\NLW_reg_next_pc_reg[31]_i_1_O_UNCONNECTED [7],reg_next_pc1_in[31:25]}),
        .S({1'b0,\reg_next_pc[31]_i_2_n_0 ,\reg_next_pc[31]_i_3_n_0 ,\reg_next_pc[31]_i_4_n_0 ,\reg_next_pc[31]_i_5_n_0 ,\reg_next_pc[31]_i_6_n_0 ,\reg_next_pc[31]_i_7_n_0 ,\reg_next_pc[31]_i_8_n_0 }));
  FDRE \reg_next_pc_reg[3] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[3]),
        .Q(\reg_next_pc_reg_n_0_[3] ),
        .R(SS));
  FDRE \reg_next_pc_reg[4] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[4]),
        .Q(\reg_next_pc_reg_n_0_[4] ),
        .R(SS));
  FDRE \reg_next_pc_reg[5] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[5]),
        .Q(\reg_next_pc_reg_n_0_[5] ),
        .R(SS));
  FDRE \reg_next_pc_reg[6] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[6]),
        .Q(\reg_next_pc_reg_n_0_[6] ),
        .R(SS));
  FDRE \reg_next_pc_reg[7] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[7]),
        .Q(\reg_next_pc_reg_n_0_[7] ),
        .R(SS));
  FDRE \reg_next_pc_reg[8] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[8]),
        .Q(\reg_next_pc_reg_n_0_[8] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \reg_next_pc_reg[8]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\reg_next_pc_reg[8]_i_1_n_0 ,\reg_next_pc_reg[8]_i_1_n_1 ,\reg_next_pc_reg[8]_i_1_n_2 ,\reg_next_pc_reg[8]_i_1_n_3 ,\reg_next_pc_reg[8]_i_1_n_4 ,\reg_next_pc_reg[8]_i_1_n_5 ,\reg_next_pc_reg[8]_i_1_n_6 ,\reg_next_pc_reg[8]_i_1_n_7 }),
        .DI(current_pc[8:1]),
        .O({reg_next_pc1_in[8:2],\NLW_reg_next_pc_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({\reg_next_pc[8]_i_2_n_0 ,\reg_next_pc[8]_i_3_n_0 ,\reg_next_pc[8]_i_4_n_0 ,\reg_next_pc[8]_i_5_n_0 ,\reg_next_pc[8]_i_6_n_0 ,\reg_next_pc[8]_i_7_n_0 ,\reg_next_pc[8]_i_8_n_0 ,\reg_next_pc[8]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[9] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[9]),
        .Q(\reg_next_pc_reg_n_0_[9] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \reg_op1[0]_i_1 
       (.I0(\reg_op1[3]_i_3_n_0 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .I4(\reg_op1[0]_i_2_n_0 ),
        .O(\reg_op1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h888888F8)) 
    \reg_op1[0]_i_2 
       (.I0(reg_out1[0]),
        .I1(\reg_op1[31]_i_10_n_0 ),
        .I2(\reg_op1_reg[7]_i_4_n_15 ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[10]_i_1 
       (.I0(\reg_op1[10]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[10]_i_3_n_0 ),
        .O(\reg_op1[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[10]_i_2 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[11] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[10]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_13 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[10]),
        .I4(\reg_pc_reg_n_0_[10] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[11]_i_1 
       (.I0(\reg_op1[11]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[15] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[11]_i_3_n_0 ),
        .O(\reg_op1[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[11]_i_2 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[12] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[11]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_12 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[11]),
        .I4(\reg_pc_reg_n_0_[11] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[12]_i_1 
       (.I0(\reg_op1[12]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[16] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[12]_i_3_n_0 ),
        .O(\reg_op1[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[12]_i_2 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[13] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[12]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_11 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[12]),
        .I4(\reg_pc_reg_n_0_[12] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[13]_i_1 
       (.I0(\reg_op1[13]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[13]_i_3_n_0 ),
        .O(\reg_op1[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[13]_i_2 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[14] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[13]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_10 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[13]),
        .I4(\reg_pc_reg_n_0_[13] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[14]_i_1 
       (.I0(\reg_op1[14]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[14]_i_3_n_0 ),
        .O(\reg_op1[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[14]_i_2 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[15] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[14]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_9 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[14]),
        .I4(\reg_pc_reg_n_0_[14] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[15]_i_1 
       (.I0(\reg_op1[15]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[11] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[15]_i_3_n_0 ),
        .O(\reg_op1[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_10 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\decoded_imm_reg_n_0_[10] ),
        .O(\reg_op1[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_11 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\decoded_imm_reg_n_0_[9] ),
        .O(\reg_op1[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_12 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(\decoded_imm_reg_n_0_[8] ),
        .O(\reg_op1[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[15]_i_2 
       (.I0(\reg_op1_reg_n_0_[14] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[16] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[15]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_8 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[15]),
        .I4(\reg_pc_reg_n_0_[15] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_5 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\decoded_imm_reg_n_0_[15] ),
        .O(\reg_op1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_6 
       (.I0(\reg_op1_reg_n_0_[14] ),
        .I1(\decoded_imm_reg_n_0_[14] ),
        .O(\reg_op1[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_7 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\decoded_imm_reg_n_0_[13] ),
        .O(\reg_op1[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_8 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\decoded_imm_reg_n_0_[12] ),
        .O(\reg_op1[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_9 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\decoded_imm_reg_n_0_[11] ),
        .O(\reg_op1[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[16]_i_1 
       (.I0(\reg_op1[16]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[16]_i_3_n_0 ),
        .O(\reg_op1[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[16]_i_2 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[17] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[16]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_15 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[16]),
        .I4(\reg_pc_reg_n_0_[16] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[17]_i_1 
       (.I0(\reg_op1[17]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[17]_i_3_n_0 ),
        .O(\reg_op1[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[17]_i_2 
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[18] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[17]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_14 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[17]),
        .I4(\reg_pc_reg_n_0_[17] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[18]_i_1 
       (.I0(\reg_op1[18]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[22] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[18]_i_3_n_0 ),
        .O(\reg_op1[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[18]_i_2 
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[19] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[18]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_13 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[18]),
        .I4(\reg_pc_reg_n_0_[18] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[19]_i_1 
       (.I0(\reg_op1[19]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[19]_i_3_n_0 ),
        .O(\reg_op1[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[19]_i_2 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[20] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[19]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_12 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[19]),
        .I4(\reg_pc_reg_n_0_[19] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[1]_i_1 
       (.I0(\reg_op1[1]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[0] ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\reg_op1[3]_i_3_n_0 ),
        .I5(\reg_op1[1]_i_3_n_0 ),
        .O(\reg_op1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \reg_op1[1]_i_2 
       (.I0(reg_out1[1]),
        .I1(\reg_op1[31]_i_10_n_0 ),
        .I2(\reg_op1_reg[7]_i_4_n_14 ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_op1[1]_i_3 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lui_auipc_jal),
        .I3(instr_lui),
        .I4(\reg_op1_reg_n_0_[5] ),
        .I5(\reg_op1[27]_i_3_n_0 ),
        .O(\reg_op1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[20]_i_1 
       (.I0(\reg_op1[20]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[24] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[20]_i_3_n_0 ),
        .O(\reg_op1[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[20]_i_2 
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[21] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[20]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_11 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[20]),
        .I4(\reg_pc_reg_n_0_[20] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[21]_i_1 
       (.I0(\reg_op1[21]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[17] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[21]_i_3_n_0 ),
        .O(\reg_op1[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[21]_i_2 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[22] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[21]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_10 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[21]),
        .I4(\reg_pc_reg_n_0_[21] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[22]_i_1 
       (.I0(\reg_op1[22]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[22]_i_3_n_0 ),
        .O(\reg_op1[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[22]_i_2 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[23] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[22]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_9 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[22]),
        .I4(\reg_pc_reg_n_0_[22] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[23]_i_1 
       (.I0(\reg_op1[23]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[27] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[19] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[23]_i_3_n_0 ),
        .O(\reg_op1[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_10 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\decoded_imm_reg_n_0_[18] ),
        .O(\reg_op1[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_11 
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\decoded_imm_reg_n_0_[17] ),
        .O(\reg_op1[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_12 
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\decoded_imm_reg_n_0_[16] ),
        .O(\reg_op1[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[23]_i_2 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[24] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[23]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_8 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[23]),
        .I4(\reg_pc_reg_n_0_[23] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_5 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_op1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_6 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_op1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_7 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_op1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_8 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_op1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_9 
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\decoded_imm_reg_n_0_[19] ),
        .O(\reg_op1[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[24]_i_1 
       (.I0(\reg_op1[24]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[28] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[24]_i_3_n_0 ),
        .O(\reg_op1[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[24]_i_2 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[25] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[24]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_9_n_15 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[24]),
        .I4(\reg_pc_reg_n_0_[24] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[25]_i_1 
       (.I0(\reg_op1[25]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[25]_i_3_n_0 ),
        .O(\reg_op1[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[25]_i_2 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[26] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[25]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_9_n_14 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[25]),
        .I4(\reg_pc_reg_n_0_[25] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[26]_i_1 
       (.I0(\reg_op1[26]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[26]_i_3_n_0 ),
        .O(\reg_op1[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[26]_i_2 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[27] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[26]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_9_n_13 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[26]),
        .I4(\reg_pc_reg_n_0_[26] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[27]_i_1 
       (.I0(\reg_op1[27]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[23] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[27]_i_4_n_0 ),
        .O(\reg_op1[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[27]_i_2 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[28] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \reg_op1[27]_i_3 
       (.I0(\reg_sh_reg_n_0_[2] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[4] ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(\reg_op1[29]_i_5_n_0 ),
        .O(\reg_op1[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[27]_i_4 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_9_n_12 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[27]),
        .I4(\reg_pc_reg_n_0_[27] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \reg_op1[28]_i_1 
       (.I0(\reg_op1[28]_i_2_n_0 ),
        .I1(\reg_op1[28]_i_3_n_0 ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1_reg_n_0_[24] ),
        .O(\reg_op1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2030200020002000)) 
    \reg_op1[28]_i_2 
       (.I0(\reg_op1[29]_i_4_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_op1[31]_i_11_n_0 ),
        .I4(\reg_op1[29]_i_5_n_0 ),
        .I5(\reg_op1_reg_n_0_[29] ),
        .O(\reg_op1[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[28]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_9_n_11 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[28]),
        .I4(\reg_pc_reg_n_0_[28] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \reg_op1[29]_i_1 
       (.I0(\reg_op1[29]_i_2_n_0 ),
        .I1(\reg_op1[29]_i_3_n_0 ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1_reg_n_0_[25] ),
        .O(\reg_op1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2030200020002000)) 
    \reg_op1[29]_i_2 
       (.I0(\reg_op1[29]_i_4_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_op1[31]_i_11_n_0 ),
        .I4(\reg_op1[29]_i_5_n_0 ),
        .I5(\reg_op1_reg_n_0_[30] ),
        .O(\reg_op1[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[29]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_9_n_10 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[29]),
        .I4(\reg_pc_reg_n_0_[29] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_op1[29]_i_4 
       (.I0(instr_sra),
        .I1(instr_srai),
        .I2(\reg_op1_reg_n_0_[31] ),
        .O(\reg_op1[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_op1[29]_i_5 
       (.I0(instr_srl),
        .I1(instr_srli),
        .I2(instr_sra),
        .I3(instr_srai),
        .O(\reg_op1[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[2]_i_1 
       (.I0(\reg_op1[2]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .I4(\reg_op1[3]_i_3_n_0 ),
        .I5(\reg_op1[2]_i_3_n_0 ),
        .O(\reg_op1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \reg_op1[2]_i_2 
       (.I0(reg_out1[2]),
        .I1(\reg_op1[31]_i_10_n_0 ),
        .I2(\reg_op1_reg[7]_i_4_n_13 ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_op1[2]_i_3 
       (.I0(\reg_pc_reg_n_0_[2] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lui_auipc_jal),
        .I3(instr_lui),
        .I4(\reg_op1_reg_n_0_[6] ),
        .I5(\reg_op1[27]_i_3_n_0 ),
        .O(\reg_op1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \reg_op1[30]_i_1 
       (.I0(\reg_op1[30]_i_2_n_0 ),
        .I1(\reg_op1[30]_i_3_n_0 ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[29] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1_reg_n_0_[26] ),
        .O(\reg_op1[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88888888888)) 
    \reg_op1[30]_i_2 
       (.I0(reg_out1[30]),
        .I1(\reg_op1[31]_i_10_n_0 ),
        .I2(\reg_op1[30]_i_4_n_0 ),
        .I3(instr_srl),
        .I4(instr_srli),
        .I5(\reg_op1_reg_n_0_[31] ),
        .O(\reg_op1[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF10FF10FF10)) 
    \reg_op1[30]_i_3 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_op1_reg[31]_i_9_n_9 ),
        .I3(\reg_op1[30]_i_5_n_0 ),
        .I4(\reg_pc_reg_n_0_[30] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \reg_op1[30]_i_4 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_sh_reg_n_0_[4] ),
        .I3(\reg_sh_reg_n_0_[3] ),
        .I4(\reg_sh_reg_n_0_[2] ),
        .O(\reg_op1[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h00A80000)) 
    \reg_op1[30]_i_5 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(instr_srai),
        .I2(instr_sra),
        .I3(\cpu_state_reg_n_0_[5] ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .O(\reg_op1[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \reg_op1[30]_i_6 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(is_lui_auipc_jal),
        .I2(instr_lui),
        .O(\reg_op1[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400AE00)) 
    \reg_op1[31]_i_1 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(mem_do_wdata),
        .I3(\reg_op1[31]_i_3_n_0 ),
        .I4(mem_do_rdata),
        .I5(\reg_op1[31]_i_4_n_0 ),
        .O(\reg_op1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \reg_op1[31]_i_10 
       (.I0(\reg_op1[31]_i_20_n_0 ),
        .I1(decoded_rs1__0[3]),
        .I2(decoded_rs1__0[4]),
        .I3(decoded_rs1__0[2]),
        .I4(decoded_rs1__0[1]),
        .I5(decoded_rs1__0[0]),
        .O(\reg_op1[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_op1[31]_i_11 
       (.I0(\reg_sh_reg_n_0_[2] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[4] ),
        .O(\reg_op1[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_12 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\decoded_imm_reg_n_0_[31] ),
        .O(\reg_op1[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_13 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_op1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_14 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_op1[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_15 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_op1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_16 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_op1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_17 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_op1[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_18 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_op1[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_19 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_op1[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \reg_op1[31]_i_2 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_op1[31]_i_6_n_0 ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1_reg_n_0_[27] ),
        .O(\reg_op1[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_op1[31]_i_20 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(is_lui_auipc_jal),
        .O(\reg_op1[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD55500000000)) 
    \reg_op1[31]_i_3 
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(\cpu_state[7]_i_13_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_addr[31]_i_3_n_0 ),
        .I4(\cpu_state[7]_i_11_n_0 ),
        .I5(mem_do_rinst_reg_0),
        .O(\reg_op1[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0200020003000000)) 
    \reg_op1[31]_i_4 
       (.I0(\cpu_state[7]_i_8_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(mem_do_rinst_reg_0),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(\cpu_state_reg_n_0_[2] ),
        .O(\reg_op1[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0E0FF00)) 
    \reg_op1[31]_i_5 
       (.I0(instr_sra),
        .I1(instr_srai),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op1_reg[31]_i_9_n_8 ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .I5(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_op1[31]_i_6 
       (.I0(\reg_pc_reg_n_0_[31] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lui_auipc_jal),
        .I3(instr_lui),
        .I4(reg_out1[31]),
        .I5(\reg_op1[31]_i_10_n_0 ),
        .O(\reg_op1[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04040400)) 
    \reg_op1[31]_i_7 
       (.I0(\reg_op1[31]_i_11_n_0 ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\reg_op1[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08080800)) 
    \reg_op1[31]_i_8 
       (.I0(\reg_op1[31]_i_11_n_0 ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\reg_op1[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[3]_i_1 
       (.I0(\reg_op1[3]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .I4(\reg_op1[3]_i_3_n_0 ),
        .I5(\reg_op1[3]_i_4_n_0 ),
        .O(\reg_op1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \reg_op1[3]_i_2 
       (.I0(reg_out1[3]),
        .I1(\reg_op1[31]_i_10_n_0 ),
        .I2(\reg_op1_reg[7]_i_4_n_12 ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \reg_op1[3]_i_3 
       (.I0(\reg_op1[30]_i_4_n_0 ),
        .I1(instr_srai),
        .I2(instr_sra),
        .I3(instr_srli),
        .I4(instr_srl),
        .O(\reg_op1[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_op1[3]_i_4 
       (.I0(\reg_pc_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lui_auipc_jal),
        .I3(instr_lui),
        .I4(\reg_op1_reg_n_0_[7] ),
        .I5(\reg_op1[27]_i_3_n_0 ),
        .O(\reg_op1[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[4]_i_1 
       (.I0(\reg_op1[4]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[4]_i_3_n_0 ),
        .O(\reg_op1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[4]_i_2 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[5] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[4]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[7]_i_4_n_11 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[4]),
        .I4(\reg_pc_reg_n_0_[4] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[5]_i_1 
       (.I0(\reg_op1[5]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[5]_i_3_n_0 ),
        .O(\reg_op1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[5]_i_2 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[6] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[5]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[7]_i_4_n_10 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[5]),
        .I4(\reg_pc_reg_n_0_[5] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[6]_i_1 
       (.I0(\reg_op1[6]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[10] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[6]_i_3_n_0 ),
        .O(\reg_op1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[6]_i_2 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[7] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[6]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[7]_i_4_n_9 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[6]),
        .I4(\reg_pc_reg_n_0_[6] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[7]_i_1 
       (.I0(\reg_op1[7]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[7]_i_3_n_0 ),
        .O(\reg_op1[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_10 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\decoded_imm_reg_n_0_[2] ),
        .O(\reg_op1[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_11 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_op1[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_12 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\decoded_imm_reg_n_0_[0] ),
        .O(\reg_op1[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[7]_i_2 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[8] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[7]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[7]_i_4_n_8 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[7]),
        .I4(\reg_pc_reg_n_0_[7] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_5 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\decoded_imm_reg_n_0_[7] ),
        .O(\reg_op1[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_6 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\decoded_imm_reg_n_0_[6] ),
        .O(\reg_op1[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_7 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\decoded_imm_reg_n_0_[5] ),
        .O(\reg_op1[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_8 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\decoded_imm_reg_n_0_[4] ),
        .O(\reg_op1[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_9 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\decoded_imm_reg_n_0_[3] ),
        .O(\reg_op1[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[8]_i_1 
       (.I0(\reg_op1[8]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[8]_i_3_n_0 ),
        .O(\reg_op1[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[8]_i_2 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[9] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[8]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_15 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[8]),
        .I4(\reg_pc_reg_n_0_[8] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[9]_i_1 
       (.I0(\reg_op1[9]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[5] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[9]_i_3_n_0 ),
        .O(\reg_op1[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[9]_i_2 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[10] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[9]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_14 ),
        .I2(\reg_op1[31]_i_10_n_0 ),
        .I3(reg_out1[9]),
        .I4(\reg_pc_reg_n_0_[9] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[9]_i_3_n_0 ));
  FDRE \reg_op1_reg[0] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[0]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_op1_reg[10] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[10]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_op1_reg[11] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[11]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_op1_reg[12] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[12]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_op1_reg[13] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[13]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_op1_reg[14] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[14]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_op1_reg[15] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[15]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[15] ),
        .R(1'b0));
  CARRY8 \reg_op1_reg[15]_i_4 
       (.CI(\reg_op1_reg[7]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_op1_reg[15]_i_4_n_0 ,\reg_op1_reg[15]_i_4_n_1 ,\reg_op1_reg[15]_i_4_n_2 ,\reg_op1_reg[15]_i_4_n_3 ,\reg_op1_reg[15]_i_4_n_4 ,\reg_op1_reg[15]_i_4_n_5 ,\reg_op1_reg[15]_i_4_n_6 ,\reg_op1_reg[15]_i_4_n_7 }),
        .DI({\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] ,\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] }),
        .O({\reg_op1_reg[15]_i_4_n_8 ,\reg_op1_reg[15]_i_4_n_9 ,\reg_op1_reg[15]_i_4_n_10 ,\reg_op1_reg[15]_i_4_n_11 ,\reg_op1_reg[15]_i_4_n_12 ,\reg_op1_reg[15]_i_4_n_13 ,\reg_op1_reg[15]_i_4_n_14 ,\reg_op1_reg[15]_i_4_n_15 }),
        .S({\reg_op1[15]_i_5_n_0 ,\reg_op1[15]_i_6_n_0 ,\reg_op1[15]_i_7_n_0 ,\reg_op1[15]_i_8_n_0 ,\reg_op1[15]_i_9_n_0 ,\reg_op1[15]_i_10_n_0 ,\reg_op1[15]_i_11_n_0 ,\reg_op1[15]_i_12_n_0 }));
  FDRE \reg_op1_reg[16] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[16]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \reg_op1_reg[17] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[17]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \reg_op1_reg[18] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[18]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \reg_op1_reg[19] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[19]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \reg_op1_reg[1] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[1]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_op1_reg[20] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[20]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \reg_op1_reg[21] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[21]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \reg_op1_reg[22] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[22]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \reg_op1_reg[23] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[23]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[23] ),
        .R(1'b0));
  CARRY8 \reg_op1_reg[23]_i_4 
       (.CI(\reg_op1_reg[15]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_op1_reg[23]_i_4_n_0 ,\reg_op1_reg[23]_i_4_n_1 ,\reg_op1_reg[23]_i_4_n_2 ,\reg_op1_reg[23]_i_4_n_3 ,\reg_op1_reg[23]_i_4_n_4 ,\reg_op1_reg[23]_i_4_n_5 ,\reg_op1_reg[23]_i_4_n_6 ,\reg_op1_reg[23]_i_4_n_7 }),
        .DI({\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] ,\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] }),
        .O({\reg_op1_reg[23]_i_4_n_8 ,\reg_op1_reg[23]_i_4_n_9 ,\reg_op1_reg[23]_i_4_n_10 ,\reg_op1_reg[23]_i_4_n_11 ,\reg_op1_reg[23]_i_4_n_12 ,\reg_op1_reg[23]_i_4_n_13 ,\reg_op1_reg[23]_i_4_n_14 ,\reg_op1_reg[23]_i_4_n_15 }),
        .S({\reg_op1[23]_i_5_n_0 ,\reg_op1[23]_i_6_n_0 ,\reg_op1[23]_i_7_n_0 ,\reg_op1[23]_i_8_n_0 ,\reg_op1[23]_i_9_n_0 ,\reg_op1[23]_i_10_n_0 ,\reg_op1[23]_i_11_n_0 ,\reg_op1[23]_i_12_n_0 }));
  FDRE \reg_op1_reg[24] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[24]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \reg_op1_reg[25] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[25]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \reg_op1_reg[26] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[26]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \reg_op1_reg[27] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[27]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \reg_op1_reg[28] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[28]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \reg_op1_reg[29] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[29]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \reg_op1_reg[2] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[2]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_op1_reg[30] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[30]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \reg_op1_reg[31] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[31]_i_2_n_0 ),
        .Q(\reg_op1_reg_n_0_[31] ),
        .R(1'b0));
  CARRY8 \reg_op1_reg[31]_i_9 
       (.CI(\reg_op1_reg[23]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_reg_op1_reg[31]_i_9_CO_UNCONNECTED [7],\reg_op1_reg[31]_i_9_n_1 ,\reg_op1_reg[31]_i_9_n_2 ,\reg_op1_reg[31]_i_9_n_3 ,\reg_op1_reg[31]_i_9_n_4 ,\reg_op1_reg[31]_i_9_n_5 ,\reg_op1_reg[31]_i_9_n_6 ,\reg_op1_reg[31]_i_9_n_7 }),
        .DI({1'b0,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] ,\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] }),
        .O({\reg_op1_reg[31]_i_9_n_8 ,\reg_op1_reg[31]_i_9_n_9 ,\reg_op1_reg[31]_i_9_n_10 ,\reg_op1_reg[31]_i_9_n_11 ,\reg_op1_reg[31]_i_9_n_12 ,\reg_op1_reg[31]_i_9_n_13 ,\reg_op1_reg[31]_i_9_n_14 ,\reg_op1_reg[31]_i_9_n_15 }),
        .S({\reg_op1[31]_i_12_n_0 ,\reg_op1[31]_i_13_n_0 ,\reg_op1[31]_i_14_n_0 ,\reg_op1[31]_i_15_n_0 ,\reg_op1[31]_i_16_n_0 ,\reg_op1[31]_i_17_n_0 ,\reg_op1[31]_i_18_n_0 ,\reg_op1[31]_i_19_n_0 }));
  FDRE \reg_op1_reg[3] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[3]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_op1_reg[4] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[4]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_op1_reg[5] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[5]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_op1_reg[6] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[6]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_op1_reg[7] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[7]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[7] ),
        .R(1'b0));
  CARRY8 \reg_op1_reg[7]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\reg_op1_reg[7]_i_4_n_0 ,\reg_op1_reg[7]_i_4_n_1 ,\reg_op1_reg[7]_i_4_n_2 ,\reg_op1_reg[7]_i_4_n_3 ,\reg_op1_reg[7]_i_4_n_4 ,\reg_op1_reg[7]_i_4_n_5 ,\reg_op1_reg[7]_i_4_n_6 ,\reg_op1_reg[7]_i_4_n_7 }),
        .DI({\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] ,\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg_n_0_[1] ,\reg_op1_reg_n_0_[0] }),
        .O({\reg_op1_reg[7]_i_4_n_8 ,\reg_op1_reg[7]_i_4_n_9 ,\reg_op1_reg[7]_i_4_n_10 ,\reg_op1_reg[7]_i_4_n_11 ,\reg_op1_reg[7]_i_4_n_12 ,\reg_op1_reg[7]_i_4_n_13 ,\reg_op1_reg[7]_i_4_n_14 ,\reg_op1_reg[7]_i_4_n_15 }),
        .S({\reg_op1[7]_i_5_n_0 ,\reg_op1[7]_i_6_n_0 ,\reg_op1[7]_i_7_n_0 ,\reg_op1[7]_i_8_n_0 ,\reg_op1[7]_i_9_n_0 ,\reg_op1[7]_i_10_n_0 ,\reg_op1[7]_i_11_n_0 ,\reg_op1[7]_i_12_n_0 }));
  FDRE \reg_op1_reg[8] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[8]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_op1_reg[9] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[9]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[0]_i_1 
       (.I0(\decoded_imm_reg_n_0_[0] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[0]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[0]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[10]_i_1 
       (.I0(\decoded_imm_reg_n_0_[10] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[10]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[10]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[11]_i_1 
       (.I0(\decoded_imm_reg_n_0_[11] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[11]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[11]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[12]_i_1 
       (.I0(\decoded_imm_reg_n_0_[12] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[12]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[12]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[13]_i_1 
       (.I0(\decoded_imm_reg_n_0_[13] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[13]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[13]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[14]_i_1 
       (.I0(\decoded_imm_reg_n_0_[14] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[14]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[14]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[15]_i_1 
       (.I0(\decoded_imm_reg_n_0_[15] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[15]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[15]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[16]_i_1 
       (.I0(\decoded_imm_reg_n_0_[16] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[16]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[16]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[17]_i_1 
       (.I0(\decoded_imm_reg_n_0_[17] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[17]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[17]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[18]_i_1 
       (.I0(\decoded_imm_reg_n_0_[18] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[18]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[18]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[19]_i_1 
       (.I0(\decoded_imm_reg_n_0_[19] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[19]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[19]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[1]_i_1 
       (.I0(\decoded_imm_reg_n_0_[1] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[1]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[1]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[20]_i_1 
       (.I0(\decoded_imm_reg_n_0_[20] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[20]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[20]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[21]_i_1 
       (.I0(\decoded_imm_reg_n_0_[21] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[21]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[21]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[22]_i_1 
       (.I0(\decoded_imm_reg_n_0_[22] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[22]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[22]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[23]_i_1 
       (.I0(\decoded_imm_reg_n_0_[23] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[23]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[23]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[24]_i_1 
       (.I0(\decoded_imm_reg_n_0_[24] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[24]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[24]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[25]_i_1 
       (.I0(\decoded_imm_reg_n_0_[25] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[25]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[25]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[26]_i_1 
       (.I0(\decoded_imm_reg_n_0_[26] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[26]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[26]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[27]_i_1 
       (.I0(\decoded_imm_reg_n_0_[27] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[27]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[27]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[28]_i_1 
       (.I0(\decoded_imm_reg_n_0_[28] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[28]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[28]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[29]_i_1 
       (.I0(\decoded_imm_reg_n_0_[29] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[29]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[29]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[2]_i_1 
       (.I0(\decoded_imm_reg_n_0_[2] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[2]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[2]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[30]_i_1 
       (.I0(\decoded_imm_reg_n_0_[30] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[30]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_op2[31]_i_1 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(mem_do_rinst_reg_0),
        .O(\reg_op2[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[31]_i_2 
       (.I0(\decoded_imm_reg_n_0_[31] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[31]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[31]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \reg_op2[31]_i_3 
       (.I0(decoded_imm_j[3]),
        .I1(decoded_imm_j[4]),
        .I2(decoded_imm_j[2]),
        .I3(decoded_imm_j[1]),
        .I4(decoded_imm_j[11]),
        .I5(\cpu_state[3]_i_3_n_0 ),
        .O(\reg_op2[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[3]_i_1 
       (.I0(\decoded_imm_reg_n_0_[3] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[3]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[3]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[4]_i_1 
       (.I0(\decoded_imm_reg_n_0_[4] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[4]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[4]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[5]_i_1 
       (.I0(\decoded_imm_reg_n_0_[5] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[5]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[5]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[6]_i_1 
       (.I0(\decoded_imm_reg_n_0_[6] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[6]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[6]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[7]_i_1 
       (.I0(\decoded_imm_reg_n_0_[7] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[7]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[7]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[8]_i_1 
       (.I0(\decoded_imm_reg_n_0_[8] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[8]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[8]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[9]_i_1 
       (.I0(\decoded_imm_reg_n_0_[9] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[9]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[9]));
  FDRE \reg_op2_reg[0] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[0]),
        .Q(\reg_op2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_op2_reg[10] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[10]),
        .Q(\reg_op2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_op2_reg[11] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[11]),
        .Q(\reg_op2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_op2_reg[12] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[12]),
        .Q(\reg_op2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_op2_reg[13] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[13]),
        .Q(\reg_op2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_op2_reg[14] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[14]),
        .Q(\reg_op2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_op2_reg[15] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[15]),
        .Q(\reg_op2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_op2_reg[16] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[16]),
        .Q(\reg_op2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \reg_op2_reg[17] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[17]),
        .Q(\reg_op2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \reg_op2_reg[18] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[18]),
        .Q(\reg_op2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \reg_op2_reg[19] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[19]),
        .Q(\reg_op2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \reg_op2_reg[1] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[1]),
        .Q(\reg_op2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_op2_reg[20] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[20]),
        .Q(\reg_op2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \reg_op2_reg[21] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[21]),
        .Q(\reg_op2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \reg_op2_reg[22] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[22]),
        .Q(\reg_op2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \reg_op2_reg[23] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[23]),
        .Q(\reg_op2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \reg_op2_reg[24] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[24]),
        .Q(\reg_op2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \reg_op2_reg[25] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[25]),
        .Q(\reg_op2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \reg_op2_reg[26] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[26]),
        .Q(\reg_op2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \reg_op2_reg[27] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[27]),
        .Q(\reg_op2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \reg_op2_reg[28] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[28]),
        .Q(\reg_op2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \reg_op2_reg[29] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[29]),
        .Q(\reg_op2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \reg_op2_reg[2] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[2]),
        .Q(\reg_op2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_op2_reg[30] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[30]),
        .Q(\reg_op2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \reg_op2_reg[31] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[31]),
        .Q(\reg_op2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \reg_op2_reg[3] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[3]),
        .Q(\reg_op2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_op2_reg[4] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[4]),
        .Q(\reg_op2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_op2_reg[5] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[5]),
        .Q(\reg_op2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_op2_reg[6] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[6]),
        .Q(\reg_op2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_op2_reg[7] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[7]),
        .Q(\reg_op2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_op2_reg[8] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[8]),
        .Q(\reg_op2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_op2_reg[9] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[9]),
        .Q(\reg_op2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[0]_i_1 
       (.I0(\reg_out[0]_i_2_n_0 ),
        .I1(\reg_out[0]_i_3_n_0 ),
        .I2(\reg_out[0]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[0]_i_5_n_0 ),
        .I5(\reg_out[0]_i_6_n_0 ),
        .O(\reg_out[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[0]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[0]),
        .O(\reg_out[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8CC88)) 
    \reg_out[0]_i_3 
       (.I0(\mem_rdata_q[24]_i_1_n_0 ),
        .I1(\reg_out[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[16]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_4_n_0 ),
        .I4(\reg_out[6]_i_8_n_0 ),
        .O(\reg_out[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[0]_i_4 
       (.I0(\mem_rdata_q[8]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[3]_i_7_n_0 ),
        .I3(mem_rdata[0]),
        .I4(\reg_out[3]_i_9_n_0 ),
        .O(\reg_out[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[0]_i_5 
       (.I0(count_cycle_reg[32]),
        .I1(\count_instr_reg_n_0_[0] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[0]_i_6 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\decoded_imm_reg_n_0_[0] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[0]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[10]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[10] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[10]_i_2_n_0 ),
        .I4(\reg_out[10]_i_3_n_0 ),
        .O(\reg_out[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[10]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_14 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[10]),
        .I4(mem_rdata[26]),
        .I5(\reg_out[14]_i_8_n_0 ),
        .O(\reg_out[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[10]_i_3 
       (.I0(\mem_rdata_q[10]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[14]_i_9_n_0 ),
        .I3(\reg_out[10]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[10]_i_4 
       (.I0(\reg_out[10]_i_6_n_0 ),
        .I1(ram_rdata[26]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [26]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[10]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[10]),
        .I3(\count_instr_reg_n_0_[10] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[42]),
        .O(\reg_out[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[10]_i_6 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [26]),
        .O(\reg_out[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[11]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[11]_i_2_n_0 ),
        .I4(\reg_out[11]_i_3_n_0 ),
        .O(\reg_out[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[11]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_13 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[11]),
        .I4(mem_rdata[27]),
        .I5(\reg_out[14]_i_8_n_0 ),
        .O(\reg_out[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[11]_i_3 
       (.I0(\mem_rdata_q[11]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[14]_i_9_n_0 ),
        .I3(\reg_out[11]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[11]_i_4 
       (.I0(\reg_out[11]_i_6_n_0 ),
        .I1(ram_rdata[27]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [27]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[11]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[11]),
        .I3(\count_instr_reg_n_0_[11] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[43]),
        .O(\reg_out[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[11]_i_6 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [27]),
        .O(\reg_out[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[12]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[12]_i_2_n_0 ),
        .I4(\reg_out[12]_i_3_n_0 ),
        .O(\reg_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[12]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_12 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[12]),
        .I4(mem_rdata[28]),
        .I5(\reg_out[14]_i_8_n_0 ),
        .O(\reg_out[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[12]_i_3 
       (.I0(\mem_rdata_q[12]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[14]_i_9_n_0 ),
        .I3(\reg_out[12]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[12]_i_4 
       (.I0(\reg_out[12]_i_6_n_0 ),
        .I1(ram_rdata[28]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [28]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[12]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[12]),
        .I3(\count_instr_reg_n_0_[12] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[44]),
        .O(\reg_out[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[12]_i_6 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [28]),
        .O(\reg_out[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[13]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[13]_i_2_n_0 ),
        .I4(\reg_out[13]_i_3_n_0 ),
        .O(\reg_out[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[13]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_11 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[13]),
        .I4(mem_rdata[29]),
        .I5(\reg_out[14]_i_8_n_0 ),
        .O(\reg_out[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[13]_i_3 
       (.I0(\mem_rdata_q[13]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[14]_i_9_n_0 ),
        .I3(\reg_out[13]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[13]_i_4 
       (.I0(\reg_out[13]_i_6_n_0 ),
        .I1(ram_rdata[29]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [29]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[13]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[13]),
        .I3(\count_instr_reg_n_0_[13] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[45]),
        .O(\reg_out[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[13]_i_6 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [29]),
        .O(\reg_out[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[14]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[14]_i_3_n_0 ),
        .I4(\reg_out[14]_i_4_n_0 ),
        .O(\reg_out[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[14]_i_10 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[14]),
        .I3(\count_instr_reg_n_0_[14] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[46]),
        .O(\reg_out[14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \reg_out[14]_i_11 
       (.I0(is_sb_sh_sw_i_7_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_rdata_q[6]_i_4_n_0 ),
        .I4(\mem_rdata_q_reg[31]_1 [31]),
        .O(\reg_out[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[14]_i_12 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [30]),
        .O(\reg_out[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \reg_out[14]_i_2 
       (.I0(\reg_out[31]_i_12_n_0 ),
        .I1(\reg_out[14]_i_5_n_0 ),
        .I2(\reg_out[31]_i_9_n_0 ),
        .I3(\reg_out[31]_i_8_n_0 ),
        .I4(latched_is_lb_reg_n_0),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[14]_i_3 
       (.I0(\reg_out_reg[16]_i_5_n_10 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[14]),
        .I4(mem_rdata[30]),
        .I5(\reg_out[14]_i_8_n_0 ),
        .O(\reg_out[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[14]_i_4 
       (.I0(\mem_rdata_q[14]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[14]_i_9_n_0 ),
        .I3(\reg_out[14]_i_10_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \reg_out[14]_i_5 
       (.I0(\reg_out[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[14]_i_11_n_0 ),
        .I3(\mem_rdata_q[31]_i_8_n_0 ),
        .I4(ram_rdata[31]),
        .I5(\reg_out[31]_i_20_n_0 ),
        .O(\reg_out[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[14]_i_6 
       (.I0(instr_rdcycle),
        .I1(\cpu_state_reg_n_0_[5] ),
        .O(\reg_out[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[14]_i_7 
       (.I0(\reg_out[14]_i_12_n_0 ),
        .I1(ram_rdata[30]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [30]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[30]));
  LUT6 #(
    .INIT(64'h5400000000000000)) 
    \reg_out[14]_i_8 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(latched_is_lh_reg_n_0),
        .I2(latched_is_lu_reg_n_0),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(\mem_wordsize_reg_n_0_[0] ),
        .O(\reg_out[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \reg_out[14]_i_9 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(latched_is_lh_reg_n_0),
        .I2(latched_is_lu_reg_n_0),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(\mem_wordsize_reg_n_0_[0] ),
        .O(\reg_out[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[15]_i_1 
       (.I0(\reg_out[15]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[15]_i_3_n_0 ),
        .I5(\reg_out[15]_i_4_n_0 ),
        .O(\reg_out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[15]_i_2 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[15]_i_3 
       (.I0(count_cycle_reg[15]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[16]_i_5_n_9 ),
        .O(\reg_out[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB80000)) 
    \reg_out[15]_i_4 
       (.I0(\mem_rdata_q[15]_i_1_n_0 ),
        .I1(\reg_out[31]_i_7_n_0 ),
        .I2(\mem_rdata_q[31]_i_3_n_0 ),
        .I3(\mem_rdata_q[31]_i_4_n_0 ),
        .I4(\reg_out[15]_i_5_n_0 ),
        .I5(\reg_out[15]_i_6_n_0 ),
        .O(\reg_out[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \reg_out[15]_i_5 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(latched_is_lu_reg_n_0),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\reg_out[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA800000000)) 
    \reg_out[15]_i_6 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(instr_rdinstrh),
        .I2(instr_rdinstr),
        .I3(instr_rdcycleh),
        .I4(instr_rdcycle),
        .I5(\reg_out[15]_i_7_n_0 ),
        .O(\reg_out[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[15]_i_7 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[15]),
        .I3(\count_instr_reg_n_0_[15] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[47]),
        .O(\reg_out[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[16]_i_1 
       (.I0(\reg_out[16]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[16]_i_3_n_0 ),
        .I5(\reg_out[16]_i_4_n_0 ),
        .O(\reg_out[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_10 
       (.I0(\reg_pc_reg_n_0_[13] ),
        .I1(\decoded_imm_reg_n_0_[13] ),
        .O(\reg_out[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_11 
       (.I0(\reg_pc_reg_n_0_[12] ),
        .I1(\decoded_imm_reg_n_0_[12] ),
        .O(\reg_out[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_12 
       (.I0(\reg_pc_reg_n_0_[11] ),
        .I1(\decoded_imm_reg_n_0_[11] ),
        .O(\reg_out[16]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_13 
       (.I0(\reg_pc_reg_n_0_[10] ),
        .I1(\decoded_imm_reg_n_0_[10] ),
        .O(\reg_out[16]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_14 
       (.I0(\reg_pc_reg_n_0_[9] ),
        .I1(\decoded_imm_reg_n_0_[9] ),
        .O(\reg_out[16]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[16]_i_2 
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[16]_i_3 
       (.I0(count_cycle_reg[16]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[16]_i_5_n_8 ),
        .O(\reg_out[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[16]_i_4 
       (.I0(\mem_rdata_q[16]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[16]_i_6_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[16]_i_6 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[16]),
        .I3(\count_instr_reg_n_0_[16] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[48]),
        .O(\reg_out[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_7 
       (.I0(\reg_pc_reg_n_0_[16] ),
        .I1(\decoded_imm_reg_n_0_[16] ),
        .O(\reg_out[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_8 
       (.I0(\reg_pc_reg_n_0_[15] ),
        .I1(\decoded_imm_reg_n_0_[15] ),
        .O(\reg_out[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_9 
       (.I0(\reg_pc_reg_n_0_[14] ),
        .I1(\decoded_imm_reg_n_0_[14] ),
        .O(\reg_out[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[17]_i_1 
       (.I0(\reg_out[17]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[17]_i_3_n_0 ),
        .I5(\reg_out[17]_i_4_n_0 ),
        .O(\reg_out[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[17]_i_2 
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[17]_i_3 
       (.I0(count_cycle_reg[17]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_15 ),
        .O(\reg_out[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[17]_i_4 
       (.I0(\mem_rdata_q[17]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[17]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[17]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[17]),
        .I3(\count_instr_reg_n_0_[17] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[49]),
        .O(\reg_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[18]_i_1 
       (.I0(\reg_out[18]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[18]_i_3_n_0 ),
        .I5(\reg_out[18]_i_4_n_0 ),
        .O(\reg_out[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[18]_i_2 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[18]_i_3 
       (.I0(count_cycle_reg[18]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_14 ),
        .O(\reg_out[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[18]_i_4 
       (.I0(\mem_rdata_q[18]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[18]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[18]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[18]),
        .I3(\count_instr_reg_n_0_[18] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[50]),
        .O(\reg_out[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[19]_i_1 
       (.I0(\reg_out[19]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[19]_i_3_n_0 ),
        .I5(\reg_out[19]_i_4_n_0 ),
        .O(\reg_out[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[19]_i_2 
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[19]_i_3 
       (.I0(count_cycle_reg[19]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_13 ),
        .O(\reg_out[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[19]_i_4 
       (.I0(\mem_rdata_q[19]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[19]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[19]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[19]),
        .I3(\count_instr_reg_n_0_[19] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[51]),
        .O(\reg_out[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[1]_i_1 
       (.I0(\reg_out[1]_i_2_n_0 ),
        .I1(\reg_out[1]_i_3_n_0 ),
        .I2(\reg_out[1]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[1]_i_5_n_0 ),
        .I5(\reg_out[1]_i_6_n_0 ),
        .O(\reg_out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[1]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[1]),
        .O(\reg_out[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8CC88)) 
    \reg_out[1]_i_3 
       (.I0(\mem_rdata_q[25]_i_1_n_0 ),
        .I1(\reg_out[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[17]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_4_n_0 ),
        .I4(\reg_out[6]_i_8_n_0 ),
        .O(\reg_out[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[1]_i_4 
       (.I0(\mem_rdata_q[9]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[3]_i_7_n_0 ),
        .I3(mem_rdata[1]),
        .I4(\reg_out[3]_i_9_n_0 ),
        .O(\reg_out[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[1]_i_5 
       (.I0(count_cycle_reg[33]),
        .I1(\count_instr_reg_n_0_[1] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[1]_i_6 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out[1]_i_7_n_0 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[1]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[1]_i_7 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_out[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[20]_i_1 
       (.I0(\reg_out[20]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[20]_i_3_n_0 ),
        .I5(\reg_out[20]_i_4_n_0 ),
        .O(\reg_out[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[20]_i_2 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[20]_i_3 
       (.I0(count_cycle_reg[20]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_12 ),
        .O(\reg_out[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[20]_i_4 
       (.I0(\mem_rdata_q[20]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[20]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[20]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[20]),
        .I3(\count_instr_reg_n_0_[20] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[52]),
        .O(\reg_out[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[21]_i_1 
       (.I0(\reg_out[21]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[21]_i_3_n_0 ),
        .I5(\reg_out[21]_i_4_n_0 ),
        .O(\reg_out[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[21]_i_2 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[21]_i_3 
       (.I0(count_cycle_reg[21]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_11 ),
        .O(\reg_out[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[21]_i_4 
       (.I0(\mem_rdata_q[21]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[21]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[21]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[21]),
        .I3(\count_instr_reg_n_0_[21] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[53]),
        .O(\reg_out[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[22]_i_1 
       (.I0(\reg_out[22]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[22]_i_3_n_0 ),
        .I5(\reg_out[22]_i_4_n_0 ),
        .O(\reg_out[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[22]_i_2 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[22]_i_3 
       (.I0(count_cycle_reg[22]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_10 ),
        .O(\reg_out[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[22]_i_4 
       (.I0(\mem_rdata_q[22]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[22]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[22]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[22]),
        .I3(\count_instr_reg_n_0_[22] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[54]),
        .O(\reg_out[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[23]_i_1 
       (.I0(\reg_out[23]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[23]_i_3_n_0 ),
        .I5(\reg_out[23]_i_4_n_0 ),
        .O(\reg_out[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[23]_i_2 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[23]_i_3 
       (.I0(count_cycle_reg[23]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_9 ),
        .O(\reg_out[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[23]_i_4 
       (.I0(\mem_rdata_q[23]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[23]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[23]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[23]),
        .I3(\count_instr_reg_n_0_[23] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[55]),
        .O(\reg_out[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[24]_i_1 
       (.I0(\reg_out[24]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[24]_i_3_n_0 ),
        .I5(\reg_out[24]_i_4_n_0 ),
        .O(\reg_out[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_10 
       (.I0(\reg_pc_reg_n_0_[21] ),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_out[24]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_11 
       (.I0(\reg_pc_reg_n_0_[20] ),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_out[24]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_12 
       (.I0(\reg_pc_reg_n_0_[19] ),
        .I1(\decoded_imm_reg_n_0_[19] ),
        .O(\reg_out[24]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_13 
       (.I0(\reg_pc_reg_n_0_[18] ),
        .I1(\decoded_imm_reg_n_0_[18] ),
        .O(\reg_out[24]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_14 
       (.I0(\reg_pc_reg_n_0_[17] ),
        .I1(\decoded_imm_reg_n_0_[17] ),
        .O(\reg_out[24]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[24]_i_2 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[24]_i_3 
       (.I0(count_cycle_reg[24]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_8 ),
        .O(\reg_out[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[24]_i_4 
       (.I0(\mem_rdata_q[24]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[24]_i_6_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[24]_i_6 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[24]),
        .I3(\count_instr_reg_n_0_[24] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[56]),
        .O(\reg_out[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_7 
       (.I0(\reg_pc_reg_n_0_[24] ),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_out[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_8 
       (.I0(\reg_pc_reg_n_0_[23] ),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_out[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_9 
       (.I0(\reg_pc_reg_n_0_[22] ),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_out[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[25]_i_1 
       (.I0(\reg_out[25]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[25]_i_3_n_0 ),
        .I5(\reg_out[25]_i_4_n_0 ),
        .O(\reg_out[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[25]_i_2 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[25]_i_3 
       (.I0(count_cycle_reg[25]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_13_n_15 ),
        .O(\reg_out[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[25]_i_4 
       (.I0(\mem_rdata_q[25]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[25]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[25]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[25]),
        .I3(\count_instr_reg_n_0_[25] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[57]),
        .O(\reg_out[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[26]_i_1 
       (.I0(\reg_out[26]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[26]_i_3_n_0 ),
        .I5(\reg_out[26]_i_4_n_0 ),
        .O(\reg_out[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[26]_i_2 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[26]_i_3 
       (.I0(count_cycle_reg[26]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_13_n_14 ),
        .O(\reg_out[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[26]_i_4 
       (.I0(\mem_rdata_q[26]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[26]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[26]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[26]),
        .I3(\count_instr_reg_n_0_[26] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[58]),
        .O(\reg_out[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[27]_i_1 
       (.I0(\reg_out[27]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[27]_i_3_n_0 ),
        .I5(\reg_out[27]_i_4_n_0 ),
        .O(\reg_out[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[27]_i_2 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[27]_i_3 
       (.I0(count_cycle_reg[27]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_13_n_13 ),
        .O(\reg_out[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[27]_i_4 
       (.I0(\mem_rdata_q[27]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[27]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[27]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[27]),
        .I3(\count_instr_reg_n_0_[27] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[59]),
        .O(\reg_out[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[28]_i_1 
       (.I0(\reg_out[28]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[28]_i_3_n_0 ),
        .I5(\reg_out[28]_i_4_n_0 ),
        .O(\reg_out[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[28]_i_2 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[28]_i_3 
       (.I0(count_cycle_reg[28]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_13_n_12 ),
        .O(\reg_out[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[28]_i_4 
       (.I0(\mem_rdata_q[28]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[28]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[28]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[28]),
        .I3(\count_instr_reg_n_0_[28] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[60]),
        .O(\reg_out[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[29]_i_1 
       (.I0(\reg_out[29]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[29]_i_3_n_0 ),
        .I5(\reg_out[29]_i_4_n_0 ),
        .O(\reg_out[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[29]_i_2 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[29]_i_3 
       (.I0(count_cycle_reg[29]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_13_n_11 ),
        .O(\reg_out[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[29]_i_4 
       (.I0(\mem_rdata_q[29]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[29]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[29]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[29]),
        .I3(\count_instr_reg_n_0_[29] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[61]),
        .O(\reg_out[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[2]_i_1 
       (.I0(\reg_out[2]_i_2_n_0 ),
        .I1(\reg_out[2]_i_3_n_0 ),
        .I2(\reg_out[2]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[2]_i_5_n_0 ),
        .I5(\reg_out[2]_i_6_n_0 ),
        .O(\reg_out[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[2]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[2]),
        .O(\reg_out[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8CC88)) 
    \reg_out[2]_i_3 
       (.I0(\mem_rdata_q[26]_i_1_n_0 ),
        .I1(\reg_out[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[18]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_4_n_0 ),
        .I4(\reg_out[6]_i_8_n_0 ),
        .O(\reg_out[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[2]_i_4 
       (.I0(\mem_rdata_q[10]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[3]_i_7_n_0 ),
        .I3(mem_rdata[2]),
        .I4(\reg_out[3]_i_9_n_0 ),
        .O(\reg_out[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[2]_i_5 
       (.I0(count_cycle_reg[34]),
        .I1(\count_instr_reg_n_0_[2] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[2]_i_6 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_14 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[2]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \reg_out[2]_i_7 
       (.I0(\mem_rdata_q_reg[31]_0 [2]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[2]),
        .I4(\reg_out[2]_i_8_n_0 ),
        .O(mem_rdata[2]));
  LUT6 #(
    .INIT(64'h000C0A0000000000)) 
    \reg_out[2]_i_8 
       (.I0(simpleuart_reg_dat_do[2]),
        .I1(\mem_rdata_q_reg[31]_1 [2]),
        .I2(\mem_rdata_q[6]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(is_sb_sh_sw_i_7_n_0),
        .O(\reg_out[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[30]_i_1 
       (.I0(\reg_out[30]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[30]_i_3_n_0 ),
        .I5(\reg_out[30]_i_4_n_0 ),
        .O(\reg_out[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[30]_i_2 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[30]_i_3 
       (.I0(count_cycle_reg[30]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_13_n_10 ),
        .O(\reg_out[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[30]_i_4 
       (.I0(\mem_rdata_q[30]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[30]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[30]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[30]),
        .I3(\count_instr_reg_n_0_[30] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[62]),
        .O(\reg_out[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[31]_i_1 
       (.I0(\reg_out[31]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[31]_i_5_n_0 ),
        .I5(\reg_out[31]_i_6_n_0 ),
        .O(\reg_out[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[31]_i_10 
       (.I0(\reg_out[31]_i_20_n_0 ),
        .I1(ram_rdata[31]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [31]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_out[31]_i_11 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \reg_out[31]_i_12 
       (.I0(\reg_out[6]_i_8_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_21_n_0 ),
        .I3(\mem_rdata_q[31]_i_8_n_0 ),
        .I4(ram_rdata[23]),
        .I5(\reg_out[31]_i_22_n_0 ),
        .O(\reg_out[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \reg_out[31]_i_14 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(latched_is_lu_reg_n_0),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .O(\reg_out[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[31]_i_15 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[31]),
        .I3(\count_instr_reg_n_0_[31] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[63]),
        .O(\reg_out[31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h55540000)) 
    \reg_out[31]_i_16 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_out[31]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \reg_out[31]_i_17 
       (.I0(is_sb_sh_sw_i_7_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_rdata_q[6]_i_4_n_0 ),
        .I4(\mem_rdata_q_reg[31]_1 [15]),
        .O(\reg_out[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[31]_i_18 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [15]),
        .O(\reg_out[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000C0A0000000000)) 
    \reg_out[31]_i_19 
       (.I0(simpleuart_reg_dat_do[7]),
        .I1(\mem_rdata_q_reg[31]_1 [7]),
        .I2(\mem_rdata_q[6]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(is_sb_sh_sw_i_7_n_0),
        .O(\reg_out[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[31]_i_2 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[31]_i_20 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [31]),
        .O(\reg_out[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \reg_out[31]_i_21 
       (.I0(is_sb_sh_sw_i_7_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\mem_rdata_q[6]_i_4_n_0 ),
        .I4(\mem_rdata_q_reg[31]_1 [23]),
        .O(\reg_out[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[31]_i_22 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [23]),
        .O(\reg_out[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_23 
       (.I0(\reg_pc_reg_n_0_[31] ),
        .I1(\decoded_imm_reg_n_0_[31] ),
        .O(\reg_out[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_24 
       (.I0(\reg_pc_reg_n_0_[30] ),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_out[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_25 
       (.I0(\reg_pc_reg_n_0_[29] ),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_out[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_26 
       (.I0(\reg_pc_reg_n_0_[28] ),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_out[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_27 
       (.I0(\reg_pc_reg_n_0_[27] ),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_out[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_28 
       (.I0(\reg_pc_reg_n_0_[26] ),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_out[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_29 
       (.I0(\reg_pc_reg_n_0_[25] ),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_out[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4444444040404440)) 
    \reg_out[31]_i_3 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(latched_is_lh_reg_n_0),
        .I2(\mem_rdata_q[31]_i_4_n_0 ),
        .I3(\mem_rdata_q[31]_i_3_n_0 ),
        .I4(\reg_out[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[15]_i_1_n_0 ),
        .O(\reg_out[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_out[31]_i_30 
       (.I0(\mem_rdata_q[6]_i_11_n_0 ),
        .I1(\mem_rdata_q[31]_i_15_n_0 ),
        .I2(\mem_rdata_q[6]_i_10_n_0 ),
        .I3(\mem_rdata_q[6]_i_9_n_0 ),
        .I4(Q[1]),
        .O(\reg_out[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \reg_out[31]_i_4 
       (.I0(latched_is_lb_reg_n_0),
        .I1(\reg_out[31]_i_8_n_0 ),
        .I2(\reg_out[31]_i_9_n_0 ),
        .I3(mem_rdata[31]),
        .I4(\reg_out[31]_i_11_n_0 ),
        .I5(\reg_out[31]_i_12_n_0 ),
        .O(\reg_out[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[31]_i_5 
       (.I0(count_cycle_reg[31]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_13_n_9 ),
        .O(\reg_out[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[31]_i_6 
       (.I0(\mem_rdata_q[31]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_14_n_0 ),
        .I3(\reg_out[31]_i_15_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \reg_out[31]_i_7 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \reg_out[31]_i_8 
       (.I0(\reg_out[3]_i_7_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[31]_i_17_n_0 ),
        .I3(\mem_rdata_q[31]_i_8_n_0 ),
        .I4(ram_rdata[15]),
        .I5(\reg_out[31]_i_18_n_0 ),
        .O(\reg_out[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \reg_out[31]_i_9 
       (.I0(\reg_out[3]_i_9_n_0 ),
        .I1(\reg_out[31]_i_19_n_0 ),
        .I2(ram_rdata[7]),
        .I3(\mem_rdata_q[31]_i_8_n_0 ),
        .I4(\mem_rdata_q[6]_i_2_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [7]),
        .O(\reg_out[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[3]_i_1 
       (.I0(\reg_out[3]_i_2_n_0 ),
        .I1(\reg_out[3]_i_3_n_0 ),
        .I2(\reg_out[3]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[3]_i_5_n_0 ),
        .I5(\reg_out[3]_i_6_n_0 ),
        .O(\reg_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000C0A0000000000)) 
    \reg_out[3]_i_10 
       (.I0(simpleuart_reg_dat_do[3]),
        .I1(\mem_rdata_q_reg[31]_1 [3]),
        .I2(\mem_rdata_q[6]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(is_sb_sh_sw_i_7_n_0),
        .O(\reg_out[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[3]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[3]),
        .O(\reg_out[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8CC88)) 
    \reg_out[3]_i_3 
       (.I0(\mem_rdata_q[27]_i_1_n_0 ),
        .I1(\reg_out[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[19]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_4_n_0 ),
        .I4(\reg_out[6]_i_8_n_0 ),
        .O(\reg_out[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[3]_i_4 
       (.I0(\mem_rdata_q[11]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[3]_i_7_n_0 ),
        .I3(mem_rdata[3]),
        .I4(\reg_out[3]_i_9_n_0 ),
        .O(\reg_out[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[3]_i_5 
       (.I0(count_cycle_reg[35]),
        .I1(\count_instr_reg_n_0_[3] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[3]_i_6 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_13 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[3]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \reg_out[3]_i_7 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \reg_out[3]_i_8 
       (.I0(\mem_rdata_q_reg[31]_0 [3]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[3]),
        .I4(\reg_out[3]_i_10_n_0 ),
        .O(mem_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h115F)) 
    \reg_out[3]_i_9 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[4]_i_1 
       (.I0(\reg_out[4]_i_2_n_0 ),
        .I1(\reg_out[4]_i_3_n_0 ),
        .I2(\reg_out[4]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[4]_i_5_n_0 ),
        .I5(\reg_out[4]_i_6_n_0 ),
        .O(\reg_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[4]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[4]),
        .O(\reg_out[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8CC88)) 
    \reg_out[4]_i_3 
       (.I0(\mem_rdata_q[28]_i_1_n_0 ),
        .I1(\reg_out[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[20]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_4_n_0 ),
        .I4(\reg_out[6]_i_8_n_0 ),
        .O(\reg_out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[4]_i_4 
       (.I0(mem_rdata[12]),
        .I1(mem_rdata[4]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[4]_i_5 
       (.I0(count_cycle_reg[36]),
        .I1(\count_instr_reg_n_0_[4] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[4]_i_6 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_12 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[4]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[4]_i_7 
       (.I0(\reg_out[4]_i_8_n_0 ),
        .I1(ram_rdata[12]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [12]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[12]));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[4]_i_8 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [12]),
        .O(\reg_out[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[5]_i_1 
       (.I0(\reg_out[5]_i_2_n_0 ),
        .I1(\reg_out[5]_i_3_n_0 ),
        .I2(\reg_out[5]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[5]_i_5_n_0 ),
        .I5(\reg_out[5]_i_6_n_0 ),
        .O(\reg_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[5]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[5]),
        .O(\reg_out[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8CC88)) 
    \reg_out[5]_i_3 
       (.I0(\mem_rdata_q[29]_i_1_n_0 ),
        .I1(\reg_out[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[21]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_4_n_0 ),
        .I4(\reg_out[6]_i_8_n_0 ),
        .O(\reg_out[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[5]_i_4 
       (.I0(mem_rdata[13]),
        .I1(mem_rdata[5]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[5]_i_5 
       (.I0(count_cycle_reg[37]),
        .I1(\count_instr_reg_n_0_[5] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[5]_i_6 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_11 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[5]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[5]_i_7 
       (.I0(\reg_out[5]_i_8_n_0 ),
        .I1(ram_rdata[13]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [13]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[13]));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[5]_i_8 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [13]),
        .O(\reg_out[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[6]_i_1 
       (.I0(\reg_out[6]_i_2_n_0 ),
        .I1(\reg_out[6]_i_3_n_0 ),
        .I2(\reg_out[6]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[6]_i_6_n_0 ),
        .I5(\reg_out[6]_i_7_n_0 ),
        .O(\reg_out[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \reg_out[6]_i_10 
       (.I0(\mem_rdata_q_reg[31]_0 [6]),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(ram_rdata[6]),
        .I4(\reg_out[6]_i_12_n_0 ),
        .O(mem_rdata[6]));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[6]_i_11 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [14]),
        .O(\reg_out[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000C0A0000000000)) 
    \reg_out[6]_i_12 
       (.I0(simpleuart_reg_dat_do[6]),
        .I1(\mem_rdata_q_reg[31]_1 [6]),
        .I2(\mem_rdata_q[6]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(is_sb_sh_sw_i_7_n_0),
        .O(\reg_out[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[6]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[6]),
        .O(\reg_out[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8CC88)) 
    \reg_out[6]_i_3 
       (.I0(\mem_rdata_q[30]_i_1_n_0 ),
        .I1(\reg_out[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[22]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_4_n_0 ),
        .I4(\reg_out[6]_i_8_n_0 ),
        .O(\reg_out[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[6]_i_4 
       (.I0(mem_rdata[14]),
        .I1(mem_rdata[6]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \reg_out[6]_i_5 
       (.I0(latched_is_lb_reg_n_0),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(latched_is_lh_reg_n_0),
        .O(\reg_out[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[6]_i_6 
       (.I0(count_cycle_reg[38]),
        .I1(\count_instr_reg_n_0_[6] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[6]_i_7 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_10 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[6]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \reg_out[6]_i_8 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[6]_i_9 
       (.I0(\reg_out[6]_i_11_n_0 ),
        .I1(ram_rdata[14]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [14]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_out[7]_i_1 
       (.I0(\reg_out[7]_i_2_n_0 ),
        .I1(\reg_out[7]_i_3_n_0 ),
        .I2(\reg_out[7]_i_4_n_0 ),
        .I3(\reg_out[7]_i_5_n_0 ),
        .I4(\reg_out[14]_i_2_n_0 ),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[7]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[7]),
        .O(\reg_out[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \reg_out[7]_i_3 
       (.I0(\reg_out[7]_i_7_n_0 ),
        .I1(\reg_out[31]_i_8_n_0 ),
        .I2(\reg_out[31]_i_9_n_0 ),
        .I3(mem_rdata[31]),
        .I4(\reg_out[31]_i_11_n_0 ),
        .I5(\reg_out[31]_i_12_n_0 ),
        .O(\reg_out[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[7]_i_4 
       (.I0(count_cycle_reg[39]),
        .I1(\count_instr_reg_n_0_[7] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[7]_i_5 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[7]_i_6 
       (.I0(count_cycle_reg[7]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[8]_i_4_n_9 ),
        .O(\reg_out[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_out[7]_i_7 
       (.I0(latched_is_lh_reg_n_0),
        .I1(latched_is_lu_reg_n_0),
        .I2(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[8]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[8]_i_2_n_0 ),
        .I4(\reg_out[8]_i_3_n_0 ),
        .O(\reg_out[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_10 
       (.I0(\reg_pc_reg_n_0_[5] ),
        .I1(\decoded_imm_reg_n_0_[5] ),
        .O(\reg_out[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_11 
       (.I0(\reg_pc_reg_n_0_[4] ),
        .I1(\decoded_imm_reg_n_0_[4] ),
        .O(\reg_out[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_12 
       (.I0(\reg_pc_reg_n_0_[3] ),
        .I1(\decoded_imm_reg_n_0_[3] ),
        .O(\reg_out[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_13 
       (.I0(\reg_pc_reg_n_0_[2] ),
        .I1(\decoded_imm_reg_n_0_[2] ),
        .O(\reg_out[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_14 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_out[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[8]_i_15 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [24]),
        .O(\reg_out[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[8]_i_2 
       (.I0(\reg_out_reg[8]_i_4_n_8 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[8]),
        .I4(mem_rdata[24]),
        .I5(\reg_out[14]_i_8_n_0 ),
        .O(\reg_out[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[8]_i_3 
       (.I0(\mem_rdata_q[8]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[14]_i_9_n_0 ),
        .I3(\reg_out[8]_i_6_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[8]_i_5 
       (.I0(\reg_out[8]_i_15_n_0 ),
        .I1(ram_rdata[24]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [24]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[8]_i_6 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[8]),
        .I3(\count_instr_reg_n_0_[8] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[40]),
        .O(\reg_out[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_7 
       (.I0(\reg_pc_reg_n_0_[8] ),
        .I1(\decoded_imm_reg_n_0_[8] ),
        .O(\reg_out[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_8 
       (.I0(\reg_pc_reg_n_0_[7] ),
        .I1(\decoded_imm_reg_n_0_[7] ),
        .O(\reg_out[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_9 
       (.I0(\reg_pc_reg_n_0_[6] ),
        .I1(\decoded_imm_reg_n_0_[6] ),
        .O(\reg_out[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[9]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[9]_i_2_n_0 ),
        .I4(\reg_out[9]_i_3_n_0 ),
        .O(\reg_out[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[9]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_15 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[9]),
        .I4(mem_rdata[25]),
        .I5(\reg_out[14]_i_8_n_0 ),
        .O(\reg_out[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \reg_out[9]_i_3 
       (.I0(\mem_rdata_q[9]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\reg_out[14]_i_9_n_0 ),
        .I3(\reg_out[9]_i_5_n_0 ),
        .I4(\reg_out[31]_i_16_n_0 ),
        .O(\reg_out[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[9]_i_4 
       (.I0(\reg_out[9]_i_6_n_0 ),
        .I1(ram_rdata[25]),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [25]),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[9]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[9]),
        .I3(\count_instr_reg_n_0_[9] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[41]),
        .O(\reg_out[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FA00EA00000000)) 
    \reg_out[9]_i_6 
       (.I0(ram_ready_i_2_n_0),
        .I1(Q[0]),
        .I2(p_0_in[19]),
        .I3(\mem_rdata_q[6]_i_5_n_0 ),
        .I4(\reg_out[31]_i_30_n_0 ),
        .I5(\mem_rdata_q_reg[31]_0 [25]),
        .O(\reg_out[9]_i_6_n_0 ));
  FDRE \reg_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[0]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[0] ),
        .R(SS));
  FDSE \reg_out_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[10]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[10] ),
        .S(SS));
  FDSE \reg_out_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[11]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[11] ),
        .S(SS));
  FDSE \reg_out_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[12]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[12] ),
        .S(SS));
  FDSE \reg_out_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[13]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[13] ),
        .S(SS));
  FDSE \reg_out_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[14]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[14] ),
        .S(SS));
  FDSE \reg_out_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[15]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[15] ),
        .S(SS));
  FDSE \reg_out_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[16]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[16] ),
        .S(SS));
  CARRY8 \reg_out_reg[16]_i_5 
       (.CI(\reg_out_reg[8]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_out_reg[16]_i_5_n_0 ,\reg_out_reg[16]_i_5_n_1 ,\reg_out_reg[16]_i_5_n_2 ,\reg_out_reg[16]_i_5_n_3 ,\reg_out_reg[16]_i_5_n_4 ,\reg_out_reg[16]_i_5_n_5 ,\reg_out_reg[16]_i_5_n_6 ,\reg_out_reg[16]_i_5_n_7 }),
        .DI({\reg_pc_reg_n_0_[16] ,\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] ,\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] }),
        .O({\reg_out_reg[16]_i_5_n_8 ,\reg_out_reg[16]_i_5_n_9 ,\reg_out_reg[16]_i_5_n_10 ,\reg_out_reg[16]_i_5_n_11 ,\reg_out_reg[16]_i_5_n_12 ,\reg_out_reg[16]_i_5_n_13 ,\reg_out_reg[16]_i_5_n_14 ,\reg_out_reg[16]_i_5_n_15 }),
        .S({\reg_out[16]_i_7_n_0 ,\reg_out[16]_i_8_n_0 ,\reg_out[16]_i_9_n_0 ,\reg_out[16]_i_10_n_0 ,\reg_out[16]_i_11_n_0 ,\reg_out[16]_i_12_n_0 ,\reg_out[16]_i_13_n_0 ,\reg_out[16]_i_14_n_0 }));
  FDSE \reg_out_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[17]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[17] ),
        .S(SS));
  FDSE \reg_out_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[18]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[18] ),
        .S(SS));
  FDRE \reg_out_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[19]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[19] ),
        .R(SS));
  FDRE \reg_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[1]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[1] ),
        .R(SS));
  FDRE \reg_out_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[20]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[20] ),
        .R(SS));
  FDRE \reg_out_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[21]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[21] ),
        .R(SS));
  FDRE \reg_out_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[22]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[22] ),
        .R(SS));
  FDRE \reg_out_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[23]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[23] ),
        .R(SS));
  FDRE \reg_out_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[24]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[24] ),
        .R(SS));
  CARRY8 \reg_out_reg[24]_i_5 
       (.CI(\reg_out_reg[16]_i_5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_out_reg[24]_i_5_n_0 ,\reg_out_reg[24]_i_5_n_1 ,\reg_out_reg[24]_i_5_n_2 ,\reg_out_reg[24]_i_5_n_3 ,\reg_out_reg[24]_i_5_n_4 ,\reg_out_reg[24]_i_5_n_5 ,\reg_out_reg[24]_i_5_n_6 ,\reg_out_reg[24]_i_5_n_7 }),
        .DI({\reg_pc_reg_n_0_[24] ,\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] ,\reg_pc_reg_n_0_[20] ,\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] }),
        .O({\reg_out_reg[24]_i_5_n_8 ,\reg_out_reg[24]_i_5_n_9 ,\reg_out_reg[24]_i_5_n_10 ,\reg_out_reg[24]_i_5_n_11 ,\reg_out_reg[24]_i_5_n_12 ,\reg_out_reg[24]_i_5_n_13 ,\reg_out_reg[24]_i_5_n_14 ,\reg_out_reg[24]_i_5_n_15 }),
        .S({\reg_out[24]_i_7_n_0 ,\reg_out[24]_i_8_n_0 ,\reg_out[24]_i_9_n_0 ,\reg_out[24]_i_10_n_0 ,\reg_out[24]_i_11_n_0 ,\reg_out[24]_i_12_n_0 ,\reg_out[24]_i_13_n_0 ,\reg_out[24]_i_14_n_0 }));
  FDRE \reg_out_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[25]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[25] ),
        .R(SS));
  FDRE \reg_out_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[26]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[26] ),
        .R(SS));
  FDRE \reg_out_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[27]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[27] ),
        .R(SS));
  FDRE \reg_out_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[28]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[28] ),
        .R(SS));
  FDRE \reg_out_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[29]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[29] ),
        .R(SS));
  FDSE \reg_out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[2]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[2] ),
        .S(SS));
  FDRE \reg_out_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[30]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[30] ),
        .R(SS));
  FDRE \reg_out_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[31]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[31] ),
        .R(SS));
  CARRY8 \reg_out_reg[31]_i_13 
       (.CI(\reg_out_reg[24]_i_5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_reg_out_reg[31]_i_13_CO_UNCONNECTED [7:6],\reg_out_reg[31]_i_13_n_2 ,\reg_out_reg[31]_i_13_n_3 ,\reg_out_reg[31]_i_13_n_4 ,\reg_out_reg[31]_i_13_n_5 ,\reg_out_reg[31]_i_13_n_6 ,\reg_out_reg[31]_i_13_n_7 }),
        .DI({1'b0,1'b0,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] ,\reg_pc_reg_n_0_[28] ,\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] }),
        .O({\NLW_reg_out_reg[31]_i_13_O_UNCONNECTED [7],\reg_out_reg[31]_i_13_n_9 ,\reg_out_reg[31]_i_13_n_10 ,\reg_out_reg[31]_i_13_n_11 ,\reg_out_reg[31]_i_13_n_12 ,\reg_out_reg[31]_i_13_n_13 ,\reg_out_reg[31]_i_13_n_14 ,\reg_out_reg[31]_i_13_n_15 }),
        .S({1'b0,\reg_out[31]_i_23_n_0 ,\reg_out[31]_i_24_n_0 ,\reg_out[31]_i_25_n_0 ,\reg_out[31]_i_26_n_0 ,\reg_out[31]_i_27_n_0 ,\reg_out[31]_i_28_n_0 ,\reg_out[31]_i_29_n_0 }));
  FDSE \reg_out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[3]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[3] ),
        .S(SS));
  FDSE \reg_out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[4]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[4] ),
        .S(SS));
  FDSE \reg_out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[5]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[5] ),
        .S(SS));
  FDSE \reg_out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[6]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[6] ),
        .S(SS));
  FDSE \reg_out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[7]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[7] ),
        .S(SS));
  FDSE \reg_out_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[8]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[8] ),
        .S(SS));
  CARRY8 \reg_out_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\reg_out_reg[8]_i_4_n_0 ,\reg_out_reg[8]_i_4_n_1 ,\reg_out_reg[8]_i_4_n_2 ,\reg_out_reg[8]_i_4_n_3 ,\reg_out_reg[8]_i_4_n_4 ,\reg_out_reg[8]_i_4_n_5 ,\reg_out_reg[8]_i_4_n_6 ,\reg_out_reg[8]_i_4_n_7 }),
        .DI({\reg_pc_reg_n_0_[8] ,\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] ,\reg_pc_reg_n_0_[3] ,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] }),
        .O({\reg_out_reg[8]_i_4_n_8 ,\reg_out_reg[8]_i_4_n_9 ,\reg_out_reg[8]_i_4_n_10 ,\reg_out_reg[8]_i_4_n_11 ,\reg_out_reg[8]_i_4_n_12 ,\reg_out_reg[8]_i_4_n_13 ,\reg_out_reg[8]_i_4_n_14 ,\NLW_reg_out_reg[8]_i_4_O_UNCONNECTED [0]}),
        .S({\reg_out[8]_i_7_n_0 ,\reg_out[8]_i_8_n_0 ,\reg_out[8]_i_9_n_0 ,\reg_out[8]_i_10_n_0 ,\reg_out[8]_i_11_n_0 ,\reg_out[8]_i_12_n_0 ,\reg_out[8]_i_13_n_0 ,\reg_out[8]_i_14_n_0 }));
  FDSE \reg_out_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[9]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[9] ),
        .S(SS));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[10]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[10] ),
        .I1(\reg_out_reg_n_0_[10] ),
        .I2(alu_out_q[10]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[10]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[11]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[11] ),
        .I1(\reg_out_reg_n_0_[11] ),
        .I2(alu_out_q[11]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[11]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[12]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[12] ),
        .I1(\reg_out_reg_n_0_[12] ),
        .I2(alu_out_q[12]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[12]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[13]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[13] ),
        .I1(\reg_out_reg_n_0_[13] ),
        .I2(alu_out_q[13]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[13]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[14]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[14] ),
        .I1(\reg_out_reg_n_0_[14] ),
        .I2(alu_out_q[14]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[14]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[15]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[15] ),
        .I1(\reg_out_reg_n_0_[15] ),
        .I2(alu_out_q[15]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[15]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[16]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[16] ),
        .I1(\reg_out_reg_n_0_[16] ),
        .I2(alu_out_q[16]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[16]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[17]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[17] ),
        .I1(\reg_out_reg_n_0_[17] ),
        .I2(alu_out_q[17]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[17]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[18]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[18] ),
        .I1(\reg_out_reg_n_0_[18] ),
        .I2(alu_out_q[18]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[18]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[19]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[19] ),
        .I1(\reg_out_reg_n_0_[19] ),
        .I2(alu_out_q[19]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[19]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[1]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[1] ),
        .I1(\reg_out_reg_n_0_[1] ),
        .I2(alu_out_q[1]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[1]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[20]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[20] ),
        .I1(\reg_out_reg_n_0_[20] ),
        .I2(alu_out_q[20]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[20]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[21]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[21] ),
        .I1(\reg_out_reg_n_0_[21] ),
        .I2(alu_out_q[21]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[21]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[22]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[22] ),
        .I1(\reg_out_reg_n_0_[22] ),
        .I2(alu_out_q[22]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[22]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[23]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[23] ),
        .I1(\reg_out_reg_n_0_[23] ),
        .I2(alu_out_q[23]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[23]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[24]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[24] ),
        .I1(\reg_out_reg_n_0_[24] ),
        .I2(alu_out_q[24]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[24]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[25]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[25] ),
        .I1(\reg_out_reg_n_0_[25] ),
        .I2(alu_out_q[25]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[25]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[26]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[26] ),
        .I1(\reg_out_reg_n_0_[26] ),
        .I2(alu_out_q[26]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[26]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[27]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[27] ),
        .I1(\reg_out_reg_n_0_[27] ),
        .I2(alu_out_q[27]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[27]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[28]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[28] ),
        .I1(\reg_out_reg_n_0_[28] ),
        .I2(alu_out_q[28]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[28]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[29]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[29] ),
        .I1(\reg_out_reg_n_0_[29] ),
        .I2(alu_out_q[29]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[29]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[2]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[2] ),
        .I1(\reg_out_reg_n_0_[2] ),
        .I2(alu_out_q[2]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[2]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[30]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[30] ),
        .I1(\reg_out_reg_n_0_[30] ),
        .I2(alu_out_q[30]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[30]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[31]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[31] ),
        .I1(\reg_out_reg_n_0_[31] ),
        .I2(alu_out_q[31]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[31]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[3]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[3] ),
        .I1(\reg_out_reg_n_0_[3] ),
        .I2(alu_out_q[3]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[3]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[4]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[4] ),
        .I1(\reg_out_reg_n_0_[4] ),
        .I2(alu_out_q[4]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[4]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[5]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[5] ),
        .I1(\reg_out_reg_n_0_[5] ),
        .I2(alu_out_q[5]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[5]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[6]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[6] ),
        .I1(\reg_out_reg_n_0_[6] ),
        .I2(alu_out_q[6]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[6]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[7]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[7] ),
        .I1(\reg_out_reg_n_0_[7] ),
        .I2(alu_out_q[7]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[7]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[8]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[8] ),
        .I1(\reg_out_reg_n_0_[8] ),
        .I2(alu_out_q[8]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[8]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[9]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[9] ),
        .I1(\reg_out_reg_n_0_[9] ),
        .I2(alu_out_q[9]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[9]));
  FDRE \reg_pc_reg[10] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[10]),
        .Q(\reg_pc_reg_n_0_[10] ),
        .R(SS));
  FDRE \reg_pc_reg[11] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[11]),
        .Q(\reg_pc_reg_n_0_[11] ),
        .R(SS));
  FDRE \reg_pc_reg[12] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[12]),
        .Q(\reg_pc_reg_n_0_[12] ),
        .R(SS));
  FDRE \reg_pc_reg[13] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[13]),
        .Q(\reg_pc_reg_n_0_[13] ),
        .R(SS));
  FDRE \reg_pc_reg[14] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[14]),
        .Q(\reg_pc_reg_n_0_[14] ),
        .R(SS));
  FDRE \reg_pc_reg[15] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[15]),
        .Q(\reg_pc_reg_n_0_[15] ),
        .R(SS));
  FDRE \reg_pc_reg[16] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[16]),
        .Q(\reg_pc_reg_n_0_[16] ),
        .R(SS));
  FDRE \reg_pc_reg[17] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[17]),
        .Q(\reg_pc_reg_n_0_[17] ),
        .R(SS));
  FDRE \reg_pc_reg[18] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[18]),
        .Q(\reg_pc_reg_n_0_[18] ),
        .R(SS));
  FDRE \reg_pc_reg[19] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[19]),
        .Q(\reg_pc_reg_n_0_[19] ),
        .R(SS));
  FDRE \reg_pc_reg[1] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[1]),
        .Q(\reg_pc_reg_n_0_[1] ),
        .R(SS));
  FDRE \reg_pc_reg[20] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[20]),
        .Q(\reg_pc_reg_n_0_[20] ),
        .R(SS));
  FDRE \reg_pc_reg[21] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[21]),
        .Q(\reg_pc_reg_n_0_[21] ),
        .R(SS));
  FDRE \reg_pc_reg[22] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[22]),
        .Q(\reg_pc_reg_n_0_[22] ),
        .R(SS));
  FDRE \reg_pc_reg[23] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[23]),
        .Q(\reg_pc_reg_n_0_[23] ),
        .R(SS));
  FDRE \reg_pc_reg[24] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[24]),
        .Q(\reg_pc_reg_n_0_[24] ),
        .R(SS));
  FDRE \reg_pc_reg[25] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[25]),
        .Q(\reg_pc_reg_n_0_[25] ),
        .R(SS));
  FDRE \reg_pc_reg[26] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[26]),
        .Q(\reg_pc_reg_n_0_[26] ),
        .R(SS));
  FDRE \reg_pc_reg[27] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[27]),
        .Q(\reg_pc_reg_n_0_[27] ),
        .R(SS));
  FDRE \reg_pc_reg[28] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[28]),
        .Q(\reg_pc_reg_n_0_[28] ),
        .R(SS));
  FDRE \reg_pc_reg[29] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[29]),
        .Q(\reg_pc_reg_n_0_[29] ),
        .R(SS));
  FDRE \reg_pc_reg[2] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[2]),
        .Q(\reg_pc_reg_n_0_[2] ),
        .R(SS));
  FDRE \reg_pc_reg[30] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[30]),
        .Q(\reg_pc_reg_n_0_[30] ),
        .R(SS));
  FDRE \reg_pc_reg[31] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[31]),
        .Q(\reg_pc_reg_n_0_[31] ),
        .R(SS));
  FDRE \reg_pc_reg[3] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[3]),
        .Q(\reg_pc_reg_n_0_[3] ),
        .R(SS));
  FDRE \reg_pc_reg[4] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[4]),
        .Q(\reg_pc_reg_n_0_[4] ),
        .R(SS));
  FDRE \reg_pc_reg[5] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[5]),
        .Q(\reg_pc_reg_n_0_[5] ),
        .R(SS));
  FDRE \reg_pc_reg[6] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[6]),
        .Q(\reg_pc_reg_n_0_[6] ),
        .R(SS));
  FDRE \reg_pc_reg[7] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[7]),
        .Q(\reg_pc_reg_n_0_[7] ),
        .R(SS));
  FDRE \reg_pc_reg[8] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[8]),
        .Q(\reg_pc_reg_n_0_[8] ),
        .R(SS));
  FDRE \reg_pc_reg[9] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[9]),
        .Q(\reg_pc_reg_n_0_[9] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hFF0EFF0AFF04FF00)) 
    \reg_sh[0]_i_1 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_sh[0]_i_2_n_0 ),
        .I4(reg_sh1[0]),
        .I5(decoded_imm_j[11]),
        .O(\reg_sh[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \reg_sh[0]_i_2 
       (.I0(\reg_sh_reg_n_0_[4] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[0] ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .O(\reg_sh[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFF0AFF04FF00)) 
    \reg_sh[1]_i_1 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_sh[1]_i_2_n_0 ),
        .I4(reg_sh1[1]),
        .I5(decoded_imm_j[1]),
        .O(\reg_sh[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000FE000100)) 
    \reg_sh[1]_i_2 
       (.I0(\reg_sh_reg_n_0_[2] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[4] ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\reg_sh_reg_n_0_[1] ),
        .I5(\reg_sh_reg_n_0_[0] ),
        .O(\reg_sh[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFF0AFF04FF00)) 
    \reg_sh[2]_i_1 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_sh[2]_i_2_n_0 ),
        .I4(reg_sh1[2]),
        .I5(decoded_imm_j[2]),
        .O(\reg_sh[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0100000000)) 
    \reg_sh[2]_i_2 
       (.I0(\reg_sh_reg_n_0_[0] ),
        .I1(\reg_sh_reg_n_0_[1] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[3] ),
        .I4(\reg_sh_reg_n_0_[4] ),
        .I5(\cpu_state_reg_n_0_[2] ),
        .O(\reg_sh[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFF0AFF04FF00)) 
    \reg_sh[3]_i_1 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_sh[3]_i_3_n_0 ),
        .I4(reg_sh1[3]),
        .I5(decoded_imm_j[3]),
        .O(\reg_sh[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_sh[3]_i_2 
       (.I0(decoded_imm_j[11]),
        .I1(decoded_imm_j[1]),
        .I2(decoded_imm_j[2]),
        .I3(decoded_imm_j[4]),
        .I4(decoded_imm_j[3]),
        .O(\reg_sh[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF00FF00100000000)) 
    \reg_sh[3]_i_3 
       (.I0(\reg_sh_reg_n_0_[0] ),
        .I1(\reg_sh_reg_n_0_[1] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[3] ),
        .I4(\reg_sh_reg_n_0_[4] ),
        .I5(\cpu_state_reg_n_0_[2] ),
        .O(\reg_sh[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFAAAAABAAAAAA)) 
    \reg_sh[4]_i_1 
       (.I0(\reg_sh[4]_i_2_n_0 ),
        .I1(\reg_sh_reg_n_0_[2] ),
        .I2(\reg_sh_reg_n_0_[3] ),
        .I3(\reg_sh[4]_i_3_n_0 ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .I5(\reg_sh_reg_n_0_[4] ),
        .O(\reg_sh[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0E040A00)) 
    \reg_sh[4]_i_2 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(decoded_imm_j[4]),
        .I4(reg_sh1[4]),
        .O(\reg_sh[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFEFEFEFF)) 
    \reg_sh[4]_i_3 
       (.I0(\reg_sh_reg_n_0_[4] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[1] ),
        .I4(\reg_sh_reg_n_0_[0] ),
        .O(\reg_sh[4]_i_3_n_0 ));
  FDRE \reg_sh_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[0]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_sh_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[1]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_sh_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[2]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_sh_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[3]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_sh_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[4]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    send_dummy_i_2
       (.I0(iomem_wstrb[1]),
        .I1(iomem_wstrb[0]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(iomem_wstrb[3]),
        .I4(iomem_wstrb[2]),
        .O(\mem_wstrb_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \send_pattern[0]_i_7 
       (.I0(iomem_wstrb[0]),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[31]_i_13_n_0 ),
        .O(reg_dat_we0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    signal_out_pe_in_router_ack_i_1
       (.I0(\mem_wdata_reg[31]_0 [0]),
        .I1(mem_do_rinst_reg_0),
        .I2(iomem_wstrb[0]),
        .I3(signal_out_pe_in_router_ack_i_2_n_0),
        .I4(signal_out_pe_in_router_ack_reg),
        .O(\mem_wdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    signal_out_pe_in_router_ack_i_2
       (.I0(p_0_in[24]),
        .I1(signal_out_pe_in_router_ack_i_3_n_0),
        .I2(\signal_out_pe_in_router_data[63]_i_5_n_0 ),
        .I3(\signal_out_pe_in_router_data[63]_i_4_n_0 ),
        .I4(signal_out_pe_in_router_ack_i_4_n_0),
        .I5(p_0_in[16]),
        .O(signal_out_pe_in_router_ack_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDFDFDF)) 
    signal_out_pe_in_router_ack_i_3
       (.I0(p_0_in[25]),
        .I1(iomem_ready_reg_0),
        .I2(signal_out_pe_in_router_ack_i_5_n_0),
        .I3(signal_out_pe_in_router_ack_i_6_n_0),
        .I4(\signal_out_pe_in_router_data[63]_i_11_n_0 ),
        .I5(\signal_out_pe_in_router_data[63]_i_7_n_0 ),
        .O(signal_out_pe_in_router_ack_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    signal_out_pe_in_router_ack_i_4
       (.I0(p_0_in[20]),
        .I1(p_0_in[21]),
        .O(signal_out_pe_in_router_ack_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    signal_out_pe_in_router_ack_i_5
       (.I0(p_0_in[25]),
        .I1(\mem_rdata_q[31]_i_16_n_0 ),
        .I2(p_0_in[20]),
        .I3(ram_ready_i_5_n_0),
        .I4(ram_ready_i_4_n_0),
        .I5(mem_valid),
        .O(signal_out_pe_in_router_ack_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    signal_out_pe_in_router_ack_i_6
       (.I0(mem_valid),
        .I1(p_0_in[19]),
        .O(signal_out_pe_in_router_ack_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \signal_out_pe_in_router_data[15]_i_1 
       (.I0(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I1(mem_do_rinst_reg_0),
        .I2(p_0_in[16]),
        .I3(iomem_wstrb[1]),
        .O(\slv_reg3_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \signal_out_pe_in_router_data[23]_i_1 
       (.I0(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I1(mem_do_rinst_reg_0),
        .I2(p_0_in[16]),
        .I3(iomem_wstrb[2]),
        .O(\slv_reg3_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \signal_out_pe_in_router_data[31]_i_1 
       (.I0(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I1(mem_do_rinst_reg_0),
        .I2(p_0_in[16]),
        .I3(iomem_wstrb[3]),
        .O(\slv_reg3_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \signal_out_pe_in_router_data[39]_i_1 
       (.I0(mem_do_rinst_reg_0),
        .I1(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I2(p_0_in[16]),
        .I3(iomem_wstrb[0]),
        .O(\slv_reg3_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \signal_out_pe_in_router_data[47]_i_1 
       (.I0(mem_do_rinst_reg_0),
        .I1(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I2(p_0_in[16]),
        .I3(iomem_wstrb[1]),
        .O(\slv_reg3_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \signal_out_pe_in_router_data[55]_i_1 
       (.I0(mem_do_rinst_reg_0),
        .I1(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I2(p_0_in[16]),
        .I3(iomem_wstrb[2]),
        .O(\slv_reg3_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \signal_out_pe_in_router_data[63]_i_1 
       (.I0(mem_do_rinst_reg_0),
        .I1(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I2(p_0_in[16]),
        .I3(iomem_wstrb[3]),
        .O(\slv_reg3_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \signal_out_pe_in_router_data[63]_i_10 
       (.I0(\signal_out_riscv_in_pm_data[31]_i_5_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\signal_out_pe_in_router_data[63]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \signal_out_pe_in_router_data[63]_i_11 
       (.I0(Q[1]),
        .I1(\mem_rdata_q[6]_i_9_n_0 ),
        .I2(\mem_rdata_q[6]_i_10_n_0 ),
        .I3(\mem_rdata_q[31]_i_15_n_0 ),
        .I4(\mem_rdata_q[6]_i_11_n_0 ),
        .I5(Q[0]),
        .O(\signal_out_pe_in_router_data[63]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \signal_out_pe_in_router_data[63]_i_2 
       (.I0(\signal_out_pe_in_router_data[63]_i_3_n_0 ),
        .I1(\signal_out_pe_in_router_data[63]_i_4_n_0 ),
        .I2(\signal_out_pe_in_router_data[63]_i_5_n_0 ),
        .I3(\signal_out_pe_in_router_data[63]_i_6_n_0 ),
        .I4(\signal_out_pe_in_router_data[63]_i_7_n_0 ),
        .I5(p_0_in[24]),
        .O(\signal_out_pe_in_router_data[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \signal_out_pe_in_router_data[63]_i_3 
       (.I0(p_0_in[21]),
        .I1(p_0_in[20]),
        .O(\signal_out_pe_in_router_data[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \signal_out_pe_in_router_data[63]_i_4 
       (.I0(\signal_out_pe_in_router_data[63]_i_8_n_0 ),
        .I1(\signal_out_pe_in_router_data[63]_i_9_n_0 ),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(\signal_out_pe_in_router_data[63]_i_10_n_0 ),
        .I5(Q[12]),
        .O(\signal_out_pe_in_router_data[63]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \signal_out_pe_in_router_data[63]_i_5 
       (.I0(p_0_in[29]),
        .I1(p_0_in[28]),
        .I2(p_0_in[31]),
        .I3(p_0_in[30]),
        .O(\signal_out_pe_in_router_data[63]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F7FFFFFFFFF)) 
    \signal_out_pe_in_router_data[63]_i_6 
       (.I0(\signal_out_pe_in_router_data[63]_i_11_n_0 ),
        .I1(p_0_in[19]),
        .I2(mem_valid),
        .I3(ram_ready_i_2_n_0),
        .I4(iomem_ready_reg_0),
        .I5(p_0_in[25]),
        .O(\signal_out_pe_in_router_data[63]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \signal_out_pe_in_router_data[63]_i_7 
       (.I0(p_0_in[26]),
        .I1(p_0_in[27]),
        .O(\signal_out_pe_in_router_data[63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \signal_out_pe_in_router_data[63]_i_8 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\signal_out_pe_in_router_data[63]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \signal_out_pe_in_router_data[63]_i_9 
       (.I0(p_0_in[14]),
        .I1(p_0_in[15]),
        .O(\signal_out_pe_in_router_data[63]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \signal_out_pe_in_router_data[7]_i_1 
       (.I0(\signal_out_pe_in_router_data[63]_i_2_n_0 ),
        .I1(mem_do_rinst_reg_0),
        .I2(p_0_in[16]),
        .I3(iomem_wstrb[0]),
        .O(\slv_reg3_reg[0] [0]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \signal_out_riscv_in_pm_data[15]_i_1 
       (.I0(\signal_out_riscv_in_pm_data[31]_i_2_n_0 ),
        .I1(p_0_in[16]),
        .I2(mem_do_rinst_reg_0),
        .I3(\signal_out_riscv_in_pm_data[31]_i_3_n_0 ),
        .I4(iomem_wstrb[1]),
        .O(\mem_addr_reg[16]_4 [1]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \signal_out_riscv_in_pm_data[23]_i_1 
       (.I0(\signal_out_riscv_in_pm_data[31]_i_2_n_0 ),
        .I1(p_0_in[16]),
        .I2(mem_do_rinst_reg_0),
        .I3(\signal_out_riscv_in_pm_data[31]_i_3_n_0 ),
        .I4(iomem_wstrb[2]),
        .O(\mem_addr_reg[16]_4 [2]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \signal_out_riscv_in_pm_data[31]_i_1 
       (.I0(\signal_out_riscv_in_pm_data[31]_i_2_n_0 ),
        .I1(p_0_in[16]),
        .I2(mem_do_rinst_reg_0),
        .I3(\signal_out_riscv_in_pm_data[31]_i_3_n_0 ),
        .I4(iomem_wstrb[3]),
        .O(\mem_addr_reg[16]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \signal_out_riscv_in_pm_data[31]_i_2 
       (.I0(p_0_in[20]),
        .I1(p_0_in[21]),
        .I2(\signal_out_riscv_in_pm_data[31]_i_4_n_0 ),
        .O(\signal_out_riscv_in_pm_data[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \signal_out_riscv_in_pm_data[31]_i_3 
       (.I0(p_0_in[24]),
        .I1(\iomem_rdata[31]_i_3_n_0 ),
        .I2(Q[12]),
        .O(\signal_out_riscv_in_pm_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \signal_out_riscv_in_pm_data[31]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\signal_out_riscv_in_pm_data[31]_i_5_n_0 ),
        .I5(\signal_out_riscv_in_pm_data[31]_i_6_n_0 ),
        .O(\signal_out_riscv_in_pm_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \signal_out_riscv_in_pm_data[31]_i_5 
       (.I0(p_0_in[22]),
        .I1(p_0_in[23]),
        .I2(p_0_in[18]),
        .I3(p_0_in[19]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\signal_out_riscv_in_pm_data[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \signal_out_riscv_in_pm_data[31]_i_6 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\signal_out_riscv_in_pm_data[31]_i_7_n_0 ),
        .O(\signal_out_riscv_in_pm_data[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \signal_out_riscv_in_pm_data[31]_i_7 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(p_0_in[15]),
        .I3(p_0_in[14]),
        .O(\signal_out_riscv_in_pm_data[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \signal_out_riscv_in_pm_data[7]_i_1 
       (.I0(\signal_out_riscv_in_pm_data[31]_i_2_n_0 ),
        .I1(p_0_in[16]),
        .I2(mem_do_rinst_reg_0),
        .I3(\signal_out_riscv_in_pm_data[31]_i_3_n_0 ),
        .I4(iomem_wstrb[0]),
        .O(\mem_addr_reg[16]_4 [0]));
  FDRE trap_reg
       (.C(clk),
        .CE(1'b1),
        .D(\cpu_state_reg_n_0_[7] ),
        .Q(trap_reg_0),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_picosoc
   (\slv_reg3_reg[0] ,
    reset_riscv,
    \slv_reg3_reg[0]_0 ,
    \slv_reg3_reg[0]_1 ,
    E,
    \mem_addr_reg[16] ,
    D,
    \mem_wdata_reg[31] ,
    \slv_reg3_reg[0]_2 ,
    iomem_ready_reg,
    \mem_wstrb_reg[3] ,
    aux10,
    \mem_wdata_reg[0] ,
    SR,
    ser_tx,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    iomem_ready_reg_0,
    PM_reg,
    aux1,
    aux1_0,
    input_riscv_ack,
    Q,
    \iomem_rdata_reg[31] ,
    \iomem_rdata_reg[0] ,
    wsignal_in_pe_out_router_data,
    \iomem_rdata_reg[31]_0 ,
    aux2_reg,
    signal_out_pe_in_router_ack_reg,
    clk,
    \mem_rdata_q_reg[31] ,
    ser_rx,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output \slv_reg3_reg[0] ;
  output reset_riscv;
  output \slv_reg3_reg[0]_0 ;
  output \slv_reg3_reg[0]_1 ;
  output [0:0]E;
  output [3:0]\mem_addr_reg[16] ;
  output [31:0]D;
  output [31:0]\mem_wdata_reg[31] ;
  output [7:0]\slv_reg3_reg[0]_2 ;
  output iomem_ready_reg;
  output [3:0]\mem_wstrb_reg[3] ;
  output aux10;
  output \mem_wdata_reg[0] ;
  output [0:0]SR;
  output ser_tx;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input iomem_ready_reg_0;
  input PM_reg;
  input aux1;
  input aux1_0;
  input input_riscv_ack;
  input [31:0]Q;
  input [30:0]\iomem_rdata_reg[31] ;
  input [0:0]\iomem_rdata_reg[0] ;
  input [62:0]wsignal_in_pe_out_router_data;
  input [31:0]\iomem_rdata_reg[31]_0 ;
  input [0:0]aux2_reg;
  input signal_out_pe_in_router_ack_reg;
  input clk;
  input [31:0]\mem_rdata_q_reg[31] ;
  input ser_rx;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire [31:0]D;
  wire [0:0]E;
  wire PM_reg;
  wire [31:0]Q;
  wire [0:0]SR;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aux1;
  wire aux10;
  wire aux1_0;
  wire [0:0]aux2_reg;
  wire bram_n_11;
  wire clk;
  wire cpu_n_0;
  wire cpu_n_1;
  wire cpu_n_110;
  wire cpu_n_111;
  wire cpu_n_112;
  wire cpu_n_113;
  wire cpu_n_114;
  wire cpu_n_115;
  wire cpu_n_116;
  wire cpu_n_117;
  wire cpu_n_118;
  wire cpu_n_119;
  wire cpu_n_120;
  wire cpu_n_121;
  wire cpu_n_122;
  wire cpu_n_123;
  wire cpu_n_124;
  wire cpu_n_125;
  wire cpu_n_126;
  wire cpu_n_127;
  wire cpu_n_128;
  wire cpu_n_129;
  wire cpu_n_130;
  wire cpu_n_131;
  wire cpu_n_132;
  wire cpu_n_133;
  wire cpu_n_134;
  wire cpu_n_135;
  wire cpu_n_136;
  wire cpu_n_137;
  wire cpu_n_138;
  wire cpu_n_139;
  wire cpu_n_140;
  wire cpu_n_141;
  wire cpu_n_142;
  wire cpu_n_143;
  wire cpu_n_144;
  wire cpu_n_145;
  wire cpu_n_146;
  wire cpu_n_147;
  wire cpu_n_148;
  wire cpu_n_149;
  wire cpu_n_15;
  wire cpu_n_150;
  wire cpu_n_151;
  wire cpu_n_152;
  wire cpu_n_153;
  wire cpu_n_154;
  wire cpu_n_155;
  wire cpu_n_156;
  wire cpu_n_157;
  wire cpu_n_158;
  wire cpu_n_159;
  wire cpu_n_16;
  wire cpu_n_160;
  wire cpu_n_161;
  wire cpu_n_162;
  wire cpu_n_163;
  wire cpu_n_164;
  wire cpu_n_165;
  wire cpu_n_166;
  wire cpu_n_167;
  wire cpu_n_168;
  wire cpu_n_169;
  wire cpu_n_17;
  wire cpu_n_170;
  wire cpu_n_171;
  wire cpu_n_172;
  wire cpu_n_173;
  wire cpu_n_174;
  wire cpu_n_175;
  wire cpu_n_176;
  wire cpu_n_177;
  wire cpu_n_178;
  wire cpu_n_179;
  wire cpu_n_18;
  wire cpu_n_180;
  wire cpu_n_181;
  wire cpu_n_182;
  wire cpu_n_183;
  wire cpu_n_184;
  wire cpu_n_185;
  wire cpu_n_186;
  wire cpu_n_187;
  wire cpu_n_188;
  wire cpu_n_189;
  wire cpu_n_19;
  wire cpu_n_190;
  wire cpu_n_20;
  wire cpu_n_21;
  wire cpu_n_22;
  wire cpu_n_23;
  wire cpu_n_24;
  wire cpu_n_26;
  wire input_riscv_ack;
  wire [0:0]\iomem_rdata_reg[0] ;
  wire [30:0]\iomem_rdata_reg[31] ;
  wire [31:0]\iomem_rdata_reg[31]_0 ;
  wire iomem_ready_reg;
  wire iomem_ready_reg_0;
  wire [3:0]\mem_addr_reg[16] ;
  wire [31:0]\mem_rdata_q_reg[31] ;
  wire \mem_wdata_reg[0] ;
  wire [31:0]\mem_wdata_reg[31] ;
  wire [3:0]\mem_wstrb_reg[3] ;
  wire [17:2]p_0_in;
  wire [31:0]ram_rdata;
  wire ram_ready;
  wire ram_ready0;
  wire recv_buf_valid;
  wire reg_dat_re0;
  wire reg_dat_we0;
  wire reset_riscv;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire ser_rx;
  wire ser_tx;
  wire signal_out_pe_in_router_ack_reg;
  wire simpleuart_n_0;
  wire simpleuart_n_34;
  wire [7:0]simpleuart_reg_dat_do;
  wire [31:0]simpleuart_reg_div_do;
  wire \slv_reg3_reg[0] ;
  wire \slv_reg3_reg[0]_0 ;
  wire \slv_reg3_reg[0]_1 ;
  wire [7:0]\slv_reg3_reg[0]_2 ;
  wire [62:0]wsignal_in_pe_out_router_data;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_config bram
       (.PM_reg(PM_reg),
        .Q({p_0_in[17],p_0_in[13:2]}),
        .SS(SR),
        .WEBWE(cpu_n_111),
        .aux1(aux1),
        .aux10(aux10),
        .aux1_0(aux1_0),
        .aux2_reg(aux2_reg),
        .axi_arready_reg(S_AXI_ARREADY),
        .axi_awready_reg(S_AXI_AWREADY),
        .axi_wready_reg(S_AXI_WREADY),
        .clk(clk),
        .\mem_state_reg[0] (cpu_n_0),
        .ram_block_reg_0_bram_10(cpu_n_119),
        .ram_block_reg_0_bram_11(cpu_n_181),
        .ram_block_reg_0_bram_11_0(cpu_n_120),
        .ram_block_reg_0_bram_12(cpu_n_160),
        .ram_block_reg_0_bram_12_0(cpu_n_121),
        .ram_block_reg_0_bram_13(cpu_n_182),
        .ram_block_reg_0_bram_13_0(cpu_n_122),
        .ram_block_reg_0_bram_14(cpu_n_183),
        .ram_block_reg_0_bram_14_0(cpu_n_123),
        .ram_block_reg_0_bram_15(cpu_n_184),
        .ram_block_reg_0_bram_15_0(cpu_n_124),
        .ram_block_reg_0_bram_16(cpu_n_185),
        .ram_block_reg_0_bram_16_0(cpu_n_125),
        .ram_block_reg_0_bram_17(cpu_n_186),
        .ram_block_reg_0_bram_17_0(cpu_n_126),
        .ram_block_reg_0_bram_3(cpu_n_177),
        .ram_block_reg_0_bram_3_0(cpu_n_112),
        .ram_block_reg_0_bram_4(cpu_n_178),
        .ram_block_reg_0_bram_4_0(cpu_n_113),
        .ram_block_reg_0_bram_5(cpu_n_179),
        .ram_block_reg_0_bram_5_0(cpu_n_114),
        .ram_block_reg_0_bram_6(cpu_n_180),
        .ram_block_reg_0_bram_6_0(cpu_n_115),
        .ram_block_reg_0_bram_7(cpu_n_162),
        .ram_block_reg_0_bram_7_0(cpu_n_116),
        .ram_block_reg_0_bram_8(cpu_n_117),
        .ram_block_reg_0_bram_9(cpu_n_118),
        .ram_block_reg_1_bram_10(cpu_n_135),
        .ram_block_reg_1_bram_11(cpu_n_136),
        .ram_block_reg_1_bram_12(cpu_n_137),
        .ram_block_reg_1_bram_13(cpu_n_138),
        .ram_block_reg_1_bram_14(cpu_n_139),
        .ram_block_reg_1_bram_15(cpu_n_140),
        .ram_block_reg_1_bram_16(cpu_n_141),
        .ram_block_reg_1_bram_17(cpu_n_142),
        .ram_block_reg_1_bram_2(cpu_n_127),
        .ram_block_reg_1_bram_3(cpu_n_128),
        .ram_block_reg_1_bram_4(cpu_n_129),
        .ram_block_reg_1_bram_5(cpu_n_130),
        .ram_block_reg_1_bram_6(cpu_n_131),
        .ram_block_reg_1_bram_7(cpu_n_132),
        .ram_block_reg_1_bram_8(cpu_n_133),
        .ram_block_reg_1_bram_9(cpu_n_134),
        .ram_block_reg_2_bram_10(cpu_n_151),
        .ram_block_reg_2_bram_11(cpu_n_152),
        .ram_block_reg_2_bram_12(cpu_n_153),
        .ram_block_reg_2_bram_13(cpu_n_154),
        .ram_block_reg_2_bram_14(cpu_n_155),
        .ram_block_reg_2_bram_15(cpu_n_156),
        .ram_block_reg_2_bram_16(cpu_n_157),
        .ram_block_reg_2_bram_17(cpu_n_158),
        .ram_block_reg_2_bram_2(cpu_n_143),
        .ram_block_reg_2_bram_3(cpu_n_144),
        .ram_block_reg_2_bram_4(cpu_n_145),
        .ram_block_reg_2_bram_5(cpu_n_146),
        .ram_block_reg_2_bram_6(cpu_n_147),
        .ram_block_reg_2_bram_7(cpu_n_148),
        .ram_block_reg_2_bram_8(cpu_n_18),
        .ram_block_reg_2_bram_8_0(cpu_n_149),
        .ram_block_reg_2_bram_9(cpu_n_150),
        .ram_block_reg_3_bram_10(cpu_n_22),
        .ram_block_reg_3_bram_10_0(cpu_n_170),
        .ram_block_reg_3_bram_11(cpu_n_171),
        .ram_block_reg_3_bram_12(cpu_n_159),
        .ram_block_reg_3_bram_13(cpu_n_172),
        .ram_block_reg_3_bram_14(cpu_n_173),
        .ram_block_reg_3_bram_15(cpu_n_174),
        .ram_block_reg_3_bram_16(cpu_n_175),
        .ram_block_reg_3_bram_17(cpu_n_176),
        .ram_block_reg_3_bram_2(cpu_n_21),
        .ram_block_reg_3_bram_2_0(\mem_wdata_reg[31] ),
        .ram_block_reg_3_bram_2_1(cpu_n_163),
        .ram_block_reg_3_bram_2_2(cpu_n_26),
        .ram_block_reg_3_bram_3(cpu_n_23),
        .ram_block_reg_3_bram_3_0(cpu_n_164),
        .ram_block_reg_3_bram_4(cpu_n_1),
        .ram_block_reg_3_bram_4_0(cpu_n_165),
        .ram_block_reg_3_bram_5(cpu_n_20),
        .ram_block_reg_3_bram_5_0(cpu_n_166),
        .ram_block_reg_3_bram_6(cpu_n_24),
        .ram_block_reg_3_bram_6_0(cpu_n_167),
        .ram_block_reg_3_bram_7(cpu_n_15),
        .ram_block_reg_3_bram_7_0(cpu_n_161),
        .ram_block_reg_3_bram_8(cpu_n_16),
        .ram_block_reg_3_bram_8_0(cpu_n_168),
        .ram_block_reg_3_bram_9(cpu_n_19),
        .ram_block_reg_3_bram_9_0(cpu_n_17),
        .ram_block_reg_3_bram_9_1(cpu_n_169),
        .ram_rdata(ram_rdata),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .\slv_reg3_reg[0] (\slv_reg3_reg[0] ),
        .\slv_reg3_reg[0]_0 (reset_riscv),
        .\slv_reg3_reg[0]_1 (\slv_reg3_reg[0]_0 ),
        .\slv_reg3_reg[0]_2 (\slv_reg3_reg[0]_1 ),
        .\slv_reg3_reg[0]_3 (bram_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_picorv32 cpu
       (.D(D),
        .E(E),
        .Q({p_0_in[17],p_0_in[13:2]}),
        .SS(SR),
        .WEBWE(cpu_n_111),
        .clk(clk),
        .input_riscv_ack(input_riscv_ack),
        .\iomem_rdata_reg[0] (\iomem_rdata_reg[0] ),
        .\iomem_rdata_reg[31] (Q),
        .\iomem_rdata_reg[31]_0 (\iomem_rdata_reg[31] ),
        .\iomem_rdata_reg[31]_1 (\iomem_rdata_reg[31]_0 ),
        .iomem_ready_reg(iomem_ready_reg),
        .iomem_ready_reg_0(iomem_ready_reg_0),
        .\mem_addr_reg[14]_0 (cpu_n_18),
        .\mem_addr_reg[14]_1 (cpu_n_19),
        .\mem_addr_reg[14]_10 (cpu_n_132),
        .\mem_addr_reg[14]_11 (cpu_n_133),
        .\mem_addr_reg[14]_12 (cpu_n_135),
        .\mem_addr_reg[14]_13 (cpu_n_136),
        .\mem_addr_reg[14]_14 (cpu_n_146),
        .\mem_addr_reg[14]_15 (cpu_n_148),
        .\mem_addr_reg[14]_16 (cpu_n_149),
        .\mem_addr_reg[14]_17 (cpu_n_151),
        .\mem_addr_reg[14]_18 (cpu_n_152),
        .\mem_addr_reg[14]_19 (cpu_n_160),
        .\mem_addr_reg[14]_2 (cpu_n_21),
        .\mem_addr_reg[14]_20 (cpu_n_161),
        .\mem_addr_reg[14]_21 (cpu_n_166),
        .\mem_addr_reg[14]_22 (cpu_n_168),
        .\mem_addr_reg[14]_23 (cpu_n_170),
        .\mem_addr_reg[14]_24 (cpu_n_171),
        .\mem_addr_reg[14]_25 (cpu_n_177),
        .\mem_addr_reg[14]_26 (cpu_n_182),
        .\mem_addr_reg[14]_27 (cpu_n_184),
        .\mem_addr_reg[14]_3 (cpu_n_23),
        .\mem_addr_reg[14]_4 (cpu_n_114),
        .\mem_addr_reg[14]_5 (cpu_n_116),
        .\mem_addr_reg[14]_6 (cpu_n_117),
        .\mem_addr_reg[14]_7 (cpu_n_119),
        .\mem_addr_reg[14]_8 (cpu_n_120),
        .\mem_addr_reg[14]_9 (cpu_n_130),
        .\mem_addr_reg[15]_0 (cpu_n_1),
        .\mem_addr_reg[15]_1 (cpu_n_15),
        .\mem_addr_reg[15]_10 (cpu_n_153),
        .\mem_addr_reg[15]_11 (cpu_n_154),
        .\mem_addr_reg[15]_12 (cpu_n_159),
        .\mem_addr_reg[15]_13 (cpu_n_167),
        .\mem_addr_reg[15]_14 (cpu_n_172),
        .\mem_addr_reg[15]_15 (cpu_n_178),
        .\mem_addr_reg[15]_16 (cpu_n_183),
        .\mem_addr_reg[15]_17 (cpu_n_185),
        .\mem_addr_reg[15]_18 (cpu_n_186),
        .\mem_addr_reg[15]_2 (cpu_n_22),
        .\mem_addr_reg[15]_3 (cpu_n_115),
        .\mem_addr_reg[15]_4 (cpu_n_121),
        .\mem_addr_reg[15]_5 (cpu_n_122),
        .\mem_addr_reg[15]_6 (cpu_n_131),
        .\mem_addr_reg[15]_7 (cpu_n_137),
        .\mem_addr_reg[15]_8 (cpu_n_138),
        .\mem_addr_reg[15]_9 (cpu_n_147),
        .\mem_addr_reg[16]_0 (cpu_n_16),
        .\mem_addr_reg[16]_1 (cpu_n_17),
        .\mem_addr_reg[16]_10 (cpu_n_126),
        .\mem_addr_reg[16]_11 (cpu_n_127),
        .\mem_addr_reg[16]_12 (cpu_n_128),
        .\mem_addr_reg[16]_13 (cpu_n_129),
        .\mem_addr_reg[16]_14 (cpu_n_139),
        .\mem_addr_reg[16]_15 (cpu_n_140),
        .\mem_addr_reg[16]_16 (cpu_n_141),
        .\mem_addr_reg[16]_17 (cpu_n_142),
        .\mem_addr_reg[16]_18 (cpu_n_143),
        .\mem_addr_reg[16]_19 (cpu_n_144),
        .\mem_addr_reg[16]_2 (cpu_n_20),
        .\mem_addr_reg[16]_20 (cpu_n_145),
        .\mem_addr_reg[16]_21 (cpu_n_155),
        .\mem_addr_reg[16]_22 (cpu_n_156),
        .\mem_addr_reg[16]_23 (cpu_n_157),
        .\mem_addr_reg[16]_24 (cpu_n_158),
        .\mem_addr_reg[16]_25 (cpu_n_163),
        .\mem_addr_reg[16]_26 (cpu_n_164),
        .\mem_addr_reg[16]_27 (cpu_n_165),
        .\mem_addr_reg[16]_28 (cpu_n_173),
        .\mem_addr_reg[16]_29 (cpu_n_174),
        .\mem_addr_reg[16]_3 (cpu_n_24),
        .\mem_addr_reg[16]_30 (cpu_n_175),
        .\mem_addr_reg[16]_31 (cpu_n_176),
        .\mem_addr_reg[16]_32 (cpu_n_180),
        .\mem_addr_reg[16]_33 (cpu_n_181),
        .\mem_addr_reg[16]_4 (\mem_addr_reg[16] ),
        .\mem_addr_reg[16]_5 (cpu_n_112),
        .\mem_addr_reg[16]_6 (cpu_n_113),
        .\mem_addr_reg[16]_7 (cpu_n_123),
        .\mem_addr_reg[16]_8 (cpu_n_124),
        .\mem_addr_reg[16]_9 (cpu_n_125),
        .\mem_addr_reg[17]_0 (cpu_n_118),
        .\mem_addr_reg[17]_1 (cpu_n_134),
        .\mem_addr_reg[17]_2 (cpu_n_150),
        .\mem_addr_reg[17]_3 (cpu_n_162),
        .\mem_addr_reg[17]_4 (cpu_n_169),
        .\mem_addr_reg[17]_5 (cpu_n_179),
        .mem_do_rinst_reg_0(reset_riscv),
        .\mem_rdata_q_reg[31]_0 (\mem_rdata_q_reg[31] ),
        .\mem_rdata_q_reg[31]_1 (simpleuart_reg_div_do),
        .\mem_state_reg[0]_0 (bram_n_11),
        .mem_valid_reg_0(simpleuart_n_0),
        .mem_valid_reg_1(simpleuart_n_34),
        .\mem_wdata_reg[0]_0 (\mem_wdata_reg[0] ),
        .\mem_wdata_reg[31]_0 (\mem_wdata_reg[31] ),
        .\mem_wstrb_reg[1]_0 (cpu_n_110),
        .\mem_wstrb_reg[3]_0 (\mem_wstrb_reg[3] ),
        .\mem_wstrb_reg[3]_1 ({cpu_n_187,cpu_n_188,cpu_n_189,cpu_n_190}),
        .ram_rdata(ram_rdata),
        .ram_ready(ram_ready),
        .ram_ready0(ram_ready0),
        .ram_ready_reg(cpu_n_26),
        .recv_buf_valid(recv_buf_valid),
        .reg_dat_re0(reg_dat_re0),
        .reg_dat_we0(reg_dat_we0),
        .signal_out_pe_in_router_ack_reg(signal_out_pe_in_router_ack_reg),
        .simpleuart_reg_dat_do(simpleuart_reg_dat_do),
        .\slv_reg3_reg[0] (\slv_reg3_reg[0]_2 ),
        .trap_reg_0(cpu_n_0),
        .wsignal_in_pe_out_router_data(wsignal_in_pe_out_router_data));
  FDRE ram_ready_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_ready0),
        .Q(ram_ready),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simpleuart simpleuart
       (.D(\mem_wdata_reg[31] ),
        .E({cpu_n_187,cpu_n_188,cpu_n_189,cpu_n_190}),
        .Q(simpleuart_reg_div_do),
        .SS(SR),
        .clk(clk),
        .recv_buf_valid(recv_buf_valid),
        .reg_dat_re0(reg_dat_re0),
        .reg_dat_we0(reg_dat_we0),
        .\send_bitcnt_reg[1]_0 (reset_riscv),
        .\send_bitcnt_reg[2]_0 (simpleuart_n_34),
        .send_dummy_reg_0(simpleuart_n_0),
        .send_dummy_reg_1(cpu_n_110),
        .ser_rx(ser_rx),
        .ser_tx(ser_tx),
        .simpleuart_reg_dat_do(simpleuart_reg_dat_do));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pm_wrapper
   (aux2_reg_0,
    aux1_reg_0,
    signal_out_pm_in_router_ack,
    input_riscv_ack,
    signal_out_pm_in_router_data,
    Q,
    aux10,
    aux23_out,
    clk,
    AR,
    wsignal_in_pm_out_router_data,
    \signal_i_PM_pixel_reg[0]_0 ,
    wsignal_in_pm_out_router_ack,
    \dib_reg[15]_0 ,
    reset_riscv);
  output aux2_reg_0;
  output aux1_reg_0;
  output signal_out_pm_in_router_ack;
  output input_riscv_ack;
  output [62:0]signal_out_pm_in_router_data;
  output [0:0]Q;
  input aux10;
  input aux23_out;
  input clk;
  input [0:0]AR;
  input [45:0]wsignal_in_pm_out_router_data;
  input \signal_i_PM_pixel_reg[0]_0 ;
  input wsignal_in_pm_out_router_ack;
  input [20:0]\dib_reg[15]_0 ;
  input reset_riscv;

  wire [0:0]AR;
  wire \FSM_onehot_mode_router[2]_i_1_n_0 ;
  wire \FSM_onehot_mode_router_reg_n_0_[0] ;
  wire \FSM_onehot_mode_router_reg_n_0_[1] ;
  wire \FSM_sequential_mode_riscv[0]_i_1_n_0 ;
  wire \FSM_sequential_mode_riscv[1]_i_2_n_0 ;
  wire [0:0]Q;
  wire addra0;
  wire \addra_reg_n_0_[0] ;
  wire \addra_reg_n_0_[1] ;
  wire \addra_reg_n_0_[2] ;
  wire \addra_reg_n_0_[3] ;
  wire addrb0;
  wire \addrb_reg_n_0_[0] ;
  wire \addrb_reg_n_0_[1] ;
  wire \addrb_reg_n_0_[2] ;
  wire \addrb_reg_n_0_[3] ;
  wire aux10;
  wire aux12_out;
  wire aux1_reg_0;
  wire aux23_out;
  wire aux2_reg_0;
  wire clk;
  wire [15:0]dib;
  wire [20:0]\dib_reg[15]_0 ;
  wire input_ack_i_1_n_0;
  wire input_riscv_ack;
  wire input_riscv_ack0;
  wire input_riscv_ack_i_1_n_0;
  wire inst_pm_n_0;
  wire inst_pm_n_1;
  wire inst_pm_n_10;
  wire inst_pm_n_11;
  wire inst_pm_n_12;
  wire inst_pm_n_13;
  wire inst_pm_n_14;
  wire inst_pm_n_15;
  wire inst_pm_n_2;
  wire inst_pm_n_3;
  wire inst_pm_n_4;
  wire inst_pm_n_5;
  wire inst_pm_n_6;
  wire inst_pm_n_7;
  wire inst_pm_n_8;
  wire inst_pm_n_9;
  wire [1:0]mode_riscv__0;
  wire reset_riscv;
  wire signal_i_PM_fb_i_1_n_0;
  wire signal_i_PM_fb_i_2_n_0;
  wire \signal_i_PM_frame[0]_i_1_n_0 ;
  wire \signal_i_PM_frame[1]_i_1_n_0 ;
  wire \signal_i_PM_frame[2]_i_1_n_0 ;
  wire \signal_i_PM_frame[3]_i_1_n_0 ;
  wire \signal_i_PM_frame[4]_i_1_n_0 ;
  wire \signal_i_PM_frame[5]_i_1_n_0 ;
  wire \signal_i_PM_frame[6]_i_1_n_0 ;
  wire \signal_i_PM_frame[7]_i_1_n_0 ;
  wire \signal_i_PM_pixel_reg[0]_0 ;
  wire signal_i_PM_req_i_1_n_0;
  wire signal_i_PM_req_i_2_n_0;
  wire [4:0]signal_i_PM_step;
  wire \signal_i_PM_x_dest[0]_i_1_n_0 ;
  wire \signal_i_PM_x_dest[1]_i_1_n_0 ;
  wire \signal_i_PM_x_dest[2]_i_1_n_0 ;
  wire \signal_i_PM_x_dest[3]_i_1_n_0 ;
  wire \signal_i_PM_x_dest[4]_i_1_n_0 ;
  wire \signal_i_PM_x_dest[5]_i_1_n_0 ;
  wire \signal_i_PM_x_dest[6]_i_1_n_0 ;
  wire \signal_i_PM_x_dest[7]_i_1_n_0 ;
  wire \signal_i_PM_x_orig[0]_i_1_n_0 ;
  wire \signal_i_PM_x_orig[1]_i_1_n_0 ;
  wire \signal_i_PM_x_orig[2]_i_1_n_0 ;
  wire \signal_i_PM_x_orig[3]_i_1_n_0 ;
  wire \signal_i_PM_x_orig[4]_i_1_n_0 ;
  wire \signal_i_PM_x_orig[5]_i_1_n_0 ;
  wire \signal_i_PM_x_orig[6]_i_1_n_0 ;
  wire \signal_i_PM_x_orig[7]_i_1_n_0 ;
  wire \signal_i_PM_y_dest[0]_i_1_n_0 ;
  wire \signal_i_PM_y_dest[1]_i_1_n_0 ;
  wire \signal_i_PM_y_dest[2]_i_1_n_0 ;
  wire \signal_i_PM_y_dest[3]_i_1_n_0 ;
  wire \signal_i_PM_y_dest[4]_i_1_n_0 ;
  wire \signal_i_PM_y_dest[5]_i_1_n_0 ;
  wire \signal_i_PM_y_dest[6]_i_1_n_0 ;
  wire \signal_i_PM_y_dest[7]_i_1_n_0 ;
  wire \signal_i_PM_y_orig[0]_i_1_n_0 ;
  wire \signal_i_PM_y_orig[1]_i_1_n_0 ;
  wire \signal_i_PM_y_orig[2]_i_1_n_0 ;
  wire \signal_i_PM_y_orig[3]_i_1_n_0 ;
  wire \signal_i_PM_y_orig[4]_i_1_n_0 ;
  wire \signal_i_PM_y_orig[5]_i_1_n_0 ;
  wire \signal_i_PM_y_orig[6]_i_1_n_0 ;
  wire \signal_i_PM_y_orig[7]_i_1_n_0 ;
  wire signal_out_pm_in_router_ack;
  wire [62:0]signal_out_pm_in_router_data;
  wire wsignal_in_pm_out_router_ack;
  wire [45:0]wsignal_in_pm_out_router_data;

  LUT6 #(
    .INIT(64'hFFCCFF00EACCAA00)) 
    \FSM_onehot_mode_router[2]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[0] ),
        .I1(Q),
        .I2(aux2_reg_0),
        .I3(wsignal_in_pm_out_router_data[0]),
        .I4(\signal_i_PM_pixel_reg[0]_0 ),
        .I5(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .O(\FSM_onehot_mode_router[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "normal_mode:010,forward:001,handshake:100" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_mode_router_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .D(Q),
        .PRE(AR),
        .Q(\FSM_onehot_mode_router_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "normal_mode:010,forward:001,handshake:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mode_router_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\FSM_onehot_mode_router_reg_n_0_[0] ),
        .Q(\FSM_onehot_mode_router_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "normal_mode:010,forward:001,handshake:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mode_router_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .Q(Q));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_mode_riscv[0]_i_1 
       (.I0(mode_riscv__0[0]),
        .I1(mode_riscv__0[1]),
        .O(\FSM_sequential_mode_riscv[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1E00)) 
    \FSM_sequential_mode_riscv[1]_i_1 
       (.I0(mode_riscv__0[0]),
        .I1(\dib_reg[15]_0 [0]),
        .I2(mode_riscv__0[1]),
        .I3(reset_riscv),
        .O(input_riscv_ack0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \FSM_sequential_mode_riscv[1]_i_2 
       (.I0(mode_riscv__0[0]),
        .I1(mode_riscv__0[1]),
        .I2(\dib_reg[15]_0 [0]),
        .O(\FSM_sequential_mode_riscv[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "write_mode:01,forward:00,handshake:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_mode_riscv_reg[0] 
       (.C(clk),
        .CE(input_riscv_ack0),
        .D(\FSM_sequential_mode_riscv[0]_i_1_n_0 ),
        .Q(mode_riscv__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "write_mode:01,forward:00,handshake:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_mode_riscv_reg[1] 
       (.C(clk),
        .CE(input_riscv_ack0),
        .D(\FSM_sequential_mode_riscv[1]_i_2_n_0 ),
        .Q(mode_riscv__0[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \addra[3]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[0] ),
        .I1(reset_riscv),
        .I2(wsignal_in_pm_out_router_data[0]),
        .O(addra0));
  FDRE \addra_reg[0] 
       (.C(clk),
        .CE(addra0),
        .D(wsignal_in_pm_out_router_data[30]),
        .Q(\addra_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \addra_reg[1] 
       (.C(clk),
        .CE(addra0),
        .D(wsignal_in_pm_out_router_data[31]),
        .Q(\addra_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \addra_reg[2] 
       (.C(clk),
        .CE(addra0),
        .D(wsignal_in_pm_out_router_data[32]),
        .Q(\addra_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \addra_reg[3] 
       (.C(clk),
        .CE(addra0),
        .D(wsignal_in_pm_out_router_data[33]),
        .Q(\addra_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \addrb[3]_i_1 
       (.I0(mode_riscv__0[1]),
        .I1(mode_riscv__0[0]),
        .I2(reset_riscv),
        .I3(\dib_reg[15]_0 [0]),
        .O(addrb0));
  FDRE \addrb_reg[0] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [1]),
        .Q(\addrb_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \addrb_reg[1] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [2]),
        .Q(\addrb_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \addrb_reg[2] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [3]),
        .Q(\addrb_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \addrb_reg[3] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [4]),
        .Q(\addrb_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    aux1_i_1__1
       (.I0(aux1_reg_0),
        .I1(wsignal_in_pm_out_router_ack),
        .I2(wsignal_in_pm_out_router_data[0]),
        .I3(aux2_reg_0),
        .O(aux12_out));
  FDRE #(
    .INIT(1'b0)) 
    aux1_reg
       (.C(clk),
        .CE(aux10),
        .D(aux12_out),
        .Q(aux1_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    aux2_reg
       (.C(clk),
        .CE(aux10),
        .D(aux23_out),
        .Q(aux2_reg_0),
        .R(1'b0));
  FDRE \dib_reg[0] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [5]),
        .Q(dib[0]),
        .R(1'b0));
  FDRE \dib_reg[10] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [15]),
        .Q(dib[10]),
        .R(1'b0));
  FDRE \dib_reg[11] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [16]),
        .Q(dib[11]),
        .R(1'b0));
  FDRE \dib_reg[12] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [17]),
        .Q(dib[12]),
        .R(1'b0));
  FDRE \dib_reg[13] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [18]),
        .Q(dib[13]),
        .R(1'b0));
  FDRE \dib_reg[14] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [19]),
        .Q(dib[14]),
        .R(1'b0));
  FDRE \dib_reg[15] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [20]),
        .Q(dib[15]),
        .R(1'b0));
  FDRE \dib_reg[1] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [6]),
        .Q(dib[1]),
        .R(1'b0));
  FDRE \dib_reg[2] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [7]),
        .Q(dib[2]),
        .R(1'b0));
  FDRE \dib_reg[3] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [8]),
        .Q(dib[3]),
        .R(1'b0));
  FDRE \dib_reg[4] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [9]),
        .Q(dib[4]),
        .R(1'b0));
  FDRE \dib_reg[5] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [10]),
        .Q(dib[5]),
        .R(1'b0));
  FDRE \dib_reg[6] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [11]),
        .Q(dib[6]),
        .R(1'b0));
  FDRE \dib_reg[7] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [12]),
        .Q(dib[7]),
        .R(1'b0));
  FDRE \dib_reg[8] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [13]),
        .Q(dib[8]),
        .R(1'b0));
  FDRE \dib_reg[9] 
       (.C(clk),
        .CE(addrb0),
        .D(\dib_reg[15]_0 [14]),
        .Q(dib[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF9FDE8E0)) 
    input_ack_i_1
       (.I0(Q),
        .I1(wsignal_in_pm_out_router_data[0]),
        .I2(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I3(\FSM_onehot_mode_router_reg_n_0_[0] ),
        .I4(signal_out_pm_in_router_ack),
        .O(input_ack_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    input_ack_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(input_ack_i_1_n_0),
        .Q(signal_out_pm_in_router_ack));
  LUT5 #(
    .INIT(32'hEFFF0E00)) 
    input_riscv_ack_i_1
       (.I0(mode_riscv__0[0]),
        .I1(\dib_reg[15]_0 [0]),
        .I2(mode_riscv__0[1]),
        .I3(reset_riscv),
        .I4(input_riscv_ack),
        .O(input_riscv_ack_i_1_n_0));
  FDRE input_riscv_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(input_riscv_ack_i_1_n_0),
        .Q(input_riscv_ack),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_tdp_rf_rf inst_pm
       (.D({inst_pm_n_0,inst_pm_n_1,inst_pm_n_2,inst_pm_n_3,inst_pm_n_4,inst_pm_n_5,inst_pm_n_6,inst_pm_n_7,inst_pm_n_8,inst_pm_n_9,inst_pm_n_10,inst_pm_n_11,inst_pm_n_12,inst_pm_n_13,inst_pm_n_14,inst_pm_n_15}),
        .Q(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .clk(clk),
        .\doa_reg[15]_0 (dib),
        .\doa_reg[1]_0 ({\addra_reg_n_0_[3] ,\addra_reg_n_0_[2] ,\addra_reg_n_0_[1] ,\addra_reg_n_0_[0] }),
        .\doa_reg[1]_1 ({\addrb_reg_n_0_[3] ,\addrb_reg_n_0_[2] ,\addrb_reg_n_0_[1] ,\addrb_reg_n_0_[0] }));
  LUT5 #(
    .INIT(32'hF1F5E0E0)) 
    signal_i_PM_fb_i_1
       (.I0(signal_i_PM_fb_i_2_n_0),
        .I1(wsignal_in_pm_out_router_data[0]),
        .I2(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I3(\FSM_onehot_mode_router_reg_n_0_[0] ),
        .I4(signal_out_pm_in_router_data[1]),
        .O(signal_i_PM_fb_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h8A8A8A00)) 
    signal_i_PM_fb_i_2
       (.I0(Q),
        .I1(aux2_reg_0),
        .I2(wsignal_in_pm_out_router_data[0]),
        .I3(aux1_reg_0),
        .I4(wsignal_in_pm_out_router_ack),
        .O(signal_i_PM_fb_i_2_n_0));
  FDCE signal_i_PM_fb_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(signal_i_PM_fb_i_1_n_0),
        .Q(signal_out_pm_in_router_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_frame[0]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[17]),
        .O(\signal_i_PM_frame[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_frame[1]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[18]),
        .O(\signal_i_PM_frame[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_frame[2]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[19]),
        .O(\signal_i_PM_frame[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_frame[3]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[20]),
        .O(\signal_i_PM_frame[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_frame[4]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[21]),
        .O(\signal_i_PM_frame[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_frame[5]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[22]),
        .O(\signal_i_PM_frame[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_frame[6]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[23]),
        .O(\signal_i_PM_frame[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_frame[7]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[24]),
        .O(\signal_i_PM_frame[7]_i_1_n_0 ));
  FDCE \signal_i_PM_frame_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_frame[0]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[18]));
  FDCE \signal_i_PM_frame_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_frame[1]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[19]));
  FDCE \signal_i_PM_frame_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_frame[2]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[20]));
  FDCE \signal_i_PM_frame_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_frame[3]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[21]));
  FDCE \signal_i_PM_frame_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_frame[4]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[22]));
  FDCE \signal_i_PM_frame_reg[5] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_frame[5]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[23]));
  FDCE \signal_i_PM_frame_reg[6] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_frame[6]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[24]));
  FDCE \signal_i_PM_frame_reg[7] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_frame[7]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[25]));
  FDCE \signal_i_PM_pixel_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_15),
        .Q(signal_out_pm_in_router_data[47]));
  FDCE \signal_i_PM_pixel_reg[10] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_5),
        .Q(signal_out_pm_in_router_data[57]));
  FDCE \signal_i_PM_pixel_reg[11] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_4),
        .Q(signal_out_pm_in_router_data[58]));
  FDCE \signal_i_PM_pixel_reg[12] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_3),
        .Q(signal_out_pm_in_router_data[59]));
  FDCE \signal_i_PM_pixel_reg[13] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_2),
        .Q(signal_out_pm_in_router_data[60]));
  FDCE \signal_i_PM_pixel_reg[14] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_1),
        .Q(signal_out_pm_in_router_data[61]));
  FDCE \signal_i_PM_pixel_reg[15] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_0),
        .Q(signal_out_pm_in_router_data[62]));
  FDCE \signal_i_PM_pixel_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_14),
        .Q(signal_out_pm_in_router_data[48]));
  FDCE \signal_i_PM_pixel_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_13),
        .Q(signal_out_pm_in_router_data[49]));
  FDCE \signal_i_PM_pixel_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_12),
        .Q(signal_out_pm_in_router_data[50]));
  FDCE \signal_i_PM_pixel_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_11),
        .Q(signal_out_pm_in_router_data[51]));
  FDCE \signal_i_PM_pixel_reg[5] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_10),
        .Q(signal_out_pm_in_router_data[52]));
  FDCE \signal_i_PM_pixel_reg[6] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_9),
        .Q(signal_out_pm_in_router_data[53]));
  FDCE \signal_i_PM_pixel_reg[7] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_8),
        .Q(signal_out_pm_in_router_data[54]));
  FDCE \signal_i_PM_pixel_reg[8] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_7),
        .Q(signal_out_pm_in_router_data[55]));
  FDCE \signal_i_PM_pixel_reg[9] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(inst_pm_n_6),
        .Q(signal_out_pm_in_router_data[56]));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    signal_i_PM_req_i_1
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(signal_i_PM_req_i_2_n_0),
        .I2(Q),
        .I3(wsignal_in_pm_out_router_ack),
        .I4(signal_out_pm_in_router_data[0]),
        .O(signal_i_PM_req_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFC0FFC0FFC080C0)) 
    signal_i_PM_req_i_2
       (.I0(aux2_reg_0),
        .I1(Q),
        .I2(aux1_reg_0),
        .I3(wsignal_in_pm_out_router_data[0]),
        .I4(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I5(\FSM_onehot_mode_router_reg_n_0_[0] ),
        .O(signal_i_PM_req_i_2_n_0));
  FDCE signal_i_PM_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(signal_i_PM_req_i_1_n_0),
        .Q(signal_out_pm_in_router_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_step[0]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[25]),
        .O(signal_i_PM_step[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_step[1]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[26]),
        .O(signal_i_PM_step[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_step[2]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[27]),
        .O(signal_i_PM_step[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_step[3]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[28]),
        .O(signal_i_PM_step[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_step[4]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[29]),
        .O(signal_i_PM_step[4]));
  FDCE \signal_i_PM_step_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(signal_i_PM_step[0]),
        .Q(signal_out_pm_in_router_data[26]));
  FDCE \signal_i_PM_step_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(signal_i_PM_step[1]),
        .Q(signal_out_pm_in_router_data[27]));
  FDCE \signal_i_PM_step_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(signal_i_PM_step[2]),
        .Q(signal_out_pm_in_router_data[28]));
  FDCE \signal_i_PM_step_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(signal_i_PM_step[3]),
        .Q(signal_out_pm_in_router_data[29]));
  FDCE \signal_i_PM_step_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(signal_i_PM_step[4]),
        .Q(signal_out_pm_in_router_data[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_dest[0]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[38]),
        .O(\signal_i_PM_x_dest[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_dest[1]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[39]),
        .O(\signal_i_PM_x_dest[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_dest[2]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[40]),
        .O(\signal_i_PM_x_dest[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_dest[3]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[41]),
        .O(\signal_i_PM_x_dest[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_dest[4]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[42]),
        .O(\signal_i_PM_x_dest[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_dest[5]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[43]),
        .O(\signal_i_PM_x_dest[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_dest[6]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[44]),
        .O(\signal_i_PM_x_dest[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_dest[7]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[45]),
        .O(\signal_i_PM_x_dest[7]_i_1_n_0 ));
  FDCE \signal_i_PM_x_dest_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_dest[0]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[39]));
  FDCE \signal_i_PM_x_dest_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_dest[1]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[40]));
  FDCE \signal_i_PM_x_dest_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_dest[2]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[41]));
  FDCE \signal_i_PM_x_dest_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_dest[3]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[42]));
  FDCE \signal_i_PM_x_dest_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_dest[4]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[43]));
  FDCE \signal_i_PM_x_dest_reg[5] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_dest[5]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[44]));
  FDCE \signal_i_PM_x_dest_reg[6] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_dest[6]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[45]));
  FDCE \signal_i_PM_x_dest_reg[7] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_dest[7]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[46]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_orig[0]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[9]),
        .O(\signal_i_PM_x_orig[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_orig[1]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[10]),
        .O(\signal_i_PM_x_orig[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_orig[2]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[11]),
        .O(\signal_i_PM_x_orig[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_orig[3]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[12]),
        .O(\signal_i_PM_x_orig[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_orig[4]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[13]),
        .O(\signal_i_PM_x_orig[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_orig[5]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[14]),
        .O(\signal_i_PM_x_orig[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_orig[6]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[15]),
        .O(\signal_i_PM_x_orig[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_x_orig[7]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[16]),
        .O(\signal_i_PM_x_orig[7]_i_1_n_0 ));
  FDCE \signal_i_PM_x_orig_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_orig[0]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[10]));
  FDCE \signal_i_PM_x_orig_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_orig[1]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[11]));
  FDCE \signal_i_PM_x_orig_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_orig[2]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[12]));
  FDCE \signal_i_PM_x_orig_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_orig[3]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[13]));
  FDCE \signal_i_PM_x_orig_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_orig[4]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[14]));
  FDCE \signal_i_PM_x_orig_reg[5] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_orig[5]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[15]));
  FDCE \signal_i_PM_x_orig_reg[6] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_orig[6]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[16]));
  FDCE \signal_i_PM_x_orig_reg[7] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_x_orig[7]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_dest[0]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[30]),
        .O(\signal_i_PM_y_dest[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_dest[1]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[31]),
        .O(\signal_i_PM_y_dest[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_dest[2]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[32]),
        .O(\signal_i_PM_y_dest[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_dest[3]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[33]),
        .O(\signal_i_PM_y_dest[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_dest[4]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[34]),
        .O(\signal_i_PM_y_dest[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_dest[5]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[35]),
        .O(\signal_i_PM_y_dest[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_dest[6]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[36]),
        .O(\signal_i_PM_y_dest[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_dest[7]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[37]),
        .O(\signal_i_PM_y_dest[7]_i_1_n_0 ));
  FDCE \signal_i_PM_y_dest_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_dest[0]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[31]));
  FDCE \signal_i_PM_y_dest_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_dest[1]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[32]));
  FDCE \signal_i_PM_y_dest_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_dest[2]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[33]));
  FDCE \signal_i_PM_y_dest_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_dest[3]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[34]));
  FDCE \signal_i_PM_y_dest_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_dest[4]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[35]));
  FDCE \signal_i_PM_y_dest_reg[5] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_dest[5]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[36]));
  FDCE \signal_i_PM_y_dest_reg[6] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_dest[6]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[37]));
  FDCE \signal_i_PM_y_dest_reg[7] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_dest[7]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[38]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_orig[0]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[1]),
        .O(\signal_i_PM_y_orig[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_orig[1]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[2]),
        .O(\signal_i_PM_y_orig[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_orig[2]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[3]),
        .O(\signal_i_PM_y_orig[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_orig[3]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[4]),
        .O(\signal_i_PM_y_orig[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_orig[4]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[5]),
        .O(\signal_i_PM_y_orig[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_orig[5]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[6]),
        .O(\signal_i_PM_y_orig[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_orig[6]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[7]),
        .O(\signal_i_PM_y_orig[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_y_orig[7]_i_1 
       (.I0(\FSM_onehot_mode_router_reg_n_0_[1] ),
        .I1(wsignal_in_pm_out_router_data[8]),
        .O(\signal_i_PM_y_orig[7]_i_1_n_0 ));
  FDCE \signal_i_PM_y_orig_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_orig[0]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[2]));
  FDCE \signal_i_PM_y_orig_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_orig[1]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[3]));
  FDCE \signal_i_PM_y_orig_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_orig[2]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[4]));
  FDCE \signal_i_PM_y_orig_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_orig[3]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[5]));
  FDCE \signal_i_PM_y_orig_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_orig[4]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[6]));
  FDCE \signal_i_PM_y_orig_reg[5] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_orig[5]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[7]));
  FDCE \signal_i_PM_y_orig_reg[6] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_orig[6]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[8]));
  FDCE \signal_i_PM_y_orig_reg[7] 
       (.C(clk),
        .CE(\FSM_onehot_mode_router[2]_i_1_n_0 ),
        .CLR(AR),
        .D(\signal_i_PM_y_orig[7]_i_1_n_0 ),
        .Q(signal_out_pm_in_router_data[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram
   (DOUTADOUT,
    ram_block_reg_1_bram_9_0,
    ram_block_reg_2_bram_9_0,
    ram_block_reg_3_bram_9_0,
    doa_ok,
    ram_rdata,
    s00_axi_aclk,
    clk,
    ram_block_reg_3_bram_2_0,
    Q,
    ram_block_reg_0_mux_sel_reg_1_0,
    ram_block_reg_3_bram_2_1,
    ram_block_reg_3_bram_2_2,
    WEBWE,
    ram_block_reg_3_bram_3_0,
    ram_block_reg_0_bram_3_0,
    ram_block_reg_0_bram_3_1,
    ram_block_reg_3_bram_4_0,
    ram_block_reg_0_bram_4_0,
    ram_block_reg_0_bram_4_1,
    ram_block_reg_3_bram_5_0,
    ram_block_reg_0_bram_5_0,
    ram_block_reg_0_bram_5_1,
    ram_block_reg_3_bram_6_0,
    ram_block_reg_3_bram_6_1,
    ram_block_reg_0_bram_6_0,
    ram_block_reg_0_bram_6_1,
    ram_block_reg_3_bram_7_0,
    ram_block_reg_0_bram_7_0,
    ram_block_reg_0_bram_7_1,
    ram_block_reg_2_bram_8_0,
    ram_block_reg_3_bram_8_0,
    ram_block_reg_0_bram_8_0,
    ram_block_reg_3_bram_9_1,
    ram_block_reg_0_bram_9_0,
    ram_block_reg_3_bram_9_2,
    ram_block_reg_0_bram_9_1,
    ram_block_reg_3_bram_10_0,
    ram_block_reg_0_bram_10_0,
    ram_block_reg_1_bram_11_0,
    ram_block_reg_0_bram_11_0,
    ram_block_reg_0_bram_11_1,
    ram_block_reg_0_bram_12_0,
    ram_block_reg_0_bram_12_1,
    ram_block_reg_0_bram_13_0,
    ram_block_reg_0_bram_13_1,
    ram_block_reg_0_bram_14_0,
    ram_block_reg_0_bram_14_1,
    ram_block_reg_0_bram_15_0,
    ram_block_reg_0_bram_15_1,
    ram_block_reg_0_bram_16_0,
    ram_block_reg_0_bram_16_1,
    ram_block_reg_0_bram_17_0,
    ram_block_reg_0_bram_17_1,
    ADDRARDADDR,
    ram_block_reg_1_bram_2_0,
    ram_block_reg_1_bram_3_0,
    ram_block_reg_1_bram_4_0,
    ram_block_reg_1_bram_5_0,
    ram_block_reg_1_bram_6_0,
    ram_block_reg_1_bram_7_0,
    ram_block_reg_1_bram_8_0,
    ram_block_reg_1_bram_9_1,
    ram_block_reg_1_bram_10_0,
    ram_block_reg_1_bram_11_1,
    ram_block_reg_1_bram_12_0,
    ram_block_reg_1_bram_13_0,
    ram_block_reg_1_bram_14_0,
    ram_block_reg_1_bram_15_0,
    ram_block_reg_1_bram_16_0,
    ram_block_reg_1_bram_17_0,
    ram_block_reg_2_bram_10_0,
    ram_block_reg_2_bram_2_0,
    ram_block_reg_2_bram_3_0,
    ram_block_reg_2_bram_4_0,
    ram_block_reg_2_bram_5_0,
    ram_block_reg_2_bram_6_0,
    ram_block_reg_2_bram_7_0,
    ram_block_reg_2_bram_8_1,
    ram_block_reg_2_bram_9_1,
    ram_block_reg_2_bram_10_1,
    ram_block_reg_2_bram_11_0,
    ram_block_reg_2_bram_12_0,
    ram_block_reg_2_bram_13_0,
    ram_block_reg_2_bram_14_0,
    ram_block_reg_2_bram_15_0,
    ram_block_reg_2_bram_16_0,
    ram_block_reg_2_bram_17_0,
    ram_block_reg_3_bram_10_1,
    ram_block_reg_3_bram_2_3,
    ram_block_reg_3_bram_3_1,
    ram_block_reg_3_bram_4_1,
    ram_block_reg_3_bram_5_1,
    ram_block_reg_3_bram_6_2,
    ram_block_reg_3_bram_7_1,
    ram_block_reg_3_bram_8_1,
    ram_block_reg_3_bram_9_3,
    ram_block_reg_3_bram_10_2,
    ram_block_reg_3_bram_11_0,
    ram_block_reg_3_bram_12_0,
    ram_block_reg_3_bram_13_0,
    ram_block_reg_3_bram_14_0,
    ram_block_reg_3_bram_15_0,
    ram_block_reg_3_bram_16_0,
    ram_block_reg_3_bram_17_0,
    ram_block_reg_3_bram_2_4);
  output [7:0]DOUTADOUT;
  output [7:0]ram_block_reg_1_bram_9_0;
  output [7:0]ram_block_reg_2_bram_9_0;
  output [7:0]ram_block_reg_3_bram_9_0;
  output doa_ok;
  output [31:0]ram_rdata;
  input s00_axi_aclk;
  input clk;
  input ram_block_reg_3_bram_2_0;
  input [19:0]Q;
  input [12:0]ram_block_reg_0_mux_sel_reg_1_0;
  input [31:0]ram_block_reg_3_bram_2_1;
  input [31:0]ram_block_reg_3_bram_2_2;
  input [0:0]WEBWE;
  input ram_block_reg_3_bram_3_0;
  input ram_block_reg_0_bram_3_0;
  input [0:0]ram_block_reg_0_bram_3_1;
  input ram_block_reg_3_bram_4_0;
  input ram_block_reg_0_bram_4_0;
  input [0:0]ram_block_reg_0_bram_4_1;
  input ram_block_reg_3_bram_5_0;
  input ram_block_reg_0_bram_5_0;
  input [0:0]ram_block_reg_0_bram_5_1;
  input ram_block_reg_3_bram_6_0;
  input ram_block_reg_3_bram_6_1;
  input ram_block_reg_0_bram_6_0;
  input [0:0]ram_block_reg_0_bram_6_1;
  input ram_block_reg_3_bram_7_0;
  input ram_block_reg_0_bram_7_0;
  input [0:0]ram_block_reg_0_bram_7_1;
  input ram_block_reg_2_bram_8_0;
  input ram_block_reg_3_bram_8_0;
  input [0:0]ram_block_reg_0_bram_8_0;
  input ram_block_reg_3_bram_9_1;
  input ram_block_reg_0_bram_9_0;
  input ram_block_reg_3_bram_9_2;
  input [0:0]ram_block_reg_0_bram_9_1;
  input ram_block_reg_3_bram_10_0;
  input [0:0]ram_block_reg_0_bram_10_0;
  input ram_block_reg_1_bram_11_0;
  input ram_block_reg_0_bram_11_0;
  input [0:0]ram_block_reg_0_bram_11_1;
  input ram_block_reg_0_bram_12_0;
  input [0:0]ram_block_reg_0_bram_12_1;
  input ram_block_reg_0_bram_13_0;
  input [0:0]ram_block_reg_0_bram_13_1;
  input ram_block_reg_0_bram_14_0;
  input [0:0]ram_block_reg_0_bram_14_1;
  input ram_block_reg_0_bram_15_0;
  input [0:0]ram_block_reg_0_bram_15_1;
  input ram_block_reg_0_bram_16_0;
  input [0:0]ram_block_reg_0_bram_16_1;
  input ram_block_reg_0_bram_17_0;
  input [0:0]ram_block_reg_0_bram_17_1;
  input [11:0]ADDRARDADDR;
  input [0:0]ram_block_reg_1_bram_2_0;
  input [0:0]ram_block_reg_1_bram_3_0;
  input [0:0]ram_block_reg_1_bram_4_0;
  input [0:0]ram_block_reg_1_bram_5_0;
  input [0:0]ram_block_reg_1_bram_6_0;
  input [0:0]ram_block_reg_1_bram_7_0;
  input [0:0]ram_block_reg_1_bram_8_0;
  input [0:0]ram_block_reg_1_bram_9_1;
  input [0:0]ram_block_reg_1_bram_10_0;
  input [0:0]ram_block_reg_1_bram_11_1;
  input [0:0]ram_block_reg_1_bram_12_0;
  input [0:0]ram_block_reg_1_bram_13_0;
  input [0:0]ram_block_reg_1_bram_14_0;
  input [0:0]ram_block_reg_1_bram_15_0;
  input [0:0]ram_block_reg_1_bram_16_0;
  input [0:0]ram_block_reg_1_bram_17_0;
  input [11:0]ram_block_reg_2_bram_10_0;
  input [0:0]ram_block_reg_2_bram_2_0;
  input [0:0]ram_block_reg_2_bram_3_0;
  input [0:0]ram_block_reg_2_bram_4_0;
  input [0:0]ram_block_reg_2_bram_5_0;
  input [0:0]ram_block_reg_2_bram_6_0;
  input [0:0]ram_block_reg_2_bram_7_0;
  input [0:0]ram_block_reg_2_bram_8_1;
  input [0:0]ram_block_reg_2_bram_9_1;
  input [0:0]ram_block_reg_2_bram_10_1;
  input [0:0]ram_block_reg_2_bram_11_0;
  input [0:0]ram_block_reg_2_bram_12_0;
  input [0:0]ram_block_reg_2_bram_13_0;
  input [0:0]ram_block_reg_2_bram_14_0;
  input [0:0]ram_block_reg_2_bram_15_0;
  input [0:0]ram_block_reg_2_bram_16_0;
  input [0:0]ram_block_reg_2_bram_17_0;
  input [11:0]ram_block_reg_3_bram_10_1;
  input [0:0]ram_block_reg_3_bram_2_3;
  input [0:0]ram_block_reg_3_bram_3_1;
  input [0:0]ram_block_reg_3_bram_4_1;
  input [0:0]ram_block_reg_3_bram_5_1;
  input [0:0]ram_block_reg_3_bram_6_2;
  input [0:0]ram_block_reg_3_bram_7_1;
  input [0:0]ram_block_reg_3_bram_8_1;
  input [0:0]ram_block_reg_3_bram_9_3;
  input [0:0]ram_block_reg_3_bram_10_2;
  input [0:0]ram_block_reg_3_bram_11_0;
  input [0:0]ram_block_reg_3_bram_12_0;
  input [0:0]ram_block_reg_3_bram_13_0;
  input [0:0]ram_block_reg_3_bram_14_0;
  input [0:0]ram_block_reg_3_bram_15_0;
  input [0:0]ram_block_reg_3_bram_16_0;
  input [0:0]ram_block_reg_3_bram_17_0;
  input ram_block_reg_3_bram_2_4;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DOUTADOUT;
  wire [19:0]Q;
  wire [0:0]WEBWE;
  wire clk;
  wire doa_ok;
  wire [31:24]p_1_in;
  wire [31:24]p_2_in;
  wire [0:0]ram_block_reg_0_bram_10_0;
  wire ram_block_reg_0_bram_10_n_0;
  wire ram_block_reg_0_bram_10_n_1;
  wire ram_block_reg_0_bram_10_n_132;
  wire ram_block_reg_0_bram_10_n_133;
  wire ram_block_reg_0_bram_10_n_134;
  wire ram_block_reg_0_bram_10_n_135;
  wire ram_block_reg_0_bram_10_n_136;
  wire ram_block_reg_0_bram_10_n_137;
  wire ram_block_reg_0_bram_10_n_138;
  wire ram_block_reg_0_bram_10_n_139;
  wire ram_block_reg_0_bram_10_n_28;
  wire ram_block_reg_0_bram_10_n_29;
  wire ram_block_reg_0_bram_10_n_30;
  wire ram_block_reg_0_bram_10_n_31;
  wire ram_block_reg_0_bram_10_n_32;
  wire ram_block_reg_0_bram_10_n_33;
  wire ram_block_reg_0_bram_10_n_34;
  wire ram_block_reg_0_bram_10_n_35;
  wire ram_block_reg_0_bram_10_n_60;
  wire ram_block_reg_0_bram_10_n_61;
  wire ram_block_reg_0_bram_10_n_62;
  wire ram_block_reg_0_bram_10_n_63;
  wire ram_block_reg_0_bram_10_n_64;
  wire ram_block_reg_0_bram_10_n_65;
  wire ram_block_reg_0_bram_10_n_66;
  wire ram_block_reg_0_bram_10_n_67;
  wire ram_block_reg_0_bram_11_0;
  wire [0:0]ram_block_reg_0_bram_11_1;
  wire ram_block_reg_0_bram_11_n_0;
  wire ram_block_reg_0_bram_11_n_1;
  wire ram_block_reg_0_bram_11_n_132;
  wire ram_block_reg_0_bram_11_n_133;
  wire ram_block_reg_0_bram_11_n_134;
  wire ram_block_reg_0_bram_11_n_135;
  wire ram_block_reg_0_bram_11_n_136;
  wire ram_block_reg_0_bram_11_n_137;
  wire ram_block_reg_0_bram_11_n_138;
  wire ram_block_reg_0_bram_11_n_139;
  wire ram_block_reg_0_bram_11_n_28;
  wire ram_block_reg_0_bram_11_n_29;
  wire ram_block_reg_0_bram_11_n_30;
  wire ram_block_reg_0_bram_11_n_31;
  wire ram_block_reg_0_bram_11_n_32;
  wire ram_block_reg_0_bram_11_n_33;
  wire ram_block_reg_0_bram_11_n_34;
  wire ram_block_reg_0_bram_11_n_35;
  wire ram_block_reg_0_bram_11_n_60;
  wire ram_block_reg_0_bram_11_n_61;
  wire ram_block_reg_0_bram_11_n_62;
  wire ram_block_reg_0_bram_11_n_63;
  wire ram_block_reg_0_bram_11_n_64;
  wire ram_block_reg_0_bram_11_n_65;
  wire ram_block_reg_0_bram_11_n_66;
  wire ram_block_reg_0_bram_11_n_67;
  wire ram_block_reg_0_bram_12_0;
  wire [0:0]ram_block_reg_0_bram_12_1;
  wire ram_block_reg_0_bram_12_n_0;
  wire ram_block_reg_0_bram_12_n_1;
  wire ram_block_reg_0_bram_12_n_132;
  wire ram_block_reg_0_bram_12_n_133;
  wire ram_block_reg_0_bram_12_n_134;
  wire ram_block_reg_0_bram_12_n_135;
  wire ram_block_reg_0_bram_12_n_136;
  wire ram_block_reg_0_bram_12_n_137;
  wire ram_block_reg_0_bram_12_n_138;
  wire ram_block_reg_0_bram_12_n_139;
  wire ram_block_reg_0_bram_12_n_28;
  wire ram_block_reg_0_bram_12_n_29;
  wire ram_block_reg_0_bram_12_n_30;
  wire ram_block_reg_0_bram_12_n_31;
  wire ram_block_reg_0_bram_12_n_32;
  wire ram_block_reg_0_bram_12_n_33;
  wire ram_block_reg_0_bram_12_n_34;
  wire ram_block_reg_0_bram_12_n_35;
  wire ram_block_reg_0_bram_12_n_60;
  wire ram_block_reg_0_bram_12_n_61;
  wire ram_block_reg_0_bram_12_n_62;
  wire ram_block_reg_0_bram_12_n_63;
  wire ram_block_reg_0_bram_12_n_64;
  wire ram_block_reg_0_bram_12_n_65;
  wire ram_block_reg_0_bram_12_n_66;
  wire ram_block_reg_0_bram_12_n_67;
  wire ram_block_reg_0_bram_13_0;
  wire [0:0]ram_block_reg_0_bram_13_1;
  wire ram_block_reg_0_bram_13_n_0;
  wire ram_block_reg_0_bram_13_n_1;
  wire ram_block_reg_0_bram_13_n_132;
  wire ram_block_reg_0_bram_13_n_133;
  wire ram_block_reg_0_bram_13_n_134;
  wire ram_block_reg_0_bram_13_n_135;
  wire ram_block_reg_0_bram_13_n_136;
  wire ram_block_reg_0_bram_13_n_137;
  wire ram_block_reg_0_bram_13_n_138;
  wire ram_block_reg_0_bram_13_n_139;
  wire ram_block_reg_0_bram_13_n_28;
  wire ram_block_reg_0_bram_13_n_29;
  wire ram_block_reg_0_bram_13_n_30;
  wire ram_block_reg_0_bram_13_n_31;
  wire ram_block_reg_0_bram_13_n_32;
  wire ram_block_reg_0_bram_13_n_33;
  wire ram_block_reg_0_bram_13_n_34;
  wire ram_block_reg_0_bram_13_n_35;
  wire ram_block_reg_0_bram_13_n_60;
  wire ram_block_reg_0_bram_13_n_61;
  wire ram_block_reg_0_bram_13_n_62;
  wire ram_block_reg_0_bram_13_n_63;
  wire ram_block_reg_0_bram_13_n_64;
  wire ram_block_reg_0_bram_13_n_65;
  wire ram_block_reg_0_bram_13_n_66;
  wire ram_block_reg_0_bram_13_n_67;
  wire ram_block_reg_0_bram_14_0;
  wire [0:0]ram_block_reg_0_bram_14_1;
  wire ram_block_reg_0_bram_14_n_0;
  wire ram_block_reg_0_bram_14_n_1;
  wire ram_block_reg_0_bram_14_n_132;
  wire ram_block_reg_0_bram_14_n_133;
  wire ram_block_reg_0_bram_14_n_134;
  wire ram_block_reg_0_bram_14_n_135;
  wire ram_block_reg_0_bram_14_n_136;
  wire ram_block_reg_0_bram_14_n_137;
  wire ram_block_reg_0_bram_14_n_138;
  wire ram_block_reg_0_bram_14_n_139;
  wire ram_block_reg_0_bram_14_n_28;
  wire ram_block_reg_0_bram_14_n_29;
  wire ram_block_reg_0_bram_14_n_30;
  wire ram_block_reg_0_bram_14_n_31;
  wire ram_block_reg_0_bram_14_n_32;
  wire ram_block_reg_0_bram_14_n_33;
  wire ram_block_reg_0_bram_14_n_34;
  wire ram_block_reg_0_bram_14_n_35;
  wire ram_block_reg_0_bram_14_n_60;
  wire ram_block_reg_0_bram_14_n_61;
  wire ram_block_reg_0_bram_14_n_62;
  wire ram_block_reg_0_bram_14_n_63;
  wire ram_block_reg_0_bram_14_n_64;
  wire ram_block_reg_0_bram_14_n_65;
  wire ram_block_reg_0_bram_14_n_66;
  wire ram_block_reg_0_bram_14_n_67;
  wire ram_block_reg_0_bram_15_0;
  wire [0:0]ram_block_reg_0_bram_15_1;
  wire ram_block_reg_0_bram_15_n_0;
  wire ram_block_reg_0_bram_15_n_1;
  wire ram_block_reg_0_bram_15_n_132;
  wire ram_block_reg_0_bram_15_n_133;
  wire ram_block_reg_0_bram_15_n_134;
  wire ram_block_reg_0_bram_15_n_135;
  wire ram_block_reg_0_bram_15_n_136;
  wire ram_block_reg_0_bram_15_n_137;
  wire ram_block_reg_0_bram_15_n_138;
  wire ram_block_reg_0_bram_15_n_139;
  wire ram_block_reg_0_bram_15_n_28;
  wire ram_block_reg_0_bram_15_n_29;
  wire ram_block_reg_0_bram_15_n_30;
  wire ram_block_reg_0_bram_15_n_31;
  wire ram_block_reg_0_bram_15_n_32;
  wire ram_block_reg_0_bram_15_n_33;
  wire ram_block_reg_0_bram_15_n_34;
  wire ram_block_reg_0_bram_15_n_35;
  wire ram_block_reg_0_bram_15_n_60;
  wire ram_block_reg_0_bram_15_n_61;
  wire ram_block_reg_0_bram_15_n_62;
  wire ram_block_reg_0_bram_15_n_63;
  wire ram_block_reg_0_bram_15_n_64;
  wire ram_block_reg_0_bram_15_n_65;
  wire ram_block_reg_0_bram_15_n_66;
  wire ram_block_reg_0_bram_15_n_67;
  wire ram_block_reg_0_bram_16_0;
  wire [0:0]ram_block_reg_0_bram_16_1;
  wire ram_block_reg_0_bram_16_n_0;
  wire ram_block_reg_0_bram_16_n_1;
  wire ram_block_reg_0_bram_16_n_132;
  wire ram_block_reg_0_bram_16_n_133;
  wire ram_block_reg_0_bram_16_n_134;
  wire ram_block_reg_0_bram_16_n_135;
  wire ram_block_reg_0_bram_16_n_136;
  wire ram_block_reg_0_bram_16_n_137;
  wire ram_block_reg_0_bram_16_n_138;
  wire ram_block_reg_0_bram_16_n_139;
  wire ram_block_reg_0_bram_16_n_28;
  wire ram_block_reg_0_bram_16_n_29;
  wire ram_block_reg_0_bram_16_n_30;
  wire ram_block_reg_0_bram_16_n_31;
  wire ram_block_reg_0_bram_16_n_32;
  wire ram_block_reg_0_bram_16_n_33;
  wire ram_block_reg_0_bram_16_n_34;
  wire ram_block_reg_0_bram_16_n_35;
  wire ram_block_reg_0_bram_16_n_60;
  wire ram_block_reg_0_bram_16_n_61;
  wire ram_block_reg_0_bram_16_n_62;
  wire ram_block_reg_0_bram_16_n_63;
  wire ram_block_reg_0_bram_16_n_64;
  wire ram_block_reg_0_bram_16_n_65;
  wire ram_block_reg_0_bram_16_n_66;
  wire ram_block_reg_0_bram_16_n_67;
  wire ram_block_reg_0_bram_17_0;
  wire [0:0]ram_block_reg_0_bram_17_1;
  wire ram_block_reg_0_bram_17_n_124;
  wire ram_block_reg_0_bram_17_n_125;
  wire ram_block_reg_0_bram_17_n_126;
  wire ram_block_reg_0_bram_17_n_127;
  wire ram_block_reg_0_bram_17_n_128;
  wire ram_block_reg_0_bram_17_n_129;
  wire ram_block_reg_0_bram_17_n_130;
  wire ram_block_reg_0_bram_17_n_131;
  wire ram_block_reg_0_bram_17_n_92;
  wire ram_block_reg_0_bram_17_n_93;
  wire ram_block_reg_0_bram_17_n_94;
  wire ram_block_reg_0_bram_17_n_95;
  wire ram_block_reg_0_bram_17_n_96;
  wire ram_block_reg_0_bram_17_n_97;
  wire ram_block_reg_0_bram_17_n_98;
  wire ram_block_reg_0_bram_17_n_99;
  wire ram_block_reg_0_bram_2_i_1_n_0;
  wire ram_block_reg_0_bram_2_i_3_n_0;
  wire ram_block_reg_0_bram_2_n_0;
  wire ram_block_reg_0_bram_2_n_1;
  wire ram_block_reg_0_bram_2_n_132;
  wire ram_block_reg_0_bram_2_n_133;
  wire ram_block_reg_0_bram_2_n_134;
  wire ram_block_reg_0_bram_2_n_135;
  wire ram_block_reg_0_bram_2_n_136;
  wire ram_block_reg_0_bram_2_n_137;
  wire ram_block_reg_0_bram_2_n_138;
  wire ram_block_reg_0_bram_2_n_139;
  wire ram_block_reg_0_bram_2_n_28;
  wire ram_block_reg_0_bram_2_n_29;
  wire ram_block_reg_0_bram_2_n_30;
  wire ram_block_reg_0_bram_2_n_31;
  wire ram_block_reg_0_bram_2_n_32;
  wire ram_block_reg_0_bram_2_n_33;
  wire ram_block_reg_0_bram_2_n_34;
  wire ram_block_reg_0_bram_2_n_35;
  wire ram_block_reg_0_bram_2_n_60;
  wire ram_block_reg_0_bram_2_n_61;
  wire ram_block_reg_0_bram_2_n_62;
  wire ram_block_reg_0_bram_2_n_63;
  wire ram_block_reg_0_bram_2_n_64;
  wire ram_block_reg_0_bram_2_n_65;
  wire ram_block_reg_0_bram_2_n_66;
  wire ram_block_reg_0_bram_2_n_67;
  wire ram_block_reg_0_bram_3_0;
  wire [0:0]ram_block_reg_0_bram_3_1;
  wire ram_block_reg_0_bram_3_i_1_n_0;
  wire ram_block_reg_0_bram_3_i_3_n_0;
  wire ram_block_reg_0_bram_3_i_5_n_0;
  wire ram_block_reg_0_bram_3_n_0;
  wire ram_block_reg_0_bram_3_n_1;
  wire ram_block_reg_0_bram_3_n_132;
  wire ram_block_reg_0_bram_3_n_133;
  wire ram_block_reg_0_bram_3_n_134;
  wire ram_block_reg_0_bram_3_n_135;
  wire ram_block_reg_0_bram_3_n_136;
  wire ram_block_reg_0_bram_3_n_137;
  wire ram_block_reg_0_bram_3_n_138;
  wire ram_block_reg_0_bram_3_n_139;
  wire ram_block_reg_0_bram_3_n_28;
  wire ram_block_reg_0_bram_3_n_29;
  wire ram_block_reg_0_bram_3_n_30;
  wire ram_block_reg_0_bram_3_n_31;
  wire ram_block_reg_0_bram_3_n_32;
  wire ram_block_reg_0_bram_3_n_33;
  wire ram_block_reg_0_bram_3_n_34;
  wire ram_block_reg_0_bram_3_n_35;
  wire ram_block_reg_0_bram_3_n_60;
  wire ram_block_reg_0_bram_3_n_61;
  wire ram_block_reg_0_bram_3_n_62;
  wire ram_block_reg_0_bram_3_n_63;
  wire ram_block_reg_0_bram_3_n_64;
  wire ram_block_reg_0_bram_3_n_65;
  wire ram_block_reg_0_bram_3_n_66;
  wire ram_block_reg_0_bram_3_n_67;
  wire ram_block_reg_0_bram_4_0;
  wire [0:0]ram_block_reg_0_bram_4_1;
  wire ram_block_reg_0_bram_4_i_1_n_0;
  wire ram_block_reg_0_bram_4_i_3_n_0;
  wire ram_block_reg_0_bram_4_i_5_n_0;
  wire ram_block_reg_0_bram_4_n_0;
  wire ram_block_reg_0_bram_4_n_1;
  wire ram_block_reg_0_bram_4_n_132;
  wire ram_block_reg_0_bram_4_n_133;
  wire ram_block_reg_0_bram_4_n_134;
  wire ram_block_reg_0_bram_4_n_135;
  wire ram_block_reg_0_bram_4_n_136;
  wire ram_block_reg_0_bram_4_n_137;
  wire ram_block_reg_0_bram_4_n_138;
  wire ram_block_reg_0_bram_4_n_139;
  wire ram_block_reg_0_bram_4_n_28;
  wire ram_block_reg_0_bram_4_n_29;
  wire ram_block_reg_0_bram_4_n_30;
  wire ram_block_reg_0_bram_4_n_31;
  wire ram_block_reg_0_bram_4_n_32;
  wire ram_block_reg_0_bram_4_n_33;
  wire ram_block_reg_0_bram_4_n_34;
  wire ram_block_reg_0_bram_4_n_35;
  wire ram_block_reg_0_bram_4_n_60;
  wire ram_block_reg_0_bram_4_n_61;
  wire ram_block_reg_0_bram_4_n_62;
  wire ram_block_reg_0_bram_4_n_63;
  wire ram_block_reg_0_bram_4_n_64;
  wire ram_block_reg_0_bram_4_n_65;
  wire ram_block_reg_0_bram_4_n_66;
  wire ram_block_reg_0_bram_4_n_67;
  wire ram_block_reg_0_bram_5_0;
  wire [0:0]ram_block_reg_0_bram_5_1;
  wire ram_block_reg_0_bram_5_i_1_n_0;
  wire ram_block_reg_0_bram_5_i_3_n_0;
  wire ram_block_reg_0_bram_5_i_5_n_0;
  wire ram_block_reg_0_bram_5_n_0;
  wire ram_block_reg_0_bram_5_n_1;
  wire ram_block_reg_0_bram_5_n_132;
  wire ram_block_reg_0_bram_5_n_133;
  wire ram_block_reg_0_bram_5_n_134;
  wire ram_block_reg_0_bram_5_n_135;
  wire ram_block_reg_0_bram_5_n_136;
  wire ram_block_reg_0_bram_5_n_137;
  wire ram_block_reg_0_bram_5_n_138;
  wire ram_block_reg_0_bram_5_n_139;
  wire ram_block_reg_0_bram_5_n_28;
  wire ram_block_reg_0_bram_5_n_29;
  wire ram_block_reg_0_bram_5_n_30;
  wire ram_block_reg_0_bram_5_n_31;
  wire ram_block_reg_0_bram_5_n_32;
  wire ram_block_reg_0_bram_5_n_33;
  wire ram_block_reg_0_bram_5_n_34;
  wire ram_block_reg_0_bram_5_n_35;
  wire ram_block_reg_0_bram_5_n_60;
  wire ram_block_reg_0_bram_5_n_61;
  wire ram_block_reg_0_bram_5_n_62;
  wire ram_block_reg_0_bram_5_n_63;
  wire ram_block_reg_0_bram_5_n_64;
  wire ram_block_reg_0_bram_5_n_65;
  wire ram_block_reg_0_bram_5_n_66;
  wire ram_block_reg_0_bram_5_n_67;
  wire ram_block_reg_0_bram_6_0;
  wire [0:0]ram_block_reg_0_bram_6_1;
  wire ram_block_reg_0_bram_6_i_1_n_0;
  wire ram_block_reg_0_bram_6_i_3_n_0;
  wire ram_block_reg_0_bram_6_i_5_n_0;
  wire ram_block_reg_0_bram_6_n_0;
  wire ram_block_reg_0_bram_6_n_1;
  wire ram_block_reg_0_bram_6_n_132;
  wire ram_block_reg_0_bram_6_n_133;
  wire ram_block_reg_0_bram_6_n_134;
  wire ram_block_reg_0_bram_6_n_135;
  wire ram_block_reg_0_bram_6_n_136;
  wire ram_block_reg_0_bram_6_n_137;
  wire ram_block_reg_0_bram_6_n_138;
  wire ram_block_reg_0_bram_6_n_139;
  wire ram_block_reg_0_bram_6_n_28;
  wire ram_block_reg_0_bram_6_n_29;
  wire ram_block_reg_0_bram_6_n_30;
  wire ram_block_reg_0_bram_6_n_31;
  wire ram_block_reg_0_bram_6_n_32;
  wire ram_block_reg_0_bram_6_n_33;
  wire ram_block_reg_0_bram_6_n_34;
  wire ram_block_reg_0_bram_6_n_35;
  wire ram_block_reg_0_bram_6_n_60;
  wire ram_block_reg_0_bram_6_n_61;
  wire ram_block_reg_0_bram_6_n_62;
  wire ram_block_reg_0_bram_6_n_63;
  wire ram_block_reg_0_bram_6_n_64;
  wire ram_block_reg_0_bram_6_n_65;
  wire ram_block_reg_0_bram_6_n_66;
  wire ram_block_reg_0_bram_6_n_67;
  wire ram_block_reg_0_bram_7_0;
  wire [0:0]ram_block_reg_0_bram_7_1;
  wire ram_block_reg_0_bram_7_i_1_n_0;
  wire ram_block_reg_0_bram_7_i_3_n_0;
  wire ram_block_reg_0_bram_7_i_5_n_0;
  wire ram_block_reg_0_bram_7_n_0;
  wire ram_block_reg_0_bram_7_n_1;
  wire ram_block_reg_0_bram_7_n_132;
  wire ram_block_reg_0_bram_7_n_133;
  wire ram_block_reg_0_bram_7_n_134;
  wire ram_block_reg_0_bram_7_n_135;
  wire ram_block_reg_0_bram_7_n_136;
  wire ram_block_reg_0_bram_7_n_137;
  wire ram_block_reg_0_bram_7_n_138;
  wire ram_block_reg_0_bram_7_n_139;
  wire ram_block_reg_0_bram_7_n_28;
  wire ram_block_reg_0_bram_7_n_29;
  wire ram_block_reg_0_bram_7_n_30;
  wire ram_block_reg_0_bram_7_n_31;
  wire ram_block_reg_0_bram_7_n_32;
  wire ram_block_reg_0_bram_7_n_33;
  wire ram_block_reg_0_bram_7_n_34;
  wire ram_block_reg_0_bram_7_n_35;
  wire ram_block_reg_0_bram_7_n_60;
  wire ram_block_reg_0_bram_7_n_61;
  wire ram_block_reg_0_bram_7_n_62;
  wire ram_block_reg_0_bram_7_n_63;
  wire ram_block_reg_0_bram_7_n_64;
  wire ram_block_reg_0_bram_7_n_65;
  wire ram_block_reg_0_bram_7_n_66;
  wire ram_block_reg_0_bram_7_n_67;
  wire [0:0]ram_block_reg_0_bram_8_0;
  wire ram_block_reg_0_bram_8_i_1_n_0;
  wire ram_block_reg_0_bram_8_i_3_n_0;
  wire ram_block_reg_0_bram_8_i_5_n_0;
  wire ram_block_reg_0_bram_8_n_0;
  wire ram_block_reg_0_bram_8_n_1;
  wire ram_block_reg_0_bram_8_n_132;
  wire ram_block_reg_0_bram_8_n_133;
  wire ram_block_reg_0_bram_8_n_134;
  wire ram_block_reg_0_bram_8_n_135;
  wire ram_block_reg_0_bram_8_n_136;
  wire ram_block_reg_0_bram_8_n_137;
  wire ram_block_reg_0_bram_8_n_138;
  wire ram_block_reg_0_bram_8_n_139;
  wire ram_block_reg_0_bram_8_n_28;
  wire ram_block_reg_0_bram_8_n_29;
  wire ram_block_reg_0_bram_8_n_30;
  wire ram_block_reg_0_bram_8_n_31;
  wire ram_block_reg_0_bram_8_n_32;
  wire ram_block_reg_0_bram_8_n_33;
  wire ram_block_reg_0_bram_8_n_34;
  wire ram_block_reg_0_bram_8_n_35;
  wire ram_block_reg_0_bram_8_n_60;
  wire ram_block_reg_0_bram_8_n_61;
  wire ram_block_reg_0_bram_8_n_62;
  wire ram_block_reg_0_bram_8_n_63;
  wire ram_block_reg_0_bram_8_n_64;
  wire ram_block_reg_0_bram_8_n_65;
  wire ram_block_reg_0_bram_8_n_66;
  wire ram_block_reg_0_bram_8_n_67;
  wire ram_block_reg_0_bram_9_0;
  wire [0:0]ram_block_reg_0_bram_9_1;
  wire ram_block_reg_0_bram_9_i_1_n_0;
  wire ram_block_reg_0_bram_9_i_3_n_0;
  wire ram_block_reg_0_bram_9_i_5_n_0;
  wire ram_block_reg_0_bram_9_n_124;
  wire ram_block_reg_0_bram_9_n_125;
  wire ram_block_reg_0_bram_9_n_126;
  wire ram_block_reg_0_bram_9_n_127;
  wire ram_block_reg_0_bram_9_n_128;
  wire ram_block_reg_0_bram_9_n_129;
  wire ram_block_reg_0_bram_9_n_130;
  wire ram_block_reg_0_bram_9_n_131;
  wire [12:0]ram_block_reg_0_mux_sel_reg_1_0;
  wire ram_block_reg_0_mux_sel_reg_1_n_0;
  wire [0:0]ram_block_reg_1_bram_10_0;
  wire ram_block_reg_1_bram_10_n_0;
  wire ram_block_reg_1_bram_10_n_1;
  wire ram_block_reg_1_bram_10_n_132;
  wire ram_block_reg_1_bram_10_n_133;
  wire ram_block_reg_1_bram_10_n_134;
  wire ram_block_reg_1_bram_10_n_135;
  wire ram_block_reg_1_bram_10_n_136;
  wire ram_block_reg_1_bram_10_n_137;
  wire ram_block_reg_1_bram_10_n_138;
  wire ram_block_reg_1_bram_10_n_139;
  wire ram_block_reg_1_bram_10_n_28;
  wire ram_block_reg_1_bram_10_n_29;
  wire ram_block_reg_1_bram_10_n_30;
  wire ram_block_reg_1_bram_10_n_31;
  wire ram_block_reg_1_bram_10_n_32;
  wire ram_block_reg_1_bram_10_n_33;
  wire ram_block_reg_1_bram_10_n_34;
  wire ram_block_reg_1_bram_10_n_35;
  wire ram_block_reg_1_bram_10_n_60;
  wire ram_block_reg_1_bram_10_n_61;
  wire ram_block_reg_1_bram_10_n_62;
  wire ram_block_reg_1_bram_10_n_63;
  wire ram_block_reg_1_bram_10_n_64;
  wire ram_block_reg_1_bram_10_n_65;
  wire ram_block_reg_1_bram_10_n_66;
  wire ram_block_reg_1_bram_10_n_67;
  wire ram_block_reg_1_bram_11_0;
  wire [0:0]ram_block_reg_1_bram_11_1;
  wire ram_block_reg_1_bram_11_n_0;
  wire ram_block_reg_1_bram_11_n_1;
  wire ram_block_reg_1_bram_11_n_132;
  wire ram_block_reg_1_bram_11_n_133;
  wire ram_block_reg_1_bram_11_n_134;
  wire ram_block_reg_1_bram_11_n_135;
  wire ram_block_reg_1_bram_11_n_136;
  wire ram_block_reg_1_bram_11_n_137;
  wire ram_block_reg_1_bram_11_n_138;
  wire ram_block_reg_1_bram_11_n_139;
  wire ram_block_reg_1_bram_11_n_28;
  wire ram_block_reg_1_bram_11_n_29;
  wire ram_block_reg_1_bram_11_n_30;
  wire ram_block_reg_1_bram_11_n_31;
  wire ram_block_reg_1_bram_11_n_32;
  wire ram_block_reg_1_bram_11_n_33;
  wire ram_block_reg_1_bram_11_n_34;
  wire ram_block_reg_1_bram_11_n_35;
  wire ram_block_reg_1_bram_11_n_60;
  wire ram_block_reg_1_bram_11_n_61;
  wire ram_block_reg_1_bram_11_n_62;
  wire ram_block_reg_1_bram_11_n_63;
  wire ram_block_reg_1_bram_11_n_64;
  wire ram_block_reg_1_bram_11_n_65;
  wire ram_block_reg_1_bram_11_n_66;
  wire ram_block_reg_1_bram_11_n_67;
  wire [0:0]ram_block_reg_1_bram_12_0;
  wire ram_block_reg_1_bram_12_n_0;
  wire ram_block_reg_1_bram_12_n_1;
  wire ram_block_reg_1_bram_12_n_132;
  wire ram_block_reg_1_bram_12_n_133;
  wire ram_block_reg_1_bram_12_n_134;
  wire ram_block_reg_1_bram_12_n_135;
  wire ram_block_reg_1_bram_12_n_136;
  wire ram_block_reg_1_bram_12_n_137;
  wire ram_block_reg_1_bram_12_n_138;
  wire ram_block_reg_1_bram_12_n_139;
  wire ram_block_reg_1_bram_12_n_28;
  wire ram_block_reg_1_bram_12_n_29;
  wire ram_block_reg_1_bram_12_n_30;
  wire ram_block_reg_1_bram_12_n_31;
  wire ram_block_reg_1_bram_12_n_32;
  wire ram_block_reg_1_bram_12_n_33;
  wire ram_block_reg_1_bram_12_n_34;
  wire ram_block_reg_1_bram_12_n_35;
  wire ram_block_reg_1_bram_12_n_60;
  wire ram_block_reg_1_bram_12_n_61;
  wire ram_block_reg_1_bram_12_n_62;
  wire ram_block_reg_1_bram_12_n_63;
  wire ram_block_reg_1_bram_12_n_64;
  wire ram_block_reg_1_bram_12_n_65;
  wire ram_block_reg_1_bram_12_n_66;
  wire ram_block_reg_1_bram_12_n_67;
  wire [0:0]ram_block_reg_1_bram_13_0;
  wire ram_block_reg_1_bram_13_n_0;
  wire ram_block_reg_1_bram_13_n_1;
  wire ram_block_reg_1_bram_13_n_132;
  wire ram_block_reg_1_bram_13_n_133;
  wire ram_block_reg_1_bram_13_n_134;
  wire ram_block_reg_1_bram_13_n_135;
  wire ram_block_reg_1_bram_13_n_136;
  wire ram_block_reg_1_bram_13_n_137;
  wire ram_block_reg_1_bram_13_n_138;
  wire ram_block_reg_1_bram_13_n_139;
  wire ram_block_reg_1_bram_13_n_28;
  wire ram_block_reg_1_bram_13_n_29;
  wire ram_block_reg_1_bram_13_n_30;
  wire ram_block_reg_1_bram_13_n_31;
  wire ram_block_reg_1_bram_13_n_32;
  wire ram_block_reg_1_bram_13_n_33;
  wire ram_block_reg_1_bram_13_n_34;
  wire ram_block_reg_1_bram_13_n_35;
  wire ram_block_reg_1_bram_13_n_60;
  wire ram_block_reg_1_bram_13_n_61;
  wire ram_block_reg_1_bram_13_n_62;
  wire ram_block_reg_1_bram_13_n_63;
  wire ram_block_reg_1_bram_13_n_64;
  wire ram_block_reg_1_bram_13_n_65;
  wire ram_block_reg_1_bram_13_n_66;
  wire ram_block_reg_1_bram_13_n_67;
  wire [0:0]ram_block_reg_1_bram_14_0;
  wire ram_block_reg_1_bram_14_n_0;
  wire ram_block_reg_1_bram_14_n_1;
  wire ram_block_reg_1_bram_14_n_132;
  wire ram_block_reg_1_bram_14_n_133;
  wire ram_block_reg_1_bram_14_n_134;
  wire ram_block_reg_1_bram_14_n_135;
  wire ram_block_reg_1_bram_14_n_136;
  wire ram_block_reg_1_bram_14_n_137;
  wire ram_block_reg_1_bram_14_n_138;
  wire ram_block_reg_1_bram_14_n_139;
  wire ram_block_reg_1_bram_14_n_28;
  wire ram_block_reg_1_bram_14_n_29;
  wire ram_block_reg_1_bram_14_n_30;
  wire ram_block_reg_1_bram_14_n_31;
  wire ram_block_reg_1_bram_14_n_32;
  wire ram_block_reg_1_bram_14_n_33;
  wire ram_block_reg_1_bram_14_n_34;
  wire ram_block_reg_1_bram_14_n_35;
  wire ram_block_reg_1_bram_14_n_60;
  wire ram_block_reg_1_bram_14_n_61;
  wire ram_block_reg_1_bram_14_n_62;
  wire ram_block_reg_1_bram_14_n_63;
  wire ram_block_reg_1_bram_14_n_64;
  wire ram_block_reg_1_bram_14_n_65;
  wire ram_block_reg_1_bram_14_n_66;
  wire ram_block_reg_1_bram_14_n_67;
  wire [0:0]ram_block_reg_1_bram_15_0;
  wire ram_block_reg_1_bram_15_n_0;
  wire ram_block_reg_1_bram_15_n_1;
  wire ram_block_reg_1_bram_15_n_132;
  wire ram_block_reg_1_bram_15_n_133;
  wire ram_block_reg_1_bram_15_n_134;
  wire ram_block_reg_1_bram_15_n_135;
  wire ram_block_reg_1_bram_15_n_136;
  wire ram_block_reg_1_bram_15_n_137;
  wire ram_block_reg_1_bram_15_n_138;
  wire ram_block_reg_1_bram_15_n_139;
  wire ram_block_reg_1_bram_15_n_28;
  wire ram_block_reg_1_bram_15_n_29;
  wire ram_block_reg_1_bram_15_n_30;
  wire ram_block_reg_1_bram_15_n_31;
  wire ram_block_reg_1_bram_15_n_32;
  wire ram_block_reg_1_bram_15_n_33;
  wire ram_block_reg_1_bram_15_n_34;
  wire ram_block_reg_1_bram_15_n_35;
  wire ram_block_reg_1_bram_15_n_60;
  wire ram_block_reg_1_bram_15_n_61;
  wire ram_block_reg_1_bram_15_n_62;
  wire ram_block_reg_1_bram_15_n_63;
  wire ram_block_reg_1_bram_15_n_64;
  wire ram_block_reg_1_bram_15_n_65;
  wire ram_block_reg_1_bram_15_n_66;
  wire ram_block_reg_1_bram_15_n_67;
  wire [0:0]ram_block_reg_1_bram_16_0;
  wire ram_block_reg_1_bram_16_n_0;
  wire ram_block_reg_1_bram_16_n_1;
  wire ram_block_reg_1_bram_16_n_132;
  wire ram_block_reg_1_bram_16_n_133;
  wire ram_block_reg_1_bram_16_n_134;
  wire ram_block_reg_1_bram_16_n_135;
  wire ram_block_reg_1_bram_16_n_136;
  wire ram_block_reg_1_bram_16_n_137;
  wire ram_block_reg_1_bram_16_n_138;
  wire ram_block_reg_1_bram_16_n_139;
  wire ram_block_reg_1_bram_16_n_28;
  wire ram_block_reg_1_bram_16_n_29;
  wire ram_block_reg_1_bram_16_n_30;
  wire ram_block_reg_1_bram_16_n_31;
  wire ram_block_reg_1_bram_16_n_32;
  wire ram_block_reg_1_bram_16_n_33;
  wire ram_block_reg_1_bram_16_n_34;
  wire ram_block_reg_1_bram_16_n_35;
  wire ram_block_reg_1_bram_16_n_60;
  wire ram_block_reg_1_bram_16_n_61;
  wire ram_block_reg_1_bram_16_n_62;
  wire ram_block_reg_1_bram_16_n_63;
  wire ram_block_reg_1_bram_16_n_64;
  wire ram_block_reg_1_bram_16_n_65;
  wire ram_block_reg_1_bram_16_n_66;
  wire ram_block_reg_1_bram_16_n_67;
  wire [0:0]ram_block_reg_1_bram_17_0;
  wire ram_block_reg_1_bram_17_n_124;
  wire ram_block_reg_1_bram_17_n_125;
  wire ram_block_reg_1_bram_17_n_126;
  wire ram_block_reg_1_bram_17_n_127;
  wire ram_block_reg_1_bram_17_n_128;
  wire ram_block_reg_1_bram_17_n_129;
  wire ram_block_reg_1_bram_17_n_130;
  wire ram_block_reg_1_bram_17_n_131;
  wire ram_block_reg_1_bram_17_n_92;
  wire ram_block_reg_1_bram_17_n_93;
  wire ram_block_reg_1_bram_17_n_94;
  wire ram_block_reg_1_bram_17_n_95;
  wire ram_block_reg_1_bram_17_n_96;
  wire ram_block_reg_1_bram_17_n_97;
  wire ram_block_reg_1_bram_17_n_98;
  wire ram_block_reg_1_bram_17_n_99;
  wire [0:0]ram_block_reg_1_bram_2_0;
  wire ram_block_reg_1_bram_2_i_1_n_0;
  wire ram_block_reg_1_bram_2_n_0;
  wire ram_block_reg_1_bram_2_n_1;
  wire ram_block_reg_1_bram_2_n_132;
  wire ram_block_reg_1_bram_2_n_133;
  wire ram_block_reg_1_bram_2_n_134;
  wire ram_block_reg_1_bram_2_n_135;
  wire ram_block_reg_1_bram_2_n_136;
  wire ram_block_reg_1_bram_2_n_137;
  wire ram_block_reg_1_bram_2_n_138;
  wire ram_block_reg_1_bram_2_n_139;
  wire ram_block_reg_1_bram_2_n_28;
  wire ram_block_reg_1_bram_2_n_29;
  wire ram_block_reg_1_bram_2_n_30;
  wire ram_block_reg_1_bram_2_n_31;
  wire ram_block_reg_1_bram_2_n_32;
  wire ram_block_reg_1_bram_2_n_33;
  wire ram_block_reg_1_bram_2_n_34;
  wire ram_block_reg_1_bram_2_n_35;
  wire ram_block_reg_1_bram_2_n_60;
  wire ram_block_reg_1_bram_2_n_61;
  wire ram_block_reg_1_bram_2_n_62;
  wire ram_block_reg_1_bram_2_n_63;
  wire ram_block_reg_1_bram_2_n_64;
  wire ram_block_reg_1_bram_2_n_65;
  wire ram_block_reg_1_bram_2_n_66;
  wire ram_block_reg_1_bram_2_n_67;
  wire [0:0]ram_block_reg_1_bram_3_0;
  wire ram_block_reg_1_bram_3_i_1_n_0;
  wire ram_block_reg_1_bram_3_n_0;
  wire ram_block_reg_1_bram_3_n_1;
  wire ram_block_reg_1_bram_3_n_132;
  wire ram_block_reg_1_bram_3_n_133;
  wire ram_block_reg_1_bram_3_n_134;
  wire ram_block_reg_1_bram_3_n_135;
  wire ram_block_reg_1_bram_3_n_136;
  wire ram_block_reg_1_bram_3_n_137;
  wire ram_block_reg_1_bram_3_n_138;
  wire ram_block_reg_1_bram_3_n_139;
  wire ram_block_reg_1_bram_3_n_28;
  wire ram_block_reg_1_bram_3_n_29;
  wire ram_block_reg_1_bram_3_n_30;
  wire ram_block_reg_1_bram_3_n_31;
  wire ram_block_reg_1_bram_3_n_32;
  wire ram_block_reg_1_bram_3_n_33;
  wire ram_block_reg_1_bram_3_n_34;
  wire ram_block_reg_1_bram_3_n_35;
  wire ram_block_reg_1_bram_3_n_60;
  wire ram_block_reg_1_bram_3_n_61;
  wire ram_block_reg_1_bram_3_n_62;
  wire ram_block_reg_1_bram_3_n_63;
  wire ram_block_reg_1_bram_3_n_64;
  wire ram_block_reg_1_bram_3_n_65;
  wire ram_block_reg_1_bram_3_n_66;
  wire ram_block_reg_1_bram_3_n_67;
  wire [0:0]ram_block_reg_1_bram_4_0;
  wire ram_block_reg_1_bram_4_i_1_n_0;
  wire ram_block_reg_1_bram_4_n_0;
  wire ram_block_reg_1_bram_4_n_1;
  wire ram_block_reg_1_bram_4_n_132;
  wire ram_block_reg_1_bram_4_n_133;
  wire ram_block_reg_1_bram_4_n_134;
  wire ram_block_reg_1_bram_4_n_135;
  wire ram_block_reg_1_bram_4_n_136;
  wire ram_block_reg_1_bram_4_n_137;
  wire ram_block_reg_1_bram_4_n_138;
  wire ram_block_reg_1_bram_4_n_139;
  wire ram_block_reg_1_bram_4_n_28;
  wire ram_block_reg_1_bram_4_n_29;
  wire ram_block_reg_1_bram_4_n_30;
  wire ram_block_reg_1_bram_4_n_31;
  wire ram_block_reg_1_bram_4_n_32;
  wire ram_block_reg_1_bram_4_n_33;
  wire ram_block_reg_1_bram_4_n_34;
  wire ram_block_reg_1_bram_4_n_35;
  wire ram_block_reg_1_bram_4_n_60;
  wire ram_block_reg_1_bram_4_n_61;
  wire ram_block_reg_1_bram_4_n_62;
  wire ram_block_reg_1_bram_4_n_63;
  wire ram_block_reg_1_bram_4_n_64;
  wire ram_block_reg_1_bram_4_n_65;
  wire ram_block_reg_1_bram_4_n_66;
  wire ram_block_reg_1_bram_4_n_67;
  wire [0:0]ram_block_reg_1_bram_5_0;
  wire ram_block_reg_1_bram_5_i_1_n_0;
  wire ram_block_reg_1_bram_5_n_0;
  wire ram_block_reg_1_bram_5_n_1;
  wire ram_block_reg_1_bram_5_n_132;
  wire ram_block_reg_1_bram_5_n_133;
  wire ram_block_reg_1_bram_5_n_134;
  wire ram_block_reg_1_bram_5_n_135;
  wire ram_block_reg_1_bram_5_n_136;
  wire ram_block_reg_1_bram_5_n_137;
  wire ram_block_reg_1_bram_5_n_138;
  wire ram_block_reg_1_bram_5_n_139;
  wire ram_block_reg_1_bram_5_n_28;
  wire ram_block_reg_1_bram_5_n_29;
  wire ram_block_reg_1_bram_5_n_30;
  wire ram_block_reg_1_bram_5_n_31;
  wire ram_block_reg_1_bram_5_n_32;
  wire ram_block_reg_1_bram_5_n_33;
  wire ram_block_reg_1_bram_5_n_34;
  wire ram_block_reg_1_bram_5_n_35;
  wire ram_block_reg_1_bram_5_n_60;
  wire ram_block_reg_1_bram_5_n_61;
  wire ram_block_reg_1_bram_5_n_62;
  wire ram_block_reg_1_bram_5_n_63;
  wire ram_block_reg_1_bram_5_n_64;
  wire ram_block_reg_1_bram_5_n_65;
  wire ram_block_reg_1_bram_5_n_66;
  wire ram_block_reg_1_bram_5_n_67;
  wire [0:0]ram_block_reg_1_bram_6_0;
  wire ram_block_reg_1_bram_6_i_1_n_0;
  wire ram_block_reg_1_bram_6_n_0;
  wire ram_block_reg_1_bram_6_n_1;
  wire ram_block_reg_1_bram_6_n_132;
  wire ram_block_reg_1_bram_6_n_133;
  wire ram_block_reg_1_bram_6_n_134;
  wire ram_block_reg_1_bram_6_n_135;
  wire ram_block_reg_1_bram_6_n_136;
  wire ram_block_reg_1_bram_6_n_137;
  wire ram_block_reg_1_bram_6_n_138;
  wire ram_block_reg_1_bram_6_n_139;
  wire ram_block_reg_1_bram_6_n_28;
  wire ram_block_reg_1_bram_6_n_29;
  wire ram_block_reg_1_bram_6_n_30;
  wire ram_block_reg_1_bram_6_n_31;
  wire ram_block_reg_1_bram_6_n_32;
  wire ram_block_reg_1_bram_6_n_33;
  wire ram_block_reg_1_bram_6_n_34;
  wire ram_block_reg_1_bram_6_n_35;
  wire ram_block_reg_1_bram_6_n_60;
  wire ram_block_reg_1_bram_6_n_61;
  wire ram_block_reg_1_bram_6_n_62;
  wire ram_block_reg_1_bram_6_n_63;
  wire ram_block_reg_1_bram_6_n_64;
  wire ram_block_reg_1_bram_6_n_65;
  wire ram_block_reg_1_bram_6_n_66;
  wire ram_block_reg_1_bram_6_n_67;
  wire [0:0]ram_block_reg_1_bram_7_0;
  wire ram_block_reg_1_bram_7_i_1_n_0;
  wire ram_block_reg_1_bram_7_n_0;
  wire ram_block_reg_1_bram_7_n_1;
  wire ram_block_reg_1_bram_7_n_132;
  wire ram_block_reg_1_bram_7_n_133;
  wire ram_block_reg_1_bram_7_n_134;
  wire ram_block_reg_1_bram_7_n_135;
  wire ram_block_reg_1_bram_7_n_136;
  wire ram_block_reg_1_bram_7_n_137;
  wire ram_block_reg_1_bram_7_n_138;
  wire ram_block_reg_1_bram_7_n_139;
  wire ram_block_reg_1_bram_7_n_28;
  wire ram_block_reg_1_bram_7_n_29;
  wire ram_block_reg_1_bram_7_n_30;
  wire ram_block_reg_1_bram_7_n_31;
  wire ram_block_reg_1_bram_7_n_32;
  wire ram_block_reg_1_bram_7_n_33;
  wire ram_block_reg_1_bram_7_n_34;
  wire ram_block_reg_1_bram_7_n_35;
  wire ram_block_reg_1_bram_7_n_60;
  wire ram_block_reg_1_bram_7_n_61;
  wire ram_block_reg_1_bram_7_n_62;
  wire ram_block_reg_1_bram_7_n_63;
  wire ram_block_reg_1_bram_7_n_64;
  wire ram_block_reg_1_bram_7_n_65;
  wire ram_block_reg_1_bram_7_n_66;
  wire ram_block_reg_1_bram_7_n_67;
  wire [0:0]ram_block_reg_1_bram_8_0;
  wire ram_block_reg_1_bram_8_i_1_n_0;
  wire ram_block_reg_1_bram_8_n_0;
  wire ram_block_reg_1_bram_8_n_1;
  wire ram_block_reg_1_bram_8_n_132;
  wire ram_block_reg_1_bram_8_n_133;
  wire ram_block_reg_1_bram_8_n_134;
  wire ram_block_reg_1_bram_8_n_135;
  wire ram_block_reg_1_bram_8_n_136;
  wire ram_block_reg_1_bram_8_n_137;
  wire ram_block_reg_1_bram_8_n_138;
  wire ram_block_reg_1_bram_8_n_139;
  wire ram_block_reg_1_bram_8_n_28;
  wire ram_block_reg_1_bram_8_n_29;
  wire ram_block_reg_1_bram_8_n_30;
  wire ram_block_reg_1_bram_8_n_31;
  wire ram_block_reg_1_bram_8_n_32;
  wire ram_block_reg_1_bram_8_n_33;
  wire ram_block_reg_1_bram_8_n_34;
  wire ram_block_reg_1_bram_8_n_35;
  wire ram_block_reg_1_bram_8_n_60;
  wire ram_block_reg_1_bram_8_n_61;
  wire ram_block_reg_1_bram_8_n_62;
  wire ram_block_reg_1_bram_8_n_63;
  wire ram_block_reg_1_bram_8_n_64;
  wire ram_block_reg_1_bram_8_n_65;
  wire ram_block_reg_1_bram_8_n_66;
  wire ram_block_reg_1_bram_8_n_67;
  wire [7:0]ram_block_reg_1_bram_9_0;
  wire [0:0]ram_block_reg_1_bram_9_1;
  wire ram_block_reg_1_bram_9_i_1_n_0;
  wire ram_block_reg_1_bram_9_n_124;
  wire ram_block_reg_1_bram_9_n_125;
  wire ram_block_reg_1_bram_9_n_126;
  wire ram_block_reg_1_bram_9_n_127;
  wire ram_block_reg_1_bram_9_n_128;
  wire ram_block_reg_1_bram_9_n_129;
  wire ram_block_reg_1_bram_9_n_130;
  wire ram_block_reg_1_bram_9_n_131;
  wire [11:0]ram_block_reg_2_bram_10_0;
  wire [0:0]ram_block_reg_2_bram_10_1;
  wire ram_block_reg_2_bram_10_n_0;
  wire ram_block_reg_2_bram_10_n_1;
  wire ram_block_reg_2_bram_10_n_132;
  wire ram_block_reg_2_bram_10_n_133;
  wire ram_block_reg_2_bram_10_n_134;
  wire ram_block_reg_2_bram_10_n_135;
  wire ram_block_reg_2_bram_10_n_136;
  wire ram_block_reg_2_bram_10_n_137;
  wire ram_block_reg_2_bram_10_n_138;
  wire ram_block_reg_2_bram_10_n_139;
  wire ram_block_reg_2_bram_10_n_28;
  wire ram_block_reg_2_bram_10_n_29;
  wire ram_block_reg_2_bram_10_n_30;
  wire ram_block_reg_2_bram_10_n_31;
  wire ram_block_reg_2_bram_10_n_32;
  wire ram_block_reg_2_bram_10_n_33;
  wire ram_block_reg_2_bram_10_n_34;
  wire ram_block_reg_2_bram_10_n_35;
  wire ram_block_reg_2_bram_10_n_60;
  wire ram_block_reg_2_bram_10_n_61;
  wire ram_block_reg_2_bram_10_n_62;
  wire ram_block_reg_2_bram_10_n_63;
  wire ram_block_reg_2_bram_10_n_64;
  wire ram_block_reg_2_bram_10_n_65;
  wire ram_block_reg_2_bram_10_n_66;
  wire ram_block_reg_2_bram_10_n_67;
  wire [0:0]ram_block_reg_2_bram_11_0;
  wire ram_block_reg_2_bram_11_n_0;
  wire ram_block_reg_2_bram_11_n_1;
  wire ram_block_reg_2_bram_11_n_132;
  wire ram_block_reg_2_bram_11_n_133;
  wire ram_block_reg_2_bram_11_n_134;
  wire ram_block_reg_2_bram_11_n_135;
  wire ram_block_reg_2_bram_11_n_136;
  wire ram_block_reg_2_bram_11_n_137;
  wire ram_block_reg_2_bram_11_n_138;
  wire ram_block_reg_2_bram_11_n_139;
  wire ram_block_reg_2_bram_11_n_28;
  wire ram_block_reg_2_bram_11_n_29;
  wire ram_block_reg_2_bram_11_n_30;
  wire ram_block_reg_2_bram_11_n_31;
  wire ram_block_reg_2_bram_11_n_32;
  wire ram_block_reg_2_bram_11_n_33;
  wire ram_block_reg_2_bram_11_n_34;
  wire ram_block_reg_2_bram_11_n_35;
  wire ram_block_reg_2_bram_11_n_60;
  wire ram_block_reg_2_bram_11_n_61;
  wire ram_block_reg_2_bram_11_n_62;
  wire ram_block_reg_2_bram_11_n_63;
  wire ram_block_reg_2_bram_11_n_64;
  wire ram_block_reg_2_bram_11_n_65;
  wire ram_block_reg_2_bram_11_n_66;
  wire ram_block_reg_2_bram_11_n_67;
  wire [0:0]ram_block_reg_2_bram_12_0;
  wire ram_block_reg_2_bram_12_n_0;
  wire ram_block_reg_2_bram_12_n_1;
  wire ram_block_reg_2_bram_12_n_132;
  wire ram_block_reg_2_bram_12_n_133;
  wire ram_block_reg_2_bram_12_n_134;
  wire ram_block_reg_2_bram_12_n_135;
  wire ram_block_reg_2_bram_12_n_136;
  wire ram_block_reg_2_bram_12_n_137;
  wire ram_block_reg_2_bram_12_n_138;
  wire ram_block_reg_2_bram_12_n_139;
  wire ram_block_reg_2_bram_12_n_28;
  wire ram_block_reg_2_bram_12_n_29;
  wire ram_block_reg_2_bram_12_n_30;
  wire ram_block_reg_2_bram_12_n_31;
  wire ram_block_reg_2_bram_12_n_32;
  wire ram_block_reg_2_bram_12_n_33;
  wire ram_block_reg_2_bram_12_n_34;
  wire ram_block_reg_2_bram_12_n_35;
  wire ram_block_reg_2_bram_12_n_60;
  wire ram_block_reg_2_bram_12_n_61;
  wire ram_block_reg_2_bram_12_n_62;
  wire ram_block_reg_2_bram_12_n_63;
  wire ram_block_reg_2_bram_12_n_64;
  wire ram_block_reg_2_bram_12_n_65;
  wire ram_block_reg_2_bram_12_n_66;
  wire ram_block_reg_2_bram_12_n_67;
  wire [0:0]ram_block_reg_2_bram_13_0;
  wire ram_block_reg_2_bram_13_n_0;
  wire ram_block_reg_2_bram_13_n_1;
  wire ram_block_reg_2_bram_13_n_132;
  wire ram_block_reg_2_bram_13_n_133;
  wire ram_block_reg_2_bram_13_n_134;
  wire ram_block_reg_2_bram_13_n_135;
  wire ram_block_reg_2_bram_13_n_136;
  wire ram_block_reg_2_bram_13_n_137;
  wire ram_block_reg_2_bram_13_n_138;
  wire ram_block_reg_2_bram_13_n_139;
  wire ram_block_reg_2_bram_13_n_28;
  wire ram_block_reg_2_bram_13_n_29;
  wire ram_block_reg_2_bram_13_n_30;
  wire ram_block_reg_2_bram_13_n_31;
  wire ram_block_reg_2_bram_13_n_32;
  wire ram_block_reg_2_bram_13_n_33;
  wire ram_block_reg_2_bram_13_n_34;
  wire ram_block_reg_2_bram_13_n_35;
  wire ram_block_reg_2_bram_13_n_60;
  wire ram_block_reg_2_bram_13_n_61;
  wire ram_block_reg_2_bram_13_n_62;
  wire ram_block_reg_2_bram_13_n_63;
  wire ram_block_reg_2_bram_13_n_64;
  wire ram_block_reg_2_bram_13_n_65;
  wire ram_block_reg_2_bram_13_n_66;
  wire ram_block_reg_2_bram_13_n_67;
  wire [0:0]ram_block_reg_2_bram_14_0;
  wire ram_block_reg_2_bram_14_n_0;
  wire ram_block_reg_2_bram_14_n_1;
  wire ram_block_reg_2_bram_14_n_132;
  wire ram_block_reg_2_bram_14_n_133;
  wire ram_block_reg_2_bram_14_n_134;
  wire ram_block_reg_2_bram_14_n_135;
  wire ram_block_reg_2_bram_14_n_136;
  wire ram_block_reg_2_bram_14_n_137;
  wire ram_block_reg_2_bram_14_n_138;
  wire ram_block_reg_2_bram_14_n_139;
  wire ram_block_reg_2_bram_14_n_28;
  wire ram_block_reg_2_bram_14_n_29;
  wire ram_block_reg_2_bram_14_n_30;
  wire ram_block_reg_2_bram_14_n_31;
  wire ram_block_reg_2_bram_14_n_32;
  wire ram_block_reg_2_bram_14_n_33;
  wire ram_block_reg_2_bram_14_n_34;
  wire ram_block_reg_2_bram_14_n_35;
  wire ram_block_reg_2_bram_14_n_60;
  wire ram_block_reg_2_bram_14_n_61;
  wire ram_block_reg_2_bram_14_n_62;
  wire ram_block_reg_2_bram_14_n_63;
  wire ram_block_reg_2_bram_14_n_64;
  wire ram_block_reg_2_bram_14_n_65;
  wire ram_block_reg_2_bram_14_n_66;
  wire ram_block_reg_2_bram_14_n_67;
  wire [0:0]ram_block_reg_2_bram_15_0;
  wire ram_block_reg_2_bram_15_n_0;
  wire ram_block_reg_2_bram_15_n_1;
  wire ram_block_reg_2_bram_15_n_132;
  wire ram_block_reg_2_bram_15_n_133;
  wire ram_block_reg_2_bram_15_n_134;
  wire ram_block_reg_2_bram_15_n_135;
  wire ram_block_reg_2_bram_15_n_136;
  wire ram_block_reg_2_bram_15_n_137;
  wire ram_block_reg_2_bram_15_n_138;
  wire ram_block_reg_2_bram_15_n_139;
  wire ram_block_reg_2_bram_15_n_28;
  wire ram_block_reg_2_bram_15_n_29;
  wire ram_block_reg_2_bram_15_n_30;
  wire ram_block_reg_2_bram_15_n_31;
  wire ram_block_reg_2_bram_15_n_32;
  wire ram_block_reg_2_bram_15_n_33;
  wire ram_block_reg_2_bram_15_n_34;
  wire ram_block_reg_2_bram_15_n_35;
  wire ram_block_reg_2_bram_15_n_60;
  wire ram_block_reg_2_bram_15_n_61;
  wire ram_block_reg_2_bram_15_n_62;
  wire ram_block_reg_2_bram_15_n_63;
  wire ram_block_reg_2_bram_15_n_64;
  wire ram_block_reg_2_bram_15_n_65;
  wire ram_block_reg_2_bram_15_n_66;
  wire ram_block_reg_2_bram_15_n_67;
  wire [0:0]ram_block_reg_2_bram_16_0;
  wire ram_block_reg_2_bram_16_n_0;
  wire ram_block_reg_2_bram_16_n_1;
  wire ram_block_reg_2_bram_16_n_132;
  wire ram_block_reg_2_bram_16_n_133;
  wire ram_block_reg_2_bram_16_n_134;
  wire ram_block_reg_2_bram_16_n_135;
  wire ram_block_reg_2_bram_16_n_136;
  wire ram_block_reg_2_bram_16_n_137;
  wire ram_block_reg_2_bram_16_n_138;
  wire ram_block_reg_2_bram_16_n_139;
  wire ram_block_reg_2_bram_16_n_28;
  wire ram_block_reg_2_bram_16_n_29;
  wire ram_block_reg_2_bram_16_n_30;
  wire ram_block_reg_2_bram_16_n_31;
  wire ram_block_reg_2_bram_16_n_32;
  wire ram_block_reg_2_bram_16_n_33;
  wire ram_block_reg_2_bram_16_n_34;
  wire ram_block_reg_2_bram_16_n_35;
  wire ram_block_reg_2_bram_16_n_60;
  wire ram_block_reg_2_bram_16_n_61;
  wire ram_block_reg_2_bram_16_n_62;
  wire ram_block_reg_2_bram_16_n_63;
  wire ram_block_reg_2_bram_16_n_64;
  wire ram_block_reg_2_bram_16_n_65;
  wire ram_block_reg_2_bram_16_n_66;
  wire ram_block_reg_2_bram_16_n_67;
  wire [0:0]ram_block_reg_2_bram_17_0;
  wire ram_block_reg_2_bram_17_n_124;
  wire ram_block_reg_2_bram_17_n_125;
  wire ram_block_reg_2_bram_17_n_126;
  wire ram_block_reg_2_bram_17_n_127;
  wire ram_block_reg_2_bram_17_n_128;
  wire ram_block_reg_2_bram_17_n_129;
  wire ram_block_reg_2_bram_17_n_130;
  wire ram_block_reg_2_bram_17_n_131;
  wire ram_block_reg_2_bram_17_n_92;
  wire ram_block_reg_2_bram_17_n_93;
  wire ram_block_reg_2_bram_17_n_94;
  wire ram_block_reg_2_bram_17_n_95;
  wire ram_block_reg_2_bram_17_n_96;
  wire ram_block_reg_2_bram_17_n_97;
  wire ram_block_reg_2_bram_17_n_98;
  wire ram_block_reg_2_bram_17_n_99;
  wire [0:0]ram_block_reg_2_bram_2_0;
  wire ram_block_reg_2_bram_2_i_1_n_0;
  wire ram_block_reg_2_bram_2_n_0;
  wire ram_block_reg_2_bram_2_n_1;
  wire ram_block_reg_2_bram_2_n_132;
  wire ram_block_reg_2_bram_2_n_133;
  wire ram_block_reg_2_bram_2_n_134;
  wire ram_block_reg_2_bram_2_n_135;
  wire ram_block_reg_2_bram_2_n_136;
  wire ram_block_reg_2_bram_2_n_137;
  wire ram_block_reg_2_bram_2_n_138;
  wire ram_block_reg_2_bram_2_n_139;
  wire ram_block_reg_2_bram_2_n_28;
  wire ram_block_reg_2_bram_2_n_29;
  wire ram_block_reg_2_bram_2_n_30;
  wire ram_block_reg_2_bram_2_n_31;
  wire ram_block_reg_2_bram_2_n_32;
  wire ram_block_reg_2_bram_2_n_33;
  wire ram_block_reg_2_bram_2_n_34;
  wire ram_block_reg_2_bram_2_n_35;
  wire ram_block_reg_2_bram_2_n_60;
  wire ram_block_reg_2_bram_2_n_61;
  wire ram_block_reg_2_bram_2_n_62;
  wire ram_block_reg_2_bram_2_n_63;
  wire ram_block_reg_2_bram_2_n_64;
  wire ram_block_reg_2_bram_2_n_65;
  wire ram_block_reg_2_bram_2_n_66;
  wire ram_block_reg_2_bram_2_n_67;
  wire [0:0]ram_block_reg_2_bram_3_0;
  wire ram_block_reg_2_bram_3_i_1_n_0;
  wire ram_block_reg_2_bram_3_n_0;
  wire ram_block_reg_2_bram_3_n_1;
  wire ram_block_reg_2_bram_3_n_132;
  wire ram_block_reg_2_bram_3_n_133;
  wire ram_block_reg_2_bram_3_n_134;
  wire ram_block_reg_2_bram_3_n_135;
  wire ram_block_reg_2_bram_3_n_136;
  wire ram_block_reg_2_bram_3_n_137;
  wire ram_block_reg_2_bram_3_n_138;
  wire ram_block_reg_2_bram_3_n_139;
  wire ram_block_reg_2_bram_3_n_28;
  wire ram_block_reg_2_bram_3_n_29;
  wire ram_block_reg_2_bram_3_n_30;
  wire ram_block_reg_2_bram_3_n_31;
  wire ram_block_reg_2_bram_3_n_32;
  wire ram_block_reg_2_bram_3_n_33;
  wire ram_block_reg_2_bram_3_n_34;
  wire ram_block_reg_2_bram_3_n_35;
  wire ram_block_reg_2_bram_3_n_60;
  wire ram_block_reg_2_bram_3_n_61;
  wire ram_block_reg_2_bram_3_n_62;
  wire ram_block_reg_2_bram_3_n_63;
  wire ram_block_reg_2_bram_3_n_64;
  wire ram_block_reg_2_bram_3_n_65;
  wire ram_block_reg_2_bram_3_n_66;
  wire ram_block_reg_2_bram_3_n_67;
  wire [0:0]ram_block_reg_2_bram_4_0;
  wire ram_block_reg_2_bram_4_i_1_n_0;
  wire ram_block_reg_2_bram_4_n_0;
  wire ram_block_reg_2_bram_4_n_1;
  wire ram_block_reg_2_bram_4_n_132;
  wire ram_block_reg_2_bram_4_n_133;
  wire ram_block_reg_2_bram_4_n_134;
  wire ram_block_reg_2_bram_4_n_135;
  wire ram_block_reg_2_bram_4_n_136;
  wire ram_block_reg_2_bram_4_n_137;
  wire ram_block_reg_2_bram_4_n_138;
  wire ram_block_reg_2_bram_4_n_139;
  wire ram_block_reg_2_bram_4_n_28;
  wire ram_block_reg_2_bram_4_n_29;
  wire ram_block_reg_2_bram_4_n_30;
  wire ram_block_reg_2_bram_4_n_31;
  wire ram_block_reg_2_bram_4_n_32;
  wire ram_block_reg_2_bram_4_n_33;
  wire ram_block_reg_2_bram_4_n_34;
  wire ram_block_reg_2_bram_4_n_35;
  wire ram_block_reg_2_bram_4_n_60;
  wire ram_block_reg_2_bram_4_n_61;
  wire ram_block_reg_2_bram_4_n_62;
  wire ram_block_reg_2_bram_4_n_63;
  wire ram_block_reg_2_bram_4_n_64;
  wire ram_block_reg_2_bram_4_n_65;
  wire ram_block_reg_2_bram_4_n_66;
  wire ram_block_reg_2_bram_4_n_67;
  wire [0:0]ram_block_reg_2_bram_5_0;
  wire ram_block_reg_2_bram_5_i_1_n_0;
  wire ram_block_reg_2_bram_5_n_0;
  wire ram_block_reg_2_bram_5_n_1;
  wire ram_block_reg_2_bram_5_n_132;
  wire ram_block_reg_2_bram_5_n_133;
  wire ram_block_reg_2_bram_5_n_134;
  wire ram_block_reg_2_bram_5_n_135;
  wire ram_block_reg_2_bram_5_n_136;
  wire ram_block_reg_2_bram_5_n_137;
  wire ram_block_reg_2_bram_5_n_138;
  wire ram_block_reg_2_bram_5_n_139;
  wire ram_block_reg_2_bram_5_n_28;
  wire ram_block_reg_2_bram_5_n_29;
  wire ram_block_reg_2_bram_5_n_30;
  wire ram_block_reg_2_bram_5_n_31;
  wire ram_block_reg_2_bram_5_n_32;
  wire ram_block_reg_2_bram_5_n_33;
  wire ram_block_reg_2_bram_5_n_34;
  wire ram_block_reg_2_bram_5_n_35;
  wire ram_block_reg_2_bram_5_n_60;
  wire ram_block_reg_2_bram_5_n_61;
  wire ram_block_reg_2_bram_5_n_62;
  wire ram_block_reg_2_bram_5_n_63;
  wire ram_block_reg_2_bram_5_n_64;
  wire ram_block_reg_2_bram_5_n_65;
  wire ram_block_reg_2_bram_5_n_66;
  wire ram_block_reg_2_bram_5_n_67;
  wire [0:0]ram_block_reg_2_bram_6_0;
  wire ram_block_reg_2_bram_6_i_1_n_0;
  wire ram_block_reg_2_bram_6_n_0;
  wire ram_block_reg_2_bram_6_n_1;
  wire ram_block_reg_2_bram_6_n_132;
  wire ram_block_reg_2_bram_6_n_133;
  wire ram_block_reg_2_bram_6_n_134;
  wire ram_block_reg_2_bram_6_n_135;
  wire ram_block_reg_2_bram_6_n_136;
  wire ram_block_reg_2_bram_6_n_137;
  wire ram_block_reg_2_bram_6_n_138;
  wire ram_block_reg_2_bram_6_n_139;
  wire ram_block_reg_2_bram_6_n_28;
  wire ram_block_reg_2_bram_6_n_29;
  wire ram_block_reg_2_bram_6_n_30;
  wire ram_block_reg_2_bram_6_n_31;
  wire ram_block_reg_2_bram_6_n_32;
  wire ram_block_reg_2_bram_6_n_33;
  wire ram_block_reg_2_bram_6_n_34;
  wire ram_block_reg_2_bram_6_n_35;
  wire ram_block_reg_2_bram_6_n_60;
  wire ram_block_reg_2_bram_6_n_61;
  wire ram_block_reg_2_bram_6_n_62;
  wire ram_block_reg_2_bram_6_n_63;
  wire ram_block_reg_2_bram_6_n_64;
  wire ram_block_reg_2_bram_6_n_65;
  wire ram_block_reg_2_bram_6_n_66;
  wire ram_block_reg_2_bram_6_n_67;
  wire [0:0]ram_block_reg_2_bram_7_0;
  wire ram_block_reg_2_bram_7_i_1_n_0;
  wire ram_block_reg_2_bram_7_n_0;
  wire ram_block_reg_2_bram_7_n_1;
  wire ram_block_reg_2_bram_7_n_132;
  wire ram_block_reg_2_bram_7_n_133;
  wire ram_block_reg_2_bram_7_n_134;
  wire ram_block_reg_2_bram_7_n_135;
  wire ram_block_reg_2_bram_7_n_136;
  wire ram_block_reg_2_bram_7_n_137;
  wire ram_block_reg_2_bram_7_n_138;
  wire ram_block_reg_2_bram_7_n_139;
  wire ram_block_reg_2_bram_7_n_28;
  wire ram_block_reg_2_bram_7_n_29;
  wire ram_block_reg_2_bram_7_n_30;
  wire ram_block_reg_2_bram_7_n_31;
  wire ram_block_reg_2_bram_7_n_32;
  wire ram_block_reg_2_bram_7_n_33;
  wire ram_block_reg_2_bram_7_n_34;
  wire ram_block_reg_2_bram_7_n_35;
  wire ram_block_reg_2_bram_7_n_60;
  wire ram_block_reg_2_bram_7_n_61;
  wire ram_block_reg_2_bram_7_n_62;
  wire ram_block_reg_2_bram_7_n_63;
  wire ram_block_reg_2_bram_7_n_64;
  wire ram_block_reg_2_bram_7_n_65;
  wire ram_block_reg_2_bram_7_n_66;
  wire ram_block_reg_2_bram_7_n_67;
  wire ram_block_reg_2_bram_8_0;
  wire [0:0]ram_block_reg_2_bram_8_1;
  wire ram_block_reg_2_bram_8_i_1_n_0;
  wire ram_block_reg_2_bram_8_n_0;
  wire ram_block_reg_2_bram_8_n_1;
  wire ram_block_reg_2_bram_8_n_132;
  wire ram_block_reg_2_bram_8_n_133;
  wire ram_block_reg_2_bram_8_n_134;
  wire ram_block_reg_2_bram_8_n_135;
  wire ram_block_reg_2_bram_8_n_136;
  wire ram_block_reg_2_bram_8_n_137;
  wire ram_block_reg_2_bram_8_n_138;
  wire ram_block_reg_2_bram_8_n_139;
  wire ram_block_reg_2_bram_8_n_28;
  wire ram_block_reg_2_bram_8_n_29;
  wire ram_block_reg_2_bram_8_n_30;
  wire ram_block_reg_2_bram_8_n_31;
  wire ram_block_reg_2_bram_8_n_32;
  wire ram_block_reg_2_bram_8_n_33;
  wire ram_block_reg_2_bram_8_n_34;
  wire ram_block_reg_2_bram_8_n_35;
  wire ram_block_reg_2_bram_8_n_60;
  wire ram_block_reg_2_bram_8_n_61;
  wire ram_block_reg_2_bram_8_n_62;
  wire ram_block_reg_2_bram_8_n_63;
  wire ram_block_reg_2_bram_8_n_64;
  wire ram_block_reg_2_bram_8_n_65;
  wire ram_block_reg_2_bram_8_n_66;
  wire ram_block_reg_2_bram_8_n_67;
  wire [7:0]ram_block_reg_2_bram_9_0;
  wire [0:0]ram_block_reg_2_bram_9_1;
  wire ram_block_reg_2_bram_9_i_1_n_0;
  wire ram_block_reg_2_bram_9_n_124;
  wire ram_block_reg_2_bram_9_n_125;
  wire ram_block_reg_2_bram_9_n_126;
  wire ram_block_reg_2_bram_9_n_127;
  wire ram_block_reg_2_bram_9_n_128;
  wire ram_block_reg_2_bram_9_n_129;
  wire ram_block_reg_2_bram_9_n_130;
  wire ram_block_reg_2_bram_9_n_131;
  wire ram_block_reg_3_bram_10_0;
  wire [11:0]ram_block_reg_3_bram_10_1;
  wire [0:0]ram_block_reg_3_bram_10_2;
  wire ram_block_reg_3_bram_10_n_0;
  wire ram_block_reg_3_bram_10_n_1;
  wire ram_block_reg_3_bram_10_n_132;
  wire ram_block_reg_3_bram_10_n_133;
  wire ram_block_reg_3_bram_10_n_134;
  wire ram_block_reg_3_bram_10_n_135;
  wire ram_block_reg_3_bram_10_n_136;
  wire ram_block_reg_3_bram_10_n_137;
  wire ram_block_reg_3_bram_10_n_138;
  wire ram_block_reg_3_bram_10_n_139;
  wire ram_block_reg_3_bram_10_n_28;
  wire ram_block_reg_3_bram_10_n_29;
  wire ram_block_reg_3_bram_10_n_30;
  wire ram_block_reg_3_bram_10_n_31;
  wire ram_block_reg_3_bram_10_n_32;
  wire ram_block_reg_3_bram_10_n_33;
  wire ram_block_reg_3_bram_10_n_34;
  wire ram_block_reg_3_bram_10_n_35;
  wire ram_block_reg_3_bram_10_n_60;
  wire ram_block_reg_3_bram_10_n_61;
  wire ram_block_reg_3_bram_10_n_62;
  wire ram_block_reg_3_bram_10_n_63;
  wire ram_block_reg_3_bram_10_n_64;
  wire ram_block_reg_3_bram_10_n_65;
  wire ram_block_reg_3_bram_10_n_66;
  wire ram_block_reg_3_bram_10_n_67;
  wire [0:0]ram_block_reg_3_bram_11_0;
  wire ram_block_reg_3_bram_11_n_0;
  wire ram_block_reg_3_bram_11_n_1;
  wire ram_block_reg_3_bram_11_n_132;
  wire ram_block_reg_3_bram_11_n_133;
  wire ram_block_reg_3_bram_11_n_134;
  wire ram_block_reg_3_bram_11_n_135;
  wire ram_block_reg_3_bram_11_n_136;
  wire ram_block_reg_3_bram_11_n_137;
  wire ram_block_reg_3_bram_11_n_138;
  wire ram_block_reg_3_bram_11_n_139;
  wire ram_block_reg_3_bram_11_n_28;
  wire ram_block_reg_3_bram_11_n_29;
  wire ram_block_reg_3_bram_11_n_30;
  wire ram_block_reg_3_bram_11_n_31;
  wire ram_block_reg_3_bram_11_n_32;
  wire ram_block_reg_3_bram_11_n_33;
  wire ram_block_reg_3_bram_11_n_34;
  wire ram_block_reg_3_bram_11_n_35;
  wire ram_block_reg_3_bram_11_n_60;
  wire ram_block_reg_3_bram_11_n_61;
  wire ram_block_reg_3_bram_11_n_62;
  wire ram_block_reg_3_bram_11_n_63;
  wire ram_block_reg_3_bram_11_n_64;
  wire ram_block_reg_3_bram_11_n_65;
  wire ram_block_reg_3_bram_11_n_66;
  wire ram_block_reg_3_bram_11_n_67;
  wire [0:0]ram_block_reg_3_bram_12_0;
  wire ram_block_reg_3_bram_12_n_0;
  wire ram_block_reg_3_bram_12_n_1;
  wire ram_block_reg_3_bram_12_n_132;
  wire ram_block_reg_3_bram_12_n_133;
  wire ram_block_reg_3_bram_12_n_134;
  wire ram_block_reg_3_bram_12_n_135;
  wire ram_block_reg_3_bram_12_n_136;
  wire ram_block_reg_3_bram_12_n_137;
  wire ram_block_reg_3_bram_12_n_138;
  wire ram_block_reg_3_bram_12_n_139;
  wire ram_block_reg_3_bram_12_n_28;
  wire ram_block_reg_3_bram_12_n_29;
  wire ram_block_reg_3_bram_12_n_30;
  wire ram_block_reg_3_bram_12_n_31;
  wire ram_block_reg_3_bram_12_n_32;
  wire ram_block_reg_3_bram_12_n_33;
  wire ram_block_reg_3_bram_12_n_34;
  wire ram_block_reg_3_bram_12_n_35;
  wire ram_block_reg_3_bram_12_n_60;
  wire ram_block_reg_3_bram_12_n_61;
  wire ram_block_reg_3_bram_12_n_62;
  wire ram_block_reg_3_bram_12_n_63;
  wire ram_block_reg_3_bram_12_n_64;
  wire ram_block_reg_3_bram_12_n_65;
  wire ram_block_reg_3_bram_12_n_66;
  wire ram_block_reg_3_bram_12_n_67;
  wire [0:0]ram_block_reg_3_bram_13_0;
  wire ram_block_reg_3_bram_13_n_0;
  wire ram_block_reg_3_bram_13_n_1;
  wire ram_block_reg_3_bram_13_n_132;
  wire ram_block_reg_3_bram_13_n_133;
  wire ram_block_reg_3_bram_13_n_134;
  wire ram_block_reg_3_bram_13_n_135;
  wire ram_block_reg_3_bram_13_n_136;
  wire ram_block_reg_3_bram_13_n_137;
  wire ram_block_reg_3_bram_13_n_138;
  wire ram_block_reg_3_bram_13_n_139;
  wire ram_block_reg_3_bram_13_n_28;
  wire ram_block_reg_3_bram_13_n_29;
  wire ram_block_reg_3_bram_13_n_30;
  wire ram_block_reg_3_bram_13_n_31;
  wire ram_block_reg_3_bram_13_n_32;
  wire ram_block_reg_3_bram_13_n_33;
  wire ram_block_reg_3_bram_13_n_34;
  wire ram_block_reg_3_bram_13_n_35;
  wire ram_block_reg_3_bram_13_n_60;
  wire ram_block_reg_3_bram_13_n_61;
  wire ram_block_reg_3_bram_13_n_62;
  wire ram_block_reg_3_bram_13_n_63;
  wire ram_block_reg_3_bram_13_n_64;
  wire ram_block_reg_3_bram_13_n_65;
  wire ram_block_reg_3_bram_13_n_66;
  wire ram_block_reg_3_bram_13_n_67;
  wire [0:0]ram_block_reg_3_bram_14_0;
  wire ram_block_reg_3_bram_14_n_0;
  wire ram_block_reg_3_bram_14_n_1;
  wire ram_block_reg_3_bram_14_n_132;
  wire ram_block_reg_3_bram_14_n_133;
  wire ram_block_reg_3_bram_14_n_134;
  wire ram_block_reg_3_bram_14_n_135;
  wire ram_block_reg_3_bram_14_n_136;
  wire ram_block_reg_3_bram_14_n_137;
  wire ram_block_reg_3_bram_14_n_138;
  wire ram_block_reg_3_bram_14_n_139;
  wire ram_block_reg_3_bram_14_n_28;
  wire ram_block_reg_3_bram_14_n_29;
  wire ram_block_reg_3_bram_14_n_30;
  wire ram_block_reg_3_bram_14_n_31;
  wire ram_block_reg_3_bram_14_n_32;
  wire ram_block_reg_3_bram_14_n_33;
  wire ram_block_reg_3_bram_14_n_34;
  wire ram_block_reg_3_bram_14_n_35;
  wire ram_block_reg_3_bram_14_n_60;
  wire ram_block_reg_3_bram_14_n_61;
  wire ram_block_reg_3_bram_14_n_62;
  wire ram_block_reg_3_bram_14_n_63;
  wire ram_block_reg_3_bram_14_n_64;
  wire ram_block_reg_3_bram_14_n_65;
  wire ram_block_reg_3_bram_14_n_66;
  wire ram_block_reg_3_bram_14_n_67;
  wire [0:0]ram_block_reg_3_bram_15_0;
  wire ram_block_reg_3_bram_15_n_0;
  wire ram_block_reg_3_bram_15_n_1;
  wire ram_block_reg_3_bram_15_n_132;
  wire ram_block_reg_3_bram_15_n_133;
  wire ram_block_reg_3_bram_15_n_134;
  wire ram_block_reg_3_bram_15_n_135;
  wire ram_block_reg_3_bram_15_n_136;
  wire ram_block_reg_3_bram_15_n_137;
  wire ram_block_reg_3_bram_15_n_138;
  wire ram_block_reg_3_bram_15_n_139;
  wire ram_block_reg_3_bram_15_n_28;
  wire ram_block_reg_3_bram_15_n_29;
  wire ram_block_reg_3_bram_15_n_30;
  wire ram_block_reg_3_bram_15_n_31;
  wire ram_block_reg_3_bram_15_n_32;
  wire ram_block_reg_3_bram_15_n_33;
  wire ram_block_reg_3_bram_15_n_34;
  wire ram_block_reg_3_bram_15_n_35;
  wire ram_block_reg_3_bram_15_n_60;
  wire ram_block_reg_3_bram_15_n_61;
  wire ram_block_reg_3_bram_15_n_62;
  wire ram_block_reg_3_bram_15_n_63;
  wire ram_block_reg_3_bram_15_n_64;
  wire ram_block_reg_3_bram_15_n_65;
  wire ram_block_reg_3_bram_15_n_66;
  wire ram_block_reg_3_bram_15_n_67;
  wire [0:0]ram_block_reg_3_bram_16_0;
  wire ram_block_reg_3_bram_16_n_0;
  wire ram_block_reg_3_bram_16_n_1;
  wire ram_block_reg_3_bram_16_n_132;
  wire ram_block_reg_3_bram_16_n_133;
  wire ram_block_reg_3_bram_16_n_134;
  wire ram_block_reg_3_bram_16_n_135;
  wire ram_block_reg_3_bram_16_n_136;
  wire ram_block_reg_3_bram_16_n_137;
  wire ram_block_reg_3_bram_16_n_138;
  wire ram_block_reg_3_bram_16_n_139;
  wire ram_block_reg_3_bram_16_n_28;
  wire ram_block_reg_3_bram_16_n_29;
  wire ram_block_reg_3_bram_16_n_30;
  wire ram_block_reg_3_bram_16_n_31;
  wire ram_block_reg_3_bram_16_n_32;
  wire ram_block_reg_3_bram_16_n_33;
  wire ram_block_reg_3_bram_16_n_34;
  wire ram_block_reg_3_bram_16_n_35;
  wire ram_block_reg_3_bram_16_n_60;
  wire ram_block_reg_3_bram_16_n_61;
  wire ram_block_reg_3_bram_16_n_62;
  wire ram_block_reg_3_bram_16_n_63;
  wire ram_block_reg_3_bram_16_n_64;
  wire ram_block_reg_3_bram_16_n_65;
  wire ram_block_reg_3_bram_16_n_66;
  wire ram_block_reg_3_bram_16_n_67;
  wire [0:0]ram_block_reg_3_bram_17_0;
  wire ram_block_reg_3_bram_17_n_124;
  wire ram_block_reg_3_bram_17_n_125;
  wire ram_block_reg_3_bram_17_n_126;
  wire ram_block_reg_3_bram_17_n_127;
  wire ram_block_reg_3_bram_17_n_128;
  wire ram_block_reg_3_bram_17_n_129;
  wire ram_block_reg_3_bram_17_n_130;
  wire ram_block_reg_3_bram_17_n_131;
  wire ram_block_reg_3_bram_17_n_92;
  wire ram_block_reg_3_bram_17_n_93;
  wire ram_block_reg_3_bram_17_n_94;
  wire ram_block_reg_3_bram_17_n_95;
  wire ram_block_reg_3_bram_17_n_96;
  wire ram_block_reg_3_bram_17_n_97;
  wire ram_block_reg_3_bram_17_n_98;
  wire ram_block_reg_3_bram_17_n_99;
  wire ram_block_reg_3_bram_2_0;
  wire [31:0]ram_block_reg_3_bram_2_1;
  wire [31:0]ram_block_reg_3_bram_2_2;
  wire [0:0]ram_block_reg_3_bram_2_3;
  wire ram_block_reg_3_bram_2_4;
  wire ram_block_reg_3_bram_2_i_17_n_0;
  wire ram_block_reg_3_bram_2_n_0;
  wire ram_block_reg_3_bram_2_n_1;
  wire ram_block_reg_3_bram_2_n_132;
  wire ram_block_reg_3_bram_2_n_133;
  wire ram_block_reg_3_bram_2_n_134;
  wire ram_block_reg_3_bram_2_n_135;
  wire ram_block_reg_3_bram_2_n_136;
  wire ram_block_reg_3_bram_2_n_137;
  wire ram_block_reg_3_bram_2_n_138;
  wire ram_block_reg_3_bram_2_n_139;
  wire ram_block_reg_3_bram_2_n_28;
  wire ram_block_reg_3_bram_2_n_29;
  wire ram_block_reg_3_bram_2_n_30;
  wire ram_block_reg_3_bram_2_n_31;
  wire ram_block_reg_3_bram_2_n_32;
  wire ram_block_reg_3_bram_2_n_33;
  wire ram_block_reg_3_bram_2_n_34;
  wire ram_block_reg_3_bram_2_n_35;
  wire ram_block_reg_3_bram_2_n_60;
  wire ram_block_reg_3_bram_2_n_61;
  wire ram_block_reg_3_bram_2_n_62;
  wire ram_block_reg_3_bram_2_n_63;
  wire ram_block_reg_3_bram_2_n_64;
  wire ram_block_reg_3_bram_2_n_65;
  wire ram_block_reg_3_bram_2_n_66;
  wire ram_block_reg_3_bram_2_n_67;
  wire ram_block_reg_3_bram_3_0;
  wire [0:0]ram_block_reg_3_bram_3_1;
  wire ram_block_reg_3_bram_3_i_1_n_0;
  wire ram_block_reg_3_bram_3_n_0;
  wire ram_block_reg_3_bram_3_n_1;
  wire ram_block_reg_3_bram_3_n_132;
  wire ram_block_reg_3_bram_3_n_133;
  wire ram_block_reg_3_bram_3_n_134;
  wire ram_block_reg_3_bram_3_n_135;
  wire ram_block_reg_3_bram_3_n_136;
  wire ram_block_reg_3_bram_3_n_137;
  wire ram_block_reg_3_bram_3_n_138;
  wire ram_block_reg_3_bram_3_n_139;
  wire ram_block_reg_3_bram_3_n_28;
  wire ram_block_reg_3_bram_3_n_29;
  wire ram_block_reg_3_bram_3_n_30;
  wire ram_block_reg_3_bram_3_n_31;
  wire ram_block_reg_3_bram_3_n_32;
  wire ram_block_reg_3_bram_3_n_33;
  wire ram_block_reg_3_bram_3_n_34;
  wire ram_block_reg_3_bram_3_n_35;
  wire ram_block_reg_3_bram_3_n_60;
  wire ram_block_reg_3_bram_3_n_61;
  wire ram_block_reg_3_bram_3_n_62;
  wire ram_block_reg_3_bram_3_n_63;
  wire ram_block_reg_3_bram_3_n_64;
  wire ram_block_reg_3_bram_3_n_65;
  wire ram_block_reg_3_bram_3_n_66;
  wire ram_block_reg_3_bram_3_n_67;
  wire ram_block_reg_3_bram_4_0;
  wire [0:0]ram_block_reg_3_bram_4_1;
  wire ram_block_reg_3_bram_4_i_1_n_0;
  wire ram_block_reg_3_bram_4_n_0;
  wire ram_block_reg_3_bram_4_n_1;
  wire ram_block_reg_3_bram_4_n_132;
  wire ram_block_reg_3_bram_4_n_133;
  wire ram_block_reg_3_bram_4_n_134;
  wire ram_block_reg_3_bram_4_n_135;
  wire ram_block_reg_3_bram_4_n_136;
  wire ram_block_reg_3_bram_4_n_137;
  wire ram_block_reg_3_bram_4_n_138;
  wire ram_block_reg_3_bram_4_n_139;
  wire ram_block_reg_3_bram_4_n_28;
  wire ram_block_reg_3_bram_4_n_29;
  wire ram_block_reg_3_bram_4_n_30;
  wire ram_block_reg_3_bram_4_n_31;
  wire ram_block_reg_3_bram_4_n_32;
  wire ram_block_reg_3_bram_4_n_33;
  wire ram_block_reg_3_bram_4_n_34;
  wire ram_block_reg_3_bram_4_n_35;
  wire ram_block_reg_3_bram_4_n_60;
  wire ram_block_reg_3_bram_4_n_61;
  wire ram_block_reg_3_bram_4_n_62;
  wire ram_block_reg_3_bram_4_n_63;
  wire ram_block_reg_3_bram_4_n_64;
  wire ram_block_reg_3_bram_4_n_65;
  wire ram_block_reg_3_bram_4_n_66;
  wire ram_block_reg_3_bram_4_n_67;
  wire ram_block_reg_3_bram_5_0;
  wire [0:0]ram_block_reg_3_bram_5_1;
  wire ram_block_reg_3_bram_5_i_1_n_0;
  wire ram_block_reg_3_bram_5_n_0;
  wire ram_block_reg_3_bram_5_n_1;
  wire ram_block_reg_3_bram_5_n_132;
  wire ram_block_reg_3_bram_5_n_133;
  wire ram_block_reg_3_bram_5_n_134;
  wire ram_block_reg_3_bram_5_n_135;
  wire ram_block_reg_3_bram_5_n_136;
  wire ram_block_reg_3_bram_5_n_137;
  wire ram_block_reg_3_bram_5_n_138;
  wire ram_block_reg_3_bram_5_n_139;
  wire ram_block_reg_3_bram_5_n_28;
  wire ram_block_reg_3_bram_5_n_29;
  wire ram_block_reg_3_bram_5_n_30;
  wire ram_block_reg_3_bram_5_n_31;
  wire ram_block_reg_3_bram_5_n_32;
  wire ram_block_reg_3_bram_5_n_33;
  wire ram_block_reg_3_bram_5_n_34;
  wire ram_block_reg_3_bram_5_n_35;
  wire ram_block_reg_3_bram_5_n_60;
  wire ram_block_reg_3_bram_5_n_61;
  wire ram_block_reg_3_bram_5_n_62;
  wire ram_block_reg_3_bram_5_n_63;
  wire ram_block_reg_3_bram_5_n_64;
  wire ram_block_reg_3_bram_5_n_65;
  wire ram_block_reg_3_bram_5_n_66;
  wire ram_block_reg_3_bram_5_n_67;
  wire ram_block_reg_3_bram_6_0;
  wire ram_block_reg_3_bram_6_1;
  wire [0:0]ram_block_reg_3_bram_6_2;
  wire ram_block_reg_3_bram_6_i_1_n_0;
  wire ram_block_reg_3_bram_6_n_0;
  wire ram_block_reg_3_bram_6_n_1;
  wire ram_block_reg_3_bram_6_n_132;
  wire ram_block_reg_3_bram_6_n_133;
  wire ram_block_reg_3_bram_6_n_134;
  wire ram_block_reg_3_bram_6_n_135;
  wire ram_block_reg_3_bram_6_n_136;
  wire ram_block_reg_3_bram_6_n_137;
  wire ram_block_reg_3_bram_6_n_138;
  wire ram_block_reg_3_bram_6_n_139;
  wire ram_block_reg_3_bram_6_n_28;
  wire ram_block_reg_3_bram_6_n_29;
  wire ram_block_reg_3_bram_6_n_30;
  wire ram_block_reg_3_bram_6_n_31;
  wire ram_block_reg_3_bram_6_n_32;
  wire ram_block_reg_3_bram_6_n_33;
  wire ram_block_reg_3_bram_6_n_34;
  wire ram_block_reg_3_bram_6_n_35;
  wire ram_block_reg_3_bram_6_n_60;
  wire ram_block_reg_3_bram_6_n_61;
  wire ram_block_reg_3_bram_6_n_62;
  wire ram_block_reg_3_bram_6_n_63;
  wire ram_block_reg_3_bram_6_n_64;
  wire ram_block_reg_3_bram_6_n_65;
  wire ram_block_reg_3_bram_6_n_66;
  wire ram_block_reg_3_bram_6_n_67;
  wire ram_block_reg_3_bram_7_0;
  wire [0:0]ram_block_reg_3_bram_7_1;
  wire ram_block_reg_3_bram_7_i_1_n_0;
  wire ram_block_reg_3_bram_7_n_0;
  wire ram_block_reg_3_bram_7_n_1;
  wire ram_block_reg_3_bram_7_n_132;
  wire ram_block_reg_3_bram_7_n_133;
  wire ram_block_reg_3_bram_7_n_134;
  wire ram_block_reg_3_bram_7_n_135;
  wire ram_block_reg_3_bram_7_n_136;
  wire ram_block_reg_3_bram_7_n_137;
  wire ram_block_reg_3_bram_7_n_138;
  wire ram_block_reg_3_bram_7_n_139;
  wire ram_block_reg_3_bram_7_n_28;
  wire ram_block_reg_3_bram_7_n_29;
  wire ram_block_reg_3_bram_7_n_30;
  wire ram_block_reg_3_bram_7_n_31;
  wire ram_block_reg_3_bram_7_n_32;
  wire ram_block_reg_3_bram_7_n_33;
  wire ram_block_reg_3_bram_7_n_34;
  wire ram_block_reg_3_bram_7_n_35;
  wire ram_block_reg_3_bram_7_n_60;
  wire ram_block_reg_3_bram_7_n_61;
  wire ram_block_reg_3_bram_7_n_62;
  wire ram_block_reg_3_bram_7_n_63;
  wire ram_block_reg_3_bram_7_n_64;
  wire ram_block_reg_3_bram_7_n_65;
  wire ram_block_reg_3_bram_7_n_66;
  wire ram_block_reg_3_bram_7_n_67;
  wire ram_block_reg_3_bram_8_0;
  wire [0:0]ram_block_reg_3_bram_8_1;
  wire ram_block_reg_3_bram_8_i_1_n_0;
  wire ram_block_reg_3_bram_8_n_0;
  wire ram_block_reg_3_bram_8_n_1;
  wire ram_block_reg_3_bram_8_n_132;
  wire ram_block_reg_3_bram_8_n_133;
  wire ram_block_reg_3_bram_8_n_134;
  wire ram_block_reg_3_bram_8_n_135;
  wire ram_block_reg_3_bram_8_n_136;
  wire ram_block_reg_3_bram_8_n_137;
  wire ram_block_reg_3_bram_8_n_138;
  wire ram_block_reg_3_bram_8_n_139;
  wire ram_block_reg_3_bram_8_n_28;
  wire ram_block_reg_3_bram_8_n_29;
  wire ram_block_reg_3_bram_8_n_30;
  wire ram_block_reg_3_bram_8_n_31;
  wire ram_block_reg_3_bram_8_n_32;
  wire ram_block_reg_3_bram_8_n_33;
  wire ram_block_reg_3_bram_8_n_34;
  wire ram_block_reg_3_bram_8_n_35;
  wire ram_block_reg_3_bram_8_n_60;
  wire ram_block_reg_3_bram_8_n_61;
  wire ram_block_reg_3_bram_8_n_62;
  wire ram_block_reg_3_bram_8_n_63;
  wire ram_block_reg_3_bram_8_n_64;
  wire ram_block_reg_3_bram_8_n_65;
  wire ram_block_reg_3_bram_8_n_66;
  wire ram_block_reg_3_bram_8_n_67;
  wire [7:0]ram_block_reg_3_bram_9_0;
  wire ram_block_reg_3_bram_9_1;
  wire ram_block_reg_3_bram_9_2;
  wire [0:0]ram_block_reg_3_bram_9_3;
  wire ram_block_reg_3_bram_9_i_1_n_0;
  wire ram_block_reg_3_bram_9_n_124;
  wire ram_block_reg_3_bram_9_n_125;
  wire ram_block_reg_3_bram_9_n_126;
  wire ram_block_reg_3_bram_9_n_127;
  wire ram_block_reg_3_bram_9_n_128;
  wire ram_block_reg_3_bram_9_n_129;
  wire ram_block_reg_3_bram_9_n_130;
  wire ram_block_reg_3_bram_9_n_131;
  wire [31:0]ram_rdata;
  wire s00_axi_aclk;
  wire NLW_ram_block_reg_0_bram_10_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_10_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_10_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_10_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_10_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_10_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_10_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_10_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_11_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_11_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_11_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_11_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_11_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_11_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_11_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_11_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_11_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_12_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_12_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_12_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_12_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_12_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_12_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_12_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_12_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_12_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_13_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_13_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_13_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_13_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_13_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_13_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_13_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_13_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_13_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_14_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_14_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_14_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_14_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_14_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_14_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_14_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_14_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_14_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_15_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_15_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_15_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_15_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_15_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_15_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_15_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_15_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_15_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_16_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_16_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_16_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_16_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_16_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_16_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_16_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_16_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_16_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_17_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_17_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_17_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_17_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_17_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_17_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_17_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_17_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_17_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_17_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_17_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_17_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_17_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_2_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_3_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_4_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_4_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_5_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_5_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_6_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_6_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_7_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_7_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_8_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_8_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_8_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_8_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_8_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_8_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_8_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_8_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_9_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_9_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_9_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_9_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_9_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_9_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_9_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_9_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_9_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_9_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_9_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_9_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_10_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_10_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_10_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_10_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_10_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_10_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_10_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_10_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_11_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_11_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_11_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_11_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_11_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_11_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_11_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_11_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_11_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_12_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_12_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_12_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_12_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_12_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_12_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_12_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_12_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_12_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_13_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_13_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_13_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_13_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_13_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_13_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_13_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_13_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_13_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_14_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_14_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_14_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_14_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_14_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_14_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_14_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_14_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_14_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_15_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_15_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_15_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_15_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_15_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_15_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_15_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_15_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_15_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_16_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_16_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_16_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_16_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_16_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_16_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_16_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_16_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_16_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_17_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_17_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_17_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_17_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_17_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_17_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_17_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_17_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_17_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_17_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_17_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_17_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_17_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_2_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_3_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_4_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_4_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_5_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_5_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_6_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_6_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_7_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_7_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_8_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_8_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_8_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_8_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_8_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_8_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_8_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_8_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_9_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_9_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_9_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_9_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_9_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_9_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_9_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_9_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_9_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_9_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_9_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_9_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_10_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_10_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_10_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_10_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_10_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_10_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_10_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_10_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_11_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_11_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_11_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_11_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_11_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_11_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_11_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_11_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_11_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_12_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_12_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_12_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_12_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_12_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_12_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_12_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_12_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_12_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_13_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_13_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_13_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_13_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_13_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_13_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_13_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_13_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_13_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_14_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_14_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_14_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_14_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_14_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_14_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_14_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_14_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_14_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_15_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_15_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_15_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_15_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_15_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_15_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_15_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_15_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_15_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_16_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_16_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_16_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_16_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_16_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_16_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_16_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_16_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_16_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_17_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_17_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_17_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_17_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_17_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_17_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_17_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_17_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_17_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_17_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_17_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_17_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_17_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_2_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_3_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_4_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_4_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_5_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_5_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_6_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_6_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_7_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_7_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_8_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_8_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_8_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_8_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_8_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_8_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_8_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_8_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_9_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_9_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_9_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_9_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_9_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_9_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_9_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_9_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_9_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_9_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_9_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_9_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_10_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_10_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_10_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_10_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_10_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_10_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_10_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_10_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_11_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_11_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_11_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_11_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_11_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_11_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_11_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_11_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_11_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_12_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_12_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_12_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_12_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_12_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_12_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_12_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_12_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_12_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_13_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_13_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_13_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_13_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_13_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_13_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_13_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_13_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_13_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_14_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_14_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_14_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_14_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_14_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_14_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_14_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_14_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_14_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_15_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_15_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_15_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_15_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_15_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_15_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_15_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_15_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_15_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_16_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_16_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_16_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_16_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_16_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_16_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_16_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_16_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_16_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_17_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_17_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_17_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_17_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_17_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_17_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_17_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_17_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_17_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_17_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_17_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_17_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_17_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_2_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_3_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_4_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_4_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_5_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_5_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_6_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_6_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_7_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_7_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_8_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_8_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_8_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_8_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_8_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_8_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_8_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_8_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_8_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_9_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_9_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_9_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_9_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_9_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_9_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_9_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_9_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_9_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_9_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_9_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_9_RDADDRECC_UNCONNECTED;

  FDRE doa_ok_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(ram_block_reg_0_bram_9_0),
        .Q(doa_ok),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[0]_i_4 
       (.I0(ram_block_reg_0_bram_17_n_131),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_0_bram_9_n_131),
        .O(ram_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[10]_i_2 
       (.I0(ram_block_reg_1_bram_17_n_129),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_1_bram_9_n_129),
        .O(ram_rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[11]_i_2 
       (.I0(ram_block_reg_1_bram_17_n_128),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_1_bram_9_n_128),
        .O(ram_rdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[12]_i_2 
       (.I0(ram_block_reg_1_bram_17_n_127),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_1_bram_9_n_127),
        .O(ram_rdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[13]_i_2 
       (.I0(ram_block_reg_1_bram_17_n_126),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_1_bram_9_n_126),
        .O(ram_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[14]_i_2 
       (.I0(ram_block_reg_1_bram_17_n_125),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_1_bram_9_n_125),
        .O(ram_rdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[15]_i_2 
       (.I0(ram_block_reg_1_bram_17_n_124),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_1_bram_9_n_124),
        .O(ram_rdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[16]_i_2 
       (.I0(ram_block_reg_2_bram_17_n_131),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_2_bram_9_n_131),
        .O(ram_rdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[17]_i_2 
       (.I0(ram_block_reg_2_bram_17_n_130),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_2_bram_9_n_130),
        .O(ram_rdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[18]_i_2 
       (.I0(ram_block_reg_2_bram_17_n_129),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_2_bram_9_n_129),
        .O(ram_rdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[19]_i_2 
       (.I0(ram_block_reg_2_bram_17_n_128),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_2_bram_9_n_128),
        .O(ram_rdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[1]_i_4 
       (.I0(ram_block_reg_0_bram_17_n_130),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_0_bram_9_n_130),
        .O(ram_rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[20]_i_2 
       (.I0(ram_block_reg_2_bram_17_n_127),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_2_bram_9_n_127),
        .O(ram_rdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[21]_i_2 
       (.I0(ram_block_reg_2_bram_17_n_126),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_2_bram_9_n_126),
        .O(ram_rdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[22]_i_2 
       (.I0(ram_block_reg_2_bram_17_n_125),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_2_bram_9_n_125),
        .O(ram_rdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[23]_i_2 
       (.I0(ram_block_reg_2_bram_17_n_124),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_2_bram_9_n_124),
        .O(ram_rdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[24]_i_2 
       (.I0(ram_block_reg_3_bram_17_n_131),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_3_bram_9_n_131),
        .O(ram_rdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[25]_i_2 
       (.I0(ram_block_reg_3_bram_17_n_130),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_3_bram_9_n_130),
        .O(ram_rdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[26]_i_2 
       (.I0(ram_block_reg_3_bram_17_n_129),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_3_bram_9_n_129),
        .O(ram_rdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[27]_i_2 
       (.I0(ram_block_reg_3_bram_17_n_128),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_3_bram_9_n_128),
        .O(ram_rdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[28]_i_2 
       (.I0(ram_block_reg_3_bram_17_n_127),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_3_bram_9_n_127),
        .O(ram_rdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[29]_i_2 
       (.I0(ram_block_reg_3_bram_17_n_126),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_3_bram_9_n_126),
        .O(ram_rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[2]_i_4 
       (.I0(ram_block_reg_0_bram_17_n_129),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_0_bram_9_n_129),
        .O(ram_rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[30]_i_2 
       (.I0(ram_block_reg_3_bram_17_n_125),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_3_bram_9_n_125),
        .O(ram_rdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[31]_i_9 
       (.I0(ram_block_reg_3_bram_17_n_124),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_3_bram_9_n_124),
        .O(ram_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[3]_i_4 
       (.I0(ram_block_reg_0_bram_17_n_128),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_0_bram_9_n_128),
        .O(ram_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[4]_i_4 
       (.I0(ram_block_reg_0_bram_17_n_127),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_0_bram_9_n_127),
        .O(ram_rdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[5]_i_4 
       (.I0(ram_block_reg_0_bram_17_n_126),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_0_bram_9_n_126),
        .O(ram_rdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[6]_i_8 
       (.I0(ram_block_reg_0_bram_17_n_125),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_0_bram_9_n_125),
        .O(ram_rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[7]_i_4 
       (.I0(ram_block_reg_0_bram_17_n_124),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_0_bram_9_n_124),
        .O(ram_rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[8]_i_2 
       (.I0(ram_block_reg_1_bram_17_n_131),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_1_bram_9_n_131),
        .O(ram_rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[9]_i_2 
       (.I0(ram_block_reg_1_bram_17_n_130),
        .I1(ram_block_reg_0_mux_sel_reg_1_n_0),
        .I2(ram_block_reg_1_bram_9_n_130),
        .O(ram_rdata[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "36863" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "36863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_10
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_10_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_10_n_28,ram_block_reg_0_bram_10_n_29,ram_block_reg_0_bram_10_n_30,ram_block_reg_0_bram_10_n_31,ram_block_reg_0_bram_10_n_32,ram_block_reg_0_bram_10_n_33,ram_block_reg_0_bram_10_n_34,ram_block_reg_0_bram_10_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_10_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_10_n_60,ram_block_reg_0_bram_10_n_61,ram_block_reg_0_bram_10_n_62,ram_block_reg_0_bram_10_n_63,ram_block_reg_0_bram_10_n_64,ram_block_reg_0_bram_10_n_65,ram_block_reg_0_bram_10_n_66,ram_block_reg_0_bram_10_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_10_n_132,ram_block_reg_0_bram_10_n_133,ram_block_reg_0_bram_10_n_134,ram_block_reg_0_bram_10_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_10_n_136,ram_block_reg_0_bram_10_n_137,ram_block_reg_0_bram_10_n_138,ram_block_reg_0_bram_10_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_10_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_10_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_10_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_10_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_10_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_10_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_10_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_3_bram_10_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_10_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_10_0,ram_block_reg_0_bram_10_0,ram_block_reg_0_bram_10_0,ram_block_reg_0_bram_10_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "36864" *) 
  (* bram_addr_end = "40959" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "36864" *) 
  (* ram_addr_end = "40959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_11
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_10_n_28,ram_block_reg_0_bram_10_n_29,ram_block_reg_0_bram_10_n_30,ram_block_reg_0_bram_10_n_31,ram_block_reg_0_bram_10_n_32,ram_block_reg_0_bram_10_n_33,ram_block_reg_0_bram_10_n_34,ram_block_reg_0_bram_10_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_10_n_60,ram_block_reg_0_bram_10_n_61,ram_block_reg_0_bram_10_n_62,ram_block_reg_0_bram_10_n_63,ram_block_reg_0_bram_10_n_64,ram_block_reg_0_bram_10_n_65,ram_block_reg_0_bram_10_n_66,ram_block_reg_0_bram_10_n_67}),
        .CASDINPA({ram_block_reg_0_bram_10_n_132,ram_block_reg_0_bram_10_n_133,ram_block_reg_0_bram_10_n_134,ram_block_reg_0_bram_10_n_135}),
        .CASDINPB({ram_block_reg_0_bram_10_n_136,ram_block_reg_0_bram_10_n_137,ram_block_reg_0_bram_10_n_138,ram_block_reg_0_bram_10_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_3_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_11_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_11_n_28,ram_block_reg_0_bram_11_n_29,ram_block_reg_0_bram_11_n_30,ram_block_reg_0_bram_11_n_31,ram_block_reg_0_bram_11_n_32,ram_block_reg_0_bram_11_n_33,ram_block_reg_0_bram_11_n_34,ram_block_reg_0_bram_11_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_11_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_11_n_60,ram_block_reg_0_bram_11_n_61,ram_block_reg_0_bram_11_n_62,ram_block_reg_0_bram_11_n_63,ram_block_reg_0_bram_11_n_64,ram_block_reg_0_bram_11_n_65,ram_block_reg_0_bram_11_n_66,ram_block_reg_0_bram_11_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_11_n_132,ram_block_reg_0_bram_11_n_133,ram_block_reg_0_bram_11_n_134,ram_block_reg_0_bram_11_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_11_n_136,ram_block_reg_0_bram_11_n_137,ram_block_reg_0_bram_11_n_138,ram_block_reg_0_bram_11_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_10_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_10_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_11_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_11_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_11_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_11_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_11_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_11_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_11_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_11_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_11_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_11_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_11_1,ram_block_reg_0_bram_11_1,ram_block_reg_0_bram_11_1,ram_block_reg_0_bram_11_1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "40960" *) 
  (* bram_addr_end = "45055" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "40960" *) 
  (* ram_addr_end = "45055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_12
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_11_n_28,ram_block_reg_0_bram_11_n_29,ram_block_reg_0_bram_11_n_30,ram_block_reg_0_bram_11_n_31,ram_block_reg_0_bram_11_n_32,ram_block_reg_0_bram_11_n_33,ram_block_reg_0_bram_11_n_34,ram_block_reg_0_bram_11_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_11_n_60,ram_block_reg_0_bram_11_n_61,ram_block_reg_0_bram_11_n_62,ram_block_reg_0_bram_11_n_63,ram_block_reg_0_bram_11_n_64,ram_block_reg_0_bram_11_n_65,ram_block_reg_0_bram_11_n_66,ram_block_reg_0_bram_11_n_67}),
        .CASDINPA({ram_block_reg_0_bram_11_n_132,ram_block_reg_0_bram_11_n_133,ram_block_reg_0_bram_11_n_134,ram_block_reg_0_bram_11_n_135}),
        .CASDINPB({ram_block_reg_0_bram_11_n_136,ram_block_reg_0_bram_11_n_137,ram_block_reg_0_bram_11_n_138,ram_block_reg_0_bram_11_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_4_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_12_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_12_n_28,ram_block_reg_0_bram_12_n_29,ram_block_reg_0_bram_12_n_30,ram_block_reg_0_bram_12_n_31,ram_block_reg_0_bram_12_n_32,ram_block_reg_0_bram_12_n_33,ram_block_reg_0_bram_12_n_34,ram_block_reg_0_bram_12_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_12_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_12_n_60,ram_block_reg_0_bram_12_n_61,ram_block_reg_0_bram_12_n_62,ram_block_reg_0_bram_12_n_63,ram_block_reg_0_bram_12_n_64,ram_block_reg_0_bram_12_n_65,ram_block_reg_0_bram_12_n_66,ram_block_reg_0_bram_12_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_12_n_132,ram_block_reg_0_bram_12_n_133,ram_block_reg_0_bram_12_n_134,ram_block_reg_0_bram_12_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_12_n_136,ram_block_reg_0_bram_12_n_137,ram_block_reg_0_bram_12_n_138,ram_block_reg_0_bram_12_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_11_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_11_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_12_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_12_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_12_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_12_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_12_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_12_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_12_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_12_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_12_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_12_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_12_1,ram_block_reg_0_bram_12_1,ram_block_reg_0_bram_12_1,ram_block_reg_0_bram_12_1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "45056" *) 
  (* bram_addr_end = "49151" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "45056" *) 
  (* ram_addr_end = "49151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_13
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_12_n_28,ram_block_reg_0_bram_12_n_29,ram_block_reg_0_bram_12_n_30,ram_block_reg_0_bram_12_n_31,ram_block_reg_0_bram_12_n_32,ram_block_reg_0_bram_12_n_33,ram_block_reg_0_bram_12_n_34,ram_block_reg_0_bram_12_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_12_n_60,ram_block_reg_0_bram_12_n_61,ram_block_reg_0_bram_12_n_62,ram_block_reg_0_bram_12_n_63,ram_block_reg_0_bram_12_n_64,ram_block_reg_0_bram_12_n_65,ram_block_reg_0_bram_12_n_66,ram_block_reg_0_bram_12_n_67}),
        .CASDINPA({ram_block_reg_0_bram_12_n_132,ram_block_reg_0_bram_12_n_133,ram_block_reg_0_bram_12_n_134,ram_block_reg_0_bram_12_n_135}),
        .CASDINPB({ram_block_reg_0_bram_12_n_136,ram_block_reg_0_bram_12_n_137,ram_block_reg_0_bram_12_n_138,ram_block_reg_0_bram_12_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_5_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_13_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_13_n_28,ram_block_reg_0_bram_13_n_29,ram_block_reg_0_bram_13_n_30,ram_block_reg_0_bram_13_n_31,ram_block_reg_0_bram_13_n_32,ram_block_reg_0_bram_13_n_33,ram_block_reg_0_bram_13_n_34,ram_block_reg_0_bram_13_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_13_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_13_n_60,ram_block_reg_0_bram_13_n_61,ram_block_reg_0_bram_13_n_62,ram_block_reg_0_bram_13_n_63,ram_block_reg_0_bram_13_n_64,ram_block_reg_0_bram_13_n_65,ram_block_reg_0_bram_13_n_66,ram_block_reg_0_bram_13_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_13_n_132,ram_block_reg_0_bram_13_n_133,ram_block_reg_0_bram_13_n_134,ram_block_reg_0_bram_13_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_13_n_136,ram_block_reg_0_bram_13_n_137,ram_block_reg_0_bram_13_n_138,ram_block_reg_0_bram_13_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_12_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_12_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_13_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_13_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_13_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_13_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_13_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_13_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_13_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_13_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_13_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_13_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_13_1,ram_block_reg_0_bram_13_1,ram_block_reg_0_bram_13_1,ram_block_reg_0_bram_13_1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "49152" *) 
  (* bram_addr_end = "53247" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "49152" *) 
  (* ram_addr_end = "53247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_14
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_13_n_28,ram_block_reg_0_bram_13_n_29,ram_block_reg_0_bram_13_n_30,ram_block_reg_0_bram_13_n_31,ram_block_reg_0_bram_13_n_32,ram_block_reg_0_bram_13_n_33,ram_block_reg_0_bram_13_n_34,ram_block_reg_0_bram_13_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_13_n_60,ram_block_reg_0_bram_13_n_61,ram_block_reg_0_bram_13_n_62,ram_block_reg_0_bram_13_n_63,ram_block_reg_0_bram_13_n_64,ram_block_reg_0_bram_13_n_65,ram_block_reg_0_bram_13_n_66,ram_block_reg_0_bram_13_n_67}),
        .CASDINPA({ram_block_reg_0_bram_13_n_132,ram_block_reg_0_bram_13_n_133,ram_block_reg_0_bram_13_n_134,ram_block_reg_0_bram_13_n_135}),
        .CASDINPB({ram_block_reg_0_bram_13_n_136,ram_block_reg_0_bram_13_n_137,ram_block_reg_0_bram_13_n_138,ram_block_reg_0_bram_13_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_6_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_14_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_14_n_28,ram_block_reg_0_bram_14_n_29,ram_block_reg_0_bram_14_n_30,ram_block_reg_0_bram_14_n_31,ram_block_reg_0_bram_14_n_32,ram_block_reg_0_bram_14_n_33,ram_block_reg_0_bram_14_n_34,ram_block_reg_0_bram_14_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_14_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_14_n_60,ram_block_reg_0_bram_14_n_61,ram_block_reg_0_bram_14_n_62,ram_block_reg_0_bram_14_n_63,ram_block_reg_0_bram_14_n_64,ram_block_reg_0_bram_14_n_65,ram_block_reg_0_bram_14_n_66,ram_block_reg_0_bram_14_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_14_n_132,ram_block_reg_0_bram_14_n_133,ram_block_reg_0_bram_14_n_134,ram_block_reg_0_bram_14_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_14_n_136,ram_block_reg_0_bram_14_n_137,ram_block_reg_0_bram_14_n_138,ram_block_reg_0_bram_14_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_13_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_13_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_14_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_14_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_14_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_14_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_14_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_14_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_14_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_14_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_14_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_14_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_14_1,ram_block_reg_0_bram_14_1,ram_block_reg_0_bram_14_1,ram_block_reg_0_bram_14_1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "53248" *) 
  (* bram_addr_end = "57343" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "53248" *) 
  (* ram_addr_end = "57343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_15
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_14_n_28,ram_block_reg_0_bram_14_n_29,ram_block_reg_0_bram_14_n_30,ram_block_reg_0_bram_14_n_31,ram_block_reg_0_bram_14_n_32,ram_block_reg_0_bram_14_n_33,ram_block_reg_0_bram_14_n_34,ram_block_reg_0_bram_14_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_14_n_60,ram_block_reg_0_bram_14_n_61,ram_block_reg_0_bram_14_n_62,ram_block_reg_0_bram_14_n_63,ram_block_reg_0_bram_14_n_64,ram_block_reg_0_bram_14_n_65,ram_block_reg_0_bram_14_n_66,ram_block_reg_0_bram_14_n_67}),
        .CASDINPA({ram_block_reg_0_bram_14_n_132,ram_block_reg_0_bram_14_n_133,ram_block_reg_0_bram_14_n_134,ram_block_reg_0_bram_14_n_135}),
        .CASDINPB({ram_block_reg_0_bram_14_n_136,ram_block_reg_0_bram_14_n_137,ram_block_reg_0_bram_14_n_138,ram_block_reg_0_bram_14_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_7_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_15_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_15_n_28,ram_block_reg_0_bram_15_n_29,ram_block_reg_0_bram_15_n_30,ram_block_reg_0_bram_15_n_31,ram_block_reg_0_bram_15_n_32,ram_block_reg_0_bram_15_n_33,ram_block_reg_0_bram_15_n_34,ram_block_reg_0_bram_15_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_15_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_15_n_60,ram_block_reg_0_bram_15_n_61,ram_block_reg_0_bram_15_n_62,ram_block_reg_0_bram_15_n_63,ram_block_reg_0_bram_15_n_64,ram_block_reg_0_bram_15_n_65,ram_block_reg_0_bram_15_n_66,ram_block_reg_0_bram_15_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_15_n_132,ram_block_reg_0_bram_15_n_133,ram_block_reg_0_bram_15_n_134,ram_block_reg_0_bram_15_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_15_n_136,ram_block_reg_0_bram_15_n_137,ram_block_reg_0_bram_15_n_138,ram_block_reg_0_bram_15_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_14_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_14_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_15_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_15_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_15_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_15_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_15_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_15_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_15_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_15_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_15_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_15_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_15_1,ram_block_reg_0_bram_15_1,ram_block_reg_0_bram_15_1,ram_block_reg_0_bram_15_1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "57344" *) 
  (* bram_addr_end = "61439" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "57344" *) 
  (* ram_addr_end = "61439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_16
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_15_n_28,ram_block_reg_0_bram_15_n_29,ram_block_reg_0_bram_15_n_30,ram_block_reg_0_bram_15_n_31,ram_block_reg_0_bram_15_n_32,ram_block_reg_0_bram_15_n_33,ram_block_reg_0_bram_15_n_34,ram_block_reg_0_bram_15_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_15_n_60,ram_block_reg_0_bram_15_n_61,ram_block_reg_0_bram_15_n_62,ram_block_reg_0_bram_15_n_63,ram_block_reg_0_bram_15_n_64,ram_block_reg_0_bram_15_n_65,ram_block_reg_0_bram_15_n_66,ram_block_reg_0_bram_15_n_67}),
        .CASDINPA({ram_block_reg_0_bram_15_n_132,ram_block_reg_0_bram_15_n_133,ram_block_reg_0_bram_15_n_134,ram_block_reg_0_bram_15_n_135}),
        .CASDINPB({ram_block_reg_0_bram_15_n_136,ram_block_reg_0_bram_15_n_137,ram_block_reg_0_bram_15_n_138,ram_block_reg_0_bram_15_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_8_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_8_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_16_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_16_n_28,ram_block_reg_0_bram_16_n_29,ram_block_reg_0_bram_16_n_30,ram_block_reg_0_bram_16_n_31,ram_block_reg_0_bram_16_n_32,ram_block_reg_0_bram_16_n_33,ram_block_reg_0_bram_16_n_34,ram_block_reg_0_bram_16_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_16_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_16_n_60,ram_block_reg_0_bram_16_n_61,ram_block_reg_0_bram_16_n_62,ram_block_reg_0_bram_16_n_63,ram_block_reg_0_bram_16_n_64,ram_block_reg_0_bram_16_n_65,ram_block_reg_0_bram_16_n_66,ram_block_reg_0_bram_16_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_16_n_132,ram_block_reg_0_bram_16_n_133,ram_block_reg_0_bram_16_n_134,ram_block_reg_0_bram_16_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_16_n_136,ram_block_reg_0_bram_16_n_137,ram_block_reg_0_bram_16_n_138,ram_block_reg_0_bram_16_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_15_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_15_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_16_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_16_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_16_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_16_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_16_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_16_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_16_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_16_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_16_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_16_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_16_1,ram_block_reg_0_bram_16_1,ram_block_reg_0_bram_16_1,ram_block_reg_0_bram_16_1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "61440" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "61440" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_17
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_16_n_28,ram_block_reg_0_bram_16_n_29,ram_block_reg_0_bram_16_n_30,ram_block_reg_0_bram_16_n_31,ram_block_reg_0_bram_16_n_32,ram_block_reg_0_bram_16_n_33,ram_block_reg_0_bram_16_n_34,ram_block_reg_0_bram_16_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_16_n_60,ram_block_reg_0_bram_16_n_61,ram_block_reg_0_bram_16_n_62,ram_block_reg_0_bram_16_n_63,ram_block_reg_0_bram_16_n_64,ram_block_reg_0_bram_16_n_65,ram_block_reg_0_bram_16_n_66,ram_block_reg_0_bram_16_n_67}),
        .CASDINPA({ram_block_reg_0_bram_16_n_132,ram_block_reg_0_bram_16_n_133,ram_block_reg_0_bram_16_n_134,ram_block_reg_0_bram_16_n_135}),
        .CASDINPB({ram_block_reg_0_bram_16_n_136,ram_block_reg_0_bram_16_n_137,ram_block_reg_0_bram_16_n_138,ram_block_reg_0_bram_16_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_9_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_9_1),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_0_bram_17_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_0_bram_17_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_0_bram_17_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_0_bram_17_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_0_bram_16_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_16_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_0_bram_17_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_0_bram_17_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_17_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_0_bram_17_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_0_bram_17_n_92,ram_block_reg_0_bram_17_n_93,ram_block_reg_0_bram_17_n_94,ram_block_reg_0_bram_17_n_95,ram_block_reg_0_bram_17_n_96,ram_block_reg_0_bram_17_n_97,ram_block_reg_0_bram_17_n_98,ram_block_reg_0_bram_17_n_99}),
        .DOUTBDOUT({NLW_ram_block_reg_0_bram_17_DOUTBDOUT_UNCONNECTED[31:8],ram_block_reg_0_bram_17_n_124,ram_block_reg_0_bram_17_n_125,ram_block_reg_0_bram_17_n_126,ram_block_reg_0_bram_17_n_127,ram_block_reg_0_bram_17_n_128,ram_block_reg_0_bram_17_n_129,ram_block_reg_0_bram_17_n_130,ram_block_reg_0_bram_17_n_131}),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_17_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_17_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_17_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_17_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_17_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_17_1,ram_block_reg_0_bram_17_1,ram_block_reg_0_bram_17_1,ram_block_reg_0_bram_17_1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000023131337),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_2
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_2_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_2_n_28,ram_block_reg_0_bram_2_n_29,ram_block_reg_0_bram_2_n_30,ram_block_reg_0_bram_2_n_31,ram_block_reg_0_bram_2_n_32,ram_block_reg_0_bram_2_n_33,ram_block_reg_0_bram_2_n_34,ram_block_reg_0_bram_2_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_2_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_2_n_60,ram_block_reg_0_bram_2_n_61,ram_block_reg_0_bram_2_n_62,ram_block_reg_0_bram_2_n_63,ram_block_reg_0_bram_2_n_64,ram_block_reg_0_bram_2_n_65,ram_block_reg_0_bram_2_n_66,ram_block_reg_0_bram_2_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_2_n_132,ram_block_reg_0_bram_2_n_133,ram_block_reg_0_bram_2_n_134,ram_block_reg_0_bram_2_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_2_n_136,ram_block_reg_0_bram_2_n_137,ram_block_reg_0_bram_2_n_138,ram_block_reg_0_bram_2_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_2_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_2_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_2_i_1_n_0),
        .ENBWREN(ram_block_reg_3_bram_2_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_2_i_3_n_0,ram_block_reg_0_bram_2_i_3_n_0,ram_block_reg_0_bram_2_i_3_n_0,ram_block_reg_0_bram_2_i_3_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_0_bram_2_i_1
       (.I0(Q[0]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_0_bram_2_i_3
       (.I0(Q[1]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_2_i_3_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_3
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_2_n_28,ram_block_reg_0_bram_2_n_29,ram_block_reg_0_bram_2_n_30,ram_block_reg_0_bram_2_n_31,ram_block_reg_0_bram_2_n_32,ram_block_reg_0_bram_2_n_33,ram_block_reg_0_bram_2_n_34,ram_block_reg_0_bram_2_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_2_n_60,ram_block_reg_0_bram_2_n_61,ram_block_reg_0_bram_2_n_62,ram_block_reg_0_bram_2_n_63,ram_block_reg_0_bram_2_n_64,ram_block_reg_0_bram_2_n_65,ram_block_reg_0_bram_2_n_66,ram_block_reg_0_bram_2_n_67}),
        .CASDINPA({ram_block_reg_0_bram_2_n_132,ram_block_reg_0_bram_2_n_133,ram_block_reg_0_bram_2_n_134,ram_block_reg_0_bram_2_n_135}),
        .CASDINPB({ram_block_reg_0_bram_2_n_136,ram_block_reg_0_bram_2_n_137,ram_block_reg_0_bram_2_n_138,ram_block_reg_0_bram_2_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_3_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_3_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_3_n_28,ram_block_reg_0_bram_3_n_29,ram_block_reg_0_bram_3_n_30,ram_block_reg_0_bram_3_n_31,ram_block_reg_0_bram_3_n_32,ram_block_reg_0_bram_3_n_33,ram_block_reg_0_bram_3_n_34,ram_block_reg_0_bram_3_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_3_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_3_n_60,ram_block_reg_0_bram_3_n_61,ram_block_reg_0_bram_3_n_62,ram_block_reg_0_bram_3_n_63,ram_block_reg_0_bram_3_n_64,ram_block_reg_0_bram_3_n_65,ram_block_reg_0_bram_3_n_66,ram_block_reg_0_bram_3_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_3_n_132,ram_block_reg_0_bram_3_n_133,ram_block_reg_0_bram_3_n_134,ram_block_reg_0_bram_3_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_3_n_136,ram_block_reg_0_bram_3_n_137,ram_block_reg_0_bram_3_n_138,ram_block_reg_0_bram_3_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_2_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_2_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_3_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_3_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_3_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_3_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_3_i_5_n_0,ram_block_reg_0_bram_3_i_5_n_0,ram_block_reg_0_bram_3_i_5_n_0,ram_block_reg_0_bram_3_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_3_1,ram_block_reg_0_bram_3_1,ram_block_reg_0_bram_3_1,ram_block_reg_0_bram_3_1}));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ram_block_reg_0_bram_3_i_1
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(ram_block_reg_0_bram_3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_3_i_3
       (.I0(Q[0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .O(ram_block_reg_0_bram_3_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_3_i_5
       (.I0(Q[1]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .O(ram_block_reg_0_bram_3_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_4
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_3_n_28,ram_block_reg_0_bram_3_n_29,ram_block_reg_0_bram_3_n_30,ram_block_reg_0_bram_3_n_31,ram_block_reg_0_bram_3_n_32,ram_block_reg_0_bram_3_n_33,ram_block_reg_0_bram_3_n_34,ram_block_reg_0_bram_3_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_3_n_60,ram_block_reg_0_bram_3_n_61,ram_block_reg_0_bram_3_n_62,ram_block_reg_0_bram_3_n_63,ram_block_reg_0_bram_3_n_64,ram_block_reg_0_bram_3_n_65,ram_block_reg_0_bram_3_n_66,ram_block_reg_0_bram_3_n_67}),
        .CASDINPA({ram_block_reg_0_bram_3_n_132,ram_block_reg_0_bram_3_n_133,ram_block_reg_0_bram_3_n_134,ram_block_reg_0_bram_3_n_135}),
        .CASDINPB({ram_block_reg_0_bram_3_n_136,ram_block_reg_0_bram_3_n_137,ram_block_reg_0_bram_3_n_138,ram_block_reg_0_bram_3_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_4_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_4_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_4_n_28,ram_block_reg_0_bram_4_n_29,ram_block_reg_0_bram_4_n_30,ram_block_reg_0_bram_4_n_31,ram_block_reg_0_bram_4_n_32,ram_block_reg_0_bram_4_n_33,ram_block_reg_0_bram_4_n_34,ram_block_reg_0_bram_4_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_4_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_4_n_60,ram_block_reg_0_bram_4_n_61,ram_block_reg_0_bram_4_n_62,ram_block_reg_0_bram_4_n_63,ram_block_reg_0_bram_4_n_64,ram_block_reg_0_bram_4_n_65,ram_block_reg_0_bram_4_n_66,ram_block_reg_0_bram_4_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_4_n_132,ram_block_reg_0_bram_4_n_133,ram_block_reg_0_bram_4_n_134,ram_block_reg_0_bram_4_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_4_n_136,ram_block_reg_0_bram_4_n_137,ram_block_reg_0_bram_4_n_138,ram_block_reg_0_bram_4_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_3_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_3_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_4_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_4_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_4_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_4_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_4_i_5_n_0,ram_block_reg_0_bram_4_i_5_n_0,ram_block_reg_0_bram_4_i_5_n_0,ram_block_reg_0_bram_4_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_4_1,ram_block_reg_0_bram_4_1,ram_block_reg_0_bram_4_1,ram_block_reg_0_bram_4_1}));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ram_block_reg_0_bram_4_i_1
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[17]),
        .O(ram_block_reg_0_bram_4_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_4_i_3
       (.I0(Q[0]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_4_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_4_i_5
       (.I0(Q[1]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_4_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "12288" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_5
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_4_n_28,ram_block_reg_0_bram_4_n_29,ram_block_reg_0_bram_4_n_30,ram_block_reg_0_bram_4_n_31,ram_block_reg_0_bram_4_n_32,ram_block_reg_0_bram_4_n_33,ram_block_reg_0_bram_4_n_34,ram_block_reg_0_bram_4_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_4_n_60,ram_block_reg_0_bram_4_n_61,ram_block_reg_0_bram_4_n_62,ram_block_reg_0_bram_4_n_63,ram_block_reg_0_bram_4_n_64,ram_block_reg_0_bram_4_n_65,ram_block_reg_0_bram_4_n_66,ram_block_reg_0_bram_4_n_67}),
        .CASDINPA({ram_block_reg_0_bram_4_n_132,ram_block_reg_0_bram_4_n_133,ram_block_reg_0_bram_4_n_134,ram_block_reg_0_bram_4_n_135}),
        .CASDINPB({ram_block_reg_0_bram_4_n_136,ram_block_reg_0_bram_4_n_137,ram_block_reg_0_bram_4_n_138,ram_block_reg_0_bram_4_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_5_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_5_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_5_n_28,ram_block_reg_0_bram_5_n_29,ram_block_reg_0_bram_5_n_30,ram_block_reg_0_bram_5_n_31,ram_block_reg_0_bram_5_n_32,ram_block_reg_0_bram_5_n_33,ram_block_reg_0_bram_5_n_34,ram_block_reg_0_bram_5_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_5_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_5_n_60,ram_block_reg_0_bram_5_n_61,ram_block_reg_0_bram_5_n_62,ram_block_reg_0_bram_5_n_63,ram_block_reg_0_bram_5_n_64,ram_block_reg_0_bram_5_n_65,ram_block_reg_0_bram_5_n_66,ram_block_reg_0_bram_5_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_5_n_132,ram_block_reg_0_bram_5_n_133,ram_block_reg_0_bram_5_n_134,ram_block_reg_0_bram_5_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_5_n_136,ram_block_reg_0_bram_5_n_137,ram_block_reg_0_bram_5_n_138,ram_block_reg_0_bram_5_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_4_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_4_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_5_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_5_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_5_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_5_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_5_i_5_n_0,ram_block_reg_0_bram_5_i_5_n_0,ram_block_reg_0_bram_5_i_5_n_0,ram_block_reg_0_bram_5_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_5_1,ram_block_reg_0_bram_5_1,ram_block_reg_0_bram_5_1,ram_block_reg_0_bram_5_1}));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_block_reg_0_bram_5_i_1
       (.I0(Q[17]),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(ram_block_reg_0_bram_5_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_0_bram_5_i_3
       (.I0(Q[0]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_0_bram_5_i_5
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_5_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "16384" *) 
  (* bram_addr_end = "20479" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "16384" *) 
  (* ram_addr_end = "20479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_6
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_5_n_28,ram_block_reg_0_bram_5_n_29,ram_block_reg_0_bram_5_n_30,ram_block_reg_0_bram_5_n_31,ram_block_reg_0_bram_5_n_32,ram_block_reg_0_bram_5_n_33,ram_block_reg_0_bram_5_n_34,ram_block_reg_0_bram_5_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_5_n_60,ram_block_reg_0_bram_5_n_61,ram_block_reg_0_bram_5_n_62,ram_block_reg_0_bram_5_n_63,ram_block_reg_0_bram_5_n_64,ram_block_reg_0_bram_5_n_65,ram_block_reg_0_bram_5_n_66,ram_block_reg_0_bram_5_n_67}),
        .CASDINPA({ram_block_reg_0_bram_5_n_132,ram_block_reg_0_bram_5_n_133,ram_block_reg_0_bram_5_n_134,ram_block_reg_0_bram_5_n_135}),
        .CASDINPB({ram_block_reg_0_bram_5_n_136,ram_block_reg_0_bram_5_n_137,ram_block_reg_0_bram_5_n_138,ram_block_reg_0_bram_5_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_6_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_6_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_6_n_28,ram_block_reg_0_bram_6_n_29,ram_block_reg_0_bram_6_n_30,ram_block_reg_0_bram_6_n_31,ram_block_reg_0_bram_6_n_32,ram_block_reg_0_bram_6_n_33,ram_block_reg_0_bram_6_n_34,ram_block_reg_0_bram_6_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_6_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_6_n_60,ram_block_reg_0_bram_6_n_61,ram_block_reg_0_bram_6_n_62,ram_block_reg_0_bram_6_n_63,ram_block_reg_0_bram_6_n_64,ram_block_reg_0_bram_6_n_65,ram_block_reg_0_bram_6_n_66,ram_block_reg_0_bram_6_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_6_n_132,ram_block_reg_0_bram_6_n_133,ram_block_reg_0_bram_6_n_134,ram_block_reg_0_bram_6_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_6_n_136,ram_block_reg_0_bram_6_n_137,ram_block_reg_0_bram_6_n_138,ram_block_reg_0_bram_6_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_5_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_5_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_6_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_6_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_6_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_6_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_6_i_5_n_0,ram_block_reg_0_bram_6_i_5_n_0,ram_block_reg_0_bram_6_i_5_n_0,ram_block_reg_0_bram_6_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_6_1,ram_block_reg_0_bram_6_1,ram_block_reg_0_bram_6_1,ram_block_reg_0_bram_6_1}));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ram_block_reg_0_bram_6_i_1
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[17]),
        .O(ram_block_reg_0_bram_6_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_6_i_3
       (.I0(ram_block_reg_3_bram_6_1),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_6_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_6_i_5
       (.I0(Q[1]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_6_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "20480" *) 
  (* bram_addr_end = "24575" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "20480" *) 
  (* ram_addr_end = "24575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_7
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_6_n_28,ram_block_reg_0_bram_6_n_29,ram_block_reg_0_bram_6_n_30,ram_block_reg_0_bram_6_n_31,ram_block_reg_0_bram_6_n_32,ram_block_reg_0_bram_6_n_33,ram_block_reg_0_bram_6_n_34,ram_block_reg_0_bram_6_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_6_n_60,ram_block_reg_0_bram_6_n_61,ram_block_reg_0_bram_6_n_62,ram_block_reg_0_bram_6_n_63,ram_block_reg_0_bram_6_n_64,ram_block_reg_0_bram_6_n_65,ram_block_reg_0_bram_6_n_66,ram_block_reg_0_bram_6_n_67}),
        .CASDINPA({ram_block_reg_0_bram_6_n_132,ram_block_reg_0_bram_6_n_133,ram_block_reg_0_bram_6_n_134,ram_block_reg_0_bram_6_n_135}),
        .CASDINPB({ram_block_reg_0_bram_6_n_136,ram_block_reg_0_bram_6_n_137,ram_block_reg_0_bram_6_n_138,ram_block_reg_0_bram_6_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_7_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_7_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_7_n_28,ram_block_reg_0_bram_7_n_29,ram_block_reg_0_bram_7_n_30,ram_block_reg_0_bram_7_n_31,ram_block_reg_0_bram_7_n_32,ram_block_reg_0_bram_7_n_33,ram_block_reg_0_bram_7_n_34,ram_block_reg_0_bram_7_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_7_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_7_n_60,ram_block_reg_0_bram_7_n_61,ram_block_reg_0_bram_7_n_62,ram_block_reg_0_bram_7_n_63,ram_block_reg_0_bram_7_n_64,ram_block_reg_0_bram_7_n_65,ram_block_reg_0_bram_7_n_66,ram_block_reg_0_bram_7_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_7_n_132,ram_block_reg_0_bram_7_n_133,ram_block_reg_0_bram_7_n_134,ram_block_reg_0_bram_7_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_7_n_136,ram_block_reg_0_bram_7_n_137,ram_block_reg_0_bram_7_n_138,ram_block_reg_0_bram_7_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_6_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_6_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_7_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_7_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_7_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_7_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_7_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_7_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_7_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_7_i_5_n_0,ram_block_reg_0_bram_7_i_5_n_0,ram_block_reg_0_bram_7_i_5_n_0,ram_block_reg_0_bram_7_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_7_1,ram_block_reg_0_bram_7_1,ram_block_reg_0_bram_7_1,ram_block_reg_0_bram_7_1}));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_block_reg_0_bram_7_i_1
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(ram_block_reg_0_bram_7_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_0_bram_7_i_3
       (.I0(ram_block_reg_3_bram_6_1),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_7_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_0_bram_7_i_5
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_7_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "24576" *) 
  (* bram_addr_end = "28671" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "24576" *) 
  (* ram_addr_end = "28671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_8
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_7_n_28,ram_block_reg_0_bram_7_n_29,ram_block_reg_0_bram_7_n_30,ram_block_reg_0_bram_7_n_31,ram_block_reg_0_bram_7_n_32,ram_block_reg_0_bram_7_n_33,ram_block_reg_0_bram_7_n_34,ram_block_reg_0_bram_7_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_7_n_60,ram_block_reg_0_bram_7_n_61,ram_block_reg_0_bram_7_n_62,ram_block_reg_0_bram_7_n_63,ram_block_reg_0_bram_7_n_64,ram_block_reg_0_bram_7_n_65,ram_block_reg_0_bram_7_n_66,ram_block_reg_0_bram_7_n_67}),
        .CASDINPA({ram_block_reg_0_bram_7_n_132,ram_block_reg_0_bram_7_n_133,ram_block_reg_0_bram_7_n_134,ram_block_reg_0_bram_7_n_135}),
        .CASDINPB({ram_block_reg_0_bram_7_n_136,ram_block_reg_0_bram_7_n_137,ram_block_reg_0_bram_7_n_138,ram_block_reg_0_bram_7_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_8_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_8_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_8_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_8_n_28,ram_block_reg_0_bram_8_n_29,ram_block_reg_0_bram_8_n_30,ram_block_reg_0_bram_8_n_31,ram_block_reg_0_bram_8_n_32,ram_block_reg_0_bram_8_n_33,ram_block_reg_0_bram_8_n_34,ram_block_reg_0_bram_8_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_8_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_8_n_60,ram_block_reg_0_bram_8_n_61,ram_block_reg_0_bram_8_n_62,ram_block_reg_0_bram_8_n_63,ram_block_reg_0_bram_8_n_64,ram_block_reg_0_bram_8_n_65,ram_block_reg_0_bram_8_n_66,ram_block_reg_0_bram_8_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_8_n_132,ram_block_reg_0_bram_8_n_133,ram_block_reg_0_bram_8_n_134,ram_block_reg_0_bram_8_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_8_n_136,ram_block_reg_0_bram_8_n_137,ram_block_reg_0_bram_8_n_138,ram_block_reg_0_bram_8_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_7_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_7_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_8_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_8_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_8_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_8_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_8_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_8_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_8_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_8_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_8_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_8_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_8_i_5_n_0,ram_block_reg_0_bram_8_i_5_n_0,ram_block_reg_0_bram_8_i_5_n_0,ram_block_reg_0_bram_8_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_8_0,ram_block_reg_0_bram_8_0,ram_block_reg_0_bram_8_0,ram_block_reg_0_bram_8_0}));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    ram_block_reg_0_bram_8_i_1
       (.I0(Q[17]),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(ram_block_reg_0_bram_8_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_0_bram_8_i_3
       (.I0(ram_block_reg_3_bram_6_1),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_8_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_0_bram_8_i_5
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_8_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "28672" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "28672" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_9
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_8_n_28,ram_block_reg_0_bram_8_n_29,ram_block_reg_0_bram_8_n_30,ram_block_reg_0_bram_8_n_31,ram_block_reg_0_bram_8_n_32,ram_block_reg_0_bram_8_n_33,ram_block_reg_0_bram_8_n_34,ram_block_reg_0_bram_8_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_8_n_60,ram_block_reg_0_bram_8_n_61,ram_block_reg_0_bram_8_n_62,ram_block_reg_0_bram_8_n_63,ram_block_reg_0_bram_8_n_64,ram_block_reg_0_bram_8_n_65,ram_block_reg_0_bram_8_n_66,ram_block_reg_0_bram_8_n_67}),
        .CASDINPA({ram_block_reg_0_bram_8_n_132,ram_block_reg_0_bram_8_n_133,ram_block_reg_0_bram_8_n_134,ram_block_reg_0_bram_8_n_135}),
        .CASDINPB({ram_block_reg_0_bram_8_n_136,ram_block_reg_0_bram_8_n_137,ram_block_reg_0_bram_8_n_138,ram_block_reg_0_bram_8_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_9_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_9_1),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_0_bram_9_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_0_bram_9_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_0_bram_9_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_0_bram_9_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_0_bram_8_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_8_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_0_bram_9_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_0_bram_9_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_9_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_0_bram_9_DOUTADOUT_UNCONNECTED[31:8],DOUTADOUT}),
        .DOUTBDOUT({NLW_ram_block_reg_0_bram_9_DOUTBDOUT_UNCONNECTED[31:8],ram_block_reg_0_bram_9_n_124,ram_block_reg_0_bram_9_n_125,ram_block_reg_0_bram_9_n_126,ram_block_reg_0_bram_9_n_127,ram_block_reg_0_bram_9_n_128,ram_block_reg_0_bram_9_n_129,ram_block_reg_0_bram_9_n_130,ram_block_reg_0_bram_9_n_131}),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_9_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_9_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_9_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_9_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_9_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_9_i_5_n_0,ram_block_reg_0_bram_9_i_5_n_0,ram_block_reg_0_bram_9_i_5_n_0,ram_block_reg_0_bram_9_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_9_1,ram_block_reg_0_bram_9_1,ram_block_reg_0_bram_9_1,ram_block_reg_0_bram_9_1}));
  LUT3 #(
    .INIT(8'h7F)) 
    ram_block_reg_0_bram_9_i_1
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(ram_block_reg_0_bram_9_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_0_bram_9_i_3
       (.I0(ram_block_reg_3_bram_6_1),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_9_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_0_bram_9_i_5
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_9_i_5_n_0));
  FDRE ram_block_reg_0_mux_sel_reg_1
       (.C(clk),
        .CE(1'b1),
        .D(ram_block_reg_0_mux_sel_reg_1_0[12]),
        .Q(ram_block_reg_0_mux_sel_reg_1_n_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "36863" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "36863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_10
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_10_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_10_n_28,ram_block_reg_1_bram_10_n_29,ram_block_reg_1_bram_10_n_30,ram_block_reg_1_bram_10_n_31,ram_block_reg_1_bram_10_n_32,ram_block_reg_1_bram_10_n_33,ram_block_reg_1_bram_10_n_34,ram_block_reg_1_bram_10_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_10_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_10_n_60,ram_block_reg_1_bram_10_n_61,ram_block_reg_1_bram_10_n_62,ram_block_reg_1_bram_10_n_63,ram_block_reg_1_bram_10_n_64,ram_block_reg_1_bram_10_n_65,ram_block_reg_1_bram_10_n_66,ram_block_reg_1_bram_10_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_10_n_132,ram_block_reg_1_bram_10_n_133,ram_block_reg_1_bram_10_n_134,ram_block_reg_1_bram_10_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_10_n_136,ram_block_reg_1_bram_10_n_137,ram_block_reg_1_bram_10_n_138,ram_block_reg_1_bram_10_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_10_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_10_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_10_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_10_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_10_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_10_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_10_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_3_bram_10_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_10_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_10_0,ram_block_reg_1_bram_10_0,ram_block_reg_1_bram_10_0,ram_block_reg_1_bram_10_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "36864" *) 
  (* bram_addr_end = "40959" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "36864" *) 
  (* ram_addr_end = "40959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_11
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_10_n_28,ram_block_reg_1_bram_10_n_29,ram_block_reg_1_bram_10_n_30,ram_block_reg_1_bram_10_n_31,ram_block_reg_1_bram_10_n_32,ram_block_reg_1_bram_10_n_33,ram_block_reg_1_bram_10_n_34,ram_block_reg_1_bram_10_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_10_n_60,ram_block_reg_1_bram_10_n_61,ram_block_reg_1_bram_10_n_62,ram_block_reg_1_bram_10_n_63,ram_block_reg_1_bram_10_n_64,ram_block_reg_1_bram_10_n_65,ram_block_reg_1_bram_10_n_66,ram_block_reg_1_bram_10_n_67}),
        .CASDINPA({ram_block_reg_1_bram_10_n_132,ram_block_reg_1_bram_10_n_133,ram_block_reg_1_bram_10_n_134,ram_block_reg_1_bram_10_n_135}),
        .CASDINPB({ram_block_reg_1_bram_10_n_136,ram_block_reg_1_bram_10_n_137,ram_block_reg_1_bram_10_n_138,ram_block_reg_1_bram_10_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_3_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_11_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_11_n_28,ram_block_reg_1_bram_11_n_29,ram_block_reg_1_bram_11_n_30,ram_block_reg_1_bram_11_n_31,ram_block_reg_1_bram_11_n_32,ram_block_reg_1_bram_11_n_33,ram_block_reg_1_bram_11_n_34,ram_block_reg_1_bram_11_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_11_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_11_n_60,ram_block_reg_1_bram_11_n_61,ram_block_reg_1_bram_11_n_62,ram_block_reg_1_bram_11_n_63,ram_block_reg_1_bram_11_n_64,ram_block_reg_1_bram_11_n_65,ram_block_reg_1_bram_11_n_66,ram_block_reg_1_bram_11_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_11_n_132,ram_block_reg_1_bram_11_n_133,ram_block_reg_1_bram_11_n_134,ram_block_reg_1_bram_11_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_11_n_136,ram_block_reg_1_bram_11_n_137,ram_block_reg_1_bram_11_n_138,ram_block_reg_1_bram_11_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_10_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_10_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_11_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_11_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_11_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_11_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_11_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_11_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_11_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_11_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_11_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_11_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_11_1,ram_block_reg_1_bram_11_1,ram_block_reg_1_bram_11_1,ram_block_reg_1_bram_11_1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "40960" *) 
  (* bram_addr_end = "45055" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "40960" *) 
  (* ram_addr_end = "45055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_12
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_11_n_28,ram_block_reg_1_bram_11_n_29,ram_block_reg_1_bram_11_n_30,ram_block_reg_1_bram_11_n_31,ram_block_reg_1_bram_11_n_32,ram_block_reg_1_bram_11_n_33,ram_block_reg_1_bram_11_n_34,ram_block_reg_1_bram_11_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_11_n_60,ram_block_reg_1_bram_11_n_61,ram_block_reg_1_bram_11_n_62,ram_block_reg_1_bram_11_n_63,ram_block_reg_1_bram_11_n_64,ram_block_reg_1_bram_11_n_65,ram_block_reg_1_bram_11_n_66,ram_block_reg_1_bram_11_n_67}),
        .CASDINPA({ram_block_reg_1_bram_11_n_132,ram_block_reg_1_bram_11_n_133,ram_block_reg_1_bram_11_n_134,ram_block_reg_1_bram_11_n_135}),
        .CASDINPB({ram_block_reg_1_bram_11_n_136,ram_block_reg_1_bram_11_n_137,ram_block_reg_1_bram_11_n_138,ram_block_reg_1_bram_11_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_4_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_12_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_12_n_28,ram_block_reg_1_bram_12_n_29,ram_block_reg_1_bram_12_n_30,ram_block_reg_1_bram_12_n_31,ram_block_reg_1_bram_12_n_32,ram_block_reg_1_bram_12_n_33,ram_block_reg_1_bram_12_n_34,ram_block_reg_1_bram_12_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_12_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_12_n_60,ram_block_reg_1_bram_12_n_61,ram_block_reg_1_bram_12_n_62,ram_block_reg_1_bram_12_n_63,ram_block_reg_1_bram_12_n_64,ram_block_reg_1_bram_12_n_65,ram_block_reg_1_bram_12_n_66,ram_block_reg_1_bram_12_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_12_n_132,ram_block_reg_1_bram_12_n_133,ram_block_reg_1_bram_12_n_134,ram_block_reg_1_bram_12_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_12_n_136,ram_block_reg_1_bram_12_n_137,ram_block_reg_1_bram_12_n_138,ram_block_reg_1_bram_12_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_11_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_11_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_12_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_12_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_12_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_12_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_12_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_12_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_12_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_12_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_12_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_12_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_12_0,ram_block_reg_1_bram_12_0,ram_block_reg_1_bram_12_0,ram_block_reg_1_bram_12_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "45056" *) 
  (* bram_addr_end = "49151" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "45056" *) 
  (* ram_addr_end = "49151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_13
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_12_n_28,ram_block_reg_1_bram_12_n_29,ram_block_reg_1_bram_12_n_30,ram_block_reg_1_bram_12_n_31,ram_block_reg_1_bram_12_n_32,ram_block_reg_1_bram_12_n_33,ram_block_reg_1_bram_12_n_34,ram_block_reg_1_bram_12_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_12_n_60,ram_block_reg_1_bram_12_n_61,ram_block_reg_1_bram_12_n_62,ram_block_reg_1_bram_12_n_63,ram_block_reg_1_bram_12_n_64,ram_block_reg_1_bram_12_n_65,ram_block_reg_1_bram_12_n_66,ram_block_reg_1_bram_12_n_67}),
        .CASDINPA({ram_block_reg_1_bram_12_n_132,ram_block_reg_1_bram_12_n_133,ram_block_reg_1_bram_12_n_134,ram_block_reg_1_bram_12_n_135}),
        .CASDINPB({ram_block_reg_1_bram_12_n_136,ram_block_reg_1_bram_12_n_137,ram_block_reg_1_bram_12_n_138,ram_block_reg_1_bram_12_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_5_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_13_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_13_n_28,ram_block_reg_1_bram_13_n_29,ram_block_reg_1_bram_13_n_30,ram_block_reg_1_bram_13_n_31,ram_block_reg_1_bram_13_n_32,ram_block_reg_1_bram_13_n_33,ram_block_reg_1_bram_13_n_34,ram_block_reg_1_bram_13_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_13_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_13_n_60,ram_block_reg_1_bram_13_n_61,ram_block_reg_1_bram_13_n_62,ram_block_reg_1_bram_13_n_63,ram_block_reg_1_bram_13_n_64,ram_block_reg_1_bram_13_n_65,ram_block_reg_1_bram_13_n_66,ram_block_reg_1_bram_13_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_13_n_132,ram_block_reg_1_bram_13_n_133,ram_block_reg_1_bram_13_n_134,ram_block_reg_1_bram_13_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_13_n_136,ram_block_reg_1_bram_13_n_137,ram_block_reg_1_bram_13_n_138,ram_block_reg_1_bram_13_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_12_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_12_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_13_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_13_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_13_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_13_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_13_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_13_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_13_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_13_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_13_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_13_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_13_0,ram_block_reg_1_bram_13_0,ram_block_reg_1_bram_13_0,ram_block_reg_1_bram_13_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "49152" *) 
  (* bram_addr_end = "53247" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "49152" *) 
  (* ram_addr_end = "53247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_14
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_13_n_28,ram_block_reg_1_bram_13_n_29,ram_block_reg_1_bram_13_n_30,ram_block_reg_1_bram_13_n_31,ram_block_reg_1_bram_13_n_32,ram_block_reg_1_bram_13_n_33,ram_block_reg_1_bram_13_n_34,ram_block_reg_1_bram_13_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_13_n_60,ram_block_reg_1_bram_13_n_61,ram_block_reg_1_bram_13_n_62,ram_block_reg_1_bram_13_n_63,ram_block_reg_1_bram_13_n_64,ram_block_reg_1_bram_13_n_65,ram_block_reg_1_bram_13_n_66,ram_block_reg_1_bram_13_n_67}),
        .CASDINPA({ram_block_reg_1_bram_13_n_132,ram_block_reg_1_bram_13_n_133,ram_block_reg_1_bram_13_n_134,ram_block_reg_1_bram_13_n_135}),
        .CASDINPB({ram_block_reg_1_bram_13_n_136,ram_block_reg_1_bram_13_n_137,ram_block_reg_1_bram_13_n_138,ram_block_reg_1_bram_13_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_6_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_14_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_14_n_28,ram_block_reg_1_bram_14_n_29,ram_block_reg_1_bram_14_n_30,ram_block_reg_1_bram_14_n_31,ram_block_reg_1_bram_14_n_32,ram_block_reg_1_bram_14_n_33,ram_block_reg_1_bram_14_n_34,ram_block_reg_1_bram_14_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_14_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_14_n_60,ram_block_reg_1_bram_14_n_61,ram_block_reg_1_bram_14_n_62,ram_block_reg_1_bram_14_n_63,ram_block_reg_1_bram_14_n_64,ram_block_reg_1_bram_14_n_65,ram_block_reg_1_bram_14_n_66,ram_block_reg_1_bram_14_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_14_n_132,ram_block_reg_1_bram_14_n_133,ram_block_reg_1_bram_14_n_134,ram_block_reg_1_bram_14_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_14_n_136,ram_block_reg_1_bram_14_n_137,ram_block_reg_1_bram_14_n_138,ram_block_reg_1_bram_14_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_13_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_13_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_14_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_14_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_14_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_14_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_14_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_14_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_14_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_14_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_14_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_14_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_14_0,ram_block_reg_1_bram_14_0,ram_block_reg_1_bram_14_0,ram_block_reg_1_bram_14_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "53248" *) 
  (* bram_addr_end = "57343" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "53248" *) 
  (* ram_addr_end = "57343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_15
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_14_n_28,ram_block_reg_1_bram_14_n_29,ram_block_reg_1_bram_14_n_30,ram_block_reg_1_bram_14_n_31,ram_block_reg_1_bram_14_n_32,ram_block_reg_1_bram_14_n_33,ram_block_reg_1_bram_14_n_34,ram_block_reg_1_bram_14_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_14_n_60,ram_block_reg_1_bram_14_n_61,ram_block_reg_1_bram_14_n_62,ram_block_reg_1_bram_14_n_63,ram_block_reg_1_bram_14_n_64,ram_block_reg_1_bram_14_n_65,ram_block_reg_1_bram_14_n_66,ram_block_reg_1_bram_14_n_67}),
        .CASDINPA({ram_block_reg_1_bram_14_n_132,ram_block_reg_1_bram_14_n_133,ram_block_reg_1_bram_14_n_134,ram_block_reg_1_bram_14_n_135}),
        .CASDINPB({ram_block_reg_1_bram_14_n_136,ram_block_reg_1_bram_14_n_137,ram_block_reg_1_bram_14_n_138,ram_block_reg_1_bram_14_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_7_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_15_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_15_n_28,ram_block_reg_1_bram_15_n_29,ram_block_reg_1_bram_15_n_30,ram_block_reg_1_bram_15_n_31,ram_block_reg_1_bram_15_n_32,ram_block_reg_1_bram_15_n_33,ram_block_reg_1_bram_15_n_34,ram_block_reg_1_bram_15_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_15_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_15_n_60,ram_block_reg_1_bram_15_n_61,ram_block_reg_1_bram_15_n_62,ram_block_reg_1_bram_15_n_63,ram_block_reg_1_bram_15_n_64,ram_block_reg_1_bram_15_n_65,ram_block_reg_1_bram_15_n_66,ram_block_reg_1_bram_15_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_15_n_132,ram_block_reg_1_bram_15_n_133,ram_block_reg_1_bram_15_n_134,ram_block_reg_1_bram_15_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_15_n_136,ram_block_reg_1_bram_15_n_137,ram_block_reg_1_bram_15_n_138,ram_block_reg_1_bram_15_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_14_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_14_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_15_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_15_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_15_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_15_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_15_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_15_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_15_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_15_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_15_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_15_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_15_0,ram_block_reg_1_bram_15_0,ram_block_reg_1_bram_15_0,ram_block_reg_1_bram_15_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "57344" *) 
  (* bram_addr_end = "61439" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "57344" *) 
  (* ram_addr_end = "61439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_16
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_15_n_28,ram_block_reg_1_bram_15_n_29,ram_block_reg_1_bram_15_n_30,ram_block_reg_1_bram_15_n_31,ram_block_reg_1_bram_15_n_32,ram_block_reg_1_bram_15_n_33,ram_block_reg_1_bram_15_n_34,ram_block_reg_1_bram_15_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_15_n_60,ram_block_reg_1_bram_15_n_61,ram_block_reg_1_bram_15_n_62,ram_block_reg_1_bram_15_n_63,ram_block_reg_1_bram_15_n_64,ram_block_reg_1_bram_15_n_65,ram_block_reg_1_bram_15_n_66,ram_block_reg_1_bram_15_n_67}),
        .CASDINPA({ram_block_reg_1_bram_15_n_132,ram_block_reg_1_bram_15_n_133,ram_block_reg_1_bram_15_n_134,ram_block_reg_1_bram_15_n_135}),
        .CASDINPB({ram_block_reg_1_bram_15_n_136,ram_block_reg_1_bram_15_n_137,ram_block_reg_1_bram_15_n_138,ram_block_reg_1_bram_15_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_8_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_8_0),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_16_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_16_n_28,ram_block_reg_1_bram_16_n_29,ram_block_reg_1_bram_16_n_30,ram_block_reg_1_bram_16_n_31,ram_block_reg_1_bram_16_n_32,ram_block_reg_1_bram_16_n_33,ram_block_reg_1_bram_16_n_34,ram_block_reg_1_bram_16_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_16_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_16_n_60,ram_block_reg_1_bram_16_n_61,ram_block_reg_1_bram_16_n_62,ram_block_reg_1_bram_16_n_63,ram_block_reg_1_bram_16_n_64,ram_block_reg_1_bram_16_n_65,ram_block_reg_1_bram_16_n_66,ram_block_reg_1_bram_16_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_16_n_132,ram_block_reg_1_bram_16_n_133,ram_block_reg_1_bram_16_n_134,ram_block_reg_1_bram_16_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_16_n_136,ram_block_reg_1_bram_16_n_137,ram_block_reg_1_bram_16_n_138,ram_block_reg_1_bram_16_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_15_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_15_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_16_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_16_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_16_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_16_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_16_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_16_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_16_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_16_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_16_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_16_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_16_0,ram_block_reg_1_bram_16_0,ram_block_reg_1_bram_16_0,ram_block_reg_1_bram_16_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "61440" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "61440" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_17
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_16_n_28,ram_block_reg_1_bram_16_n_29,ram_block_reg_1_bram_16_n_30,ram_block_reg_1_bram_16_n_31,ram_block_reg_1_bram_16_n_32,ram_block_reg_1_bram_16_n_33,ram_block_reg_1_bram_16_n_34,ram_block_reg_1_bram_16_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_16_n_60,ram_block_reg_1_bram_16_n_61,ram_block_reg_1_bram_16_n_62,ram_block_reg_1_bram_16_n_63,ram_block_reg_1_bram_16_n_64,ram_block_reg_1_bram_16_n_65,ram_block_reg_1_bram_16_n_66,ram_block_reg_1_bram_16_n_67}),
        .CASDINPA({ram_block_reg_1_bram_16_n_132,ram_block_reg_1_bram_16_n_133,ram_block_reg_1_bram_16_n_134,ram_block_reg_1_bram_16_n_135}),
        .CASDINPB({ram_block_reg_1_bram_16_n_136,ram_block_reg_1_bram_16_n_137,ram_block_reg_1_bram_16_n_138,ram_block_reg_1_bram_16_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_9_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_9_1),
        .CASDOMUXEN_A(ram_block_reg_1_bram_11_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_1_bram_17_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_1_bram_17_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_1_bram_17_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_1_bram_17_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_1_bram_16_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_16_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_1_bram_17_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_1_bram_17_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_17_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_1_bram_17_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_1_bram_17_n_92,ram_block_reg_1_bram_17_n_93,ram_block_reg_1_bram_17_n_94,ram_block_reg_1_bram_17_n_95,ram_block_reg_1_bram_17_n_96,ram_block_reg_1_bram_17_n_97,ram_block_reg_1_bram_17_n_98,ram_block_reg_1_bram_17_n_99}),
        .DOUTBDOUT({NLW_ram_block_reg_1_bram_17_DOUTBDOUT_UNCONNECTED[31:8],ram_block_reg_1_bram_17_n_124,ram_block_reg_1_bram_17_n_125,ram_block_reg_1_bram_17_n_126,ram_block_reg_1_bram_17_n_127,ram_block_reg_1_bram_17_n_128,ram_block_reg_1_bram_17_n_129,ram_block_reg_1_bram_17_n_130,ram_block_reg_1_bram_17_n_131}),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_17_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_17_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_17_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_17_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_17_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_17_0,ram_block_reg_1_bram_17_0,ram_block_reg_1_bram_17_0,ram_block_reg_1_bram_17_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000020040585),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_2
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_2_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_2_n_28,ram_block_reg_1_bram_2_n_29,ram_block_reg_1_bram_2_n_30,ram_block_reg_1_bram_2_n_31,ram_block_reg_1_bram_2_n_32,ram_block_reg_1_bram_2_n_33,ram_block_reg_1_bram_2_n_34,ram_block_reg_1_bram_2_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_2_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_2_n_60,ram_block_reg_1_bram_2_n_61,ram_block_reg_1_bram_2_n_62,ram_block_reg_1_bram_2_n_63,ram_block_reg_1_bram_2_n_64,ram_block_reg_1_bram_2_n_65,ram_block_reg_1_bram_2_n_66,ram_block_reg_1_bram_2_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_2_n_132,ram_block_reg_1_bram_2_n_133,ram_block_reg_1_bram_2_n_134,ram_block_reg_1_bram_2_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_2_n_136,ram_block_reg_1_bram_2_n_137,ram_block_reg_1_bram_2_n_138,ram_block_reg_1_bram_2_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_2_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_2_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_2_i_1_n_0),
        .ENBWREN(ram_block_reg_3_bram_2_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_2_i_1_n_0,ram_block_reg_1_bram_2_i_1_n_0,ram_block_reg_1_bram_2_i_1_n_0,ram_block_reg_1_bram_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_2_0,ram_block_reg_1_bram_2_0,ram_block_reg_1_bram_2_0,ram_block_reg_1_bram_2_0}));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_1_bram_2_i_1
       (.I0(Q[2]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_1_bram_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_3
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_2_n_28,ram_block_reg_1_bram_2_n_29,ram_block_reg_1_bram_2_n_30,ram_block_reg_1_bram_2_n_31,ram_block_reg_1_bram_2_n_32,ram_block_reg_1_bram_2_n_33,ram_block_reg_1_bram_2_n_34,ram_block_reg_1_bram_2_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_2_n_60,ram_block_reg_1_bram_2_n_61,ram_block_reg_1_bram_2_n_62,ram_block_reg_1_bram_2_n_63,ram_block_reg_1_bram_2_n_64,ram_block_reg_1_bram_2_n_65,ram_block_reg_1_bram_2_n_66,ram_block_reg_1_bram_2_n_67}),
        .CASDINPA({ram_block_reg_1_bram_2_n_132,ram_block_reg_1_bram_2_n_133,ram_block_reg_1_bram_2_n_134,ram_block_reg_1_bram_2_n_135}),
        .CASDINPB({ram_block_reg_1_bram_2_n_136,ram_block_reg_1_bram_2_n_137,ram_block_reg_1_bram_2_n_138,ram_block_reg_1_bram_2_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_3_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_3_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_3_n_28,ram_block_reg_1_bram_3_n_29,ram_block_reg_1_bram_3_n_30,ram_block_reg_1_bram_3_n_31,ram_block_reg_1_bram_3_n_32,ram_block_reg_1_bram_3_n_33,ram_block_reg_1_bram_3_n_34,ram_block_reg_1_bram_3_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_3_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_3_n_60,ram_block_reg_1_bram_3_n_61,ram_block_reg_1_bram_3_n_62,ram_block_reg_1_bram_3_n_63,ram_block_reg_1_bram_3_n_64,ram_block_reg_1_bram_3_n_65,ram_block_reg_1_bram_3_n_66,ram_block_reg_1_bram_3_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_3_n_132,ram_block_reg_1_bram_3_n_133,ram_block_reg_1_bram_3_n_134,ram_block_reg_1_bram_3_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_3_n_136,ram_block_reg_1_bram_3_n_137,ram_block_reg_1_bram_3_n_138,ram_block_reg_1_bram_3_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_2_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_2_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_3_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_3_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_3_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_3_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_3_i_1_n_0,ram_block_reg_1_bram_3_i_1_n_0,ram_block_reg_1_bram_3_i_1_n_0,ram_block_reg_1_bram_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_3_0,ram_block_reg_1_bram_3_0,ram_block_reg_1_bram_3_0,ram_block_reg_1_bram_3_0}));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_1_bram_3_i_1
       (.I0(Q[2]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .O(ram_block_reg_1_bram_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_4
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_3_n_28,ram_block_reg_1_bram_3_n_29,ram_block_reg_1_bram_3_n_30,ram_block_reg_1_bram_3_n_31,ram_block_reg_1_bram_3_n_32,ram_block_reg_1_bram_3_n_33,ram_block_reg_1_bram_3_n_34,ram_block_reg_1_bram_3_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_3_n_60,ram_block_reg_1_bram_3_n_61,ram_block_reg_1_bram_3_n_62,ram_block_reg_1_bram_3_n_63,ram_block_reg_1_bram_3_n_64,ram_block_reg_1_bram_3_n_65,ram_block_reg_1_bram_3_n_66,ram_block_reg_1_bram_3_n_67}),
        .CASDINPA({ram_block_reg_1_bram_3_n_132,ram_block_reg_1_bram_3_n_133,ram_block_reg_1_bram_3_n_134,ram_block_reg_1_bram_3_n_135}),
        .CASDINPB({ram_block_reg_1_bram_3_n_136,ram_block_reg_1_bram_3_n_137,ram_block_reg_1_bram_3_n_138,ram_block_reg_1_bram_3_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_4_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_4_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_4_n_28,ram_block_reg_1_bram_4_n_29,ram_block_reg_1_bram_4_n_30,ram_block_reg_1_bram_4_n_31,ram_block_reg_1_bram_4_n_32,ram_block_reg_1_bram_4_n_33,ram_block_reg_1_bram_4_n_34,ram_block_reg_1_bram_4_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_4_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_4_n_60,ram_block_reg_1_bram_4_n_61,ram_block_reg_1_bram_4_n_62,ram_block_reg_1_bram_4_n_63,ram_block_reg_1_bram_4_n_64,ram_block_reg_1_bram_4_n_65,ram_block_reg_1_bram_4_n_66,ram_block_reg_1_bram_4_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_4_n_132,ram_block_reg_1_bram_4_n_133,ram_block_reg_1_bram_4_n_134,ram_block_reg_1_bram_4_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_4_n_136,ram_block_reg_1_bram_4_n_137,ram_block_reg_1_bram_4_n_138,ram_block_reg_1_bram_4_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_3_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_3_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_4_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_4_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_4_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_4_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_4_i_1_n_0,ram_block_reg_1_bram_4_i_1_n_0,ram_block_reg_1_bram_4_i_1_n_0,ram_block_reg_1_bram_4_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_4_0,ram_block_reg_1_bram_4_0,ram_block_reg_1_bram_4_0,ram_block_reg_1_bram_4_0}));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_1_bram_4_i_1
       (.I0(Q[2]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_1_bram_4_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "12288" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_5
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_4_n_28,ram_block_reg_1_bram_4_n_29,ram_block_reg_1_bram_4_n_30,ram_block_reg_1_bram_4_n_31,ram_block_reg_1_bram_4_n_32,ram_block_reg_1_bram_4_n_33,ram_block_reg_1_bram_4_n_34,ram_block_reg_1_bram_4_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_4_n_60,ram_block_reg_1_bram_4_n_61,ram_block_reg_1_bram_4_n_62,ram_block_reg_1_bram_4_n_63,ram_block_reg_1_bram_4_n_64,ram_block_reg_1_bram_4_n_65,ram_block_reg_1_bram_4_n_66,ram_block_reg_1_bram_4_n_67}),
        .CASDINPA({ram_block_reg_1_bram_4_n_132,ram_block_reg_1_bram_4_n_133,ram_block_reg_1_bram_4_n_134,ram_block_reg_1_bram_4_n_135}),
        .CASDINPB({ram_block_reg_1_bram_4_n_136,ram_block_reg_1_bram_4_n_137,ram_block_reg_1_bram_4_n_138,ram_block_reg_1_bram_4_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_5_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_5_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_5_n_28,ram_block_reg_1_bram_5_n_29,ram_block_reg_1_bram_5_n_30,ram_block_reg_1_bram_5_n_31,ram_block_reg_1_bram_5_n_32,ram_block_reg_1_bram_5_n_33,ram_block_reg_1_bram_5_n_34,ram_block_reg_1_bram_5_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_5_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_5_n_60,ram_block_reg_1_bram_5_n_61,ram_block_reg_1_bram_5_n_62,ram_block_reg_1_bram_5_n_63,ram_block_reg_1_bram_5_n_64,ram_block_reg_1_bram_5_n_65,ram_block_reg_1_bram_5_n_66,ram_block_reg_1_bram_5_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_5_n_132,ram_block_reg_1_bram_5_n_133,ram_block_reg_1_bram_5_n_134,ram_block_reg_1_bram_5_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_5_n_136,ram_block_reg_1_bram_5_n_137,ram_block_reg_1_bram_5_n_138,ram_block_reg_1_bram_5_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_4_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_4_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_5_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_5_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_5_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_5_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_5_i_1_n_0,ram_block_reg_1_bram_5_i_1_n_0,ram_block_reg_1_bram_5_i_1_n_0,ram_block_reg_1_bram_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_5_0,ram_block_reg_1_bram_5_0,ram_block_reg_1_bram_5_0,ram_block_reg_1_bram_5_0}));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_1_bram_5_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_1_bram_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "16384" *) 
  (* bram_addr_end = "20479" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "16384" *) 
  (* ram_addr_end = "20479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_6
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_5_n_28,ram_block_reg_1_bram_5_n_29,ram_block_reg_1_bram_5_n_30,ram_block_reg_1_bram_5_n_31,ram_block_reg_1_bram_5_n_32,ram_block_reg_1_bram_5_n_33,ram_block_reg_1_bram_5_n_34,ram_block_reg_1_bram_5_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_5_n_60,ram_block_reg_1_bram_5_n_61,ram_block_reg_1_bram_5_n_62,ram_block_reg_1_bram_5_n_63,ram_block_reg_1_bram_5_n_64,ram_block_reg_1_bram_5_n_65,ram_block_reg_1_bram_5_n_66,ram_block_reg_1_bram_5_n_67}),
        .CASDINPA({ram_block_reg_1_bram_5_n_132,ram_block_reg_1_bram_5_n_133,ram_block_reg_1_bram_5_n_134,ram_block_reg_1_bram_5_n_135}),
        .CASDINPB({ram_block_reg_1_bram_5_n_136,ram_block_reg_1_bram_5_n_137,ram_block_reg_1_bram_5_n_138,ram_block_reg_1_bram_5_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_6_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_6_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_6_n_28,ram_block_reg_1_bram_6_n_29,ram_block_reg_1_bram_6_n_30,ram_block_reg_1_bram_6_n_31,ram_block_reg_1_bram_6_n_32,ram_block_reg_1_bram_6_n_33,ram_block_reg_1_bram_6_n_34,ram_block_reg_1_bram_6_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_6_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_6_n_60,ram_block_reg_1_bram_6_n_61,ram_block_reg_1_bram_6_n_62,ram_block_reg_1_bram_6_n_63,ram_block_reg_1_bram_6_n_64,ram_block_reg_1_bram_6_n_65,ram_block_reg_1_bram_6_n_66,ram_block_reg_1_bram_6_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_6_n_132,ram_block_reg_1_bram_6_n_133,ram_block_reg_1_bram_6_n_134,ram_block_reg_1_bram_6_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_6_n_136,ram_block_reg_1_bram_6_n_137,ram_block_reg_1_bram_6_n_138,ram_block_reg_1_bram_6_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_5_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_5_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_6_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_6_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_6_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_6_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_6_i_1_n_0,ram_block_reg_1_bram_6_i_1_n_0,ram_block_reg_1_bram_6_i_1_n_0,ram_block_reg_1_bram_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_6_0,ram_block_reg_1_bram_6_0,ram_block_reg_1_bram_6_0,ram_block_reg_1_bram_6_0}));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_1_bram_6_i_1
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[19]),
        .O(ram_block_reg_1_bram_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "20480" *) 
  (* bram_addr_end = "24575" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "20480" *) 
  (* ram_addr_end = "24575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_7
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_6_n_28,ram_block_reg_1_bram_6_n_29,ram_block_reg_1_bram_6_n_30,ram_block_reg_1_bram_6_n_31,ram_block_reg_1_bram_6_n_32,ram_block_reg_1_bram_6_n_33,ram_block_reg_1_bram_6_n_34,ram_block_reg_1_bram_6_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_6_n_60,ram_block_reg_1_bram_6_n_61,ram_block_reg_1_bram_6_n_62,ram_block_reg_1_bram_6_n_63,ram_block_reg_1_bram_6_n_64,ram_block_reg_1_bram_6_n_65,ram_block_reg_1_bram_6_n_66,ram_block_reg_1_bram_6_n_67}),
        .CASDINPA({ram_block_reg_1_bram_6_n_132,ram_block_reg_1_bram_6_n_133,ram_block_reg_1_bram_6_n_134,ram_block_reg_1_bram_6_n_135}),
        .CASDINPB({ram_block_reg_1_bram_6_n_136,ram_block_reg_1_bram_6_n_137,ram_block_reg_1_bram_6_n_138,ram_block_reg_1_bram_6_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_7_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_7_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_7_n_28,ram_block_reg_1_bram_7_n_29,ram_block_reg_1_bram_7_n_30,ram_block_reg_1_bram_7_n_31,ram_block_reg_1_bram_7_n_32,ram_block_reg_1_bram_7_n_33,ram_block_reg_1_bram_7_n_34,ram_block_reg_1_bram_7_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_7_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_7_n_60,ram_block_reg_1_bram_7_n_61,ram_block_reg_1_bram_7_n_62,ram_block_reg_1_bram_7_n_63,ram_block_reg_1_bram_7_n_64,ram_block_reg_1_bram_7_n_65,ram_block_reg_1_bram_7_n_66,ram_block_reg_1_bram_7_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_7_n_132,ram_block_reg_1_bram_7_n_133,ram_block_reg_1_bram_7_n_134,ram_block_reg_1_bram_7_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_7_n_136,ram_block_reg_1_bram_7_n_137,ram_block_reg_1_bram_7_n_138,ram_block_reg_1_bram_7_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_6_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_6_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_7_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_7_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_7_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_7_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_7_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_7_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_7_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_7_i_1_n_0,ram_block_reg_1_bram_7_i_1_n_0,ram_block_reg_1_bram_7_i_1_n_0,ram_block_reg_1_bram_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_7_0,ram_block_reg_1_bram_7_0,ram_block_reg_1_bram_7_0,ram_block_reg_1_bram_7_0}));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_1_bram_7_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_1_bram_7_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "24576" *) 
  (* bram_addr_end = "28671" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "24576" *) 
  (* ram_addr_end = "28671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_8
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_7_n_28,ram_block_reg_1_bram_7_n_29,ram_block_reg_1_bram_7_n_30,ram_block_reg_1_bram_7_n_31,ram_block_reg_1_bram_7_n_32,ram_block_reg_1_bram_7_n_33,ram_block_reg_1_bram_7_n_34,ram_block_reg_1_bram_7_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_7_n_60,ram_block_reg_1_bram_7_n_61,ram_block_reg_1_bram_7_n_62,ram_block_reg_1_bram_7_n_63,ram_block_reg_1_bram_7_n_64,ram_block_reg_1_bram_7_n_65,ram_block_reg_1_bram_7_n_66,ram_block_reg_1_bram_7_n_67}),
        .CASDINPA({ram_block_reg_1_bram_7_n_132,ram_block_reg_1_bram_7_n_133,ram_block_reg_1_bram_7_n_134,ram_block_reg_1_bram_7_n_135}),
        .CASDINPB({ram_block_reg_1_bram_7_n_136,ram_block_reg_1_bram_7_n_137,ram_block_reg_1_bram_7_n_138,ram_block_reg_1_bram_7_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_8_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_8_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_8_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_8_n_28,ram_block_reg_1_bram_8_n_29,ram_block_reg_1_bram_8_n_30,ram_block_reg_1_bram_8_n_31,ram_block_reg_1_bram_8_n_32,ram_block_reg_1_bram_8_n_33,ram_block_reg_1_bram_8_n_34,ram_block_reg_1_bram_8_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_8_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_8_n_60,ram_block_reg_1_bram_8_n_61,ram_block_reg_1_bram_8_n_62,ram_block_reg_1_bram_8_n_63,ram_block_reg_1_bram_8_n_64,ram_block_reg_1_bram_8_n_65,ram_block_reg_1_bram_8_n_66,ram_block_reg_1_bram_8_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_8_n_132,ram_block_reg_1_bram_8_n_133,ram_block_reg_1_bram_8_n_134,ram_block_reg_1_bram_8_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_8_n_136,ram_block_reg_1_bram_8_n_137,ram_block_reg_1_bram_8_n_138,ram_block_reg_1_bram_8_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_7_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_7_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_8_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_8_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_8_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_8_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_8_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_8_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_8_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_8_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_8_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_8_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_8_i_1_n_0,ram_block_reg_1_bram_8_i_1_n_0,ram_block_reg_1_bram_8_i_1_n_0,ram_block_reg_1_bram_8_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_8_0,ram_block_reg_1_bram_8_0,ram_block_reg_1_bram_8_0,ram_block_reg_1_bram_8_0}));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_1_bram_8_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_1_bram_8_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "28672" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "28672" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_9
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_8_n_28,ram_block_reg_1_bram_8_n_29,ram_block_reg_1_bram_8_n_30,ram_block_reg_1_bram_8_n_31,ram_block_reg_1_bram_8_n_32,ram_block_reg_1_bram_8_n_33,ram_block_reg_1_bram_8_n_34,ram_block_reg_1_bram_8_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_8_n_60,ram_block_reg_1_bram_8_n_61,ram_block_reg_1_bram_8_n_62,ram_block_reg_1_bram_8_n_63,ram_block_reg_1_bram_8_n_64,ram_block_reg_1_bram_8_n_65,ram_block_reg_1_bram_8_n_66,ram_block_reg_1_bram_8_n_67}),
        .CASDINPA({ram_block_reg_1_bram_8_n_132,ram_block_reg_1_bram_8_n_133,ram_block_reg_1_bram_8_n_134,ram_block_reg_1_bram_8_n_135}),
        .CASDINPB({ram_block_reg_1_bram_8_n_136,ram_block_reg_1_bram_8_n_137,ram_block_reg_1_bram_8_n_138,ram_block_reg_1_bram_8_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_9_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_9_1),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_1_bram_9_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_1_bram_9_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_1_bram_9_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_1_bram_9_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_1_bram_8_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_8_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_1_bram_9_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_1_bram_9_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_9_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_1_bram_9_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_1_bram_9_0}),
        .DOUTBDOUT({NLW_ram_block_reg_1_bram_9_DOUTBDOUT_UNCONNECTED[31:8],ram_block_reg_1_bram_9_n_124,ram_block_reg_1_bram_9_n_125,ram_block_reg_1_bram_9_n_126,ram_block_reg_1_bram_9_n_127,ram_block_reg_1_bram_9_n_128,ram_block_reg_1_bram_9_n_129,ram_block_reg_1_bram_9_n_130,ram_block_reg_1_bram_9_n_131}),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_9_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_9_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_9_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_9_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_9_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_9_i_1_n_0,ram_block_reg_1_bram_9_i_1_n_0,ram_block_reg_1_bram_9_i_1_n_0,ram_block_reg_1_bram_9_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_9_1,ram_block_reg_1_bram_9_1,ram_block_reg_1_bram_9_1,ram_block_reg_1_bram_9_1}));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_1_bram_9_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_1_bram_9_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "36863" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "36863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_10
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_10_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_10_n_28,ram_block_reg_2_bram_10_n_29,ram_block_reg_2_bram_10_n_30,ram_block_reg_2_bram_10_n_31,ram_block_reg_2_bram_10_n_32,ram_block_reg_2_bram_10_n_33,ram_block_reg_2_bram_10_n_34,ram_block_reg_2_bram_10_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_10_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_10_n_60,ram_block_reg_2_bram_10_n_61,ram_block_reg_2_bram_10_n_62,ram_block_reg_2_bram_10_n_63,ram_block_reg_2_bram_10_n_64,ram_block_reg_2_bram_10_n_65,ram_block_reg_2_bram_10_n_66,ram_block_reg_2_bram_10_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_10_n_132,ram_block_reg_2_bram_10_n_133,ram_block_reg_2_bram_10_n_134,ram_block_reg_2_bram_10_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_10_n_136,ram_block_reg_2_bram_10_n_137,ram_block_reg_2_bram_10_n_138,ram_block_reg_2_bram_10_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_10_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_10_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_10_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_10_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_10_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_10_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_10_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_3_bram_10_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_10_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_10_1,ram_block_reg_2_bram_10_1,ram_block_reg_2_bram_10_1,ram_block_reg_2_bram_10_1}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "36864" *) 
  (* bram_addr_end = "40959" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "36864" *) 
  (* ram_addr_end = "40959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_11
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_10_n_28,ram_block_reg_2_bram_10_n_29,ram_block_reg_2_bram_10_n_30,ram_block_reg_2_bram_10_n_31,ram_block_reg_2_bram_10_n_32,ram_block_reg_2_bram_10_n_33,ram_block_reg_2_bram_10_n_34,ram_block_reg_2_bram_10_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_10_n_60,ram_block_reg_2_bram_10_n_61,ram_block_reg_2_bram_10_n_62,ram_block_reg_2_bram_10_n_63,ram_block_reg_2_bram_10_n_64,ram_block_reg_2_bram_10_n_65,ram_block_reg_2_bram_10_n_66,ram_block_reg_2_bram_10_n_67}),
        .CASDINPA({ram_block_reg_2_bram_10_n_132,ram_block_reg_2_bram_10_n_133,ram_block_reg_2_bram_10_n_134,ram_block_reg_2_bram_10_n_135}),
        .CASDINPB({ram_block_reg_2_bram_10_n_136,ram_block_reg_2_bram_10_n_137,ram_block_reg_2_bram_10_n_138,ram_block_reg_2_bram_10_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_3_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_11_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_11_n_28,ram_block_reg_2_bram_11_n_29,ram_block_reg_2_bram_11_n_30,ram_block_reg_2_bram_11_n_31,ram_block_reg_2_bram_11_n_32,ram_block_reg_2_bram_11_n_33,ram_block_reg_2_bram_11_n_34,ram_block_reg_2_bram_11_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_11_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_11_n_60,ram_block_reg_2_bram_11_n_61,ram_block_reg_2_bram_11_n_62,ram_block_reg_2_bram_11_n_63,ram_block_reg_2_bram_11_n_64,ram_block_reg_2_bram_11_n_65,ram_block_reg_2_bram_11_n_66,ram_block_reg_2_bram_11_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_11_n_132,ram_block_reg_2_bram_11_n_133,ram_block_reg_2_bram_11_n_134,ram_block_reg_2_bram_11_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_11_n_136,ram_block_reg_2_bram_11_n_137,ram_block_reg_2_bram_11_n_138,ram_block_reg_2_bram_11_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_10_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_10_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_11_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_11_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_11_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_11_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_11_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_11_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_11_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_11_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_11_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_11_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_11_0,ram_block_reg_2_bram_11_0,ram_block_reg_2_bram_11_0,ram_block_reg_2_bram_11_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "40960" *) 
  (* bram_addr_end = "45055" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "40960" *) 
  (* ram_addr_end = "45055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_12
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_11_n_28,ram_block_reg_2_bram_11_n_29,ram_block_reg_2_bram_11_n_30,ram_block_reg_2_bram_11_n_31,ram_block_reg_2_bram_11_n_32,ram_block_reg_2_bram_11_n_33,ram_block_reg_2_bram_11_n_34,ram_block_reg_2_bram_11_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_11_n_60,ram_block_reg_2_bram_11_n_61,ram_block_reg_2_bram_11_n_62,ram_block_reg_2_bram_11_n_63,ram_block_reg_2_bram_11_n_64,ram_block_reg_2_bram_11_n_65,ram_block_reg_2_bram_11_n_66,ram_block_reg_2_bram_11_n_67}),
        .CASDINPA({ram_block_reg_2_bram_11_n_132,ram_block_reg_2_bram_11_n_133,ram_block_reg_2_bram_11_n_134,ram_block_reg_2_bram_11_n_135}),
        .CASDINPB({ram_block_reg_2_bram_11_n_136,ram_block_reg_2_bram_11_n_137,ram_block_reg_2_bram_11_n_138,ram_block_reg_2_bram_11_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_4_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_12_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_12_n_28,ram_block_reg_2_bram_12_n_29,ram_block_reg_2_bram_12_n_30,ram_block_reg_2_bram_12_n_31,ram_block_reg_2_bram_12_n_32,ram_block_reg_2_bram_12_n_33,ram_block_reg_2_bram_12_n_34,ram_block_reg_2_bram_12_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_12_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_12_n_60,ram_block_reg_2_bram_12_n_61,ram_block_reg_2_bram_12_n_62,ram_block_reg_2_bram_12_n_63,ram_block_reg_2_bram_12_n_64,ram_block_reg_2_bram_12_n_65,ram_block_reg_2_bram_12_n_66,ram_block_reg_2_bram_12_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_12_n_132,ram_block_reg_2_bram_12_n_133,ram_block_reg_2_bram_12_n_134,ram_block_reg_2_bram_12_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_12_n_136,ram_block_reg_2_bram_12_n_137,ram_block_reg_2_bram_12_n_138,ram_block_reg_2_bram_12_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_11_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_11_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_12_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_12_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_12_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_12_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_12_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_12_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_12_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_12_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_12_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_12_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_12_0,ram_block_reg_2_bram_12_0,ram_block_reg_2_bram_12_0,ram_block_reg_2_bram_12_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "45056" *) 
  (* bram_addr_end = "49151" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "45056" *) 
  (* ram_addr_end = "49151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_13
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_12_n_28,ram_block_reg_2_bram_12_n_29,ram_block_reg_2_bram_12_n_30,ram_block_reg_2_bram_12_n_31,ram_block_reg_2_bram_12_n_32,ram_block_reg_2_bram_12_n_33,ram_block_reg_2_bram_12_n_34,ram_block_reg_2_bram_12_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_12_n_60,ram_block_reg_2_bram_12_n_61,ram_block_reg_2_bram_12_n_62,ram_block_reg_2_bram_12_n_63,ram_block_reg_2_bram_12_n_64,ram_block_reg_2_bram_12_n_65,ram_block_reg_2_bram_12_n_66,ram_block_reg_2_bram_12_n_67}),
        .CASDINPA({ram_block_reg_2_bram_12_n_132,ram_block_reg_2_bram_12_n_133,ram_block_reg_2_bram_12_n_134,ram_block_reg_2_bram_12_n_135}),
        .CASDINPB({ram_block_reg_2_bram_12_n_136,ram_block_reg_2_bram_12_n_137,ram_block_reg_2_bram_12_n_138,ram_block_reg_2_bram_12_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_5_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_13_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_13_n_28,ram_block_reg_2_bram_13_n_29,ram_block_reg_2_bram_13_n_30,ram_block_reg_2_bram_13_n_31,ram_block_reg_2_bram_13_n_32,ram_block_reg_2_bram_13_n_33,ram_block_reg_2_bram_13_n_34,ram_block_reg_2_bram_13_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_13_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_13_n_60,ram_block_reg_2_bram_13_n_61,ram_block_reg_2_bram_13_n_62,ram_block_reg_2_bram_13_n_63,ram_block_reg_2_bram_13_n_64,ram_block_reg_2_bram_13_n_65,ram_block_reg_2_bram_13_n_66,ram_block_reg_2_bram_13_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_13_n_132,ram_block_reg_2_bram_13_n_133,ram_block_reg_2_bram_13_n_134,ram_block_reg_2_bram_13_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_13_n_136,ram_block_reg_2_bram_13_n_137,ram_block_reg_2_bram_13_n_138,ram_block_reg_2_bram_13_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_12_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_12_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_13_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_13_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_13_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_13_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_13_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_13_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_13_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_13_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_13_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_13_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_13_0,ram_block_reg_2_bram_13_0,ram_block_reg_2_bram_13_0,ram_block_reg_2_bram_13_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "49152" *) 
  (* bram_addr_end = "53247" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "49152" *) 
  (* ram_addr_end = "53247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_14
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_13_n_28,ram_block_reg_2_bram_13_n_29,ram_block_reg_2_bram_13_n_30,ram_block_reg_2_bram_13_n_31,ram_block_reg_2_bram_13_n_32,ram_block_reg_2_bram_13_n_33,ram_block_reg_2_bram_13_n_34,ram_block_reg_2_bram_13_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_13_n_60,ram_block_reg_2_bram_13_n_61,ram_block_reg_2_bram_13_n_62,ram_block_reg_2_bram_13_n_63,ram_block_reg_2_bram_13_n_64,ram_block_reg_2_bram_13_n_65,ram_block_reg_2_bram_13_n_66,ram_block_reg_2_bram_13_n_67}),
        .CASDINPA({ram_block_reg_2_bram_13_n_132,ram_block_reg_2_bram_13_n_133,ram_block_reg_2_bram_13_n_134,ram_block_reg_2_bram_13_n_135}),
        .CASDINPB({ram_block_reg_2_bram_13_n_136,ram_block_reg_2_bram_13_n_137,ram_block_reg_2_bram_13_n_138,ram_block_reg_2_bram_13_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_6_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_14_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_14_n_28,ram_block_reg_2_bram_14_n_29,ram_block_reg_2_bram_14_n_30,ram_block_reg_2_bram_14_n_31,ram_block_reg_2_bram_14_n_32,ram_block_reg_2_bram_14_n_33,ram_block_reg_2_bram_14_n_34,ram_block_reg_2_bram_14_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_14_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_14_n_60,ram_block_reg_2_bram_14_n_61,ram_block_reg_2_bram_14_n_62,ram_block_reg_2_bram_14_n_63,ram_block_reg_2_bram_14_n_64,ram_block_reg_2_bram_14_n_65,ram_block_reg_2_bram_14_n_66,ram_block_reg_2_bram_14_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_14_n_132,ram_block_reg_2_bram_14_n_133,ram_block_reg_2_bram_14_n_134,ram_block_reg_2_bram_14_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_14_n_136,ram_block_reg_2_bram_14_n_137,ram_block_reg_2_bram_14_n_138,ram_block_reg_2_bram_14_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_13_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_13_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_14_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_14_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_14_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_14_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_14_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_14_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_14_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_14_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_14_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_14_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_14_0,ram_block_reg_2_bram_14_0,ram_block_reg_2_bram_14_0,ram_block_reg_2_bram_14_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "53248" *) 
  (* bram_addr_end = "57343" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "53248" *) 
  (* ram_addr_end = "57343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_15
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_14_n_28,ram_block_reg_2_bram_14_n_29,ram_block_reg_2_bram_14_n_30,ram_block_reg_2_bram_14_n_31,ram_block_reg_2_bram_14_n_32,ram_block_reg_2_bram_14_n_33,ram_block_reg_2_bram_14_n_34,ram_block_reg_2_bram_14_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_14_n_60,ram_block_reg_2_bram_14_n_61,ram_block_reg_2_bram_14_n_62,ram_block_reg_2_bram_14_n_63,ram_block_reg_2_bram_14_n_64,ram_block_reg_2_bram_14_n_65,ram_block_reg_2_bram_14_n_66,ram_block_reg_2_bram_14_n_67}),
        .CASDINPA({ram_block_reg_2_bram_14_n_132,ram_block_reg_2_bram_14_n_133,ram_block_reg_2_bram_14_n_134,ram_block_reg_2_bram_14_n_135}),
        .CASDINPB({ram_block_reg_2_bram_14_n_136,ram_block_reg_2_bram_14_n_137,ram_block_reg_2_bram_14_n_138,ram_block_reg_2_bram_14_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_7_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_15_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_15_n_28,ram_block_reg_2_bram_15_n_29,ram_block_reg_2_bram_15_n_30,ram_block_reg_2_bram_15_n_31,ram_block_reg_2_bram_15_n_32,ram_block_reg_2_bram_15_n_33,ram_block_reg_2_bram_15_n_34,ram_block_reg_2_bram_15_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_15_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_15_n_60,ram_block_reg_2_bram_15_n_61,ram_block_reg_2_bram_15_n_62,ram_block_reg_2_bram_15_n_63,ram_block_reg_2_bram_15_n_64,ram_block_reg_2_bram_15_n_65,ram_block_reg_2_bram_15_n_66,ram_block_reg_2_bram_15_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_15_n_132,ram_block_reg_2_bram_15_n_133,ram_block_reg_2_bram_15_n_134,ram_block_reg_2_bram_15_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_15_n_136,ram_block_reg_2_bram_15_n_137,ram_block_reg_2_bram_15_n_138,ram_block_reg_2_bram_15_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_14_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_14_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_15_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_15_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_15_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_15_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_15_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_15_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_15_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_15_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_15_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_15_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_15_0,ram_block_reg_2_bram_15_0,ram_block_reg_2_bram_15_0,ram_block_reg_2_bram_15_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "57344" *) 
  (* bram_addr_end = "61439" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "57344" *) 
  (* ram_addr_end = "61439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_16
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_15_n_28,ram_block_reg_2_bram_15_n_29,ram_block_reg_2_bram_15_n_30,ram_block_reg_2_bram_15_n_31,ram_block_reg_2_bram_15_n_32,ram_block_reg_2_bram_15_n_33,ram_block_reg_2_bram_15_n_34,ram_block_reg_2_bram_15_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_15_n_60,ram_block_reg_2_bram_15_n_61,ram_block_reg_2_bram_15_n_62,ram_block_reg_2_bram_15_n_63,ram_block_reg_2_bram_15_n_64,ram_block_reg_2_bram_15_n_65,ram_block_reg_2_bram_15_n_66,ram_block_reg_2_bram_15_n_67}),
        .CASDINPA({ram_block_reg_2_bram_15_n_132,ram_block_reg_2_bram_15_n_133,ram_block_reg_2_bram_15_n_134,ram_block_reg_2_bram_15_n_135}),
        .CASDINPB({ram_block_reg_2_bram_15_n_136,ram_block_reg_2_bram_15_n_137,ram_block_reg_2_bram_15_n_138,ram_block_reg_2_bram_15_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_8_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_8_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_16_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_16_n_28,ram_block_reg_2_bram_16_n_29,ram_block_reg_2_bram_16_n_30,ram_block_reg_2_bram_16_n_31,ram_block_reg_2_bram_16_n_32,ram_block_reg_2_bram_16_n_33,ram_block_reg_2_bram_16_n_34,ram_block_reg_2_bram_16_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_16_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_16_n_60,ram_block_reg_2_bram_16_n_61,ram_block_reg_2_bram_16_n_62,ram_block_reg_2_bram_16_n_63,ram_block_reg_2_bram_16_n_64,ram_block_reg_2_bram_16_n_65,ram_block_reg_2_bram_16_n_66,ram_block_reg_2_bram_16_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_16_n_132,ram_block_reg_2_bram_16_n_133,ram_block_reg_2_bram_16_n_134,ram_block_reg_2_bram_16_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_16_n_136,ram_block_reg_2_bram_16_n_137,ram_block_reg_2_bram_16_n_138,ram_block_reg_2_bram_16_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_15_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_15_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_16_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_16_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_16_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_16_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_16_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_16_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_16_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_16_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_16_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_16_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_16_0,ram_block_reg_2_bram_16_0,ram_block_reg_2_bram_16_0,ram_block_reg_2_bram_16_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "61440" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "61440" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_17
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_16_n_28,ram_block_reg_2_bram_16_n_29,ram_block_reg_2_bram_16_n_30,ram_block_reg_2_bram_16_n_31,ram_block_reg_2_bram_16_n_32,ram_block_reg_2_bram_16_n_33,ram_block_reg_2_bram_16_n_34,ram_block_reg_2_bram_16_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_16_n_60,ram_block_reg_2_bram_16_n_61,ram_block_reg_2_bram_16_n_62,ram_block_reg_2_bram_16_n_63,ram_block_reg_2_bram_16_n_64,ram_block_reg_2_bram_16_n_65,ram_block_reg_2_bram_16_n_66,ram_block_reg_2_bram_16_n_67}),
        .CASDINPA({ram_block_reg_2_bram_16_n_132,ram_block_reg_2_bram_16_n_133,ram_block_reg_2_bram_16_n_134,ram_block_reg_2_bram_16_n_135}),
        .CASDINPB({ram_block_reg_2_bram_16_n_136,ram_block_reg_2_bram_16_n_137,ram_block_reg_2_bram_16_n_138,ram_block_reg_2_bram_16_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_9_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_9_1),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_2_bram_17_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_2_bram_17_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_2_bram_17_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_2_bram_17_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_2_bram_16_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_16_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_2_bram_17_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_2_bram_17_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_17_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_2_bram_17_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_2_bram_17_n_92,ram_block_reg_2_bram_17_n_93,ram_block_reg_2_bram_17_n_94,ram_block_reg_2_bram_17_n_95,ram_block_reg_2_bram_17_n_96,ram_block_reg_2_bram_17_n_97,ram_block_reg_2_bram_17_n_98,ram_block_reg_2_bram_17_n_99}),
        .DOUTBDOUT({NLW_ram_block_reg_2_bram_17_DOUTBDOUT_UNCONNECTED[31:8],ram_block_reg_2_bram_17_n_124,ram_block_reg_2_bram_17_n_125,ram_block_reg_2_bram_17_n_126,ram_block_reg_2_bram_17_n_127,ram_block_reg_2_bram_17_n_128,ram_block_reg_2_bram_17_n_129,ram_block_reg_2_bram_17_n_130,ram_block_reg_2_bram_17_n_131}),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_17_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_17_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_17_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_17_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_17_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_17_0,ram_block_reg_2_bram_17_0,ram_block_reg_2_bram_17_0,ram_block_reg_2_bram_17_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000085F00501),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_2
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_2_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_2_n_28,ram_block_reg_2_bram_2_n_29,ram_block_reg_2_bram_2_n_30,ram_block_reg_2_bram_2_n_31,ram_block_reg_2_bram_2_n_32,ram_block_reg_2_bram_2_n_33,ram_block_reg_2_bram_2_n_34,ram_block_reg_2_bram_2_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_2_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_2_n_60,ram_block_reg_2_bram_2_n_61,ram_block_reg_2_bram_2_n_62,ram_block_reg_2_bram_2_n_63,ram_block_reg_2_bram_2_n_64,ram_block_reg_2_bram_2_n_65,ram_block_reg_2_bram_2_n_66,ram_block_reg_2_bram_2_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_2_n_132,ram_block_reg_2_bram_2_n_133,ram_block_reg_2_bram_2_n_134,ram_block_reg_2_bram_2_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_2_n_136,ram_block_reg_2_bram_2_n_137,ram_block_reg_2_bram_2_n_138,ram_block_reg_2_bram_2_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_2_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_2_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_2_i_1_n_0),
        .ENBWREN(ram_block_reg_3_bram_2_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_2_i_1_n_0,ram_block_reg_2_bram_2_i_1_n_0,ram_block_reg_2_bram_2_i_1_n_0,ram_block_reg_2_bram_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_2_0,ram_block_reg_2_bram_2_0,ram_block_reg_2_bram_2_0,ram_block_reg_2_bram_2_0}));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_2_bram_2_i_1
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_2_bram_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_3
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_2_n_28,ram_block_reg_2_bram_2_n_29,ram_block_reg_2_bram_2_n_30,ram_block_reg_2_bram_2_n_31,ram_block_reg_2_bram_2_n_32,ram_block_reg_2_bram_2_n_33,ram_block_reg_2_bram_2_n_34,ram_block_reg_2_bram_2_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_2_n_60,ram_block_reg_2_bram_2_n_61,ram_block_reg_2_bram_2_n_62,ram_block_reg_2_bram_2_n_63,ram_block_reg_2_bram_2_n_64,ram_block_reg_2_bram_2_n_65,ram_block_reg_2_bram_2_n_66,ram_block_reg_2_bram_2_n_67}),
        .CASDINPA({ram_block_reg_2_bram_2_n_132,ram_block_reg_2_bram_2_n_133,ram_block_reg_2_bram_2_n_134,ram_block_reg_2_bram_2_n_135}),
        .CASDINPB({ram_block_reg_2_bram_2_n_136,ram_block_reg_2_bram_2_n_137,ram_block_reg_2_bram_2_n_138,ram_block_reg_2_bram_2_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_3_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_3_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_3_n_28,ram_block_reg_2_bram_3_n_29,ram_block_reg_2_bram_3_n_30,ram_block_reg_2_bram_3_n_31,ram_block_reg_2_bram_3_n_32,ram_block_reg_2_bram_3_n_33,ram_block_reg_2_bram_3_n_34,ram_block_reg_2_bram_3_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_3_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_3_n_60,ram_block_reg_2_bram_3_n_61,ram_block_reg_2_bram_3_n_62,ram_block_reg_2_bram_3_n_63,ram_block_reg_2_bram_3_n_64,ram_block_reg_2_bram_3_n_65,ram_block_reg_2_bram_3_n_66,ram_block_reg_2_bram_3_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_3_n_132,ram_block_reg_2_bram_3_n_133,ram_block_reg_2_bram_3_n_134,ram_block_reg_2_bram_3_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_3_n_136,ram_block_reg_2_bram_3_n_137,ram_block_reg_2_bram_3_n_138,ram_block_reg_2_bram_3_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_2_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_2_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_3_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_3_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_3_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_3_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_3_i_1_n_0,ram_block_reg_2_bram_3_i_1_n_0,ram_block_reg_2_bram_3_i_1_n_0,ram_block_reg_2_bram_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_3_0,ram_block_reg_2_bram_3_0,ram_block_reg_2_bram_3_0,ram_block_reg_2_bram_3_0}));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_2_bram_3_i_1
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .O(ram_block_reg_2_bram_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_4
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_3_n_28,ram_block_reg_2_bram_3_n_29,ram_block_reg_2_bram_3_n_30,ram_block_reg_2_bram_3_n_31,ram_block_reg_2_bram_3_n_32,ram_block_reg_2_bram_3_n_33,ram_block_reg_2_bram_3_n_34,ram_block_reg_2_bram_3_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_3_n_60,ram_block_reg_2_bram_3_n_61,ram_block_reg_2_bram_3_n_62,ram_block_reg_2_bram_3_n_63,ram_block_reg_2_bram_3_n_64,ram_block_reg_2_bram_3_n_65,ram_block_reg_2_bram_3_n_66,ram_block_reg_2_bram_3_n_67}),
        .CASDINPA({ram_block_reg_2_bram_3_n_132,ram_block_reg_2_bram_3_n_133,ram_block_reg_2_bram_3_n_134,ram_block_reg_2_bram_3_n_135}),
        .CASDINPB({ram_block_reg_2_bram_3_n_136,ram_block_reg_2_bram_3_n_137,ram_block_reg_2_bram_3_n_138,ram_block_reg_2_bram_3_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_4_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_4_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_4_n_28,ram_block_reg_2_bram_4_n_29,ram_block_reg_2_bram_4_n_30,ram_block_reg_2_bram_4_n_31,ram_block_reg_2_bram_4_n_32,ram_block_reg_2_bram_4_n_33,ram_block_reg_2_bram_4_n_34,ram_block_reg_2_bram_4_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_4_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_4_n_60,ram_block_reg_2_bram_4_n_61,ram_block_reg_2_bram_4_n_62,ram_block_reg_2_bram_4_n_63,ram_block_reg_2_bram_4_n_64,ram_block_reg_2_bram_4_n_65,ram_block_reg_2_bram_4_n_66,ram_block_reg_2_bram_4_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_4_n_132,ram_block_reg_2_bram_4_n_133,ram_block_reg_2_bram_4_n_134,ram_block_reg_2_bram_4_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_4_n_136,ram_block_reg_2_bram_4_n_137,ram_block_reg_2_bram_4_n_138,ram_block_reg_2_bram_4_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_3_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_3_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_4_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_4_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_4_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_4_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_4_i_1_n_0,ram_block_reg_2_bram_4_i_1_n_0,ram_block_reg_2_bram_4_i_1_n_0,ram_block_reg_2_bram_4_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_4_0,ram_block_reg_2_bram_4_0,ram_block_reg_2_bram_4_0,ram_block_reg_2_bram_4_0}));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_2_bram_4_i_1
       (.I0(Q[3]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_2_bram_4_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "12288" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_5
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_4_n_28,ram_block_reg_2_bram_4_n_29,ram_block_reg_2_bram_4_n_30,ram_block_reg_2_bram_4_n_31,ram_block_reg_2_bram_4_n_32,ram_block_reg_2_bram_4_n_33,ram_block_reg_2_bram_4_n_34,ram_block_reg_2_bram_4_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_4_n_60,ram_block_reg_2_bram_4_n_61,ram_block_reg_2_bram_4_n_62,ram_block_reg_2_bram_4_n_63,ram_block_reg_2_bram_4_n_64,ram_block_reg_2_bram_4_n_65,ram_block_reg_2_bram_4_n_66,ram_block_reg_2_bram_4_n_67}),
        .CASDINPA({ram_block_reg_2_bram_4_n_132,ram_block_reg_2_bram_4_n_133,ram_block_reg_2_bram_4_n_134,ram_block_reg_2_bram_4_n_135}),
        .CASDINPB({ram_block_reg_2_bram_4_n_136,ram_block_reg_2_bram_4_n_137,ram_block_reg_2_bram_4_n_138,ram_block_reg_2_bram_4_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_5_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_5_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_5_n_28,ram_block_reg_2_bram_5_n_29,ram_block_reg_2_bram_5_n_30,ram_block_reg_2_bram_5_n_31,ram_block_reg_2_bram_5_n_32,ram_block_reg_2_bram_5_n_33,ram_block_reg_2_bram_5_n_34,ram_block_reg_2_bram_5_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_5_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_5_n_60,ram_block_reg_2_bram_5_n_61,ram_block_reg_2_bram_5_n_62,ram_block_reg_2_bram_5_n_63,ram_block_reg_2_bram_5_n_64,ram_block_reg_2_bram_5_n_65,ram_block_reg_2_bram_5_n_66,ram_block_reg_2_bram_5_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_5_n_132,ram_block_reg_2_bram_5_n_133,ram_block_reg_2_bram_5_n_134,ram_block_reg_2_bram_5_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_5_n_136,ram_block_reg_2_bram_5_n_137,ram_block_reg_2_bram_5_n_138,ram_block_reg_2_bram_5_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_4_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_4_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_5_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_5_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_5_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_5_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_5_i_1_n_0,ram_block_reg_2_bram_5_i_1_n_0,ram_block_reg_2_bram_5_i_1_n_0,ram_block_reg_2_bram_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_5_0,ram_block_reg_2_bram_5_0,ram_block_reg_2_bram_5_0,ram_block_reg_2_bram_5_0}));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_2_bram_5_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_2_bram_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "16384" *) 
  (* bram_addr_end = "20479" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "16384" *) 
  (* ram_addr_end = "20479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_6
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_5_n_28,ram_block_reg_2_bram_5_n_29,ram_block_reg_2_bram_5_n_30,ram_block_reg_2_bram_5_n_31,ram_block_reg_2_bram_5_n_32,ram_block_reg_2_bram_5_n_33,ram_block_reg_2_bram_5_n_34,ram_block_reg_2_bram_5_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_5_n_60,ram_block_reg_2_bram_5_n_61,ram_block_reg_2_bram_5_n_62,ram_block_reg_2_bram_5_n_63,ram_block_reg_2_bram_5_n_64,ram_block_reg_2_bram_5_n_65,ram_block_reg_2_bram_5_n_66,ram_block_reg_2_bram_5_n_67}),
        .CASDINPA({ram_block_reg_2_bram_5_n_132,ram_block_reg_2_bram_5_n_133,ram_block_reg_2_bram_5_n_134,ram_block_reg_2_bram_5_n_135}),
        .CASDINPB({ram_block_reg_2_bram_5_n_136,ram_block_reg_2_bram_5_n_137,ram_block_reg_2_bram_5_n_138,ram_block_reg_2_bram_5_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_6_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_6_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_6_n_28,ram_block_reg_2_bram_6_n_29,ram_block_reg_2_bram_6_n_30,ram_block_reg_2_bram_6_n_31,ram_block_reg_2_bram_6_n_32,ram_block_reg_2_bram_6_n_33,ram_block_reg_2_bram_6_n_34,ram_block_reg_2_bram_6_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_6_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_6_n_60,ram_block_reg_2_bram_6_n_61,ram_block_reg_2_bram_6_n_62,ram_block_reg_2_bram_6_n_63,ram_block_reg_2_bram_6_n_64,ram_block_reg_2_bram_6_n_65,ram_block_reg_2_bram_6_n_66,ram_block_reg_2_bram_6_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_6_n_132,ram_block_reg_2_bram_6_n_133,ram_block_reg_2_bram_6_n_134,ram_block_reg_2_bram_6_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_6_n_136,ram_block_reg_2_bram_6_n_137,ram_block_reg_2_bram_6_n_138,ram_block_reg_2_bram_6_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_5_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_5_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_6_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_6_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_6_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_6_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_6_i_1_n_0,ram_block_reg_2_bram_6_i_1_n_0,ram_block_reg_2_bram_6_i_1_n_0,ram_block_reg_2_bram_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_6_0,ram_block_reg_2_bram_6_0,ram_block_reg_2_bram_6_0,ram_block_reg_2_bram_6_0}));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_2_bram_6_i_1
       (.I0(Q[3]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[19]),
        .O(ram_block_reg_2_bram_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "20480" *) 
  (* bram_addr_end = "24575" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "20480" *) 
  (* ram_addr_end = "24575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_7
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_6_n_28,ram_block_reg_2_bram_6_n_29,ram_block_reg_2_bram_6_n_30,ram_block_reg_2_bram_6_n_31,ram_block_reg_2_bram_6_n_32,ram_block_reg_2_bram_6_n_33,ram_block_reg_2_bram_6_n_34,ram_block_reg_2_bram_6_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_6_n_60,ram_block_reg_2_bram_6_n_61,ram_block_reg_2_bram_6_n_62,ram_block_reg_2_bram_6_n_63,ram_block_reg_2_bram_6_n_64,ram_block_reg_2_bram_6_n_65,ram_block_reg_2_bram_6_n_66,ram_block_reg_2_bram_6_n_67}),
        .CASDINPA({ram_block_reg_2_bram_6_n_132,ram_block_reg_2_bram_6_n_133,ram_block_reg_2_bram_6_n_134,ram_block_reg_2_bram_6_n_135}),
        .CASDINPB({ram_block_reg_2_bram_6_n_136,ram_block_reg_2_bram_6_n_137,ram_block_reg_2_bram_6_n_138,ram_block_reg_2_bram_6_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_7_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_7_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_7_n_28,ram_block_reg_2_bram_7_n_29,ram_block_reg_2_bram_7_n_30,ram_block_reg_2_bram_7_n_31,ram_block_reg_2_bram_7_n_32,ram_block_reg_2_bram_7_n_33,ram_block_reg_2_bram_7_n_34,ram_block_reg_2_bram_7_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_7_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_7_n_60,ram_block_reg_2_bram_7_n_61,ram_block_reg_2_bram_7_n_62,ram_block_reg_2_bram_7_n_63,ram_block_reg_2_bram_7_n_64,ram_block_reg_2_bram_7_n_65,ram_block_reg_2_bram_7_n_66,ram_block_reg_2_bram_7_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_7_n_132,ram_block_reg_2_bram_7_n_133,ram_block_reg_2_bram_7_n_134,ram_block_reg_2_bram_7_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_7_n_136,ram_block_reg_2_bram_7_n_137,ram_block_reg_2_bram_7_n_138,ram_block_reg_2_bram_7_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_6_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_6_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_7_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_7_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_7_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_7_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_7_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_7_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_7_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_7_i_1_n_0,ram_block_reg_2_bram_7_i_1_n_0,ram_block_reg_2_bram_7_i_1_n_0,ram_block_reg_2_bram_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_7_0,ram_block_reg_2_bram_7_0,ram_block_reg_2_bram_7_0,ram_block_reg_2_bram_7_0}));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_2_bram_7_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_2_bram_7_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "24576" *) 
  (* bram_addr_end = "28671" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "24576" *) 
  (* ram_addr_end = "28671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_8
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_7_n_28,ram_block_reg_2_bram_7_n_29,ram_block_reg_2_bram_7_n_30,ram_block_reg_2_bram_7_n_31,ram_block_reg_2_bram_7_n_32,ram_block_reg_2_bram_7_n_33,ram_block_reg_2_bram_7_n_34,ram_block_reg_2_bram_7_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_7_n_60,ram_block_reg_2_bram_7_n_61,ram_block_reg_2_bram_7_n_62,ram_block_reg_2_bram_7_n_63,ram_block_reg_2_bram_7_n_64,ram_block_reg_2_bram_7_n_65,ram_block_reg_2_bram_7_n_66,ram_block_reg_2_bram_7_n_67}),
        .CASDINPA({ram_block_reg_2_bram_7_n_132,ram_block_reg_2_bram_7_n_133,ram_block_reg_2_bram_7_n_134,ram_block_reg_2_bram_7_n_135}),
        .CASDINPB({ram_block_reg_2_bram_7_n_136,ram_block_reg_2_bram_7_n_137,ram_block_reg_2_bram_7_n_138,ram_block_reg_2_bram_7_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_8_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_8_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_8_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_8_n_28,ram_block_reg_2_bram_8_n_29,ram_block_reg_2_bram_8_n_30,ram_block_reg_2_bram_8_n_31,ram_block_reg_2_bram_8_n_32,ram_block_reg_2_bram_8_n_33,ram_block_reg_2_bram_8_n_34,ram_block_reg_2_bram_8_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_8_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_8_n_60,ram_block_reg_2_bram_8_n_61,ram_block_reg_2_bram_8_n_62,ram_block_reg_2_bram_8_n_63,ram_block_reg_2_bram_8_n_64,ram_block_reg_2_bram_8_n_65,ram_block_reg_2_bram_8_n_66,ram_block_reg_2_bram_8_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_8_n_132,ram_block_reg_2_bram_8_n_133,ram_block_reg_2_bram_8_n_134,ram_block_reg_2_bram_8_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_8_n_136,ram_block_reg_2_bram_8_n_137,ram_block_reg_2_bram_8_n_138,ram_block_reg_2_bram_8_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_7_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_7_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_8_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_8_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_8_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_8_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_8_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_8_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_8_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_8_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_8_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_8_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_8_i_1_n_0,ram_block_reg_2_bram_8_i_1_n_0,ram_block_reg_2_bram_8_i_1_n_0,ram_block_reg_2_bram_8_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_8_1,ram_block_reg_2_bram_8_1,ram_block_reg_2_bram_8_1,ram_block_reg_2_bram_8_1}));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_2_bram_8_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_2_bram_8_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "28672" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "28672" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_9
       (.ADDRARDADDR({ram_block_reg_2_bram_10_0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_8_n_28,ram_block_reg_2_bram_8_n_29,ram_block_reg_2_bram_8_n_30,ram_block_reg_2_bram_8_n_31,ram_block_reg_2_bram_8_n_32,ram_block_reg_2_bram_8_n_33,ram_block_reg_2_bram_8_n_34,ram_block_reg_2_bram_8_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_8_n_60,ram_block_reg_2_bram_8_n_61,ram_block_reg_2_bram_8_n_62,ram_block_reg_2_bram_8_n_63,ram_block_reg_2_bram_8_n_64,ram_block_reg_2_bram_8_n_65,ram_block_reg_2_bram_8_n_66,ram_block_reg_2_bram_8_n_67}),
        .CASDINPA({ram_block_reg_2_bram_8_n_132,ram_block_reg_2_bram_8_n_133,ram_block_reg_2_bram_8_n_134,ram_block_reg_2_bram_8_n_135}),
        .CASDINPB({ram_block_reg_2_bram_8_n_136,ram_block_reg_2_bram_8_n_137,ram_block_reg_2_bram_8_n_138,ram_block_reg_2_bram_8_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_9_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_9_1),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_2_bram_9_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_2_bram_9_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_2_bram_9_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_2_bram_9_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_2_bram_8_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_8_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_2_bram_9_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_2_bram_9_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_9_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_2[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_2_bram_9_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_2_bram_9_0}),
        .DOUTBDOUT({NLW_ram_block_reg_2_bram_9_DOUTBDOUT_UNCONNECTED[31:8],ram_block_reg_2_bram_9_n_124,ram_block_reg_2_bram_9_n_125,ram_block_reg_2_bram_9_n_126,ram_block_reg_2_bram_9_n_127,ram_block_reg_2_bram_9_n_128,ram_block_reg_2_bram_9_n_129,ram_block_reg_2_bram_9_n_130,ram_block_reg_2_bram_9_n_131}),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_9_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_9_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_9_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_9_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_9_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_9_i_1_n_0,ram_block_reg_2_bram_9_i_1_n_0,ram_block_reg_2_bram_9_i_1_n_0,ram_block_reg_2_bram_9_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_9_1,ram_block_reg_2_bram_9_1,ram_block_reg_2_bram_9_1,ram_block_reg_2_bram_9_1}));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_2_bram_9_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_2_bram_9_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "36863" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "36863" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_10
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_10_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_10_n_28,ram_block_reg_3_bram_10_n_29,ram_block_reg_3_bram_10_n_30,ram_block_reg_3_bram_10_n_31,ram_block_reg_3_bram_10_n_32,ram_block_reg_3_bram_10_n_33,ram_block_reg_3_bram_10_n_34,ram_block_reg_3_bram_10_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_10_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_10_n_60,ram_block_reg_3_bram_10_n_61,ram_block_reg_3_bram_10_n_62,ram_block_reg_3_bram_10_n_63,ram_block_reg_3_bram_10_n_64,ram_block_reg_3_bram_10_n_65,ram_block_reg_3_bram_10_n_66,ram_block_reg_3_bram_10_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_10_n_132,ram_block_reg_3_bram_10_n_133,ram_block_reg_3_bram_10_n_134,ram_block_reg_3_bram_10_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_10_n_136,ram_block_reg_3_bram_10_n_137,ram_block_reg_3_bram_10_n_138,ram_block_reg_3_bram_10_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_10_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_10_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_10_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_10_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_10_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_10_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_10_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_3_bram_10_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_10_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_10_2,ram_block_reg_3_bram_10_2,ram_block_reg_3_bram_10_2,ram_block_reg_3_bram_10_2}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "36864" *) 
  (* bram_addr_end = "40959" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "36864" *) 
  (* ram_addr_end = "40959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_11
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_10_n_28,ram_block_reg_3_bram_10_n_29,ram_block_reg_3_bram_10_n_30,ram_block_reg_3_bram_10_n_31,ram_block_reg_3_bram_10_n_32,ram_block_reg_3_bram_10_n_33,ram_block_reg_3_bram_10_n_34,ram_block_reg_3_bram_10_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_10_n_60,ram_block_reg_3_bram_10_n_61,ram_block_reg_3_bram_10_n_62,ram_block_reg_3_bram_10_n_63,ram_block_reg_3_bram_10_n_64,ram_block_reg_3_bram_10_n_65,ram_block_reg_3_bram_10_n_66,ram_block_reg_3_bram_10_n_67}),
        .CASDINPA({ram_block_reg_3_bram_10_n_132,ram_block_reg_3_bram_10_n_133,ram_block_reg_3_bram_10_n_134,ram_block_reg_3_bram_10_n_135}),
        .CASDINPB({ram_block_reg_3_bram_10_n_136,ram_block_reg_3_bram_10_n_137,ram_block_reg_3_bram_10_n_138,ram_block_reg_3_bram_10_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_3_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_11_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_11_n_28,ram_block_reg_3_bram_11_n_29,ram_block_reg_3_bram_11_n_30,ram_block_reg_3_bram_11_n_31,ram_block_reg_3_bram_11_n_32,ram_block_reg_3_bram_11_n_33,ram_block_reg_3_bram_11_n_34,ram_block_reg_3_bram_11_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_11_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_11_n_60,ram_block_reg_3_bram_11_n_61,ram_block_reg_3_bram_11_n_62,ram_block_reg_3_bram_11_n_63,ram_block_reg_3_bram_11_n_64,ram_block_reg_3_bram_11_n_65,ram_block_reg_3_bram_11_n_66,ram_block_reg_3_bram_11_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_11_n_132,ram_block_reg_3_bram_11_n_133,ram_block_reg_3_bram_11_n_134,ram_block_reg_3_bram_11_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_11_n_136,ram_block_reg_3_bram_11_n_137,ram_block_reg_3_bram_11_n_138,ram_block_reg_3_bram_11_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_10_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_10_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_11_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_11_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_11_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_11_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_11_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_11_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_11_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_11_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_11_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_11_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_11_0,ram_block_reg_3_bram_11_0,ram_block_reg_3_bram_11_0,ram_block_reg_3_bram_11_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "40960" *) 
  (* bram_addr_end = "45055" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "40960" *) 
  (* ram_addr_end = "45055" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_12
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_11_n_28,ram_block_reg_3_bram_11_n_29,ram_block_reg_3_bram_11_n_30,ram_block_reg_3_bram_11_n_31,ram_block_reg_3_bram_11_n_32,ram_block_reg_3_bram_11_n_33,ram_block_reg_3_bram_11_n_34,ram_block_reg_3_bram_11_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_11_n_60,ram_block_reg_3_bram_11_n_61,ram_block_reg_3_bram_11_n_62,ram_block_reg_3_bram_11_n_63,ram_block_reg_3_bram_11_n_64,ram_block_reg_3_bram_11_n_65,ram_block_reg_3_bram_11_n_66,ram_block_reg_3_bram_11_n_67}),
        .CASDINPA({ram_block_reg_3_bram_11_n_132,ram_block_reg_3_bram_11_n_133,ram_block_reg_3_bram_11_n_134,ram_block_reg_3_bram_11_n_135}),
        .CASDINPB({ram_block_reg_3_bram_11_n_136,ram_block_reg_3_bram_11_n_137,ram_block_reg_3_bram_11_n_138,ram_block_reg_3_bram_11_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_4_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_12_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_12_n_28,ram_block_reg_3_bram_12_n_29,ram_block_reg_3_bram_12_n_30,ram_block_reg_3_bram_12_n_31,ram_block_reg_3_bram_12_n_32,ram_block_reg_3_bram_12_n_33,ram_block_reg_3_bram_12_n_34,ram_block_reg_3_bram_12_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_12_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_12_n_60,ram_block_reg_3_bram_12_n_61,ram_block_reg_3_bram_12_n_62,ram_block_reg_3_bram_12_n_63,ram_block_reg_3_bram_12_n_64,ram_block_reg_3_bram_12_n_65,ram_block_reg_3_bram_12_n_66,ram_block_reg_3_bram_12_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_12_n_132,ram_block_reg_3_bram_12_n_133,ram_block_reg_3_bram_12_n_134,ram_block_reg_3_bram_12_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_12_n_136,ram_block_reg_3_bram_12_n_137,ram_block_reg_3_bram_12_n_138,ram_block_reg_3_bram_12_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_11_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_11_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_12_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_12_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_12_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_12_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_12_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_12_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_12_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_12_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_12_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_12_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_12_0,ram_block_reg_3_bram_12_0,ram_block_reg_3_bram_12_0,ram_block_reg_3_bram_12_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "45056" *) 
  (* bram_addr_end = "49151" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "45056" *) 
  (* ram_addr_end = "49151" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_13
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_12_n_28,ram_block_reg_3_bram_12_n_29,ram_block_reg_3_bram_12_n_30,ram_block_reg_3_bram_12_n_31,ram_block_reg_3_bram_12_n_32,ram_block_reg_3_bram_12_n_33,ram_block_reg_3_bram_12_n_34,ram_block_reg_3_bram_12_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_12_n_60,ram_block_reg_3_bram_12_n_61,ram_block_reg_3_bram_12_n_62,ram_block_reg_3_bram_12_n_63,ram_block_reg_3_bram_12_n_64,ram_block_reg_3_bram_12_n_65,ram_block_reg_3_bram_12_n_66,ram_block_reg_3_bram_12_n_67}),
        .CASDINPA({ram_block_reg_3_bram_12_n_132,ram_block_reg_3_bram_12_n_133,ram_block_reg_3_bram_12_n_134,ram_block_reg_3_bram_12_n_135}),
        .CASDINPB({ram_block_reg_3_bram_12_n_136,ram_block_reg_3_bram_12_n_137,ram_block_reg_3_bram_12_n_138,ram_block_reg_3_bram_12_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_5_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_13_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_13_n_28,ram_block_reg_3_bram_13_n_29,ram_block_reg_3_bram_13_n_30,ram_block_reg_3_bram_13_n_31,ram_block_reg_3_bram_13_n_32,ram_block_reg_3_bram_13_n_33,ram_block_reg_3_bram_13_n_34,ram_block_reg_3_bram_13_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_13_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_13_n_60,ram_block_reg_3_bram_13_n_61,ram_block_reg_3_bram_13_n_62,ram_block_reg_3_bram_13_n_63,ram_block_reg_3_bram_13_n_64,ram_block_reg_3_bram_13_n_65,ram_block_reg_3_bram_13_n_66,ram_block_reg_3_bram_13_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_13_n_132,ram_block_reg_3_bram_13_n_133,ram_block_reg_3_bram_13_n_134,ram_block_reg_3_bram_13_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_13_n_136,ram_block_reg_3_bram_13_n_137,ram_block_reg_3_bram_13_n_138,ram_block_reg_3_bram_13_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_12_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_12_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_13_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_13_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_13_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_13_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_13_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_13_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_13_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_13_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_13_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_13_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_13_0,ram_block_reg_3_bram_13_0,ram_block_reg_3_bram_13_0,ram_block_reg_3_bram_13_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "49152" *) 
  (* bram_addr_end = "53247" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "49152" *) 
  (* ram_addr_end = "53247" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_14
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_13_n_28,ram_block_reg_3_bram_13_n_29,ram_block_reg_3_bram_13_n_30,ram_block_reg_3_bram_13_n_31,ram_block_reg_3_bram_13_n_32,ram_block_reg_3_bram_13_n_33,ram_block_reg_3_bram_13_n_34,ram_block_reg_3_bram_13_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_13_n_60,ram_block_reg_3_bram_13_n_61,ram_block_reg_3_bram_13_n_62,ram_block_reg_3_bram_13_n_63,ram_block_reg_3_bram_13_n_64,ram_block_reg_3_bram_13_n_65,ram_block_reg_3_bram_13_n_66,ram_block_reg_3_bram_13_n_67}),
        .CASDINPA({ram_block_reg_3_bram_13_n_132,ram_block_reg_3_bram_13_n_133,ram_block_reg_3_bram_13_n_134,ram_block_reg_3_bram_13_n_135}),
        .CASDINPB({ram_block_reg_3_bram_13_n_136,ram_block_reg_3_bram_13_n_137,ram_block_reg_3_bram_13_n_138,ram_block_reg_3_bram_13_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_6_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_14_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_14_n_28,ram_block_reg_3_bram_14_n_29,ram_block_reg_3_bram_14_n_30,ram_block_reg_3_bram_14_n_31,ram_block_reg_3_bram_14_n_32,ram_block_reg_3_bram_14_n_33,ram_block_reg_3_bram_14_n_34,ram_block_reg_3_bram_14_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_14_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_14_n_60,ram_block_reg_3_bram_14_n_61,ram_block_reg_3_bram_14_n_62,ram_block_reg_3_bram_14_n_63,ram_block_reg_3_bram_14_n_64,ram_block_reg_3_bram_14_n_65,ram_block_reg_3_bram_14_n_66,ram_block_reg_3_bram_14_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_14_n_132,ram_block_reg_3_bram_14_n_133,ram_block_reg_3_bram_14_n_134,ram_block_reg_3_bram_14_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_14_n_136,ram_block_reg_3_bram_14_n_137,ram_block_reg_3_bram_14_n_138,ram_block_reg_3_bram_14_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_13_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_13_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_14_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_14_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_14_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_14_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_14_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_14_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_14_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_14_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_14_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_14_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_14_0,ram_block_reg_3_bram_14_0,ram_block_reg_3_bram_14_0,ram_block_reg_3_bram_14_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "53248" *) 
  (* bram_addr_end = "57343" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "53248" *) 
  (* ram_addr_end = "57343" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_15
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_14_n_28,ram_block_reg_3_bram_14_n_29,ram_block_reg_3_bram_14_n_30,ram_block_reg_3_bram_14_n_31,ram_block_reg_3_bram_14_n_32,ram_block_reg_3_bram_14_n_33,ram_block_reg_3_bram_14_n_34,ram_block_reg_3_bram_14_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_14_n_60,ram_block_reg_3_bram_14_n_61,ram_block_reg_3_bram_14_n_62,ram_block_reg_3_bram_14_n_63,ram_block_reg_3_bram_14_n_64,ram_block_reg_3_bram_14_n_65,ram_block_reg_3_bram_14_n_66,ram_block_reg_3_bram_14_n_67}),
        .CASDINPA({ram_block_reg_3_bram_14_n_132,ram_block_reg_3_bram_14_n_133,ram_block_reg_3_bram_14_n_134,ram_block_reg_3_bram_14_n_135}),
        .CASDINPB({ram_block_reg_3_bram_14_n_136,ram_block_reg_3_bram_14_n_137,ram_block_reg_3_bram_14_n_138,ram_block_reg_3_bram_14_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_7_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_15_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_15_n_28,ram_block_reg_3_bram_15_n_29,ram_block_reg_3_bram_15_n_30,ram_block_reg_3_bram_15_n_31,ram_block_reg_3_bram_15_n_32,ram_block_reg_3_bram_15_n_33,ram_block_reg_3_bram_15_n_34,ram_block_reg_3_bram_15_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_15_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_15_n_60,ram_block_reg_3_bram_15_n_61,ram_block_reg_3_bram_15_n_62,ram_block_reg_3_bram_15_n_63,ram_block_reg_3_bram_15_n_64,ram_block_reg_3_bram_15_n_65,ram_block_reg_3_bram_15_n_66,ram_block_reg_3_bram_15_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_15_n_132,ram_block_reg_3_bram_15_n_133,ram_block_reg_3_bram_15_n_134,ram_block_reg_3_bram_15_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_15_n_136,ram_block_reg_3_bram_15_n_137,ram_block_reg_3_bram_15_n_138,ram_block_reg_3_bram_15_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_14_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_14_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_15_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_15_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_15_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_15_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_15_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_15_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_15_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_15_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_15_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_15_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_15_0,ram_block_reg_3_bram_15_0,ram_block_reg_3_bram_15_0,ram_block_reg_3_bram_15_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "57344" *) 
  (* bram_addr_end = "61439" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "57344" *) 
  (* ram_addr_end = "61439" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_16
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_15_n_28,ram_block_reg_3_bram_15_n_29,ram_block_reg_3_bram_15_n_30,ram_block_reg_3_bram_15_n_31,ram_block_reg_3_bram_15_n_32,ram_block_reg_3_bram_15_n_33,ram_block_reg_3_bram_15_n_34,ram_block_reg_3_bram_15_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_15_n_60,ram_block_reg_3_bram_15_n_61,ram_block_reg_3_bram_15_n_62,ram_block_reg_3_bram_15_n_63,ram_block_reg_3_bram_15_n_64,ram_block_reg_3_bram_15_n_65,ram_block_reg_3_bram_15_n_66,ram_block_reg_3_bram_15_n_67}),
        .CASDINPA({ram_block_reg_3_bram_15_n_132,ram_block_reg_3_bram_15_n_133,ram_block_reg_3_bram_15_n_134,ram_block_reg_3_bram_15_n_135}),
        .CASDINPB({ram_block_reg_3_bram_15_n_136,ram_block_reg_3_bram_15_n_137,ram_block_reg_3_bram_15_n_138,ram_block_reg_3_bram_15_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_8_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_8_0),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_16_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_16_n_28,ram_block_reg_3_bram_16_n_29,ram_block_reg_3_bram_16_n_30,ram_block_reg_3_bram_16_n_31,ram_block_reg_3_bram_16_n_32,ram_block_reg_3_bram_16_n_33,ram_block_reg_3_bram_16_n_34,ram_block_reg_3_bram_16_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_16_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_16_n_60,ram_block_reg_3_bram_16_n_61,ram_block_reg_3_bram_16_n_62,ram_block_reg_3_bram_16_n_63,ram_block_reg_3_bram_16_n_64,ram_block_reg_3_bram_16_n_65,ram_block_reg_3_bram_16_n_66,ram_block_reg_3_bram_16_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_16_n_132,ram_block_reg_3_bram_16_n_133,ram_block_reg_3_bram_16_n_134,ram_block_reg_3_bram_16_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_16_n_136,ram_block_reg_3_bram_16_n_137,ram_block_reg_3_bram_16_n_138,ram_block_reg_3_bram_16_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_15_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_15_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_16_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_16_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_16_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_16_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_16_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_16_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_16_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_16_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_16_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_16_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_16_0,ram_block_reg_3_bram_16_0,ram_block_reg_3_bram_16_0,ram_block_reg_3_bram_16_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "61440" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "61440" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_17
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_16_n_28,ram_block_reg_3_bram_16_n_29,ram_block_reg_3_bram_16_n_30,ram_block_reg_3_bram_16_n_31,ram_block_reg_3_bram_16_n_32,ram_block_reg_3_bram_16_n_33,ram_block_reg_3_bram_16_n_34,ram_block_reg_3_bram_16_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_16_n_60,ram_block_reg_3_bram_16_n_61,ram_block_reg_3_bram_16_n_62,ram_block_reg_3_bram_16_n_63,ram_block_reg_3_bram_16_n_64,ram_block_reg_3_bram_16_n_65,ram_block_reg_3_bram_16_n_66,ram_block_reg_3_bram_16_n_67}),
        .CASDINPA({ram_block_reg_3_bram_16_n_132,ram_block_reg_3_bram_16_n_133,ram_block_reg_3_bram_16_n_134,ram_block_reg_3_bram_16_n_135}),
        .CASDINPB({ram_block_reg_3_bram_16_n_136,ram_block_reg_3_bram_16_n_137,ram_block_reg_3_bram_16_n_138,ram_block_reg_3_bram_16_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_9_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_9_1),
        .CASDOMUXEN_A(ram_block_reg_0_bram_9_0),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_3_bram_17_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_3_bram_17_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_3_bram_17_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_3_bram_17_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_3_bram_16_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_16_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_3_bram_17_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_3_bram_17_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_17_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_3_bram_17_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_3_bram_17_n_92,ram_block_reg_3_bram_17_n_93,ram_block_reg_3_bram_17_n_94,ram_block_reg_3_bram_17_n_95,ram_block_reg_3_bram_17_n_96,ram_block_reg_3_bram_17_n_97,ram_block_reg_3_bram_17_n_98,ram_block_reg_3_bram_17_n_99}),
        .DOUTBDOUT({NLW_ram_block_reg_3_bram_17_DOUTBDOUT_UNCONNECTED[31:8],ram_block_reg_3_bram_17_n_124,ram_block_reg_3_bram_17_n_125,ram_block_reg_3_bram_17_n_126,ram_block_reg_3_bram_17_n_127,ram_block_reg_3_bram_17_n_128,ram_block_reg_3_bram_17_n_129,ram_block_reg_3_bram_17_n_130,ram_block_reg_3_bram_17_n_131}),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_17_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_17_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_17_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b0),
        .ENBWREN(ram_block_reg_0_bram_17_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_17_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_17_0,ram_block_reg_3_bram_17_0,ram_block_reg_3_bram_17_0,ram_block_reg_3_bram_17_0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_2
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_2_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_2_n_28,ram_block_reg_3_bram_2_n_29,ram_block_reg_3_bram_2_n_30,ram_block_reg_3_bram_2_n_31,ram_block_reg_3_bram_2_n_32,ram_block_reg_3_bram_2_n_33,ram_block_reg_3_bram_2_n_34,ram_block_reg_3_bram_2_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_2_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_2_n_60,ram_block_reg_3_bram_2_n_61,ram_block_reg_3_bram_2_n_62,ram_block_reg_3_bram_2_n_63,ram_block_reg_3_bram_2_n_64,ram_block_reg_3_bram_2_n_65,ram_block_reg_3_bram_2_n_66,ram_block_reg_3_bram_2_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_2_n_132,ram_block_reg_3_bram_2_n_133,ram_block_reg_3_bram_2_n_134,ram_block_reg_3_bram_2_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_2_n_136,ram_block_reg_3_bram_2_n_137,ram_block_reg_3_bram_2_n_138,ram_block_reg_3_bram_2_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_2_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_2_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_2_i_1_n_0),
        .ENBWREN(ram_block_reg_3_bram_2_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_2_i_17_n_0,ram_block_reg_3_bram_2_i_17_n_0,ram_block_reg_3_bram_2_i_17_n_0,ram_block_reg_3_bram_2_i_17_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_3,ram_block_reg_3_bram_2_3,ram_block_reg_3_bram_2_3,ram_block_reg_3_bram_2_3}));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_1
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_2_1[31]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_10
       (.I0(ram_block_reg_3_bram_2_4),
        .I1(ram_block_reg_3_bram_2_2[30]),
        .O(p_2_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_11
       (.I0(ram_block_reg_3_bram_2_4),
        .I1(ram_block_reg_3_bram_2_2[29]),
        .O(p_2_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_12
       (.I0(ram_block_reg_3_bram_2_4),
        .I1(ram_block_reg_3_bram_2_2[28]),
        .O(p_2_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_13
       (.I0(ram_block_reg_3_bram_2_4),
        .I1(ram_block_reg_3_bram_2_2[27]),
        .O(p_2_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_14
       (.I0(ram_block_reg_3_bram_2_4),
        .I1(ram_block_reg_3_bram_2_2[26]),
        .O(p_2_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_15
       (.I0(ram_block_reg_3_bram_2_4),
        .I1(ram_block_reg_3_bram_2_2[25]),
        .O(p_2_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_16
       (.I0(ram_block_reg_3_bram_2_4),
        .I1(ram_block_reg_3_bram_2_2[24]),
        .O(p_2_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_3_bram_2_i_17
       (.I0(Q[4]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_3_bram_2_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_2
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_2_1[30]),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_3
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_2_1[29]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_4
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_2_1[28]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_5
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_2_1[27]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_6
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_2_1[26]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_7
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_2_1[25]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_8
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_2_1[24]),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_2_i_9
       (.I0(ram_block_reg_3_bram_2_4),
        .I1(ram_block_reg_3_bram_2_2[31]),
        .O(p_2_in[31]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_3
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_n_28,ram_block_reg_3_bram_2_n_29,ram_block_reg_3_bram_2_n_30,ram_block_reg_3_bram_2_n_31,ram_block_reg_3_bram_2_n_32,ram_block_reg_3_bram_2_n_33,ram_block_reg_3_bram_2_n_34,ram_block_reg_3_bram_2_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_n_60,ram_block_reg_3_bram_2_n_61,ram_block_reg_3_bram_2_n_62,ram_block_reg_3_bram_2_n_63,ram_block_reg_3_bram_2_n_64,ram_block_reg_3_bram_2_n_65,ram_block_reg_3_bram_2_n_66,ram_block_reg_3_bram_2_n_67}),
        .CASDINPA({ram_block_reg_3_bram_2_n_132,ram_block_reg_3_bram_2_n_133,ram_block_reg_3_bram_2_n_134,ram_block_reg_3_bram_2_n_135}),
        .CASDINPB({ram_block_reg_3_bram_2_n_136,ram_block_reg_3_bram_2_n_137,ram_block_reg_3_bram_2_n_138,ram_block_reg_3_bram_2_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_3_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_3_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_3_n_28,ram_block_reg_3_bram_3_n_29,ram_block_reg_3_bram_3_n_30,ram_block_reg_3_bram_3_n_31,ram_block_reg_3_bram_3_n_32,ram_block_reg_3_bram_3_n_33,ram_block_reg_3_bram_3_n_34,ram_block_reg_3_bram_3_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_3_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_3_n_60,ram_block_reg_3_bram_3_n_61,ram_block_reg_3_bram_3_n_62,ram_block_reg_3_bram_3_n_63,ram_block_reg_3_bram_3_n_64,ram_block_reg_3_bram_3_n_65,ram_block_reg_3_bram_3_n_66,ram_block_reg_3_bram_3_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_3_n_132,ram_block_reg_3_bram_3_n_133,ram_block_reg_3_bram_3_n_134,ram_block_reg_3_bram_3_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_3_n_136,ram_block_reg_3_bram_3_n_137,ram_block_reg_3_bram_3_n_138,ram_block_reg_3_bram_3_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_2_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_2_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_3_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_3_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_3_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_3_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_3_i_1_n_0,ram_block_reg_3_bram_3_i_1_n_0,ram_block_reg_3_bram_3_i_1_n_0,ram_block_reg_3_bram_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_3_1,ram_block_reg_3_bram_3_1,ram_block_reg_3_bram_3_1,ram_block_reg_3_bram_3_1}));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_3_bram_3_i_1
       (.I0(Q[4]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .O(ram_block_reg_3_bram_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_4
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_3_n_28,ram_block_reg_3_bram_3_n_29,ram_block_reg_3_bram_3_n_30,ram_block_reg_3_bram_3_n_31,ram_block_reg_3_bram_3_n_32,ram_block_reg_3_bram_3_n_33,ram_block_reg_3_bram_3_n_34,ram_block_reg_3_bram_3_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_3_n_60,ram_block_reg_3_bram_3_n_61,ram_block_reg_3_bram_3_n_62,ram_block_reg_3_bram_3_n_63,ram_block_reg_3_bram_3_n_64,ram_block_reg_3_bram_3_n_65,ram_block_reg_3_bram_3_n_66,ram_block_reg_3_bram_3_n_67}),
        .CASDINPA({ram_block_reg_3_bram_3_n_132,ram_block_reg_3_bram_3_n_133,ram_block_reg_3_bram_3_n_134,ram_block_reg_3_bram_3_n_135}),
        .CASDINPB({ram_block_reg_3_bram_3_n_136,ram_block_reg_3_bram_3_n_137,ram_block_reg_3_bram_3_n_138,ram_block_reg_3_bram_3_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_4_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_4_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_4_n_28,ram_block_reg_3_bram_4_n_29,ram_block_reg_3_bram_4_n_30,ram_block_reg_3_bram_4_n_31,ram_block_reg_3_bram_4_n_32,ram_block_reg_3_bram_4_n_33,ram_block_reg_3_bram_4_n_34,ram_block_reg_3_bram_4_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_4_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_4_n_60,ram_block_reg_3_bram_4_n_61,ram_block_reg_3_bram_4_n_62,ram_block_reg_3_bram_4_n_63,ram_block_reg_3_bram_4_n_64,ram_block_reg_3_bram_4_n_65,ram_block_reg_3_bram_4_n_66,ram_block_reg_3_bram_4_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_4_n_132,ram_block_reg_3_bram_4_n_133,ram_block_reg_3_bram_4_n_134,ram_block_reg_3_bram_4_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_4_n_136,ram_block_reg_3_bram_4_n_137,ram_block_reg_3_bram_4_n_138,ram_block_reg_3_bram_4_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_3_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_3_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_4_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_4_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_4_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_4_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_4_i_1_n_0,ram_block_reg_3_bram_4_i_1_n_0,ram_block_reg_3_bram_4_i_1_n_0,ram_block_reg_3_bram_4_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_4_1,ram_block_reg_3_bram_4_1,ram_block_reg_3_bram_4_1,ram_block_reg_3_bram_4_1}));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_3_bram_4_i_1
       (.I0(Q[4]),
        .I1(Q[19]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(ram_block_reg_3_bram_4_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "12288" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_5
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_4_n_28,ram_block_reg_3_bram_4_n_29,ram_block_reg_3_bram_4_n_30,ram_block_reg_3_bram_4_n_31,ram_block_reg_3_bram_4_n_32,ram_block_reg_3_bram_4_n_33,ram_block_reg_3_bram_4_n_34,ram_block_reg_3_bram_4_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_4_n_60,ram_block_reg_3_bram_4_n_61,ram_block_reg_3_bram_4_n_62,ram_block_reg_3_bram_4_n_63,ram_block_reg_3_bram_4_n_64,ram_block_reg_3_bram_4_n_65,ram_block_reg_3_bram_4_n_66,ram_block_reg_3_bram_4_n_67}),
        .CASDINPA({ram_block_reg_3_bram_4_n_132,ram_block_reg_3_bram_4_n_133,ram_block_reg_3_bram_4_n_134,ram_block_reg_3_bram_4_n_135}),
        .CASDINPB({ram_block_reg_3_bram_4_n_136,ram_block_reg_3_bram_4_n_137,ram_block_reg_3_bram_4_n_138,ram_block_reg_3_bram_4_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_5_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_5_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_5_n_28,ram_block_reg_3_bram_5_n_29,ram_block_reg_3_bram_5_n_30,ram_block_reg_3_bram_5_n_31,ram_block_reg_3_bram_5_n_32,ram_block_reg_3_bram_5_n_33,ram_block_reg_3_bram_5_n_34,ram_block_reg_3_bram_5_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_5_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_5_n_60,ram_block_reg_3_bram_5_n_61,ram_block_reg_3_bram_5_n_62,ram_block_reg_3_bram_5_n_63,ram_block_reg_3_bram_5_n_64,ram_block_reg_3_bram_5_n_65,ram_block_reg_3_bram_5_n_66,ram_block_reg_3_bram_5_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_5_n_132,ram_block_reg_3_bram_5_n_133,ram_block_reg_3_bram_5_n_134,ram_block_reg_3_bram_5_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_5_n_136,ram_block_reg_3_bram_5_n_137,ram_block_reg_3_bram_5_n_138,ram_block_reg_3_bram_5_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_4_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_4_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_5_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_5_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_5_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_5_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_5_i_1_n_0,ram_block_reg_3_bram_5_i_1_n_0,ram_block_reg_3_bram_5_i_1_n_0,ram_block_reg_3_bram_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_5_1,ram_block_reg_3_bram_5_1,ram_block_reg_3_bram_5_1,ram_block_reg_3_bram_5_1}));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_3_bram_5_i_1
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_3_bram_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "16384" *) 
  (* bram_addr_end = "20479" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "16384" *) 
  (* ram_addr_end = "20479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_6
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_5_n_28,ram_block_reg_3_bram_5_n_29,ram_block_reg_3_bram_5_n_30,ram_block_reg_3_bram_5_n_31,ram_block_reg_3_bram_5_n_32,ram_block_reg_3_bram_5_n_33,ram_block_reg_3_bram_5_n_34,ram_block_reg_3_bram_5_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_5_n_60,ram_block_reg_3_bram_5_n_61,ram_block_reg_3_bram_5_n_62,ram_block_reg_3_bram_5_n_63,ram_block_reg_3_bram_5_n_64,ram_block_reg_3_bram_5_n_65,ram_block_reg_3_bram_5_n_66,ram_block_reg_3_bram_5_n_67}),
        .CASDINPA({ram_block_reg_3_bram_5_n_132,ram_block_reg_3_bram_5_n_133,ram_block_reg_3_bram_5_n_134,ram_block_reg_3_bram_5_n_135}),
        .CASDINPB({ram_block_reg_3_bram_5_n_136,ram_block_reg_3_bram_5_n_137,ram_block_reg_3_bram_5_n_138,ram_block_reg_3_bram_5_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_6_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_6_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_6_n_28,ram_block_reg_3_bram_6_n_29,ram_block_reg_3_bram_6_n_30,ram_block_reg_3_bram_6_n_31,ram_block_reg_3_bram_6_n_32,ram_block_reg_3_bram_6_n_33,ram_block_reg_3_bram_6_n_34,ram_block_reg_3_bram_6_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_6_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_6_n_60,ram_block_reg_3_bram_6_n_61,ram_block_reg_3_bram_6_n_62,ram_block_reg_3_bram_6_n_63,ram_block_reg_3_bram_6_n_64,ram_block_reg_3_bram_6_n_65,ram_block_reg_3_bram_6_n_66,ram_block_reg_3_bram_6_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_6_n_132,ram_block_reg_3_bram_6_n_133,ram_block_reg_3_bram_6_n_134,ram_block_reg_3_bram_6_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_6_n_136,ram_block_reg_3_bram_6_n_137,ram_block_reg_3_bram_6_n_138,ram_block_reg_3_bram_6_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_5_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_5_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_6_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_6_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_6_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_6_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_6_i_1_n_0,ram_block_reg_3_bram_6_i_1_n_0,ram_block_reg_3_bram_6_i_1_n_0,ram_block_reg_3_bram_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_6_2,ram_block_reg_3_bram_6_2,ram_block_reg_3_bram_6_2,ram_block_reg_3_bram_6_2}));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_3_bram_6_i_1
       (.I0(Q[4]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[19]),
        .O(ram_block_reg_3_bram_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "20480" *) 
  (* bram_addr_end = "24575" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "20480" *) 
  (* ram_addr_end = "24575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_7
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_6_n_28,ram_block_reg_3_bram_6_n_29,ram_block_reg_3_bram_6_n_30,ram_block_reg_3_bram_6_n_31,ram_block_reg_3_bram_6_n_32,ram_block_reg_3_bram_6_n_33,ram_block_reg_3_bram_6_n_34,ram_block_reg_3_bram_6_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_6_n_60,ram_block_reg_3_bram_6_n_61,ram_block_reg_3_bram_6_n_62,ram_block_reg_3_bram_6_n_63,ram_block_reg_3_bram_6_n_64,ram_block_reg_3_bram_6_n_65,ram_block_reg_3_bram_6_n_66,ram_block_reg_3_bram_6_n_67}),
        .CASDINPA({ram_block_reg_3_bram_6_n_132,ram_block_reg_3_bram_6_n_133,ram_block_reg_3_bram_6_n_134,ram_block_reg_3_bram_6_n_135}),
        .CASDINPB({ram_block_reg_3_bram_6_n_136,ram_block_reg_3_bram_6_n_137,ram_block_reg_3_bram_6_n_138,ram_block_reg_3_bram_6_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_7_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_7_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_7_n_28,ram_block_reg_3_bram_7_n_29,ram_block_reg_3_bram_7_n_30,ram_block_reg_3_bram_7_n_31,ram_block_reg_3_bram_7_n_32,ram_block_reg_3_bram_7_n_33,ram_block_reg_3_bram_7_n_34,ram_block_reg_3_bram_7_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_7_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_7_n_60,ram_block_reg_3_bram_7_n_61,ram_block_reg_3_bram_7_n_62,ram_block_reg_3_bram_7_n_63,ram_block_reg_3_bram_7_n_64,ram_block_reg_3_bram_7_n_65,ram_block_reg_3_bram_7_n_66,ram_block_reg_3_bram_7_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_7_n_132,ram_block_reg_3_bram_7_n_133,ram_block_reg_3_bram_7_n_134,ram_block_reg_3_bram_7_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_7_n_136,ram_block_reg_3_bram_7_n_137,ram_block_reg_3_bram_7_n_138,ram_block_reg_3_bram_7_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_6_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_6_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_7_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_7_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_7_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_7_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_7_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_7_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_7_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_7_i_1_n_0,ram_block_reg_3_bram_7_i_1_n_0,ram_block_reg_3_bram_7_i_1_n_0,ram_block_reg_3_bram_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_7_1,ram_block_reg_3_bram_7_1,ram_block_reg_3_bram_7_1,ram_block_reg_3_bram_7_1}));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_3_bram_7_i_1
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_3_bram_7_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "24576" *) 
  (* bram_addr_end = "28671" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "24576" *) 
  (* ram_addr_end = "28671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_8
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_7_n_28,ram_block_reg_3_bram_7_n_29,ram_block_reg_3_bram_7_n_30,ram_block_reg_3_bram_7_n_31,ram_block_reg_3_bram_7_n_32,ram_block_reg_3_bram_7_n_33,ram_block_reg_3_bram_7_n_34,ram_block_reg_3_bram_7_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_7_n_60,ram_block_reg_3_bram_7_n_61,ram_block_reg_3_bram_7_n_62,ram_block_reg_3_bram_7_n_63,ram_block_reg_3_bram_7_n_64,ram_block_reg_3_bram_7_n_65,ram_block_reg_3_bram_7_n_66,ram_block_reg_3_bram_7_n_67}),
        .CASDINPA({ram_block_reg_3_bram_7_n_132,ram_block_reg_3_bram_7_n_133,ram_block_reg_3_bram_7_n_134,ram_block_reg_3_bram_7_n_135}),
        .CASDINPB({ram_block_reg_3_bram_7_n_136,ram_block_reg_3_bram_7_n_137,ram_block_reg_3_bram_7_n_138,ram_block_reg_3_bram_7_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_8_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_8_0),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_8_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_8_n_28,ram_block_reg_3_bram_8_n_29,ram_block_reg_3_bram_8_n_30,ram_block_reg_3_bram_8_n_31,ram_block_reg_3_bram_8_n_32,ram_block_reg_3_bram_8_n_33,ram_block_reg_3_bram_8_n_34,ram_block_reg_3_bram_8_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_8_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_8_n_60,ram_block_reg_3_bram_8_n_61,ram_block_reg_3_bram_8_n_62,ram_block_reg_3_bram_8_n_63,ram_block_reg_3_bram_8_n_64,ram_block_reg_3_bram_8_n_65,ram_block_reg_3_bram_8_n_66,ram_block_reg_3_bram_8_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_8_n_132,ram_block_reg_3_bram_8_n_133,ram_block_reg_3_bram_8_n_134,ram_block_reg_3_bram_8_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_8_n_136,ram_block_reg_3_bram_8_n_137,ram_block_reg_3_bram_8_n_138,ram_block_reg_3_bram_8_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_7_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_7_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_8_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_8_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_8_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_8_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_8_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_8_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_8_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_8_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_8_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_8_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_8_i_1_n_0,ram_block_reg_3_bram_8_i_1_n_0,ram_block_reg_3_bram_8_i_1_n_0,ram_block_reg_3_bram_8_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_8_1,ram_block_reg_3_bram_8_1,ram_block_reg_3_bram_8_1,ram_block_reg_3_bram_8_1}));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_3_bram_8_i_1
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_3_bram_8_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (16) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "28672" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "28672" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_9
       (.ADDRARDADDR({ram_block_reg_3_bram_10_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_0_mux_sel_reg_1_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_8_n_28,ram_block_reg_3_bram_8_n_29,ram_block_reg_3_bram_8_n_30,ram_block_reg_3_bram_8_n_31,ram_block_reg_3_bram_8_n_32,ram_block_reg_3_bram_8_n_33,ram_block_reg_3_bram_8_n_34,ram_block_reg_3_bram_8_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_8_n_60,ram_block_reg_3_bram_8_n_61,ram_block_reg_3_bram_8_n_62,ram_block_reg_3_bram_8_n_63,ram_block_reg_3_bram_8_n_64,ram_block_reg_3_bram_8_n_65,ram_block_reg_3_bram_8_n_66,ram_block_reg_3_bram_8_n_67}),
        .CASDINPA({ram_block_reg_3_bram_8_n_132,ram_block_reg_3_bram_8_n_133,ram_block_reg_3_bram_8_n_134,ram_block_reg_3_bram_8_n_135}),
        .CASDINPB({ram_block_reg_3_bram_8_n_136,ram_block_reg_3_bram_8_n_137,ram_block_reg_3_bram_8_n_138,ram_block_reg_3_bram_8_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_9_i_1_n_0),
        .CASDOMUXB(ram_block_reg_3_bram_9_1),
        .CASDOMUXEN_A(ram_block_reg_3_bram_6_1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_3_bram_9_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_3_bram_9_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_3_bram_9_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_3_bram_9_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_3_bram_8_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_8_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_3_bram_9_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_3_bram_9_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_9_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2_in}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_3_bram_9_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_3_bram_9_0}),
        .DOUTBDOUT({NLW_ram_block_reg_3_bram_9_DOUTBDOUT_UNCONNECTED[31:8],ram_block_reg_3_bram_9_n_124,ram_block_reg_3_bram_9_n_125,ram_block_reg_3_bram_9_n_126,ram_block_reg_3_bram_9_n_127,ram_block_reg_3_bram_9_n_128,ram_block_reg_3_bram_9_n_129,ram_block_reg_3_bram_9_n_130,ram_block_reg_3_bram_9_n_131}),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_9_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_9_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_9_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_9_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_9_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_9_i_1_n_0,ram_block_reg_3_bram_9_i_1_n_0,ram_block_reg_3_bram_9_i_1_n_0,ram_block_reg_3_bram_9_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_9_3,ram_block_reg_3_bram_9_3,ram_block_reg_3_bram_9_3,ram_block_reg_3_bram_9_3}));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_3_bram_9_i_1
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_3_bram_9_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_tdp_rf_rf
   (D,
    Q,
    clk,
    \doa_reg[15]_0 ,
    \doa_reg[1]_0 ,
    \doa_reg[1]_1 );
  output [15:0]D;
  input [0:0]Q;
  input clk;
  input [15:0]\doa_reg[15]_0 ;
  input [3:0]\doa_reg[1]_0 ;
  input [3:0]\doa_reg[1]_1 ;

  wire [15:0]D;
  wire [0:0]Q;
  wire clk;
  wire [15:0]doa;
  wire [15:0]doa0;
  wire [15:0]\doa_reg[15]_0 ;
  wire [3:0]\doa_reg[1]_0 ;
  wire [3:0]\doa_reg[1]_1 ;
  wire [1:0]NLW_RAM_reg_0_15_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_14_15_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_14_15_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_14_15_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_14_15_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_14_15_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_14_15_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_14_15_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "inst/pm_wrapper/inst_pm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 RAM_reg_0_15_0_13
       (.ADDRA({1'b0,\doa_reg[1]_0 }),
        .ADDRB({1'b0,\doa_reg[1]_0 }),
        .ADDRC({1'b0,\doa_reg[1]_0 }),
        .ADDRD({1'b0,\doa_reg[1]_0 }),
        .ADDRE({1'b0,\doa_reg[1]_0 }),
        .ADDRF({1'b0,\doa_reg[1]_0 }),
        .ADDRG({1'b0,\doa_reg[1]_0 }),
        .ADDRH({1'b0,\doa_reg[1]_1 }),
        .DIA(\doa_reg[15]_0 [1:0]),
        .DIB(\doa_reg[15]_0 [3:2]),
        .DIC(\doa_reg[15]_0 [5:4]),
        .DID(\doa_reg[15]_0 [7:6]),
        .DIE(\doa_reg[15]_0 [9:8]),
        .DIF(\doa_reg[15]_0 [11:10]),
        .DIG(\doa_reg[15]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(doa0[1:0]),
        .DOB(doa0[3:2]),
        .DOC(doa0[5:4]),
        .DOD(doa0[7:6]),
        .DOE(doa0[9:8]),
        .DOF(doa0[11:10]),
        .DOG(doa0[13:12]),
        .DOH(NLW_RAM_reg_0_15_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "inst/pm_wrapper/inst_pm/RAM" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "9" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAM32M16 RAM_reg_0_15_14_15
       (.ADDRA({1'b0,\doa_reg[1]_0 }),
        .ADDRB({1'b0,\doa_reg[1]_0 }),
        .ADDRC({1'b0,\doa_reg[1]_0 }),
        .ADDRD({1'b0,\doa_reg[1]_0 }),
        .ADDRE({1'b0,\doa_reg[1]_0 }),
        .ADDRF({1'b0,\doa_reg[1]_0 }),
        .ADDRG({1'b0,\doa_reg[1]_0 }),
        .ADDRH({1'b0,\doa_reg[1]_1 }),
        .DIA(\doa_reg[15]_0 [15:14]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(doa0[15:14]),
        .DOB(NLW_RAM_reg_0_15_14_15_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RAM_reg_0_15_14_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_14_15_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_RAM_reg_0_15_14_15_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_RAM_reg_0_15_14_15_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_15_14_15_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_15_14_15_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(1'b1));
  FDRE \doa_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[0]),
        .Q(doa[0]),
        .R(1'b0));
  FDRE \doa_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[10]),
        .Q(doa[10]),
        .R(1'b0));
  FDRE \doa_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[11]),
        .Q(doa[11]),
        .R(1'b0));
  FDRE \doa_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[12]),
        .Q(doa[12]),
        .R(1'b0));
  FDRE \doa_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[13]),
        .Q(doa[13]),
        .R(1'b0));
  FDRE \doa_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[14]),
        .Q(doa[14]),
        .R(1'b0));
  FDRE \doa_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[15]),
        .Q(doa[15]),
        .R(1'b0));
  FDRE \doa_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[1]),
        .Q(doa[1]),
        .R(1'b0));
  FDRE \doa_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[2]),
        .Q(doa[2]),
        .R(1'b0));
  FDRE \doa_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[3]),
        .Q(doa[3]),
        .R(1'b0));
  FDRE \doa_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[4]),
        .Q(doa[4]),
        .R(1'b0));
  FDRE \doa_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[5]),
        .Q(doa[5]),
        .R(1'b0));
  FDRE \doa_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[6]),
        .Q(doa[6]),
        .R(1'b0));
  FDRE \doa_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[7]),
        .Q(doa[7]),
        .R(1'b0));
  FDRE \doa_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[8]),
        .Q(doa[8]),
        .R(1'b0));
  FDRE \doa_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(doa0[9]),
        .Q(doa[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[0]_i_1 
       (.I0(Q),
        .I1(doa[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[10]_i_1 
       (.I0(Q),
        .I1(doa[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[11]_i_1 
       (.I0(Q),
        .I1(doa[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[12]_i_1 
       (.I0(Q),
        .I1(doa[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[13]_i_1 
       (.I0(Q),
        .I1(doa[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[14]_i_1 
       (.I0(Q),
        .I1(doa[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[15]_i_1 
       (.I0(Q),
        .I1(doa[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[1]_i_1 
       (.I0(Q),
        .I1(doa[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[2]_i_1 
       (.I0(Q),
        .I1(doa[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[3]_i_1 
       (.I0(Q),
        .I1(doa[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[4]_i_1 
       (.I0(Q),
        .I1(doa[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[5]_i_1 
       (.I0(Q),
        .I1(doa[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[6]_i_1 
       (.I0(Q),
        .I1(doa[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[7]_i_1 
       (.I0(Q),
        .I1(doa[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[8]_i_1 
       (.I0(Q),
        .I1(doa[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \signal_i_PM_pixel[9]_i_1 
       (.I0(Q),
        .I1(doa[9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_router_new
   (aux2_reg,
    aux1_reg,
    aux2_reg_0,
    aux1_reg_0,
    wsignal_in_pe_out_router_data,
    FSM_sequential_mode_reg,
    FSM_sequential_mode_reg_0,
    i_PM_req_reg,
    PM_input_CTRL_ack,
    PE_input_CTRL_ack,
    PM_input_CTRL_req,
    PE_input_CTRL_req,
    CONTADOR_reg,
    OUT_W,
    aux23_out,
    oc_PM_ack_reg,
    oc_PM_ack_reg_0,
    wsignal_in_pm_out_router_data,
    OUT_N,
    OUT_S,
    OUT_E,
    D,
    IN_N_ACK,
    IN_S_ACK,
    IN_E_ACK,
    IN_W_ACK,
    aux1_reg_1,
    clk,
    aux1_reg_2,
    SR,
    FSM_sequential_mode_reg_1,
    FSM_sequential_mode_reg_2,
    i_PM_req_reg_0,
    oc_PM_ack_reg_1,
    i_PE_req_reg,
    oc_PE_ack_reg,
    reset_riscv,
    signal_out_pm_in_router_data,
    Q,
    signal_out_pm_in_router_ack,
    \i_PE_x_orig_reg[0] ,
    OUT_W_ACK,
    OUT_N_ACK,
    OUT_E_ACK,
    OUT_S_ACK,
    IN_N,
    IN_S,
    IN_E,
    aux2_reg_1,
    aux2_reg_2,
    PM_reg);
  output aux2_reg;
  output aux1_reg;
  output aux2_reg_0;
  output aux1_reg_0;
  output [62:0]wsignal_in_pe_out_router_data;
  output FSM_sequential_mode_reg;
  output FSM_sequential_mode_reg_0;
  output i_PM_req_reg;
  output PM_input_CTRL_ack;
  output PE_input_CTRL_ack;
  output PM_input_CTRL_req;
  output PE_input_CTRL_req;
  output CONTADOR_reg;
  output [0:0]OUT_W;
  output aux23_out;
  output oc_PM_ack_reg;
  output oc_PM_ack_reg_0;
  output [44:0]wsignal_in_pm_out_router_data;
  output [62:0]OUT_N;
  output [62:0]OUT_S;
  output [62:0]OUT_E;
  output [0:0]D;
  output IN_N_ACK;
  output IN_S_ACK;
  output IN_E_ACK;
  output IN_W_ACK;
  input aux1_reg_1;
  input clk;
  input aux1_reg_2;
  input [0:0]SR;
  input FSM_sequential_mode_reg_1;
  input FSM_sequential_mode_reg_2;
  input i_PM_req_reg_0;
  input oc_PM_ack_reg_1;
  input i_PE_req_reg;
  input oc_PE_ack_reg;
  input reset_riscv;
  input [62:0]signal_out_pm_in_router_data;
  input [62:0]Q;
  input signal_out_pm_in_router_ack;
  input \i_PE_x_orig_reg[0] ;
  input OUT_W_ACK;
  input OUT_N_ACK;
  input OUT_E_ACK;
  input OUT_S_ACK;
  input [62:0]IN_N;
  input [62:0]IN_S;
  input [62:0]IN_E;
  input aux2_reg_1;
  input aux2_reg_2;
  input PM_reg;

  wire CONTADOR_reg;
  wire Control_flux_n_190;
  wire Control_flux_n_191;
  wire Control_flux_n_192;
  wire Control_flux_n_193;
  wire Control_flux_n_194;
  wire Control_flux_n_195;
  wire Control_flux_n_206;
  wire Control_flux_n_207;
  wire Control_flux_n_208;
  wire [0:0]D;
  wire E_WRAPPER_n_1;
  wire E_WRAPPER_n_11;
  wire E_WRAPPER_n_3;
  wire E_WRAPPER_n_4;
  wire E_WRAPPER_n_5;
  wire E_WRAPPER_n_6;
  wire E_WRAPPER_n_7;
  wire FSM_sequential_mode_reg;
  wire FSM_sequential_mode_reg_0;
  wire FSM_sequential_mode_reg_1;
  wire FSM_sequential_mode_reg_2;
  wire [62:0]IN_E;
  wire IN_E_ACK;
  wire [62:0]IN_N;
  wire IN_N_ACK;
  wire [62:0]IN_S;
  wire IN_S_ACK;
  wire IN_W_ACK;
  wire N_WRAPPER_n_0;
  wire N_WRAPPER_n_1;
  wire N_WRAPPER_n_10;
  wire N_WRAPPER_n_11;
  wire N_WRAPPER_n_12;
  wire N_WRAPPER_n_13;
  wire N_WRAPPER_n_14;
  wire N_WRAPPER_n_15;
  wire N_WRAPPER_n_16;
  wire N_WRAPPER_n_17;
  wire N_WRAPPER_n_18;
  wire N_WRAPPER_n_19;
  wire N_WRAPPER_n_2;
  wire N_WRAPPER_n_20;
  wire N_WRAPPER_n_21;
  wire N_WRAPPER_n_22;
  wire N_WRAPPER_n_23;
  wire N_WRAPPER_n_24;
  wire N_WRAPPER_n_25;
  wire N_WRAPPER_n_26;
  wire N_WRAPPER_n_27;
  wire N_WRAPPER_n_28;
  wire N_WRAPPER_n_29;
  wire N_WRAPPER_n_3;
  wire N_WRAPPER_n_30;
  wire N_WRAPPER_n_31;
  wire N_WRAPPER_n_32;
  wire N_WRAPPER_n_33;
  wire N_WRAPPER_n_34;
  wire N_WRAPPER_n_35;
  wire N_WRAPPER_n_36;
  wire N_WRAPPER_n_37;
  wire N_WRAPPER_n_38;
  wire N_WRAPPER_n_39;
  wire N_WRAPPER_n_4;
  wire N_WRAPPER_n_40;
  wire N_WRAPPER_n_41;
  wire N_WRAPPER_n_42;
  wire N_WRAPPER_n_43;
  wire N_WRAPPER_n_44;
  wire N_WRAPPER_n_45;
  wire N_WRAPPER_n_46;
  wire N_WRAPPER_n_47;
  wire N_WRAPPER_n_48;
  wire N_WRAPPER_n_49;
  wire N_WRAPPER_n_5;
  wire N_WRAPPER_n_50;
  wire N_WRAPPER_n_51;
  wire N_WRAPPER_n_52;
  wire N_WRAPPER_n_53;
  wire N_WRAPPER_n_54;
  wire N_WRAPPER_n_55;
  wire N_WRAPPER_n_56;
  wire N_WRAPPER_n_57;
  wire N_WRAPPER_n_58;
  wire N_WRAPPER_n_59;
  wire N_WRAPPER_n_6;
  wire N_WRAPPER_n_60;
  wire N_WRAPPER_n_61;
  wire N_WRAPPER_n_62;
  wire N_WRAPPER_n_63;
  wire N_WRAPPER_n_64;
  wire N_WRAPPER_n_7;
  wire N_WRAPPER_n_8;
  wire N_WRAPPER_n_9;
  wire [62:0]OUT_E;
  wire OUT_E_ACK;
  wire [62:0]OUT_N;
  wire OUT_N_ACK;
  wire [62:0]OUT_S;
  wire OUT_S_ACK;
  wire [0:0]OUT_W;
  wire OUT_W_ACK;
  wire PE_WRAPPER_n_0;
  wire PE_WRAPPER_n_1;
  wire PE_WRAPPER_n_10;
  wire PE_WRAPPER_n_11;
  wire PE_WRAPPER_n_12;
  wire PE_WRAPPER_n_13;
  wire PE_WRAPPER_n_14;
  wire PE_WRAPPER_n_15;
  wire PE_WRAPPER_n_16;
  wire PE_WRAPPER_n_17;
  wire PE_WRAPPER_n_18;
  wire PE_WRAPPER_n_19;
  wire PE_WRAPPER_n_2;
  wire PE_WRAPPER_n_20;
  wire PE_WRAPPER_n_21;
  wire PE_WRAPPER_n_22;
  wire PE_WRAPPER_n_23;
  wire PE_WRAPPER_n_24;
  wire PE_WRAPPER_n_25;
  wire PE_WRAPPER_n_26;
  wire PE_WRAPPER_n_27;
  wire PE_WRAPPER_n_28;
  wire PE_WRAPPER_n_29;
  wire PE_WRAPPER_n_3;
  wire PE_WRAPPER_n_30;
  wire PE_WRAPPER_n_31;
  wire PE_WRAPPER_n_32;
  wire PE_WRAPPER_n_33;
  wire PE_WRAPPER_n_34;
  wire PE_WRAPPER_n_35;
  wire PE_WRAPPER_n_36;
  wire PE_WRAPPER_n_37;
  wire PE_WRAPPER_n_38;
  wire PE_WRAPPER_n_39;
  wire PE_WRAPPER_n_4;
  wire PE_WRAPPER_n_40;
  wire PE_WRAPPER_n_41;
  wire PE_WRAPPER_n_42;
  wire PE_WRAPPER_n_43;
  wire PE_WRAPPER_n_44;
  wire PE_WRAPPER_n_45;
  wire PE_WRAPPER_n_46;
  wire PE_WRAPPER_n_47;
  wire PE_WRAPPER_n_48;
  wire PE_WRAPPER_n_49;
  wire PE_WRAPPER_n_5;
  wire PE_WRAPPER_n_50;
  wire PE_WRAPPER_n_51;
  wire PE_WRAPPER_n_52;
  wire PE_WRAPPER_n_53;
  wire PE_WRAPPER_n_54;
  wire PE_WRAPPER_n_55;
  wire PE_WRAPPER_n_56;
  wire PE_WRAPPER_n_57;
  wire PE_WRAPPER_n_58;
  wire PE_WRAPPER_n_59;
  wire PE_WRAPPER_n_6;
  wire PE_WRAPPER_n_60;
  wire PE_WRAPPER_n_61;
  wire PE_WRAPPER_n_62;
  wire PE_WRAPPER_n_63;
  wire PE_WRAPPER_n_64;
  wire PE_WRAPPER_n_7;
  wire PE_WRAPPER_n_8;
  wire PE_WRAPPER_n_9;
  wire PE_input_CTRL_ack;
  wire PE_input_CTRL_fb;
  wire [7:0]PE_input_CTRL_frame;
  wire [15:0]PE_input_CTRL_pixel;
  wire PE_input_CTRL_req;
  wire [4:0]PE_input_CTRL_step;
  wire [7:0]PE_input_CTRL_x_dest;
  wire [7:0]PE_input_CTRL_x_orig;
  wire [7:0]PE_input_CTRL_y_dest;
  wire [7:0]PE_input_CTRL_y_orig;
  wire PM_WRAPPER_n_1;
  wire PM_WRAPPER_n_10;
  wire PM_WRAPPER_n_11;
  wire PM_WRAPPER_n_4;
  wire PM_WRAPPER_n_7;
  wire PM_WRAPPER_n_8;
  wire PM_WRAPPER_n_9;
  wire PM_input_CTRL_ack;
  wire [7:0]PM_input_CTRL_frame;
  wire PM_input_CTRL_req;
  wire [4:0]PM_input_CTRL_step;
  wire [7:0]PM_input_CTRL_x_dest;
  wire [7:0]PM_input_CTRL_x_orig;
  wire [7:0]PM_input_CTRL_y_dest;
  wire [7:0]PM_input_CTRL_y_orig;
  wire PM_reg;
  wire [62:0]Q;
  wire [0:0]SR;
  wire S_WRAPPER_n_1;
  wire S_WRAPPER_n_4;
  wire S_WRAPPER_n_6;
  wire S_WRAPPER_n_7;
  wire S_WRAPPER_n_8;
  wire S_WRAPPER_n_9;
  wire W_WRAPPER_n_0;
  wire W_WRAPPER_n_1;
  wire W_WRAPPER_n_10;
  wire W_WRAPPER_n_11;
  wire W_WRAPPER_n_12;
  wire W_WRAPPER_n_13;
  wire W_WRAPPER_n_14;
  wire W_WRAPPER_n_15;
  wire W_WRAPPER_n_16;
  wire W_WRAPPER_n_17;
  wire W_WRAPPER_n_18;
  wire W_WRAPPER_n_19;
  wire W_WRAPPER_n_2;
  wire W_WRAPPER_n_20;
  wire W_WRAPPER_n_21;
  wire W_WRAPPER_n_22;
  wire W_WRAPPER_n_23;
  wire W_WRAPPER_n_24;
  wire W_WRAPPER_n_25;
  wire W_WRAPPER_n_26;
  wire W_WRAPPER_n_27;
  wire W_WRAPPER_n_28;
  wire W_WRAPPER_n_29;
  wire W_WRAPPER_n_3;
  wire W_WRAPPER_n_30;
  wire W_WRAPPER_n_31;
  wire W_WRAPPER_n_32;
  wire W_WRAPPER_n_33;
  wire W_WRAPPER_n_34;
  wire W_WRAPPER_n_35;
  wire W_WRAPPER_n_36;
  wire W_WRAPPER_n_37;
  wire W_WRAPPER_n_38;
  wire W_WRAPPER_n_39;
  wire W_WRAPPER_n_4;
  wire W_WRAPPER_n_40;
  wire W_WRAPPER_n_41;
  wire W_WRAPPER_n_42;
  wire W_WRAPPER_n_43;
  wire W_WRAPPER_n_44;
  wire W_WRAPPER_n_45;
  wire W_WRAPPER_n_46;
  wire W_WRAPPER_n_47;
  wire W_WRAPPER_n_48;
  wire W_WRAPPER_n_49;
  wire W_WRAPPER_n_5;
  wire W_WRAPPER_n_50;
  wire W_WRAPPER_n_51;
  wire W_WRAPPER_n_52;
  wire W_WRAPPER_n_53;
  wire W_WRAPPER_n_54;
  wire W_WRAPPER_n_55;
  wire W_WRAPPER_n_56;
  wire W_WRAPPER_n_57;
  wire W_WRAPPER_n_58;
  wire W_WRAPPER_n_59;
  wire W_WRAPPER_n_6;
  wire W_WRAPPER_n_60;
  wire W_WRAPPER_n_61;
  wire W_WRAPPER_n_62;
  wire W_WRAPPER_n_63;
  wire W_WRAPPER_n_64;
  wire W_WRAPPER_n_65;
  wire W_WRAPPER_n_66;
  wire W_WRAPPER_n_67;
  wire W_WRAPPER_n_69;
  wire W_WRAPPER_n_7;
  wire W_WRAPPER_n_71;
  wire W_WRAPPER_n_72;
  wire W_WRAPPER_n_73;
  wire W_WRAPPER_n_74;
  wire W_WRAPPER_n_75;
  wire W_WRAPPER_n_76;
  wire W_WRAPPER_n_77;
  wire W_WRAPPER_n_78;
  wire W_WRAPPER_n_79;
  wire W_WRAPPER_n_8;
  wire W_WRAPPER_n_80;
  wire W_WRAPPER_n_81;
  wire W_WRAPPER_n_82;
  wire W_WRAPPER_n_9;
  wire [2:2]\arb[0]_channel ;
  wire aux1_reg;
  wire aux1_reg_0;
  wire aux1_reg_1;
  wire aux1_reg_2;
  wire aux23_out;
  wire aux2_reg;
  wire aux2_reg_0;
  wire aux2_reg_1;
  wire aux2_reg_2;
  wire \buffer_direction[1]_in_ack ;
  wire \buffer_direction[2]_in_ack ;
  wire \buffer_direction[3]_in_ack ;
  wire \buffer_direction[4]_in_ack ;
  wire \buffer_direction[5]_in_ack ;
  wire clk;
  wire i_PE_req_reg;
  wire \i_PE_x_orig_reg[0] ;
  wire i_PM_req_reg;
  wire i_PM_req_reg_0;
  wire oc_PE_ack_reg;
  wire oc_PM_ack_reg;
  wire oc_PM_ack_reg_0;
  wire oc_PM_ack_reg_1;
  wire out_pe_controller_inst_n_67;
  wire p_23_in;
  wire reset_riscv;
  wire signal_out_pm_in_router_ack;
  wire [62:0]signal_out_pm_in_router_data;
  wire w_E_in_fb;
  wire [7:0]w_E_in_frame;
  wire [15:0]w_E_in_pixel;
  wire [4:0]w_E_in_step;
  wire [7:0]w_E_in_x_dest;
  wire [7:0]w_E_in_x_orig;
  wire [7:0]w_E_in_y_dest;
  wire [7:0]w_E_in_y_orig;
  wire w_E_stall_in_DEC;
  wire w_E_stall_out_DEC;
  wire w_E_stall_out_EB;
  wire [5:1]w_N_in_direction;
  wire w_N_stall_in_DEC;
  wire [5:1]w_PE_in_direction;
  wire w_PE_stall_in_DEC;
  wire w_PM_in_fb;
  wire [7:0]w_PM_in_frame;
  wire [15:0]w_PM_in_pixel;
  wire [4:0]w_PM_in_step;
  wire [7:0]w_PM_in_x_dest;
  wire [7:0]w_PM_in_x_orig;
  wire [7:0]w_PM_in_y_dest;
  wire [7:0]w_PM_in_y_orig;
  wire w_PM_stall_in_DEC;
  wire w_PM_stall_out_DEC;
  wire w_PM_stall_out_EB;
  wire w_S_in_fb;
  wire [7:0]w_S_in_frame;
  wire [15:0]w_S_in_pixel;
  wire [4:0]w_S_in_step;
  wire [7:0]w_S_in_x_dest;
  wire [7:0]w_S_in_x_orig;
  wire [7:0]w_S_in_y_dest;
  wire [7:0]w_S_in_y_orig;
  wire w_S_stall_in_DEC;
  wire w_S_stall_out_DEC;
  wire w_S_stall_out_EB;
  wire w_W_stall_in_DEC;
  wire [62:0]wsignal_in_pe_out_router_data;
  wire [44:0]wsignal_in_pm_out_router_data;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cf Control_flux
       (.CONTADOR_reg_0(CONTADOR_reg),
        .CONTADOR_reg_1(W_WRAPPER_n_67),
        .CONTADOR_reg_2(W_WRAPPER_n_72),
        .D({W_WRAPPER_n_43,W_WRAPPER_n_44,W_WRAPPER_n_45,W_WRAPPER_n_46,W_WRAPPER_n_47,W_WRAPPER_n_48,W_WRAPPER_n_49,W_WRAPPER_n_50}),
        .E(W_WRAPPER_n_0),
        .E_SET_ultimo_reg_0(Control_flux_n_194),
        .E_SET_ultimo_reg_1(W_WRAPPER_n_78),
        .FSM_sequential_contador_two_reg_0(Control_flux_n_206),
        .FSM_sequential_contador_two_reg_1(Control_flux_n_207),
        .FSM_sequential_contador_two_reg_2(Control_flux_n_208),
        .N_SET_ultimo_reg_0(Control_flux_n_192),
        .N_SET_ultimo_reg_1(W_WRAPPER_n_76),
        .OUT_E(OUT_E),
        .OUT_E_ACK(OUT_E_ACK),
        .OUT_N(OUT_N),
        .OUT_N_ACK(OUT_N_ACK),
        .OUT_S(OUT_S),
        .OUT_S_ACK(OUT_S_ACK),
        .OUT_W(OUT_W),
        .OUT_W_ACK(OUT_W_ACK),
        .PE_SET_ultimo_reg_0(Control_flux_n_191),
        .PE_SET_ultimo_reg_1(W_WRAPPER_n_75),
        .PE_input_CTRL_fb(PE_input_CTRL_fb),
        .PE_reg_0(PE_input_CTRL_ack),
        .PM_SET_ultimo_reg_0(Control_flux_n_190),
        .PM_SET_ultimo_reg_1(W_WRAPPER_n_74),
        .PM_reg_0(PM_reg),
        .PM_reg_1(PM_input_CTRL_ack),
        .PM_stall_in_EB_reg_0(out_pe_controller_inst_n_67),
        .Q(PM_input_CTRL_x_dest),
        .SR(SR),
        .S_SET_ultimo_reg_0(Control_flux_n_193),
        .S_SET_ultimo_reg_1(W_WRAPPER_n_77),
        .W_SET_ultimo_reg_0(Control_flux_n_195),
        .W_SET_ultimo_reg_1(W_WRAPPER_n_79),
        .clk(clk),
        .\i_E_frame_reg[7]_0 ({W_WRAPPER_n_22,W_WRAPPER_n_23,W_WRAPPER_n_24,W_WRAPPER_n_25,W_WRAPPER_n_26,W_WRAPPER_n_27,W_WRAPPER_n_28,W_WRAPPER_n_29}),
        .\i_E_pixel_reg[15]_0 ({W_WRAPPER_n_51,W_WRAPPER_n_52,W_WRAPPER_n_53,W_WRAPPER_n_54,W_WRAPPER_n_55,W_WRAPPER_n_56,W_WRAPPER_n_57,W_WRAPPER_n_58,W_WRAPPER_n_59,W_WRAPPER_n_60,W_WRAPPER_n_61,W_WRAPPER_n_62,W_WRAPPER_n_63,W_WRAPPER_n_64,W_WRAPPER_n_65,W_WRAPPER_n_66}),
        .i_E_req_reg_0(W_WRAPPER_n_82),
        .\i_E_step_reg[4]_0 ({W_WRAPPER_n_30,W_WRAPPER_n_31,W_WRAPPER_n_32,W_WRAPPER_n_33,W_WRAPPER_n_34}),
        .\i_E_x_orig_reg[0]_0 (W_WRAPPER_n_69),
        .\i_E_x_orig_reg[7]_0 ({W_WRAPPER_n_14,W_WRAPPER_n_15,W_WRAPPER_n_16,W_WRAPPER_n_17,W_WRAPPER_n_18,W_WRAPPER_n_19,W_WRAPPER_n_20,W_WRAPPER_n_21}),
        .\i_E_y_dest_reg[7]_0 ({W_WRAPPER_n_35,W_WRAPPER_n_36,W_WRAPPER_n_37,W_WRAPPER_n_38,W_WRAPPER_n_39,W_WRAPPER_n_40,W_WRAPPER_n_41,W_WRAPPER_n_42}),
        .\i_E_y_orig_reg[7]_0 ({W_WRAPPER_n_6,W_WRAPPER_n_7,W_WRAPPER_n_8,W_WRAPPER_n_9,W_WRAPPER_n_10,W_WRAPPER_n_11,W_WRAPPER_n_12,W_WRAPPER_n_13}),
        .i_N_req_reg_0(W_WRAPPER_n_81),
        .\i_N_x_orig_reg[0]_0 (W_WRAPPER_n_1),
        .i_PE_fb_reg_0(W_WRAPPER_n_5),
        .\i_PE_frame_reg[7]_0 (PE_input_CTRL_frame),
        .\i_PE_pixel_reg[15]_0 (PE_input_CTRL_pixel),
        .i_PE_req_reg_0(PE_input_CTRL_req),
        .i_PE_req_reg_1(W_WRAPPER_n_80),
        .\i_PE_step_reg[4]_0 (PE_input_CTRL_step),
        .\i_PE_x_dest_reg[7]_0 (PE_input_CTRL_x_dest),
        .\i_PE_x_orig_reg[7]_0 (PE_input_CTRL_x_orig),
        .\i_PE_y_dest_reg[7]_0 (PE_input_CTRL_y_dest),
        .\i_PE_y_orig_reg[7]_0 (PE_input_CTRL_y_orig),
        .\i_PM_frame_reg[7]_0 (PM_input_CTRL_frame),
        .i_PM_req_reg_0(PM_input_CTRL_req),
        .i_PM_req_reg_1(W_WRAPPER_n_73),
        .i_PM_req_reg_2(W_WRAPPER_n_3),
        .\i_PM_step_reg[4]_0 (PM_input_CTRL_step),
        .\i_PM_x_orig_reg[0]_0 (W_WRAPPER_n_4),
        .\i_PM_x_orig_reg[7]_0 (PM_input_CTRL_x_orig),
        .\i_PM_y_dest_reg[7]_0 (PM_input_CTRL_y_dest),
        .\i_PM_y_orig_reg[7]_0 (PM_input_CTRL_y_orig),
        .i_S_req_reg_0(W_WRAPPER_n_71),
        .\i_S_x_orig_reg[0]_0 (W_WRAPPER_n_2),
        .reset_riscv(reset_riscv),
        .w_E_stall_in_DEC(w_E_stall_in_DEC),
        .w_N_stall_in_DEC(w_N_stall_in_DEC),
        .w_PE_stall_in_DEC(w_PE_stall_in_DEC),
        .w_PM_stall_in_DEC(w_PM_stall_in_DEC),
        .w_S_stall_in_DEC(w_S_stall_in_DEC),
        .w_W_stall_in_DEC(w_W_stall_in_DEC));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_E_wrapper_EB_DEC E_WRAPPER
       (.\E_data_out_frame_reg[7] (w_E_in_frame),
        .\E_data_out_pixel_reg[15] (w_E_in_pixel),
        .\E_data_out_step_reg[4] (w_E_in_step),
        .\E_data_out_x_dest_reg[7] (w_E_in_x_dest),
        .\E_data_out_x_orig_reg[7] (w_E_in_x_orig),
        .\E_data_out_y_dest_reg[7] (w_E_in_y_dest),
        .\E_out_direction_reg[1] (E_WRAPPER_n_1),
        .\E_out_direction_reg[2] (E_WRAPPER_n_3),
        .\E_out_direction_reg[3] (E_WRAPPER_n_7),
        .\E_out_direction_reg[4] (E_WRAPPER_n_4),
        .\E_out_direction_reg[5] (E_WRAPPER_n_5),
        .E_stall_out_DEC_reg(E_WRAPPER_n_6),
        .E_stall_out_DEC_reg_0(E_WRAPPER_n_11),
        .IN_E(IN_E),
        .IN_E_ACK(IN_E_ACK),
        .PM_SET_ultimo_i_5(PM_WRAPPER_n_1),
        .PM_SET_ultimo_i_5_0(PE_WRAPPER_n_0),
        .Q(w_E_in_y_orig),
        .SR(SR),
        .\buffer_direction[3]_in_ack (\buffer_direction[3]_in_ack ),
        .\buffer_direction[4]_in_ack (\buffer_direction[4]_in_ack ),
        .\buffer_direction[5]_in_ack (\buffer_direction[5]_in_ack ),
        .clk(clk),
        .p_23_in(p_23_in),
        .reset_riscv(reset_riscv),
        .w_E_in_fb(w_E_in_fb),
        .w_E_stall_in_DEC(w_E_stall_in_DEC),
        .w_E_stall_out_DEC(w_E_stall_out_DEC),
        .w_E_stall_out_EB(w_E_stall_out_EB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_N_wrapper_EB_DEC N_WRAPPER
       (.IN_N(IN_N),
        .IN_N_ACK(IN_N_ACK),
        .N_data_out_fb_reg(N_WRAPPER_n_0),
        .\N_data_out_frame_reg[0] (N_WRAPPER_n_18),
        .\N_data_out_frame_reg[1] (N_WRAPPER_n_19),
        .\N_data_out_frame_reg[2] (N_WRAPPER_n_20),
        .\N_data_out_frame_reg[3] (N_WRAPPER_n_21),
        .\N_data_out_frame_reg[4] (N_WRAPPER_n_22),
        .\N_data_out_frame_reg[5] (N_WRAPPER_n_23),
        .\N_data_out_frame_reg[6] (N_WRAPPER_n_24),
        .\N_data_out_frame_reg[7] (N_WRAPPER_n_25),
        .\N_data_out_pixel_reg[0] (N_WRAPPER_n_47),
        .\N_data_out_pixel_reg[10] (N_WRAPPER_n_57),
        .\N_data_out_pixel_reg[11] (N_WRAPPER_n_58),
        .\N_data_out_pixel_reg[12] (N_WRAPPER_n_59),
        .\N_data_out_pixel_reg[13] (N_WRAPPER_n_60),
        .\N_data_out_pixel_reg[14] (N_WRAPPER_n_61),
        .\N_data_out_pixel_reg[15] (N_WRAPPER_n_62),
        .\N_data_out_pixel_reg[1] (N_WRAPPER_n_48),
        .\N_data_out_pixel_reg[2] (N_WRAPPER_n_49),
        .\N_data_out_pixel_reg[3] (N_WRAPPER_n_50),
        .\N_data_out_pixel_reg[4] (N_WRAPPER_n_51),
        .\N_data_out_pixel_reg[5] (N_WRAPPER_n_52),
        .\N_data_out_pixel_reg[6] (N_WRAPPER_n_53),
        .\N_data_out_pixel_reg[7] (N_WRAPPER_n_54),
        .\N_data_out_pixel_reg[8] (N_WRAPPER_n_55),
        .\N_data_out_pixel_reg[9] (N_WRAPPER_n_56),
        .\N_data_out_step_reg[0] (N_WRAPPER_n_26),
        .\N_data_out_step_reg[1] (N_WRAPPER_n_27),
        .\N_data_out_step_reg[2] (N_WRAPPER_n_28),
        .\N_data_out_step_reg[3] (N_WRAPPER_n_29),
        .\N_data_out_step_reg[4] (N_WRAPPER_n_30),
        .\N_data_out_x_dest_reg[0] (N_WRAPPER_n_39),
        .\N_data_out_x_dest_reg[1] (N_WRAPPER_n_40),
        .\N_data_out_x_dest_reg[2] (N_WRAPPER_n_41),
        .\N_data_out_x_dest_reg[3] (N_WRAPPER_n_42),
        .\N_data_out_x_dest_reg[4] (N_WRAPPER_n_43),
        .\N_data_out_x_dest_reg[5] (N_WRAPPER_n_44),
        .\N_data_out_x_dest_reg[6] (N_WRAPPER_n_45),
        .\N_data_out_x_dest_reg[7] (N_WRAPPER_n_46),
        .\N_data_out_x_orig_reg[0] (N_WRAPPER_n_10),
        .\N_data_out_x_orig_reg[1] (N_WRAPPER_n_11),
        .\N_data_out_x_orig_reg[2] (N_WRAPPER_n_12),
        .\N_data_out_x_orig_reg[3] (N_WRAPPER_n_13),
        .\N_data_out_x_orig_reg[4] (N_WRAPPER_n_14),
        .\N_data_out_x_orig_reg[5] (N_WRAPPER_n_15),
        .\N_data_out_x_orig_reg[6] (N_WRAPPER_n_16),
        .\N_data_out_x_orig_reg[7] (N_WRAPPER_n_17),
        .\N_data_out_y_dest_reg[0] (N_WRAPPER_n_31),
        .\N_data_out_y_dest_reg[1] (N_WRAPPER_n_32),
        .\N_data_out_y_dest_reg[2] (N_WRAPPER_n_33),
        .\N_data_out_y_dest_reg[3] (N_WRAPPER_n_34),
        .\N_data_out_y_dest_reg[4] (N_WRAPPER_n_35),
        .\N_data_out_y_dest_reg[5] (N_WRAPPER_n_36),
        .\N_data_out_y_dest_reg[6] (N_WRAPPER_n_37),
        .\N_data_out_y_dest_reg[7] (N_WRAPPER_n_38),
        .\N_data_out_y_orig_reg[0] (N_WRAPPER_n_2),
        .\N_data_out_y_orig_reg[1] (N_WRAPPER_n_3),
        .\N_data_out_y_orig_reg[2] (N_WRAPPER_n_4),
        .\N_data_out_y_orig_reg[3] (N_WRAPPER_n_5),
        .\N_data_out_y_orig_reg[4] (N_WRAPPER_n_6),
        .\N_data_out_y_orig_reg[5] (N_WRAPPER_n_7),
        .\N_data_out_y_orig_reg[6] (N_WRAPPER_n_8),
        .\N_data_out_y_orig_reg[7] (N_WRAPPER_n_9),
        .N_stall_out_DEC_reg(N_WRAPPER_n_1),
        .N_stall_out_DEC_reg_0(N_WRAPPER_n_64),
        .N_stall_out_EB_reg(N_WRAPPER_n_63),
        .P_PM_data_out_frame(w_PM_in_frame),
        .P_PM_data_out_pixel(w_PM_in_pixel),
        .P_PM_data_out_step(w_PM_in_step),
        .P_PM_data_out_x_dest(w_PM_in_x_dest),
        .P_PM_data_out_x_orig(w_PM_in_x_orig),
        .P_PM_data_out_y_dest(w_PM_in_y_dest),
        .P_PM_data_out_y_orig(w_PM_in_y_orig),
        .Q(w_N_in_direction),
        .SR(SR),
        .\buffer_direction[1]_in_ack (\buffer_direction[1]_in_ack ),
        .\buffer_direction[2]_in_ack (\buffer_direction[2]_in_ack ),
        .\buffer_direction[3]_in_ack (\buffer_direction[3]_in_ack ),
        .\buffer_direction[4]_in_ack (\buffer_direction[4]_in_ack ),
        .\buffer_direction[5]_in_ack (\buffer_direction[5]_in_ack ),
        .clk(clk),
        .\i_N_pixel[15]_i_33 (PM_WRAPPER_n_1),
        .\i_N_pixel[15]_i_33_0 (PE_WRAPPER_n_0),
        .reset_riscv(reset_riscv),
        .w_N_stall_in_DEC(w_N_stall_in_DEC),
        .w_PM_in_fb(w_PM_in_fb),
        .w_PM_stall_out_DEC(w_PM_stall_out_DEC),
        .w_PM_stall_out_EB(w_PM_stall_out_EB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PE_wrapper_EB_DEC PE_WRAPPER
       (.D(D),
        .\PE_out_direction_reg[5] (w_PE_in_direction),
        .PE_stall_out_EB_reg(PE_WRAPPER_n_64),
        .PM_SET_ultimo_i_5(PM_WRAPPER_n_1),
        .P_S_data_out_frame(w_S_in_frame),
        .P_S_data_out_pixel(w_S_in_pixel),
        .P_S_data_out_step(w_S_in_step),
        .P_S_data_out_x_dest(w_S_in_x_dest),
        .P_S_data_out_x_orig(w_S_in_x_orig),
        .P_S_data_out_y_dest(w_S_in_y_dest),
        .P_S_data_out_y_orig(w_S_in_y_orig),
        .Q(Q),
        .SR(SR),
        .S_data_out_fb_reg(PE_WRAPPER_n_1),
        .\S_data_out_frame_reg[0] (PE_WRAPPER_n_18),
        .\S_data_out_frame_reg[1] (PE_WRAPPER_n_19),
        .\S_data_out_frame_reg[2] (PE_WRAPPER_n_20),
        .\S_data_out_frame_reg[3] (PE_WRAPPER_n_21),
        .\S_data_out_frame_reg[4] (PE_WRAPPER_n_22),
        .\S_data_out_frame_reg[5] (PE_WRAPPER_n_23),
        .\S_data_out_frame_reg[6] (PE_WRAPPER_n_24),
        .\S_data_out_frame_reg[7] (PE_WRAPPER_n_25),
        .\S_data_out_pixel_reg[0] (PE_WRAPPER_n_47),
        .\S_data_out_pixel_reg[10] (PE_WRAPPER_n_57),
        .\S_data_out_pixel_reg[11] (PE_WRAPPER_n_58),
        .\S_data_out_pixel_reg[12] (PE_WRAPPER_n_59),
        .\S_data_out_pixel_reg[13] (PE_WRAPPER_n_60),
        .\S_data_out_pixel_reg[14] (PE_WRAPPER_n_61),
        .\S_data_out_pixel_reg[15] (PE_WRAPPER_n_62),
        .\S_data_out_pixel_reg[1] (PE_WRAPPER_n_48),
        .\S_data_out_pixel_reg[2] (PE_WRAPPER_n_49),
        .\S_data_out_pixel_reg[3] (PE_WRAPPER_n_50),
        .\S_data_out_pixel_reg[4] (PE_WRAPPER_n_51),
        .\S_data_out_pixel_reg[5] (PE_WRAPPER_n_52),
        .\S_data_out_pixel_reg[6] (PE_WRAPPER_n_53),
        .\S_data_out_pixel_reg[7] (PE_WRAPPER_n_54),
        .\S_data_out_pixel_reg[8] (PE_WRAPPER_n_55),
        .\S_data_out_pixel_reg[9] (PE_WRAPPER_n_56),
        .\S_data_out_step_reg[0] (PE_WRAPPER_n_26),
        .\S_data_out_step_reg[1] (PE_WRAPPER_n_27),
        .\S_data_out_step_reg[2] (PE_WRAPPER_n_28),
        .\S_data_out_step_reg[3] (PE_WRAPPER_n_29),
        .\S_data_out_step_reg[4] (PE_WRAPPER_n_30),
        .\S_data_out_x_dest_reg[0] (PE_WRAPPER_n_39),
        .\S_data_out_x_dest_reg[1] (PE_WRAPPER_n_40),
        .\S_data_out_x_dest_reg[2] (PE_WRAPPER_n_41),
        .\S_data_out_x_dest_reg[3] (PE_WRAPPER_n_42),
        .\S_data_out_x_dest_reg[4] (PE_WRAPPER_n_43),
        .\S_data_out_x_dest_reg[5] (PE_WRAPPER_n_44),
        .\S_data_out_x_dest_reg[6] (PE_WRAPPER_n_45),
        .\S_data_out_x_dest_reg[7] (PE_WRAPPER_n_46),
        .\S_data_out_x_orig_reg[0] (PE_WRAPPER_n_10),
        .\S_data_out_x_orig_reg[1] (PE_WRAPPER_n_11),
        .\S_data_out_x_orig_reg[2] (PE_WRAPPER_n_12),
        .\S_data_out_x_orig_reg[3] (PE_WRAPPER_n_13),
        .\S_data_out_x_orig_reg[4] (PE_WRAPPER_n_14),
        .\S_data_out_x_orig_reg[5] (PE_WRAPPER_n_15),
        .\S_data_out_x_orig_reg[6] (PE_WRAPPER_n_16),
        .\S_data_out_x_orig_reg[7] (PE_WRAPPER_n_17),
        .\S_data_out_y_dest_reg[0] (PE_WRAPPER_n_31),
        .\S_data_out_y_dest_reg[1] (PE_WRAPPER_n_32),
        .\S_data_out_y_dest_reg[2] (PE_WRAPPER_n_33),
        .\S_data_out_y_dest_reg[3] (PE_WRAPPER_n_34),
        .\S_data_out_y_dest_reg[4] (PE_WRAPPER_n_35),
        .\S_data_out_y_dest_reg[5] (PE_WRAPPER_n_36),
        .\S_data_out_y_dest_reg[6] (PE_WRAPPER_n_37),
        .\S_data_out_y_dest_reg[7] (PE_WRAPPER_n_38),
        .\S_data_out_y_orig_reg[0] (PE_WRAPPER_n_2),
        .\S_data_out_y_orig_reg[1] (PE_WRAPPER_n_3),
        .\S_data_out_y_orig_reg[2] (PE_WRAPPER_n_4),
        .\S_data_out_y_orig_reg[3] (PE_WRAPPER_n_5),
        .\S_data_out_y_orig_reg[4] (PE_WRAPPER_n_6),
        .\S_data_out_y_orig_reg[5] (PE_WRAPPER_n_7),
        .\S_data_out_y_orig_reg[6] (PE_WRAPPER_n_8),
        .\S_data_out_y_orig_reg[7] (PE_WRAPPER_n_9),
        .S_stall_out_EB_reg(PE_WRAPPER_n_63),
        .\arb[0]_channel (\arb[0]_channel ),
        .\buffer_direction[1]_in_ack (\buffer_direction[1]_in_ack ),
        .\buffer_direction[2]_in_ack (\buffer_direction[2]_in_ack ),
        .\buffer_direction[3]_in_ack (\buffer_direction[3]_in_ack ),
        .\buffer_direction[4]_in_ack (\buffer_direction[4]_in_ack ),
        .\buffer_direction[5]_in_ack (\buffer_direction[5]_in_ack ),
        .clk(clk),
        .\full_reg[1] (PE_WRAPPER_n_0),
        .\i_E_frame_reg[0] (N_WRAPPER_n_18),
        .\i_E_frame_reg[1] (N_WRAPPER_n_19),
        .\i_E_frame_reg[2] (N_WRAPPER_n_20),
        .\i_E_frame_reg[3] (N_WRAPPER_n_21),
        .\i_E_frame_reg[4] (N_WRAPPER_n_22),
        .\i_E_frame_reg[5] (N_WRAPPER_n_23),
        .\i_E_frame_reg[6] (N_WRAPPER_n_24),
        .\i_E_frame_reg[7] (N_WRAPPER_n_25),
        .\i_E_pixel_reg[0] (N_WRAPPER_n_47),
        .\i_E_pixel_reg[10] (N_WRAPPER_n_57),
        .\i_E_pixel_reg[11] (N_WRAPPER_n_58),
        .\i_E_pixel_reg[12] (N_WRAPPER_n_59),
        .\i_E_pixel_reg[13] (N_WRAPPER_n_60),
        .\i_E_pixel_reg[14] (N_WRAPPER_n_61),
        .\i_E_pixel_reg[15] (E_WRAPPER_n_11),
        .\i_E_pixel_reg[15]_0 (N_WRAPPER_n_62),
        .\i_E_pixel_reg[1] (N_WRAPPER_n_48),
        .\i_E_pixel_reg[2] (N_WRAPPER_n_49),
        .\i_E_pixel_reg[3] (N_WRAPPER_n_50),
        .\i_E_pixel_reg[4] (N_WRAPPER_n_51),
        .\i_E_pixel_reg[5] (N_WRAPPER_n_52),
        .\i_E_pixel_reg[6] (N_WRAPPER_n_53),
        .\i_E_pixel_reg[7] (N_WRAPPER_n_54),
        .\i_E_pixel_reg[8] (N_WRAPPER_n_55),
        .\i_E_pixel_reg[9] (N_WRAPPER_n_56),
        .\i_E_step_reg[0] (N_WRAPPER_n_26),
        .\i_E_step_reg[1] (N_WRAPPER_n_27),
        .\i_E_step_reg[2] (N_WRAPPER_n_28),
        .\i_E_step_reg[3] (N_WRAPPER_n_29),
        .\i_E_step_reg[4] (N_WRAPPER_n_30),
        .\i_E_x_dest_reg[0] (N_WRAPPER_n_39),
        .\i_E_x_dest_reg[1] (N_WRAPPER_n_40),
        .\i_E_x_dest_reg[2] (N_WRAPPER_n_41),
        .\i_E_x_dest_reg[3] (N_WRAPPER_n_42),
        .\i_E_x_dest_reg[4] (N_WRAPPER_n_43),
        .\i_E_x_dest_reg[5] (N_WRAPPER_n_44),
        .\i_E_x_dest_reg[6] (N_WRAPPER_n_45),
        .\i_E_x_dest_reg[7] (N_WRAPPER_n_46),
        .\i_E_x_orig_reg[0] (N_WRAPPER_n_10),
        .\i_E_x_orig_reg[1] (N_WRAPPER_n_11),
        .\i_E_x_orig_reg[2] (N_WRAPPER_n_12),
        .\i_E_x_orig_reg[3] (N_WRAPPER_n_13),
        .\i_E_x_orig_reg[4] (N_WRAPPER_n_14),
        .\i_E_x_orig_reg[5] (N_WRAPPER_n_15),
        .\i_E_x_orig_reg[6] (N_WRAPPER_n_16),
        .\i_E_x_orig_reg[7] (N_WRAPPER_n_17),
        .\i_E_y_dest_reg[0] (N_WRAPPER_n_31),
        .\i_E_y_dest_reg[1] (N_WRAPPER_n_32),
        .\i_E_y_dest_reg[2] (N_WRAPPER_n_33),
        .\i_E_y_dest_reg[3] (N_WRAPPER_n_34),
        .\i_E_y_dest_reg[4] (N_WRAPPER_n_35),
        .\i_E_y_dest_reg[5] (N_WRAPPER_n_36),
        .\i_E_y_dest_reg[6] (N_WRAPPER_n_37),
        .\i_E_y_dest_reg[7] (N_WRAPPER_n_38),
        .\i_E_y_orig_reg[0] (N_WRAPPER_n_2),
        .\i_E_y_orig_reg[1] (N_WRAPPER_n_3),
        .\i_E_y_orig_reg[2] (N_WRAPPER_n_4),
        .\i_E_y_orig_reg[3] (N_WRAPPER_n_5),
        .\i_E_y_orig_reg[4] (N_WRAPPER_n_6),
        .\i_E_y_orig_reg[5] (N_WRAPPER_n_7),
        .\i_E_y_orig_reg[6] (N_WRAPPER_n_8),
        .\i_E_y_orig_reg[7] (N_WRAPPER_n_9),
        .i_PE_fb_reg(N_WRAPPER_n_0),
        .reset_riscv(reset_riscv),
        .w_PE_stall_in_DEC(w_PE_stall_in_DEC),
        .w_S_in_fb(w_S_in_fb),
        .w_S_stall_out_DEC(w_S_stall_out_DEC),
        .w_S_stall_out_EB(w_S_stall_out_EB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PM_wrapper_EB_DEC PM_WRAPPER
       (.PM_SET_ultimo_reg(N_WRAPPER_n_1),
        .\PM_data_out_frame_reg[7] (w_PM_in_frame),
        .\PM_data_out_pixel_reg[15] (w_PM_in_pixel),
        .\PM_data_out_step_reg[4] (w_PM_in_step),
        .\PM_data_out_x_dest_reg[7] (w_PM_in_x_dest),
        .\PM_data_out_x_orig_reg[7] (w_PM_in_x_orig),
        .\PM_data_out_y_dest_reg[7] (w_PM_in_y_dest),
        .\PM_data_out_y_orig_reg[7] (w_PM_in_y_orig),
        .\PM_out_direction_reg[1] (PM_WRAPPER_n_7),
        .\PM_out_direction_reg[2] (PM_WRAPPER_n_8),
        .\PM_out_direction_reg[3] (PM_WRAPPER_n_11),
        .\PM_out_direction_reg[4] (PM_WRAPPER_n_9),
        .\PM_out_direction_reg[5] (PM_WRAPPER_n_10),
        .PM_stall_out_EB_reg(PM_WRAPPER_n_4),
        .Q(w_N_in_direction),
        .SR(SR),
        .\arb[0]_channel (\arb[0]_channel ),
        .\buffer_direction[1]_in_ack (\buffer_direction[1]_in_ack ),
        .\buffer_direction[2]_in_ack (\buffer_direction[2]_in_ack ),
        .clk(clk),
        .\full_reg[1] (PM_WRAPPER_n_1),
        .\i_N_pixel[15]_i_17 (PE_WRAPPER_n_0),
        .\i_N_pixel[15]_i_4 (w_PE_in_direction),
        .oc_PM_ack_reg(oc_PM_ack_reg_0),
        .oc_PM_ack_reg_0(oc_PM_ack_reg),
        .reset_riscv(reset_riscv),
        .\signal_i_PM_pixel_reg[0] (aux2_reg_2),
        .signal_out_pm_in_router_data(signal_out_pm_in_router_data),
        .w_PM_in_fb(w_PM_in_fb),
        .w_PM_stall_in_DEC(w_PM_stall_in_DEC),
        .w_PM_stall_out_DEC(w_PM_stall_out_DEC),
        .w_PM_stall_out_EB(w_PM_stall_out_EB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_S_wrapper_EB_DEC S_WRAPPER
       (.IN_S(IN_S),
        .IN_S_ACK(IN_S_ACK),
        .Q(w_S_in_y_orig),
        .SR(SR),
        .S_SET_ultimo_reg(E_WRAPPER_n_11),
        .\S_data_out_frame_reg[7] (w_S_in_frame),
        .\S_data_out_pixel_reg[15] (w_S_in_pixel),
        .\S_data_out_step_reg[4] (w_S_in_step),
        .\S_data_out_x_dest_reg[7] (w_S_in_x_dest),
        .\S_data_out_x_orig_reg[7] (w_S_in_x_orig),
        .\S_data_out_y_dest_reg[7] (w_S_in_y_dest),
        .\S_out_direction_reg[1] (S_WRAPPER_n_4),
        .\S_out_direction_reg[2] (S_WRAPPER_n_6),
        .\S_out_direction_reg[3] (S_WRAPPER_n_9),
        .\S_out_direction_reg[4] (S_WRAPPER_n_7),
        .\S_out_direction_reg[5] (S_WRAPPER_n_8),
        .S_stall_out_DEC_reg(S_WRAPPER_n_1),
        .\buffer_direction[3]_in_ack (\buffer_direction[3]_in_ack ),
        .\buffer_direction[4]_in_ack (\buffer_direction[4]_in_ack ),
        .clk(clk),
        .\i_N_pixel[15]_i_13 (PM_WRAPPER_n_1),
        .\i_N_pixel[15]_i_13_0 (PE_WRAPPER_n_0),
        .reset_riscv(reset_riscv),
        .w_S_in_fb(w_S_in_fb),
        .w_S_stall_in_DEC(w_S_stall_in_DEC),
        .w_S_stall_out_DEC(w_S_stall_out_DEC),
        .w_S_stall_out_EB(w_S_stall_out_EB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_W_wrapper_EB_DEC W_WRAPPER
       (.CONTADOR_reg(W_WRAPPER_n_1),
        .CONTADOR_reg_0(W_WRAPPER_n_2),
        .CONTADOR_reg_1(W_WRAPPER_n_4),
        .CONTADOR_reg_2(W_WRAPPER_n_67),
        .CONTADOR_reg_3(W_WRAPPER_n_69),
        .D({W_WRAPPER_n_43,W_WRAPPER_n_44,W_WRAPPER_n_45,W_WRAPPER_n_46,W_WRAPPER_n_47,W_WRAPPER_n_48,W_WRAPPER_n_49,W_WRAPPER_n_50}),
        .E(W_WRAPPER_n_0),
        .E_SET_ultimo_reg(W_WRAPPER_n_78),
        .E_SET_ultimo_reg_0(Control_flux_n_194),
        .E_data_out_fb_reg(W_WRAPPER_n_5),
        .\E_data_out_frame_reg[7] ({W_WRAPPER_n_22,W_WRAPPER_n_23,W_WRAPPER_n_24,W_WRAPPER_n_25,W_WRAPPER_n_26,W_WRAPPER_n_27,W_WRAPPER_n_28,W_WRAPPER_n_29}),
        .\E_data_out_pixel_reg[15] ({W_WRAPPER_n_51,W_WRAPPER_n_52,W_WRAPPER_n_53,W_WRAPPER_n_54,W_WRAPPER_n_55,W_WRAPPER_n_56,W_WRAPPER_n_57,W_WRAPPER_n_58,W_WRAPPER_n_59,W_WRAPPER_n_60,W_WRAPPER_n_61,W_WRAPPER_n_62,W_WRAPPER_n_63,W_WRAPPER_n_64,W_WRAPPER_n_65,W_WRAPPER_n_66}),
        .\E_data_out_step_reg[4] ({W_WRAPPER_n_30,W_WRAPPER_n_31,W_WRAPPER_n_32,W_WRAPPER_n_33,W_WRAPPER_n_34}),
        .\E_data_out_x_orig_reg[7] ({W_WRAPPER_n_14,W_WRAPPER_n_15,W_WRAPPER_n_16,W_WRAPPER_n_17,W_WRAPPER_n_18,W_WRAPPER_n_19,W_WRAPPER_n_20,W_WRAPPER_n_21}),
        .\E_data_out_y_dest_reg[7] ({W_WRAPPER_n_35,W_WRAPPER_n_36,W_WRAPPER_n_37,W_WRAPPER_n_38,W_WRAPPER_n_39,W_WRAPPER_n_40,W_WRAPPER_n_41,W_WRAPPER_n_42}),
        .\E_data_out_y_orig_reg[7] ({W_WRAPPER_n_6,W_WRAPPER_n_7,W_WRAPPER_n_8,W_WRAPPER_n_9,W_WRAPPER_n_10,W_WRAPPER_n_11,W_WRAPPER_n_12,W_WRAPPER_n_13}),
        .IN_S(IN_S),
        .IN_W_ACK(IN_W_ACK),
        .N_SET_ultimo_reg(W_WRAPPER_n_76),
        .N_SET_ultimo_reg_0(Control_flux_n_192),
        .N_SET_ultimo_reg_1(N_WRAPPER_n_64),
        .N_stall_out_EB_reg(W_WRAPPER_n_3),
        .OUT_E(OUT_E[0]),
        .OUT_N(OUT_N[0]),
        .PE_SET_ultimo_reg(W_WRAPPER_n_75),
        .PE_SET_ultimo_reg_0(Control_flux_n_191),
        .PE_SET_ultimo_reg_1(PE_WRAPPER_n_64),
        .PM_SET_ultimo_reg(W_WRAPPER_n_74),
        .PM_SET_ultimo_reg_0(Control_flux_n_190),
        .PM_SET_ultimo_reg_1(PM_WRAPPER_n_4),
        .Q(w_E_in_y_orig),
        .SR(SR),
        .S_SET_ultimo_reg(W_WRAPPER_n_77),
        .S_SET_ultimo_reg_0(Control_flux_n_193),
        .S_SET_ultimo_reg_1(S_WRAPPER_n_1),
        .W_SET_ultimo_reg(W_WRAPPER_n_79),
        .W_SET_ultimo_reg_0(Control_flux_n_195),
        .\W_out_direction_reg[1] (W_WRAPPER_n_73),
        .\W_out_direction_reg[2] (W_WRAPPER_n_71),
        .\W_out_direction_reg[5] (W_WRAPPER_n_72),
        .W_stall_out_DEC_reg(\arb[0]_channel ),
        .\buffer_direction[1]_in_ack (\buffer_direction[1]_in_ack ),
        .\buffer_direction[2]_in_ack (\buffer_direction[2]_in_ack ),
        .\buffer_direction[3]_in_ack (\buffer_direction[3]_in_ack ),
        .\buffer_direction[4]_in_ack (\buffer_direction[4]_in_ack ),
        .\buffer_direction[5]_in_ack (\buffer_direction[5]_in_ack ),
        .clk(clk),
        .\i_E_frame_reg[0] (PE_WRAPPER_n_18),
        .\i_E_frame_reg[1] (PE_WRAPPER_n_19),
        .\i_E_frame_reg[2] (PE_WRAPPER_n_20),
        .\i_E_frame_reg[3] (PE_WRAPPER_n_21),
        .\i_E_frame_reg[4] (PE_WRAPPER_n_22),
        .\i_E_frame_reg[5] (PE_WRAPPER_n_23),
        .\i_E_frame_reg[6] (PE_WRAPPER_n_24),
        .\i_E_frame_reg[7] (w_E_in_frame),
        .\i_E_frame_reg[7]_0 (PE_WRAPPER_n_25),
        .\i_E_pixel_reg[0] (PE_WRAPPER_n_47),
        .\i_E_pixel_reg[10] (PE_WRAPPER_n_57),
        .\i_E_pixel_reg[11] (PE_WRAPPER_n_58),
        .\i_E_pixel_reg[12] (PE_WRAPPER_n_59),
        .\i_E_pixel_reg[13] (PE_WRAPPER_n_60),
        .\i_E_pixel_reg[14] (PE_WRAPPER_n_61),
        .\i_E_pixel_reg[15] (w_E_in_pixel),
        .\i_E_pixel_reg[15]_0 (PE_WRAPPER_n_62),
        .\i_E_pixel_reg[1] (PE_WRAPPER_n_48),
        .\i_E_pixel_reg[2] (PE_WRAPPER_n_49),
        .\i_E_pixel_reg[3] (PE_WRAPPER_n_50),
        .\i_E_pixel_reg[4] (PE_WRAPPER_n_51),
        .\i_E_pixel_reg[5] (PE_WRAPPER_n_52),
        .\i_E_pixel_reg[6] (PE_WRAPPER_n_53),
        .\i_E_pixel_reg[7] (PE_WRAPPER_n_54),
        .\i_E_pixel_reg[8] (PE_WRAPPER_n_55),
        .\i_E_pixel_reg[9] (PE_WRAPPER_n_56),
        .i_E_req_reg(W_WRAPPER_n_82),
        .i_E_req_reg_0(PM_reg),
        .i_E_req_reg_1(Control_flux_n_208),
        .\i_E_step_reg[0] (PE_WRAPPER_n_26),
        .\i_E_step_reg[1] (PE_WRAPPER_n_27),
        .\i_E_step_reg[2] (PE_WRAPPER_n_28),
        .\i_E_step_reg[3] (PE_WRAPPER_n_29),
        .\i_E_step_reg[4] (w_E_in_step),
        .\i_E_step_reg[4]_0 (PE_WRAPPER_n_30),
        .\i_E_x_dest_reg[0] (PE_WRAPPER_n_39),
        .\i_E_x_dest_reg[1] (PE_WRAPPER_n_40),
        .\i_E_x_dest_reg[2] (PE_WRAPPER_n_41),
        .\i_E_x_dest_reg[3] (PE_WRAPPER_n_42),
        .\i_E_x_dest_reg[4] (PE_WRAPPER_n_43),
        .\i_E_x_dest_reg[5] (PE_WRAPPER_n_44),
        .\i_E_x_dest_reg[6] (PE_WRAPPER_n_45),
        .\i_E_x_dest_reg[7] (w_E_in_x_dest),
        .\i_E_x_dest_reg[7]_0 (PE_WRAPPER_n_46),
        .\i_E_x_orig_reg[0] (PE_WRAPPER_n_10),
        .\i_E_x_orig_reg[1] (PE_WRAPPER_n_11),
        .\i_E_x_orig_reg[2] (PE_WRAPPER_n_12),
        .\i_E_x_orig_reg[3] (PE_WRAPPER_n_13),
        .\i_E_x_orig_reg[4] (PE_WRAPPER_n_14),
        .\i_E_x_orig_reg[5] (PE_WRAPPER_n_15),
        .\i_E_x_orig_reg[6] (PE_WRAPPER_n_16),
        .\i_E_x_orig_reg[7] (w_E_in_x_orig),
        .\i_E_x_orig_reg[7]_0 (PE_WRAPPER_n_17),
        .\i_E_y_dest_reg[0] (PE_WRAPPER_n_31),
        .\i_E_y_dest_reg[1] (PE_WRAPPER_n_32),
        .\i_E_y_dest_reg[2] (PE_WRAPPER_n_33),
        .\i_E_y_dest_reg[3] (PE_WRAPPER_n_34),
        .\i_E_y_dest_reg[4] (PE_WRAPPER_n_35),
        .\i_E_y_dest_reg[5] (PE_WRAPPER_n_36),
        .\i_E_y_dest_reg[6] (PE_WRAPPER_n_37),
        .\i_E_y_dest_reg[7] (w_E_in_y_dest),
        .\i_E_y_dest_reg[7]_0 (PE_WRAPPER_n_38),
        .\i_E_y_orig_reg[0] (PE_WRAPPER_n_2),
        .\i_E_y_orig_reg[1] (PE_WRAPPER_n_3),
        .\i_E_y_orig_reg[2] (PE_WRAPPER_n_4),
        .\i_E_y_orig_reg[3] (PE_WRAPPER_n_5),
        .\i_E_y_orig_reg[4] (PE_WRAPPER_n_6),
        .\i_E_y_orig_reg[5] (PE_WRAPPER_n_7),
        .\i_E_y_orig_reg[6] (PE_WRAPPER_n_8),
        .\i_E_y_orig_reg[7] (PE_WRAPPER_n_9),
        .\i_N_pixel[15]_i_32 (PM_WRAPPER_n_1),
        .\i_N_pixel[15]_i_32_0 (PE_WRAPPER_n_0),
        .i_N_req_reg(W_WRAPPER_n_81),
        .i_N_req_reg_0(Control_flux_n_207),
        .\i_N_x_orig_reg[0] (E_WRAPPER_n_6),
        .\i_N_x_orig_reg[0]_0 (PM_WRAPPER_n_9),
        .\i_N_x_orig_reg[0]_1 (S_WRAPPER_n_7),
        .\i_N_x_orig_reg[0]_2 (E_WRAPPER_n_4),
        .\i_N_x_orig_reg[0]_3 (PM_WRAPPER_n_11),
        .\i_N_x_orig_reg[0]_4 (S_WRAPPER_n_9),
        .\i_N_x_orig_reg[0]_5 (E_WRAPPER_n_7),
        .i_PE_fb_reg(PE_WRAPPER_n_1),
        .i_PE_req_reg(W_WRAPPER_n_80),
        .i_PE_req_reg_0(Control_flux_n_206),
        .i_PE_req_reg_1(PE_input_CTRL_req),
        .\i_PM_x_orig_reg[0] (CONTADOR_reg),
        .\i_PM_x_orig_reg[0]_0 (PE_WRAPPER_n_63),
        .\i_PM_x_orig_reg[0]_1 (N_WRAPPER_n_63),
        .\i_PM_x_orig_reg[0]_10 (E_WRAPPER_n_5),
        .\i_PM_x_orig_reg[0]_2 (PM_WRAPPER_n_7),
        .\i_PM_x_orig_reg[0]_3 (S_WRAPPER_n_4),
        .\i_PM_x_orig_reg[0]_4 (E_WRAPPER_n_1),
        .\i_PM_x_orig_reg[0]_5 (PM_WRAPPER_n_8),
        .\i_PM_x_orig_reg[0]_6 (S_WRAPPER_n_6),
        .\i_PM_x_orig_reg[0]_7 (E_WRAPPER_n_3),
        .\i_PM_x_orig_reg[0]_8 (PM_WRAPPER_n_10),
        .\i_PM_x_orig_reg[0]_9 (S_WRAPPER_n_8),
        .p_23_in(p_23_in),
        .reset_riscv(reset_riscv),
        .w_E_in_fb(w_E_in_fb),
        .w_E_stall_out_DEC(w_E_stall_out_DEC),
        .w_E_stall_out_EB(w_E_stall_out_EB),
        .w_W_stall_in_DEC(w_W_stall_in_DEC));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_out_PE_controller out_pe_controller_inst
       (.D(PE_input_CTRL_pixel),
        .FSM_sequential_mode_reg_0(FSM_sequential_mode_reg_0),
        .FSM_sequential_mode_reg_1(FSM_sequential_mode_reg_2),
        .OUT_E_ACK(OUT_E_ACK),
        .OUT_N_ACK(OUT_N_ACK),
        .OUT_N_ACK_0(out_pe_controller_inst_n_67),
        .OUT_S_ACK(OUT_S_ACK),
        .OUT_W_ACK(OUT_W_ACK),
        .PE_input_CTRL_ack(PE_input_CTRL_ack),
        .PE_input_CTRL_fb(PE_input_CTRL_fb),
        .PM_input_CTRL_ack(PM_input_CTRL_ack),
        .SR(SR),
        .aux1_reg_0(aux1_reg_0),
        .aux1_reg_1(aux1_reg_2),
        .aux2_reg_0(aux2_reg_0),
        .aux2_reg_1(PE_input_CTRL_req),
        .clk(clk),
        .\i_PE_frame_reg[7]_0 (PE_input_CTRL_frame),
        .i_PE_req_reg_0(i_PE_req_reg),
        .\i_PE_step_reg[4]_0 (PE_input_CTRL_step),
        .\i_PE_x_dest_reg[7]_0 (PE_input_CTRL_x_dest),
        .\i_PE_x_orig_reg[0]_0 (\i_PE_x_orig_reg[0] ),
        .\i_PE_x_orig_reg[7]_0 (PE_input_CTRL_x_orig),
        .\i_PE_y_dest_reg[7]_0 (PE_input_CTRL_y_dest),
        .\i_PE_y_orig_reg[7]_0 (PE_input_CTRL_y_orig),
        .oc_PE_ack_reg_0(oc_PE_ack_reg),
        .wsignal_in_pe_out_router_data(wsignal_in_pe_out_router_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_out_pm_controller out_pm_controller_inst
       (.D(PM_input_CTRL_x_dest),
        .FSM_sequential_mode_reg_0(FSM_sequential_mode_reg),
        .FSM_sequential_mode_reg_1(FSM_sequential_mode_reg_1),
        .PM_input_CTRL_ack(PM_input_CTRL_ack),
        .SR(SR),
        .aux1_reg_0(aux1_reg),
        .aux1_reg_1(aux1_reg_1),
        .aux23_out(aux23_out),
        .aux2_reg_0(aux2_reg),
        .aux2_reg_1(PM_input_CTRL_req),
        .aux2_reg_2(aux2_reg_1),
        .aux2_reg_3(aux2_reg_2),
        .aux2_reg_4(oc_PM_ack_reg),
        .clk(clk),
        .\i_PM_frame_reg[7]_0 (PM_input_CTRL_frame),
        .i_PM_req_reg_0(i_PM_req_reg),
        .i_PM_req_reg_1(i_PM_req_reg_0),
        .\i_PM_step_reg[4]_0 (PM_input_CTRL_step),
        .\i_PM_x_orig_reg[7]_0 (PM_input_CTRL_x_orig),
        .\i_PM_y_dest_reg[7]_0 (PM_input_CTRL_y_dest),
        .\i_PM_y_orig_reg[7]_0 (PM_input_CTRL_y_orig),
        .oc_PM_ack_reg_0(oc_PM_ack_reg_1),
        .signal_out_pm_in_router_ack(signal_out_pm_in_router_ack),
        .wsignal_in_pm_out_router_data(wsignal_in_pm_out_router_data));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_router_wrapper
   (wsignal_in_pm_out_router_data,
    aux1,
    wsignal_in_pe_out_router_data,
    aux1_0,
    CONTADOR_reg,
    OUT_W,
    aux23_out,
    wsignal_in_pm_out_router_ack,
    oc_PM_ack_reg,
    OUT_N,
    OUT_S,
    OUT_E,
    D,
    IN_N_ACK,
    IN_S_ACK,
    IN_E_ACK,
    IN_W_ACK,
    reset_riscv,
    signal_out_pm_in_router_data,
    Q,
    signal_out_pm_in_router_ack,
    \i_PE_x_orig_reg[0] ,
    OUT_W_ACK,
    OUT_N_ACK,
    OUT_E_ACK,
    OUT_S_ACK,
    IN_N,
    IN_S,
    IN_E,
    aux2_reg,
    aux2_reg_0,
    clk,
    SR,
    PM_reg,
    aux1_reg,
    aux1_reg_0);
  output [45:0]wsignal_in_pm_out_router_data;
  output aux1;
  output [62:0]wsignal_in_pe_out_router_data;
  output aux1_0;
  output CONTADOR_reg;
  output [0:0]OUT_W;
  output aux23_out;
  output wsignal_in_pm_out_router_ack;
  output oc_PM_ack_reg;
  output [62:0]OUT_N;
  output [62:0]OUT_S;
  output [62:0]OUT_E;
  output [0:0]D;
  output IN_N_ACK;
  output IN_S_ACK;
  output IN_E_ACK;
  output IN_W_ACK;
  input reset_riscv;
  input [62:0]signal_out_pm_in_router_data;
  input [62:0]Q;
  input signal_out_pm_in_router_ack;
  input \i_PE_x_orig_reg[0] ;
  input OUT_W_ACK;
  input OUT_N_ACK;
  input OUT_E_ACK;
  input OUT_S_ACK;
  input [62:0]IN_N;
  input [62:0]IN_S;
  input [62:0]IN_E;
  input aux2_reg;
  input aux2_reg_0;
  input clk;
  input [0:0]SR;
  input PM_reg;
  input aux1_reg;
  input aux1_reg_0;

  wire CONTADOR_reg;
  wire [0:0]D;
  wire FSM_sequential_mode_i_1__0__0_n_0;
  wire FSM_sequential_mode_i_1__1_n_0;
  wire [62:0]IN_E;
  wire IN_E_ACK;
  wire [62:0]IN_N;
  wire IN_N_ACK;
  wire [62:0]IN_S;
  wire IN_S_ACK;
  wire IN_W_ACK;
  wire [62:0]OUT_E;
  wire OUT_E_ACK;
  wire [62:0]OUT_N;
  wire OUT_N_ACK;
  wire [62:0]OUT_S;
  wire OUT_S_ACK;
  wire [0:0]OUT_W;
  wire OUT_W_ACK;
  wire PE_input_CTRL_ack;
  wire PE_input_CTRL_req;
  wire PM_input_CTRL_ack;
  wire PM_input_CTRL_req;
  wire PM_reg;
  wire [62:0]Q;
  wire [0:0]SR;
  wire aux1;
  wire aux1_0;
  wire aux1_reg;
  wire aux1_reg_0;
  wire aux23_out;
  wire aux2_reg;
  wire aux2_reg_0;
  wire clk;
  wire i_PE_req_i_1__1_n_0;
  wire \i_PE_x_orig_reg[0] ;
  wire i_PM_req_i_1__1_n_0;
  wire oc_PE_ack_i_1__0_n_0;
  wire oc_PM_ack_i_1__0_n_0;
  wire oc_PM_ack_reg;
  wire reset_riscv;
  wire signal_out_pm_in_router_ack;
  wire [62:0]signal_out_pm_in_router_data;
  wire wrp_router_n_0;
  wire wrp_router_n_1;
  wire wrp_router_n_2;
  wire wrp_router_n_3;
  wire [62:0]wsignal_in_pe_out_router_data;
  wire wsignal_in_pm_out_router_ack;
  wire [45:0]wsignal_in_pm_out_router_data;

  LUT6 #(
    .INIT(64'h00F055F510101010)) 
    FSM_sequential_mode_i_1__0__0
       (.I0(\i_PE_x_orig_reg[0] ),
        .I1(wsignal_in_pe_out_router_data[0]),
        .I2(PE_input_CTRL_req),
        .I3(wrp_router_n_2),
        .I4(wrp_router_n_3),
        .I5(aux1_0),
        .O(FSM_sequential_mode_i_1__0__0_n_0));
  LUT6 #(
    .INIT(64'h00F055F510101010)) 
    FSM_sequential_mode_i_1__1
       (.I0(signal_out_pm_in_router_ack),
        .I1(wsignal_in_pm_out_router_data[0]),
        .I2(PM_input_CTRL_req),
        .I3(wrp_router_n_0),
        .I4(wrp_router_n_1),
        .I5(aux1),
        .O(FSM_sequential_mode_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h50F4)) 
    i_PE_req_i_1__1
       (.I0(aux1_0),
        .I1(PE_input_CTRL_req),
        .I2(wsignal_in_pe_out_router_data[0]),
        .I3(\i_PE_x_orig_reg[0] ),
        .O(i_PE_req_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h50F4)) 
    i_PM_req_i_1__1
       (.I0(aux1),
        .I1(PM_input_CTRL_req),
        .I2(wsignal_in_pm_out_router_data[0]),
        .I3(signal_out_pm_in_router_ack),
        .O(i_PM_req_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hDDDD0004)) 
    oc_PE_ack_i_1__0
       (.I0(aux1_0),
        .I1(PE_input_CTRL_req),
        .I2(wsignal_in_pe_out_router_data[0]),
        .I3(\i_PE_x_orig_reg[0] ),
        .I4(PE_input_CTRL_ack),
        .O(oc_PE_ack_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hDDDD0004)) 
    oc_PM_ack_i_1__0
       (.I0(aux1),
        .I1(PM_input_CTRL_req),
        .I2(wsignal_in_pm_out_router_data[0]),
        .I3(signal_out_pm_in_router_ack),
        .I4(PM_input_CTRL_ack),
        .O(oc_PM_ack_i_1__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_router_new wrp_router
       (.CONTADOR_reg(CONTADOR_reg),
        .D(D),
        .FSM_sequential_mode_reg(aux1),
        .FSM_sequential_mode_reg_0(aux1_0),
        .FSM_sequential_mode_reg_1(FSM_sequential_mode_i_1__1_n_0),
        .FSM_sequential_mode_reg_2(FSM_sequential_mode_i_1__0__0_n_0),
        .IN_E(IN_E),
        .IN_E_ACK(IN_E_ACK),
        .IN_N(IN_N),
        .IN_N_ACK(IN_N_ACK),
        .IN_S(IN_S),
        .IN_S_ACK(IN_S_ACK),
        .IN_W_ACK(IN_W_ACK),
        .OUT_E(OUT_E),
        .OUT_E_ACK(OUT_E_ACK),
        .OUT_N(OUT_N),
        .OUT_N_ACK(OUT_N_ACK),
        .OUT_S(OUT_S),
        .OUT_S_ACK(OUT_S_ACK),
        .OUT_W(OUT_W),
        .OUT_W_ACK(OUT_W_ACK),
        .PE_input_CTRL_ack(PE_input_CTRL_ack),
        .PE_input_CTRL_req(PE_input_CTRL_req),
        .PM_input_CTRL_ack(PM_input_CTRL_ack),
        .PM_input_CTRL_req(PM_input_CTRL_req),
        .PM_reg(PM_reg),
        .Q(Q),
        .SR(SR),
        .aux1_reg(wrp_router_n_1),
        .aux1_reg_0(wrp_router_n_3),
        .aux1_reg_1(aux1_reg),
        .aux1_reg_2(aux1_reg_0),
        .aux23_out(aux23_out),
        .aux2_reg(wrp_router_n_0),
        .aux2_reg_0(wrp_router_n_2),
        .aux2_reg_1(aux2_reg),
        .aux2_reg_2(aux2_reg_0),
        .clk(clk),
        .i_PE_req_reg(i_PE_req_i_1__1_n_0),
        .\i_PE_x_orig_reg[0] (\i_PE_x_orig_reg[0] ),
        .i_PM_req_reg(wsignal_in_pm_out_router_data[0]),
        .i_PM_req_reg_0(i_PM_req_i_1__1_n_0),
        .oc_PE_ack_reg(oc_PE_ack_i_1__0_n_0),
        .oc_PM_ack_reg(wsignal_in_pm_out_router_ack),
        .oc_PM_ack_reg_0(oc_PM_ack_reg),
        .oc_PM_ack_reg_1(oc_PM_ack_i_1__0_n_0),
        .reset_riscv(reset_riscv),
        .signal_out_pm_in_router_ack(signal_out_pm_in_router_ack),
        .signal_out_pm_in_router_data(signal_out_pm_in_router_data),
        .wsignal_in_pe_out_router_data(wsignal_in_pe_out_router_data),
        .wsignal_in_pm_out_router_data(wsignal_in_pm_out_router_data[45:1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_s_bramconfig
   (axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s00_axi_bvalid,
    s00_axi_rvalid,
    \slv_reg3_reg[0]_0 ,
    \slv_reg3_reg[0]_1 ,
    \slv_reg3_reg[0]_2 ,
    \slv_reg3_reg[0]_3 ,
    aux10,
    SS,
    \slv_reg3_reg[0]_4 ,
    ram_rdata,
    s00_axi_rdata,
    s00_axi_aclk,
    clk,
    ram_block_reg_3_bram_2,
    Q,
    ram_block_reg_3_bram_2_0,
    WEBWE,
    ram_block_reg_3_bram_3,
    ram_block_reg_0_bram_3,
    ram_block_reg_0_bram_3_0,
    ram_block_reg_3_bram_4,
    ram_block_reg_0_bram_4,
    ram_block_reg_0_bram_4_0,
    ram_block_reg_3_bram_5,
    ram_block_reg_0_bram_5,
    ram_block_reg_0_bram_5_0,
    ram_block_reg_3_bram_6,
    ram_block_reg_0_bram_6,
    ram_block_reg_0_bram_6_0,
    ram_block_reg_3_bram_7,
    ram_block_reg_0_bram_7,
    ram_block_reg_0_bram_7_0,
    ram_block_reg_2_bram_8,
    ram_block_reg_3_bram_8,
    ram_block_reg_0_bram_8,
    ram_block_reg_3_bram_9,
    ram_block_reg_3_bram_9_0,
    ram_block_reg_0_bram_9,
    ram_block_reg_3_bram_10,
    ram_block_reg_0_bram_10,
    ram_block_reg_0_bram_11,
    ram_block_reg_0_bram_11_0,
    ram_block_reg_0_bram_12,
    ram_block_reg_0_bram_12_0,
    ram_block_reg_0_bram_13,
    ram_block_reg_0_bram_13_0,
    ram_block_reg_0_bram_14,
    ram_block_reg_0_bram_14_0,
    ram_block_reg_0_bram_15,
    ram_block_reg_0_bram_15_0,
    ram_block_reg_0_bram_16,
    ram_block_reg_0_bram_16_0,
    ram_block_reg_0_bram_17,
    ram_block_reg_0_bram_17_0,
    ram_block_reg_1_bram_2,
    ram_block_reg_1_bram_3,
    ram_block_reg_1_bram_4,
    ram_block_reg_1_bram_5,
    ram_block_reg_1_bram_6,
    ram_block_reg_1_bram_7,
    ram_block_reg_1_bram_8,
    ram_block_reg_1_bram_9,
    ram_block_reg_1_bram_10,
    ram_block_reg_1_bram_11,
    ram_block_reg_1_bram_12,
    ram_block_reg_1_bram_13,
    ram_block_reg_1_bram_14,
    ram_block_reg_1_bram_15,
    ram_block_reg_1_bram_16,
    ram_block_reg_1_bram_17,
    ram_block_reg_2_bram_2,
    ram_block_reg_2_bram_3,
    ram_block_reg_2_bram_4,
    ram_block_reg_2_bram_5,
    ram_block_reg_2_bram_6,
    ram_block_reg_2_bram_7,
    ram_block_reg_2_bram_8_0,
    ram_block_reg_2_bram_9,
    ram_block_reg_2_bram_10,
    ram_block_reg_2_bram_11,
    ram_block_reg_2_bram_12,
    ram_block_reg_2_bram_13,
    ram_block_reg_2_bram_14,
    ram_block_reg_2_bram_15,
    ram_block_reg_2_bram_16,
    ram_block_reg_2_bram_17,
    ram_block_reg_3_bram_2_1,
    ram_block_reg_3_bram_3_0,
    ram_block_reg_3_bram_4_0,
    ram_block_reg_3_bram_5_0,
    ram_block_reg_3_bram_6_0,
    ram_block_reg_3_bram_7_0,
    ram_block_reg_3_bram_8_0,
    ram_block_reg_3_bram_9_1,
    ram_block_reg_3_bram_10_0,
    ram_block_reg_3_bram_11,
    ram_block_reg_3_bram_12,
    ram_block_reg_3_bram_13,
    ram_block_reg_3_bram_14,
    ram_block_reg_3_bram_15,
    ram_block_reg_3_bram_16,
    ram_block_reg_3_bram_17,
    PM_reg,
    aux1,
    aux1_0,
    aux2_reg,
    \mem_state_reg[0] ,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_rready,
    s00_axi_awaddr,
    s00_axi_wdata,
    ram_block_reg_3_bram_2_2,
    s00_axi_araddr,
    s00_axi_wstrb);
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  output \slv_reg3_reg[0]_0 ;
  output [0:0]\slv_reg3_reg[0]_1 ;
  output \slv_reg3_reg[0]_2 ;
  output \slv_reg3_reg[0]_3 ;
  output aux10;
  output [0:0]SS;
  output \slv_reg3_reg[0]_4 ;
  output [31:0]ram_rdata;
  output [31:0]s00_axi_rdata;
  input s00_axi_aclk;
  input clk;
  input ram_block_reg_3_bram_2;
  input [12:0]Q;
  input [31:0]ram_block_reg_3_bram_2_0;
  input [0:0]WEBWE;
  input ram_block_reg_3_bram_3;
  input ram_block_reg_0_bram_3;
  input [0:0]ram_block_reg_0_bram_3_0;
  input ram_block_reg_3_bram_4;
  input ram_block_reg_0_bram_4;
  input [0:0]ram_block_reg_0_bram_4_0;
  input ram_block_reg_3_bram_5;
  input ram_block_reg_0_bram_5;
  input [0:0]ram_block_reg_0_bram_5_0;
  input ram_block_reg_3_bram_6;
  input ram_block_reg_0_bram_6;
  input [0:0]ram_block_reg_0_bram_6_0;
  input ram_block_reg_3_bram_7;
  input ram_block_reg_0_bram_7;
  input [0:0]ram_block_reg_0_bram_7_0;
  input ram_block_reg_2_bram_8;
  input ram_block_reg_3_bram_8;
  input [0:0]ram_block_reg_0_bram_8;
  input ram_block_reg_3_bram_9;
  input ram_block_reg_3_bram_9_0;
  input [0:0]ram_block_reg_0_bram_9;
  input ram_block_reg_3_bram_10;
  input [0:0]ram_block_reg_0_bram_10;
  input ram_block_reg_0_bram_11;
  input [0:0]ram_block_reg_0_bram_11_0;
  input ram_block_reg_0_bram_12;
  input [0:0]ram_block_reg_0_bram_12_0;
  input ram_block_reg_0_bram_13;
  input [0:0]ram_block_reg_0_bram_13_0;
  input ram_block_reg_0_bram_14;
  input [0:0]ram_block_reg_0_bram_14_0;
  input ram_block_reg_0_bram_15;
  input [0:0]ram_block_reg_0_bram_15_0;
  input ram_block_reg_0_bram_16;
  input [0:0]ram_block_reg_0_bram_16_0;
  input ram_block_reg_0_bram_17;
  input [0:0]ram_block_reg_0_bram_17_0;
  input [0:0]ram_block_reg_1_bram_2;
  input [0:0]ram_block_reg_1_bram_3;
  input [0:0]ram_block_reg_1_bram_4;
  input [0:0]ram_block_reg_1_bram_5;
  input [0:0]ram_block_reg_1_bram_6;
  input [0:0]ram_block_reg_1_bram_7;
  input [0:0]ram_block_reg_1_bram_8;
  input [0:0]ram_block_reg_1_bram_9;
  input [0:0]ram_block_reg_1_bram_10;
  input [0:0]ram_block_reg_1_bram_11;
  input [0:0]ram_block_reg_1_bram_12;
  input [0:0]ram_block_reg_1_bram_13;
  input [0:0]ram_block_reg_1_bram_14;
  input [0:0]ram_block_reg_1_bram_15;
  input [0:0]ram_block_reg_1_bram_16;
  input [0:0]ram_block_reg_1_bram_17;
  input [0:0]ram_block_reg_2_bram_2;
  input [0:0]ram_block_reg_2_bram_3;
  input [0:0]ram_block_reg_2_bram_4;
  input [0:0]ram_block_reg_2_bram_5;
  input [0:0]ram_block_reg_2_bram_6;
  input [0:0]ram_block_reg_2_bram_7;
  input [0:0]ram_block_reg_2_bram_8_0;
  input [0:0]ram_block_reg_2_bram_9;
  input [0:0]ram_block_reg_2_bram_10;
  input [0:0]ram_block_reg_2_bram_11;
  input [0:0]ram_block_reg_2_bram_12;
  input [0:0]ram_block_reg_2_bram_13;
  input [0:0]ram_block_reg_2_bram_14;
  input [0:0]ram_block_reg_2_bram_15;
  input [0:0]ram_block_reg_2_bram_16;
  input [0:0]ram_block_reg_2_bram_17;
  input [0:0]ram_block_reg_3_bram_2_1;
  input [0:0]ram_block_reg_3_bram_3_0;
  input [0:0]ram_block_reg_3_bram_4_0;
  input [0:0]ram_block_reg_3_bram_5_0;
  input [0:0]ram_block_reg_3_bram_6_0;
  input [0:0]ram_block_reg_3_bram_7_0;
  input [0:0]ram_block_reg_3_bram_8_0;
  input [0:0]ram_block_reg_3_bram_9_1;
  input [0:0]ram_block_reg_3_bram_10_0;
  input [0:0]ram_block_reg_3_bram_11;
  input [0:0]ram_block_reg_3_bram_12;
  input [0:0]ram_block_reg_3_bram_13;
  input [0:0]ram_block_reg_3_bram_14;
  input [0:0]ram_block_reg_3_bram_15;
  input [0:0]ram_block_reg_3_bram_16;
  input [0:0]ram_block_reg_3_bram_17;
  input PM_reg;
  input aux1;
  input aux1_0;
  input [0:0]aux2_reg;
  input \mem_state_reg[0] ;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input ram_block_reg_3_bram_2_2;
  input [1:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;

  wire PM_reg;
  wire [12:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire aux1;
  wire aux10;
  wire aux1_0;
  wire [0:0]aux2_reg;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire [3:2]axi_awaddr;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire clk;
  wire doa_ok;
  wire \mem_state_reg[0] ;
  wire [7:0]p_0_in;
  wire [31:0]p_1_in;
  wire [0:0]ram_block_reg_0_bram_10;
  wire ram_block_reg_0_bram_11;
  wire [0:0]ram_block_reg_0_bram_11_0;
  wire ram_block_reg_0_bram_12;
  wire [0:0]ram_block_reg_0_bram_12_0;
  wire ram_block_reg_0_bram_13;
  wire [0:0]ram_block_reg_0_bram_13_0;
  wire ram_block_reg_0_bram_14;
  wire [0:0]ram_block_reg_0_bram_14_0;
  wire ram_block_reg_0_bram_15;
  wire [0:0]ram_block_reg_0_bram_15_0;
  wire ram_block_reg_0_bram_16;
  wire [0:0]ram_block_reg_0_bram_16_0;
  wire ram_block_reg_0_bram_17;
  wire [0:0]ram_block_reg_0_bram_17_0;
  wire ram_block_reg_0_bram_3;
  wire [0:0]ram_block_reg_0_bram_3_0;
  wire ram_block_reg_0_bram_4;
  wire [0:0]ram_block_reg_0_bram_4_0;
  wire ram_block_reg_0_bram_5;
  wire [0:0]ram_block_reg_0_bram_5_0;
  wire ram_block_reg_0_bram_6;
  wire [0:0]ram_block_reg_0_bram_6_0;
  wire ram_block_reg_0_bram_7;
  wire [0:0]ram_block_reg_0_bram_7_0;
  wire [0:0]ram_block_reg_0_bram_8;
  wire [0:0]ram_block_reg_0_bram_9;
  wire [0:0]ram_block_reg_1_bram_10;
  wire [0:0]ram_block_reg_1_bram_11;
  wire [0:0]ram_block_reg_1_bram_12;
  wire [0:0]ram_block_reg_1_bram_13;
  wire [0:0]ram_block_reg_1_bram_14;
  wire [0:0]ram_block_reg_1_bram_15;
  wire [0:0]ram_block_reg_1_bram_16;
  wire [0:0]ram_block_reg_1_bram_17;
  wire [0:0]ram_block_reg_1_bram_2;
  wire [0:0]ram_block_reg_1_bram_3;
  wire [0:0]ram_block_reg_1_bram_4;
  wire [0:0]ram_block_reg_1_bram_5;
  wire [0:0]ram_block_reg_1_bram_6;
  wire [0:0]ram_block_reg_1_bram_7;
  wire [0:0]ram_block_reg_1_bram_8;
  wire [0:0]ram_block_reg_1_bram_9;
  wire [0:0]ram_block_reg_2_bram_10;
  wire [0:0]ram_block_reg_2_bram_11;
  wire [0:0]ram_block_reg_2_bram_12;
  wire [0:0]ram_block_reg_2_bram_13;
  wire [0:0]ram_block_reg_2_bram_14;
  wire [0:0]ram_block_reg_2_bram_15;
  wire [0:0]ram_block_reg_2_bram_16;
  wire [0:0]ram_block_reg_2_bram_17;
  wire [0:0]ram_block_reg_2_bram_2;
  wire [0:0]ram_block_reg_2_bram_3;
  wire [0:0]ram_block_reg_2_bram_4;
  wire [0:0]ram_block_reg_2_bram_5;
  wire [0:0]ram_block_reg_2_bram_6;
  wire [0:0]ram_block_reg_2_bram_7;
  wire ram_block_reg_2_bram_8;
  wire [0:0]ram_block_reg_2_bram_8_0;
  wire [0:0]ram_block_reg_2_bram_9;
  wire ram_block_reg_3_bram_10;
  wire [0:0]ram_block_reg_3_bram_10_0;
  wire [0:0]ram_block_reg_3_bram_11;
  wire [0:0]ram_block_reg_3_bram_12;
  wire [0:0]ram_block_reg_3_bram_13;
  wire [0:0]ram_block_reg_3_bram_14;
  wire [0:0]ram_block_reg_3_bram_15;
  wire [0:0]ram_block_reg_3_bram_16;
  wire [0:0]ram_block_reg_3_bram_17;
  wire ram_block_reg_3_bram_2;
  wire [31:0]ram_block_reg_3_bram_2_0;
  wire [0:0]ram_block_reg_3_bram_2_1;
  wire ram_block_reg_3_bram_2_2;
  wire ram_block_reg_3_bram_3;
  wire [0:0]ram_block_reg_3_bram_3_0;
  wire ram_block_reg_3_bram_4;
  wire [0:0]ram_block_reg_3_bram_4_0;
  wire ram_block_reg_3_bram_5;
  wire [0:0]ram_block_reg_3_bram_5_0;
  wire ram_block_reg_3_bram_6;
  wire [0:0]ram_block_reg_3_bram_6_0;
  wire ram_block_reg_3_bram_7;
  wire [0:0]ram_block_reg_3_bram_7_0;
  wire ram_block_reg_3_bram_8;
  wire [0:0]ram_block_reg_3_bram_8_0;
  wire ram_block_reg_3_bram_9;
  wire ram_block_reg_3_bram_9_0;
  wire [0:0]ram_block_reg_3_bram_9_1;
  wire [31:0]ram_rdata;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[19]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire \slv_reg0_reg[0]_rep__0_n_0 ;
  wire \slv_reg0_reg[0]_rep__1_n_0 ;
  wire \slv_reg0_reg[0]_rep_n_0 ;
  wire \slv_reg0_reg[10]_rep__0_n_0 ;
  wire \slv_reg0_reg[10]_rep__1_n_0 ;
  wire \slv_reg0_reg[10]_rep_n_0 ;
  wire \slv_reg0_reg[11]_rep__0_n_0 ;
  wire \slv_reg0_reg[11]_rep__1_n_0 ;
  wire \slv_reg0_reg[11]_rep_n_0 ;
  wire \slv_reg0_reg[12]_rep__0_n_0 ;
  wire \slv_reg0_reg[12]_rep__1_n_0 ;
  wire \slv_reg0_reg[12]_rep_n_0 ;
  wire \slv_reg0_reg[13]_rep__0_n_0 ;
  wire \slv_reg0_reg[13]_rep__1_n_0 ;
  wire \slv_reg0_reg[13]_rep_n_0 ;
  wire \slv_reg0_reg[14]_rep__0_n_0 ;
  wire \slv_reg0_reg[14]_rep__1_n_0 ;
  wire \slv_reg0_reg[14]_rep_n_0 ;
  wire \slv_reg0_reg[15]_rep__0_n_0 ;
  wire \slv_reg0_reg[15]_rep__1_n_0 ;
  wire \slv_reg0_reg[15]_rep_n_0 ;
  wire \slv_reg0_reg[16]_rep__0_n_0 ;
  wire \slv_reg0_reg[16]_rep__1_n_0 ;
  wire \slv_reg0_reg[16]_rep_n_0 ;
  wire \slv_reg0_reg[5]_rep__0_n_0 ;
  wire \slv_reg0_reg[5]_rep__1_n_0 ;
  wire \slv_reg0_reg[5]_rep_n_0 ;
  wire \slv_reg0_reg[6]_rep__0_n_0 ;
  wire \slv_reg0_reg[6]_rep__1_n_0 ;
  wire \slv_reg0_reg[6]_rep_n_0 ;
  wire \slv_reg0_reg[7]_rep__0_n_0 ;
  wire \slv_reg0_reg[7]_rep__1_n_0 ;
  wire \slv_reg0_reg[7]_rep_n_0 ;
  wire \slv_reg0_reg[8]_rep__0_n_0 ;
  wire \slv_reg0_reg[8]_rep__1_n_0 ;
  wire \slv_reg0_reg[8]_rep_n_0 ;
  wire \slv_reg0_reg[9]_rep__0_n_0 ;
  wire \slv_reg0_reg[9]_rep__1_n_0 ;
  wire \slv_reg0_reg[9]_rep_n_0 ;
  wire \slv_reg0_reg_n_0_[0] ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[1] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg1_reg_n_0_[10] ;
  wire \slv_reg1_reg_n_0_[11] ;
  wire \slv_reg1_reg_n_0_[12] ;
  wire \slv_reg1_reg_n_0_[13] ;
  wire \slv_reg1_reg_n_0_[14] ;
  wire \slv_reg1_reg_n_0_[15] ;
  wire \slv_reg1_reg_n_0_[16] ;
  wire \slv_reg1_reg_n_0_[17] ;
  wire \slv_reg1_reg_n_0_[18] ;
  wire \slv_reg1_reg_n_0_[19] ;
  wire \slv_reg1_reg_n_0_[20] ;
  wire \slv_reg1_reg_n_0_[21] ;
  wire \slv_reg1_reg_n_0_[22] ;
  wire \slv_reg1_reg_n_0_[23] ;
  wire \slv_reg1_reg_n_0_[24] ;
  wire \slv_reg1_reg_n_0_[25] ;
  wire \slv_reg1_reg_n_0_[26] ;
  wire \slv_reg1_reg_n_0_[27] ;
  wire \slv_reg1_reg_n_0_[28] ;
  wire \slv_reg1_reg_n_0_[29] ;
  wire \slv_reg1_reg_n_0_[30] ;
  wire \slv_reg1_reg_n_0_[31] ;
  wire \slv_reg1_reg_n_0_[8] ;
  wire \slv_reg1_reg_n_0_[9] ;
  wire [31:1]slv_reg3;
  wire \slv_reg3[0]_i_1_n_0 ;
  wire \slv_reg3_reg[0]_0 ;
  wire [0:0]\slv_reg3_reg[0]_1 ;
  wire \slv_reg3_reg[0]_2 ;
  wire \slv_reg3_reg[0]_3 ;
  wire \slv_reg3_reg[0]_4 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;
  wire tdraaa_n_0;
  wire tdraaa_n_1;
  wire tdraaa_n_10;
  wire tdraaa_n_11;
  wire tdraaa_n_12;
  wire tdraaa_n_13;
  wire tdraaa_n_14;
  wire tdraaa_n_15;
  wire tdraaa_n_16;
  wire tdraaa_n_17;
  wire tdraaa_n_18;
  wire tdraaa_n_19;
  wire tdraaa_n_2;
  wire tdraaa_n_20;
  wire tdraaa_n_21;
  wire tdraaa_n_22;
  wire tdraaa_n_23;
  wire tdraaa_n_24;
  wire tdraaa_n_25;
  wire tdraaa_n_26;
  wire tdraaa_n_27;
  wire tdraaa_n_28;
  wire tdraaa_n_29;
  wire tdraaa_n_3;
  wire tdraaa_n_30;
  wire tdraaa_n_31;
  wire tdraaa_n_4;
  wire tdraaa_n_5;
  wire tdraaa_n_6;
  wire tdraaa_n_7;
  wire tdraaa_n_8;
  wire tdraaa_n_9;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    PE_i_1
       (.I0(\slv_reg3_reg[0]_1 ),
        .I1(PM_reg),
        .O(\slv_reg3_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    aux2_i_1
       (.I0(\slv_reg3_reg[0]_1 ),
        .I1(aux2_reg),
        .O(aux10));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    aux2_i_1__2
       (.I0(\slv_reg3_reg[0]_1 ),
        .I1(aux1),
        .O(\slv_reg3_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    aux2_i_1__3
       (.I0(\slv_reg3_reg[0]_1 ),
        .I1(aux1_0),
        .O(\slv_reg3_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(axi_awready_reg_0),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[0]),
        .Q(axi_araddr[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[1]),
        .Q(axi_araddr[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(axi_awaddr[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(axi_awaddr[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_1
       (.I0(s00_axi_wvalid),
        .I1(axi_awready_reg_0),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(axi_wready_reg_0),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_1 
       (.I0(\slv_reg3_reg[0]_1 ),
        .I1(p_0_in[0]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_7),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[0]_rep__1_n_0 ),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg3[10]),
        .I1(\slv_reg1_reg_n_0_[10] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_13),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[10]_rep_n_0 ),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg3[11]),
        .I1(\slv_reg1_reg_n_0_[11] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_12),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[11]_rep_n_0 ),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg3[12]),
        .I1(\slv_reg1_reg_n_0_[12] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_11),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[12]_rep_n_0 ),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg3[13]),
        .I1(\slv_reg1_reg_n_0_[13] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_10),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[13]_rep_n_0 ),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg3[14]),
        .I1(\slv_reg1_reg_n_0_[14] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_9),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[14]_rep_n_0 ),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg3[15]),
        .I1(\slv_reg1_reg_n_0_[15] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_8),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[15]_rep_n_0 ),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg3[16]),
        .I1(\slv_reg1_reg_n_0_[16] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_23),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[16]_rep__0_n_0 ),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg3[17]),
        .I1(\slv_reg1_reg_n_0_[17] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_22),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[17] ),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg3[18]),
        .I1(\slv_reg1_reg_n_0_[18] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_21),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[18] ),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg3[19]),
        .I1(\slv_reg1_reg_n_0_[19] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_20),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[19] ),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg3[1]),
        .I1(p_0_in[1]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_6),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[1] ),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg3[20]),
        .I1(\slv_reg1_reg_n_0_[20] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_19),
        .I4(axi_araddr[3]),
        .I5(doa_ok),
        .O(reg_data_out[20]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg3[21]),
        .I1(\slv_reg1_reg_n_0_[21] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_18),
        .O(reg_data_out[21]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg3[22]),
        .I1(\slv_reg1_reg_n_0_[22] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_17),
        .O(reg_data_out[22]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg3[23]),
        .I1(\slv_reg1_reg_n_0_[23] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_16),
        .O(reg_data_out[23]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg3[24]),
        .I1(\slv_reg1_reg_n_0_[24] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_31),
        .O(reg_data_out[24]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg3[25]),
        .I1(\slv_reg1_reg_n_0_[25] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_30),
        .O(reg_data_out[25]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg3[26]),
        .I1(\slv_reg1_reg_n_0_[26] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_29),
        .O(reg_data_out[26]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg3[27]),
        .I1(\slv_reg1_reg_n_0_[27] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_28),
        .O(reg_data_out[27]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg3[28]),
        .I1(\slv_reg1_reg_n_0_[28] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_27),
        .O(reg_data_out[28]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg3[29]),
        .I1(\slv_reg1_reg_n_0_[29] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_26),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg3[2]),
        .I1(p_0_in[2]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_5),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[2] ),
        .O(reg_data_out[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg3[30]),
        .I1(\slv_reg1_reg_n_0_[30] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_25),
        .O(reg_data_out[30]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[31]_i_1 
       (.I0(slv_reg3[31]),
        .I1(\slv_reg1_reg_n_0_[31] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_24),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg3[3]),
        .I1(p_0_in[3]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_4),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[3] ),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg3[4]),
        .I1(p_0_in[4]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_3),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[4] ),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg3[5]),
        .I1(p_0_in[5]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_2),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[5] ),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg3[6]),
        .I1(p_0_in[6]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_1),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[6] ),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg3[7]),
        .I1(p_0_in[7]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_0),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[7] ),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg3[8]),
        .I1(\slv_reg1_reg_n_0_[8] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_15),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[8]_rep_n_0 ),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg3[9]),
        .I1(\slv_reg1_reg_n_0_[9] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_14),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg[9]_rep_n_0 ),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_wready_reg_0),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_N_pixel[15]_i_3 
       (.I0(\slv_reg3_reg[0]_1 ),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_state[1]_i_3 
       (.I0(\slv_reg3_reg[0]_1 ),
        .I1(\mem_state_reg[0] ),
        .O(\slv_reg3_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[19]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg_n_0_[0] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[0]" *) 
  FDRE \slv_reg0_reg[0]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg[0]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg[10]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg[10]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg[10]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg[11]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg[11]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg[11]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg_n_0_[1] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg[6]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg[6]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg[6]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg[7]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg[7]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg[7]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg[8]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg[8]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg[8]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep__0_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep__1_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(s00_axi_wstrb[0]),
        .I3(axi_awaddr[2]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(p_0_in[0]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg1_reg_n_0_[10] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg1_reg_n_0_[11] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg1_reg_n_0_[12] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg1_reg_n_0_[13] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg1_reg_n_0_[14] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg1_reg_n_0_[15] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg1_reg_n_0_[16] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg1_reg_n_0_[17] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg1_reg_n_0_[18] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg1_reg_n_0_[19] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(p_0_in[1]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg1_reg_n_0_[20] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg1_reg_n_0_[21] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg1_reg_n_0_[22] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg1_reg_n_0_[23] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg1_reg_n_0_[24] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg1_reg_n_0_[25] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg1_reg_n_0_[26] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg1_reg_n_0_[27] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg1_reg_n_0_[28] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg1_reg_n_0_[29] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(p_0_in[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg1_reg_n_0_[30] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg1_reg_n_0_[31] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(p_0_in[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(p_0_in[4]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(p_0_in[5]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(p_0_in[6]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(p_0_in[7]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg1_reg_n_0_[8] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg1_reg_n_0_[9] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \slv_reg3[0]_i_1 
       (.I0(s00_axi_aresetn),
        .O(\slv_reg3[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[0]_i_2 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[0]_i_3 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(p_1_in[31]));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg3_reg[0]_1 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_rvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram tdraaa
       (.ADDRARDADDR({\slv_reg0_reg[16]_rep_n_0 ,\slv_reg0_reg[15]_rep_n_0 ,\slv_reg0_reg[14]_rep_n_0 ,\slv_reg0_reg[13]_rep_n_0 ,\slv_reg0_reg[12]_rep_n_0 ,\slv_reg0_reg[11]_rep_n_0 ,\slv_reg0_reg[10]_rep_n_0 ,\slv_reg0_reg[9]_rep_n_0 ,\slv_reg0_reg[8]_rep_n_0 ,\slv_reg0_reg[7]_rep_n_0 ,\slv_reg0_reg[6]_rep_n_0 ,\slv_reg0_reg[5]_rep_n_0 }),
        .DOUTADOUT({tdraaa_n_0,tdraaa_n_1,tdraaa_n_2,tdraaa_n_3,tdraaa_n_4,tdraaa_n_5,tdraaa_n_6,tdraaa_n_7}),
        .Q({\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] ,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .WEBWE(WEBWE),
        .clk(clk),
        .doa_ok(doa_ok),
        .ram_block_reg_0_bram_10_0(ram_block_reg_0_bram_10),
        .ram_block_reg_0_bram_11_0(ram_block_reg_0_bram_11),
        .ram_block_reg_0_bram_11_1(ram_block_reg_0_bram_11_0),
        .ram_block_reg_0_bram_12_0(ram_block_reg_0_bram_12),
        .ram_block_reg_0_bram_12_1(ram_block_reg_0_bram_12_0),
        .ram_block_reg_0_bram_13_0(ram_block_reg_0_bram_13),
        .ram_block_reg_0_bram_13_1(ram_block_reg_0_bram_13_0),
        .ram_block_reg_0_bram_14_0(ram_block_reg_0_bram_14),
        .ram_block_reg_0_bram_14_1(ram_block_reg_0_bram_14_0),
        .ram_block_reg_0_bram_15_0(ram_block_reg_0_bram_15),
        .ram_block_reg_0_bram_15_1(ram_block_reg_0_bram_15_0),
        .ram_block_reg_0_bram_16_0(ram_block_reg_0_bram_16),
        .ram_block_reg_0_bram_16_1(ram_block_reg_0_bram_16_0),
        .ram_block_reg_0_bram_17_0(ram_block_reg_0_bram_17),
        .ram_block_reg_0_bram_17_1(ram_block_reg_0_bram_17_0),
        .ram_block_reg_0_bram_3_0(ram_block_reg_0_bram_3),
        .ram_block_reg_0_bram_3_1(ram_block_reg_0_bram_3_0),
        .ram_block_reg_0_bram_4_0(ram_block_reg_0_bram_4),
        .ram_block_reg_0_bram_4_1(ram_block_reg_0_bram_4_0),
        .ram_block_reg_0_bram_5_0(ram_block_reg_0_bram_5),
        .ram_block_reg_0_bram_5_1(ram_block_reg_0_bram_5_0),
        .ram_block_reg_0_bram_6_0(ram_block_reg_0_bram_6),
        .ram_block_reg_0_bram_6_1(ram_block_reg_0_bram_6_0),
        .ram_block_reg_0_bram_7_0(ram_block_reg_0_bram_7),
        .ram_block_reg_0_bram_7_1(ram_block_reg_0_bram_7_0),
        .ram_block_reg_0_bram_8_0(ram_block_reg_0_bram_8),
        .ram_block_reg_0_bram_9_0(\slv_reg0_reg[0]_rep__0_n_0 ),
        .ram_block_reg_0_bram_9_1(ram_block_reg_0_bram_9),
        .ram_block_reg_0_mux_sel_reg_1_0(Q),
        .ram_block_reg_1_bram_10_0(ram_block_reg_1_bram_10),
        .ram_block_reg_1_bram_11_0(\slv_reg0_reg[0]_rep__1_n_0 ),
        .ram_block_reg_1_bram_11_1(ram_block_reg_1_bram_11),
        .ram_block_reg_1_bram_12_0(ram_block_reg_1_bram_12),
        .ram_block_reg_1_bram_13_0(ram_block_reg_1_bram_13),
        .ram_block_reg_1_bram_14_0(ram_block_reg_1_bram_14),
        .ram_block_reg_1_bram_15_0(ram_block_reg_1_bram_15),
        .ram_block_reg_1_bram_16_0(ram_block_reg_1_bram_16),
        .ram_block_reg_1_bram_17_0(ram_block_reg_1_bram_17),
        .ram_block_reg_1_bram_2_0(ram_block_reg_1_bram_2),
        .ram_block_reg_1_bram_3_0(ram_block_reg_1_bram_3),
        .ram_block_reg_1_bram_4_0(ram_block_reg_1_bram_4),
        .ram_block_reg_1_bram_5_0(ram_block_reg_1_bram_5),
        .ram_block_reg_1_bram_6_0(ram_block_reg_1_bram_6),
        .ram_block_reg_1_bram_7_0(ram_block_reg_1_bram_7),
        .ram_block_reg_1_bram_8_0(ram_block_reg_1_bram_8),
        .ram_block_reg_1_bram_9_0({tdraaa_n_8,tdraaa_n_9,tdraaa_n_10,tdraaa_n_11,tdraaa_n_12,tdraaa_n_13,tdraaa_n_14,tdraaa_n_15}),
        .ram_block_reg_1_bram_9_1(ram_block_reg_1_bram_9),
        .ram_block_reg_2_bram_10_0({\slv_reg0_reg[16]_rep__0_n_0 ,\slv_reg0_reg[15]_rep__0_n_0 ,\slv_reg0_reg[14]_rep__0_n_0 ,\slv_reg0_reg[13]_rep__0_n_0 ,\slv_reg0_reg[12]_rep__0_n_0 ,\slv_reg0_reg[11]_rep__0_n_0 ,\slv_reg0_reg[10]_rep__0_n_0 ,\slv_reg0_reg[9]_rep__0_n_0 ,\slv_reg0_reg[8]_rep__0_n_0 ,\slv_reg0_reg[7]_rep__0_n_0 ,\slv_reg0_reg[6]_rep__0_n_0 ,\slv_reg0_reg[5]_rep__0_n_0 }),
        .ram_block_reg_2_bram_10_1(ram_block_reg_2_bram_10),
        .ram_block_reg_2_bram_11_0(ram_block_reg_2_bram_11),
        .ram_block_reg_2_bram_12_0(ram_block_reg_2_bram_12),
        .ram_block_reg_2_bram_13_0(ram_block_reg_2_bram_13),
        .ram_block_reg_2_bram_14_0(ram_block_reg_2_bram_14),
        .ram_block_reg_2_bram_15_0(ram_block_reg_2_bram_15),
        .ram_block_reg_2_bram_16_0(ram_block_reg_2_bram_16),
        .ram_block_reg_2_bram_17_0(ram_block_reg_2_bram_17),
        .ram_block_reg_2_bram_2_0(ram_block_reg_2_bram_2),
        .ram_block_reg_2_bram_3_0(ram_block_reg_2_bram_3),
        .ram_block_reg_2_bram_4_0(ram_block_reg_2_bram_4),
        .ram_block_reg_2_bram_5_0(ram_block_reg_2_bram_5),
        .ram_block_reg_2_bram_6_0(ram_block_reg_2_bram_6),
        .ram_block_reg_2_bram_7_0(ram_block_reg_2_bram_7),
        .ram_block_reg_2_bram_8_0(ram_block_reg_2_bram_8),
        .ram_block_reg_2_bram_8_1(ram_block_reg_2_bram_8_0),
        .ram_block_reg_2_bram_9_0({tdraaa_n_16,tdraaa_n_17,tdraaa_n_18,tdraaa_n_19,tdraaa_n_20,tdraaa_n_21,tdraaa_n_22,tdraaa_n_23}),
        .ram_block_reg_2_bram_9_1(ram_block_reg_2_bram_9),
        .ram_block_reg_3_bram_10_0(ram_block_reg_3_bram_10),
        .ram_block_reg_3_bram_10_1({\slv_reg0_reg[16]_rep__1_n_0 ,\slv_reg0_reg[15]_rep__1_n_0 ,\slv_reg0_reg[14]_rep__1_n_0 ,\slv_reg0_reg[13]_rep__1_n_0 ,\slv_reg0_reg[12]_rep__1_n_0 ,\slv_reg0_reg[11]_rep__1_n_0 ,\slv_reg0_reg[10]_rep__1_n_0 ,\slv_reg0_reg[9]_rep__1_n_0 ,\slv_reg0_reg[8]_rep__1_n_0 ,\slv_reg0_reg[7]_rep__1_n_0 ,\slv_reg0_reg[6]_rep__1_n_0 ,\slv_reg0_reg[5]_rep__1_n_0 }),
        .ram_block_reg_3_bram_10_2(ram_block_reg_3_bram_10_0),
        .ram_block_reg_3_bram_11_0(ram_block_reg_3_bram_11),
        .ram_block_reg_3_bram_12_0(ram_block_reg_3_bram_12),
        .ram_block_reg_3_bram_13_0(ram_block_reg_3_bram_13),
        .ram_block_reg_3_bram_14_0(ram_block_reg_3_bram_14),
        .ram_block_reg_3_bram_15_0(ram_block_reg_3_bram_15),
        .ram_block_reg_3_bram_16_0(ram_block_reg_3_bram_16),
        .ram_block_reg_3_bram_17_0(ram_block_reg_3_bram_17),
        .ram_block_reg_3_bram_2_0(ram_block_reg_3_bram_2),
        .ram_block_reg_3_bram_2_1({\slv_reg1_reg_n_0_[31] ,\slv_reg1_reg_n_0_[30] ,\slv_reg1_reg_n_0_[29] ,\slv_reg1_reg_n_0_[28] ,\slv_reg1_reg_n_0_[27] ,\slv_reg1_reg_n_0_[26] ,\slv_reg1_reg_n_0_[25] ,\slv_reg1_reg_n_0_[24] ,\slv_reg1_reg_n_0_[23] ,\slv_reg1_reg_n_0_[22] ,\slv_reg1_reg_n_0_[21] ,\slv_reg1_reg_n_0_[20] ,\slv_reg1_reg_n_0_[19] ,\slv_reg1_reg_n_0_[18] ,\slv_reg1_reg_n_0_[17] ,\slv_reg1_reg_n_0_[16] ,\slv_reg1_reg_n_0_[15] ,\slv_reg1_reg_n_0_[14] ,\slv_reg1_reg_n_0_[13] ,\slv_reg1_reg_n_0_[12] ,\slv_reg1_reg_n_0_[11] ,\slv_reg1_reg_n_0_[10] ,\slv_reg1_reg_n_0_[9] ,\slv_reg1_reg_n_0_[8] ,p_0_in}),
        .ram_block_reg_3_bram_2_2(ram_block_reg_3_bram_2_0),
        .ram_block_reg_3_bram_2_3(ram_block_reg_3_bram_2_1),
        .ram_block_reg_3_bram_2_4(ram_block_reg_3_bram_2_2),
        .ram_block_reg_3_bram_3_0(ram_block_reg_3_bram_3),
        .ram_block_reg_3_bram_3_1(ram_block_reg_3_bram_3_0),
        .ram_block_reg_3_bram_4_0(ram_block_reg_3_bram_4),
        .ram_block_reg_3_bram_4_1(ram_block_reg_3_bram_4_0),
        .ram_block_reg_3_bram_5_0(ram_block_reg_3_bram_5),
        .ram_block_reg_3_bram_5_1(ram_block_reg_3_bram_5_0),
        .ram_block_reg_3_bram_6_0(ram_block_reg_3_bram_6),
        .ram_block_reg_3_bram_6_1(\slv_reg0_reg[0]_rep_n_0 ),
        .ram_block_reg_3_bram_6_2(ram_block_reg_3_bram_6_0),
        .ram_block_reg_3_bram_7_0(ram_block_reg_3_bram_7),
        .ram_block_reg_3_bram_7_1(ram_block_reg_3_bram_7_0),
        .ram_block_reg_3_bram_8_0(ram_block_reg_3_bram_8),
        .ram_block_reg_3_bram_8_1(ram_block_reg_3_bram_8_0),
        .ram_block_reg_3_bram_9_0({tdraaa_n_24,tdraaa_n_25,tdraaa_n_26,tdraaa_n_27,tdraaa_n_28,tdraaa_n_29,tdraaa_n_30,tdraaa_n_31}),
        .ram_block_reg_3_bram_9_1(ram_block_reg_3_bram_9),
        .ram_block_reg_3_bram_9_2(ram_block_reg_3_bram_9_0),
        .ram_block_reg_3_bram_9_3(ram_block_reg_3_bram_9_1),
        .ram_rdata(ram_rdata),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simpleuart
   (send_dummy_reg_0,
    recv_buf_valid,
    Q,
    \send_bitcnt_reg[2]_0 ,
    ser_tx,
    simpleuart_reg_dat_do,
    clk,
    SS,
    \send_bitcnt_reg[1]_0 ,
    D,
    reg_dat_we0,
    ser_rx,
    send_dummy_reg_1,
    reg_dat_re0,
    E);
  output send_dummy_reg_0;
  output recv_buf_valid;
  output [31:0]Q;
  output \send_bitcnt_reg[2]_0 ;
  output ser_tx;
  output [7:0]simpleuart_reg_dat_do;
  input clk;
  input [0:0]SS;
  input [0:0]\send_bitcnt_reg[1]_0 ;
  input [31:0]D;
  input reg_dat_we0;
  input ser_rx;
  input send_dummy_reg_1;
  input reg_dat_re0;
  input [3:0]E;

  wire [31:0]D;
  wire [3:0]E;
  wire [31:0]Q;
  wire [0:0]SS;
  wire clk;
  wire data1;
  wire data2;
  wire [3:0]p_1_in;
  wire p_2_in;
  wire [7:0]recv_buf_data;
  wire recv_buf_valid;
  wire recv_buf_valid_i_1_n_0;
  wire [31:0]recv_divcnt;
  wire \recv_divcnt[31]_i_2_n_0 ;
  wire \recv_divcnt_reg[16]_i_2_n_0 ;
  wire \recv_divcnt_reg[16]_i_2_n_1 ;
  wire \recv_divcnt_reg[16]_i_2_n_10 ;
  wire \recv_divcnt_reg[16]_i_2_n_11 ;
  wire \recv_divcnt_reg[16]_i_2_n_12 ;
  wire \recv_divcnt_reg[16]_i_2_n_13 ;
  wire \recv_divcnt_reg[16]_i_2_n_14 ;
  wire \recv_divcnt_reg[16]_i_2_n_15 ;
  wire \recv_divcnt_reg[16]_i_2_n_2 ;
  wire \recv_divcnt_reg[16]_i_2_n_3 ;
  wire \recv_divcnt_reg[16]_i_2_n_4 ;
  wire \recv_divcnt_reg[16]_i_2_n_5 ;
  wire \recv_divcnt_reg[16]_i_2_n_6 ;
  wire \recv_divcnt_reg[16]_i_2_n_7 ;
  wire \recv_divcnt_reg[16]_i_2_n_8 ;
  wire \recv_divcnt_reg[16]_i_2_n_9 ;
  wire \recv_divcnt_reg[24]_i_2_n_0 ;
  wire \recv_divcnt_reg[24]_i_2_n_1 ;
  wire \recv_divcnt_reg[24]_i_2_n_10 ;
  wire \recv_divcnt_reg[24]_i_2_n_11 ;
  wire \recv_divcnt_reg[24]_i_2_n_12 ;
  wire \recv_divcnt_reg[24]_i_2_n_13 ;
  wire \recv_divcnt_reg[24]_i_2_n_14 ;
  wire \recv_divcnt_reg[24]_i_2_n_15 ;
  wire \recv_divcnt_reg[24]_i_2_n_2 ;
  wire \recv_divcnt_reg[24]_i_2_n_3 ;
  wire \recv_divcnt_reg[24]_i_2_n_4 ;
  wire \recv_divcnt_reg[24]_i_2_n_5 ;
  wire \recv_divcnt_reg[24]_i_2_n_6 ;
  wire \recv_divcnt_reg[24]_i_2_n_7 ;
  wire \recv_divcnt_reg[24]_i_2_n_8 ;
  wire \recv_divcnt_reg[24]_i_2_n_9 ;
  wire \recv_divcnt_reg[31]_i_3_n_10 ;
  wire \recv_divcnt_reg[31]_i_3_n_11 ;
  wire \recv_divcnt_reg[31]_i_3_n_12 ;
  wire \recv_divcnt_reg[31]_i_3_n_13 ;
  wire \recv_divcnt_reg[31]_i_3_n_14 ;
  wire \recv_divcnt_reg[31]_i_3_n_15 ;
  wire \recv_divcnt_reg[31]_i_3_n_2 ;
  wire \recv_divcnt_reg[31]_i_3_n_3 ;
  wire \recv_divcnt_reg[31]_i_3_n_4 ;
  wire \recv_divcnt_reg[31]_i_3_n_5 ;
  wire \recv_divcnt_reg[31]_i_3_n_6 ;
  wire \recv_divcnt_reg[31]_i_3_n_7 ;
  wire \recv_divcnt_reg[31]_i_3_n_9 ;
  wire \recv_divcnt_reg[8]_i_2_n_0 ;
  wire \recv_divcnt_reg[8]_i_2_n_1 ;
  wire \recv_divcnt_reg[8]_i_2_n_10 ;
  wire \recv_divcnt_reg[8]_i_2_n_11 ;
  wire \recv_divcnt_reg[8]_i_2_n_12 ;
  wire \recv_divcnt_reg[8]_i_2_n_13 ;
  wire \recv_divcnt_reg[8]_i_2_n_14 ;
  wire \recv_divcnt_reg[8]_i_2_n_15 ;
  wire \recv_divcnt_reg[8]_i_2_n_2 ;
  wire \recv_divcnt_reg[8]_i_2_n_3 ;
  wire \recv_divcnt_reg[8]_i_2_n_4 ;
  wire \recv_divcnt_reg[8]_i_2_n_5 ;
  wire \recv_divcnt_reg[8]_i_2_n_6 ;
  wire \recv_divcnt_reg[8]_i_2_n_7 ;
  wire \recv_divcnt_reg[8]_i_2_n_8 ;
  wire \recv_divcnt_reg[8]_i_2_n_9 ;
  wire \recv_divcnt_reg_n_0_[31] ;
  wire [7:0]recv_pattern;
  wire \recv_pattern[7]_i_1_n_0 ;
  wire recv_state;
  wire [31:1]recv_state1;
  wire \recv_state[3]_i_10_n_0 ;
  wire \recv_state[3]_i_11_n_0 ;
  wire \recv_state[3]_i_12_n_0 ;
  wire \recv_state[3]_i_13_n_0 ;
  wire \recv_state[3]_i_14_n_0 ;
  wire \recv_state[3]_i_15_n_0 ;
  wire \recv_state[3]_i_16_n_0 ;
  wire \recv_state[3]_i_17_n_0 ;
  wire \recv_state[3]_i_18_n_0 ;
  wire \recv_state[3]_i_19_n_0 ;
  wire \recv_state[3]_i_20_n_0 ;
  wire \recv_state[3]_i_21_n_0 ;
  wire \recv_state[3]_i_22_n_0 ;
  wire \recv_state[3]_i_24_n_0 ;
  wire \recv_state[3]_i_25_n_0 ;
  wire \recv_state[3]_i_26_n_0 ;
  wire \recv_state[3]_i_27_n_0 ;
  wire \recv_state[3]_i_28_n_0 ;
  wire \recv_state[3]_i_29_n_0 ;
  wire \recv_state[3]_i_30_n_0 ;
  wire \recv_state[3]_i_31_n_0 ;
  wire \recv_state[3]_i_32_n_0 ;
  wire \recv_state[3]_i_33_n_0 ;
  wire \recv_state[3]_i_34_n_0 ;
  wire \recv_state[3]_i_35_n_0 ;
  wire \recv_state[3]_i_36_n_0 ;
  wire \recv_state[3]_i_37_n_0 ;
  wire \recv_state[3]_i_38_n_0 ;
  wire \recv_state[3]_i_39_n_0 ;
  wire \recv_state[3]_i_40_n_0 ;
  wire \recv_state[3]_i_41_n_0 ;
  wire \recv_state[3]_i_42_n_0 ;
  wire \recv_state[3]_i_43_n_0 ;
  wire \recv_state[3]_i_44_n_0 ;
  wire \recv_state[3]_i_45_n_0 ;
  wire \recv_state[3]_i_46_n_0 ;
  wire \recv_state[3]_i_47_n_0 ;
  wire \recv_state[3]_i_48_n_0 ;
  wire \recv_state[3]_i_49_n_0 ;
  wire \recv_state[3]_i_50_n_0 ;
  wire \recv_state[3]_i_51_n_0 ;
  wire \recv_state[3]_i_52_n_0 ;
  wire \recv_state[3]_i_53_n_0 ;
  wire \recv_state[3]_i_54_n_0 ;
  wire \recv_state[3]_i_55_n_0 ;
  wire \recv_state[3]_i_56_n_0 ;
  wire \recv_state[3]_i_57_n_0 ;
  wire \recv_state[3]_i_58_n_0 ;
  wire \recv_state[3]_i_59_n_0 ;
  wire \recv_state[3]_i_5_n_0 ;
  wire \recv_state[3]_i_60_n_0 ;
  wire \recv_state[3]_i_61_n_0 ;
  wire \recv_state[3]_i_62_n_0 ;
  wire \recv_state[3]_i_63_n_0 ;
  wire \recv_state[3]_i_64_n_0 ;
  wire \recv_state[3]_i_65_n_0 ;
  wire \recv_state[3]_i_66_n_0 ;
  wire \recv_state[3]_i_67_n_0 ;
  wire \recv_state[3]_i_68_n_0 ;
  wire \recv_state[3]_i_69_n_0 ;
  wire \recv_state[3]_i_70_n_0 ;
  wire \recv_state[3]_i_71_n_0 ;
  wire \recv_state[3]_i_7_n_0 ;
  wire \recv_state[3]_i_8_n_0 ;
  wire \recv_state[3]_i_9_n_0 ;
  wire \recv_state_reg[3]_i_23_n_0 ;
  wire \recv_state_reg[3]_i_23_n_1 ;
  wire \recv_state_reg[3]_i_23_n_2 ;
  wire \recv_state_reg[3]_i_23_n_3 ;
  wire \recv_state_reg[3]_i_23_n_4 ;
  wire \recv_state_reg[3]_i_23_n_5 ;
  wire \recv_state_reg[3]_i_23_n_6 ;
  wire \recv_state_reg[3]_i_23_n_7 ;
  wire \recv_state_reg[3]_i_3_n_1 ;
  wire \recv_state_reg[3]_i_3_n_2 ;
  wire \recv_state_reg[3]_i_3_n_3 ;
  wire \recv_state_reg[3]_i_3_n_4 ;
  wire \recv_state_reg[3]_i_3_n_5 ;
  wire \recv_state_reg[3]_i_3_n_6 ;
  wire \recv_state_reg[3]_i_3_n_7 ;
  wire \recv_state_reg[3]_i_4_n_1 ;
  wire \recv_state_reg[3]_i_4_n_2 ;
  wire \recv_state_reg[3]_i_4_n_3 ;
  wire \recv_state_reg[3]_i_4_n_4 ;
  wire \recv_state_reg[3]_i_4_n_5 ;
  wire \recv_state_reg[3]_i_4_n_6 ;
  wire \recv_state_reg[3]_i_4_n_7 ;
  wire \recv_state_reg[3]_i_6_n_0 ;
  wire \recv_state_reg[3]_i_6_n_1 ;
  wire \recv_state_reg[3]_i_6_n_2 ;
  wire \recv_state_reg[3]_i_6_n_3 ;
  wire \recv_state_reg[3]_i_6_n_4 ;
  wire \recv_state_reg[3]_i_6_n_5 ;
  wire \recv_state_reg[3]_i_6_n_6 ;
  wire \recv_state_reg[3]_i_6_n_7 ;
  wire \recv_state_reg_n_0_[0] ;
  wire \recv_state_reg_n_0_[1] ;
  wire \recv_state_reg_n_0_[2] ;
  wire \recv_state_reg_n_0_[3] ;
  wire reg_dat_re0;
  wire reg_dat_we0;
  wire send_bitcnt;
  wire \send_bitcnt[0]_i_1_n_0 ;
  wire \send_bitcnt[1]_i_1_n_0 ;
  wire \send_bitcnt[2]_i_1_n_0 ;
  wire \send_bitcnt[2]_i_2_n_0 ;
  wire \send_bitcnt[3]_i_1_n_0 ;
  wire [0:0]\send_bitcnt_reg[1]_0 ;
  wire \send_bitcnt_reg[2]_0 ;
  wire \send_bitcnt_reg_n_0_[0] ;
  wire \send_bitcnt_reg_n_0_[1] ;
  wire \send_bitcnt_reg_n_0_[2] ;
  wire \send_bitcnt_reg_n_0_[3] ;
  wire \send_divcnt[0]_i_2_n_0 ;
  wire [31:0]send_divcnt_reg;
  wire \send_divcnt_reg[0]_i_1_n_0 ;
  wire \send_divcnt_reg[0]_i_1_n_1 ;
  wire \send_divcnt_reg[0]_i_1_n_10 ;
  wire \send_divcnt_reg[0]_i_1_n_11 ;
  wire \send_divcnt_reg[0]_i_1_n_12 ;
  wire \send_divcnt_reg[0]_i_1_n_13 ;
  wire \send_divcnt_reg[0]_i_1_n_14 ;
  wire \send_divcnt_reg[0]_i_1_n_15 ;
  wire \send_divcnt_reg[0]_i_1_n_2 ;
  wire \send_divcnt_reg[0]_i_1_n_3 ;
  wire \send_divcnt_reg[0]_i_1_n_4 ;
  wire \send_divcnt_reg[0]_i_1_n_5 ;
  wire \send_divcnt_reg[0]_i_1_n_6 ;
  wire \send_divcnt_reg[0]_i_1_n_7 ;
  wire \send_divcnt_reg[0]_i_1_n_8 ;
  wire \send_divcnt_reg[0]_i_1_n_9 ;
  wire \send_divcnt_reg[16]_i_1_n_0 ;
  wire \send_divcnt_reg[16]_i_1_n_1 ;
  wire \send_divcnt_reg[16]_i_1_n_10 ;
  wire \send_divcnt_reg[16]_i_1_n_11 ;
  wire \send_divcnt_reg[16]_i_1_n_12 ;
  wire \send_divcnt_reg[16]_i_1_n_13 ;
  wire \send_divcnt_reg[16]_i_1_n_14 ;
  wire \send_divcnt_reg[16]_i_1_n_15 ;
  wire \send_divcnt_reg[16]_i_1_n_2 ;
  wire \send_divcnt_reg[16]_i_1_n_3 ;
  wire \send_divcnt_reg[16]_i_1_n_4 ;
  wire \send_divcnt_reg[16]_i_1_n_5 ;
  wire \send_divcnt_reg[16]_i_1_n_6 ;
  wire \send_divcnt_reg[16]_i_1_n_7 ;
  wire \send_divcnt_reg[16]_i_1_n_8 ;
  wire \send_divcnt_reg[16]_i_1_n_9 ;
  wire \send_divcnt_reg[24]_i_1_n_1 ;
  wire \send_divcnt_reg[24]_i_1_n_10 ;
  wire \send_divcnt_reg[24]_i_1_n_11 ;
  wire \send_divcnt_reg[24]_i_1_n_12 ;
  wire \send_divcnt_reg[24]_i_1_n_13 ;
  wire \send_divcnt_reg[24]_i_1_n_14 ;
  wire \send_divcnt_reg[24]_i_1_n_15 ;
  wire \send_divcnt_reg[24]_i_1_n_2 ;
  wire \send_divcnt_reg[24]_i_1_n_3 ;
  wire \send_divcnt_reg[24]_i_1_n_4 ;
  wire \send_divcnt_reg[24]_i_1_n_5 ;
  wire \send_divcnt_reg[24]_i_1_n_6 ;
  wire \send_divcnt_reg[24]_i_1_n_7 ;
  wire \send_divcnt_reg[24]_i_1_n_8 ;
  wire \send_divcnt_reg[24]_i_1_n_9 ;
  wire \send_divcnt_reg[8]_i_1_n_0 ;
  wire \send_divcnt_reg[8]_i_1_n_1 ;
  wire \send_divcnt_reg[8]_i_1_n_10 ;
  wire \send_divcnt_reg[8]_i_1_n_11 ;
  wire \send_divcnt_reg[8]_i_1_n_12 ;
  wire \send_divcnt_reg[8]_i_1_n_13 ;
  wire \send_divcnt_reg[8]_i_1_n_14 ;
  wire \send_divcnt_reg[8]_i_1_n_15 ;
  wire \send_divcnt_reg[8]_i_1_n_2 ;
  wire \send_divcnt_reg[8]_i_1_n_3 ;
  wire \send_divcnt_reg[8]_i_1_n_4 ;
  wire \send_divcnt_reg[8]_i_1_n_5 ;
  wire \send_divcnt_reg[8]_i_1_n_6 ;
  wire \send_divcnt_reg[8]_i_1_n_7 ;
  wire \send_divcnt_reg[8]_i_1_n_8 ;
  wire \send_divcnt_reg[8]_i_1_n_9 ;
  wire send_dummy_i_1_n_0;
  wire send_dummy_reg_0;
  wire send_dummy_reg_1;
  wire [8:0]send_pattern;
  wire \send_pattern[0]_i_10_n_0 ;
  wire \send_pattern[0]_i_11_n_0 ;
  wire \send_pattern[0]_i_12_n_0 ;
  wire \send_pattern[0]_i_13_n_0 ;
  wire \send_pattern[0]_i_14_n_0 ;
  wire \send_pattern[0]_i_15_n_0 ;
  wire \send_pattern[0]_i_16_n_0 ;
  wire \send_pattern[0]_i_17_n_0 ;
  wire \send_pattern[0]_i_18_n_0 ;
  wire \send_pattern[0]_i_19_n_0 ;
  wire \send_pattern[0]_i_20_n_0 ;
  wire \send_pattern[0]_i_21_n_0 ;
  wire \send_pattern[0]_i_22_n_0 ;
  wire \send_pattern[0]_i_23_n_0 ;
  wire \send_pattern[0]_i_24_n_0 ;
  wire \send_pattern[0]_i_25_n_0 ;
  wire \send_pattern[0]_i_26_n_0 ;
  wire \send_pattern[0]_i_27_n_0 ;
  wire \send_pattern[0]_i_28_n_0 ;
  wire \send_pattern[0]_i_29_n_0 ;
  wire \send_pattern[0]_i_30_n_0 ;
  wire \send_pattern[0]_i_31_n_0 ;
  wire \send_pattern[0]_i_32_n_0 ;
  wire \send_pattern[0]_i_33_n_0 ;
  wire \send_pattern[0]_i_34_n_0 ;
  wire \send_pattern[0]_i_35_n_0 ;
  wire \send_pattern[0]_i_36_n_0 ;
  wire \send_pattern[0]_i_37_n_0 ;
  wire \send_pattern[0]_i_38_n_0 ;
  wire \send_pattern[0]_i_39_n_0 ;
  wire \send_pattern[0]_i_3_n_0 ;
  wire \send_pattern[0]_i_40_n_0 ;
  wire \send_pattern[0]_i_6_n_0 ;
  wire \send_pattern[0]_i_9_n_0 ;
  wire \send_pattern_reg[0]_i_4_n_0 ;
  wire \send_pattern_reg[0]_i_4_n_1 ;
  wire \send_pattern_reg[0]_i_4_n_2 ;
  wire \send_pattern_reg[0]_i_4_n_3 ;
  wire \send_pattern_reg[0]_i_4_n_4 ;
  wire \send_pattern_reg[0]_i_4_n_5 ;
  wire \send_pattern_reg[0]_i_4_n_6 ;
  wire \send_pattern_reg[0]_i_4_n_7 ;
  wire \send_pattern_reg[0]_i_8_n_0 ;
  wire \send_pattern_reg[0]_i_8_n_1 ;
  wire \send_pattern_reg[0]_i_8_n_2 ;
  wire \send_pattern_reg[0]_i_8_n_3 ;
  wire \send_pattern_reg[0]_i_8_n_4 ;
  wire \send_pattern_reg[0]_i_8_n_5 ;
  wire \send_pattern_reg[0]_i_8_n_6 ;
  wire \send_pattern_reg[0]_i_8_n_7 ;
  wire \send_pattern_reg_n_0_[1] ;
  wire \send_pattern_reg_n_0_[2] ;
  wire \send_pattern_reg_n_0_[3] ;
  wire \send_pattern_reg_n_0_[4] ;
  wire \send_pattern_reg_n_0_[5] ;
  wire \send_pattern_reg_n_0_[6] ;
  wire \send_pattern_reg_n_0_[7] ;
  wire \send_pattern_reg_n_0_[8] ;
  wire ser_rx;
  wire ser_tx;
  wire [7:0]simpleuart_reg_dat_do;
  wire [7:6]\NLW_recv_divcnt_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_recv_divcnt_reg[31]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_recv_state_reg[3]_i_23_O_UNCONNECTED ;
  wire [7:0]\NLW_recv_state_reg[3]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_recv_state_reg[3]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_recv_state_reg[3]_i_6_O_UNCONNECTED ;
  wire [7:7]\NLW_send_divcnt_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_send_pattern_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_send_pattern_reg[0]_i_8_O_UNCONNECTED ;

  FDSE \cfg_divider_reg[0] 
       (.C(clk),
        .CE(E[0]),
        .D(D[0]),
        .Q(Q[0]),
        .S(SS));
  FDRE \cfg_divider_reg[10] 
       (.C(clk),
        .CE(E[1]),
        .D(D[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE \cfg_divider_reg[11] 
       (.C(clk),
        .CE(E[1]),
        .D(D[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE \cfg_divider_reg[12] 
       (.C(clk),
        .CE(E[1]),
        .D(D[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE \cfg_divider_reg[13] 
       (.C(clk),
        .CE(E[1]),
        .D(D[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE \cfg_divider_reg[14] 
       (.C(clk),
        .CE(E[1]),
        .D(D[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE \cfg_divider_reg[15] 
       (.C(clk),
        .CE(E[1]),
        .D(D[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE \cfg_divider_reg[16] 
       (.C(clk),
        .CE(E[2]),
        .D(D[16]),
        .Q(Q[16]),
        .R(SS));
  FDRE \cfg_divider_reg[17] 
       (.C(clk),
        .CE(E[2]),
        .D(D[17]),
        .Q(Q[17]),
        .R(SS));
  FDRE \cfg_divider_reg[18] 
       (.C(clk),
        .CE(E[2]),
        .D(D[18]),
        .Q(Q[18]),
        .R(SS));
  FDRE \cfg_divider_reg[19] 
       (.C(clk),
        .CE(E[2]),
        .D(D[19]),
        .Q(Q[19]),
        .R(SS));
  FDRE \cfg_divider_reg[1] 
       (.C(clk),
        .CE(E[0]),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE \cfg_divider_reg[20] 
       (.C(clk),
        .CE(E[2]),
        .D(D[20]),
        .Q(Q[20]),
        .R(SS));
  FDRE \cfg_divider_reg[21] 
       (.C(clk),
        .CE(E[2]),
        .D(D[21]),
        .Q(Q[21]),
        .R(SS));
  FDRE \cfg_divider_reg[22] 
       (.C(clk),
        .CE(E[2]),
        .D(D[22]),
        .Q(Q[22]),
        .R(SS));
  FDRE \cfg_divider_reg[23] 
       (.C(clk),
        .CE(E[2]),
        .D(D[23]),
        .Q(Q[23]),
        .R(SS));
  FDRE \cfg_divider_reg[24] 
       (.C(clk),
        .CE(E[3]),
        .D(D[24]),
        .Q(Q[24]),
        .R(SS));
  FDRE \cfg_divider_reg[25] 
       (.C(clk),
        .CE(E[3]),
        .D(D[25]),
        .Q(Q[25]),
        .R(SS));
  FDRE \cfg_divider_reg[26] 
       (.C(clk),
        .CE(E[3]),
        .D(D[26]),
        .Q(Q[26]),
        .R(SS));
  FDRE \cfg_divider_reg[27] 
       (.C(clk),
        .CE(E[3]),
        .D(D[27]),
        .Q(Q[27]),
        .R(SS));
  FDRE \cfg_divider_reg[28] 
       (.C(clk),
        .CE(E[3]),
        .D(D[28]),
        .Q(Q[28]),
        .R(SS));
  FDRE \cfg_divider_reg[29] 
       (.C(clk),
        .CE(E[3]),
        .D(D[29]),
        .Q(Q[29]),
        .R(SS));
  FDRE \cfg_divider_reg[2] 
       (.C(clk),
        .CE(E[0]),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE \cfg_divider_reg[30] 
       (.C(clk),
        .CE(E[3]),
        .D(D[30]),
        .Q(Q[30]),
        .R(SS));
  FDRE \cfg_divider_reg[31] 
       (.C(clk),
        .CE(E[3]),
        .D(D[31]),
        .Q(Q[31]),
        .R(SS));
  FDRE \cfg_divider_reg[3] 
       (.C(clk),
        .CE(E[0]),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE \cfg_divider_reg[4] 
       (.C(clk),
        .CE(E[0]),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE \cfg_divider_reg[5] 
       (.C(clk),
        .CE(E[0]),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE \cfg_divider_reg[6] 
       (.C(clk),
        .CE(E[0]),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE \cfg_divider_reg[7] 
       (.C(clk),
        .CE(E[0]),
        .D(D[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE \cfg_divider_reg[8] 
       (.C(clk),
        .CE(E[1]),
        .D(D[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE \cfg_divider_reg[9] 
       (.C(clk),
        .CE(E[1]),
        .D(D[9]),
        .Q(Q[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[0]_i_3 
       (.I0(recv_buf_data[0]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[1]_i_3 
       (.I0(recv_buf_data[1]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[2]_i_3 
       (.I0(recv_buf_data[2]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[3]_i_3 
       (.I0(recv_buf_data[3]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[3]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[4]_i_3 
       (.I0(recv_buf_data[4]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[4]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[5]_i_3 
       (.I0(recv_buf_data[5]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[5]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[6]_i_7 
       (.I0(recv_buf_data[6]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[7]_i_3 
       (.I0(recv_buf_data[7]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[7]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \recv_buf_data[7]_i_1 
       (.I0(\recv_state_reg_n_0_[0] ),
        .I1(data2),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[2] ),
        .I4(\recv_state_reg_n_0_[3] ),
        .O(p_2_in));
  FDRE \recv_buf_data_reg[0] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[0]),
        .Q(recv_buf_data[0]),
        .R(SS));
  FDRE \recv_buf_data_reg[1] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[1]),
        .Q(recv_buf_data[1]),
        .R(SS));
  FDRE \recv_buf_data_reg[2] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[2]),
        .Q(recv_buf_data[2]),
        .R(SS));
  FDRE \recv_buf_data_reg[3] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[3]),
        .Q(recv_buf_data[3]),
        .R(SS));
  FDRE \recv_buf_data_reg[4] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[4]),
        .Q(recv_buf_data[4]),
        .R(SS));
  FDRE \recv_buf_data_reg[5] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[5]),
        .Q(recv_buf_data[5]),
        .R(SS));
  FDRE \recv_buf_data_reg[6] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[6]),
        .Q(recv_buf_data[6]),
        .R(SS));
  FDRE \recv_buf_data_reg[7] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[7]),
        .Q(recv_buf_data[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    recv_buf_valid_i_1
       (.I0(p_2_in),
        .I1(reg_dat_re0),
        .I2(recv_buf_valid),
        .O(recv_buf_valid_i_1_n_0));
  FDRE recv_buf_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(recv_buf_valid_i_1_n_0),
        .Q(recv_buf_valid),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_divcnt[0]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(recv_state1[1]),
        .O(recv_divcnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[10]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_14 ),
        .O(recv_divcnt[10]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[11]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_13 ),
        .O(recv_divcnt[11]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[12]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_12 ),
        .O(recv_divcnt[12]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[13]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_11 ),
        .O(recv_divcnt[13]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[14]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_10 ),
        .O(recv_divcnt[14]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[15]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_9 ),
        .O(recv_divcnt[15]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[16]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_8 ),
        .O(recv_divcnt[16]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[17]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_15 ),
        .O(recv_divcnt[17]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[18]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_14 ),
        .O(recv_divcnt[18]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[19]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_13 ),
        .O(recv_divcnt[19]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[1]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_15 ),
        .O(recv_divcnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[20]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_12 ),
        .O(recv_divcnt[20]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[21]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_11 ),
        .O(recv_divcnt[21]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[22]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_10 ),
        .O(recv_divcnt[22]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[23]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_9 ),
        .O(recv_divcnt[23]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[24]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_8 ),
        .O(recv_divcnt[24]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[25]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_15 ),
        .O(recv_divcnt[25]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[26]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_14 ),
        .O(recv_divcnt[26]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[27]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_13 ),
        .O(recv_divcnt[27]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[28]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_12 ),
        .O(recv_divcnt[28]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[29]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_11 ),
        .O(recv_divcnt[29]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[2]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_14 ),
        .O(recv_divcnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[30]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_10 ),
        .O(recv_divcnt[30]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[31]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_9 ),
        .O(recv_divcnt[31]));
  LUT6 #(
    .INIT(64'h3333333332B237B2)) 
    \recv_divcnt[31]_i_2 
       (.I0(\recv_state_reg_n_0_[3] ),
        .I1(data2),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .I4(data1),
        .I5(\recv_state_reg_n_0_[2] ),
        .O(\recv_divcnt[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[3]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_13 ),
        .O(recv_divcnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[4]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_12 ),
        .O(recv_divcnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[5]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_11 ),
        .O(recv_divcnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[6]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_10 ),
        .O(recv_divcnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[7]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_9 ),
        .O(recv_divcnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[8]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_8 ),
        .O(recv_divcnt[8]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[9]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_15 ),
        .O(recv_divcnt[9]));
  FDRE \recv_divcnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[0]),
        .Q(recv_state1[1]),
        .R(SS));
  FDRE \recv_divcnt_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[10]),
        .Q(recv_state1[11]),
        .R(SS));
  FDRE \recv_divcnt_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[11]),
        .Q(recv_state1[12]),
        .R(SS));
  FDRE \recv_divcnt_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[12]),
        .Q(recv_state1[13]),
        .R(SS));
  FDRE \recv_divcnt_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[13]),
        .Q(recv_state1[14]),
        .R(SS));
  FDRE \recv_divcnt_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[14]),
        .Q(recv_state1[15]),
        .R(SS));
  FDRE \recv_divcnt_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[15]),
        .Q(recv_state1[16]),
        .R(SS));
  FDRE \recv_divcnt_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[16]),
        .Q(recv_state1[17]),
        .R(SS));
  CARRY8 \recv_divcnt_reg[16]_i_2 
       (.CI(\recv_divcnt_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\recv_divcnt_reg[16]_i_2_n_0 ,\recv_divcnt_reg[16]_i_2_n_1 ,\recv_divcnt_reg[16]_i_2_n_2 ,\recv_divcnt_reg[16]_i_2_n_3 ,\recv_divcnt_reg[16]_i_2_n_4 ,\recv_divcnt_reg[16]_i_2_n_5 ,\recv_divcnt_reg[16]_i_2_n_6 ,\recv_divcnt_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\recv_divcnt_reg[16]_i_2_n_8 ,\recv_divcnt_reg[16]_i_2_n_9 ,\recv_divcnt_reg[16]_i_2_n_10 ,\recv_divcnt_reg[16]_i_2_n_11 ,\recv_divcnt_reg[16]_i_2_n_12 ,\recv_divcnt_reg[16]_i_2_n_13 ,\recv_divcnt_reg[16]_i_2_n_14 ,\recv_divcnt_reg[16]_i_2_n_15 }),
        .S(recv_state1[17:10]));
  FDRE \recv_divcnt_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[17]),
        .Q(recv_state1[18]),
        .R(SS));
  FDRE \recv_divcnt_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[18]),
        .Q(recv_state1[19]),
        .R(SS));
  FDRE \recv_divcnt_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[19]),
        .Q(recv_state1[20]),
        .R(SS));
  FDRE \recv_divcnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[1]),
        .Q(recv_state1[2]),
        .R(SS));
  FDRE \recv_divcnt_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[20]),
        .Q(recv_state1[21]),
        .R(SS));
  FDRE \recv_divcnt_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[21]),
        .Q(recv_state1[22]),
        .R(SS));
  FDRE \recv_divcnt_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[22]),
        .Q(recv_state1[23]),
        .R(SS));
  FDRE \recv_divcnt_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[23]),
        .Q(recv_state1[24]),
        .R(SS));
  FDRE \recv_divcnt_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[24]),
        .Q(recv_state1[25]),
        .R(SS));
  CARRY8 \recv_divcnt_reg[24]_i_2 
       (.CI(\recv_divcnt_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\recv_divcnt_reg[24]_i_2_n_0 ,\recv_divcnt_reg[24]_i_2_n_1 ,\recv_divcnt_reg[24]_i_2_n_2 ,\recv_divcnt_reg[24]_i_2_n_3 ,\recv_divcnt_reg[24]_i_2_n_4 ,\recv_divcnt_reg[24]_i_2_n_5 ,\recv_divcnt_reg[24]_i_2_n_6 ,\recv_divcnt_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\recv_divcnt_reg[24]_i_2_n_8 ,\recv_divcnt_reg[24]_i_2_n_9 ,\recv_divcnt_reg[24]_i_2_n_10 ,\recv_divcnt_reg[24]_i_2_n_11 ,\recv_divcnt_reg[24]_i_2_n_12 ,\recv_divcnt_reg[24]_i_2_n_13 ,\recv_divcnt_reg[24]_i_2_n_14 ,\recv_divcnt_reg[24]_i_2_n_15 }),
        .S(recv_state1[25:18]));
  FDRE \recv_divcnt_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[25]),
        .Q(recv_state1[26]),
        .R(SS));
  FDRE \recv_divcnt_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[26]),
        .Q(recv_state1[27]),
        .R(SS));
  FDRE \recv_divcnt_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[27]),
        .Q(recv_state1[28]),
        .R(SS));
  FDRE \recv_divcnt_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[28]),
        .Q(recv_state1[29]),
        .R(SS));
  FDRE \recv_divcnt_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[29]),
        .Q(recv_state1[30]),
        .R(SS));
  FDRE \recv_divcnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[2]),
        .Q(recv_state1[3]),
        .R(SS));
  FDRE \recv_divcnt_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[30]),
        .Q(recv_state1[31]),
        .R(SS));
  FDRE \recv_divcnt_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[31]),
        .Q(\recv_divcnt_reg_n_0_[31] ),
        .R(SS));
  CARRY8 \recv_divcnt_reg[31]_i_3 
       (.CI(\recv_divcnt_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_recv_divcnt_reg[31]_i_3_CO_UNCONNECTED [7:6],\recv_divcnt_reg[31]_i_3_n_2 ,\recv_divcnt_reg[31]_i_3_n_3 ,\recv_divcnt_reg[31]_i_3_n_4 ,\recv_divcnt_reg[31]_i_3_n_5 ,\recv_divcnt_reg[31]_i_3_n_6 ,\recv_divcnt_reg[31]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_recv_divcnt_reg[31]_i_3_O_UNCONNECTED [7],\recv_divcnt_reg[31]_i_3_n_9 ,\recv_divcnt_reg[31]_i_3_n_10 ,\recv_divcnt_reg[31]_i_3_n_11 ,\recv_divcnt_reg[31]_i_3_n_12 ,\recv_divcnt_reg[31]_i_3_n_13 ,\recv_divcnt_reg[31]_i_3_n_14 ,\recv_divcnt_reg[31]_i_3_n_15 }),
        .S({1'b0,\recv_divcnt_reg_n_0_[31] ,recv_state1[31:26]}));
  FDRE \recv_divcnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[3]),
        .Q(recv_state1[4]),
        .R(SS));
  FDRE \recv_divcnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[4]),
        .Q(recv_state1[5]),
        .R(SS));
  FDRE \recv_divcnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[5]),
        .Q(recv_state1[6]),
        .R(SS));
  FDRE \recv_divcnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[6]),
        .Q(recv_state1[7]),
        .R(SS));
  FDRE \recv_divcnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[7]),
        .Q(recv_state1[8]),
        .R(SS));
  FDRE \recv_divcnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[8]),
        .Q(recv_state1[9]),
        .R(SS));
  CARRY8 \recv_divcnt_reg[8]_i_2 
       (.CI(recv_state1[1]),
        .CI_TOP(1'b0),
        .CO({\recv_divcnt_reg[8]_i_2_n_0 ,\recv_divcnt_reg[8]_i_2_n_1 ,\recv_divcnt_reg[8]_i_2_n_2 ,\recv_divcnt_reg[8]_i_2_n_3 ,\recv_divcnt_reg[8]_i_2_n_4 ,\recv_divcnt_reg[8]_i_2_n_5 ,\recv_divcnt_reg[8]_i_2_n_6 ,\recv_divcnt_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\recv_divcnt_reg[8]_i_2_n_8 ,\recv_divcnt_reg[8]_i_2_n_9 ,\recv_divcnt_reg[8]_i_2_n_10 ,\recv_divcnt_reg[8]_i_2_n_11 ,\recv_divcnt_reg[8]_i_2_n_12 ,\recv_divcnt_reg[8]_i_2_n_13 ,\recv_divcnt_reg[8]_i_2_n_14 ,\recv_divcnt_reg[8]_i_2_n_15 }),
        .S(recv_state1[9:2]));
  FDRE \recv_divcnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[9]),
        .Q(recv_state1[10]),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFFA0000)) 
    \recv_pattern[7]_i_1 
       (.I0(\recv_state_reg_n_0_[2] ),
        .I1(\recv_state_reg_n_0_[0] ),
        .I2(\recv_state_reg_n_0_[3] ),
        .I3(\recv_state_reg_n_0_[1] ),
        .I4(data2),
        .O(\recv_pattern[7]_i_1_n_0 ));
  FDRE \recv_pattern_reg[0] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[1]),
        .Q(recv_pattern[0]),
        .R(SS));
  FDRE \recv_pattern_reg[1] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[2]),
        .Q(recv_pattern[1]),
        .R(SS));
  FDRE \recv_pattern_reg[2] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[3]),
        .Q(recv_pattern[2]),
        .R(SS));
  FDRE \recv_pattern_reg[3] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[4]),
        .Q(recv_pattern[3]),
        .R(SS));
  FDRE \recv_pattern_reg[4] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[5]),
        .Q(recv_pattern[4]),
        .R(SS));
  FDRE \recv_pattern_reg[5] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[6]),
        .Q(recv_pattern[5]),
        .R(SS));
  FDRE \recv_pattern_reg[6] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[7]),
        .Q(recv_pattern[6]),
        .R(SS));
  FDRE \recv_pattern_reg[7] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(ser_rx),
        .Q(recv_pattern[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \recv_state[0]_i_1 
       (.I0(\recv_state_reg_n_0_[1] ),
        .I1(\recv_state_reg_n_0_[2] ),
        .I2(\recv_state_reg_n_0_[3] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \recv_state[1]_i_1 
       (.I0(\recv_state_reg_n_0_[2] ),
        .I1(\recv_state_reg_n_0_[3] ),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .O(p_1_in[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \recv_state[2]_i_1 
       (.I0(\recv_state_reg_n_0_[1] ),
        .I1(\recv_state_reg_n_0_[0] ),
        .I2(\recv_state_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hFF00D1D1)) 
    \recv_state[3]_i_1 
       (.I0(ser_rx),
        .I1(\recv_state_reg_n_0_[0] ),
        .I2(data1),
        .I3(data2),
        .I4(\recv_state[3]_i_5_n_0 ),
        .O(recv_state));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_10 
       (.I0(recv_state1[25]),
        .I1(Q[25]),
        .I2(recv_state1[24]),
        .I3(Q[24]),
        .O(\recv_state[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_11 
       (.I0(recv_state1[23]),
        .I1(Q[23]),
        .I2(recv_state1[22]),
        .I3(Q[22]),
        .O(\recv_state[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_12 
       (.I0(recv_state1[21]),
        .I1(Q[21]),
        .I2(recv_state1[20]),
        .I3(Q[20]),
        .O(\recv_state[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_13 
       (.I0(recv_state1[19]),
        .I1(Q[19]),
        .I2(recv_state1[18]),
        .I3(Q[18]),
        .O(\recv_state[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_14 
       (.I0(recv_state1[17]),
        .I1(Q[17]),
        .I2(recv_state1[16]),
        .I3(Q[16]),
        .O(\recv_state[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_15 
       (.I0(recv_state1[31]),
        .I1(Q[31]),
        .I2(recv_state1[30]),
        .I3(Q[30]),
        .O(\recv_state[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_16 
       (.I0(recv_state1[29]),
        .I1(Q[29]),
        .I2(recv_state1[28]),
        .I3(Q[28]),
        .O(\recv_state[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_17 
       (.I0(recv_state1[27]),
        .I1(Q[27]),
        .I2(recv_state1[26]),
        .I3(Q[26]),
        .O(\recv_state[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_18 
       (.I0(recv_state1[25]),
        .I1(Q[25]),
        .I2(recv_state1[24]),
        .I3(Q[24]),
        .O(\recv_state[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_19 
       (.I0(recv_state1[23]),
        .I1(Q[23]),
        .I2(recv_state1[22]),
        .I3(Q[22]),
        .O(\recv_state[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h6A8A)) 
    \recv_state[3]_i_2 
       (.I0(\recv_state_reg_n_0_[3] ),
        .I1(\recv_state_reg_n_0_[2] ),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_20 
       (.I0(recv_state1[21]),
        .I1(Q[21]),
        .I2(recv_state1[20]),
        .I3(Q[20]),
        .O(\recv_state[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_21 
       (.I0(recv_state1[19]),
        .I1(Q[19]),
        .I2(recv_state1[18]),
        .I3(Q[18]),
        .O(\recv_state[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_22 
       (.I0(recv_state1[17]),
        .I1(Q[17]),
        .I2(recv_state1[16]),
        .I3(Q[16]),
        .O(\recv_state[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_24 
       (.I0(\recv_divcnt_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(recv_state1[31]),
        .I3(Q[30]),
        .O(\recv_state[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_25 
       (.I0(recv_state1[30]),
        .I1(Q[29]),
        .I2(recv_state1[29]),
        .I3(Q[28]),
        .O(\recv_state[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_26 
       (.I0(recv_state1[28]),
        .I1(Q[27]),
        .I2(recv_state1[27]),
        .I3(Q[26]),
        .O(\recv_state[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_27 
       (.I0(recv_state1[26]),
        .I1(Q[25]),
        .I2(recv_state1[25]),
        .I3(Q[24]),
        .O(\recv_state[3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_28 
       (.I0(recv_state1[24]),
        .I1(Q[23]),
        .I2(recv_state1[23]),
        .I3(Q[22]),
        .O(\recv_state[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_29 
       (.I0(recv_state1[22]),
        .I1(Q[21]),
        .I2(recv_state1[21]),
        .I3(Q[20]),
        .O(\recv_state[3]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_30 
       (.I0(recv_state1[20]),
        .I1(Q[19]),
        .I2(recv_state1[19]),
        .I3(Q[18]),
        .O(\recv_state[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_31 
       (.I0(recv_state1[18]),
        .I1(Q[17]),
        .I2(recv_state1[17]),
        .I3(Q[16]),
        .O(\recv_state[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_32 
       (.I0(\recv_divcnt_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(recv_state1[31]),
        .I3(Q[30]),
        .O(\recv_state[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_33 
       (.I0(recv_state1[30]),
        .I1(Q[29]),
        .I2(recv_state1[29]),
        .I3(Q[28]),
        .O(\recv_state[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_34 
       (.I0(recv_state1[28]),
        .I1(Q[27]),
        .I2(recv_state1[27]),
        .I3(Q[26]),
        .O(\recv_state[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_35 
       (.I0(recv_state1[26]),
        .I1(Q[25]),
        .I2(recv_state1[25]),
        .I3(Q[24]),
        .O(\recv_state[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_36 
       (.I0(recv_state1[24]),
        .I1(Q[23]),
        .I2(recv_state1[23]),
        .I3(Q[22]),
        .O(\recv_state[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_37 
       (.I0(recv_state1[22]),
        .I1(Q[21]),
        .I2(recv_state1[21]),
        .I3(Q[20]),
        .O(\recv_state[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_38 
       (.I0(recv_state1[20]),
        .I1(Q[19]),
        .I2(recv_state1[19]),
        .I3(Q[18]),
        .O(\recv_state[3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_39 
       (.I0(recv_state1[18]),
        .I1(Q[17]),
        .I2(recv_state1[17]),
        .I3(Q[16]),
        .O(\recv_state[3]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_40 
       (.I0(recv_state1[15]),
        .I1(Q[15]),
        .I2(recv_state1[14]),
        .I3(Q[14]),
        .O(\recv_state[3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_41 
       (.I0(recv_state1[13]),
        .I1(Q[13]),
        .I2(recv_state1[12]),
        .I3(Q[12]),
        .O(\recv_state[3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_42 
       (.I0(recv_state1[11]),
        .I1(Q[11]),
        .I2(recv_state1[10]),
        .I3(Q[10]),
        .O(\recv_state[3]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_43 
       (.I0(recv_state1[9]),
        .I1(Q[9]),
        .I2(recv_state1[8]),
        .I3(Q[8]),
        .O(\recv_state[3]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_44 
       (.I0(recv_state1[7]),
        .I1(Q[7]),
        .I2(recv_state1[6]),
        .I3(Q[6]),
        .O(\recv_state[3]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_45 
       (.I0(recv_state1[5]),
        .I1(Q[5]),
        .I2(recv_state1[4]),
        .I3(Q[4]),
        .O(\recv_state[3]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_46 
       (.I0(recv_state1[3]),
        .I1(Q[3]),
        .I2(recv_state1[2]),
        .I3(Q[2]),
        .O(\recv_state[3]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \recv_state[3]_i_47 
       (.I0(recv_state1[1]),
        .I1(Q[1]),
        .O(\recv_state[3]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_48 
       (.I0(recv_state1[15]),
        .I1(Q[15]),
        .I2(recv_state1[14]),
        .I3(Q[14]),
        .O(\recv_state[3]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_49 
       (.I0(recv_state1[13]),
        .I1(Q[13]),
        .I2(recv_state1[12]),
        .I3(Q[12]),
        .O(\recv_state[3]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_state[3]_i_5 
       (.I0(\recv_state_reg_n_0_[2] ),
        .I1(\recv_state_reg_n_0_[1] ),
        .I2(\recv_state_reg_n_0_[3] ),
        .O(\recv_state[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_50 
       (.I0(recv_state1[11]),
        .I1(Q[11]),
        .I2(recv_state1[10]),
        .I3(Q[10]),
        .O(\recv_state[3]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_51 
       (.I0(recv_state1[9]),
        .I1(Q[9]),
        .I2(recv_state1[8]),
        .I3(Q[8]),
        .O(\recv_state[3]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_52 
       (.I0(recv_state1[7]),
        .I1(Q[7]),
        .I2(recv_state1[6]),
        .I3(Q[6]),
        .O(\recv_state[3]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_53 
       (.I0(recv_state1[5]),
        .I1(Q[5]),
        .I2(recv_state1[4]),
        .I3(Q[4]),
        .O(\recv_state[3]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_54 
       (.I0(recv_state1[3]),
        .I1(Q[3]),
        .I2(recv_state1[2]),
        .I3(Q[2]),
        .O(\recv_state[3]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \recv_state[3]_i_55 
       (.I0(recv_state1[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\recv_state[3]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_56 
       (.I0(recv_state1[16]),
        .I1(Q[15]),
        .I2(recv_state1[15]),
        .I3(Q[14]),
        .O(\recv_state[3]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_57 
       (.I0(recv_state1[14]),
        .I1(Q[13]),
        .I2(recv_state1[13]),
        .I3(Q[12]),
        .O(\recv_state[3]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_58 
       (.I0(recv_state1[12]),
        .I1(Q[11]),
        .I2(recv_state1[11]),
        .I3(Q[10]),
        .O(\recv_state[3]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_59 
       (.I0(recv_state1[10]),
        .I1(Q[9]),
        .I2(recv_state1[9]),
        .I3(Q[8]),
        .O(\recv_state[3]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_60 
       (.I0(recv_state1[8]),
        .I1(Q[7]),
        .I2(recv_state1[7]),
        .I3(Q[6]),
        .O(\recv_state[3]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_61 
       (.I0(recv_state1[6]),
        .I1(Q[5]),
        .I2(recv_state1[5]),
        .I3(Q[4]),
        .O(\recv_state[3]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_62 
       (.I0(recv_state1[4]),
        .I1(Q[3]),
        .I2(recv_state1[3]),
        .I3(Q[2]),
        .O(\recv_state[3]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_63 
       (.I0(recv_state1[2]),
        .I1(Q[1]),
        .I2(recv_state1[1]),
        .I3(Q[0]),
        .O(\recv_state[3]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_64 
       (.I0(recv_state1[16]),
        .I1(Q[15]),
        .I2(recv_state1[15]),
        .I3(Q[14]),
        .O(\recv_state[3]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_65 
       (.I0(recv_state1[14]),
        .I1(Q[13]),
        .I2(recv_state1[13]),
        .I3(Q[12]),
        .O(\recv_state[3]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_66 
       (.I0(recv_state1[12]),
        .I1(Q[11]),
        .I2(recv_state1[11]),
        .I3(Q[10]),
        .O(\recv_state[3]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_67 
       (.I0(recv_state1[10]),
        .I1(Q[9]),
        .I2(recv_state1[9]),
        .I3(Q[8]),
        .O(\recv_state[3]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_68 
       (.I0(recv_state1[8]),
        .I1(Q[7]),
        .I2(recv_state1[7]),
        .I3(Q[6]),
        .O(\recv_state[3]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_69 
       (.I0(recv_state1[6]),
        .I1(Q[5]),
        .I2(recv_state1[5]),
        .I3(Q[4]),
        .O(\recv_state[3]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_7 
       (.I0(recv_state1[31]),
        .I1(Q[31]),
        .I2(recv_state1[30]),
        .I3(Q[30]),
        .O(\recv_state[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_70 
       (.I0(recv_state1[4]),
        .I1(Q[3]),
        .I2(recv_state1[3]),
        .I3(Q[2]),
        .O(\recv_state[3]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_71 
       (.I0(recv_state1[2]),
        .I1(Q[1]),
        .I2(recv_state1[1]),
        .I3(Q[0]),
        .O(\recv_state[3]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_8 
       (.I0(recv_state1[29]),
        .I1(Q[29]),
        .I2(recv_state1[28]),
        .I3(Q[28]),
        .O(\recv_state[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_9 
       (.I0(recv_state1[27]),
        .I1(Q[27]),
        .I2(recv_state1[26]),
        .I3(Q[26]),
        .O(\recv_state[3]_i_9_n_0 ));
  FDRE \recv_state_reg[0] 
       (.C(clk),
        .CE(recv_state),
        .D(p_1_in[0]),
        .Q(\recv_state_reg_n_0_[0] ),
        .R(SS));
  FDRE \recv_state_reg[1] 
       (.C(clk),
        .CE(recv_state),
        .D(p_1_in[1]),
        .Q(\recv_state_reg_n_0_[1] ),
        .R(SS));
  FDRE \recv_state_reg[2] 
       (.C(clk),
        .CE(recv_state),
        .D(p_1_in[2]),
        .Q(\recv_state_reg_n_0_[2] ),
        .R(SS));
  FDRE \recv_state_reg[3] 
       (.C(clk),
        .CE(recv_state),
        .D(p_1_in[3]),
        .Q(\recv_state_reg_n_0_[3] ),
        .R(SS));
  CARRY8 \recv_state_reg[3]_i_23 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\recv_state_reg[3]_i_23_n_0 ,\recv_state_reg[3]_i_23_n_1 ,\recv_state_reg[3]_i_23_n_2 ,\recv_state_reg[3]_i_23_n_3 ,\recv_state_reg[3]_i_23_n_4 ,\recv_state_reg[3]_i_23_n_5 ,\recv_state_reg[3]_i_23_n_6 ,\recv_state_reg[3]_i_23_n_7 }),
        .DI({\recv_state[3]_i_56_n_0 ,\recv_state[3]_i_57_n_0 ,\recv_state[3]_i_58_n_0 ,\recv_state[3]_i_59_n_0 ,\recv_state[3]_i_60_n_0 ,\recv_state[3]_i_61_n_0 ,\recv_state[3]_i_62_n_0 ,\recv_state[3]_i_63_n_0 }),
        .O(\NLW_recv_state_reg[3]_i_23_O_UNCONNECTED [7:0]),
        .S({\recv_state[3]_i_64_n_0 ,\recv_state[3]_i_65_n_0 ,\recv_state[3]_i_66_n_0 ,\recv_state[3]_i_67_n_0 ,\recv_state[3]_i_68_n_0 ,\recv_state[3]_i_69_n_0 ,\recv_state[3]_i_70_n_0 ,\recv_state[3]_i_71_n_0 }));
  CARRY8 \recv_state_reg[3]_i_3 
       (.CI(\recv_state_reg[3]_i_6_n_0 ),
        .CI_TOP(1'b0),
        .CO({data1,\recv_state_reg[3]_i_3_n_1 ,\recv_state_reg[3]_i_3_n_2 ,\recv_state_reg[3]_i_3_n_3 ,\recv_state_reg[3]_i_3_n_4 ,\recv_state_reg[3]_i_3_n_5 ,\recv_state_reg[3]_i_3_n_6 ,\recv_state_reg[3]_i_3_n_7 }),
        .DI({\recv_state[3]_i_7_n_0 ,\recv_state[3]_i_8_n_0 ,\recv_state[3]_i_9_n_0 ,\recv_state[3]_i_10_n_0 ,\recv_state[3]_i_11_n_0 ,\recv_state[3]_i_12_n_0 ,\recv_state[3]_i_13_n_0 ,\recv_state[3]_i_14_n_0 }),
        .O(\NLW_recv_state_reg[3]_i_3_O_UNCONNECTED [7:0]),
        .S({\recv_state[3]_i_15_n_0 ,\recv_state[3]_i_16_n_0 ,\recv_state[3]_i_17_n_0 ,\recv_state[3]_i_18_n_0 ,\recv_state[3]_i_19_n_0 ,\recv_state[3]_i_20_n_0 ,\recv_state[3]_i_21_n_0 ,\recv_state[3]_i_22_n_0 }));
  CARRY8 \recv_state_reg[3]_i_4 
       (.CI(\recv_state_reg[3]_i_23_n_0 ),
        .CI_TOP(1'b0),
        .CO({data2,\recv_state_reg[3]_i_4_n_1 ,\recv_state_reg[3]_i_4_n_2 ,\recv_state_reg[3]_i_4_n_3 ,\recv_state_reg[3]_i_4_n_4 ,\recv_state_reg[3]_i_4_n_5 ,\recv_state_reg[3]_i_4_n_6 ,\recv_state_reg[3]_i_4_n_7 }),
        .DI({\recv_state[3]_i_24_n_0 ,\recv_state[3]_i_25_n_0 ,\recv_state[3]_i_26_n_0 ,\recv_state[3]_i_27_n_0 ,\recv_state[3]_i_28_n_0 ,\recv_state[3]_i_29_n_0 ,\recv_state[3]_i_30_n_0 ,\recv_state[3]_i_31_n_0 }),
        .O(\NLW_recv_state_reg[3]_i_4_O_UNCONNECTED [7:0]),
        .S({\recv_state[3]_i_32_n_0 ,\recv_state[3]_i_33_n_0 ,\recv_state[3]_i_34_n_0 ,\recv_state[3]_i_35_n_0 ,\recv_state[3]_i_36_n_0 ,\recv_state[3]_i_37_n_0 ,\recv_state[3]_i_38_n_0 ,\recv_state[3]_i_39_n_0 }));
  CARRY8 \recv_state_reg[3]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\recv_state_reg[3]_i_6_n_0 ,\recv_state_reg[3]_i_6_n_1 ,\recv_state_reg[3]_i_6_n_2 ,\recv_state_reg[3]_i_6_n_3 ,\recv_state_reg[3]_i_6_n_4 ,\recv_state_reg[3]_i_6_n_5 ,\recv_state_reg[3]_i_6_n_6 ,\recv_state_reg[3]_i_6_n_7 }),
        .DI({\recv_state[3]_i_40_n_0 ,\recv_state[3]_i_41_n_0 ,\recv_state[3]_i_42_n_0 ,\recv_state[3]_i_43_n_0 ,\recv_state[3]_i_44_n_0 ,\recv_state[3]_i_45_n_0 ,\recv_state[3]_i_46_n_0 ,\recv_state[3]_i_47_n_0 }),
        .O(\NLW_recv_state_reg[3]_i_6_O_UNCONNECTED [7:0]),
        .S({\recv_state[3]_i_48_n_0 ,\recv_state[3]_i_49_n_0 ,\recv_state[3]_i_50_n_0 ,\recv_state[3]_i_51_n_0 ,\recv_state[3]_i_52_n_0 ,\recv_state[3]_i_53_n_0 ,\recv_state[3]_i_54_n_0 ,\recv_state[3]_i_55_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \send_bitcnt[0]_i_1 
       (.I0(\send_bitcnt_reg_n_0_[0] ),
        .I1(\send_bitcnt_reg[1]_0 ),
        .I2(\send_bitcnt[2]_i_2_n_0 ),
        .I3(\send_bitcnt_reg_n_0_[1] ),
        .I4(\send_bitcnt_reg_n_0_[2] ),
        .O(\send_bitcnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \send_bitcnt[1]_i_1 
       (.I0(\send_bitcnt_reg_n_0_[0] ),
        .I1(\send_bitcnt_reg_n_0_[1] ),
        .I2(\send_bitcnt_reg[1]_0 ),
        .O(\send_bitcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hC0C0C008)) 
    \send_bitcnt[2]_i_1 
       (.I0(\send_bitcnt[2]_i_2_n_0 ),
        .I1(\send_bitcnt_reg[1]_0 ),
        .I2(\send_bitcnt_reg_n_0_[2] ),
        .I3(\send_bitcnt_reg_n_0_[0] ),
        .I4(\send_bitcnt_reg_n_0_[1] ),
        .O(\send_bitcnt[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \send_bitcnt[2]_i_2 
       (.I0(reg_dat_we0),
        .I1(send_dummy_reg_0),
        .I2(\send_bitcnt_reg_n_0_[3] ),
        .O(\send_bitcnt[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \send_bitcnt[3]_i_1 
       (.I0(\send_bitcnt_reg_n_0_[2] ),
        .I1(\send_bitcnt_reg_n_0_[0] ),
        .I2(\send_bitcnt_reg_n_0_[1] ),
        .I3(\send_bitcnt_reg_n_0_[3] ),
        .I4(\send_bitcnt_reg[1]_0 ),
        .O(\send_bitcnt[3]_i_1_n_0 ));
  FDRE \send_bitcnt_reg[0] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(\send_bitcnt[0]_i_1_n_0 ),
        .Q(\send_bitcnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \send_bitcnt_reg[1] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(\send_bitcnt[1]_i_1_n_0 ),
        .Q(\send_bitcnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \send_bitcnt_reg[2] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(\send_bitcnt[2]_i_1_n_0 ),
        .Q(\send_bitcnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \send_bitcnt_reg[3] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(\send_bitcnt[3]_i_1_n_0 ),
        .Q(\send_bitcnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \send_divcnt[0]_i_2 
       (.I0(send_divcnt_reg[0]),
        .O(\send_divcnt[0]_i_2_n_0 ));
  FDRE \send_divcnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_15 ),
        .Q(send_divcnt_reg[0]),
        .R(send_bitcnt));
  CARRY8 \send_divcnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\send_divcnt_reg[0]_i_1_n_0 ,\send_divcnt_reg[0]_i_1_n_1 ,\send_divcnt_reg[0]_i_1_n_2 ,\send_divcnt_reg[0]_i_1_n_3 ,\send_divcnt_reg[0]_i_1_n_4 ,\send_divcnt_reg[0]_i_1_n_5 ,\send_divcnt_reg[0]_i_1_n_6 ,\send_divcnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\send_divcnt_reg[0]_i_1_n_8 ,\send_divcnt_reg[0]_i_1_n_9 ,\send_divcnt_reg[0]_i_1_n_10 ,\send_divcnt_reg[0]_i_1_n_11 ,\send_divcnt_reg[0]_i_1_n_12 ,\send_divcnt_reg[0]_i_1_n_13 ,\send_divcnt_reg[0]_i_1_n_14 ,\send_divcnt_reg[0]_i_1_n_15 }),
        .S({send_divcnt_reg[7:1],\send_divcnt[0]_i_2_n_0 }));
  FDRE \send_divcnt_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_13 ),
        .Q(send_divcnt_reg[10]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_12 ),
        .Q(send_divcnt_reg[11]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_11 ),
        .Q(send_divcnt_reg[12]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_10 ),
        .Q(send_divcnt_reg[13]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_9 ),
        .Q(send_divcnt_reg[14]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_8 ),
        .Q(send_divcnt_reg[15]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_15 ),
        .Q(send_divcnt_reg[16]),
        .R(send_bitcnt));
  CARRY8 \send_divcnt_reg[16]_i_1 
       (.CI(\send_divcnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\send_divcnt_reg[16]_i_1_n_0 ,\send_divcnt_reg[16]_i_1_n_1 ,\send_divcnt_reg[16]_i_1_n_2 ,\send_divcnt_reg[16]_i_1_n_3 ,\send_divcnt_reg[16]_i_1_n_4 ,\send_divcnt_reg[16]_i_1_n_5 ,\send_divcnt_reg[16]_i_1_n_6 ,\send_divcnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\send_divcnt_reg[16]_i_1_n_8 ,\send_divcnt_reg[16]_i_1_n_9 ,\send_divcnt_reg[16]_i_1_n_10 ,\send_divcnt_reg[16]_i_1_n_11 ,\send_divcnt_reg[16]_i_1_n_12 ,\send_divcnt_reg[16]_i_1_n_13 ,\send_divcnt_reg[16]_i_1_n_14 ,\send_divcnt_reg[16]_i_1_n_15 }),
        .S(send_divcnt_reg[23:16]));
  FDRE \send_divcnt_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_14 ),
        .Q(send_divcnt_reg[17]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_13 ),
        .Q(send_divcnt_reg[18]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_12 ),
        .Q(send_divcnt_reg[19]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_14 ),
        .Q(send_divcnt_reg[1]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_11 ),
        .Q(send_divcnt_reg[20]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_10 ),
        .Q(send_divcnt_reg[21]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_9 ),
        .Q(send_divcnt_reg[22]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_8 ),
        .Q(send_divcnt_reg[23]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_15 ),
        .Q(send_divcnt_reg[24]),
        .R(send_bitcnt));
  CARRY8 \send_divcnt_reg[24]_i_1 
       (.CI(\send_divcnt_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_send_divcnt_reg[24]_i_1_CO_UNCONNECTED [7],\send_divcnt_reg[24]_i_1_n_1 ,\send_divcnt_reg[24]_i_1_n_2 ,\send_divcnt_reg[24]_i_1_n_3 ,\send_divcnt_reg[24]_i_1_n_4 ,\send_divcnt_reg[24]_i_1_n_5 ,\send_divcnt_reg[24]_i_1_n_6 ,\send_divcnt_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\send_divcnt_reg[24]_i_1_n_8 ,\send_divcnt_reg[24]_i_1_n_9 ,\send_divcnt_reg[24]_i_1_n_10 ,\send_divcnt_reg[24]_i_1_n_11 ,\send_divcnt_reg[24]_i_1_n_12 ,\send_divcnt_reg[24]_i_1_n_13 ,\send_divcnt_reg[24]_i_1_n_14 ,\send_divcnt_reg[24]_i_1_n_15 }),
        .S(send_divcnt_reg[31:24]));
  FDRE \send_divcnt_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_14 ),
        .Q(send_divcnt_reg[25]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_13 ),
        .Q(send_divcnt_reg[26]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_12 ),
        .Q(send_divcnt_reg[27]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_11 ),
        .Q(send_divcnt_reg[28]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_10 ),
        .Q(send_divcnt_reg[29]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_13 ),
        .Q(send_divcnt_reg[2]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_9 ),
        .Q(send_divcnt_reg[30]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_8 ),
        .Q(send_divcnt_reg[31]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_12 ),
        .Q(send_divcnt_reg[3]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_11 ),
        .Q(send_divcnt_reg[4]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_10 ),
        .Q(send_divcnt_reg[5]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_9 ),
        .Q(send_divcnt_reg[6]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_8 ),
        .Q(send_divcnt_reg[7]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_15 ),
        .Q(send_divcnt_reg[8]),
        .R(send_bitcnt));
  CARRY8 \send_divcnt_reg[8]_i_1 
       (.CI(\send_divcnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\send_divcnt_reg[8]_i_1_n_0 ,\send_divcnt_reg[8]_i_1_n_1 ,\send_divcnt_reg[8]_i_1_n_2 ,\send_divcnt_reg[8]_i_1_n_3 ,\send_divcnt_reg[8]_i_1_n_4 ,\send_divcnt_reg[8]_i_1_n_5 ,\send_divcnt_reg[8]_i_1_n_6 ,\send_divcnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\send_divcnt_reg[8]_i_1_n_8 ,\send_divcnt_reg[8]_i_1_n_9 ,\send_divcnt_reg[8]_i_1_n_10 ,\send_divcnt_reg[8]_i_1_n_11 ,\send_divcnt_reg[8]_i_1_n_12 ,\send_divcnt_reg[8]_i_1_n_13 ,\send_divcnt_reg[8]_i_1_n_14 ,\send_divcnt_reg[8]_i_1_n_15 }),
        .S(send_divcnt_reg[15:8]));
  FDRE \send_divcnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_14 ),
        .Q(send_divcnt_reg[9]),
        .R(send_bitcnt));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE2)) 
    send_dummy_i_1
       (.I0(send_dummy_reg_1),
        .I1(send_dummy_reg_0),
        .I2(\send_bitcnt_reg_n_0_[2] ),
        .I3(\send_bitcnt_reg_n_0_[0] ),
        .I4(\send_bitcnt_reg_n_0_[1] ),
        .I5(\send_bitcnt_reg_n_0_[3] ),
        .O(send_dummy_i_1_n_0));
  FDSE send_dummy_reg
       (.C(clk),
        .CE(1'b1),
        .D(send_dummy_i_1_n_0),
        .Q(send_dummy_reg_0),
        .S(SS));
  LUT5 #(
    .INIT(32'hDFFFDF5F)) 
    \send_pattern[0]_i_1 
       (.I0(\send_pattern[0]_i_3_n_0 ),
        .I1(\send_pattern_reg[0]_i_4_n_0 ),
        .I2(\send_bitcnt_reg[1]_0 ),
        .I3(\send_bitcnt_reg[2]_0 ),
        .I4(send_dummy_reg_0),
        .O(send_bitcnt));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_10 
       (.I0(send_divcnt_reg[29]),
        .I1(Q[29]),
        .I2(send_divcnt_reg[28]),
        .I3(Q[28]),
        .O(\send_pattern[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_11 
       (.I0(send_divcnt_reg[27]),
        .I1(Q[27]),
        .I2(send_divcnt_reg[26]),
        .I3(Q[26]),
        .O(\send_pattern[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_12 
       (.I0(send_divcnt_reg[25]),
        .I1(Q[25]),
        .I2(send_divcnt_reg[24]),
        .I3(Q[24]),
        .O(\send_pattern[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_13 
       (.I0(send_divcnt_reg[23]),
        .I1(Q[23]),
        .I2(send_divcnt_reg[22]),
        .I3(Q[22]),
        .O(\send_pattern[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_14 
       (.I0(send_divcnt_reg[21]),
        .I1(Q[21]),
        .I2(send_divcnt_reg[20]),
        .I3(Q[20]),
        .O(\send_pattern[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_15 
       (.I0(send_divcnt_reg[19]),
        .I1(Q[19]),
        .I2(send_divcnt_reg[18]),
        .I3(Q[18]),
        .O(\send_pattern[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_16 
       (.I0(send_divcnt_reg[17]),
        .I1(Q[17]),
        .I2(send_divcnt_reg[16]),
        .I3(Q[16]),
        .O(\send_pattern[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_17 
       (.I0(Q[31]),
        .I1(send_divcnt_reg[31]),
        .I2(Q[30]),
        .I3(send_divcnt_reg[30]),
        .O(\send_pattern[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_18 
       (.I0(Q[29]),
        .I1(send_divcnt_reg[29]),
        .I2(Q[28]),
        .I3(send_divcnt_reg[28]),
        .O(\send_pattern[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_19 
       (.I0(Q[27]),
        .I1(send_divcnt_reg[27]),
        .I2(Q[26]),
        .I3(send_divcnt_reg[26]),
        .O(\send_pattern[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \send_pattern[0]_i_2 
       (.I0(\send_pattern_reg_n_0_[1] ),
        .I1(\send_pattern[0]_i_3_n_0 ),
        .I2(\send_pattern[0]_i_6_n_0 ),
        .O(send_pattern[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_20 
       (.I0(Q[25]),
        .I1(send_divcnt_reg[25]),
        .I2(Q[24]),
        .I3(send_divcnt_reg[24]),
        .O(\send_pattern[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_21 
       (.I0(Q[23]),
        .I1(send_divcnt_reg[23]),
        .I2(Q[22]),
        .I3(send_divcnt_reg[22]),
        .O(\send_pattern[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_22 
       (.I0(Q[21]),
        .I1(send_divcnt_reg[21]),
        .I2(Q[20]),
        .I3(send_divcnt_reg[20]),
        .O(\send_pattern[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_23 
       (.I0(Q[19]),
        .I1(send_divcnt_reg[19]),
        .I2(Q[18]),
        .I3(send_divcnt_reg[18]),
        .O(\send_pattern[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_24 
       (.I0(Q[17]),
        .I1(send_divcnt_reg[17]),
        .I2(Q[16]),
        .I3(send_divcnt_reg[16]),
        .O(\send_pattern[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_25 
       (.I0(send_divcnt_reg[15]),
        .I1(Q[15]),
        .I2(send_divcnt_reg[14]),
        .I3(Q[14]),
        .O(\send_pattern[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_26 
       (.I0(send_divcnt_reg[13]),
        .I1(Q[13]),
        .I2(send_divcnt_reg[12]),
        .I3(Q[12]),
        .O(\send_pattern[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_27 
       (.I0(send_divcnt_reg[11]),
        .I1(Q[11]),
        .I2(send_divcnt_reg[10]),
        .I3(Q[10]),
        .O(\send_pattern[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_28 
       (.I0(send_divcnt_reg[9]),
        .I1(Q[9]),
        .I2(send_divcnt_reg[8]),
        .I3(Q[8]),
        .O(\send_pattern[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_29 
       (.I0(send_divcnt_reg[7]),
        .I1(Q[7]),
        .I2(send_divcnt_reg[6]),
        .I3(Q[6]),
        .O(\send_pattern[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \send_pattern[0]_i_3 
       (.I0(\send_bitcnt_reg_n_0_[3] ),
        .I1(\send_bitcnt_reg_n_0_[1] ),
        .I2(\send_bitcnt_reg_n_0_[0] ),
        .I3(\send_bitcnt_reg_n_0_[2] ),
        .I4(reg_dat_we0),
        .O(\send_pattern[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_30 
       (.I0(send_divcnt_reg[5]),
        .I1(Q[5]),
        .I2(send_divcnt_reg[4]),
        .I3(Q[4]),
        .O(\send_pattern[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_31 
       (.I0(send_divcnt_reg[3]),
        .I1(Q[3]),
        .I2(send_divcnt_reg[2]),
        .I3(Q[2]),
        .O(\send_pattern[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_32 
       (.I0(send_divcnt_reg[1]),
        .I1(Q[1]),
        .I2(send_divcnt_reg[0]),
        .I3(Q[0]),
        .O(\send_pattern[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_33 
       (.I0(Q[15]),
        .I1(send_divcnt_reg[15]),
        .I2(Q[14]),
        .I3(send_divcnt_reg[14]),
        .O(\send_pattern[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_34 
       (.I0(Q[13]),
        .I1(send_divcnt_reg[13]),
        .I2(Q[12]),
        .I3(send_divcnt_reg[12]),
        .O(\send_pattern[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_35 
       (.I0(Q[11]),
        .I1(send_divcnt_reg[11]),
        .I2(Q[10]),
        .I3(send_divcnt_reg[10]),
        .O(\send_pattern[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_36 
       (.I0(Q[9]),
        .I1(send_divcnt_reg[9]),
        .I2(Q[8]),
        .I3(send_divcnt_reg[8]),
        .O(\send_pattern[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_37 
       (.I0(Q[7]),
        .I1(send_divcnt_reg[7]),
        .I2(Q[6]),
        .I3(send_divcnt_reg[6]),
        .O(\send_pattern[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_38 
       (.I0(Q[5]),
        .I1(send_divcnt_reg[5]),
        .I2(Q[4]),
        .I3(send_divcnt_reg[4]),
        .O(\send_pattern[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_39 
       (.I0(Q[3]),
        .I1(send_divcnt_reg[3]),
        .I2(Q[2]),
        .I3(send_divcnt_reg[2]),
        .O(\send_pattern[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_40 
       (.I0(Q[1]),
        .I1(send_divcnt_reg[1]),
        .I2(Q[0]),
        .I3(send_divcnt_reg[0]),
        .O(\send_pattern[0]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_pattern[0]_i_5 
       (.I0(\send_bitcnt_reg_n_0_[2] ),
        .I1(\send_bitcnt_reg_n_0_[0] ),
        .I2(\send_bitcnt_reg_n_0_[1] ),
        .I3(\send_bitcnt_reg_n_0_[3] ),
        .O(\send_bitcnt_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    \send_pattern[0]_i_6 
       (.I0(send_dummy_reg_0),
        .I1(\send_bitcnt_reg_n_0_[2] ),
        .I2(\send_bitcnt_reg_n_0_[0] ),
        .I3(\send_bitcnt_reg_n_0_[1] ),
        .I4(\send_bitcnt_reg_n_0_[3] ),
        .I5(\send_bitcnt_reg[1]_0 ),
        .O(\send_pattern[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_9 
       (.I0(send_divcnt_reg[31]),
        .I1(Q[31]),
        .I2(send_divcnt_reg[30]),
        .I3(Q[30]),
        .O(\send_pattern[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[1]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[2] ),
        .I2(\send_pattern[0]_i_3_n_0 ),
        .I3(D[0]),
        .O(send_pattern[1]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[2]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[3] ),
        .I2(\send_pattern[0]_i_3_n_0 ),
        .I3(D[1]),
        .O(send_pattern[2]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[3]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[4] ),
        .I2(\send_pattern[0]_i_3_n_0 ),
        .I3(D[2]),
        .O(send_pattern[3]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[4]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[5] ),
        .I2(\send_pattern[0]_i_3_n_0 ),
        .I3(D[3]),
        .O(send_pattern[4]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[5]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[6] ),
        .I2(\send_pattern[0]_i_3_n_0 ),
        .I3(D[4]),
        .O(send_pattern[5]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[6]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[7] ),
        .I2(\send_pattern[0]_i_3_n_0 ),
        .I3(D[5]),
        .O(send_pattern[6]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[7]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[8] ),
        .I2(\send_pattern[0]_i_3_n_0 ),
        .I3(D[6]),
        .O(send_pattern[7]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \send_pattern[8]_i_1 
       (.I0(\send_pattern[0]_i_3_n_0 ),
        .I1(D[7]),
        .I2(\send_bitcnt_reg[1]_0 ),
        .I3(send_dummy_reg_0),
        .O(send_pattern[8]));
  FDRE \send_pattern_reg[0] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[0]),
        .Q(ser_tx),
        .R(1'b0));
  CARRY8 \send_pattern_reg[0]_i_4 
       (.CI(\send_pattern_reg[0]_i_8_n_0 ),
        .CI_TOP(1'b0),
        .CO({\send_pattern_reg[0]_i_4_n_0 ,\send_pattern_reg[0]_i_4_n_1 ,\send_pattern_reg[0]_i_4_n_2 ,\send_pattern_reg[0]_i_4_n_3 ,\send_pattern_reg[0]_i_4_n_4 ,\send_pattern_reg[0]_i_4_n_5 ,\send_pattern_reg[0]_i_4_n_6 ,\send_pattern_reg[0]_i_4_n_7 }),
        .DI({\send_pattern[0]_i_9_n_0 ,\send_pattern[0]_i_10_n_0 ,\send_pattern[0]_i_11_n_0 ,\send_pattern[0]_i_12_n_0 ,\send_pattern[0]_i_13_n_0 ,\send_pattern[0]_i_14_n_0 ,\send_pattern[0]_i_15_n_0 ,\send_pattern[0]_i_16_n_0 }),
        .O(\NLW_send_pattern_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({\send_pattern[0]_i_17_n_0 ,\send_pattern[0]_i_18_n_0 ,\send_pattern[0]_i_19_n_0 ,\send_pattern[0]_i_20_n_0 ,\send_pattern[0]_i_21_n_0 ,\send_pattern[0]_i_22_n_0 ,\send_pattern[0]_i_23_n_0 ,\send_pattern[0]_i_24_n_0 }));
  CARRY8 \send_pattern_reg[0]_i_8 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\send_pattern_reg[0]_i_8_n_0 ,\send_pattern_reg[0]_i_8_n_1 ,\send_pattern_reg[0]_i_8_n_2 ,\send_pattern_reg[0]_i_8_n_3 ,\send_pattern_reg[0]_i_8_n_4 ,\send_pattern_reg[0]_i_8_n_5 ,\send_pattern_reg[0]_i_8_n_6 ,\send_pattern_reg[0]_i_8_n_7 }),
        .DI({\send_pattern[0]_i_25_n_0 ,\send_pattern[0]_i_26_n_0 ,\send_pattern[0]_i_27_n_0 ,\send_pattern[0]_i_28_n_0 ,\send_pattern[0]_i_29_n_0 ,\send_pattern[0]_i_30_n_0 ,\send_pattern[0]_i_31_n_0 ,\send_pattern[0]_i_32_n_0 }),
        .O(\NLW_send_pattern_reg[0]_i_8_O_UNCONNECTED [7:0]),
        .S({\send_pattern[0]_i_33_n_0 ,\send_pattern[0]_i_34_n_0 ,\send_pattern[0]_i_35_n_0 ,\send_pattern[0]_i_36_n_0 ,\send_pattern[0]_i_37_n_0 ,\send_pattern[0]_i_38_n_0 ,\send_pattern[0]_i_39_n_0 ,\send_pattern[0]_i_40_n_0 }));
  FDRE \send_pattern_reg[1] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[1]),
        .Q(\send_pattern_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \send_pattern_reg[2] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[2]),
        .Q(\send_pattern_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \send_pattern_reg[3] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[3]),
        .Q(\send_pattern_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \send_pattern_reg[4] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[4]),
        .Q(\send_pattern_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \send_pattern_reg[5] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[5]),
        .Q(\send_pattern_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \send_pattern_reg[6] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[6]),
        .Q(\send_pattern_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \send_pattern_reg[7] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[7]),
        .Q(\send_pattern_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \send_pattern_reg[8] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[8]),
        .Q(\send_pattern_reg_n_0_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zcu104
   (reset_riscv,
    OUT_W,
    ser_tx,
    s00_axi_awready,
    s00_axi_wready,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    OUT_N,
    OUT_S,
    OUT_E,
    IN_N_ACK,
    IN_S_ACK,
    IN_E_ACK,
    IN_W_ACK,
    OUT_W_ACK,
    OUT_N_ACK,
    OUT_E_ACK,
    OUT_S_ACK,
    IN_N,
    IN_S,
    IN_E,
    clk,
    ser_rx,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output reset_riscv;
  output [0:0]OUT_W;
  output ser_tx;
  output s00_axi_awready;
  output s00_axi_wready;
  output s00_axi_arready;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  output [62:0]OUT_N;
  output [62:0]OUT_S;
  output [62:0]OUT_E;
  output IN_N_ACK;
  output IN_S_ACK;
  output IN_E_ACK;
  output IN_W_ACK;
  input OUT_W_ACK;
  input OUT_N_ACK;
  input OUT_E_ACK;
  input OUT_S_ACK;
  input [62:0]IN_N;
  input [62:0]IN_S;
  input [62:0]IN_E;
  input clk;
  input ser_rx;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire [62:0]IN_E;
  wire IN_E_ACK;
  wire [62:0]IN_N;
  wire IN_N_ACK;
  wire [62:0]IN_S;
  wire IN_S_ACK;
  wire IN_W_ACK;
  wire [62:0]OUT_E;
  wire OUT_E_ACK;
  wire [62:0]OUT_N;
  wire OUT_N_ACK;
  wire [62:0]OUT_S;
  wire OUT_S_ACK;
  wire [0:0]OUT_W;
  wire OUT_W_ACK;
  wire aux1;
  wire aux10;
  wire aux23_out;
  wire clk;
  wire [31:0]gpio;
  wire input_riscv_ack;
  wire iomem_rdata;
  wire \iomem_rdata_reg_n_0_[0] ;
  wire \iomem_rdata_reg_n_0_[10] ;
  wire \iomem_rdata_reg_n_0_[11] ;
  wire \iomem_rdata_reg_n_0_[12] ;
  wire \iomem_rdata_reg_n_0_[13] ;
  wire \iomem_rdata_reg_n_0_[14] ;
  wire \iomem_rdata_reg_n_0_[15] ;
  wire \iomem_rdata_reg_n_0_[16] ;
  wire \iomem_rdata_reg_n_0_[17] ;
  wire \iomem_rdata_reg_n_0_[18] ;
  wire \iomem_rdata_reg_n_0_[19] ;
  wire \iomem_rdata_reg_n_0_[1] ;
  wire \iomem_rdata_reg_n_0_[20] ;
  wire \iomem_rdata_reg_n_0_[21] ;
  wire \iomem_rdata_reg_n_0_[22] ;
  wire \iomem_rdata_reg_n_0_[23] ;
  wire \iomem_rdata_reg_n_0_[24] ;
  wire \iomem_rdata_reg_n_0_[25] ;
  wire \iomem_rdata_reg_n_0_[26] ;
  wire \iomem_rdata_reg_n_0_[27] ;
  wire \iomem_rdata_reg_n_0_[28] ;
  wire \iomem_rdata_reg_n_0_[29] ;
  wire \iomem_rdata_reg_n_0_[2] ;
  wire \iomem_rdata_reg_n_0_[30] ;
  wire \iomem_rdata_reg_n_0_[31] ;
  wire \iomem_rdata_reg_n_0_[3] ;
  wire \iomem_rdata_reg_n_0_[4] ;
  wire \iomem_rdata_reg_n_0_[5] ;
  wire \iomem_rdata_reg_n_0_[6] ;
  wire \iomem_rdata_reg_n_0_[7] ;
  wire \iomem_rdata_reg_n_0_[8] ;
  wire \iomem_rdata_reg_n_0_[9] ;
  wire iomem_ready_reg_n_0;
  wire pm_wrapper_n_0;
  wire pm_wrapper_n_1;
  wire reset_riscv;
  wire router_wrapper_n_111;
  wire router_wrapper_n_115;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire ser_rx;
  wire ser_tx;
  wire [8:0]signal_input_riscv_address;
  wire [15:0]signal_input_riscv_pixel;
  wire signal_out_pe_in_router_ack_reg_n_0;
  wire [63:1]signal_out_pe_in_router_data;
  wire \signal_out_pe_in_router_data_reg_n_0_[0] ;
  wire signal_out_pm_in_router_ack;
  wire [63:1]signal_out_pm_in_router_data;
  wire [1:1]signal_out_riscv_in_pm_data;
  wire \signal_out_riscv_in_pm_data_reg_n_0_[27] ;
  wire \signal_out_riscv_in_pm_data_reg_n_0_[28] ;
  wire \signal_out_riscv_in_pm_data_reg_n_0_[29] ;
  wire \signal_out_riscv_in_pm_data_reg_n_0_[30] ;
  wire \signal_out_riscv_in_pm_data_reg_n_0_[31] ;
  wire \simpleuart/p_0_in ;
  wire soc_n_0;
  wire soc_n_10;
  wire soc_n_11;
  wire soc_n_12;
  wire soc_n_13;
  wire soc_n_14;
  wire soc_n_15;
  wire soc_n_16;
  wire soc_n_17;
  wire soc_n_18;
  wire soc_n_19;
  wire soc_n_2;
  wire soc_n_20;
  wire soc_n_21;
  wire soc_n_22;
  wire soc_n_23;
  wire soc_n_24;
  wire soc_n_25;
  wire soc_n_26;
  wire soc_n_27;
  wire soc_n_28;
  wire soc_n_29;
  wire soc_n_3;
  wire soc_n_30;
  wire soc_n_31;
  wire soc_n_32;
  wire soc_n_33;
  wire soc_n_34;
  wire soc_n_35;
  wire soc_n_36;
  wire soc_n_37;
  wire soc_n_38;
  wire soc_n_39;
  wire soc_n_40;
  wire soc_n_41;
  wire soc_n_42;
  wire soc_n_43;
  wire soc_n_44;
  wire soc_n_45;
  wire soc_n_46;
  wire soc_n_47;
  wire soc_n_48;
  wire soc_n_49;
  wire soc_n_5;
  wire soc_n_50;
  wire soc_n_51;
  wire soc_n_52;
  wire soc_n_53;
  wire soc_n_54;
  wire soc_n_55;
  wire soc_n_56;
  wire soc_n_57;
  wire soc_n_58;
  wire soc_n_59;
  wire soc_n_6;
  wire soc_n_60;
  wire soc_n_61;
  wire soc_n_62;
  wire soc_n_63;
  wire soc_n_64;
  wire soc_n_65;
  wire soc_n_66;
  wire soc_n_67;
  wire soc_n_68;
  wire soc_n_69;
  wire soc_n_7;
  wire soc_n_70;
  wire soc_n_71;
  wire soc_n_72;
  wire soc_n_73;
  wire soc_n_74;
  wire soc_n_75;
  wire soc_n_76;
  wire soc_n_77;
  wire soc_n_78;
  wire soc_n_79;
  wire soc_n_8;
  wire soc_n_80;
  wire soc_n_81;
  wire soc_n_82;
  wire soc_n_83;
  wire soc_n_84;
  wire soc_n_85;
  wire soc_n_87;
  wire soc_n_9;
  wire \wrp_router/out_pe_controller_inst/aux1 ;
  wire \wrp_router/out_pm_controller_inst/aux1 ;
  wire wsignal_in_pe_out_router_ack;
  wire [63:1]wsignal_in_pe_out_router_data;
  wire wsignal_in_pm_out_router_ack;
  wire [47:1]wsignal_in_pm_out_router_data;

  FDRE \gpio_reg[0] 
       (.C(clk),
        .CE(soc_n_85),
        .D(soc_n_72),
        .Q(gpio[0]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[10] 
       (.C(clk),
        .CE(soc_n_84),
        .D(soc_n_62),
        .Q(gpio[10]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[11] 
       (.C(clk),
        .CE(soc_n_84),
        .D(soc_n_61),
        .Q(gpio[11]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[12] 
       (.C(clk),
        .CE(soc_n_84),
        .D(soc_n_60),
        .Q(gpio[12]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[13] 
       (.C(clk),
        .CE(soc_n_84),
        .D(soc_n_59),
        .Q(gpio[13]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[14] 
       (.C(clk),
        .CE(soc_n_84),
        .D(soc_n_58),
        .Q(gpio[14]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[15] 
       (.C(clk),
        .CE(soc_n_84),
        .D(soc_n_57),
        .Q(gpio[15]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[16] 
       (.C(clk),
        .CE(soc_n_83),
        .D(soc_n_56),
        .Q(gpio[16]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[17] 
       (.C(clk),
        .CE(soc_n_83),
        .D(soc_n_55),
        .Q(gpio[17]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[18] 
       (.C(clk),
        .CE(soc_n_83),
        .D(soc_n_54),
        .Q(gpio[18]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[19] 
       (.C(clk),
        .CE(soc_n_83),
        .D(soc_n_53),
        .Q(gpio[19]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[1] 
       (.C(clk),
        .CE(soc_n_85),
        .D(soc_n_71),
        .Q(gpio[1]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[20] 
       (.C(clk),
        .CE(soc_n_83),
        .D(soc_n_52),
        .Q(gpio[20]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[21] 
       (.C(clk),
        .CE(soc_n_83),
        .D(soc_n_51),
        .Q(gpio[21]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[22] 
       (.C(clk),
        .CE(soc_n_83),
        .D(soc_n_50),
        .Q(gpio[22]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[23] 
       (.C(clk),
        .CE(soc_n_83),
        .D(soc_n_49),
        .Q(gpio[23]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[24] 
       (.C(clk),
        .CE(soc_n_82),
        .D(soc_n_48),
        .Q(gpio[24]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[25] 
       (.C(clk),
        .CE(soc_n_82),
        .D(soc_n_47),
        .Q(gpio[25]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[26] 
       (.C(clk),
        .CE(soc_n_82),
        .D(soc_n_46),
        .Q(gpio[26]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[27] 
       (.C(clk),
        .CE(soc_n_82),
        .D(soc_n_45),
        .Q(gpio[27]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[28] 
       (.C(clk),
        .CE(soc_n_82),
        .D(soc_n_44),
        .Q(gpio[28]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[29] 
       (.C(clk),
        .CE(soc_n_82),
        .D(soc_n_43),
        .Q(gpio[29]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[2] 
       (.C(clk),
        .CE(soc_n_85),
        .D(soc_n_70),
        .Q(gpio[2]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[30] 
       (.C(clk),
        .CE(soc_n_82),
        .D(soc_n_42),
        .Q(gpio[30]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[31] 
       (.C(clk),
        .CE(soc_n_82),
        .D(soc_n_41),
        .Q(gpio[31]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[3] 
       (.C(clk),
        .CE(soc_n_85),
        .D(soc_n_69),
        .Q(gpio[3]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[4] 
       (.C(clk),
        .CE(soc_n_85),
        .D(soc_n_68),
        .Q(gpio[4]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[5] 
       (.C(clk),
        .CE(soc_n_85),
        .D(soc_n_67),
        .Q(gpio[5]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[6] 
       (.C(clk),
        .CE(soc_n_85),
        .D(soc_n_66),
        .Q(gpio[6]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[7] 
       (.C(clk),
        .CE(soc_n_85),
        .D(soc_n_65),
        .Q(gpio[7]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[8] 
       (.C(clk),
        .CE(soc_n_84),
        .D(soc_n_64),
        .Q(gpio[8]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[9] 
       (.C(clk),
        .CE(soc_n_84),
        .D(soc_n_63),
        .Q(gpio[9]),
        .R(\simpleuart/p_0_in ));
  FDRE \iomem_rdata_reg[0] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_40),
        .Q(\iomem_rdata_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[10] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_30),
        .Q(\iomem_rdata_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[11] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_29),
        .Q(\iomem_rdata_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[12] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_28),
        .Q(\iomem_rdata_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[13] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_27),
        .Q(\iomem_rdata_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[14] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_26),
        .Q(\iomem_rdata_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[15] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_25),
        .Q(\iomem_rdata_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[16] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_24),
        .Q(\iomem_rdata_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[17] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_23),
        .Q(\iomem_rdata_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[18] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_22),
        .Q(\iomem_rdata_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[19] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_21),
        .Q(\iomem_rdata_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[1] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_39),
        .Q(\iomem_rdata_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[20] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_20),
        .Q(\iomem_rdata_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[21] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_19),
        .Q(\iomem_rdata_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[22] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_18),
        .Q(\iomem_rdata_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[23] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_17),
        .Q(\iomem_rdata_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[24] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_16),
        .Q(\iomem_rdata_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[25] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_15),
        .Q(\iomem_rdata_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[26] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_14),
        .Q(\iomem_rdata_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[27] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_13),
        .Q(\iomem_rdata_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[28] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_12),
        .Q(\iomem_rdata_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[29] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_11),
        .Q(\iomem_rdata_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[2] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_38),
        .Q(\iomem_rdata_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[30] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_10),
        .Q(\iomem_rdata_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[31] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_9),
        .Q(\iomem_rdata_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[3] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_37),
        .Q(\iomem_rdata_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[4] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_36),
        .Q(\iomem_rdata_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[5] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_35),
        .Q(\iomem_rdata_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[6] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_34),
        .Q(\iomem_rdata_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[7] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_33),
        .Q(\iomem_rdata_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[8] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_32),
        .Q(\iomem_rdata_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[9] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_31),
        .Q(\iomem_rdata_reg_n_0_[9] ),
        .R(1'b0));
  FDRE iomem_ready_reg
       (.C(clk),
        .CE(1'b1),
        .D(soc_n_81),
        .Q(iomem_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pm_wrapper pm_wrapper
       (.AR(\simpleuart/p_0_in ),
        .Q(aux1),
        .aux10(aux10),
        .aux1_reg_0(pm_wrapper_n_1),
        .aux23_out(aux23_out),
        .aux2_reg_0(pm_wrapper_n_0),
        .clk(clk),
        .\dib_reg[15]_0 ({signal_input_riscv_pixel,signal_input_riscv_address[3:0],signal_out_riscv_in_pm_data}),
        .input_riscv_ack(input_riscv_ack),
        .reset_riscv(reset_riscv),
        .\signal_i_PM_pixel_reg[0]_0 (router_wrapper_n_115),
        .signal_out_pm_in_router_ack(signal_out_pm_in_router_ack),
        .signal_out_pm_in_router_data(signal_out_pm_in_router_data),
        .wsignal_in_pm_out_router_ack(wsignal_in_pm_out_router_ack),
        .wsignal_in_pm_out_router_data({wsignal_in_pm_out_router_data[47:3],wsignal_in_pm_out_router_data[1]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_router_wrapper router_wrapper
       (.CONTADOR_reg(router_wrapper_n_111),
        .D(wsignal_in_pe_out_router_ack),
        .IN_E(IN_E),
        .IN_E_ACK(IN_E_ACK),
        .IN_N(IN_N),
        .IN_N_ACK(IN_N_ACK),
        .IN_S(IN_S),
        .IN_S_ACK(IN_S_ACK),
        .IN_W_ACK(IN_W_ACK),
        .OUT_E(OUT_E),
        .OUT_E_ACK(OUT_E_ACK),
        .OUT_N(OUT_N),
        .OUT_N_ACK(OUT_N_ACK),
        .OUT_S(OUT_S),
        .OUT_S_ACK(OUT_S_ACK),
        .OUT_W(OUT_W),
        .OUT_W_ACK(OUT_W_ACK),
        .PM_reg(soc_n_0),
        .Q(signal_out_pe_in_router_data),
        .SR(\simpleuart/p_0_in ),
        .aux1(\wrp_router/out_pm_controller_inst/aux1 ),
        .aux1_0(\wrp_router/out_pe_controller_inst/aux1 ),
        .aux1_reg(soc_n_3),
        .aux1_reg_0(soc_n_2),
        .aux23_out(aux23_out),
        .aux2_reg(pm_wrapper_n_0),
        .aux2_reg_0(pm_wrapper_n_1),
        .clk(clk),
        .\i_PE_x_orig_reg[0] (signal_out_pe_in_router_ack_reg_n_0),
        .oc_PM_ack_reg(router_wrapper_n_115),
        .reset_riscv(reset_riscv),
        .signal_out_pm_in_router_ack(signal_out_pm_in_router_ack),
        .signal_out_pm_in_router_data(signal_out_pm_in_router_data),
        .wsignal_in_pe_out_router_data(wsignal_in_pe_out_router_data),
        .wsignal_in_pm_out_router_ack(wsignal_in_pm_out_router_ack),
        .wsignal_in_pm_out_router_data({wsignal_in_pm_out_router_data[47:3],wsignal_in_pm_out_router_data[1]}));
  FDRE signal_out_pe_in_router_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(soc_n_87),
        .Q(signal_out_pe_in_router_ack_reg_n_0),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[0] 
       (.C(clk),
        .CE(soc_n_80),
        .D(wsignal_in_pe_out_router_ack),
        .Q(\signal_out_pe_in_router_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[10] 
       (.C(clk),
        .CE(soc_n_79),
        .D(soc_n_62),
        .Q(signal_out_pe_in_router_data[10]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[11] 
       (.C(clk),
        .CE(soc_n_79),
        .D(soc_n_61),
        .Q(signal_out_pe_in_router_data[11]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[12] 
       (.C(clk),
        .CE(soc_n_79),
        .D(soc_n_60),
        .Q(signal_out_pe_in_router_data[12]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[13] 
       (.C(clk),
        .CE(soc_n_79),
        .D(soc_n_59),
        .Q(signal_out_pe_in_router_data[13]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[14] 
       (.C(clk),
        .CE(soc_n_79),
        .D(soc_n_58),
        .Q(signal_out_pe_in_router_data[14]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[15] 
       (.C(clk),
        .CE(soc_n_79),
        .D(soc_n_57),
        .Q(signal_out_pe_in_router_data[15]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[16] 
       (.C(clk),
        .CE(soc_n_78),
        .D(soc_n_56),
        .Q(signal_out_pe_in_router_data[16]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[17] 
       (.C(clk),
        .CE(soc_n_78),
        .D(soc_n_55),
        .Q(signal_out_pe_in_router_data[17]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[18] 
       (.C(clk),
        .CE(soc_n_78),
        .D(soc_n_54),
        .Q(signal_out_pe_in_router_data[18]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[19] 
       (.C(clk),
        .CE(soc_n_78),
        .D(soc_n_53),
        .Q(signal_out_pe_in_router_data[19]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[1] 
       (.C(clk),
        .CE(soc_n_80),
        .D(soc_n_71),
        .Q(signal_out_pe_in_router_data[1]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[20] 
       (.C(clk),
        .CE(soc_n_78),
        .D(soc_n_52),
        .Q(signal_out_pe_in_router_data[20]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[21] 
       (.C(clk),
        .CE(soc_n_78),
        .D(soc_n_51),
        .Q(signal_out_pe_in_router_data[21]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[22] 
       (.C(clk),
        .CE(soc_n_78),
        .D(soc_n_50),
        .Q(signal_out_pe_in_router_data[22]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[23] 
       (.C(clk),
        .CE(soc_n_78),
        .D(soc_n_49),
        .Q(signal_out_pe_in_router_data[23]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[24] 
       (.C(clk),
        .CE(soc_n_77),
        .D(soc_n_48),
        .Q(signal_out_pe_in_router_data[24]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[25] 
       (.C(clk),
        .CE(soc_n_77),
        .D(soc_n_47),
        .Q(signal_out_pe_in_router_data[25]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[26] 
       (.C(clk),
        .CE(soc_n_77),
        .D(soc_n_46),
        .Q(signal_out_pe_in_router_data[26]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[27] 
       (.C(clk),
        .CE(soc_n_77),
        .D(soc_n_45),
        .Q(signal_out_pe_in_router_data[27]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[28] 
       (.C(clk),
        .CE(soc_n_77),
        .D(soc_n_44),
        .Q(signal_out_pe_in_router_data[28]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[29] 
       (.C(clk),
        .CE(soc_n_77),
        .D(soc_n_43),
        .Q(signal_out_pe_in_router_data[29]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[2] 
       (.C(clk),
        .CE(soc_n_80),
        .D(soc_n_70),
        .Q(signal_out_pe_in_router_data[2]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[30] 
       (.C(clk),
        .CE(soc_n_77),
        .D(soc_n_42),
        .Q(signal_out_pe_in_router_data[30]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[31] 
       (.C(clk),
        .CE(soc_n_77),
        .D(soc_n_41),
        .Q(signal_out_pe_in_router_data[31]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[32] 
       (.C(clk),
        .CE(soc_n_76),
        .D(soc_n_72),
        .Q(signal_out_pe_in_router_data[32]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[33] 
       (.C(clk),
        .CE(soc_n_76),
        .D(soc_n_71),
        .Q(signal_out_pe_in_router_data[33]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[34] 
       (.C(clk),
        .CE(soc_n_76),
        .D(soc_n_70),
        .Q(signal_out_pe_in_router_data[34]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[35] 
       (.C(clk),
        .CE(soc_n_76),
        .D(soc_n_69),
        .Q(signal_out_pe_in_router_data[35]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[36] 
       (.C(clk),
        .CE(soc_n_76),
        .D(soc_n_68),
        .Q(signal_out_pe_in_router_data[36]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[37] 
       (.C(clk),
        .CE(soc_n_76),
        .D(soc_n_67),
        .Q(signal_out_pe_in_router_data[37]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[38] 
       (.C(clk),
        .CE(soc_n_76),
        .D(soc_n_66),
        .Q(signal_out_pe_in_router_data[38]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[39] 
       (.C(clk),
        .CE(soc_n_76),
        .D(soc_n_65),
        .Q(signal_out_pe_in_router_data[39]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[3] 
       (.C(clk),
        .CE(soc_n_80),
        .D(soc_n_69),
        .Q(signal_out_pe_in_router_data[3]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[40] 
       (.C(clk),
        .CE(soc_n_75),
        .D(soc_n_64),
        .Q(signal_out_pe_in_router_data[40]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[41] 
       (.C(clk),
        .CE(soc_n_75),
        .D(soc_n_63),
        .Q(signal_out_pe_in_router_data[41]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[42] 
       (.C(clk),
        .CE(soc_n_75),
        .D(soc_n_62),
        .Q(signal_out_pe_in_router_data[42]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[43] 
       (.C(clk),
        .CE(soc_n_75),
        .D(soc_n_61),
        .Q(signal_out_pe_in_router_data[43]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[44] 
       (.C(clk),
        .CE(soc_n_75),
        .D(soc_n_60),
        .Q(signal_out_pe_in_router_data[44]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[45] 
       (.C(clk),
        .CE(soc_n_75),
        .D(soc_n_59),
        .Q(signal_out_pe_in_router_data[45]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[46] 
       (.C(clk),
        .CE(soc_n_75),
        .D(soc_n_58),
        .Q(signal_out_pe_in_router_data[46]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[47] 
       (.C(clk),
        .CE(soc_n_75),
        .D(soc_n_57),
        .Q(signal_out_pe_in_router_data[47]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[48] 
       (.C(clk),
        .CE(soc_n_74),
        .D(soc_n_56),
        .Q(signal_out_pe_in_router_data[48]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[49] 
       (.C(clk),
        .CE(soc_n_74),
        .D(soc_n_55),
        .Q(signal_out_pe_in_router_data[49]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[4] 
       (.C(clk),
        .CE(soc_n_80),
        .D(soc_n_68),
        .Q(signal_out_pe_in_router_data[4]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[50] 
       (.C(clk),
        .CE(soc_n_74),
        .D(soc_n_54),
        .Q(signal_out_pe_in_router_data[50]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[51] 
       (.C(clk),
        .CE(soc_n_74),
        .D(soc_n_53),
        .Q(signal_out_pe_in_router_data[51]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[52] 
       (.C(clk),
        .CE(soc_n_74),
        .D(soc_n_52),
        .Q(signal_out_pe_in_router_data[52]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[53] 
       (.C(clk),
        .CE(soc_n_74),
        .D(soc_n_51),
        .Q(signal_out_pe_in_router_data[53]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[54] 
       (.C(clk),
        .CE(soc_n_74),
        .D(soc_n_50),
        .Q(signal_out_pe_in_router_data[54]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[55] 
       (.C(clk),
        .CE(soc_n_74),
        .D(soc_n_49),
        .Q(signal_out_pe_in_router_data[55]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[56] 
       (.C(clk),
        .CE(soc_n_73),
        .D(soc_n_48),
        .Q(signal_out_pe_in_router_data[56]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[57] 
       (.C(clk),
        .CE(soc_n_73),
        .D(soc_n_47),
        .Q(signal_out_pe_in_router_data[57]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[58] 
       (.C(clk),
        .CE(soc_n_73),
        .D(soc_n_46),
        .Q(signal_out_pe_in_router_data[58]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[59] 
       (.C(clk),
        .CE(soc_n_73),
        .D(soc_n_45),
        .Q(signal_out_pe_in_router_data[59]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[5] 
       (.C(clk),
        .CE(soc_n_80),
        .D(soc_n_67),
        .Q(signal_out_pe_in_router_data[5]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[60] 
       (.C(clk),
        .CE(soc_n_73),
        .D(soc_n_44),
        .Q(signal_out_pe_in_router_data[60]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[61] 
       (.C(clk),
        .CE(soc_n_73),
        .D(soc_n_43),
        .Q(signal_out_pe_in_router_data[61]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[62] 
       (.C(clk),
        .CE(soc_n_73),
        .D(soc_n_42),
        .Q(signal_out_pe_in_router_data[62]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[63] 
       (.C(clk),
        .CE(soc_n_73),
        .D(soc_n_41),
        .Q(signal_out_pe_in_router_data[63]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[6] 
       (.C(clk),
        .CE(soc_n_80),
        .D(soc_n_66),
        .Q(signal_out_pe_in_router_data[6]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[7] 
       (.C(clk),
        .CE(soc_n_80),
        .D(soc_n_65),
        .Q(signal_out_pe_in_router_data[7]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[8] 
       (.C(clk),
        .CE(soc_n_79),
        .D(soc_n_64),
        .Q(signal_out_pe_in_router_data[8]),
        .R(1'b0));
  FDRE \signal_out_pe_in_router_data_reg[9] 
       (.C(clk),
        .CE(soc_n_79),
        .D(soc_n_63),
        .Q(signal_out_pe_in_router_data[9]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[10] 
       (.C(clk),
        .CE(soc_n_7),
        .D(soc_n_62),
        .Q(signal_input_riscv_address[8]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[11] 
       (.C(clk),
        .CE(soc_n_7),
        .D(soc_n_61),
        .Q(signal_input_riscv_pixel[0]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[12] 
       (.C(clk),
        .CE(soc_n_7),
        .D(soc_n_60),
        .Q(signal_input_riscv_pixel[1]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[13] 
       (.C(clk),
        .CE(soc_n_7),
        .D(soc_n_59),
        .Q(signal_input_riscv_pixel[2]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[14] 
       (.C(clk),
        .CE(soc_n_7),
        .D(soc_n_58),
        .Q(signal_input_riscv_pixel[3]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[15] 
       (.C(clk),
        .CE(soc_n_7),
        .D(soc_n_57),
        .Q(signal_input_riscv_pixel[4]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[16] 
       (.C(clk),
        .CE(soc_n_6),
        .D(soc_n_56),
        .Q(signal_input_riscv_pixel[5]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[17] 
       (.C(clk),
        .CE(soc_n_6),
        .D(soc_n_55),
        .Q(signal_input_riscv_pixel[6]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[18] 
       (.C(clk),
        .CE(soc_n_6),
        .D(soc_n_54),
        .Q(signal_input_riscv_pixel[7]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[19] 
       (.C(clk),
        .CE(soc_n_6),
        .D(soc_n_53),
        .Q(signal_input_riscv_pixel[8]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[1] 
       (.C(clk),
        .CE(soc_n_8),
        .D(soc_n_71),
        .Q(signal_out_riscv_in_pm_data),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[20] 
       (.C(clk),
        .CE(soc_n_6),
        .D(soc_n_52),
        .Q(signal_input_riscv_pixel[9]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[21] 
       (.C(clk),
        .CE(soc_n_6),
        .D(soc_n_51),
        .Q(signal_input_riscv_pixel[10]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[22] 
       (.C(clk),
        .CE(soc_n_6),
        .D(soc_n_50),
        .Q(signal_input_riscv_pixel[11]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[23] 
       (.C(clk),
        .CE(soc_n_6),
        .D(soc_n_49),
        .Q(signal_input_riscv_pixel[12]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[24] 
       (.C(clk),
        .CE(soc_n_5),
        .D(soc_n_48),
        .Q(signal_input_riscv_pixel[13]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[25] 
       (.C(clk),
        .CE(soc_n_5),
        .D(soc_n_47),
        .Q(signal_input_riscv_pixel[14]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[26] 
       (.C(clk),
        .CE(soc_n_5),
        .D(soc_n_46),
        .Q(signal_input_riscv_pixel[15]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[27] 
       (.C(clk),
        .CE(soc_n_5),
        .D(soc_n_45),
        .Q(\signal_out_riscv_in_pm_data_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[28] 
       (.C(clk),
        .CE(soc_n_5),
        .D(soc_n_44),
        .Q(\signal_out_riscv_in_pm_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[29] 
       (.C(clk),
        .CE(soc_n_5),
        .D(soc_n_43),
        .Q(\signal_out_riscv_in_pm_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[2] 
       (.C(clk),
        .CE(soc_n_8),
        .D(soc_n_70),
        .Q(signal_input_riscv_address[0]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[30] 
       (.C(clk),
        .CE(soc_n_5),
        .D(soc_n_42),
        .Q(\signal_out_riscv_in_pm_data_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[31] 
       (.C(clk),
        .CE(soc_n_5),
        .D(soc_n_41),
        .Q(\signal_out_riscv_in_pm_data_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[3] 
       (.C(clk),
        .CE(soc_n_8),
        .D(soc_n_69),
        .Q(signal_input_riscv_address[1]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[4] 
       (.C(clk),
        .CE(soc_n_8),
        .D(soc_n_68),
        .Q(signal_input_riscv_address[2]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[5] 
       (.C(clk),
        .CE(soc_n_8),
        .D(soc_n_67),
        .Q(signal_input_riscv_address[3]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[6] 
       (.C(clk),
        .CE(soc_n_8),
        .D(soc_n_66),
        .Q(signal_input_riscv_address[4]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[7] 
       (.C(clk),
        .CE(soc_n_8),
        .D(soc_n_65),
        .Q(signal_input_riscv_address[5]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[8] 
       (.C(clk),
        .CE(soc_n_7),
        .D(soc_n_64),
        .Q(signal_input_riscv_address[6]),
        .R(1'b0));
  FDRE \signal_out_riscv_in_pm_data_reg[9] 
       (.C(clk),
        .CE(soc_n_7),
        .D(soc_n_63),
        .Q(signal_input_riscv_address[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_picosoc soc
       (.D({soc_n_9,soc_n_10,soc_n_11,soc_n_12,soc_n_13,soc_n_14,soc_n_15,soc_n_16,soc_n_17,soc_n_18,soc_n_19,soc_n_20,soc_n_21,soc_n_22,soc_n_23,soc_n_24,soc_n_25,soc_n_26,soc_n_27,soc_n_28,soc_n_29,soc_n_30,soc_n_31,soc_n_32,soc_n_33,soc_n_34,soc_n_35,soc_n_36,soc_n_37,soc_n_38,soc_n_39,soc_n_40}),
        .E(iomem_rdata),
        .PM_reg(router_wrapper_n_111),
        .Q(gpio),
        .SR(\simpleuart/p_0_in ),
        .S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .aux1(\wrp_router/out_pe_controller_inst/aux1 ),
        .aux10(aux10),
        .aux1_0(\wrp_router/out_pm_controller_inst/aux1 ),
        .aux2_reg(aux1),
        .clk(clk),
        .input_riscv_ack(input_riscv_ack),
        .\iomem_rdata_reg[0] (wsignal_in_pe_out_router_ack),
        .\iomem_rdata_reg[31] ({\signal_out_riscv_in_pm_data_reg_n_0_[31] ,\signal_out_riscv_in_pm_data_reg_n_0_[30] ,\signal_out_riscv_in_pm_data_reg_n_0_[29] ,\signal_out_riscv_in_pm_data_reg_n_0_[28] ,\signal_out_riscv_in_pm_data_reg_n_0_[27] ,signal_input_riscv_pixel,signal_input_riscv_address,signal_out_riscv_in_pm_data}),
        .\iomem_rdata_reg[31]_0 ({signal_out_pe_in_router_data[31:1],\signal_out_pe_in_router_data_reg_n_0_[0] }),
        .iomem_ready_reg(soc_n_81),
        .iomem_ready_reg_0(iomem_ready_reg_n_0),
        .\mem_addr_reg[16] ({soc_n_5,soc_n_6,soc_n_7,soc_n_8}),
        .\mem_rdata_q_reg[31] ({\iomem_rdata_reg_n_0_[31] ,\iomem_rdata_reg_n_0_[30] ,\iomem_rdata_reg_n_0_[29] ,\iomem_rdata_reg_n_0_[28] ,\iomem_rdata_reg_n_0_[27] ,\iomem_rdata_reg_n_0_[26] ,\iomem_rdata_reg_n_0_[25] ,\iomem_rdata_reg_n_0_[24] ,\iomem_rdata_reg_n_0_[23] ,\iomem_rdata_reg_n_0_[22] ,\iomem_rdata_reg_n_0_[21] ,\iomem_rdata_reg_n_0_[20] ,\iomem_rdata_reg_n_0_[19] ,\iomem_rdata_reg_n_0_[18] ,\iomem_rdata_reg_n_0_[17] ,\iomem_rdata_reg_n_0_[16] ,\iomem_rdata_reg_n_0_[15] ,\iomem_rdata_reg_n_0_[14] ,\iomem_rdata_reg_n_0_[13] ,\iomem_rdata_reg_n_0_[12] ,\iomem_rdata_reg_n_0_[11] ,\iomem_rdata_reg_n_0_[10] ,\iomem_rdata_reg_n_0_[9] ,\iomem_rdata_reg_n_0_[8] ,\iomem_rdata_reg_n_0_[7] ,\iomem_rdata_reg_n_0_[6] ,\iomem_rdata_reg_n_0_[5] ,\iomem_rdata_reg_n_0_[4] ,\iomem_rdata_reg_n_0_[3] ,\iomem_rdata_reg_n_0_[2] ,\iomem_rdata_reg_n_0_[1] ,\iomem_rdata_reg_n_0_[0] }),
        .\mem_wdata_reg[0] (soc_n_87),
        .\mem_wdata_reg[31] ({soc_n_41,soc_n_42,soc_n_43,soc_n_44,soc_n_45,soc_n_46,soc_n_47,soc_n_48,soc_n_49,soc_n_50,soc_n_51,soc_n_52,soc_n_53,soc_n_54,soc_n_55,soc_n_56,soc_n_57,soc_n_58,soc_n_59,soc_n_60,soc_n_61,soc_n_62,soc_n_63,soc_n_64,soc_n_65,soc_n_66,soc_n_67,soc_n_68,soc_n_69,soc_n_70,soc_n_71,soc_n_72}),
        .\mem_wstrb_reg[3] ({soc_n_82,soc_n_83,soc_n_84,soc_n_85}),
        .reset_riscv(reset_riscv),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .ser_rx(ser_rx),
        .ser_tx(ser_tx),
        .signal_out_pe_in_router_ack_reg(signal_out_pe_in_router_ack_reg_n_0),
        .\slv_reg3_reg[0] (soc_n_0),
        .\slv_reg3_reg[0]_0 (soc_n_2),
        .\slv_reg3_reg[0]_1 (soc_n_3),
        .\slv_reg3_reg[0]_2 ({soc_n_73,soc_n_74,soc_n_75,soc_n_76,soc_n_77,soc_n_78,soc_n_79,soc_n_80}),
        .wsignal_in_pe_out_router_data(wsignal_in_pe_out_router_data));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
