
proyecto_e4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008600  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08008710  08008710  00018710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b5c  08008b5c  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  08008b5c  08008b5c  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008b5c  08008b5c  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b5c  08008b5c  00018b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b60  08008b60  00018b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08008b64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  200001fc  08008d60  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000380  08008d60  00020380  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc50  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002176  00000000  00000000  0002de75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e00  00000000  00000000  0002fff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d10  00000000  00000000  00030df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ec9  00000000  00000000  00031b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010128  00000000  00000000  0004a9c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c5f8  00000000  00000000  0005aaf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e70e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ce4  00000000  00000000  000e713c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	080086f8 	.word	0x080086f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	080086f8 	.word	0x080086f8

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__gesf2>:
 8000b7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b80:	e006      	b.n	8000b90 <__cmpsf2+0x4>
 8000b82:	bf00      	nop

08000b84 <__lesf2>:
 8000b84:	f04f 0c01 	mov.w	ip, #1
 8000b88:	e002      	b.n	8000b90 <__cmpsf2+0x4>
 8000b8a:	bf00      	nop

08000b8c <__cmpsf2>:
 8000b8c:	f04f 0c01 	mov.w	ip, #1
 8000b90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b94:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ba0:	bf18      	it	ne
 8000ba2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba6:	d011      	beq.n	8000bcc <__cmpsf2+0x40>
 8000ba8:	b001      	add	sp, #4
 8000baa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000bae:	bf18      	it	ne
 8000bb0:	ea90 0f01 	teqne	r0, r1
 8000bb4:	bf58      	it	pl
 8000bb6:	ebb2 0003 	subspl.w	r0, r2, r3
 8000bba:	bf88      	it	hi
 8000bbc:	17c8      	asrhi	r0, r1, #31
 8000bbe:	bf38      	it	cc
 8000bc0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000bc4:	bf18      	it	ne
 8000bc6:	f040 0001 	orrne.w	r0, r0, #1
 8000bca:	4770      	bx	lr
 8000bcc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bd0:	d102      	bne.n	8000bd8 <__cmpsf2+0x4c>
 8000bd2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000bd6:	d105      	bne.n	8000be4 <__cmpsf2+0x58>
 8000bd8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000bdc:	d1e4      	bne.n	8000ba8 <__cmpsf2+0x1c>
 8000bde:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000be2:	d0e1      	beq.n	8000ba8 <__cmpsf2+0x1c>
 8000be4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <__aeabi_cfrcmple>:
 8000bec:	4684      	mov	ip, r0
 8000bee:	4608      	mov	r0, r1
 8000bf0:	4661      	mov	r1, ip
 8000bf2:	e7ff      	b.n	8000bf4 <__aeabi_cfcmpeq>

08000bf4 <__aeabi_cfcmpeq>:
 8000bf4:	b50f      	push	{r0, r1, r2, r3, lr}
 8000bf6:	f7ff ffc9 	bl	8000b8c <__cmpsf2>
 8000bfa:	2800      	cmp	r0, #0
 8000bfc:	bf48      	it	mi
 8000bfe:	f110 0f00 	cmnmi.w	r0, #0
 8000c02:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000c04 <__aeabi_fcmpeq>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff fff4 	bl	8000bf4 <__aeabi_cfcmpeq>
 8000c0c:	bf0c      	ite	eq
 8000c0e:	2001      	moveq	r0, #1
 8000c10:	2000      	movne	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_fcmplt>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffea 	bl	8000bf4 <__aeabi_cfcmpeq>
 8000c20:	bf34      	ite	cc
 8000c22:	2001      	movcc	r0, #1
 8000c24:	2000      	movcs	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_fcmple>:
 8000c2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c30:	f7ff ffe0 	bl	8000bf4 <__aeabi_cfcmpeq>
 8000c34:	bf94      	ite	ls
 8000c36:	2001      	movls	r0, #1
 8000c38:	2000      	movhi	r0, #0
 8000c3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fcmpge>:
 8000c40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c44:	f7ff ffd2 	bl	8000bec <__aeabi_cfrcmple>
 8000c48:	bf94      	ite	ls
 8000c4a:	2001      	movls	r0, #1
 8000c4c:	2000      	movhi	r0, #0
 8000c4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c52:	bf00      	nop

08000c54 <__aeabi_fcmpgt>:
 8000c54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c58:	f7ff ffc8 	bl	8000bec <__aeabi_cfrcmple>
 8000c5c:	bf34      	ite	cc
 8000c5e:	2001      	movcc	r0, #1
 8000c60:	2000      	movcs	r0, #0
 8000c62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c66:	bf00      	nop

08000c68 <readCalibrationData>:

/* === Private function implementation ========================================================= */

/* === Public function implementation ========================================================== */
void readCalibrationData (void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08a      	sub	sp, #40	; 0x28
 8000c6c:	af04      	add	r7, sp, #16
uint8_t calibData[21]={0};
 8000c6e:	2300      	movs	r3, #0
 8000c70:	603b      	str	r3, [r7, #0]
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	741a      	strb	r2, [r3, #16]

//HAL_I2C_Mem_Read(&hi2c1, DevAddress, MemAddress, MemAddSize (por bytes), pData, Size, Timeout)
HAL_I2C_Mem_Read(&hi2c1, devAddRead, 0xAA, 1, calibData, 21, 50);
 8000c80:	2332      	movs	r3, #50	; 0x32
 8000c82:	9302      	str	r3, [sp, #8]
 8000c84:	2315      	movs	r3, #21
 8000c86:	9301      	str	r3, [sp, #4]
 8000c88:	463b      	mov	r3, r7
 8000c8a:	9300      	str	r3, [sp, #0]
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	22aa      	movs	r2, #170	; 0xaa
 8000c90:	21ee      	movs	r1, #238	; 0xee
 8000c92:	4836      	ldr	r0, [pc, #216]	; (8000d6c <readCalibrationData+0x104>)
 8000c94:	f002 fad0 	bl	8003238 <HAL_I2C_Mem_Read>

AC1 = (calibData[0]<<8 | calibData[1]);
 8000c98:	783b      	ldrb	r3, [r7, #0]
 8000c9a:	021b      	lsls	r3, r3, #8
 8000c9c:	b21a      	sxth	r2, r3
 8000c9e:	787b      	ldrb	r3, [r7, #1]
 8000ca0:	b21b      	sxth	r3, r3
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	b21a      	sxth	r2, r3
 8000ca6:	4b32      	ldr	r3, [pc, #200]	; (8000d70 <readCalibrationData+0x108>)
 8000ca8:	801a      	strh	r2, [r3, #0]
AC2 = (calibData[2]<<8 | calibData[3]);
 8000caa:	78bb      	ldrb	r3, [r7, #2]
 8000cac:	021b      	lsls	r3, r3, #8
 8000cae:	b21a      	sxth	r2, r3
 8000cb0:	78fb      	ldrb	r3, [r7, #3]
 8000cb2:	b21b      	sxth	r3, r3
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	b21a      	sxth	r2, r3
 8000cb8:	4b2e      	ldr	r3, [pc, #184]	; (8000d74 <readCalibrationData+0x10c>)
 8000cba:	801a      	strh	r2, [r3, #0]
AC3 = (calibData[4]<<8 | calibData[5]);
 8000cbc:	793b      	ldrb	r3, [r7, #4]
 8000cbe:	021b      	lsls	r3, r3, #8
 8000cc0:	b21a      	sxth	r2, r3
 8000cc2:	797b      	ldrb	r3, [r7, #5]
 8000cc4:	b21b      	sxth	r3, r3
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	b21a      	sxth	r2, r3
 8000cca:	4b2b      	ldr	r3, [pc, #172]	; (8000d78 <readCalibrationData+0x110>)
 8000ccc:	801a      	strh	r2, [r3, #0]
AC4 = (calibData[6]<<8 | calibData[7]);
 8000cce:	79bb      	ldrb	r3, [r7, #6]
 8000cd0:	021b      	lsls	r3, r3, #8
 8000cd2:	b21a      	sxth	r2, r3
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	b21b      	sxth	r3, r3
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	b21b      	sxth	r3, r3
 8000cdc:	b29a      	uxth	r2, r3
 8000cde:	4b27      	ldr	r3, [pc, #156]	; (8000d7c <readCalibrationData+0x114>)
 8000ce0:	801a      	strh	r2, [r3, #0]
AC5 = (calibData[8]<<8 | calibData[9]);
 8000ce2:	7a3b      	ldrb	r3, [r7, #8]
 8000ce4:	021b      	lsls	r3, r3, #8
 8000ce6:	b21a      	sxth	r2, r3
 8000ce8:	7a7b      	ldrb	r3, [r7, #9]
 8000cea:	b21b      	sxth	r3, r3
 8000cec:	4313      	orrs	r3, r2
 8000cee:	b21b      	sxth	r3, r3
 8000cf0:	b29a      	uxth	r2, r3
 8000cf2:	4b23      	ldr	r3, [pc, #140]	; (8000d80 <readCalibrationData+0x118>)
 8000cf4:	801a      	strh	r2, [r3, #0]
AC6 = (calibData[10]<<8 | calibData[11]);
 8000cf6:	7abb      	ldrb	r3, [r7, #10]
 8000cf8:	021b      	lsls	r3, r3, #8
 8000cfa:	b21a      	sxth	r2, r3
 8000cfc:	7afb      	ldrb	r3, [r7, #11]
 8000cfe:	b21b      	sxth	r3, r3
 8000d00:	4313      	orrs	r3, r2
 8000d02:	b21b      	sxth	r3, r3
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	4b1f      	ldr	r3, [pc, #124]	; (8000d84 <readCalibrationData+0x11c>)
 8000d08:	801a      	strh	r2, [r3, #0]
B1 = (calibData[12]<<8 | calibData[13]);
 8000d0a:	7b3b      	ldrb	r3, [r7, #12]
 8000d0c:	021b      	lsls	r3, r3, #8
 8000d0e:	b21a      	sxth	r2, r3
 8000d10:	7b7b      	ldrb	r3, [r7, #13]
 8000d12:	b21b      	sxth	r3, r3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	b21a      	sxth	r2, r3
 8000d18:	4b1b      	ldr	r3, [pc, #108]	; (8000d88 <readCalibrationData+0x120>)
 8000d1a:	801a      	strh	r2, [r3, #0]
B2 = (calibData[14]<<8 | calibData[15]);
 8000d1c:	7bbb      	ldrb	r3, [r7, #14]
 8000d1e:	021b      	lsls	r3, r3, #8
 8000d20:	b21a      	sxth	r2, r3
 8000d22:	7bfb      	ldrb	r3, [r7, #15]
 8000d24:	b21b      	sxth	r3, r3
 8000d26:	4313      	orrs	r3, r2
 8000d28:	b21a      	sxth	r2, r3
 8000d2a:	4b18      	ldr	r3, [pc, #96]	; (8000d8c <readCalibrationData+0x124>)
 8000d2c:	801a      	strh	r2, [r3, #0]
MB = (calibData[16]<<8 | calibData[17]);
 8000d2e:	7c3b      	ldrb	r3, [r7, #16]
 8000d30:	021b      	lsls	r3, r3, #8
 8000d32:	b21a      	sxth	r2, r3
 8000d34:	7c7b      	ldrb	r3, [r7, #17]
 8000d36:	b21b      	sxth	r3, r3
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	b21a      	sxth	r2, r3
 8000d3c:	4b14      	ldr	r3, [pc, #80]	; (8000d90 <readCalibrationData+0x128>)
 8000d3e:	801a      	strh	r2, [r3, #0]
MC = (calibData[18]<<8 | calibData[19]);
 8000d40:	7cbb      	ldrb	r3, [r7, #18]
 8000d42:	021b      	lsls	r3, r3, #8
 8000d44:	b21a      	sxth	r2, r3
 8000d46:	7cfb      	ldrb	r3, [r7, #19]
 8000d48:	b21b      	sxth	r3, r3
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	b21a      	sxth	r2, r3
 8000d4e:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <readCalibrationData+0x12c>)
 8000d50:	801a      	strh	r2, [r3, #0]
MD = (calibData[20]<<8 | calibData[21]);
 8000d52:	7d3b      	ldrb	r3, [r7, #20]
 8000d54:	021b      	lsls	r3, r3, #8
 8000d56:	b21a      	sxth	r2, r3
 8000d58:	7d7b      	ldrb	r3, [r7, #21]
 8000d5a:	b21b      	sxth	r3, r3
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	b21a      	sxth	r2, r3
 8000d60:	4b0d      	ldr	r3, [pc, #52]	; (8000d98 <readCalibrationData+0x130>)
 8000d62:	801a      	strh	r2, [r3, #0]

}
 8000d64:	bf00      	nop
 8000d66:	3718      	adds	r7, #24
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20000284 	.word	0x20000284
 8000d70:	20000218 	.word	0x20000218
 8000d74:	2000021a 	.word	0x2000021a
 8000d78:	2000021c 	.word	0x2000021c
 8000d7c:	2000021e 	.word	0x2000021e
 8000d80:	20000220 	.word	0x20000220
 8000d84:	20000222 	.word	0x20000222
 8000d88:	20000224 	.word	0x20000224
 8000d8c:	20000226 	.word	0x20000226
 8000d90:	20000228 	.word	0x20000228
 8000d94:	2000022a 	.word	0x2000022a
 8000d98:	2000022c 	.word	0x2000022c

08000d9c <getUncompensatedTemperature>:

uint16_t getUncompensatedTemperature(void){
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af04      	add	r7, sp, #16

	uint8_t uTMSB, uTLSB =0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	713b      	strb	r3, [r7, #4]
	uint8_t dataToWrite =0x2E;
 8000da6:	232e      	movs	r3, #46	; 0x2e
 8000da8:	70fb      	strb	r3, [r7, #3]
	uint16_t uT =0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	80fb      	strh	r3, [r7, #6]


	//HAL_I2C_Mem_Write(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout)
	HAL_I2C_Mem_Write(&hi2c1, devAddWrite, 0xF4, 1, &dataToWrite, 1, 50);
 8000dae:	2332      	movs	r3, #50	; 0x32
 8000db0:	9302      	str	r3, [sp, #8]
 8000db2:	2301      	movs	r3, #1
 8000db4:	9301      	str	r3, [sp, #4]
 8000db6:	1cfb      	adds	r3, r7, #3
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	2301      	movs	r3, #1
 8000dbc:	22f4      	movs	r2, #244	; 0xf4
 8000dbe:	21ee      	movs	r1, #238	; 0xee
 8000dc0:	4815      	ldr	r0, [pc, #84]	; (8000e18 <getUncompensatedTemperature+0x7c>)
 8000dc2:	f002 f93f 	bl	8003044 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8000dc6:	2005      	movs	r0, #5
 8000dc8:	f001 fbe4 	bl	8002594 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, devAddRead,0xF6, 1, &uTMSB, 1, 50);
 8000dcc:	2332      	movs	r3, #50	; 0x32
 8000dce:	9302      	str	r3, [sp, #8]
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	9301      	str	r3, [sp, #4]
 8000dd4:	1d7b      	adds	r3, r7, #5
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	2301      	movs	r3, #1
 8000dda:	22f6      	movs	r2, #246	; 0xf6
 8000ddc:	21ee      	movs	r1, #238	; 0xee
 8000dde:	480e      	ldr	r0, [pc, #56]	; (8000e18 <getUncompensatedTemperature+0x7c>)
 8000de0:	f002 fa2a 	bl	8003238 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, devAddRead, 0xF7, 1, &uTLSB, 1, 50);
 8000de4:	2332      	movs	r3, #50	; 0x32
 8000de6:	9302      	str	r3, [sp, #8]
 8000de8:	2301      	movs	r3, #1
 8000dea:	9301      	str	r3, [sp, #4]
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	2301      	movs	r3, #1
 8000df2:	22f7      	movs	r2, #247	; 0xf7
 8000df4:	21ee      	movs	r1, #238	; 0xee
 8000df6:	4808      	ldr	r0, [pc, #32]	; (8000e18 <getUncompensatedTemperature+0x7c>)
 8000df8:	f002 fa1e 	bl	8003238 <HAL_I2C_Mem_Read>

	////////delete this//////////

	/////////////////////////////

	uT = uTMSB << 8 | uTLSB;
 8000dfc:	797b      	ldrb	r3, [r7, #5]
 8000dfe:	021b      	lsls	r3, r3, #8
 8000e00:	b21a      	sxth	r2, r3
 8000e02:	793b      	ldrb	r3, [r7, #4]
 8000e04:	b21b      	sxth	r3, r3
 8000e06:	4313      	orrs	r3, r2
 8000e08:	b21b      	sxth	r3, r3
 8000e0a:	80fb      	strh	r3, [r7, #6]

	return uT;
 8000e0c:	88fb      	ldrh	r3, [r7, #6]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000284 	.word	0x20000284

08000e1c <getUncompensatedPressure>:

uint32_t getUncompensatedPressure(char oss){
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08a      	sub	sp, #40	; 0x28
 8000e20:	af04      	add	r7, sp, #16
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]

uint8_t uData[2]={0};
 8000e26:	2300      	movs	r3, #0
 8000e28:	823b      	strh	r3, [r7, #16]
uint8_t dataToWrite= 0x34 | (oss<<6);
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	019b      	lsls	r3, r3, #6
 8000e2e:	b25b      	sxtb	r3, r3
 8000e30:	f043 0334 	orr.w	r3, r3, #52	; 0x34
 8000e34:	b25b      	sxtb	r3, r3
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	73fb      	strb	r3, [r7, #15]
uint32_t uP=0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]

HAL_I2C_Mem_Write(&hi2c1, devAddWrite, 0xF4, 1, &dataToWrite, 1, 50);
 8000e3e:	2332      	movs	r3, #50	; 0x32
 8000e40:	9302      	str	r3, [sp, #8]
 8000e42:	2301      	movs	r3, #1
 8000e44:	9301      	str	r3, [sp, #4]
 8000e46:	f107 030f 	add.w	r3, r7, #15
 8000e4a:	9300      	str	r3, [sp, #0]
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	22f4      	movs	r2, #244	; 0xf4
 8000e50:	21ee      	movs	r1, #238	; 0xee
 8000e52:	4812      	ldr	r0, [pc, #72]	; (8000e9c <getUncompensatedPressure+0x80>)
 8000e54:	f002 f8f6 	bl	8003044 <HAL_I2C_Mem_Write>

HAL_Delay(26); //tomo el delay maximo
 8000e58:	201a      	movs	r0, #26
 8000e5a:	f001 fb9b 	bl	8002594 <HAL_Delay>

HAL_I2C_Mem_Read(&hi2c1, devAddRead, 0xF6, 1, uData, 3, 50);
 8000e5e:	2332      	movs	r3, #50	; 0x32
 8000e60:	9302      	str	r3, [sp, #8]
 8000e62:	2303      	movs	r3, #3
 8000e64:	9301      	str	r3, [sp, #4]
 8000e66:	f107 0310 	add.w	r3, r7, #16
 8000e6a:	9300      	str	r3, [sp, #0]
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	22f6      	movs	r2, #246	; 0xf6
 8000e70:	21ee      	movs	r1, #238	; 0xee
 8000e72:	480a      	ldr	r0, [pc, #40]	; (8000e9c <getUncompensatedPressure+0x80>)
 8000e74:	f002 f9e0 	bl	8003238 <HAL_I2C_Mem_Read>

uP= (uData[0]<<16 | uData[1]<<8 | uData[2]) >> (8-oss);
 8000e78:	7c3b      	ldrb	r3, [r7, #16]
 8000e7a:	041a      	lsls	r2, r3, #16
 8000e7c:	7c7b      	ldrb	r3, [r7, #17]
 8000e7e:	021b      	lsls	r3, r3, #8
 8000e80:	4313      	orrs	r3, r2
 8000e82:	7cba      	ldrb	r2, [r7, #18]
 8000e84:	431a      	orrs	r2, r3
 8000e86:	79fb      	ldrb	r3, [r7, #7]
 8000e88:	f1c3 0308 	rsb	r3, r3, #8
 8000e8c:	fa42 f303 	asr.w	r3, r2, r3
 8000e90:	617b      	str	r3, [r7, #20]

return uP;
 8000e92:	697b      	ldr	r3, [r7, #20]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3718      	adds	r7, #24
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000284 	.word	0x20000284

08000ea0 <getTemperature>:

float getTemperature(void){
 8000ea0:	b5b0      	push	{r4, r5, r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0

uint16_t UT = getUncompensatedTemperature();
 8000ea6:	f7ff ff79 	bl	8000d9c <getUncompensatedTemperature>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	4a3c      	ldr	r2, [pc, #240]	; (8000fa4 <getTemperature+0x104>)
 8000eb2:	8812      	ldrh	r2, [r2, #0]
 8000eb4:	1a9b      	subs	r3, r3, r2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff faae 	bl	8000418 <__aeabi_i2d>
 8000ebc:	4604      	mov	r4, r0
 8000ebe:	460d      	mov	r5, r1
 8000ec0:	4b39      	ldr	r3, [pc, #228]	; (8000fa8 <getTemperature+0x108>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff faa7 	bl	8000418 <__aeabi_i2d>
 8000eca:	f04f 0200 	mov.w	r2, #0
 8000ece:	4b37      	ldr	r3, [pc, #220]	; (8000fac <getTemperature+0x10c>)
 8000ed0:	f7ff fc36 	bl	8000740 <__aeabi_ddiv>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	4620      	mov	r0, r4
 8000eda:	4629      	mov	r1, r5
 8000edc:	f7ff fb06 	bl	80004ec <__aeabi_dmul>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	4610      	mov	r0, r2
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f7ff fdb0 	bl	8000a4c <__aeabi_d2iz>
 8000eec:	4603      	mov	r3, r0
 8000eee:	4a30      	ldr	r2, [pc, #192]	; (8000fb0 <getTemperature+0x110>)
 8000ef0:	6013      	str	r3, [r2, #0]
X2 = ((MC*(pow(2,11))) / (X1+MD));
 8000ef2:	4b30      	ldr	r3, [pc, #192]	; (8000fb4 <getTemperature+0x114>)
 8000ef4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fa8d 	bl	8000418 <__aeabi_i2d>
 8000efe:	f04f 0200 	mov.w	r2, #0
 8000f02:	4b2d      	ldr	r3, [pc, #180]	; (8000fb8 <getTemperature+0x118>)
 8000f04:	f7ff faf2 	bl	80004ec <__aeabi_dmul>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	4614      	mov	r4, r2
 8000f0e:	461d      	mov	r5, r3
 8000f10:	4b2a      	ldr	r3, [pc, #168]	; (8000fbc <getTemperature+0x11c>)
 8000f12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f16:	461a      	mov	r2, r3
 8000f18:	4b25      	ldr	r3, [pc, #148]	; (8000fb0 <getTemperature+0x110>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fa7a 	bl	8000418 <__aeabi_i2d>
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	4620      	mov	r0, r4
 8000f2a:	4629      	mov	r1, r5
 8000f2c:	f7ff fc08 	bl	8000740 <__aeabi_ddiv>
 8000f30:	4602      	mov	r2, r0
 8000f32:	460b      	mov	r3, r1
 8000f34:	4610      	mov	r0, r2
 8000f36:	4619      	mov	r1, r3
 8000f38:	f7ff fd88 	bl	8000a4c <__aeabi_d2iz>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4a20      	ldr	r2, [pc, #128]	; (8000fc0 <getTemperature+0x120>)
 8000f40:	6013      	str	r3, [r2, #0]
B5 = X1+X2;
 8000f42:	4b1b      	ldr	r3, [pc, #108]	; (8000fb0 <getTemperature+0x110>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	4b1e      	ldr	r3, [pc, #120]	; (8000fc0 <getTemperature+0x120>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4a1d      	ldr	r2, [pc, #116]	; (8000fc4 <getTemperature+0x124>)
 8000f4e:	6013      	str	r3, [r2, #0]
T = (B5+8)/(pow(2,4));
 8000f50:	4b1c      	ldr	r3, [pc, #112]	; (8000fc4 <getTemperature+0x124>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	3308      	adds	r3, #8
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fa5e 	bl	8000418 <__aeabi_i2d>
 8000f5c:	f04f 0200 	mov.w	r2, #0
 8000f60:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <getTemperature+0x128>)
 8000f62:	f7ff fbed 	bl	8000740 <__aeabi_ddiv>
 8000f66:	4602      	mov	r2, r0
 8000f68:	460b      	mov	r3, r1
 8000f6a:	4610      	mov	r0, r2
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	f7ff fd6d 	bl	8000a4c <__aeabi_d2iz>
 8000f72:	4603      	mov	r3, r0
 8000f74:	4a15      	ldr	r2, [pc, #84]	; (8000fcc <getTemperature+0x12c>)
 8000f76:	6013      	str	r3, [r2, #0]
return T/10.0;
 8000f78:	4b14      	ldr	r3, [pc, #80]	; (8000fcc <getTemperature+0x12c>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff fa4b 	bl	8000418 <__aeabi_i2d>
 8000f82:	f04f 0200 	mov.w	r2, #0
 8000f86:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <getTemperature+0x130>)
 8000f88:	f7ff fbda 	bl	8000740 <__aeabi_ddiv>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4610      	mov	r0, r2
 8000f92:	4619      	mov	r1, r3
 8000f94:	f7ff fda2 	bl	8000adc <__aeabi_d2f>
 8000f98:	4603      	mov	r3, r0

}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000222 	.word	0x20000222
 8000fa8:	20000220 	.word	0x20000220
 8000fac:	40e00000 	.word	0x40e00000
 8000fb0:	20000230 	.word	0x20000230
 8000fb4:	2000022a 	.word	0x2000022a
 8000fb8:	40a00000 	.word	0x40a00000
 8000fbc:	2000022c 	.word	0x2000022c
 8000fc0:	20000234 	.word	0x20000234
 8000fc4:	20000240 	.word	0x20000240
 8000fc8:	40300000 	.word	0x40300000
 8000fcc:	2000024c 	.word	0x2000024c
 8000fd0:	40240000 	.word	0x40240000

08000fd4 <getPressure>:


float getPressure(char oss){
 8000fd4:	b5b0      	push	{r4, r5, r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	71fb      	strb	r3, [r7, #7]

	uint32_t UP = getUncompensatedPressure(oss);
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff ff1b 	bl	8000e1c <getUncompensatedPressure>
 8000fe6:	60f8      	str	r0, [r7, #12]
	B6 = B5-4000;
 8000fe8:	4b7d      	ldr	r3, [pc, #500]	; (80011e0 <getPressure+0x20c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8000ff0:	4a7c      	ldr	r2, [pc, #496]	; (80011e4 <getPressure+0x210>)
 8000ff2:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6*B6/(pow(2,12))))/(pow(2,11));
 8000ff4:	4b7c      	ldr	r3, [pc, #496]	; (80011e8 <getPressure+0x214>)
 8000ff6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff fa0c 	bl	8000418 <__aeabi_i2d>
 8001000:	4604      	mov	r4, r0
 8001002:	460d      	mov	r5, r1
 8001004:	4b77      	ldr	r3, [pc, #476]	; (80011e4 <getPressure+0x210>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a76      	ldr	r2, [pc, #472]	; (80011e4 <getPressure+0x210>)
 800100a:	6812      	ldr	r2, [r2, #0]
 800100c:	fb02 f303 	mul.w	r3, r2, r3
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fa01 	bl	8000418 <__aeabi_i2d>
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	4b74      	ldr	r3, [pc, #464]	; (80011ec <getPressure+0x218>)
 800101c:	f7ff fb90 	bl	8000740 <__aeabi_ddiv>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4620      	mov	r0, r4
 8001026:	4629      	mov	r1, r5
 8001028:	f7ff fa60 	bl	80004ec <__aeabi_dmul>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4610      	mov	r0, r2
 8001032:	4619      	mov	r1, r3
 8001034:	f04f 0200 	mov.w	r2, #0
 8001038:	4b6d      	ldr	r3, [pc, #436]	; (80011f0 <getPressure+0x21c>)
 800103a:	f7ff fb81 	bl	8000740 <__aeabi_ddiv>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	4610      	mov	r0, r2
 8001044:	4619      	mov	r1, r3
 8001046:	f7ff fd01 	bl	8000a4c <__aeabi_d2iz>
 800104a:	4603      	mov	r3, r0
 800104c:	4a69      	ldr	r2, [pc, #420]	; (80011f4 <getPressure+0x220>)
 800104e:	6013      	str	r3, [r2, #0]
	X2 = AC2*B6/(pow(2,11));
 8001050:	4b69      	ldr	r3, [pc, #420]	; (80011f8 <getPressure+0x224>)
 8001052:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001056:	461a      	mov	r2, r3
 8001058:	4b62      	ldr	r3, [pc, #392]	; (80011e4 <getPressure+0x210>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	fb02 f303 	mul.w	r3, r2, r3
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff f9d9 	bl	8000418 <__aeabi_i2d>
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	4b61      	ldr	r3, [pc, #388]	; (80011f0 <getPressure+0x21c>)
 800106c:	f7ff fb68 	bl	8000740 <__aeabi_ddiv>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	4610      	mov	r0, r2
 8001076:	4619      	mov	r1, r3
 8001078:	f7ff fce8 	bl	8000a4c <__aeabi_d2iz>
 800107c:	4603      	mov	r3, r0
 800107e:	4a5f      	ldr	r2, [pc, #380]	; (80011fc <getPressure+0x228>)
 8001080:	6013      	str	r3, [r2, #0]
	X3 = X1+X2;
 8001082:	4b5c      	ldr	r3, [pc, #368]	; (80011f4 <getPressure+0x220>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	4b5d      	ldr	r3, [pc, #372]	; (80011fc <getPressure+0x228>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4413      	add	r3, r2
 800108c:	4a5c      	ldr	r2, [pc, #368]	; (8001200 <getPressure+0x22c>)
 800108e:	6013      	str	r3, [r2, #0]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 8001090:	4b5c      	ldr	r3, [pc, #368]	; (8001204 <getPressure+0x230>)
 8001092:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001096:	009a      	lsls	r2, r3, #2
 8001098:	4b59      	ldr	r3, [pc, #356]	; (8001200 <getPressure+0x22c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	441a      	add	r2, r3
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	3302      	adds	r3, #2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	da00      	bge.n	80010ac <getPressure+0xd8>
 80010aa:	3303      	adds	r3, #3
 80010ac:	109b      	asrs	r3, r3, #2
 80010ae:	461a      	mov	r2, r3
 80010b0:	4b55      	ldr	r3, [pc, #340]	; (8001208 <getPressure+0x234>)
 80010b2:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/pow(2,13);
 80010b4:	4b55      	ldr	r3, [pc, #340]	; (800120c <getPressure+0x238>)
 80010b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ba:	461a      	mov	r2, r3
 80010bc:	4b49      	ldr	r3, [pc, #292]	; (80011e4 <getPressure+0x210>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	fb02 f303 	mul.w	r3, r2, r3
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff f9a7 	bl	8000418 <__aeabi_i2d>
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b50      	ldr	r3, [pc, #320]	; (8001210 <getPressure+0x23c>)
 80010d0:	f7ff fb36 	bl	8000740 <__aeabi_ddiv>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	f7ff fcb6 	bl	8000a4c <__aeabi_d2iz>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a44      	ldr	r2, [pc, #272]	; (80011f4 <getPressure+0x220>)
 80010e4:	6013      	str	r3, [r2, #0]
	X2 = (B1 * (B6*B6/(pow(2,12))))/(pow(2,16));
 80010e6:	4b4b      	ldr	r3, [pc, #300]	; (8001214 <getPressure+0x240>)
 80010e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff f993 	bl	8000418 <__aeabi_i2d>
 80010f2:	4604      	mov	r4, r0
 80010f4:	460d      	mov	r5, r1
 80010f6:	4b3b      	ldr	r3, [pc, #236]	; (80011e4 <getPressure+0x210>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a3a      	ldr	r2, [pc, #232]	; (80011e4 <getPressure+0x210>)
 80010fc:	6812      	ldr	r2, [r2, #0]
 80010fe:	fb02 f303 	mul.w	r3, r2, r3
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff f988 	bl	8000418 <__aeabi_i2d>
 8001108:	f04f 0200 	mov.w	r2, #0
 800110c:	4b37      	ldr	r3, [pc, #220]	; (80011ec <getPressure+0x218>)
 800110e:	f7ff fb17 	bl	8000740 <__aeabi_ddiv>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	4620      	mov	r0, r4
 8001118:	4629      	mov	r1, r5
 800111a:	f7ff f9e7 	bl	80004ec <__aeabi_dmul>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	4b3b      	ldr	r3, [pc, #236]	; (8001218 <getPressure+0x244>)
 800112c:	f7ff fb08 	bl	8000740 <__aeabi_ddiv>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4610      	mov	r0, r2
 8001136:	4619      	mov	r1, r3
 8001138:	f7ff fc88 	bl	8000a4c <__aeabi_d2iz>
 800113c:	4603      	mov	r3, r0
 800113e:	4a2f      	ldr	r2, [pc, #188]	; (80011fc <getPressure+0x228>)
 8001140:	6013      	str	r3, [r2, #0]
	X3 = ((X1+X2)+2)/pow(2,2);
 8001142:	4b2c      	ldr	r3, [pc, #176]	; (80011f4 <getPressure+0x220>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	4b2d      	ldr	r3, [pc, #180]	; (80011fc <getPressure+0x228>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4413      	add	r3, r2
 800114c:	3302      	adds	r3, #2
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff f962 	bl	8000418 <__aeabi_i2d>
 8001154:	f04f 0200 	mov.w	r2, #0
 8001158:	4b30      	ldr	r3, [pc, #192]	; (800121c <getPressure+0x248>)
 800115a:	f7ff faf1 	bl	8000740 <__aeabi_ddiv>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	f7ff fc71 	bl	8000a4c <__aeabi_d2iz>
 800116a:	4603      	mov	r3, r0
 800116c:	4a24      	ldr	r2, [pc, #144]	; (8001200 <getPressure+0x22c>)
 800116e:	6013      	str	r3, [r2, #0]
	B4 = AC4*(unsigned long)(X3+32768)/(pow(2,15));
 8001170:	4b2b      	ldr	r3, [pc, #172]	; (8001220 <getPressure+0x24c>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	461a      	mov	r2, r3
 8001176:	4b22      	ldr	r3, [pc, #136]	; (8001200 <getPressure+0x22c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800117e:	fb02 f303 	mul.w	r3, r2, r3
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff f938 	bl	80003f8 <__aeabi_ui2d>
 8001188:	f04f 0200 	mov.w	r2, #0
 800118c:	4b25      	ldr	r3, [pc, #148]	; (8001224 <getPressure+0x250>)
 800118e:	f7ff fad7 	bl	8000740 <__aeabi_ddiv>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	4610      	mov	r0, r2
 8001198:	4619      	mov	r1, r3
 800119a:	f7ff fc7f 	bl	8000a9c <__aeabi_d2uiz>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a21      	ldr	r2, [pc, #132]	; (8001228 <getPressure+0x254>)
 80011a2:	6013      	str	r3, [r2, #0]
	B7 = ((unsigned long)UP-B3)*(50000>>oss);
 80011a4:	4b18      	ldr	r3, [pc, #96]	; (8001208 <getPressure+0x234>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	461a      	mov	r2, r3
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	1a9b      	subs	r3, r3, r2
 80011ae:	79fa      	ldrb	r2, [r7, #7]
 80011b0:	f24c 3150 	movw	r1, #50000	; 0xc350
 80011b4:	fa41 f202 	asr.w	r2, r1, r2
 80011b8:	fb02 f303 	mul.w	r3, r2, r3
 80011bc:	4a1b      	ldr	r2, [pc, #108]	; (800122c <getPressure+0x258>)
 80011be:	6013      	str	r3, [r2, #0]
	if (B7<0x80000000) P = (B7*2)/B4;
 80011c0:	4b1a      	ldr	r3, [pc, #104]	; (800122c <getPressure+0x258>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	db35      	blt.n	8001234 <getPressure+0x260>
 80011c8:	4b18      	ldr	r3, [pc, #96]	; (800122c <getPressure+0x258>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	005a      	lsls	r2, r3, #1
 80011ce:	4b16      	ldr	r3, [pc, #88]	; (8001228 <getPressure+0x254>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d6:	461a      	mov	r2, r3
 80011d8:	4b15      	ldr	r3, [pc, #84]	; (8001230 <getPressure+0x25c>)
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	e034      	b.n	8001248 <getPressure+0x274>
 80011de:	bf00      	nop
 80011e0:	20000240 	.word	0x20000240
 80011e4:	20000244 	.word	0x20000244
 80011e8:	20000226 	.word	0x20000226
 80011ec:	40b00000 	.word	0x40b00000
 80011f0:	40a00000 	.word	0x40a00000
 80011f4:	20000230 	.word	0x20000230
 80011f8:	2000021a 	.word	0x2000021a
 80011fc:	20000234 	.word	0x20000234
 8001200:	20000238 	.word	0x20000238
 8001204:	20000218 	.word	0x20000218
 8001208:	2000023c 	.word	0x2000023c
 800120c:	2000021c 	.word	0x2000021c
 8001210:	40c00000 	.word	0x40c00000
 8001214:	20000224 	.word	0x20000224
 8001218:	40f00000 	.word	0x40f00000
 800121c:	40100000 	.word	0x40100000
 8001220:	2000021e 	.word	0x2000021e
 8001224:	40e00000 	.word	0x40e00000
 8001228:	20000250 	.word	0x20000250
 800122c:	20000254 	.word	0x20000254
 8001230:	20000248 	.word	0x20000248
	else P = (B7/B4)*2;
 8001234:	4b4b      	ldr	r3, [pc, #300]	; (8001364 <getPressure+0x390>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b4b      	ldr	r3, [pc, #300]	; (8001368 <getPressure+0x394>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	461a      	mov	r2, r3
 8001244:	4b49      	ldr	r3, [pc, #292]	; (800136c <getPressure+0x398>)
 8001246:	601a      	str	r2, [r3, #0]
	X1 = (P/(pow(2,8)))*(P/(pow(2,8)));
 8001248:	4b48      	ldr	r3, [pc, #288]	; (800136c <getPressure+0x398>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff f8e3 	bl	8000418 <__aeabi_i2d>
 8001252:	f04f 0200 	mov.w	r2, #0
 8001256:	4b46      	ldr	r3, [pc, #280]	; (8001370 <getPressure+0x39c>)
 8001258:	f7ff fa72 	bl	8000740 <__aeabi_ddiv>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4614      	mov	r4, r2
 8001262:	461d      	mov	r5, r3
 8001264:	4b41      	ldr	r3, [pc, #260]	; (800136c <getPressure+0x398>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f8d5 	bl	8000418 <__aeabi_i2d>
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b3f      	ldr	r3, [pc, #252]	; (8001370 <getPressure+0x39c>)
 8001274:	f7ff fa64 	bl	8000740 <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4620      	mov	r0, r4
 800127e:	4629      	mov	r1, r5
 8001280:	f7ff f934 	bl	80004ec <__aeabi_dmul>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4610      	mov	r0, r2
 800128a:	4619      	mov	r1, r3
 800128c:	f7ff fbde 	bl	8000a4c <__aeabi_d2iz>
 8001290:	4603      	mov	r3, r0
 8001292:	4a38      	ldr	r2, [pc, #224]	; (8001374 <getPressure+0x3a0>)
 8001294:	6013      	str	r3, [r2, #0]
	X1 = (X1*3038)/(pow(2,16));
 8001296:	4b37      	ldr	r3, [pc, #220]	; (8001374 <getPressure+0x3a0>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f640 32de 	movw	r2, #3038	; 0xbde
 800129e:	fb02 f303 	mul.w	r3, r2, r3
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f8b8 	bl	8000418 <__aeabi_i2d>
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	4b32      	ldr	r3, [pc, #200]	; (8001378 <getPressure+0x3a4>)
 80012ae:	f7ff fa47 	bl	8000740 <__aeabi_ddiv>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4610      	mov	r0, r2
 80012b8:	4619      	mov	r1, r3
 80012ba:	f7ff fbc7 	bl	8000a4c <__aeabi_d2iz>
 80012be:	4603      	mov	r3, r0
 80012c0:	4a2c      	ldr	r2, [pc, #176]	; (8001374 <getPressure+0x3a0>)
 80012c2:	6013      	str	r3, [r2, #0]
	X2 = (-7357*P)/(pow(2,16));
 80012c4:	4b29      	ldr	r3, [pc, #164]	; (800136c <getPressure+0x398>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a2c      	ldr	r2, [pc, #176]	; (800137c <getPressure+0x3a8>)
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f8a2 	bl	8000418 <__aeabi_i2d>
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	4b27      	ldr	r3, [pc, #156]	; (8001378 <getPressure+0x3a4>)
 80012da:	f7ff fa31 	bl	8000740 <__aeabi_ddiv>
 80012de:	4602      	mov	r2, r0
 80012e0:	460b      	mov	r3, r1
 80012e2:	4610      	mov	r0, r2
 80012e4:	4619      	mov	r1, r3
 80012e6:	f7ff fbb1 	bl	8000a4c <__aeabi_d2iz>
 80012ea:	4603      	mov	r3, r0
 80012ec:	4a24      	ldr	r2, [pc, #144]	; (8001380 <getPressure+0x3ac>)
 80012ee:	6013      	str	r3, [r2, #0]
	P = P + (X1+X2+3791)/(pow(2,4));
 80012f0:	4b1e      	ldr	r3, [pc, #120]	; (800136c <getPressure+0x398>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff f88f 	bl	8000418 <__aeabi_i2d>
 80012fa:	4604      	mov	r4, r0
 80012fc:	460d      	mov	r5, r1
 80012fe:	4b1d      	ldr	r3, [pc, #116]	; (8001374 <getPressure+0x3a0>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <getPressure+0x3ac>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4413      	add	r3, r2
 8001308:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f883 	bl	8000418 <__aeabi_i2d>
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <getPressure+0x3b0>)
 8001318:	f7ff fa12 	bl	8000740 <__aeabi_ddiv>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4620      	mov	r0, r4
 8001322:	4629      	mov	r1, r5
 8001324:	f7fe ff2c 	bl	8000180 <__adddf3>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4610      	mov	r0, r2
 800132e:	4619      	mov	r1, r3
 8001330:	f7ff fb8c 	bl	8000a4c <__aeabi_d2iz>
 8001334:	4603      	mov	r3, r0
 8001336:	4a0d      	ldr	r2, [pc, #52]	; (800136c <getPressure+0x398>)
 8001338:	6013      	str	r3, [r2, #0]

	return P/100.0;
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <getPressure+0x398>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff f86a 	bl	8000418 <__aeabi_i2d>
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <getPressure+0x3b4>)
 800134a:	f7ff f9f9 	bl	8000740 <__aeabi_ddiv>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4610      	mov	r0, r2
 8001354:	4619      	mov	r1, r3
 8001356:	f7ff fbc1 	bl	8000adc <__aeabi_d2f>
 800135a:	4603      	mov	r3, r0
}
 800135c:	4618      	mov	r0, r3
 800135e:	3710      	adds	r7, #16
 8001360:	46bd      	mov	sp, r7
 8001362:	bdb0      	pop	{r4, r5, r7, pc}
 8001364:	20000254 	.word	0x20000254
 8001368:	20000250 	.word	0x20000250
 800136c:	20000248 	.word	0x20000248
 8001370:	40700000 	.word	0x40700000
 8001374:	20000230 	.word	0x20000230
 8001378:	40f00000 	.word	0x40f00000
 800137c:	ffffe343 	.word	0xffffe343
 8001380:	20000234 	.word	0x20000234
 8001384:	40300000 	.word	0x40300000
 8001388:	40590000 	.word	0x40590000

0800138c <bmpInit>:

void bmpInit (void){
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0

	readCalibrationData();
 8001390:	f7ff fc6a 	bl	8000c68 <readCalibrationData>

}
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}

08001398 <lcdSendCmd>:
/* === Private function implementation ========================================================= */

/* === Public function implementation ========================================================== */

void lcdSendCmd (char cmd)	//cmd=10111010
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af02      	add	r7, sp, #8
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);	  //data_u=10110000		&: and bit a bit
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	f023 030f 	bic.w	r3, r3, #15
 80013a8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0); //data_1=10100000		|: or bit a bit
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	011b      	lsls	r3, r3, #4
 80013ae:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	f043 030c 	orr.w	r3, r3, #12
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	f043 0308 	orr.w	r3, r3, #8
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80013c4:	7bbb      	ldrb	r3, [r7, #14]
 80013c6:	f043 030c 	orr.w	r3, r3, #12
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	f043 0308 	orr.w	r3, r3, #8
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 20);
 80013d8:	f107 0208 	add.w	r2, r7, #8
 80013dc:	2314      	movs	r3, #20
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2304      	movs	r3, #4
 80013e2:	214e      	movs	r1, #78	; 0x4e
 80013e4:	4803      	ldr	r0, [pc, #12]	; (80013f4 <lcdSendCmd+0x5c>)
 80013e6:	f001 fd2f 	bl	8002e48 <HAL_I2C_Master_Transmit>
}
 80013ea:	bf00      	nop
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000284 	.word	0x20000284

080013f8 <lcdSendData>:

void lcdSendData (char data)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af02      	add	r7, sp, #8
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	f023 030f 	bic.w	r3, r3, #15
 8001408:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	011b      	lsls	r3, r3, #4
 800140e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	f043 030d 	orr.w	r3, r3, #13
 8001416:	b2db      	uxtb	r3, r3
 8001418:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	f043 0309 	orr.w	r3, r3, #9
 8001420:	b2db      	uxtb	r3, r3
 8001422:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001424:	7bbb      	ldrb	r3, [r7, #14]
 8001426:	f043 030d 	orr.w	r3, r3, #13
 800142a:	b2db      	uxtb	r3, r3
 800142c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800142e:	7bbb      	ldrb	r3, [r7, #14]
 8001430:	f043 0309 	orr.w	r3, r3, #9
 8001434:	b2db      	uxtb	r3, r3
 8001436:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 20);
 8001438:	f107 0208 	add.w	r2, r7, #8
 800143c:	2314      	movs	r3, #20
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	2304      	movs	r3, #4
 8001442:	214e      	movs	r1, #78	; 0x4e
 8001444:	4803      	ldr	r0, [pc, #12]	; (8001454 <lcdSendData+0x5c>)
 8001446:	f001 fcff 	bl	8002e48 <HAL_I2C_Master_Transmit>
}
 800144a:	bf00      	nop
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000284 	.word	0x20000284

08001458 <lcdClear>:

void lcdClear(void)		//Tiene una bandera de activacion
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
	//if (flag_clear == 1){
		lcdSendCmd (0x80);
 800145e:	2080      	movs	r0, #128	; 0x80
 8001460:	f7ff ff9a 	bl	8001398 <lcdSendCmd>
		for (int i=0; i<70; i++)
 8001464:	2300      	movs	r3, #0
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	e005      	b.n	8001476 <lcdClear+0x1e>
		{
			lcdSendData (' ');
 800146a:	2020      	movs	r0, #32
 800146c:	f7ff ffc4 	bl	80013f8 <lcdSendData>
		for (int i=0; i<70; i++)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3301      	adds	r3, #1
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2b45      	cmp	r3, #69	; 0x45
 800147a:	ddf6      	ble.n	800146a <lcdClear+0x12>
		}
	//}
	//flag_clear=0;
	}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <lcdCursor>:



void lcdCursor(int row, int col)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b082      	sub	sp, #8
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
 800148e:	6039      	str	r1, [r7, #0]
    switch (row)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <lcdCursor+0x18>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d005      	beq.n	80014a8 <lcdCursor+0x22>
 800149c:	e009      	b.n	80014b2 <lcdCursor+0x2c>
    {
        case 0:
            col |= 0x80;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014a4:	603b      	str	r3, [r7, #0]
            break;
 80014a6:	e004      	b.n	80014b2 <lcdCursor+0x2c>
        case 1:
            col |= 0xC0;
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80014ae:	603b      	str	r3, [r7, #0]
            break;
 80014b0:	bf00      	nop
    }

    lcdSendCmd (col);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff ff6e 	bl	8001398 <lcdSendCmd>
}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <lcdInit>:


void lcdInit (void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
	// 4 bit initialization
	HAL_Delay(50);  // wait for >40ms
 80014c8:	2032      	movs	r0, #50	; 0x32
 80014ca:	f001 f863 	bl	8002594 <HAL_Delay>
	lcdSendCmd (0x30);
 80014ce:	2030      	movs	r0, #48	; 0x30
 80014d0:	f7ff ff62 	bl	8001398 <lcdSendCmd>
	HAL_Delay(5);  // wait for >4.1ms
 80014d4:	2005      	movs	r0, #5
 80014d6:	f001 f85d 	bl	8002594 <HAL_Delay>
	lcdSendCmd (0x30);
 80014da:	2030      	movs	r0, #48	; 0x30
 80014dc:	f7ff ff5c 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);  // wait for >100us
 80014e0:	2001      	movs	r0, #1
 80014e2:	f001 f857 	bl	8002594 <HAL_Delay>
	lcdSendCmd (0x30);
 80014e6:	2030      	movs	r0, #48	; 0x30
 80014e8:	f7ff ff56 	bl	8001398 <lcdSendCmd>
	HAL_Delay(10);
 80014ec:	200a      	movs	r0, #10
 80014ee:	f001 f851 	bl	8002594 <HAL_Delay>
	lcdSendCmd (0x20);  // 4bit mode
 80014f2:	2020      	movs	r0, #32
 80014f4:	f7ff ff50 	bl	8001398 <lcdSendCmd>
	HAL_Delay(10);
 80014f8:	200a      	movs	r0, #10
 80014fa:	f001 f84b 	bl	8002594 <HAL_Delay>

  // display initialization
	lcdSendCmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80014fe:	2028      	movs	r0, #40	; 0x28
 8001500:	f7ff ff4a 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);
 8001504:	2001      	movs	r0, #1
 8001506:	f001 f845 	bl	8002594 <HAL_Delay>
	lcdSendCmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800150a:	2008      	movs	r0, #8
 800150c:	f7ff ff44 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);
 8001510:	2001      	movs	r0, #1
 8001512:	f001 f83f 	bl	8002594 <HAL_Delay>
	lcdSendCmd (0x01);  // clear display
 8001516:	2001      	movs	r0, #1
 8001518:	f7ff ff3e 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);
 800151c:	2001      	movs	r0, #1
 800151e:	f001 f839 	bl	8002594 <HAL_Delay>
	HAL_Delay(1);
 8001522:	2001      	movs	r0, #1
 8001524:	f001 f836 	bl	8002594 <HAL_Delay>
	lcdSendCmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001528:	2006      	movs	r0, #6
 800152a:	f7ff ff35 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);
 800152e:	2001      	movs	r0, #1
 8001530:	f001 f830 	bl	8002594 <HAL_Delay>
	lcdSendCmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001534:	200c      	movs	r0, #12
 8001536:	f7ff ff2f 	bl	8001398 <lcdSendCmd>
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}

0800153e <lcdSendString>:

void lcdSendString (char *str)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
	while (*str) lcdSendData (*str++);
 8001546:	e006      	b.n	8001556 <lcdSendString+0x18>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	1c5a      	adds	r2, r3, #1
 800154c:	607a      	str	r2, [r7, #4]
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff ff51 	bl	80013f8 <lcdSendData>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1f4      	bne.n	8001548 <lcdSendString+0xa>
}
 800155e:	bf00      	nop
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <floatToString>:



/* ***FLOAT TO STRING *** */

void floatToString (float number, char* floatString){
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	; 0x28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]

	int limit=0;
 8001572:	2300      	movs	r3, #0
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
	int cnt=1;
 8001576:	2301      	movs	r3, #1
 8001578:	623b      	str	r3, [r7, #32]
	char *p;
	char cadena[17]={0};
 800157a:	2300      	movs	r3, #0
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
 800158a:	731a      	strb	r2, [r3, #12]

	memset(floatString,0,17);
 800158c:	2211      	movs	r2, #17
 800158e:	2100      	movs	r1, #0
 8001590:	6838      	ldr	r0, [r7, #0]
 8001592:	f004 f9af 	bl	80058f4 <memset>


	sprintf(cadena, "%.2f",number);
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7fe ff50 	bl	800043c <__aeabi_f2d>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	f107 0008 	add.w	r0, r7, #8
 80015a4:	4918      	ldr	r1, [pc, #96]	; (8001608 <floatToString+0xa0>)
 80015a6:	f004 fe0d 	bl	80061c4 <siprintf>

	//Busco donde esta el punto flotante para limitar en dos la cantidad de decimales

	p=cadena;
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	61fb      	str	r3, [r7, #28]
	while(*p != '\0'){
 80015b0:	e00b      	b.n	80015ca <floatToString+0x62>
		if(*p == '.'){
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b2e      	cmp	r3, #46	; 0x2e
 80015b8:	d101      	bne.n	80015be <floatToString+0x56>
			limit=cnt;		//limit tiene la posicion del punto flotante
 80015ba:	6a3b      	ldr	r3, [r7, #32]
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
		}
		p++;
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3301      	adds	r3, #1
 80015c2:	61fb      	str	r3, [r7, #28]
		cnt++;
 80015c4:	6a3b      	ldr	r3, [r7, #32]
 80015c6:	3301      	adds	r3, #1
 80015c8:	623b      	str	r3, [r7, #32]
	while(*p != '\0'){
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1ef      	bne.n	80015b2 <floatToString+0x4a>
	}

	if(limit<4){    //si el punto flotante esta en la tercera posicion o menor el dato recibido es de temperatura
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	2b03      	cmp	r3, #3
 80015d6:	dc09      	bgt.n	80015ec <floatToString+0x84>

	    	strncpy(floatString, cadena, limit+1); //limito en uno los decimales
 80015d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015da:	3301      	adds	r3, #1
 80015dc:	461a      	mov	r2, r3
 80015de:	f107 0308 	add.w	r3, r7, #8
 80015e2:	4619      	mov	r1, r3
 80015e4:	6838      	ldr	r0, [r7, #0]
 80015e6:	f004 fe1c 	bl	8006222 <strncpy>
	else{
	    	strncpy(floatString, cadena, limit+2); //limito en dos los decimales
	   }


}
 80015ea:	e008      	b.n	80015fe <floatToString+0x96>
	    	strncpy(floatString, cadena, limit+2); //limito en dos los decimales
 80015ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ee:	3302      	adds	r3, #2
 80015f0:	461a      	mov	r2, r3
 80015f2:	f107 0308 	add.w	r3, r7, #8
 80015f6:	4619      	mov	r1, r3
 80015f8:	6838      	ldr	r0, [r7, #0]
 80015fa:	f004 fe12 	bl	8006222 <strncpy>
}
 80015fe:	bf00      	nop
 8001600:	3728      	adds	r7, #40	; 0x28
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	08008710 	.word	0x08008710

0800160c <displayTemp>:



void displayTemp (char* stringTemp){
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]


	char stringToSend[16]="Temp: ";
 8001614:	4a16      	ldr	r2, [pc, #88]	; (8001670 <displayTemp+0x64>)
 8001616:	f107 0310 	add.w	r3, r7, #16
 800161a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800161e:	6018      	str	r0, [r3, #0]
 8001620:	3304      	adds	r3, #4
 8001622:	8019      	strh	r1, [r3, #0]
 8001624:	3302      	adds	r3, #2
 8001626:	0c0a      	lsrs	r2, r1, #16
 8001628:	701a      	strb	r2, [r3, #0]
 800162a:	f107 0317 	add.w	r3, r7, #23
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	721a      	strb	r2, [r3, #8]
	char label[4]={0};
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
	label[0]= 0xDF;
 800163a:	23df      	movs	r3, #223	; 0xdf
 800163c:	733b      	strb	r3, [r7, #12]
	label[1]= 'C';
 800163e:	2343      	movs	r3, #67	; 0x43
 8001640:	737b      	strb	r3, [r7, #13]

	strcat(stringToSend, stringTemp);
 8001642:	f107 0310 	add.w	r3, r7, #16
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	4618      	mov	r0, r3
 800164a:	f004 fddb 	bl	8006204 <strcat>
	strcat(stringToSend, label );
 800164e:	f107 020c 	add.w	r2, r7, #12
 8001652:	f107 0310 	add.w	r3, r7, #16
 8001656:	4611      	mov	r1, r2
 8001658:	4618      	mov	r0, r3
 800165a:	f004 fdd3 	bl	8006204 <strcat>

	lcdSendString(stringToSend);
 800165e:	f107 0310 	add.w	r3, r7, #16
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff ff6b 	bl	800153e <lcdSendString>


}
 8001668:	bf00      	nop
 800166a:	3720      	adds	r7, #32
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	08008718 	.word	0x08008718

08001674 <displayPressure>:




void displayPressure(char* stringPress){
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	char stringToSend[16]="P:";
 800167c:	f643 2350 	movw	r3, #14928	; 0x3a50
 8001680:	613b      	str	r3, [r7, #16]
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]
 800168c:	609a      	str	r2, [r3, #8]
	char label[4]="hpa";		//tiene que ser 5
 800168e:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <displayPressure+0x4c>)
 8001690:	60fb      	str	r3, [r7, #12]

	strcat(stringToSend, stringPress);
 8001692:	f107 0310 	add.w	r3, r7, #16
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	4618      	mov	r0, r3
 800169a:	f004 fdb3 	bl	8006204 <strcat>
	strcat(stringToSend, label );
 800169e:	f107 020c 	add.w	r2, r7, #12
 80016a2:	f107 0310 	add.w	r3, r7, #16
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 fdab 	bl	8006204 <strcat>

	lcdSendString(stringToSend);
 80016ae:	f107 0310 	add.w	r3, r7, #16
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff ff43 	bl	800153e <lcdSendString>

}
 80016b8:	bf00      	nop
 80016ba:	3720      	adds	r7, #32
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	00617068 	.word	0x00617068

080016c4 <displayAlarm>:


void displayAlarm(char* stringAlarm){		//Para mostrar la temperatura que se configura en el modo CONFIG_TEMP
 80016c4:	b5b0      	push	{r4, r5, r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]

	char string1Line[17]="Temperatura max:";	//string de la primera linea	//ERA 8 ANTES
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <displayAlarm+0x50>)
 80016ce:	f107 040c 	add.w	r4, r7, #12
 80016d2:	461d      	mov	r5, r3
 80016d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016d8:	682b      	ldr	r3, [r5, #0]
 80016da:	7023      	strb	r3, [r4, #0]
	char label[4]={0};
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]
	label[0]= 0xDF;	//simbolo de grados ()
 80016e0:	23df      	movs	r3, #223	; 0xdf
 80016e2:	723b      	strb	r3, [r7, #8]
	label[1]= 'C';
 80016e4:	2343      	movs	r3, #67	; 0x43
 80016e6:	727b      	strb	r3, [r7, #9]

	strcat(stringAlarm, label);		//stringAlarm ahora es la string de la segunda linea.
 80016e8:	f107 0308 	add.w	r3, r7, #8
 80016ec:	4619      	mov	r1, r3
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f004 fd88 	bl	8006204 <strcat>


	lcdSendString(string1Line);
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff20 	bl	800153e <lcdSendString>
	lcdCursor(1, 0);
 80016fe:	2100      	movs	r1, #0
 8001700:	2001      	movs	r0, #1
 8001702:	f7ff fec0 	bl	8001486 <lcdCursor>
	lcdSendString(stringAlarm);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff ff19 	bl	800153e <lcdSendString>

}
 800170c:	bf00      	nop
 800170e:	3720      	adds	r7, #32
 8001710:	46bd      	mov	sp, r7
 8001712:	bdb0      	pop	{r4, r5, r7, pc}
 8001714:	08008728 	.word	0x08008728

08001718 <displayInicioAlarm>:


void displayInicioAlarm(char* stringAlarmFinal){
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

	char string1Line[16]="Alarma en:";
 8001720:	4a14      	ldr	r2, [pc, #80]	; (8001774 <displayInicioAlarm+0x5c>)
 8001722:	f107 0310 	add.w	r3, r7, #16
 8001726:	ca07      	ldmia	r2, {r0, r1, r2}
 8001728:	c303      	stmia	r3!, {r0, r1}
 800172a:	801a      	strh	r2, [r3, #0]
 800172c:	3302      	adds	r3, #2
 800172e:	0c12      	lsrs	r2, r2, #16
 8001730:	701a      	strb	r2, [r3, #0]
 8001732:	f107 031b 	add.w	r3, r7, #27
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	711a      	strb	r2, [r3, #4]
	char label[4]={0};
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
	label[0]= 0xDF;	//simbolo de grados ()
 8001740:	23df      	movs	r3, #223	; 0xdf
 8001742:	733b      	strb	r3, [r7, #12]
	label[1]= 'C';
 8001744:	2343      	movs	r3, #67	; 0x43
 8001746:	737b      	strb	r3, [r7, #13]

	strcat(stringAlarmFinal, label);
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	4619      	mov	r1, r3
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f004 fd58 	bl	8006204 <strcat>

	lcdSendString(string1Line);
 8001754:	f107 0310 	add.w	r3, r7, #16
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff fef0 	bl	800153e <lcdSendString>
	lcdCursor(1, 0);
 800175e:	2100      	movs	r1, #0
 8001760:	2001      	movs	r0, #1
 8001762:	f7ff fe90 	bl	8001486 <lcdCursor>
	lcdSendString(stringAlarmFinal);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff fee9 	bl	800153e <lcdSendString>


}
 800176c:	bf00      	nop
 800176e:	3720      	adds	r7, #32
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	0800873c 	.word	0x0800873c

08001778 <HAL_GPIO_EXTI_Callback>:
/* === Public variable definitions ============================================================= */

/* === Private variable definitions ============================================================ */

/* === Private function implementation ========================================================= */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]

	while (contReb > 1) {
 8001782:	e005      	b.n	8001790 <HAL_GPIO_EXTI_Callback+0x18>
		contReb--;
 8001784:	4b5a      	ldr	r3, [pc, #360]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x178>)
 8001786:	881b      	ldrh	r3, [r3, #0]
 8001788:	3b01      	subs	r3, #1
 800178a:	b29a      	uxth	r2, r3
 800178c:	4b58      	ldr	r3, [pc, #352]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x178>)
 800178e:	801a      	strh	r2, [r3, #0]
	while (contReb > 1) {
 8001790:	4b57      	ldr	r3, [pc, #348]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x178>)
 8001792:	881b      	ldrh	r3, [r3, #0]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d8f5      	bhi.n	8001784 <HAL_GPIO_EXTI_Callback+0xc>
	}

	/*   	Rutina boton OK     */
	if (GPIO_Pin == GPIO_PIN_5) {
 8001798:	88fb      	ldrh	r3, [r7, #6]
 800179a:	2b20      	cmp	r3, #32
 800179c:	d13e      	bne.n	800181c <HAL_GPIO_EXTI_Callback+0xa4>
		switch (modo) {
 800179e:	4b55      	ldr	r3, [pc, #340]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b06      	cmp	r3, #6
 80017a4:	d836      	bhi.n	8001814 <HAL_GPIO_EXTI_Callback+0x9c>
 80017a6:	a201      	add	r2, pc, #4	; (adr r2, 80017ac <HAL_GPIO_EXTI_Callback+0x34>)
 80017a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ac:	080017c9 	.word	0x080017c9
 80017b0:	080017d1 	.word	0x080017d1
 80017b4:	080017d9 	.word	0x080017d9
 80017b8:	080017e7 	.word	0x080017e7
 80017bc:	080017fd 	.word	0x080017fd
 80017c0:	08001805 	.word	0x08001805
 80017c4:	0800180d 	.word	0x0800180d
		case INICIO:
			modo = VER_TEMP;
 80017c8:	4b4a      	ldr	r3, [pc, #296]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	701a      	strb	r2, [r3, #0]
			break;
 80017ce:	e022      	b.n	8001816 <HAL_GPIO_EXTI_Callback+0x9e>
		case VER_TEMP:
			modo = VER_PRES;
 80017d0:	4b48      	ldr	r3, [pc, #288]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 80017d2:	2202      	movs	r2, #2
 80017d4:	701a      	strb	r2, [r3, #0]
			break;
 80017d6:	e01e      	b.n	8001816 <HAL_GPIO_EXTI_Callback+0x9e>
		case VER_PRES:
			modo = INICIO;
 80017d8:	4b46      	ldr	r3, [pc, #280]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]
			act_flag = true;
 80017de:	4b46      	ldr	r3, [pc, #280]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x180>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	701a      	strb	r2, [r3, #0]
			break;
 80017e4:	e017      	b.n	8001816 <HAL_GPIO_EXTI_Callback+0x9e>
		case CONFIG_TEMP:
			modo = INICIO_ALARM;
 80017e6:	4b43      	ldr	r3, [pc, #268]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 80017e8:	2204      	movs	r2, #4
 80017ea:	701a      	strb	r2, [r3, #0]
			alarma_final = alarma;
 80017ec:	4b43      	ldr	r3, [pc, #268]	; (80018fc <HAL_GPIO_EXTI_Callback+0x184>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a43      	ldr	r2, [pc, #268]	; (8001900 <HAL_GPIO_EXTI_Callback+0x188>)
 80017f2:	6013      	str	r3, [r2, #0]
			flag_prim_config = true;
 80017f4:	4b43      	ldr	r3, [pc, #268]	; (8001904 <HAL_GPIO_EXTI_Callback+0x18c>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	701a      	strb	r2, [r3, #0]
			break;
 80017fa:	e00c      	b.n	8001816 <HAL_GPIO_EXTI_Callback+0x9e>
		case INICIO_ALARM:
			modo = VER_TEMP_ALARM;
 80017fc:	4b3d      	ldr	r3, [pc, #244]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 80017fe:	2205      	movs	r2, #5
 8001800:	701a      	strb	r2, [r3, #0]
			break;
 8001802:	e008      	b.n	8001816 <HAL_GPIO_EXTI_Callback+0x9e>
		case VER_TEMP_ALARM:
			modo = VER_PRES_ALARM;
 8001804:	4b3b      	ldr	r3, [pc, #236]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 8001806:	2206      	movs	r2, #6
 8001808:	701a      	strb	r2, [r3, #0]
			break;
 800180a:	e004      	b.n	8001816 <HAL_GPIO_EXTI_Callback+0x9e>
		case VER_PRES_ALARM:
			modo = INICIO_ALARM;
 800180c:	4b39      	ldr	r3, [pc, #228]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 800180e:	2204      	movs	r2, #4
 8001810:	701a      	strb	r2, [r3, #0]
			break;
 8001812:	e000      	b.n	8001816 <HAL_GPIO_EXTI_Callback+0x9e>
		default:
			break;
 8001814:	bf00      	nop
		}

		act_flag = 1;
 8001816:	4b38      	ldr	r3, [pc, #224]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x180>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
	}

	//   	Rutina boton SUBIR     		//Solo sirve para modificar la variable alarma.
	if (GPIO_Pin == GPIO_PIN_2) {
 800181c:	88fb      	ldrh	r3, [r7, #6]
 800181e:	2b04      	cmp	r3, #4
 8001820:	d125      	bne.n	800186e <HAL_GPIO_EXTI_Callback+0xf6>
		if (modo == CONFIG_TEMP) {
 8001822:	4b34      	ldr	r3, [pc, #208]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b03      	cmp	r3, #3
 8001828:	d11e      	bne.n	8001868 <HAL_GPIO_EXTI_Callback+0xf0>
			alarma = alarma + 0.1;
 800182a:	4b34      	ldr	r3, [pc, #208]	; (80018fc <HAL_GPIO_EXTI_Callback+0x184>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fe04 	bl	800043c <__aeabi_f2d>
 8001834:	a32c      	add	r3, pc, #176	; (adr r3, 80018e8 <HAL_GPIO_EXTI_Callback+0x170>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	f7fe fca1 	bl	8000180 <__adddf3>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f7ff f949 	bl	8000adc <__aeabi_d2f>
 800184a:	4603      	mov	r3, r0
 800184c:	4a2b      	ldr	r2, [pc, #172]	; (80018fc <HAL_GPIO_EXTI_Callback+0x184>)
 800184e:	6013      	str	r3, [r2, #0]
			if (alarma > 10.0) {
 8001850:	4b2a      	ldr	r3, [pc, #168]	; (80018fc <HAL_GPIO_EXTI_Callback+0x184>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	492c      	ldr	r1, [pc, #176]	; (8001908 <HAL_GPIO_EXTI_Callback+0x190>)
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff f9fc 	bl	8000c54 <__aeabi_fcmpgt>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d002      	beq.n	8001868 <HAL_GPIO_EXTI_Callback+0xf0>
				alarma = 10.0;
 8001862:	4b26      	ldr	r3, [pc, #152]	; (80018fc <HAL_GPIO_EXTI_Callback+0x184>)
 8001864:	4a28      	ldr	r2, [pc, #160]	; (8001908 <HAL_GPIO_EXTI_Callback+0x190>)
 8001866:	601a      	str	r2, [r3, #0]
			}
		}
		act_flag = 1;
 8001868:	4b23      	ldr	r3, [pc, #140]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x180>)
 800186a:	2201      	movs	r2, #1
 800186c:	701a      	strb	r2, [r3, #0]
	}

	//Rutina boton BAJAR
	if (GPIO_Pin == GPIO_PIN_1) {
 800186e:	88fb      	ldrh	r3, [r7, #6]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d127      	bne.n	80018c4 <HAL_GPIO_EXTI_Callback+0x14c>
		if (modo == CONFIG_TEMP) {
 8001874:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b03      	cmp	r3, #3
 800187a:	d120      	bne.n	80018be <HAL_GPIO_EXTI_Callback+0x146>
			alarma = alarma - 0.1;
 800187c:	4b1f      	ldr	r3, [pc, #124]	; (80018fc <HAL_GPIO_EXTI_Callback+0x184>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f7fe fddb 	bl	800043c <__aeabi_f2d>
 8001886:	a318      	add	r3, pc, #96	; (adr r3, 80018e8 <HAL_GPIO_EXTI_Callback+0x170>)
 8001888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188c:	f7fe fc76 	bl	800017c <__aeabi_dsub>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	4610      	mov	r0, r2
 8001896:	4619      	mov	r1, r3
 8001898:	f7ff f920 	bl	8000adc <__aeabi_d2f>
 800189c:	4603      	mov	r3, r0
 800189e:	4a17      	ldr	r2, [pc, #92]	; (80018fc <HAL_GPIO_EXTI_Callback+0x184>)
 80018a0:	6013      	str	r3, [r2, #0]
			if (alarma < 0) {
 80018a2:	4b16      	ldr	r3, [pc, #88]	; (80018fc <HAL_GPIO_EXTI_Callback+0x184>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f04f 0100 	mov.w	r1, #0
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff f9b4 	bl	8000c18 <__aeabi_fcmplt>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d003      	beq.n	80018be <HAL_GPIO_EXTI_Callback+0x146>
				alarma = 0;
 80018b6:	4b11      	ldr	r3, [pc, #68]	; (80018fc <HAL_GPIO_EXTI_Callback+0x184>)
 80018b8:	f04f 0200 	mov.w	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
			}
		}
		act_flag = true;
 80018be:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x180>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]
	}

	// Rutina boton CONFIG
	if (GPIO_Pin == GPIO_PIN_3) {
 80018c4:	88fb      	ldrh	r3, [r7, #6]
 80018c6:	2b08      	cmp	r3, #8
 80018c8:	d105      	bne.n	80018d6 <HAL_GPIO_EXTI_Callback+0x15e>
		modo = CONFIG_TEMP;
 80018ca:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <HAL_GPIO_EXTI_Callback+0x17c>)
 80018cc:	2203      	movs	r2, #3
 80018ce:	701a      	strb	r2, [r3, #0]
		act_flag = true;
 80018d0:	4b09      	ldr	r3, [pc, #36]	; (80018f8 <HAL_GPIO_EXTI_Callback+0x180>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
	}
	contReb = 2000;
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_GPIO_EXTI_Callback+0x178>)
 80018d8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80018dc:	801a      	strh	r2, [r3, #0]
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	9999999a 	.word	0x9999999a
 80018ec:	3fb99999 	.word	0x3fb99999
 80018f0:	20000000 	.word	0x20000000
 80018f4:	20000271 	.word	0x20000271
 80018f8:	2000001c 	.word	0x2000001c
 80018fc:	20000274 	.word	0x20000274
 8001900:	20000018 	.word	0x20000018
 8001904:	20000278 	.word	0x20000278
 8001908:	41200000 	.word	0x41200000

0800190c <HAL_TIM_IC_CaptureCallback>:



/* === Public function implementation ========================================================== */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]

	while (contReb > 1) {
 8001914:	e005      	b.n	8001922 <HAL_TIM_IC_CaptureCallback+0x16>
		contReb--;
 8001916:	4b2a      	ldr	r3, [pc, #168]	; (80019c0 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001918:	881b      	ldrh	r3, [r3, #0]
 800191a:	3b01      	subs	r3, #1
 800191c:	b29a      	uxth	r2, r3
 800191e:	4b28      	ldr	r3, [pc, #160]	; (80019c0 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001920:	801a      	strh	r2, [r3, #0]
	while (contReb > 1) {
 8001922:	4b27      	ldr	r3, [pc, #156]	; (80019c0 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001924:	881b      	ldrh	r3, [r3, #0]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d8f5      	bhi.n	8001916 <HAL_TIM_IC_CaptureCallback+0xa>
	}

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {//Verifica que la interrupcion provenga del channel 1.
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	7f1b      	ldrb	r3, [r3, #28]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d13e      	bne.n	80019b0 <HAL_TIM_IC_CaptureCallback+0xa4>

		if (modo < CONFIG_TEMP) {
 8001932:	4b24      	ldr	r3, [pc, #144]	; (80019c4 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b02      	cmp	r3, #2
 8001938:	d803      	bhi.n	8001942 <HAL_TIM_IC_CaptureCallback+0x36>
			modo = INICIO;
 800193a:	4b22      	ldr	r3, [pc, #136]	; (80019c4 <HAL_TIM_IC_CaptureCallback+0xb8>)
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
 8001940:	e021      	b.n	8001986 <HAL_TIM_IC_CaptureCallback+0x7a>
			//act_flag = 1;
		} else if ((modo == CONFIG_TEMP) && (flag_prim_config == false)) {
 8001942:	4b20      	ldr	r3, [pc, #128]	; (80019c4 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b03      	cmp	r3, #3
 8001948:	d10a      	bne.n	8001960 <HAL_TIM_IC_CaptureCallback+0x54>
 800194a:	4b1f      	ldr	r3, [pc, #124]	; (80019c8 <HAL_TIM_IC_CaptureCallback+0xbc>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	f083 0301 	eor.w	r3, r3, #1
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b00      	cmp	r3, #0
 8001956:	d003      	beq.n	8001960 <HAL_TIM_IC_CaptureCallback+0x54>
			modo = INICIO;
 8001958:	4b1a      	ldr	r3, [pc, #104]	; (80019c4 <HAL_TIM_IC_CaptureCallback+0xb8>)
 800195a:	2200      	movs	r2, #0
 800195c:	701a      	strb	r2, [r3, #0]
 800195e:	e012      	b.n	8001986 <HAL_TIM_IC_CaptureCallback+0x7a>
			//act_flag = 1;
		} else if ((modo == CONFIG_TEMP) && (flag_prim_config == true)) {
 8001960:	4b18      	ldr	r3, [pc, #96]	; (80019c4 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b03      	cmp	r3, #3
 8001966:	d10b      	bne.n	8001980 <HAL_TIM_IC_CaptureCallback+0x74>
 8001968:	4b17      	ldr	r3, [pc, #92]	; (80019c8 <HAL_TIM_IC_CaptureCallback+0xbc>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d007      	beq.n	8001980 <HAL_TIM_IC_CaptureCallback+0x74>
			modo = INICIO_ALARM;
 8001970:	4b14      	ldr	r3, [pc, #80]	; (80019c4 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001972:	2204      	movs	r2, #4
 8001974:	701a      	strb	r2, [r3, #0]
			alarma = alarma_final;//Para no perder el valor de alarma que configure.
 8001976:	4b15      	ldr	r3, [pc, #84]	; (80019cc <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a15      	ldr	r2, [pc, #84]	; (80019d0 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800197c:	6013      	str	r3, [r2, #0]
 800197e:	e002      	b.n	8001986 <HAL_TIM_IC_CaptureCallback+0x7a>

		} else {
			modo = INICIO_ALARM;
 8001980:	4b10      	ldr	r3, [pc, #64]	; (80019c4 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001982:	2204      	movs	r2, #4
 8001984:	701a      	strb	r2, [r3, #0]

		}

		act_flag = true;
 8001986:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001988:	2201      	movs	r2, #1
 800198a:	701a      	strb	r2, [r3, #0]

		ICValue = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 800198c:	2100      	movs	r1, #0
 800198e:	4812      	ldr	r0, [pc, #72]	; (80019d8 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001990:	f003 fbfe 	bl	8005190 <HAL_TIM_ReadCapturedValue>
 8001994:	4603      	mov	r3, r0
 8001996:	4a11      	ldr	r2, [pc, #68]	; (80019dc <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001998:	6013      	str	r3, [r2, #0]

		if (ICValue != 0) {
 800199a:	4b10      	ldr	r3, [pc, #64]	; (80019dc <HAL_TIM_IC_CaptureCallback+0xd0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d006      	beq.n	80019b0 <HAL_TIM_IC_CaptureCallback+0xa4>

			ancho_pulso = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 80019a2:	2104      	movs	r1, #4
 80019a4:	480c      	ldr	r0, [pc, #48]	; (80019d8 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80019a6:	f003 fbf3 	bl	8005190 <HAL_TIM_ReadCapturedValue>
 80019aa:	4603      	mov	r3, r0
 80019ac:	4a0c      	ldr	r2, [pc, #48]	; (80019e0 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80019ae:	6013      	str	r3, [r2, #0]

		}

	}

	contReb = 2000;
 80019b0:	4b03      	ldr	r3, [pc, #12]	; (80019c0 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80019b2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80019b6:	801a      	strh	r2, [r3, #0]
}
 80019b8:	bf00      	nop
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20000000 	.word	0x20000000
 80019c4:	20000271 	.word	0x20000271
 80019c8:	20000278 	.word	0x20000278
 80019cc:	20000018 	.word	0x20000018
 80019d0:	20000274 	.word	0x20000274
 80019d4:	2000001c 	.word	0x2000001c
 80019d8:	20000320 	.word	0x20000320
 80019dc:	2000027c 	.word	0x2000027c
 80019e0:	20000280 	.word	0x20000280

080019e4 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]

	if (htim == &htim2) {
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	4a14      	ldr	r2, [pc, #80]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d121      	bne.n	8001a38 <HAL_TIM_PeriodElapsedCallback+0x54>

		flag_medicion = true;//El timer me hace tomar mediciones cada cierto tiempo
 80019f4:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80019f6:	2201      	movs	r2, #1
 80019f8:	701a      	strb	r2, [r3, #0]

		if (flag_alarma == true) {				//Toglea el led cada 0.5 segundos.
 80019fa:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d005      	beq.n	8001a0e <HAL_TIM_PeriodElapsedCallback+0x2a>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001a02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a06:	4811      	ldr	r0, [pc, #68]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001a08:	f001 f8a9 	bl	8002b5e <HAL_GPIO_TogglePin>
				&& HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {	//Para que apague el led una sola vez y no tenga que estar entrando todo el tiempo.
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
		}

	}
}
 8001a0c:	e014      	b.n	8001a38 <HAL_TIM_PeriodElapsedCallback+0x54>
		} else if (flag_alarma == false
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	f083 0301 	eor.w	r3, r3, #1
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d00d      	beq.n	8001a38 <HAL_TIM_PeriodElapsedCallback+0x54>
				&& HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {	//Para que apague el led una sola vez y no tenga que estar entrando todo el tiempo.
 8001a1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a20:	480a      	ldr	r0, [pc, #40]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001a22:	f001 f86d 	bl	8002b00 <HAL_GPIO_ReadPin>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d105      	bne.n	8001a38 <HAL_TIM_PeriodElapsedCallback+0x54>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a32:	4806      	ldr	r0, [pc, #24]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001a34:	f001 f87b 	bl	8002b2e <HAL_GPIO_WritePin>
}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	200002d8 	.word	0x200002d8
 8001a44:	2000027a 	.word	0x2000027a
 8001a48:	20000279 	.word	0x20000279
 8001a4c:	40011000 	.word	0x40011000

08001a50 <MX_I2C1_Init>:

void MX_I2C1_Init(void) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001a54:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a56:	4a13      	ldr	r2, [pc, #76]	; (8001aa4 <MX_I2C1_Init+0x54>)
 8001a58:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001a5a:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a5c:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <MX_I2C1_Init+0x58>)
 8001a5e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a60:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001a66:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a72:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a74:	4b0a      	ldr	r3, [pc, #40]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001a7a:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a80:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a86:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001a8c:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <MX_I2C1_Init+0x50>)
 8001a8e:	f001 f897 	bl	8002bc0 <HAL_I2C_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001a98:	f000 fafe 	bl	8002098 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000284 	.word	0x20000284
 8001aa4:	40005400 	.word	0x40005400
 8001aa8:	000186a0 	.word	0x000186a0

08001aac <MX_TIM2_Init>:

void MX_TIM2_Init(void) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001ab2:	f107 0308 	add.w	r3, r7, #8
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]
 8001abc:	609a      	str	r2, [r3, #8]
 8001abe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001ac0:	463b      	mov	r3, r7
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001ac8:	4b1e      	ldr	r3, [pc, #120]	; (8001b44 <MX_TIM2_Init+0x98>)
 8001aca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ace:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 8000 - 1;
 8001ad0:	4b1c      	ldr	r3, [pc, #112]	; (8001b44 <MX_TIM2_Init+0x98>)
 8001ad2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001ad6:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <MX_TIM2_Init+0x98>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 500;
 8001ade:	4b19      	ldr	r3, [pc, #100]	; (8001b44 <MX_TIM2_Init+0x98>)
 8001ae0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001ae4:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ae6:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <MX_TIM2_Init+0x98>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aec:	4b15      	ldr	r3, [pc, #84]	; (8001b44 <MX_TIM2_Init+0x98>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001af2:	4814      	ldr	r0, [pc, #80]	; (8001b44 <MX_TIM2_Init+0x98>)
 8001af4:	f002 fdea 	bl	80046cc <HAL_TIM_Base_Init>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <MX_TIM2_Init+0x56>
		Error_Handler();
 8001afe:	f000 facb 	bl	8002098 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b06:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001b08:	f107 0308 	add.w	r3, r7, #8
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	480d      	ldr	r0, [pc, #52]	; (8001b44 <MX_TIM2_Init+0x98>)
 8001b10:	f003 fa38 	bl	8004f84 <HAL_TIM_ConfigClockSource>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_TIM2_Init+0x72>
		Error_Handler();
 8001b1a:	f000 fabd 	bl	8002098 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b22:	2300      	movs	r3, #0
 8001b24:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001b26:	463b      	mov	r3, r7
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4806      	ldr	r0, [pc, #24]	; (8001b44 <MX_TIM2_Init+0x98>)
 8001b2c:	f003 fe48 	bl	80057c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8001b36:	f000 faaf 	bl	8002098 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001b3a:	bf00      	nop
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200002d8 	.word	0x200002d8

08001b48 <MX_TIM3_Init>:

void MX_TIM3_Init(void) {
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b090      	sub	sp, #64	; 0x40
 8001b4c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001b4e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]
 8001b58:	609a      	str	r2, [r3, #8]
 8001b5a:	60da      	str	r2, [r3, #12]
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8001b5c:	f107 031c 	add.w	r3, r7, #28
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8001b6c:	f107 030c 	add.w	r3, r7, #12
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001b82:	4b3e      	ldr	r3, [pc, #248]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001b84:	4a3e      	ldr	r2, [pc, #248]	; (8001c80 <MX_TIM3_Init+0x138>)
 8001b86:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 8000 - 1;
 8001b88:	4b3c      	ldr	r3, [pc, #240]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001b8a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001b8e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b90:	4b3a      	ldr	r3, [pc, #232]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8001b96:	4b39      	ldr	r3, [pc, #228]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001b98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b9c:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9e:	4b37      	ldr	r3, [pc, #220]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba4:	4b35      	ldr	r3, [pc, #212]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001baa:	4834      	ldr	r0, [pc, #208]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001bac:	f002 fd8e 	bl	80046cc <HAL_TIM_Base_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM3_Init+0x72>
		Error_Handler();
 8001bb6:	f000 fa6f 	bl	8002098 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bbe:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001bc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	482d      	ldr	r0, [pc, #180]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001bc8:	f003 f9dc 	bl	8004f84 <HAL_TIM_ConfigClockSource>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM3_Init+0x8e>
		Error_Handler();
 8001bd2:	f000 fa61 	bl	8002098 <Error_Handler>
	}
	if (HAL_TIM_IC_Init(&htim3) != HAL_OK) {
 8001bd6:	4829      	ldr	r0, [pc, #164]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001bd8:	f002 fe1a 	bl	8004810 <HAL_TIM_IC_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_TIM3_Init+0x9e>
		Error_Handler();
 8001be2:	f000 fa59 	bl	8002098 <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001be6:	2304      	movs	r3, #4
 8001be8:	61fb      	str	r3, [r7, #28]
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001bea:	2350      	movs	r3, #80	; 0x50
 8001bec:	623b      	str	r3, [r7, #32]
	sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
	sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	62bb      	str	r3, [r7, #40]	; 0x28
	sSlaveConfig.TriggerFilter = 0;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK) {
 8001bfa:	f107 031c 	add.w	r3, r7, #28
 8001bfe:	4619      	mov	r1, r3
 8001c00:	481e      	ldr	r0, [pc, #120]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001c02:	f003 fa83 	bl	800510c <HAL_TIM_SlaveConfigSynchro>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM3_Init+0xc8>
		Error_Handler();
 8001c0c:	f000 fa44 	bl	8002098 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001c10:	2302      	movs	r3, #2
 8001c12:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c14:	2301      	movs	r3, #1
 8001c16:	613b      	str	r3, [r7, #16]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]
	sConfigIC.ICFilter = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	61bb      	str	r3, [r7, #24]
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8001c20:	f107 030c 	add.w	r3, r7, #12
 8001c24:	2200      	movs	r2, #0
 8001c26:	4619      	mov	r1, r3
 8001c28:	4814      	ldr	r0, [pc, #80]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001c2a:	f003 f917 	bl	8004e5c <HAL_TIM_IC_ConfigChannel>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_TIM3_Init+0xf0>
		Error_Handler();
 8001c34:	f000 fa30 	bl	8002098 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8001c40:	f107 030c 	add.w	r3, r7, #12
 8001c44:	2204      	movs	r2, #4
 8001c46:	4619      	mov	r1, r3
 8001c48:	480c      	ldr	r0, [pc, #48]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001c4a:	f003 f907 	bl	8004e5c <HAL_TIM_IC_ConfigChannel>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_TIM3_Init+0x110>
		Error_Handler();
 8001c54:	f000 fa20 	bl	8002098 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001c60:	1d3b      	adds	r3, r7, #4
 8001c62:	4619      	mov	r1, r3
 8001c64:	4805      	ldr	r0, [pc, #20]	; (8001c7c <MX_TIM3_Init+0x134>)
 8001c66:	f003 fdab 	bl	80057c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM3_Init+0x12c>
			!= HAL_OK) {
		Error_Handler();
 8001c70:	f000 fa12 	bl	8002098 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001c74:	bf00      	nop
 8001c76:	3740      	adds	r7, #64	; 0x40
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20000320 	.word	0x20000320
 8001c80:	40000400 	.word	0x40000400

08001c84 <medirTempPres>:
/* === Private variable definitions ============================================================ */

/* === Private function implementation ========================================================= */

/* === Public function implementation ========================================================== */
void medirTempPres(void) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
	if (flag_medicion == true) {
 8001c88:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <medirTempPres+0x2c>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00d      	beq.n	8001cac <medirTempPres+0x28>

		temp = getTemperature();
 8001c90:	f7ff f906 	bl	8000ea0 <getTemperature>
 8001c94:	4603      	mov	r3, r0
 8001c96:	4a07      	ldr	r2, [pc, #28]	; (8001cb4 <medirTempPres+0x30>)
 8001c98:	6013      	str	r3, [r2, #0]
		press = getPressure(1);
 8001c9a:	2001      	movs	r0, #1
 8001c9c:	f7ff f99a 	bl	8000fd4 <getPressure>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	4a05      	ldr	r2, [pc, #20]	; (8001cb8 <medirTempPres+0x34>)
 8001ca4:	6013      	str	r3, [r2, #0]

		flag_medicion = false;
 8001ca6:	4b02      	ldr	r3, [pc, #8]	; (8001cb0 <medirTempPres+0x2c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	701a      	strb	r2, [r3, #0]

	}

}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	2000027a 	.word	0x2000027a
 8001cb4:	20000258 	.word	0x20000258
 8001cb8:	2000025c 	.word	0x2000025c

08001cbc <actualizarPantalla>:

}
*/

/*	Debera tener un forma de que no se actualice hasta que no haya cambios en lo que hay que mostrar	*/
void actualizarPantalla(void) {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
	switch (modo) {
 8001cc0:	4b4c      	ldr	r3, [pc, #304]	; (8001df4 <actualizarPantalla+0x138>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2b06      	cmp	r3, #6
 8001cc6:	f200 8088 	bhi.w	8001dda <actualizarPantalla+0x11e>
 8001cca:	a201      	add	r2, pc, #4	; (adr r2, 8001cd0 <actualizarPantalla+0x14>)
 8001ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd0:	08001ced 	.word	0x08001ced
 8001cd4:	08001d0f 	.word	0x08001d0f
 8001cd8:	08001d47 	.word	0x08001d47
 8001cdc:	08001d7f 	.word	0x08001d7f
 8001ce0:	08001dad 	.word	0x08001dad
 8001ce4:	08001d0f 	.word	0x08001d0f
 8001ce8:	08001d47 	.word	0x08001d47
	case INICIO:
		if (act_flag == true) {
 8001cec:	4b42      	ldr	r3, [pc, #264]	; (8001df8 <actualizarPantalla+0x13c>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d074      	beq.n	8001dde <actualizarPantalla+0x122>
			lcdClear();
 8001cf4:	f7ff fbb0 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f7ff fbc3 	bl	8001486 <lcdCursor>
			lcdSendString("Sin alarma");
 8001d00:	483e      	ldr	r0, [pc, #248]	; (8001dfc <actualizarPantalla+0x140>)
 8001d02:	f7ff fc1c 	bl	800153e <lcdSendString>
			act_flag = false;
 8001d06:	4b3c      	ldr	r3, [pc, #240]	; (8001df8 <actualizarPantalla+0x13c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001d0c:	e067      	b.n	8001dde <actualizarPantalla+0x122>
	case VER_TEMP_ALARM:
	case VER_TEMP:
		//En el caso de la visualizacion de temp y pres en el display, la actualizacion de pantalla se da solo cuando se detectan
		//cambios en el valor actual
		floatToString(temp, str_temp);
 8001d0e:	4b3c      	ldr	r3, [pc, #240]	; (8001e00 <actualizarPantalla+0x144>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	493c      	ldr	r1, [pc, #240]	; (8001e04 <actualizarPantalla+0x148>)
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff fc27 	bl	8001568 <floatToString>
		if (strcmp(str_actual, str_temp)!=0) {
 8001d1a:	493a      	ldr	r1, [pc, #232]	; (8001e04 <actualizarPantalla+0x148>)
 8001d1c:	483a      	ldr	r0, [pc, #232]	; (8001e08 <actualizarPantalla+0x14c>)
 8001d1e:	f7fe fa17 	bl	8000150 <strcmp>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d05c      	beq.n	8001de2 <actualizarPantalla+0x126>

			lcdClear();
 8001d28:	f7ff fb96 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	2000      	movs	r0, #0
 8001d30:	f7ff fba9 	bl	8001486 <lcdCursor>
			displayTemp(str_temp);//displayTemp toma el string que contiene el valor de temperatura, le agrega los labels y lo manda por pantalla.
 8001d34:	4833      	ldr	r0, [pc, #204]	; (8001e04 <actualizarPantalla+0x148>)
 8001d36:	f7ff fc69 	bl	800160c <displayTemp>
			strncpy(str_actual, str_temp,17);
 8001d3a:	2211      	movs	r2, #17
 8001d3c:	4931      	ldr	r1, [pc, #196]	; (8001e04 <actualizarPantalla+0x148>)
 8001d3e:	4832      	ldr	r0, [pc, #200]	; (8001e08 <actualizarPantalla+0x14c>)
 8001d40:	f004 fa6f 	bl	8006222 <strncpy>
		}

		break;
 8001d44:	e04d      	b.n	8001de2 <actualizarPantalla+0x126>
	case VER_PRES_ALARM:
	case VER_PRES:
		floatToString(press, str_temp);
 8001d46:	4b31      	ldr	r3, [pc, #196]	; (8001e0c <actualizarPantalla+0x150>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	492e      	ldr	r1, [pc, #184]	; (8001e04 <actualizarPantalla+0x148>)
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff fc0b 	bl	8001568 <floatToString>
		if (strcmp(str_actual, str_temp)!=0) {
 8001d52:	492c      	ldr	r1, [pc, #176]	; (8001e04 <actualizarPantalla+0x148>)
 8001d54:	482c      	ldr	r0, [pc, #176]	; (8001e08 <actualizarPantalla+0x14c>)
 8001d56:	f7fe f9fb 	bl	8000150 <strcmp>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d042      	beq.n	8001de6 <actualizarPantalla+0x12a>

			lcdClear();
 8001d60:	f7ff fb7a 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001d64:	2100      	movs	r1, #0
 8001d66:	2000      	movs	r0, #0
 8001d68:	f7ff fb8d 	bl	8001486 <lcdCursor>
			displayPressure(str_temp);
 8001d6c:	4825      	ldr	r0, [pc, #148]	; (8001e04 <actualizarPantalla+0x148>)
 8001d6e:	f7ff fc81 	bl	8001674 <displayPressure>
			strncpy(str_actual, str_temp,17);
 8001d72:	2211      	movs	r2, #17
 8001d74:	4923      	ldr	r1, [pc, #140]	; (8001e04 <actualizarPantalla+0x148>)
 8001d76:	4824      	ldr	r0, [pc, #144]	; (8001e08 <actualizarPantalla+0x14c>)
 8001d78:	f004 fa53 	bl	8006222 <strncpy>
		}
		break;
 8001d7c:	e033      	b.n	8001de6 <actualizarPantalla+0x12a>
	case CONFIG_TEMP:
		//Para todos los demas modos, la actualizacion de pantalla se permite cuando la interrupcion externa correspondiente
		//activa la bandera act_flag
		if (act_flag == true) {
 8001d7e:	4b1e      	ldr	r3, [pc, #120]	; (8001df8 <actualizarPantalla+0x13c>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d031      	beq.n	8001dea <actualizarPantalla+0x12e>
			floatToString(alarma, str_temp);
 8001d86:	4b22      	ldr	r3, [pc, #136]	; (8001e10 <actualizarPantalla+0x154>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	491e      	ldr	r1, [pc, #120]	; (8001e04 <actualizarPantalla+0x148>)
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff fbeb 	bl	8001568 <floatToString>
			lcdClear();
 8001d92:	f7ff fb61 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001d96:	2100      	movs	r1, #0
 8001d98:	2000      	movs	r0, #0
 8001d9a:	f7ff fb74 	bl	8001486 <lcdCursor>
			displayAlarm(str_temp);
 8001d9e:	4819      	ldr	r0, [pc, #100]	; (8001e04 <actualizarPantalla+0x148>)
 8001da0:	f7ff fc90 	bl	80016c4 <displayAlarm>
			act_flag = false;
 8001da4:	4b14      	ldr	r3, [pc, #80]	; (8001df8 <actualizarPantalla+0x13c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001daa:	e01e      	b.n	8001dea <actualizarPantalla+0x12e>
	case INICIO_ALARM:
		if (act_flag == true) {
 8001dac:	4b12      	ldr	r3, [pc, #72]	; (8001df8 <actualizarPantalla+0x13c>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d01c      	beq.n	8001dee <actualizarPantalla+0x132>
			floatToString(alarma_final, str_temp);
 8001db4:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <actualizarPantalla+0x158>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4912      	ldr	r1, [pc, #72]	; (8001e04 <actualizarPantalla+0x148>)
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff fbd4 	bl	8001568 <floatToString>
			lcdClear();
 8001dc0:	f7ff fb4a 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7ff fb5d 	bl	8001486 <lcdCursor>
			displayInicioAlarm(str_temp);
 8001dcc:	480d      	ldr	r0, [pc, #52]	; (8001e04 <actualizarPantalla+0x148>)
 8001dce:	f7ff fca3 	bl	8001718 <displayInicioAlarm>
			act_flag = false;
 8001dd2:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <actualizarPantalla+0x13c>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001dd8:	e009      	b.n	8001dee <actualizarPantalla+0x132>
	default:
		break;
 8001dda:	bf00      	nop
 8001ddc:	e008      	b.n	8001df0 <actualizarPantalla+0x134>
		break;
 8001dde:	bf00      	nop
 8001de0:	e006      	b.n	8001df0 <actualizarPantalla+0x134>
		break;
 8001de2:	bf00      	nop
 8001de4:	e004      	b.n	8001df0 <actualizarPantalla+0x134>
		break;
 8001de6:	bf00      	nop
 8001de8:	e002      	b.n	8001df0 <actualizarPantalla+0x134>
		break;
 8001dea:	bf00      	nop
 8001dec:	e000      	b.n	8001df0 <actualizarPantalla+0x134>
		break;
 8001dee:	bf00      	nop

	}

}
 8001df0:	bf00      	nop
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20000271 	.word	0x20000271
 8001df8:	2000001c 	.word	0x2000001c
 8001dfc:	0800874c 	.word	0x0800874c
 8001e00:	20000258 	.word	0x20000258
 8001e04:	20000260 	.word	0x20000260
 8001e08:	20000004 	.word	0x20000004
 8001e0c:	2000025c 	.word	0x2000025c
 8001e10:	20000274 	.word	0x20000274
 8001e14:	20000018 	.word	0x20000018

08001e18 <comprobarAlarma>:

void comprobarAlarma(void) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0

	//Si se tiene que activar la alarma, se activa una bandera para que el timer toglee el led. Asi no uso HAL_delay en el programa principal
	if (alarma_final < temp) {
 8001e1c:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <comprobarAlarma+0x2c>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a09      	ldr	r2, [pc, #36]	; (8001e48 <comprobarAlarma+0x30>)
 8001e22:	6812      	ldr	r2, [r2, #0]
 8001e24:	4611      	mov	r1, r2
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fef6 	bl	8000c18 <__aeabi_fcmplt>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <comprobarAlarma+0x22>
		flag_alarma = true;
 8001e32:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <comprobarAlarma+0x34>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	701a      	strb	r2, [r3, #0]
	} else {
		flag_alarma = false;
	}

}
 8001e38:	e002      	b.n	8001e40 <comprobarAlarma+0x28>
		flag_alarma = false;
 8001e3a:	4b04      	ldr	r3, [pc, #16]	; (8001e4c <comprobarAlarma+0x34>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	701a      	strb	r2, [r3, #0]
}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20000018 	.word	0x20000018
 8001e48:	20000258 	.word	0x20000258
 8001e4c:	20000279 	.word	0x20000279

08001e50 <comprobarPulsacionLarga>:

void comprobarPulsacionLarga(void) {
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0

	if (ancho_pulso >= 3000) {
 8001e54:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <comprobarPulsacionLarga+0x44>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d915      	bls.n	8001e8c <comprobarPulsacionLarga+0x3c>
		ancho_pulso = 0;
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <comprobarPulsacionLarga+0x44>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
		ICValue = 0;
 8001e66:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <comprobarPulsacionLarga+0x48>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
		modo = INICIO;
 8001e6c:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <comprobarPulsacionLarga+0x4c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	701a      	strb	r2, [r3, #0]
		act_flag = true;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <comprobarPulsacionLarga+0x50>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	701a      	strb	r2, [r3, #0]
		alarma = 0;
 8001e78:	4b0a      	ldr	r3, [pc, #40]	; (8001ea4 <comprobarPulsacionLarga+0x54>)
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
		alarma_final = 250.0;
 8001e80:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <comprobarPulsacionLarga+0x58>)
 8001e82:	4a0a      	ldr	r2, [pc, #40]	; (8001eac <comprobarPulsacionLarga+0x5c>)
 8001e84:	601a      	str	r2, [r3, #0]
		flag_prim_config=false;
 8001e86:	4b0a      	ldr	r3, [pc, #40]	; (8001eb0 <comprobarPulsacionLarga+0x60>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	701a      	strb	r2, [r3, #0]

	}

}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bc80      	pop	{r7}
 8001e92:	4770      	bx	lr
 8001e94:	20000280 	.word	0x20000280
 8001e98:	2000027c 	.word	0x2000027c
 8001e9c:	20000271 	.word	0x20000271
 8001ea0:	2000001c 	.word	0x2000001c
 8001ea4:	20000274 	.word	0x20000274
 8001ea8:	20000018 	.word	0x20000018
 8001eac:	437a0000 	.word	0x437a0000
 8001eb0:	20000278 	.word	0x20000278

08001eb4 <loop>:

void loop(void) {
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0

	medirTempPres();
 8001eb8:	f7ff fee4 	bl	8001c84 <medirTempPres>
	//actualizarValores();
	actualizarPantalla();
 8001ebc:	f7ff fefe 	bl	8001cbc <actualizarPantalla>
	comprobarAlarma();
 8001ec0:	f7ff ffaa 	bl	8001e18 <comprobarAlarma>
	comprobarPulsacionLarga();
 8001ec4:	f7ff ffc4 	bl	8001e50 <comprobarPulsacionLarga>

}
 8001ec8:	bf00      	nop
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001ed0:	f000 fafe 	bl	80024d0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001ed4:	f000 f81e 	bl	8001f14 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001ed8:	f000 f856 	bl	8001f88 <MX_GPIO_Init>
	MX_I2C1_Init();
 8001edc:	f7ff fdb8 	bl	8001a50 <MX_I2C1_Init>
	MX_TIM2_Init();
 8001ee0:	f7ff fde4 	bl	8001aac <MX_TIM2_Init>
	MX_TIM3_Init();
 8001ee4:	f7ff fe30 	bl	8001b48 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	bmpInit();
 8001ee8:	f7ff fa50 	bl	800138c <bmpInit>
	lcdInit();
 8001eec:	f7ff faea 	bl	80014c4 <lcdInit>
	HAL_TIM_Base_Start_IT(&htim2);
 8001ef0:	4806      	ldr	r0, [pc, #24]	; (8001f0c <main+0x40>)
 8001ef2:	f002 fc3b 	bl	800476c <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);	//Inicializacion del timer 3 en modo input capture channel 1 (para rising edge)
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4805      	ldr	r0, [pc, #20]	; (8001f10 <main+0x44>)
 8001efa:	f002 fda1 	bl	8004a40 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2); //channel 2 (que detecta los falling edge)
 8001efe:	2104      	movs	r1, #4
 8001f00:	4803      	ldr	r0, [pc, #12]	; (8001f10 <main+0x44>)
 8001f02:	f002 fcdd 	bl	80048c0 <HAL_TIM_IC_Start>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		loop();
 8001f06:	f7ff ffd5 	bl	8001eb4 <loop>
 8001f0a:	e7fc      	b.n	8001f06 <main+0x3a>
 8001f0c:	200002d8 	.word	0x200002d8
 8001f10:	20000320 	.word	0x20000320

08001f14 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b090      	sub	sp, #64	; 0x40
 8001f18:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001f1a:	f107 0318 	add.w	r3, r7, #24
 8001f1e:	2228      	movs	r2, #40	; 0x28
 8001f20:	2100      	movs	r1, #0
 8001f22:	4618      	mov	r0, r3
 8001f24:	f003 fce6 	bl	80058f4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001f28:	1d3b      	adds	r3, r7, #4
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]
 8001f30:	609a      	str	r2, [r3, #8]
 8001f32:	60da      	str	r2, [r3, #12]
 8001f34:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f36:	2301      	movs	r3, #1
 8001f38:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f3e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001f40:	2300      	movs	r3, #0
 8001f42:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001f44:	f107 0318 	add.w	r3, r7, #24
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f001 ffb9 	bl	8003ec0 <HAL_RCC_OscConfig>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <SystemClock_Config+0x44>
		Error_Handler();
 8001f54:	f000 f8a0 	bl	8002098 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001f58:	230f      	movs	r3, #15
 8001f5a:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f64:	2300      	movs	r3, #0
 8001f66:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001f6c:	1d3b      	adds	r3, r7, #4
 8001f6e:	2100      	movs	r1, #0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f002 fa27 	bl	80043c4 <HAL_RCC_ClockConfig>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <SystemClock_Config+0x6c>
		Error_Handler();
 8001f7c:	f000 f88c 	bl	8002098 <Error_Handler>
	}
}
 8001f80:	bf00      	nop
 8001f82:	3740      	adds	r7, #64	; 0x40
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
void MX_GPIO_Init(void) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b088      	sub	sp, #32
 8001f8c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001f8e:	f107 0310 	add.w	r3, r7, #16
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
 8001f98:	609a      	str	r2, [r3, #8]
 8001f9a:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001f9c:	4b3a      	ldr	r3, [pc, #232]	; (8002088 <MX_GPIO_Init+0x100>)
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	4a39      	ldr	r2, [pc, #228]	; (8002088 <MX_GPIO_Init+0x100>)
 8001fa2:	f043 0310 	orr.w	r3, r3, #16
 8001fa6:	6193      	str	r3, [r2, #24]
 8001fa8:	4b37      	ldr	r3, [pc, #220]	; (8002088 <MX_GPIO_Init+0x100>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	f003 0310 	and.w	r3, r3, #16
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001fb4:	4b34      	ldr	r3, [pc, #208]	; (8002088 <MX_GPIO_Init+0x100>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	4a33      	ldr	r2, [pc, #204]	; (8002088 <MX_GPIO_Init+0x100>)
 8001fba:	f043 0320 	orr.w	r3, r3, #32
 8001fbe:	6193      	str	r3, [r2, #24]
 8001fc0:	4b31      	ldr	r3, [pc, #196]	; (8002088 <MX_GPIO_Init+0x100>)
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	f003 0320 	and.w	r3, r3, #32
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001fcc:	4b2e      	ldr	r3, [pc, #184]	; (8002088 <MX_GPIO_Init+0x100>)
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	4a2d      	ldr	r2, [pc, #180]	; (8002088 <MX_GPIO_Init+0x100>)
 8001fd2:	f043 0304 	orr.w	r3, r3, #4
 8001fd6:	6193      	str	r3, [r2, #24]
 8001fd8:	4b2b      	ldr	r3, [pc, #172]	; (8002088 <MX_GPIO_Init+0x100>)
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	f003 0304 	and.w	r3, r3, #4
 8001fe0:	607b      	str	r3, [r7, #4]
 8001fe2:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe4:	4b28      	ldr	r3, [pc, #160]	; (8002088 <MX_GPIO_Init+0x100>)
 8001fe6:	699b      	ldr	r3, [r3, #24]
 8001fe8:	4a27      	ldr	r2, [pc, #156]	; (8002088 <MX_GPIO_Init+0x100>)
 8001fea:	f043 0308 	orr.w	r3, r3, #8
 8001fee:	6193      	str	r3, [r2, #24]
 8001ff0:	4b25      	ldr	r3, [pc, #148]	; (8002088 <MX_GPIO_Init+0x100>)
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	f003 0308 	and.w	r3, r3, #8
 8001ff8:	603b      	str	r3, [r7, #0]
 8001ffa:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002002:	4822      	ldr	r0, [pc, #136]	; (800208c <MX_GPIO_Init+0x104>)
 8002004:	f000 fd93 	bl	8002b2e <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002008:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800200c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800200e:	2301      	movs	r3, #1
 8002010:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2302      	movs	r3, #2
 8002018:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800201a:	f107 0310 	add.w	r3, r7, #16
 800201e:	4619      	mov	r1, r3
 8002020:	481a      	ldr	r0, [pc, #104]	; (800208c <MX_GPIO_Init+0x104>)
 8002022:	f000 fbe9 	bl	80027f8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA1 PA2 PA3 PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5;
 8002026:	232e      	movs	r3, #46	; 0x2e
 8002028:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800202a:	4b19      	ldr	r3, [pc, #100]	; (8002090 <MX_GPIO_Init+0x108>)
 800202c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002032:	f107 0310 	add.w	r3, r7, #16
 8002036:	4619      	mov	r1, r3
 8002038:	4816      	ldr	r0, [pc, #88]	; (8002094 <MX_GPIO_Init+0x10c>)
 800203a:	f000 fbdd 	bl	80027f8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800203e:	2200      	movs	r2, #0
 8002040:	2100      	movs	r1, #0
 8002042:	2007      	movs	r0, #7
 8002044:	f000 fba1 	bl	800278a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002048:	2007      	movs	r0, #7
 800204a:	f000 fbba 	bl	80027c2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800204e:	2200      	movs	r2, #0
 8002050:	2100      	movs	r1, #0
 8002052:	2008      	movs	r0, #8
 8002054:	f000 fb99 	bl	800278a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002058:	2008      	movs	r0, #8
 800205a:	f000 fbb2 	bl	80027c2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800205e:	2200      	movs	r2, #0
 8002060:	2100      	movs	r1, #0
 8002062:	2009      	movs	r0, #9
 8002064:	f000 fb91 	bl	800278a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002068:	2009      	movs	r0, #9
 800206a:	f000 fbaa 	bl	80027c2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800206e:	2200      	movs	r2, #0
 8002070:	2100      	movs	r1, #0
 8002072:	2017      	movs	r0, #23
 8002074:	f000 fb89 	bl	800278a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002078:	2017      	movs	r0, #23
 800207a:	f000 fba2 	bl	80027c2 <HAL_NVIC_EnableIRQ>

}
 800207e:	bf00      	nop
 8002080:	3720      	adds	r7, #32
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40021000 	.word	0x40021000
 800208c:	40011000 	.word	0x40011000
 8002090:	10110000 	.word	0x10110000
 8002094:	40010800 	.word	0x40010800

08002098 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800209c:	b672      	cpsid	i
}
 800209e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80020a0:	e7fe      	b.n	80020a0 <Error_Handler+0x8>
	...

080020a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020aa:	4b16      	ldr	r3, [pc, #88]	; (8002104 <HAL_MspInit+0x60>)
 80020ac:	699b      	ldr	r3, [r3, #24]
 80020ae:	4a15      	ldr	r2, [pc, #84]	; (8002104 <HAL_MspInit+0x60>)
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	6193      	str	r3, [r2, #24]
 80020b6:	4b13      	ldr	r3, [pc, #76]	; (8002104 <HAL_MspInit+0x60>)
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c2:	4b10      	ldr	r3, [pc, #64]	; (8002104 <HAL_MspInit+0x60>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	4a0f      	ldr	r2, [pc, #60]	; (8002104 <HAL_MspInit+0x60>)
 80020c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020cc:	61d3      	str	r3, [r2, #28]
 80020ce:	4b0d      	ldr	r3, [pc, #52]	; (8002104 <HAL_MspInit+0x60>)
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80020da:	2004      	movs	r0, #4
 80020dc:	f000 fb4a 	bl	8002774 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80020e0:	4b09      	ldr	r3, [pc, #36]	; (8002108 <HAL_MspInit+0x64>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80020ec:	60fb      	str	r3, [r7, #12]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	4a04      	ldr	r2, [pc, #16]	; (8002108 <HAL_MspInit+0x64>)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020fc:	bf00      	nop
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40021000 	.word	0x40021000
 8002108:	40010000 	.word	0x40010000

0800210c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b088      	sub	sp, #32
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 0310 	add.w	r3, r7, #16
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a15      	ldr	r2, [pc, #84]	; (800217c <HAL_I2C_MspInit+0x70>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d123      	bne.n	8002174 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800212c:	4b14      	ldr	r3, [pc, #80]	; (8002180 <HAL_I2C_MspInit+0x74>)
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	4a13      	ldr	r2, [pc, #76]	; (8002180 <HAL_I2C_MspInit+0x74>)
 8002132:	f043 0308 	orr.w	r3, r3, #8
 8002136:	6193      	str	r3, [r2, #24]
 8002138:	4b11      	ldr	r3, [pc, #68]	; (8002180 <HAL_I2C_MspInit+0x74>)
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	f003 0308 	and.w	r3, r3, #8
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002144:	23c0      	movs	r3, #192	; 0xc0
 8002146:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002148:	2312      	movs	r3, #18
 800214a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800214c:	2303      	movs	r3, #3
 800214e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002150:	f107 0310 	add.w	r3, r7, #16
 8002154:	4619      	mov	r1, r3
 8002156:	480b      	ldr	r0, [pc, #44]	; (8002184 <HAL_I2C_MspInit+0x78>)
 8002158:	f000 fb4e 	bl	80027f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800215c:	4b08      	ldr	r3, [pc, #32]	; (8002180 <HAL_I2C_MspInit+0x74>)
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	4a07      	ldr	r2, [pc, #28]	; (8002180 <HAL_I2C_MspInit+0x74>)
 8002162:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002166:	61d3      	str	r3, [r2, #28]
 8002168:	4b05      	ldr	r3, [pc, #20]	; (8002180 <HAL_I2C_MspInit+0x74>)
 800216a:	69db      	ldr	r3, [r3, #28]
 800216c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002174:	bf00      	nop
 8002176:	3720      	adds	r7, #32
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40005400 	.word	0x40005400
 8002180:	40021000 	.word	0x40021000
 8002184:	40010c00 	.word	0x40010c00

08002188 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	; 0x28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002190:	f107 0318 	add.w	r3, r7, #24
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021a6:	d114      	bne.n	80021d2 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021a8:	4b24      	ldr	r3, [pc, #144]	; (800223c <HAL_TIM_Base_MspInit+0xb4>)
 80021aa:	69db      	ldr	r3, [r3, #28]
 80021ac:	4a23      	ldr	r2, [pc, #140]	; (800223c <HAL_TIM_Base_MspInit+0xb4>)
 80021ae:	f043 0301 	orr.w	r3, r3, #1
 80021b2:	61d3      	str	r3, [r2, #28]
 80021b4:	4b21      	ldr	r3, [pc, #132]	; (800223c <HAL_TIM_Base_MspInit+0xb4>)
 80021b6:	69db      	ldr	r3, [r3, #28]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 1);
 80021c0:	2201      	movs	r2, #1
 80021c2:	2103      	movs	r1, #3
 80021c4:	201c      	movs	r0, #28
 80021c6:	f000 fae0 	bl	800278a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021ca:	201c      	movs	r0, #28
 80021cc:	f000 faf9 	bl	80027c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80021d0:	e030      	b.n	8002234 <HAL_TIM_Base_MspInit+0xac>
  else if(htim_base->Instance==TIM3)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a1a      	ldr	r2, [pc, #104]	; (8002240 <HAL_TIM_Base_MspInit+0xb8>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d12b      	bne.n	8002234 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021dc:	4b17      	ldr	r3, [pc, #92]	; (800223c <HAL_TIM_Base_MspInit+0xb4>)
 80021de:	69db      	ldr	r3, [r3, #28]
 80021e0:	4a16      	ldr	r2, [pc, #88]	; (800223c <HAL_TIM_Base_MspInit+0xb4>)
 80021e2:	f043 0302 	orr.w	r3, r3, #2
 80021e6:	61d3      	str	r3, [r2, #28]
 80021e8:	4b14      	ldr	r3, [pc, #80]	; (800223c <HAL_TIM_Base_MspInit+0xb4>)
 80021ea:	69db      	ldr	r3, [r3, #28]
 80021ec:	f003 0302 	and.w	r3, r3, #2
 80021f0:	613b      	str	r3, [r7, #16]
 80021f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f4:	4b11      	ldr	r3, [pc, #68]	; (800223c <HAL_TIM_Base_MspInit+0xb4>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	4a10      	ldr	r2, [pc, #64]	; (800223c <HAL_TIM_Base_MspInit+0xb4>)
 80021fa:	f043 0304 	orr.w	r3, r3, #4
 80021fe:	6193      	str	r3, [r2, #24]
 8002200:	4b0e      	ldr	r3, [pc, #56]	; (800223c <HAL_TIM_Base_MspInit+0xb4>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800220c:	2340      	movs	r3, #64	; 0x40
 800220e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002210:	2300      	movs	r3, #0
 8002212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002214:	2300      	movs	r3, #0
 8002216:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002218:	f107 0318 	add.w	r3, r7, #24
 800221c:	4619      	mov	r1, r3
 800221e:	4809      	ldr	r0, [pc, #36]	; (8002244 <HAL_TIM_Base_MspInit+0xbc>)
 8002220:	f000 faea 	bl	80027f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002224:	2200      	movs	r2, #0
 8002226:	2100      	movs	r1, #0
 8002228:	201d      	movs	r0, #29
 800222a:	f000 faae 	bl	800278a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800222e:	201d      	movs	r0, #29
 8002230:	f000 fac7 	bl	80027c2 <HAL_NVIC_EnableIRQ>
}
 8002234:	bf00      	nop
 8002236:	3728      	adds	r7, #40	; 0x28
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40021000 	.word	0x40021000
 8002240:	40000400 	.word	0x40000400
 8002244:	40010800 	.word	0x40010800

08002248 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800224c:	e7fe      	b.n	800224c <NMI_Handler+0x4>

0800224e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800224e:	b480      	push	{r7}
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002252:	e7fe      	b.n	8002252 <HardFault_Handler+0x4>

08002254 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002258:	e7fe      	b.n	8002258 <MemManage_Handler+0x4>

0800225a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800225a:	b480      	push	{r7}
 800225c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800225e:	e7fe      	b.n	800225e <BusFault_Handler+0x4>

08002260 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002264:	e7fe      	b.n	8002264 <UsageFault_Handler+0x4>

08002266 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002266:	b480      	push	{r7}
 8002268:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr

08002272 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002272:	b480      	push	{r7}
 8002274:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr

0800227e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800227e:	b480      	push	{r7}
 8002280:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	46bd      	mov	sp, r7
 8002286:	bc80      	pop	{r7}
 8002288:	4770      	bx	lr

0800228a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800228e:	f000 f965 	bl	800255c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}

08002296 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800229a:	2002      	movs	r0, #2
 800229c:	f000 fc78 	bl	8002b90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80022a8:	2004      	movs	r0, #4
 80022aa:	f000 fc71 	bl	8002b90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80022b6:	2008      	movs	r0, #8
 80022b8:	f000 fc6a 	bl	8002b90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}

080022c0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80022c4:	2020      	movs	r0, #32
 80022c6:	f000 fc63 	bl	8002b90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022d4:	4802      	ldr	r0, [pc, #8]	; (80022e0 <TIM2_IRQHandler+0x10>)
 80022d6:	f002 fcb9 	bl	8004c4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	200002d8 	.word	0x200002d8

080022e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022e8:	4802      	ldr	r0, [pc, #8]	; (80022f4 <TIM3_IRQHandler+0x10>)
 80022ea:	f002 fcaf 	bl	8004c4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000320 	.word	0x20000320

080022f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
	return 1;
 80022fc:	2301      	movs	r3, #1
}
 80022fe:	4618      	mov	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr

08002306 <_kill>:

int _kill(int pid, int sig)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002310:	f003 fac6 	bl	80058a0 <__errno>
 8002314:	4603      	mov	r3, r0
 8002316:	2216      	movs	r2, #22
 8002318:	601a      	str	r2, [r3, #0]
	return -1;
 800231a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <_exit>:

void _exit (int status)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800232e:	f04f 31ff 	mov.w	r1, #4294967295
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7ff ffe7 	bl	8002306 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002338:	e7fe      	b.n	8002338 <_exit+0x12>

0800233a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b086      	sub	sp, #24
 800233e:	af00      	add	r7, sp, #0
 8002340:	60f8      	str	r0, [r7, #12]
 8002342:	60b9      	str	r1, [r7, #8]
 8002344:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002346:	2300      	movs	r3, #0
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	e00a      	b.n	8002362 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800234c:	f3af 8000 	nop.w
 8002350:	4601      	mov	r1, r0
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	1c5a      	adds	r2, r3, #1
 8002356:	60ba      	str	r2, [r7, #8]
 8002358:	b2ca      	uxtb	r2, r1
 800235a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	3301      	adds	r3, #1
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	697a      	ldr	r2, [r7, #20]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	429a      	cmp	r2, r3
 8002368:	dbf0      	blt.n	800234c <_read+0x12>
	}

return len;
 800236a:	687b      	ldr	r3, [r7, #4]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]
 8002384:	e009      	b.n	800239a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	1c5a      	adds	r2, r3, #1
 800238a:	60ba      	str	r2, [r7, #8]
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	3301      	adds	r3, #1
 8002398:	617b      	str	r3, [r7, #20]
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	429a      	cmp	r2, r3
 80023a0:	dbf1      	blt.n	8002386 <_write+0x12>
	}
	return len;
 80023a2:	687b      	ldr	r3, [r7, #4]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <_close>:

int _close(int file)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
	return -1;
 80023b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	bc80      	pop	{r7}
 80023c0:	4770      	bx	lr

080023c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
 80023ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023d2:	605a      	str	r2, [r3, #4]
	return 0;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr

080023e0 <_isatty>:

int _isatty(int file)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
	return 1;
 80023e8:	2301      	movs	r3, #1
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr

080023f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
	return 0;
 8002400:	2300      	movs	r3, #0
}
 8002402:	4618      	mov	r0, r3
 8002404:	3714      	adds	r7, #20
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr

0800240c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002414:	4a14      	ldr	r2, [pc, #80]	; (8002468 <_sbrk+0x5c>)
 8002416:	4b15      	ldr	r3, [pc, #84]	; (800246c <_sbrk+0x60>)
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002420:	4b13      	ldr	r3, [pc, #76]	; (8002470 <_sbrk+0x64>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d102      	bne.n	800242e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002428:	4b11      	ldr	r3, [pc, #68]	; (8002470 <_sbrk+0x64>)
 800242a:	4a12      	ldr	r2, [pc, #72]	; (8002474 <_sbrk+0x68>)
 800242c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800242e:	4b10      	ldr	r3, [pc, #64]	; (8002470 <_sbrk+0x64>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4413      	add	r3, r2
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	429a      	cmp	r2, r3
 800243a:	d207      	bcs.n	800244c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800243c:	f003 fa30 	bl	80058a0 <__errno>
 8002440:	4603      	mov	r3, r0
 8002442:	220c      	movs	r2, #12
 8002444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002446:	f04f 33ff 	mov.w	r3, #4294967295
 800244a:	e009      	b.n	8002460 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800244c:	4b08      	ldr	r3, [pc, #32]	; (8002470 <_sbrk+0x64>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002452:	4b07      	ldr	r3, [pc, #28]	; (8002470 <_sbrk+0x64>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4413      	add	r3, r2
 800245a:	4a05      	ldr	r2, [pc, #20]	; (8002470 <_sbrk+0x64>)
 800245c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800245e:	68fb      	ldr	r3, [r7, #12]
}
 8002460:	4618      	mov	r0, r3
 8002462:	3718      	adds	r7, #24
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20005000 	.word	0x20005000
 800246c:	00000400 	.word	0x00000400
 8002470:	20000368 	.word	0x20000368
 8002474:	20000380 	.word	0x20000380

08002478 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	bc80      	pop	{r7}
 8002482:	4770      	bx	lr

08002484 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002484:	480c      	ldr	r0, [pc, #48]	; (80024b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002486:	490d      	ldr	r1, [pc, #52]	; (80024bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002488:	4a0d      	ldr	r2, [pc, #52]	; (80024c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800248c:	e002      	b.n	8002494 <LoopCopyDataInit>

0800248e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800248e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002492:	3304      	adds	r3, #4

08002494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002498:	d3f9      	bcc.n	800248e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249a:	4a0a      	ldr	r2, [pc, #40]	; (80024c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800249c:	4c0a      	ldr	r4, [pc, #40]	; (80024c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800249e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a0:	e001      	b.n	80024a6 <LoopFillZerobss>

080024a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a4:	3204      	adds	r2, #4

080024a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024a8:	d3fb      	bcc.n	80024a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80024aa:	f7ff ffe5 	bl	8002478 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ae:	f003 f9fd 	bl	80058ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80024b2:	f7ff fd0b 	bl	8001ecc <main>
  bx lr
 80024b6:	4770      	bx	lr
  ldr r0, =_sdata
 80024b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024bc:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80024c0:	08008b64 	.word	0x08008b64
  ldr r2, =_sbss
 80024c4:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 80024c8:	20000380 	.word	0x20000380

080024cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024cc:	e7fe      	b.n	80024cc <ADC1_2_IRQHandler>
	...

080024d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024d4:	4b08      	ldr	r3, [pc, #32]	; (80024f8 <HAL_Init+0x28>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a07      	ldr	r2, [pc, #28]	; (80024f8 <HAL_Init+0x28>)
 80024da:	f043 0310 	orr.w	r3, r3, #16
 80024de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e0:	2003      	movs	r0, #3
 80024e2:	f000 f947 	bl	8002774 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024e6:	2007      	movs	r0, #7
 80024e8:	f000 f808 	bl	80024fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024ec:	f7ff fdda 	bl	80020a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40022000 	.word	0x40022000

080024fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002504:	4b12      	ldr	r3, [pc, #72]	; (8002550 <HAL_InitTick+0x54>)
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	4b12      	ldr	r3, [pc, #72]	; (8002554 <HAL_InitTick+0x58>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	4619      	mov	r1, r3
 800250e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002512:	fbb3 f3f1 	udiv	r3, r3, r1
 8002516:	fbb2 f3f3 	udiv	r3, r2, r3
 800251a:	4618      	mov	r0, r3
 800251c:	f000 f95f 	bl	80027de <HAL_SYSTICK_Config>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e00e      	b.n	8002548 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b0f      	cmp	r3, #15
 800252e:	d80a      	bhi.n	8002546 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002530:	2200      	movs	r2, #0
 8002532:	6879      	ldr	r1, [r7, #4]
 8002534:	f04f 30ff 	mov.w	r0, #4294967295
 8002538:	f000 f927 	bl	800278a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800253c:	4a06      	ldr	r2, [pc, #24]	; (8002558 <HAL_InitTick+0x5c>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002542:	2300      	movs	r3, #0
 8002544:	e000      	b.n	8002548 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
}
 8002548:	4618      	mov	r0, r3
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	20000020 	.word	0x20000020
 8002554:	20000028 	.word	0x20000028
 8002558:	20000024 	.word	0x20000024

0800255c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <HAL_IncTick+0x1c>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	4b05      	ldr	r3, [pc, #20]	; (800257c <HAL_IncTick+0x20>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4413      	add	r3, r2
 800256c:	4a03      	ldr	r2, [pc, #12]	; (800257c <HAL_IncTick+0x20>)
 800256e:	6013      	str	r3, [r2, #0]
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr
 8002578:	20000028 	.word	0x20000028
 800257c:	2000036c 	.word	0x2000036c

08002580 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return uwTick;
 8002584:	4b02      	ldr	r3, [pc, #8]	; (8002590 <HAL_GetTick+0x10>)
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr
 8002590:	2000036c 	.word	0x2000036c

08002594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800259c:	f7ff fff0 	bl	8002580 <HAL_GetTick>
 80025a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ac:	d005      	beq.n	80025ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ae:	4b0a      	ldr	r3, [pc, #40]	; (80025d8 <HAL_Delay+0x44>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	461a      	mov	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4413      	add	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025ba:	bf00      	nop
 80025bc:	f7ff ffe0 	bl	8002580 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d8f7      	bhi.n	80025bc <HAL_Delay+0x28>
  {
  }
}
 80025cc:	bf00      	nop
 80025ce:	bf00      	nop
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	20000028 	.word	0x20000028

080025dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <__NVIC_SetPriorityGrouping+0x44>)
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025f8:	4013      	ands	r3, r2
 80025fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002604:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002608:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800260c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800260e:	4a04      	ldr	r2, [pc, #16]	; (8002620 <__NVIC_SetPriorityGrouping+0x44>)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	60d3      	str	r3, [r2, #12]
}
 8002614:	bf00      	nop
 8002616:	3714      	adds	r7, #20
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002628:	4b04      	ldr	r3, [pc, #16]	; (800263c <__NVIC_GetPriorityGrouping+0x18>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	0a1b      	lsrs	r3, r3, #8
 800262e:	f003 0307 	and.w	r3, r3, #7
}
 8002632:	4618      	mov	r0, r3
 8002634:	46bd      	mov	sp, r7
 8002636:	bc80      	pop	{r7}
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800264a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264e:	2b00      	cmp	r3, #0
 8002650:	db0b      	blt.n	800266a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002652:	79fb      	ldrb	r3, [r7, #7]
 8002654:	f003 021f 	and.w	r2, r3, #31
 8002658:	4906      	ldr	r1, [pc, #24]	; (8002674 <__NVIC_EnableIRQ+0x34>)
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	095b      	lsrs	r3, r3, #5
 8002660:	2001      	movs	r0, #1
 8002662:	fa00 f202 	lsl.w	r2, r0, r2
 8002666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	e000e100 	.word	0xe000e100

08002678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	6039      	str	r1, [r7, #0]
 8002682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002688:	2b00      	cmp	r3, #0
 800268a:	db0a      	blt.n	80026a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	b2da      	uxtb	r2, r3
 8002690:	490c      	ldr	r1, [pc, #48]	; (80026c4 <__NVIC_SetPriority+0x4c>)
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	0112      	lsls	r2, r2, #4
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	440b      	add	r3, r1
 800269c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a0:	e00a      	b.n	80026b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	4908      	ldr	r1, [pc, #32]	; (80026c8 <__NVIC_SetPriority+0x50>)
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	3b04      	subs	r3, #4
 80026b0:	0112      	lsls	r2, r2, #4
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	440b      	add	r3, r1
 80026b6:	761a      	strb	r2, [r3, #24]
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	e000e100 	.word	0xe000e100
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b089      	sub	sp, #36	; 0x24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f1c3 0307 	rsb	r3, r3, #7
 80026e6:	2b04      	cmp	r3, #4
 80026e8:	bf28      	it	cs
 80026ea:	2304      	movcs	r3, #4
 80026ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3304      	adds	r3, #4
 80026f2:	2b06      	cmp	r3, #6
 80026f4:	d902      	bls.n	80026fc <NVIC_EncodePriority+0x30>
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3b03      	subs	r3, #3
 80026fa:	e000      	b.n	80026fe <NVIC_EncodePriority+0x32>
 80026fc:	2300      	movs	r3, #0
 80026fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	f04f 32ff 	mov.w	r2, #4294967295
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43da      	mvns	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	401a      	ands	r2, r3
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002714:	f04f 31ff 	mov.w	r1, #4294967295
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	fa01 f303 	lsl.w	r3, r1, r3
 800271e:	43d9      	mvns	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002724:	4313      	orrs	r3, r2
         );
}
 8002726:	4618      	mov	r0, r3
 8002728:	3724      	adds	r7, #36	; 0x24
 800272a:	46bd      	mov	sp, r7
 800272c:	bc80      	pop	{r7}
 800272e:	4770      	bx	lr

08002730 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3b01      	subs	r3, #1
 800273c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002740:	d301      	bcc.n	8002746 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002742:	2301      	movs	r3, #1
 8002744:	e00f      	b.n	8002766 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002746:	4a0a      	ldr	r2, [pc, #40]	; (8002770 <SysTick_Config+0x40>)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3b01      	subs	r3, #1
 800274c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800274e:	210f      	movs	r1, #15
 8002750:	f04f 30ff 	mov.w	r0, #4294967295
 8002754:	f7ff ff90 	bl	8002678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002758:	4b05      	ldr	r3, [pc, #20]	; (8002770 <SysTick_Config+0x40>)
 800275a:	2200      	movs	r2, #0
 800275c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800275e:	4b04      	ldr	r3, [pc, #16]	; (8002770 <SysTick_Config+0x40>)
 8002760:	2207      	movs	r2, #7
 8002762:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	e000e010 	.word	0xe000e010

08002774 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f7ff ff2d 	bl	80025dc <__NVIC_SetPriorityGrouping>
}
 8002782:	bf00      	nop
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800278a:	b580      	push	{r7, lr}
 800278c:	b086      	sub	sp, #24
 800278e:	af00      	add	r7, sp, #0
 8002790:	4603      	mov	r3, r0
 8002792:	60b9      	str	r1, [r7, #8]
 8002794:	607a      	str	r2, [r7, #4]
 8002796:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800279c:	f7ff ff42 	bl	8002624 <__NVIC_GetPriorityGrouping>
 80027a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	68b9      	ldr	r1, [r7, #8]
 80027a6:	6978      	ldr	r0, [r7, #20]
 80027a8:	f7ff ff90 	bl	80026cc <NVIC_EncodePriority>
 80027ac:	4602      	mov	r2, r0
 80027ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b2:	4611      	mov	r1, r2
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff ff5f 	bl	8002678 <__NVIC_SetPriority>
}
 80027ba:	bf00      	nop
 80027bc:	3718      	adds	r7, #24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b082      	sub	sp, #8
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	4603      	mov	r3, r0
 80027ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff ff35 	bl	8002640 <__NVIC_EnableIRQ>
}
 80027d6:	bf00      	nop
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7ff ffa2 	bl	8002730 <SysTick_Config>
 80027ec:	4603      	mov	r3, r0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
	...

080027f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b08b      	sub	sp, #44	; 0x2c
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002802:	2300      	movs	r3, #0
 8002804:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002806:	2300      	movs	r3, #0
 8002808:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800280a:	e169      	b.n	8002ae0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800280c:	2201      	movs	r2, #1
 800280e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	69fa      	ldr	r2, [r7, #28]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	429a      	cmp	r2, r3
 8002826:	f040 8158 	bne.w	8002ada <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	4a9a      	ldr	r2, [pc, #616]	; (8002a98 <HAL_GPIO_Init+0x2a0>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d05e      	beq.n	80028f2 <HAL_GPIO_Init+0xfa>
 8002834:	4a98      	ldr	r2, [pc, #608]	; (8002a98 <HAL_GPIO_Init+0x2a0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d875      	bhi.n	8002926 <HAL_GPIO_Init+0x12e>
 800283a:	4a98      	ldr	r2, [pc, #608]	; (8002a9c <HAL_GPIO_Init+0x2a4>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d058      	beq.n	80028f2 <HAL_GPIO_Init+0xfa>
 8002840:	4a96      	ldr	r2, [pc, #600]	; (8002a9c <HAL_GPIO_Init+0x2a4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d86f      	bhi.n	8002926 <HAL_GPIO_Init+0x12e>
 8002846:	4a96      	ldr	r2, [pc, #600]	; (8002aa0 <HAL_GPIO_Init+0x2a8>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d052      	beq.n	80028f2 <HAL_GPIO_Init+0xfa>
 800284c:	4a94      	ldr	r2, [pc, #592]	; (8002aa0 <HAL_GPIO_Init+0x2a8>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d869      	bhi.n	8002926 <HAL_GPIO_Init+0x12e>
 8002852:	4a94      	ldr	r2, [pc, #592]	; (8002aa4 <HAL_GPIO_Init+0x2ac>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d04c      	beq.n	80028f2 <HAL_GPIO_Init+0xfa>
 8002858:	4a92      	ldr	r2, [pc, #584]	; (8002aa4 <HAL_GPIO_Init+0x2ac>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d863      	bhi.n	8002926 <HAL_GPIO_Init+0x12e>
 800285e:	4a92      	ldr	r2, [pc, #584]	; (8002aa8 <HAL_GPIO_Init+0x2b0>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d046      	beq.n	80028f2 <HAL_GPIO_Init+0xfa>
 8002864:	4a90      	ldr	r2, [pc, #576]	; (8002aa8 <HAL_GPIO_Init+0x2b0>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d85d      	bhi.n	8002926 <HAL_GPIO_Init+0x12e>
 800286a:	2b12      	cmp	r3, #18
 800286c:	d82a      	bhi.n	80028c4 <HAL_GPIO_Init+0xcc>
 800286e:	2b12      	cmp	r3, #18
 8002870:	d859      	bhi.n	8002926 <HAL_GPIO_Init+0x12e>
 8002872:	a201      	add	r2, pc, #4	; (adr r2, 8002878 <HAL_GPIO_Init+0x80>)
 8002874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002878:	080028f3 	.word	0x080028f3
 800287c:	080028cd 	.word	0x080028cd
 8002880:	080028df 	.word	0x080028df
 8002884:	08002921 	.word	0x08002921
 8002888:	08002927 	.word	0x08002927
 800288c:	08002927 	.word	0x08002927
 8002890:	08002927 	.word	0x08002927
 8002894:	08002927 	.word	0x08002927
 8002898:	08002927 	.word	0x08002927
 800289c:	08002927 	.word	0x08002927
 80028a0:	08002927 	.word	0x08002927
 80028a4:	08002927 	.word	0x08002927
 80028a8:	08002927 	.word	0x08002927
 80028ac:	08002927 	.word	0x08002927
 80028b0:	08002927 	.word	0x08002927
 80028b4:	08002927 	.word	0x08002927
 80028b8:	08002927 	.word	0x08002927
 80028bc:	080028d5 	.word	0x080028d5
 80028c0:	080028e9 	.word	0x080028e9
 80028c4:	4a79      	ldr	r2, [pc, #484]	; (8002aac <HAL_GPIO_Init+0x2b4>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d013      	beq.n	80028f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80028ca:	e02c      	b.n	8002926 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	623b      	str	r3, [r7, #32]
          break;
 80028d2:	e029      	b.n	8002928 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	3304      	adds	r3, #4
 80028da:	623b      	str	r3, [r7, #32]
          break;
 80028dc:	e024      	b.n	8002928 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	3308      	adds	r3, #8
 80028e4:	623b      	str	r3, [r7, #32]
          break;
 80028e6:	e01f      	b.n	8002928 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	330c      	adds	r3, #12
 80028ee:	623b      	str	r3, [r7, #32]
          break;
 80028f0:	e01a      	b.n	8002928 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d102      	bne.n	8002900 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028fa:	2304      	movs	r3, #4
 80028fc:	623b      	str	r3, [r7, #32]
          break;
 80028fe:	e013      	b.n	8002928 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d105      	bne.n	8002914 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002908:	2308      	movs	r3, #8
 800290a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	69fa      	ldr	r2, [r7, #28]
 8002910:	611a      	str	r2, [r3, #16]
          break;
 8002912:	e009      	b.n	8002928 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002914:	2308      	movs	r3, #8
 8002916:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69fa      	ldr	r2, [r7, #28]
 800291c:	615a      	str	r2, [r3, #20]
          break;
 800291e:	e003      	b.n	8002928 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002920:	2300      	movs	r3, #0
 8002922:	623b      	str	r3, [r7, #32]
          break;
 8002924:	e000      	b.n	8002928 <HAL_GPIO_Init+0x130>
          break;
 8002926:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2bff      	cmp	r3, #255	; 0xff
 800292c:	d801      	bhi.n	8002932 <HAL_GPIO_Init+0x13a>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	e001      	b.n	8002936 <HAL_GPIO_Init+0x13e>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	3304      	adds	r3, #4
 8002936:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	2bff      	cmp	r3, #255	; 0xff
 800293c:	d802      	bhi.n	8002944 <HAL_GPIO_Init+0x14c>
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	e002      	b.n	800294a <HAL_GPIO_Init+0x152>
 8002944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002946:	3b08      	subs	r3, #8
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	210f      	movs	r1, #15
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	fa01 f303 	lsl.w	r3, r1, r3
 8002958:	43db      	mvns	r3, r3
 800295a:	401a      	ands	r2, r3
 800295c:	6a39      	ldr	r1, [r7, #32]
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	fa01 f303 	lsl.w	r3, r1, r3
 8002964:	431a      	orrs	r2, r3
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 80b1 	beq.w	8002ada <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002978:	4b4d      	ldr	r3, [pc, #308]	; (8002ab0 <HAL_GPIO_Init+0x2b8>)
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	4a4c      	ldr	r2, [pc, #304]	; (8002ab0 <HAL_GPIO_Init+0x2b8>)
 800297e:	f043 0301 	orr.w	r3, r3, #1
 8002982:	6193      	str	r3, [r2, #24]
 8002984:	4b4a      	ldr	r3, [pc, #296]	; (8002ab0 <HAL_GPIO_Init+0x2b8>)
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	60bb      	str	r3, [r7, #8]
 800298e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002990:	4a48      	ldr	r2, [pc, #288]	; (8002ab4 <HAL_GPIO_Init+0x2bc>)
 8002992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002994:	089b      	lsrs	r3, r3, #2
 8002996:	3302      	adds	r3, #2
 8002998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800299c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800299e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	220f      	movs	r2, #15
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	4013      	ands	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a40      	ldr	r2, [pc, #256]	; (8002ab8 <HAL_GPIO_Init+0x2c0>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d013      	beq.n	80029e4 <HAL_GPIO_Init+0x1ec>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a3f      	ldr	r2, [pc, #252]	; (8002abc <HAL_GPIO_Init+0x2c4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d00d      	beq.n	80029e0 <HAL_GPIO_Init+0x1e8>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a3e      	ldr	r2, [pc, #248]	; (8002ac0 <HAL_GPIO_Init+0x2c8>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d007      	beq.n	80029dc <HAL_GPIO_Init+0x1e4>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a3d      	ldr	r2, [pc, #244]	; (8002ac4 <HAL_GPIO_Init+0x2cc>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d101      	bne.n	80029d8 <HAL_GPIO_Init+0x1e0>
 80029d4:	2303      	movs	r3, #3
 80029d6:	e006      	b.n	80029e6 <HAL_GPIO_Init+0x1ee>
 80029d8:	2304      	movs	r3, #4
 80029da:	e004      	b.n	80029e6 <HAL_GPIO_Init+0x1ee>
 80029dc:	2302      	movs	r3, #2
 80029de:	e002      	b.n	80029e6 <HAL_GPIO_Init+0x1ee>
 80029e0:	2301      	movs	r3, #1
 80029e2:	e000      	b.n	80029e6 <HAL_GPIO_Init+0x1ee>
 80029e4:	2300      	movs	r3, #0
 80029e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029e8:	f002 0203 	and.w	r2, r2, #3
 80029ec:	0092      	lsls	r2, r2, #2
 80029ee:	4093      	lsls	r3, r2
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029f6:	492f      	ldr	r1, [pc, #188]	; (8002ab4 <HAL_GPIO_Init+0x2bc>)
 80029f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fa:	089b      	lsrs	r3, r3, #2
 80029fc:	3302      	adds	r3, #2
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d006      	beq.n	8002a1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a10:	4b2d      	ldr	r3, [pc, #180]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	492c      	ldr	r1, [pc, #176]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	600b      	str	r3, [r1, #0]
 8002a1c:	e006      	b.n	8002a2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a1e:	4b2a      	ldr	r3, [pc, #168]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	4928      	ldr	r1, [pc, #160]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d006      	beq.n	8002a46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a38:	4b23      	ldr	r3, [pc, #140]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	4922      	ldr	r1, [pc, #136]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	604b      	str	r3, [r1, #4]
 8002a44:	e006      	b.n	8002a54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a46:	4b20      	ldr	r3, [pc, #128]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	491e      	ldr	r1, [pc, #120]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a50:	4013      	ands	r3, r2
 8002a52:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d006      	beq.n	8002a6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a60:	4b19      	ldr	r3, [pc, #100]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a62:	689a      	ldr	r2, [r3, #8]
 8002a64:	4918      	ldr	r1, [pc, #96]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	608b      	str	r3, [r1, #8]
 8002a6c:	e006      	b.n	8002a7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a6e:	4b16      	ldr	r3, [pc, #88]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	69bb      	ldr	r3, [r7, #24]
 8002a74:	43db      	mvns	r3, r3
 8002a76:	4914      	ldr	r1, [pc, #80]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a78:	4013      	ands	r3, r2
 8002a7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d021      	beq.n	8002acc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a88:	4b0f      	ldr	r3, [pc, #60]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a8a:	68da      	ldr	r2, [r3, #12]
 8002a8c:	490e      	ldr	r1, [pc, #56]	; (8002ac8 <HAL_GPIO_Init+0x2d0>)
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	60cb      	str	r3, [r1, #12]
 8002a94:	e021      	b.n	8002ada <HAL_GPIO_Init+0x2e2>
 8002a96:	bf00      	nop
 8002a98:	10320000 	.word	0x10320000
 8002a9c:	10310000 	.word	0x10310000
 8002aa0:	10220000 	.word	0x10220000
 8002aa4:	10210000 	.word	0x10210000
 8002aa8:	10120000 	.word	0x10120000
 8002aac:	10110000 	.word	0x10110000
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	40010000 	.word	0x40010000
 8002ab8:	40010800 	.word	0x40010800
 8002abc:	40010c00 	.word	0x40010c00
 8002ac0:	40011000 	.word	0x40011000
 8002ac4:	40011400 	.word	0x40011400
 8002ac8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002acc:	4b0b      	ldr	r3, [pc, #44]	; (8002afc <HAL_GPIO_Init+0x304>)
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	4909      	ldr	r1, [pc, #36]	; (8002afc <HAL_GPIO_Init+0x304>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002adc:	3301      	adds	r3, #1
 8002ade:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f47f ae8e 	bne.w	800280c <HAL_GPIO_Init+0x14>
  }
}
 8002af0:	bf00      	nop
 8002af2:	bf00      	nop
 8002af4:	372c      	adds	r7, #44	; 0x2c
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bc80      	pop	{r7}
 8002afa:	4770      	bx	lr
 8002afc:	40010400 	.word	0x40010400

08002b00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	460b      	mov	r3, r1
 8002b0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	887b      	ldrh	r3, [r7, #2]
 8002b12:	4013      	ands	r3, r2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d002      	beq.n	8002b1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	73fb      	strb	r3, [r7, #15]
 8002b1c:	e001      	b.n	8002b22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3714      	adds	r7, #20
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr

08002b2e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b083      	sub	sp, #12
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
 8002b36:	460b      	mov	r3, r1
 8002b38:	807b      	strh	r3, [r7, #2]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b3e:	787b      	ldrb	r3, [r7, #1]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b44:	887a      	ldrh	r2, [r7, #2]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002b4a:	e003      	b.n	8002b54 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b4c:	887b      	ldrh	r3, [r7, #2]
 8002b4e:	041a      	lsls	r2, r3, #16
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	611a      	str	r2, [r3, #16]
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr

08002b5e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b085      	sub	sp, #20
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	460b      	mov	r3, r1
 8002b68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b70:	887a      	ldrh	r2, [r7, #2]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	4013      	ands	r3, r2
 8002b76:	041a      	lsls	r2, r3, #16
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	43d9      	mvns	r1, r3
 8002b7c:	887b      	ldrh	r3, [r7, #2]
 8002b7e:	400b      	ands	r3, r1
 8002b80:	431a      	orrs	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	611a      	str	r2, [r3, #16]
}
 8002b86:	bf00      	nop
 8002b88:	3714      	adds	r7, #20
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr

08002b90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b9a:	4b08      	ldr	r3, [pc, #32]	; (8002bbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b9c:	695a      	ldr	r2, [r3, #20]
 8002b9e:	88fb      	ldrh	r3, [r7, #6]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d006      	beq.n	8002bb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ba6:	4a05      	ldr	r2, [pc, #20]	; (8002bbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ba8:	88fb      	ldrh	r3, [r7, #6]
 8002baa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bac:	88fb      	ldrh	r3, [r7, #6]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fe fde2 	bl	8001778 <HAL_GPIO_EXTI_Callback>
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	40010400 	.word	0x40010400

08002bc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e12b      	b.n	8002e2a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d106      	bne.n	8002bec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f7ff fa90 	bl	800210c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2224      	movs	r2, #36	; 0x24
 8002bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0201 	bic.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c24:	f001 fd20 	bl	8004668 <HAL_RCC_GetPCLK1Freq>
 8002c28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	4a81      	ldr	r2, [pc, #516]	; (8002e34 <HAL_I2C_Init+0x274>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d807      	bhi.n	8002c44 <HAL_I2C_Init+0x84>
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4a80      	ldr	r2, [pc, #512]	; (8002e38 <HAL_I2C_Init+0x278>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	bf94      	ite	ls
 8002c3c:	2301      	movls	r3, #1
 8002c3e:	2300      	movhi	r3, #0
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	e006      	b.n	8002c52 <HAL_I2C_Init+0x92>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	4a7d      	ldr	r2, [pc, #500]	; (8002e3c <HAL_I2C_Init+0x27c>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	bf94      	ite	ls
 8002c4c:	2301      	movls	r3, #1
 8002c4e:	2300      	movhi	r3, #0
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e0e7      	b.n	8002e2a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4a78      	ldr	r2, [pc, #480]	; (8002e40 <HAL_I2C_Init+0x280>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	0c9b      	lsrs	r3, r3, #18
 8002c64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	430a      	orrs	r2, r1
 8002c78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	4a6a      	ldr	r2, [pc, #424]	; (8002e34 <HAL_I2C_Init+0x274>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d802      	bhi.n	8002c94 <HAL_I2C_Init+0xd4>
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	3301      	adds	r3, #1
 8002c92:	e009      	b.n	8002ca8 <HAL_I2C_Init+0xe8>
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c9a:	fb02 f303 	mul.w	r3, r2, r3
 8002c9e:	4a69      	ldr	r2, [pc, #420]	; (8002e44 <HAL_I2C_Init+0x284>)
 8002ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca4:	099b      	lsrs	r3, r3, #6
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6812      	ldr	r2, [r2, #0]
 8002cac:	430b      	orrs	r3, r1
 8002cae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002cba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	495c      	ldr	r1, [pc, #368]	; (8002e34 <HAL_I2C_Init+0x274>)
 8002cc4:	428b      	cmp	r3, r1
 8002cc6:	d819      	bhi.n	8002cfc <HAL_I2C_Init+0x13c>
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	1e59      	subs	r1, r3, #1
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cd6:	1c59      	adds	r1, r3, #1
 8002cd8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002cdc:	400b      	ands	r3, r1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00a      	beq.n	8002cf8 <HAL_I2C_Init+0x138>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	1e59      	subs	r1, r3, #1
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cf6:	e051      	b.n	8002d9c <HAL_I2C_Init+0x1dc>
 8002cf8:	2304      	movs	r3, #4
 8002cfa:	e04f      	b.n	8002d9c <HAL_I2C_Init+0x1dc>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d111      	bne.n	8002d28 <HAL_I2C_Init+0x168>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	1e58      	subs	r0, r3, #1
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6859      	ldr	r1, [r3, #4]
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	440b      	add	r3, r1
 8002d12:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d16:	3301      	adds	r3, #1
 8002d18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	bf0c      	ite	eq
 8002d20:	2301      	moveq	r3, #1
 8002d22:	2300      	movne	r3, #0
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	e012      	b.n	8002d4e <HAL_I2C_Init+0x18e>
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	1e58      	subs	r0, r3, #1
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6859      	ldr	r1, [r3, #4]
 8002d30:	460b      	mov	r3, r1
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	0099      	lsls	r1, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d3e:	3301      	adds	r3, #1
 8002d40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	bf0c      	ite	eq
 8002d48:	2301      	moveq	r3, #1
 8002d4a:	2300      	movne	r3, #0
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <HAL_I2C_Init+0x196>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e022      	b.n	8002d9c <HAL_I2C_Init+0x1dc>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10e      	bne.n	8002d7c <HAL_I2C_Init+0x1bc>
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	1e58      	subs	r0, r3, #1
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6859      	ldr	r1, [r3, #4]
 8002d66:	460b      	mov	r3, r1
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	440b      	add	r3, r1
 8002d6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d70:	3301      	adds	r3, #1
 8002d72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d7a:	e00f      	b.n	8002d9c <HAL_I2C_Init+0x1dc>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	1e58      	subs	r0, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6859      	ldr	r1, [r3, #4]
 8002d84:	460b      	mov	r3, r1
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	440b      	add	r3, r1
 8002d8a:	0099      	lsls	r1, r3, #2
 8002d8c:	440b      	add	r3, r1
 8002d8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d92:	3301      	adds	r3, #1
 8002d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d98:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	6809      	ldr	r1, [r1, #0]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69da      	ldr	r2, [r3, #28]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a1b      	ldr	r3, [r3, #32]
 8002db6:	431a      	orrs	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002dca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6911      	ldr	r1, [r2, #16]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	68d2      	ldr	r2, [r2, #12]
 8002dd6:	4311      	orrs	r1, r2
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6812      	ldr	r2, [r2, #0]
 8002ddc:	430b      	orrs	r3, r1
 8002dde:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	695a      	ldr	r2, [r3, #20]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0201 	orr.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2220      	movs	r2, #32
 8002e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	000186a0 	.word	0x000186a0
 8002e38:	001e847f 	.word	0x001e847f
 8002e3c:	003d08ff 	.word	0x003d08ff
 8002e40:	431bde83 	.word	0x431bde83
 8002e44:	10624dd3 	.word	0x10624dd3

08002e48 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b088      	sub	sp, #32
 8002e4c:	af02      	add	r7, sp, #8
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	607a      	str	r2, [r7, #4]
 8002e52:	461a      	mov	r2, r3
 8002e54:	460b      	mov	r3, r1
 8002e56:	817b      	strh	r3, [r7, #10]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e5c:	f7ff fb90 	bl	8002580 <HAL_GetTick>
 8002e60:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	2b20      	cmp	r3, #32
 8002e6c:	f040 80e0 	bne.w	8003030 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	2319      	movs	r3, #25
 8002e76:	2201      	movs	r2, #1
 8002e78:	4970      	ldr	r1, [pc, #448]	; (800303c <HAL_I2C_Master_Transmit+0x1f4>)
 8002e7a:	68f8      	ldr	r0, [r7, #12]
 8002e7c:	f000 fe44 	bl	8003b08 <I2C_WaitOnFlagUntilTimeout>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e86:	2302      	movs	r3, #2
 8002e88:	e0d3      	b.n	8003032 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d101      	bne.n	8002e98 <HAL_I2C_Master_Transmit+0x50>
 8002e94:	2302      	movs	r3, #2
 8002e96:	e0cc      	b.n	8003032 <HAL_I2C_Master_Transmit+0x1ea>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d007      	beq.n	8002ebe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f042 0201 	orr.w	r2, r2, #1
 8002ebc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ecc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2221      	movs	r2, #33	; 0x21
 8002ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2210      	movs	r2, #16
 8002eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	893a      	ldrh	r2, [r7, #8]
 8002eee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	4a50      	ldr	r2, [pc, #320]	; (8003040 <HAL_I2C_Master_Transmit+0x1f8>)
 8002efe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f00:	8979      	ldrh	r1, [r7, #10]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	6a3a      	ldr	r2, [r7, #32]
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f000 fbfe 	bl	8003708 <I2C_MasterRequestWrite>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e08d      	b.n	8003032 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f16:	2300      	movs	r3, #0
 8002f18:	613b      	str	r3, [r7, #16]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	613b      	str	r3, [r7, #16]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	613b      	str	r3, [r7, #16]
 8002f2a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f2c:	e066      	b.n	8002ffc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	6a39      	ldr	r1, [r7, #32]
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 febe 	bl	8003cb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00d      	beq.n	8002f5a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f42:	2b04      	cmp	r3, #4
 8002f44:	d107      	bne.n	8002f56 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e06b      	b.n	8003032 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5e:	781a      	ldrb	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6a:	1c5a      	adds	r2, r3, #1
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	3b01      	subs	r3, #1
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f82:	3b01      	subs	r3, #1
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	f003 0304 	and.w	r3, r3, #4
 8002f94:	2b04      	cmp	r3, #4
 8002f96:	d11b      	bne.n	8002fd0 <HAL_I2C_Master_Transmit+0x188>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d017      	beq.n	8002fd0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa4:	781a      	ldrb	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb0:	1c5a      	adds	r2, r3, #1
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fd0:	697a      	ldr	r2, [r7, #20]
 8002fd2:	6a39      	ldr	r1, [r7, #32]
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f000 feae 	bl	8003d36 <I2C_WaitOnBTFFlagUntilTimeout>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d00d      	beq.n	8002ffc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe4:	2b04      	cmp	r3, #4
 8002fe6:	d107      	bne.n	8002ff8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ff6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e01a      	b.n	8003032 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003000:	2b00      	cmp	r3, #0
 8003002:	d194      	bne.n	8002f2e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003012:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2220      	movs	r2, #32
 8003018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	e000      	b.n	8003032 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003030:	2302      	movs	r3, #2
  }
}
 8003032:	4618      	mov	r0, r3
 8003034:	3718      	adds	r7, #24
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	00100002 	.word	0x00100002
 8003040:	ffff0000 	.word	0xffff0000

08003044 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af02      	add	r7, sp, #8
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	4608      	mov	r0, r1
 800304e:	4611      	mov	r1, r2
 8003050:	461a      	mov	r2, r3
 8003052:	4603      	mov	r3, r0
 8003054:	817b      	strh	r3, [r7, #10]
 8003056:	460b      	mov	r3, r1
 8003058:	813b      	strh	r3, [r7, #8]
 800305a:	4613      	mov	r3, r2
 800305c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800305e:	f7ff fa8f 	bl	8002580 <HAL_GetTick>
 8003062:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800306a:	b2db      	uxtb	r3, r3
 800306c:	2b20      	cmp	r3, #32
 800306e:	f040 80d9 	bne.w	8003224 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	2319      	movs	r3, #25
 8003078:	2201      	movs	r2, #1
 800307a:	496d      	ldr	r1, [pc, #436]	; (8003230 <HAL_I2C_Mem_Write+0x1ec>)
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	f000 fd43 	bl	8003b08 <I2C_WaitOnFlagUntilTimeout>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003088:	2302      	movs	r3, #2
 800308a:	e0cc      	b.n	8003226 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003092:	2b01      	cmp	r3, #1
 8003094:	d101      	bne.n	800309a <HAL_I2C_Mem_Write+0x56>
 8003096:	2302      	movs	r3, #2
 8003098:	e0c5      	b.n	8003226 <HAL_I2C_Mem_Write+0x1e2>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d007      	beq.n	80030c0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f042 0201 	orr.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2221      	movs	r2, #33	; 0x21
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2240      	movs	r2, #64	; 0x40
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6a3a      	ldr	r2, [r7, #32]
 80030ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	4a4d      	ldr	r2, [pc, #308]	; (8003234 <HAL_I2C_Mem_Write+0x1f0>)
 8003100:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003102:	88f8      	ldrh	r0, [r7, #6]
 8003104:	893a      	ldrh	r2, [r7, #8]
 8003106:	8979      	ldrh	r1, [r7, #10]
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	9301      	str	r3, [sp, #4]
 800310c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	4603      	mov	r3, r0
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 fb7a 	bl	800380c <I2C_RequestMemoryWrite>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d052      	beq.n	80031c4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e081      	b.n	8003226 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 fdc4 	bl	8003cb4 <I2C_WaitOnTXEFlagUntilTimeout>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00d      	beq.n	800314e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	2b04      	cmp	r3, #4
 8003138:	d107      	bne.n	800314a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003148:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e06b      	b.n	8003226 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003174:	b29b      	uxth	r3, r3
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b04      	cmp	r3, #4
 800318a:	d11b      	bne.n	80031c4 <HAL_I2C_Mem_Write+0x180>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003190:	2b00      	cmp	r3, #0
 8003192:	d017      	beq.n	80031c4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003198:	781a      	ldrb	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ae:	3b01      	subs	r3, #1
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1aa      	bne.n	8003122 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031d0:	68f8      	ldr	r0, [r7, #12]
 80031d2:	f000 fdb0 	bl	8003d36 <I2C_WaitOnBTFFlagUntilTimeout>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00d      	beq.n	80031f8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e0:	2b04      	cmp	r3, #4
 80031e2:	d107      	bne.n	80031f4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e016      	b.n	8003226 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003206:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2220      	movs	r2, #32
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003220:	2300      	movs	r3, #0
 8003222:	e000      	b.n	8003226 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003224:	2302      	movs	r3, #2
  }
}
 8003226:	4618      	mov	r0, r3
 8003228:	3718      	adds	r7, #24
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	00100002 	.word	0x00100002
 8003234:	ffff0000 	.word	0xffff0000

08003238 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b08c      	sub	sp, #48	; 0x30
 800323c:	af02      	add	r7, sp, #8
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	4608      	mov	r0, r1
 8003242:	4611      	mov	r1, r2
 8003244:	461a      	mov	r2, r3
 8003246:	4603      	mov	r3, r0
 8003248:	817b      	strh	r3, [r7, #10]
 800324a:	460b      	mov	r3, r1
 800324c:	813b      	strh	r3, [r7, #8]
 800324e:	4613      	mov	r3, r2
 8003250:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003252:	2300      	movs	r3, #0
 8003254:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003256:	f7ff f993 	bl	8002580 <HAL_GetTick>
 800325a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b20      	cmp	r3, #32
 8003266:	f040 8244 	bne.w	80036f2 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800326a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	2319      	movs	r3, #25
 8003270:	2201      	movs	r2, #1
 8003272:	4982      	ldr	r1, [pc, #520]	; (800347c <HAL_I2C_Mem_Read+0x244>)
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	f000 fc47 	bl	8003b08 <I2C_WaitOnFlagUntilTimeout>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003280:	2302      	movs	r3, #2
 8003282:	e237      	b.n	80036f4 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800328a:	2b01      	cmp	r3, #1
 800328c:	d101      	bne.n	8003292 <HAL_I2C_Mem_Read+0x5a>
 800328e:	2302      	movs	r3, #2
 8003290:	e230      	b.n	80036f4 <HAL_I2C_Mem_Read+0x4bc>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d007      	beq.n	80032b8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f042 0201 	orr.w	r2, r2, #1
 80032b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2222      	movs	r2, #34	; 0x22
 80032cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2240      	movs	r2, #64	; 0x40
 80032d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80032e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	4a62      	ldr	r2, [pc, #392]	; (8003480 <HAL_I2C_Mem_Read+0x248>)
 80032f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032fa:	88f8      	ldrh	r0, [r7, #6]
 80032fc:	893a      	ldrh	r2, [r7, #8]
 80032fe:	8979      	ldrh	r1, [r7, #10]
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	9301      	str	r3, [sp, #4]
 8003304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	4603      	mov	r3, r0
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 fb14 	bl	8003938 <I2C_RequestMemoryRead>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e1ec      	b.n	80036f4 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800331e:	2b00      	cmp	r3, #0
 8003320:	d113      	bne.n	800334a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003322:	2300      	movs	r3, #0
 8003324:	61fb      	str	r3, [r7, #28]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	61fb      	str	r3, [r7, #28]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	e1c0      	b.n	80036cc <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800334e:	2b01      	cmp	r3, #1
 8003350:	d11e      	bne.n	8003390 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003360:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003362:	b672      	cpsid	i
}
 8003364:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003366:	2300      	movs	r3, #0
 8003368:	61bb      	str	r3, [r7, #24]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	695b      	ldr	r3, [r3, #20]
 8003370:	61bb      	str	r3, [r7, #24]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	61bb      	str	r3, [r7, #24]
 800337a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800338a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800338c:	b662      	cpsie	i
}
 800338e:	e035      	b.n	80033fc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003394:	2b02      	cmp	r3, #2
 8003396:	d11e      	bne.n	80033d6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033a6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80033a8:	b672      	cpsid	i
}
 80033aa:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	617b      	str	r3, [r7, #20]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	617b      	str	r3, [r7, #20]
 80033c0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80033d2:	b662      	cpsie	i
}
 80033d4:	e012      	b.n	80033fc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033e4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033e6:	2300      	movs	r3, #0
 80033e8:	613b      	str	r3, [r7, #16]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	613b      	str	r3, [r7, #16]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	613b      	str	r3, [r7, #16]
 80033fa:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80033fc:	e166      	b.n	80036cc <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003402:	2b03      	cmp	r3, #3
 8003404:	f200 811f 	bhi.w	8003646 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800340c:	2b01      	cmp	r3, #1
 800340e:	d123      	bne.n	8003458 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003412:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	f000 fccf 	bl	8003db8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e167      	b.n	80036f4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	691a      	ldr	r2, [r3, #16]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342e:	b2d2      	uxtb	r2, r2
 8003430:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003436:	1c5a      	adds	r2, r3, #1
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800344c:	b29b      	uxth	r3, r3
 800344e:	3b01      	subs	r3, #1
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003456:	e139      	b.n	80036cc <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800345c:	2b02      	cmp	r3, #2
 800345e:	d152      	bne.n	8003506 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003462:	9300      	str	r3, [sp, #0]
 8003464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003466:	2200      	movs	r2, #0
 8003468:	4906      	ldr	r1, [pc, #24]	; (8003484 <HAL_I2C_Mem_Read+0x24c>)
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f000 fb4c 	bl	8003b08 <I2C_WaitOnFlagUntilTimeout>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d008      	beq.n	8003488 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e13c      	b.n	80036f4 <HAL_I2C_Mem_Read+0x4bc>
 800347a:	bf00      	nop
 800347c:	00100002 	.word	0x00100002
 8003480:	ffff0000 	.word	0xffff0000
 8003484:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003488:	b672      	cpsid	i
}
 800348a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800349a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a6:	b2d2      	uxtb	r2, r2
 80034a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ae:	1c5a      	adds	r2, r3, #1
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b8:	3b01      	subs	r3, #1
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	3b01      	subs	r3, #1
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80034ce:	b662      	cpsie	i
}
 80034d0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	691a      	ldr	r2, [r3, #16]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034dc:	b2d2      	uxtb	r2, r2
 80034de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e4:	1c5a      	adds	r2, r3, #1
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ee:	3b01      	subs	r3, #1
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	3b01      	subs	r3, #1
 80034fe:	b29a      	uxth	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003504:	e0e2      	b.n	80036cc <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003508:	9300      	str	r3, [sp, #0]
 800350a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800350c:	2200      	movs	r2, #0
 800350e:	497b      	ldr	r1, [pc, #492]	; (80036fc <HAL_I2C_Mem_Read+0x4c4>)
 8003510:	68f8      	ldr	r0, [r7, #12]
 8003512:	f000 faf9 	bl	8003b08 <I2C_WaitOnFlagUntilTimeout>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e0e9      	b.n	80036f4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800352e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003530:	b672      	cpsid	i
}
 8003532:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	691a      	ldr	r2, [r3, #16]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353e:	b2d2      	uxtb	r2, r2
 8003540:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003546:	1c5a      	adds	r2, r3, #1
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800355c:	b29b      	uxth	r3, r3
 800355e:	3b01      	subs	r3, #1
 8003560:	b29a      	uxth	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003566:	4b66      	ldr	r3, [pc, #408]	; (8003700 <HAL_I2C_Mem_Read+0x4c8>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	08db      	lsrs	r3, r3, #3
 800356c:	4a65      	ldr	r2, [pc, #404]	; (8003704 <HAL_I2C_Mem_Read+0x4cc>)
 800356e:	fba2 2303 	umull	r2, r3, r2, r3
 8003572:	0a1a      	lsrs	r2, r3, #8
 8003574:	4613      	mov	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	4413      	add	r3, r2
 800357a:	00da      	lsls	r2, r3, #3
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	3b01      	subs	r3, #1
 8003584:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d118      	bne.n	80035be <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2220      	movs	r2, #32
 8003596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a6:	f043 0220 	orr.w	r2, r3, #32
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80035ae:	b662      	cpsie	i
}
 80035b0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e09a      	b.n	80036f4 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b04      	cmp	r3, #4
 80035ca:	d1d9      	bne.n	8003580 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	691a      	ldr	r2, [r3, #16]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ee:	1c5a      	adds	r2, r3, #1
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f8:	3b01      	subs	r3, #1
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003604:	b29b      	uxth	r3, r3
 8003606:	3b01      	subs	r3, #1
 8003608:	b29a      	uxth	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800360e:	b662      	cpsie	i
}
 8003610:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	b2d2      	uxtb	r2, r2
 800361e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	1c5a      	adds	r2, r3, #1
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800362e:	3b01      	subs	r3, #1
 8003630:	b29a      	uxth	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800363a:	b29b      	uxth	r3, r3
 800363c:	3b01      	subs	r3, #1
 800363e:	b29a      	uxth	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003644:	e042      	b.n	80036cc <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003648:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f000 fbb4 	bl	8003db8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e04c      	b.n	80036f4 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	691a      	ldr	r2, [r3, #16]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003664:	b2d2      	uxtb	r2, r2
 8003666:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	1c5a      	adds	r2, r3, #1
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003676:	3b01      	subs	r3, #1
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003682:	b29b      	uxth	r3, r3
 8003684:	3b01      	subs	r3, #1
 8003686:	b29a      	uxth	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	f003 0304 	and.w	r3, r3, #4
 8003696:	2b04      	cmp	r3, #4
 8003698:	d118      	bne.n	80036cc <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	691a      	ldr	r2, [r3, #16]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a4:	b2d2      	uxtb	r2, r2
 80036a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	1c5a      	adds	r2, r3, #1
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b6:	3b01      	subs	r3, #1
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	3b01      	subs	r3, #1
 80036c6:	b29a      	uxth	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f47f ae94 	bne.w	80033fe <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	e000      	b.n	80036f4 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80036f2:	2302      	movs	r3, #2
  }
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3728      	adds	r7, #40	; 0x28
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	00010004 	.word	0x00010004
 8003700:	20000020 	.word	0x20000020
 8003704:	14f8b589 	.word	0x14f8b589

08003708 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b088      	sub	sp, #32
 800370c:	af02      	add	r7, sp, #8
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	607a      	str	r2, [r7, #4]
 8003712:	603b      	str	r3, [r7, #0]
 8003714:	460b      	mov	r3, r1
 8003716:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	2b08      	cmp	r3, #8
 8003722:	d006      	beq.n	8003732 <I2C_MasterRequestWrite+0x2a>
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d003      	beq.n	8003732 <I2C_MasterRequestWrite+0x2a>
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003730:	d108      	bne.n	8003744 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	e00b      	b.n	800375c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003748:	2b12      	cmp	r3, #18
 800374a:	d107      	bne.n	800375c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800375a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 f9cd 	bl	8003b08 <I2C_WaitOnFlagUntilTimeout>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00d      	beq.n	8003790 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800377e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003782:	d103      	bne.n	800378c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f44f 7200 	mov.w	r2, #512	; 0x200
 800378a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e035      	b.n	80037fc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003798:	d108      	bne.n	80037ac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800379a:	897b      	ldrh	r3, [r7, #10]
 800379c:	b2db      	uxtb	r3, r3
 800379e:	461a      	mov	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037a8:	611a      	str	r2, [r3, #16]
 80037aa:	e01b      	b.n	80037e4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80037ac:	897b      	ldrh	r3, [r7, #10]
 80037ae:	11db      	asrs	r3, r3, #7
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	f003 0306 	and.w	r3, r3, #6
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	f063 030f 	orn	r3, r3, #15
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	490e      	ldr	r1, [pc, #56]	; (8003804 <I2C_MasterRequestWrite+0xfc>)
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 f9f3 	bl	8003bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e010      	b.n	80037fc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80037da:	897b      	ldrh	r3, [r7, #10]
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	4907      	ldr	r1, [pc, #28]	; (8003808 <I2C_MasterRequestWrite+0x100>)
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 f9e3 	bl	8003bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e000      	b.n	80037fc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3718      	adds	r7, #24
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	00010008 	.word	0x00010008
 8003808:	00010002 	.word	0x00010002

0800380c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b088      	sub	sp, #32
 8003810:	af02      	add	r7, sp, #8
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	4608      	mov	r0, r1
 8003816:	4611      	mov	r1, r2
 8003818:	461a      	mov	r2, r3
 800381a:	4603      	mov	r3, r0
 800381c:	817b      	strh	r3, [r7, #10]
 800381e:	460b      	mov	r3, r1
 8003820:	813b      	strh	r3, [r7, #8]
 8003822:	4613      	mov	r3, r2
 8003824:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003834:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003838:	9300      	str	r3, [sp, #0]
 800383a:	6a3b      	ldr	r3, [r7, #32]
 800383c:	2200      	movs	r2, #0
 800383e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 f960 	bl	8003b08 <I2C_WaitOnFlagUntilTimeout>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00d      	beq.n	800386a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800385c:	d103      	bne.n	8003866 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003864:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e05f      	b.n	800392a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800386a:	897b      	ldrh	r3, [r7, #10]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	461a      	mov	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003878:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800387a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387c:	6a3a      	ldr	r2, [r7, #32]
 800387e:	492d      	ldr	r1, [pc, #180]	; (8003934 <I2C_RequestMemoryWrite+0x128>)
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 f998 	bl	8003bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e04c      	b.n	800392a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003890:	2300      	movs	r3, #0
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	617b      	str	r3, [r7, #20]
 80038a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038a8:	6a39      	ldr	r1, [r7, #32]
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 fa02 	bl	8003cb4 <I2C_WaitOnTXEFlagUntilTimeout>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00d      	beq.n	80038d2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	2b04      	cmp	r3, #4
 80038bc:	d107      	bne.n	80038ce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e02b      	b.n	800392a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80038d2:	88fb      	ldrh	r3, [r7, #6]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d105      	bne.n	80038e4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038d8:	893b      	ldrh	r3, [r7, #8]
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	611a      	str	r2, [r3, #16]
 80038e2:	e021      	b.n	8003928 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80038e4:	893b      	ldrh	r3, [r7, #8]
 80038e6:	0a1b      	lsrs	r3, r3, #8
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038f4:	6a39      	ldr	r1, [r7, #32]
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	f000 f9dc 	bl	8003cb4 <I2C_WaitOnTXEFlagUntilTimeout>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00d      	beq.n	800391e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	2b04      	cmp	r3, #4
 8003908:	d107      	bne.n	800391a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003918:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e005      	b.n	800392a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800391e:	893b      	ldrh	r3, [r7, #8]
 8003920:	b2da      	uxtb	r2, r3
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3718      	adds	r7, #24
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	00010002 	.word	0x00010002

08003938 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b088      	sub	sp, #32
 800393c:	af02      	add	r7, sp, #8
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	4608      	mov	r0, r1
 8003942:	4611      	mov	r1, r2
 8003944:	461a      	mov	r2, r3
 8003946:	4603      	mov	r3, r0
 8003948:	817b      	strh	r3, [r7, #10]
 800394a:	460b      	mov	r3, r1
 800394c:	813b      	strh	r3, [r7, #8]
 800394e:	4613      	mov	r3, r2
 8003950:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003960:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003970:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	2200      	movs	r2, #0
 800397a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 f8c2 	bl	8003b08 <I2C_WaitOnFlagUntilTimeout>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00d      	beq.n	80039a6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003994:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003998:	d103      	bne.n	80039a2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e0aa      	b.n	8003afc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039a6:	897b      	ldrh	r3, [r7, #10]
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	461a      	mov	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b8:	6a3a      	ldr	r2, [r7, #32]
 80039ba:	4952      	ldr	r1, [pc, #328]	; (8003b04 <I2C_RequestMemoryRead+0x1cc>)
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 f8fa 	bl	8003bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e097      	b.n	8003afc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	617b      	str	r3, [r7, #20]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	617b      	str	r3, [r7, #20]
 80039e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e4:	6a39      	ldr	r1, [r7, #32]
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 f964 	bl	8003cb4 <I2C_WaitOnTXEFlagUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00d      	beq.n	8003a0e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d107      	bne.n	8003a0a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e076      	b.n	8003afc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d105      	bne.n	8003a20 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a14:	893b      	ldrh	r3, [r7, #8]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	611a      	str	r2, [r3, #16]
 8003a1e:	e021      	b.n	8003a64 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a20:	893b      	ldrh	r3, [r7, #8]
 8003a22:	0a1b      	lsrs	r3, r3, #8
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a30:	6a39      	ldr	r1, [r7, #32]
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f93e 	bl	8003cb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00d      	beq.n	8003a5a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d107      	bne.n	8003a56 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e050      	b.n	8003afc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a5a:	893b      	ldrh	r3, [r7, #8]
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a66:	6a39      	ldr	r1, [r7, #32]
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 f923 	bl	8003cb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00d      	beq.n	8003a90 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a78:	2b04      	cmp	r3, #4
 8003a7a:	d107      	bne.n	8003a8c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a8a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e035      	b.n	8003afc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a9e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	6a3b      	ldr	r3, [r7, #32]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f000 f82b 	bl	8003b08 <I2C_WaitOnFlagUntilTimeout>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00d      	beq.n	8003ad4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ac6:	d103      	bne.n	8003ad0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ace:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	e013      	b.n	8003afc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ad4:	897b      	ldrh	r3, [r7, #10]
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae6:	6a3a      	ldr	r2, [r7, #32]
 8003ae8:	4906      	ldr	r1, [pc, #24]	; (8003b04 <I2C_RequestMemoryRead+0x1cc>)
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f000 f863 	bl	8003bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3718      	adds	r7, #24
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	00010002 	.word	0x00010002

08003b08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	603b      	str	r3, [r7, #0]
 8003b14:	4613      	mov	r3, r2
 8003b16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b18:	e025      	b.n	8003b66 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b20:	d021      	beq.n	8003b66 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b22:	f7fe fd2d 	bl	8002580 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d302      	bcc.n	8003b38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d116      	bne.n	8003b66 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2220      	movs	r2, #32
 8003b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	f043 0220 	orr.w	r2, r3, #32
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e023      	b.n	8003bae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	0c1b      	lsrs	r3, r3, #16
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d10d      	bne.n	8003b8c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	43da      	mvns	r2, r3
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	bf0c      	ite	eq
 8003b82:	2301      	moveq	r3, #1
 8003b84:	2300      	movne	r3, #0
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	461a      	mov	r2, r3
 8003b8a:	e00c      	b.n	8003ba6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	43da      	mvns	r2, r3
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	4013      	ands	r3, r2
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	bf0c      	ite	eq
 8003b9e:	2301      	moveq	r3, #1
 8003ba0:	2300      	movne	r3, #0
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	79fb      	ldrb	r3, [r7, #7]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d0b6      	beq.n	8003b1a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b084      	sub	sp, #16
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	60f8      	str	r0, [r7, #12]
 8003bbe:	60b9      	str	r1, [r7, #8]
 8003bc0:	607a      	str	r2, [r7, #4]
 8003bc2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bc4:	e051      	b.n	8003c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bd4:	d123      	bne.n	8003c1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	f043 0204 	orr.w	r2, r3, #4
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e046      	b.n	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c24:	d021      	beq.n	8003c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c26:	f7fe fcab 	bl	8002580 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d302      	bcc.n	8003c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d116      	bne.n	8003c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	f043 0220 	orr.w	r2, r3, #32
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e020      	b.n	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	0c1b      	lsrs	r3, r3, #16
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d10c      	bne.n	8003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	43da      	mvns	r2, r3
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	bf14      	ite	ne
 8003c86:	2301      	movne	r3, #1
 8003c88:	2300      	moveq	r3, #0
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	e00b      	b.n	8003ca6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	43da      	mvns	r2, r3
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	bf14      	ite	ne
 8003ca0:	2301      	movne	r3, #1
 8003ca2:	2300      	moveq	r3, #0
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d18d      	bne.n	8003bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cc0:	e02d      	b.n	8003d1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f8ce 	bl	8003e64 <I2C_IsAcknowledgeFailed>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e02d      	b.n	8003d2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd8:	d021      	beq.n	8003d1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cda:	f7fe fc51 	bl	8002580 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d302      	bcc.n	8003cf0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d116      	bne.n	8003d1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2220      	movs	r2, #32
 8003cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0a:	f043 0220 	orr.w	r2, r3, #32
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e007      	b.n	8003d2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d28:	2b80      	cmp	r3, #128	; 0x80
 8003d2a:	d1ca      	bne.n	8003cc2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b084      	sub	sp, #16
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	60f8      	str	r0, [r7, #12]
 8003d3e:	60b9      	str	r1, [r7, #8]
 8003d40:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d42:	e02d      	b.n	8003da0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 f88d 	bl	8003e64 <I2C_IsAcknowledgeFailed>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e02d      	b.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d5a:	d021      	beq.n	8003da0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d5c:	f7fe fc10 	bl	8002580 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d302      	bcc.n	8003d72 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d116      	bne.n	8003da0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8c:	f043 0220 	orr.w	r2, r3, #32
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e007      	b.n	8003db0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	f003 0304 	and.w	r3, r3, #4
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	d1ca      	bne.n	8003d44 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003dc4:	e042      	b.n	8003e4c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	f003 0310 	and.w	r3, r3, #16
 8003dd0:	2b10      	cmp	r3, #16
 8003dd2:	d119      	bne.n	8003e08 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f06f 0210 	mvn.w	r2, #16
 8003ddc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e029      	b.n	8003e5c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e08:	f7fe fbba 	bl	8002580 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d302      	bcc.n	8003e1e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d116      	bne.n	8003e4c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2220      	movs	r2, #32
 8003e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e38:	f043 0220 	orr.w	r2, r3, #32
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e007      	b.n	8003e5c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e56:	2b40      	cmp	r3, #64	; 0x40
 8003e58:	d1b5      	bne.n	8003dc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3710      	adds	r7, #16
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e7a:	d11b      	bne.n	8003eb4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e84:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea0:	f043 0204 	orr.w	r2, r3, #4
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e000      	b.n	8003eb6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc80      	pop	{r7}
 8003ebe:	4770      	bx	lr

08003ec0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e272      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f000 8087 	beq.w	8003fee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ee0:	4b92      	ldr	r3, [pc, #584]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f003 030c 	and.w	r3, r3, #12
 8003ee8:	2b04      	cmp	r3, #4
 8003eea:	d00c      	beq.n	8003f06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003eec:	4b8f      	ldr	r3, [pc, #572]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f003 030c 	and.w	r3, r3, #12
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d112      	bne.n	8003f1e <HAL_RCC_OscConfig+0x5e>
 8003ef8:	4b8c      	ldr	r3, [pc, #560]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f04:	d10b      	bne.n	8003f1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f06:	4b89      	ldr	r3, [pc, #548]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d06c      	beq.n	8003fec <HAL_RCC_OscConfig+0x12c>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d168      	bne.n	8003fec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e24c      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f26:	d106      	bne.n	8003f36 <HAL_RCC_OscConfig+0x76>
 8003f28:	4b80      	ldr	r3, [pc, #512]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a7f      	ldr	r2, [pc, #508]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f32:	6013      	str	r3, [r2, #0]
 8003f34:	e02e      	b.n	8003f94 <HAL_RCC_OscConfig+0xd4>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10c      	bne.n	8003f58 <HAL_RCC_OscConfig+0x98>
 8003f3e:	4b7b      	ldr	r3, [pc, #492]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a7a      	ldr	r2, [pc, #488]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f48:	6013      	str	r3, [r2, #0]
 8003f4a:	4b78      	ldr	r3, [pc, #480]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a77      	ldr	r2, [pc, #476]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f54:	6013      	str	r3, [r2, #0]
 8003f56:	e01d      	b.n	8003f94 <HAL_RCC_OscConfig+0xd4>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f60:	d10c      	bne.n	8003f7c <HAL_RCC_OscConfig+0xbc>
 8003f62:	4b72      	ldr	r3, [pc, #456]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a71      	ldr	r2, [pc, #452]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f6c:	6013      	str	r3, [r2, #0]
 8003f6e:	4b6f      	ldr	r3, [pc, #444]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a6e      	ldr	r2, [pc, #440]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f78:	6013      	str	r3, [r2, #0]
 8003f7a:	e00b      	b.n	8003f94 <HAL_RCC_OscConfig+0xd4>
 8003f7c:	4b6b      	ldr	r3, [pc, #428]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a6a      	ldr	r2, [pc, #424]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f86:	6013      	str	r3, [r2, #0]
 8003f88:	4b68      	ldr	r3, [pc, #416]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a67      	ldr	r2, [pc, #412]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003f8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d013      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9c:	f7fe faf0 	bl	8002580 <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fa2:	e008      	b.n	8003fb6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fa4:	f7fe faec 	bl	8002580 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b64      	cmp	r3, #100	; 0x64
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e200      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fb6:	4b5d      	ldr	r3, [pc, #372]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0f0      	beq.n	8003fa4 <HAL_RCC_OscConfig+0xe4>
 8003fc2:	e014      	b.n	8003fee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc4:	f7fe fadc 	bl	8002580 <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fcc:	f7fe fad8 	bl	8002580 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b64      	cmp	r3, #100	; 0x64
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e1ec      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fde:	4b53      	ldr	r3, [pc, #332]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1f0      	bne.n	8003fcc <HAL_RCC_OscConfig+0x10c>
 8003fea:	e000      	b.n	8003fee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d063      	beq.n	80040c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ffa:	4b4c      	ldr	r3, [pc, #304]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f003 030c 	and.w	r3, r3, #12
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00b      	beq.n	800401e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004006:	4b49      	ldr	r3, [pc, #292]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f003 030c 	and.w	r3, r3, #12
 800400e:	2b08      	cmp	r3, #8
 8004010:	d11c      	bne.n	800404c <HAL_RCC_OscConfig+0x18c>
 8004012:	4b46      	ldr	r3, [pc, #280]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d116      	bne.n	800404c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800401e:	4b43      	ldr	r3, [pc, #268]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d005      	beq.n	8004036 <HAL_RCC_OscConfig+0x176>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d001      	beq.n	8004036 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e1c0      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004036:	4b3d      	ldr	r3, [pc, #244]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	4939      	ldr	r1, [pc, #228]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8004046:	4313      	orrs	r3, r2
 8004048:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800404a:	e03a      	b.n	80040c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d020      	beq.n	8004096 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004054:	4b36      	ldr	r3, [pc, #216]	; (8004130 <HAL_RCC_OscConfig+0x270>)
 8004056:	2201      	movs	r2, #1
 8004058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800405a:	f7fe fa91 	bl	8002580 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004060:	e008      	b.n	8004074 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004062:	f7fe fa8d 	bl	8002580 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e1a1      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004074:	4b2d      	ldr	r3, [pc, #180]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0f0      	beq.n	8004062 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004080:	4b2a      	ldr	r3, [pc, #168]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	4927      	ldr	r1, [pc, #156]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8004090:	4313      	orrs	r3, r2
 8004092:	600b      	str	r3, [r1, #0]
 8004094:	e015      	b.n	80040c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004096:	4b26      	ldr	r3, [pc, #152]	; (8004130 <HAL_RCC_OscConfig+0x270>)
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800409c:	f7fe fa70 	bl	8002580 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040a4:	f7fe fa6c 	bl	8002580 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e180      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040b6:	4b1d      	ldr	r3, [pc, #116]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1f0      	bne.n	80040a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0308 	and.w	r3, r3, #8
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d03a      	beq.n	8004144 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d019      	beq.n	800410a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040d6:	4b17      	ldr	r3, [pc, #92]	; (8004134 <HAL_RCC_OscConfig+0x274>)
 80040d8:	2201      	movs	r2, #1
 80040da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040dc:	f7fe fa50 	bl	8002580 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040e4:	f7fe fa4c 	bl	8002580 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e160      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040f6:	4b0d      	ldr	r3, [pc, #52]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 80040f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0f0      	beq.n	80040e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004102:	2001      	movs	r0, #1
 8004104:	f000 fac4 	bl	8004690 <RCC_Delay>
 8004108:	e01c      	b.n	8004144 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800410a:	4b0a      	ldr	r3, [pc, #40]	; (8004134 <HAL_RCC_OscConfig+0x274>)
 800410c:	2200      	movs	r2, #0
 800410e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004110:	f7fe fa36 	bl	8002580 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004116:	e00f      	b.n	8004138 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004118:	f7fe fa32 	bl	8002580 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d908      	bls.n	8004138 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e146      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
 800412a:	bf00      	nop
 800412c:	40021000 	.word	0x40021000
 8004130:	42420000 	.word	0x42420000
 8004134:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004138:	4b92      	ldr	r3, [pc, #584]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 800413a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d1e9      	bne.n	8004118 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0304 	and.w	r3, r3, #4
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 80a6 	beq.w	800429e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004152:	2300      	movs	r3, #0
 8004154:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004156:	4b8b      	ldr	r3, [pc, #556]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004158:	69db      	ldr	r3, [r3, #28]
 800415a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d10d      	bne.n	800417e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004162:	4b88      	ldr	r3, [pc, #544]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	4a87      	ldr	r2, [pc, #540]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800416c:	61d3      	str	r3, [r2, #28]
 800416e:	4b85      	ldr	r3, [pc, #532]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004176:	60bb      	str	r3, [r7, #8]
 8004178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800417a:	2301      	movs	r3, #1
 800417c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800417e:	4b82      	ldr	r3, [pc, #520]	; (8004388 <HAL_RCC_OscConfig+0x4c8>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004186:	2b00      	cmp	r3, #0
 8004188:	d118      	bne.n	80041bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800418a:	4b7f      	ldr	r3, [pc, #508]	; (8004388 <HAL_RCC_OscConfig+0x4c8>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a7e      	ldr	r2, [pc, #504]	; (8004388 <HAL_RCC_OscConfig+0x4c8>)
 8004190:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004196:	f7fe f9f3 	bl	8002580 <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800419e:	f7fe f9ef 	bl	8002580 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b64      	cmp	r3, #100	; 0x64
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e103      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041b0:	4b75      	ldr	r3, [pc, #468]	; (8004388 <HAL_RCC_OscConfig+0x4c8>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0f0      	beq.n	800419e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d106      	bne.n	80041d2 <HAL_RCC_OscConfig+0x312>
 80041c4:	4b6f      	ldr	r3, [pc, #444]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80041c6:	6a1b      	ldr	r3, [r3, #32]
 80041c8:	4a6e      	ldr	r2, [pc, #440]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80041ca:	f043 0301 	orr.w	r3, r3, #1
 80041ce:	6213      	str	r3, [r2, #32]
 80041d0:	e02d      	b.n	800422e <HAL_RCC_OscConfig+0x36e>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10c      	bne.n	80041f4 <HAL_RCC_OscConfig+0x334>
 80041da:	4b6a      	ldr	r3, [pc, #424]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80041dc:	6a1b      	ldr	r3, [r3, #32]
 80041de:	4a69      	ldr	r2, [pc, #420]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80041e0:	f023 0301 	bic.w	r3, r3, #1
 80041e4:	6213      	str	r3, [r2, #32]
 80041e6:	4b67      	ldr	r3, [pc, #412]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	4a66      	ldr	r2, [pc, #408]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80041ec:	f023 0304 	bic.w	r3, r3, #4
 80041f0:	6213      	str	r3, [r2, #32]
 80041f2:	e01c      	b.n	800422e <HAL_RCC_OscConfig+0x36e>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	2b05      	cmp	r3, #5
 80041fa:	d10c      	bne.n	8004216 <HAL_RCC_OscConfig+0x356>
 80041fc:	4b61      	ldr	r3, [pc, #388]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80041fe:	6a1b      	ldr	r3, [r3, #32]
 8004200:	4a60      	ldr	r2, [pc, #384]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004202:	f043 0304 	orr.w	r3, r3, #4
 8004206:	6213      	str	r3, [r2, #32]
 8004208:	4b5e      	ldr	r3, [pc, #376]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 800420a:	6a1b      	ldr	r3, [r3, #32]
 800420c:	4a5d      	ldr	r2, [pc, #372]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 800420e:	f043 0301 	orr.w	r3, r3, #1
 8004212:	6213      	str	r3, [r2, #32]
 8004214:	e00b      	b.n	800422e <HAL_RCC_OscConfig+0x36e>
 8004216:	4b5b      	ldr	r3, [pc, #364]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	4a5a      	ldr	r2, [pc, #360]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 800421c:	f023 0301 	bic.w	r3, r3, #1
 8004220:	6213      	str	r3, [r2, #32]
 8004222:	4b58      	ldr	r3, [pc, #352]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	4a57      	ldr	r2, [pc, #348]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004228:	f023 0304 	bic.w	r3, r3, #4
 800422c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d015      	beq.n	8004262 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004236:	f7fe f9a3 	bl	8002580 <HAL_GetTick>
 800423a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800423c:	e00a      	b.n	8004254 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800423e:	f7fe f99f 	bl	8002580 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	f241 3288 	movw	r2, #5000	; 0x1388
 800424c:	4293      	cmp	r3, r2
 800424e:	d901      	bls.n	8004254 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e0b1      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004254:	4b4b      	ldr	r3, [pc, #300]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0ee      	beq.n	800423e <HAL_RCC_OscConfig+0x37e>
 8004260:	e014      	b.n	800428c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004262:	f7fe f98d 	bl	8002580 <HAL_GetTick>
 8004266:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004268:	e00a      	b.n	8004280 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800426a:	f7fe f989 	bl	8002580 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	f241 3288 	movw	r2, #5000	; 0x1388
 8004278:	4293      	cmp	r3, r2
 800427a:	d901      	bls.n	8004280 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e09b      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004280:	4b40      	ldr	r3, [pc, #256]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1ee      	bne.n	800426a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800428c:	7dfb      	ldrb	r3, [r7, #23]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d105      	bne.n	800429e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004292:	4b3c      	ldr	r3, [pc, #240]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	4a3b      	ldr	r2, [pc, #236]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004298:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800429c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	69db      	ldr	r3, [r3, #28]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f000 8087 	beq.w	80043b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042a8:	4b36      	ldr	r3, [pc, #216]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f003 030c 	and.w	r3, r3, #12
 80042b0:	2b08      	cmp	r3, #8
 80042b2:	d061      	beq.n	8004378 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	69db      	ldr	r3, [r3, #28]
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d146      	bne.n	800434a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042bc:	4b33      	ldr	r3, [pc, #204]	; (800438c <HAL_RCC_OscConfig+0x4cc>)
 80042be:	2200      	movs	r2, #0
 80042c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c2:	f7fe f95d 	bl	8002580 <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042c8:	e008      	b.n	80042dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ca:	f7fe f959 	bl	8002580 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e06d      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042dc:	4b29      	ldr	r3, [pc, #164]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1f0      	bne.n	80042ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042f0:	d108      	bne.n	8004304 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80042f2:	4b24      	ldr	r3, [pc, #144]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	4921      	ldr	r1, [pc, #132]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004300:	4313      	orrs	r3, r2
 8004302:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004304:	4b1f      	ldr	r3, [pc, #124]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a19      	ldr	r1, [r3, #32]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004314:	430b      	orrs	r3, r1
 8004316:	491b      	ldr	r1, [pc, #108]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004318:	4313      	orrs	r3, r2
 800431a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800431c:	4b1b      	ldr	r3, [pc, #108]	; (800438c <HAL_RCC_OscConfig+0x4cc>)
 800431e:	2201      	movs	r2, #1
 8004320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004322:	f7fe f92d 	bl	8002580 <HAL_GetTick>
 8004326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004328:	e008      	b.n	800433c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800432a:	f7fe f929 	bl	8002580 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d901      	bls.n	800433c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e03d      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800433c:	4b11      	ldr	r3, [pc, #68]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0f0      	beq.n	800432a <HAL_RCC_OscConfig+0x46a>
 8004348:	e035      	b.n	80043b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800434a:	4b10      	ldr	r3, [pc, #64]	; (800438c <HAL_RCC_OscConfig+0x4cc>)
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004350:	f7fe f916 	bl	8002580 <HAL_GetTick>
 8004354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004356:	e008      	b.n	800436a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004358:	f7fe f912 	bl	8002580 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	2b02      	cmp	r3, #2
 8004364:	d901      	bls.n	800436a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e026      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800436a:	4b06      	ldr	r3, [pc, #24]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1f0      	bne.n	8004358 <HAL_RCC_OscConfig+0x498>
 8004376:	e01e      	b.n	80043b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d107      	bne.n	8004390 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e019      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
 8004384:	40021000 	.word	0x40021000
 8004388:	40007000 	.word	0x40007000
 800438c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004390:	4b0b      	ldr	r3, [pc, #44]	; (80043c0 <HAL_RCC_OscConfig+0x500>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d106      	bne.n	80043b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d001      	beq.n	80043b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e000      	b.n	80043b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3718      	adds	r7, #24
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	40021000 	.word	0x40021000

080043c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d101      	bne.n	80043d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e0d0      	b.n	800457a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043d8:	4b6a      	ldr	r3, [pc, #424]	; (8004584 <HAL_RCC_ClockConfig+0x1c0>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0307 	and.w	r3, r3, #7
 80043e0:	683a      	ldr	r2, [r7, #0]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d910      	bls.n	8004408 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043e6:	4b67      	ldr	r3, [pc, #412]	; (8004584 <HAL_RCC_ClockConfig+0x1c0>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f023 0207 	bic.w	r2, r3, #7
 80043ee:	4965      	ldr	r1, [pc, #404]	; (8004584 <HAL_RCC_ClockConfig+0x1c0>)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043f6:	4b63      	ldr	r3, [pc, #396]	; (8004584 <HAL_RCC_ClockConfig+0x1c0>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0307 	and.w	r3, r3, #7
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	429a      	cmp	r2, r3
 8004402:	d001      	beq.n	8004408 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0b8      	b.n	800457a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0302 	and.w	r3, r3, #2
 8004410:	2b00      	cmp	r3, #0
 8004412:	d020      	beq.n	8004456 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0304 	and.w	r3, r3, #4
 800441c:	2b00      	cmp	r3, #0
 800441e:	d005      	beq.n	800442c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004420:	4b59      	ldr	r3, [pc, #356]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	4a58      	ldr	r2, [pc, #352]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 8004426:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800442a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0308 	and.w	r3, r3, #8
 8004434:	2b00      	cmp	r3, #0
 8004436:	d005      	beq.n	8004444 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004438:	4b53      	ldr	r3, [pc, #332]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	4a52      	ldr	r2, [pc, #328]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 800443e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004442:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004444:	4b50      	ldr	r3, [pc, #320]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	494d      	ldr	r1, [pc, #308]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 8004452:	4313      	orrs	r3, r2
 8004454:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	d040      	beq.n	80044e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d107      	bne.n	800447a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800446a:	4b47      	ldr	r3, [pc, #284]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d115      	bne.n	80044a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e07f      	b.n	800457a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	2b02      	cmp	r3, #2
 8004480:	d107      	bne.n	8004492 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004482:	4b41      	ldr	r3, [pc, #260]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d109      	bne.n	80044a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e073      	b.n	800457a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004492:	4b3d      	ldr	r3, [pc, #244]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e06b      	b.n	800457a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044a2:	4b39      	ldr	r3, [pc, #228]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f023 0203 	bic.w	r2, r3, #3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	4936      	ldr	r1, [pc, #216]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044b4:	f7fe f864 	bl	8002580 <HAL_GetTick>
 80044b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ba:	e00a      	b.n	80044d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044bc:	f7fe f860 	bl	8002580 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e053      	b.n	800457a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044d2:	4b2d      	ldr	r3, [pc, #180]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f003 020c 	and.w	r2, r3, #12
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d1eb      	bne.n	80044bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044e4:	4b27      	ldr	r3, [pc, #156]	; (8004584 <HAL_RCC_ClockConfig+0x1c0>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0307 	and.w	r3, r3, #7
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d210      	bcs.n	8004514 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f2:	4b24      	ldr	r3, [pc, #144]	; (8004584 <HAL_RCC_ClockConfig+0x1c0>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f023 0207 	bic.w	r2, r3, #7
 80044fa:	4922      	ldr	r1, [pc, #136]	; (8004584 <HAL_RCC_ClockConfig+0x1c0>)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	4313      	orrs	r3, r2
 8004500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004502:	4b20      	ldr	r3, [pc, #128]	; (8004584 <HAL_RCC_ClockConfig+0x1c0>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0307 	and.w	r3, r3, #7
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	429a      	cmp	r2, r3
 800450e:	d001      	beq.n	8004514 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e032      	b.n	800457a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0304 	and.w	r3, r3, #4
 800451c:	2b00      	cmp	r3, #0
 800451e:	d008      	beq.n	8004532 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004520:	4b19      	ldr	r3, [pc, #100]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	4916      	ldr	r1, [pc, #88]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 800452e:	4313      	orrs	r3, r2
 8004530:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0308 	and.w	r3, r3, #8
 800453a:	2b00      	cmp	r3, #0
 800453c:	d009      	beq.n	8004552 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800453e:	4b12      	ldr	r3, [pc, #72]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	490e      	ldr	r1, [pc, #56]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 800454e:	4313      	orrs	r3, r2
 8004550:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004552:	f000 f821 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 8004556:	4602      	mov	r2, r0
 8004558:	4b0b      	ldr	r3, [pc, #44]	; (8004588 <HAL_RCC_ClockConfig+0x1c4>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	091b      	lsrs	r3, r3, #4
 800455e:	f003 030f 	and.w	r3, r3, #15
 8004562:	490a      	ldr	r1, [pc, #40]	; (800458c <HAL_RCC_ClockConfig+0x1c8>)
 8004564:	5ccb      	ldrb	r3, [r1, r3]
 8004566:	fa22 f303 	lsr.w	r3, r2, r3
 800456a:	4a09      	ldr	r2, [pc, #36]	; (8004590 <HAL_RCC_ClockConfig+0x1cc>)
 800456c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800456e:	4b09      	ldr	r3, [pc, #36]	; (8004594 <HAL_RCC_ClockConfig+0x1d0>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f7fd ffc2 	bl	80024fc <HAL_InitTick>

  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	40022000 	.word	0x40022000
 8004588:	40021000 	.word	0x40021000
 800458c:	08008768 	.word	0x08008768
 8004590:	20000020 	.word	0x20000020
 8004594:	20000024 	.word	0x20000024

08004598 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004598:	b490      	push	{r4, r7}
 800459a:	b08a      	sub	sp, #40	; 0x28
 800459c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800459e:	4b29      	ldr	r3, [pc, #164]	; (8004644 <HAL_RCC_GetSysClockFreq+0xac>)
 80045a0:	1d3c      	adds	r4, r7, #4
 80045a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80045a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80045a8:	f240 2301 	movw	r3, #513	; 0x201
 80045ac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045ae:	2300      	movs	r3, #0
 80045b0:	61fb      	str	r3, [r7, #28]
 80045b2:	2300      	movs	r3, #0
 80045b4:	61bb      	str	r3, [r7, #24]
 80045b6:	2300      	movs	r3, #0
 80045b8:	627b      	str	r3, [r7, #36]	; 0x24
 80045ba:	2300      	movs	r3, #0
 80045bc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80045be:	2300      	movs	r3, #0
 80045c0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80045c2:	4b21      	ldr	r3, [pc, #132]	; (8004648 <HAL_RCC_GetSysClockFreq+0xb0>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	f003 030c 	and.w	r3, r3, #12
 80045ce:	2b04      	cmp	r3, #4
 80045d0:	d002      	beq.n	80045d8 <HAL_RCC_GetSysClockFreq+0x40>
 80045d2:	2b08      	cmp	r3, #8
 80045d4:	d003      	beq.n	80045de <HAL_RCC_GetSysClockFreq+0x46>
 80045d6:	e02b      	b.n	8004630 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045d8:	4b1c      	ldr	r3, [pc, #112]	; (800464c <HAL_RCC_GetSysClockFreq+0xb4>)
 80045da:	623b      	str	r3, [r7, #32]
      break;
 80045dc:	e02b      	b.n	8004636 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	0c9b      	lsrs	r3, r3, #18
 80045e2:	f003 030f 	and.w	r3, r3, #15
 80045e6:	3328      	adds	r3, #40	; 0x28
 80045e8:	443b      	add	r3, r7
 80045ea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80045ee:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d012      	beq.n	8004620 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80045fa:	4b13      	ldr	r3, [pc, #76]	; (8004648 <HAL_RCC_GetSysClockFreq+0xb0>)
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	0c5b      	lsrs	r3, r3, #17
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	3328      	adds	r3, #40	; 0x28
 8004606:	443b      	add	r3, r7
 8004608:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800460c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	4a0e      	ldr	r2, [pc, #56]	; (800464c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004612:	fb03 f202 	mul.w	r2, r3, r2
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	fbb2 f3f3 	udiv	r3, r2, r3
 800461c:	627b      	str	r3, [r7, #36]	; 0x24
 800461e:	e004      	b.n	800462a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	4a0b      	ldr	r2, [pc, #44]	; (8004650 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004624:	fb02 f303 	mul.w	r3, r2, r3
 8004628:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800462a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462c:	623b      	str	r3, [r7, #32]
      break;
 800462e:	e002      	b.n	8004636 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004630:	4b06      	ldr	r3, [pc, #24]	; (800464c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004632:	623b      	str	r3, [r7, #32]
      break;
 8004634:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004636:	6a3b      	ldr	r3, [r7, #32]
}
 8004638:	4618      	mov	r0, r3
 800463a:	3728      	adds	r7, #40	; 0x28
 800463c:	46bd      	mov	sp, r7
 800463e:	bc90      	pop	{r4, r7}
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	08008758 	.word	0x08008758
 8004648:	40021000 	.word	0x40021000
 800464c:	007a1200 	.word	0x007a1200
 8004650:	003d0900 	.word	0x003d0900

08004654 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004654:	b480      	push	{r7}
 8004656:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004658:	4b02      	ldr	r3, [pc, #8]	; (8004664 <HAL_RCC_GetHCLKFreq+0x10>)
 800465a:	681b      	ldr	r3, [r3, #0]
}
 800465c:	4618      	mov	r0, r3
 800465e:	46bd      	mov	sp, r7
 8004660:	bc80      	pop	{r7}
 8004662:	4770      	bx	lr
 8004664:	20000020 	.word	0x20000020

08004668 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800466c:	f7ff fff2 	bl	8004654 <HAL_RCC_GetHCLKFreq>
 8004670:	4602      	mov	r2, r0
 8004672:	4b05      	ldr	r3, [pc, #20]	; (8004688 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	0a1b      	lsrs	r3, r3, #8
 8004678:	f003 0307 	and.w	r3, r3, #7
 800467c:	4903      	ldr	r1, [pc, #12]	; (800468c <HAL_RCC_GetPCLK1Freq+0x24>)
 800467e:	5ccb      	ldrb	r3, [r1, r3]
 8004680:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004684:	4618      	mov	r0, r3
 8004686:	bd80      	pop	{r7, pc}
 8004688:	40021000 	.word	0x40021000
 800468c:	08008778 	.word	0x08008778

08004690 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004698:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <RCC_Delay+0x34>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a0a      	ldr	r2, [pc, #40]	; (80046c8 <RCC_Delay+0x38>)
 800469e:	fba2 2303 	umull	r2, r3, r2, r3
 80046a2:	0a5b      	lsrs	r3, r3, #9
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80046ac:	bf00      	nop
  }
  while (Delay --);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	1e5a      	subs	r2, r3, #1
 80046b2:	60fa      	str	r2, [r7, #12]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1f9      	bne.n	80046ac <RCC_Delay+0x1c>
}
 80046b8:	bf00      	nop
 80046ba:	bf00      	nop
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr
 80046c4:	20000020 	.word	0x20000020
 80046c8:	10624dd3 	.word	0x10624dd3

080046cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e041      	b.n	8004762 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7fd fd48 	bl	8002188 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2202      	movs	r2, #2
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3304      	adds	r3, #4
 8004708:	4619      	mov	r1, r3
 800470a:	4610      	mov	r0, r2
 800470c:	f000 fda0 	bl	8005250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3708      	adds	r7, #8
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
	...

0800476c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800477a:	b2db      	uxtb	r3, r3
 800477c:	2b01      	cmp	r3, #1
 800477e:	d001      	beq.n	8004784 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e03a      	b.n	80047fa <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2202      	movs	r2, #2
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68da      	ldr	r2, [r3, #12]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f042 0201 	orr.w	r2, r2, #1
 800479a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a18      	ldr	r2, [pc, #96]	; (8004804 <HAL_TIM_Base_Start_IT+0x98>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d00e      	beq.n	80047c4 <HAL_TIM_Base_Start_IT+0x58>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ae:	d009      	beq.n	80047c4 <HAL_TIM_Base_Start_IT+0x58>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a14      	ldr	r2, [pc, #80]	; (8004808 <HAL_TIM_Base_Start_IT+0x9c>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d004      	beq.n	80047c4 <HAL_TIM_Base_Start_IT+0x58>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a13      	ldr	r2, [pc, #76]	; (800480c <HAL_TIM_Base_Start_IT+0xa0>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d111      	bne.n	80047e8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2b06      	cmp	r3, #6
 80047d4:	d010      	beq.n	80047f8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f042 0201 	orr.w	r2, r2, #1
 80047e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e6:	e007      	b.n	80047f8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f042 0201 	orr.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr
 8004804:	40012c00 	.word	0x40012c00
 8004808:	40000400 	.word	0x40000400
 800480c:	40000800 	.word	0x40000800

08004810 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d101      	bne.n	8004822 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e041      	b.n	80048a6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d106      	bne.n	800483c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f839 	bl	80048ae <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2202      	movs	r2, #2
 8004840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	3304      	adds	r3, #4
 800484c:	4619      	mov	r1, r3
 800484e:	4610      	mov	r0, r2
 8004850:	f000 fcfe 	bl	8005250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80048ae:	b480      	push	{r7}
 80048b0:	b083      	sub	sp, #12
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bc80      	pop	{r7}
 80048be:	4770      	bx	lr

080048c0 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d104      	bne.n	80048da <HAL_TIM_IC_Start+0x1a>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	e013      	b.n	8004902 <HAL_TIM_IC_Start+0x42>
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	2b04      	cmp	r3, #4
 80048de:	d104      	bne.n	80048ea <HAL_TIM_IC_Start+0x2a>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	e00b      	b.n	8004902 <HAL_TIM_IC_Start+0x42>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b08      	cmp	r3, #8
 80048ee:	d104      	bne.n	80048fa <HAL_TIM_IC_Start+0x3a>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	e003      	b.n	8004902 <HAL_TIM_IC_Start+0x42>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004900:	b2db      	uxtb	r3, r3
 8004902:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d104      	bne.n	8004914 <HAL_TIM_IC_Start+0x54>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004910:	b2db      	uxtb	r3, r3
 8004912:	e013      	b.n	800493c <HAL_TIM_IC_Start+0x7c>
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2b04      	cmp	r3, #4
 8004918:	d104      	bne.n	8004924 <HAL_TIM_IC_Start+0x64>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004920:	b2db      	uxtb	r3, r3
 8004922:	e00b      	b.n	800493c <HAL_TIM_IC_Start+0x7c>
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	2b08      	cmp	r3, #8
 8004928:	d104      	bne.n	8004934 <HAL_TIM_IC_Start+0x74>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004930:	b2db      	uxtb	r3, r3
 8004932:	e003      	b.n	800493c <HAL_TIM_IC_Start+0x7c>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800493a:	b2db      	uxtb	r3, r3
 800493c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800493e:	7bfb      	ldrb	r3, [r7, #15]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d102      	bne.n	800494a <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004944:	7bbb      	ldrb	r3, [r7, #14]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d001      	beq.n	800494e <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e06d      	b.n	8004a2a <HAL_TIM_IC_Start+0x16a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d104      	bne.n	800495e <HAL_TIM_IC_Start+0x9e>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800495c:	e013      	b.n	8004986 <HAL_TIM_IC_Start+0xc6>
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b04      	cmp	r3, #4
 8004962:	d104      	bne.n	800496e <HAL_TIM_IC_Start+0xae>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800496c:	e00b      	b.n	8004986 <HAL_TIM_IC_Start+0xc6>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b08      	cmp	r3, #8
 8004972:	d104      	bne.n	800497e <HAL_TIM_IC_Start+0xbe>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800497c:	e003      	b.n	8004986 <HAL_TIM_IC_Start+0xc6>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2202      	movs	r2, #2
 8004982:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d104      	bne.n	8004996 <HAL_TIM_IC_Start+0xd6>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004994:	e013      	b.n	80049be <HAL_TIM_IC_Start+0xfe>
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	2b04      	cmp	r3, #4
 800499a:	d104      	bne.n	80049a6 <HAL_TIM_IC_Start+0xe6>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049a4:	e00b      	b.n	80049be <HAL_TIM_IC_Start+0xfe>
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b08      	cmp	r3, #8
 80049aa:	d104      	bne.n	80049b6 <HAL_TIM_IC_Start+0xf6>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049b4:	e003      	b.n	80049be <HAL_TIM_IC_Start+0xfe>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2202      	movs	r2, #2
 80049ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2201      	movs	r2, #1
 80049c4:	6839      	ldr	r1, [r7, #0]
 80049c6:	4618      	mov	r0, r3
 80049c8:	f000 fed5 	bl	8005776 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a18      	ldr	r2, [pc, #96]	; (8004a34 <HAL_TIM_IC_Start+0x174>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d00e      	beq.n	80049f4 <HAL_TIM_IC_Start+0x134>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049de:	d009      	beq.n	80049f4 <HAL_TIM_IC_Start+0x134>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a14      	ldr	r2, [pc, #80]	; (8004a38 <HAL_TIM_IC_Start+0x178>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d004      	beq.n	80049f4 <HAL_TIM_IC_Start+0x134>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a13      	ldr	r2, [pc, #76]	; (8004a3c <HAL_TIM_IC_Start+0x17c>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d111      	bne.n	8004a18 <HAL_TIM_IC_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	2b06      	cmp	r3, #6
 8004a04:	d010      	beq.n	8004a28 <HAL_TIM_IC_Start+0x168>
    {
      __HAL_TIM_ENABLE(htim);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f042 0201 	orr.w	r2, r2, #1
 8004a14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a16:	e007      	b.n	8004a28 <HAL_TIM_IC_Start+0x168>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0201 	orr.w	r2, r2, #1
 8004a26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	40012c00 	.word	0x40012c00
 8004a38:	40000400 	.word	0x40000400
 8004a3c:	40000800 	.word	0x40000800

08004a40 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d104      	bne.n	8004a5a <HAL_TIM_IC_Start_IT+0x1a>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	e013      	b.n	8004a82 <HAL_TIM_IC_Start_IT+0x42>
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	2b04      	cmp	r3, #4
 8004a5e:	d104      	bne.n	8004a6a <HAL_TIM_IC_Start_IT+0x2a>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	e00b      	b.n	8004a82 <HAL_TIM_IC_Start_IT+0x42>
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	2b08      	cmp	r3, #8
 8004a6e:	d104      	bne.n	8004a7a <HAL_TIM_IC_Start_IT+0x3a>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	e003      	b.n	8004a82 <HAL_TIM_IC_Start_IT+0x42>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d104      	bne.n	8004a94 <HAL_TIM_IC_Start_IT+0x54>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	e013      	b.n	8004abc <HAL_TIM_IC_Start_IT+0x7c>
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	d104      	bne.n	8004aa4 <HAL_TIM_IC_Start_IT+0x64>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	e00b      	b.n	8004abc <HAL_TIM_IC_Start_IT+0x7c>
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	2b08      	cmp	r3, #8
 8004aa8:	d104      	bne.n	8004ab4 <HAL_TIM_IC_Start_IT+0x74>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	e003      	b.n	8004abc <HAL_TIM_IC_Start_IT+0x7c>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004abe:	7bfb      	ldrb	r3, [r7, #15]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d102      	bne.n	8004aca <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ac4:	7bbb      	ldrb	r3, [r7, #14]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d001      	beq.n	8004ace <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e0b3      	b.n	8004c36 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d104      	bne.n	8004ade <HAL_TIM_IC_Start_IT+0x9e>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004adc:	e013      	b.n	8004b06 <HAL_TIM_IC_Start_IT+0xc6>
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d104      	bne.n	8004aee <HAL_TIM_IC_Start_IT+0xae>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004aec:	e00b      	b.n	8004b06 <HAL_TIM_IC_Start_IT+0xc6>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d104      	bne.n	8004afe <HAL_TIM_IC_Start_IT+0xbe>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2202      	movs	r2, #2
 8004af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004afc:	e003      	b.n	8004b06 <HAL_TIM_IC_Start_IT+0xc6>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2202      	movs	r2, #2
 8004b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d104      	bne.n	8004b16 <HAL_TIM_IC_Start_IT+0xd6>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b14:	e013      	b.n	8004b3e <HAL_TIM_IC_Start_IT+0xfe>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	2b04      	cmp	r3, #4
 8004b1a:	d104      	bne.n	8004b26 <HAL_TIM_IC_Start_IT+0xe6>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2202      	movs	r2, #2
 8004b20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b24:	e00b      	b.n	8004b3e <HAL_TIM_IC_Start_IT+0xfe>
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	2b08      	cmp	r3, #8
 8004b2a:	d104      	bne.n	8004b36 <HAL_TIM_IC_Start_IT+0xf6>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2202      	movs	r2, #2
 8004b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b34:	e003      	b.n	8004b3e <HAL_TIM_IC_Start_IT+0xfe>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2202      	movs	r2, #2
 8004b3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b0c      	cmp	r3, #12
 8004b42:	d841      	bhi.n	8004bc8 <HAL_TIM_IC_Start_IT+0x188>
 8004b44:	a201      	add	r2, pc, #4	; (adr r2, 8004b4c <HAL_TIM_IC_Start_IT+0x10c>)
 8004b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4a:	bf00      	nop
 8004b4c:	08004b81 	.word	0x08004b81
 8004b50:	08004bc9 	.word	0x08004bc9
 8004b54:	08004bc9 	.word	0x08004bc9
 8004b58:	08004bc9 	.word	0x08004bc9
 8004b5c:	08004b93 	.word	0x08004b93
 8004b60:	08004bc9 	.word	0x08004bc9
 8004b64:	08004bc9 	.word	0x08004bc9
 8004b68:	08004bc9 	.word	0x08004bc9
 8004b6c:	08004ba5 	.word	0x08004ba5
 8004b70:	08004bc9 	.word	0x08004bc9
 8004b74:	08004bc9 	.word	0x08004bc9
 8004b78:	08004bc9 	.word	0x08004bc9
 8004b7c:	08004bb7 	.word	0x08004bb7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	68da      	ldr	r2, [r3, #12]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f042 0202 	orr.w	r2, r2, #2
 8004b8e:	60da      	str	r2, [r3, #12]
      break;
 8004b90:	e01b      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68da      	ldr	r2, [r3, #12]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f042 0204 	orr.w	r2, r2, #4
 8004ba0:	60da      	str	r2, [r3, #12]
      break;
 8004ba2:	e012      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68da      	ldr	r2, [r3, #12]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f042 0208 	orr.w	r2, r2, #8
 8004bb2:	60da      	str	r2, [r3, #12]
      break;
 8004bb4:	e009      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68da      	ldr	r2, [r3, #12]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f042 0210 	orr.w	r2, r2, #16
 8004bc4:	60da      	str	r2, [r3, #12]
      break;
 8004bc6:	e000      	b.n	8004bca <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8004bc8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	6839      	ldr	r1, [r7, #0]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 fdcf 	bl	8005776 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a18      	ldr	r2, [pc, #96]	; (8004c40 <HAL_TIM_IC_Start_IT+0x200>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d00e      	beq.n	8004c00 <HAL_TIM_IC_Start_IT+0x1c0>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bea:	d009      	beq.n	8004c00 <HAL_TIM_IC_Start_IT+0x1c0>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a14      	ldr	r2, [pc, #80]	; (8004c44 <HAL_TIM_IC_Start_IT+0x204>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d004      	beq.n	8004c00 <HAL_TIM_IC_Start_IT+0x1c0>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a13      	ldr	r2, [pc, #76]	; (8004c48 <HAL_TIM_IC_Start_IT+0x208>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d111      	bne.n	8004c24 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	f003 0307 	and.w	r3, r3, #7
 8004c0a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	2b06      	cmp	r3, #6
 8004c10:	d010      	beq.n	8004c34 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f042 0201 	orr.w	r2, r2, #1
 8004c20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c22:	e007      	b.n	8004c34 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f042 0201 	orr.w	r2, r2, #1
 8004c32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	40012c00 	.word	0x40012c00
 8004c44:	40000400 	.word	0x40000400
 8004c48:	40000800 	.word	0x40000800

08004c4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	f003 0302 	and.w	r3, r3, #2
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d122      	bne.n	8004ca8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	f003 0302 	and.w	r3, r3, #2
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d11b      	bne.n	8004ca8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f06f 0202 	mvn.w	r2, #2
 8004c78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	f003 0303 	and.w	r3, r3, #3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d003      	beq.n	8004c96 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7fc fe3c 	bl	800190c <HAL_TIM_IC_CaptureCallback>
 8004c94:	e005      	b.n	8004ca2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 fabe 	bl	8005218 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 fac4 	bl	800522a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	f003 0304 	and.w	r3, r3, #4
 8004cb2:	2b04      	cmp	r3, #4
 8004cb4:	d122      	bne.n	8004cfc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	f003 0304 	and.w	r3, r3, #4
 8004cc0:	2b04      	cmp	r3, #4
 8004cc2:	d11b      	bne.n	8004cfc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f06f 0204 	mvn.w	r2, #4
 8004ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2202      	movs	r2, #2
 8004cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	699b      	ldr	r3, [r3, #24]
 8004cda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d003      	beq.n	8004cea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7fc fe12 	bl	800190c <HAL_TIM_IC_CaptureCallback>
 8004ce8:	e005      	b.n	8004cf6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 fa94 	bl	8005218 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 fa9a 	bl	800522a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	f003 0308 	and.w	r3, r3, #8
 8004d06:	2b08      	cmp	r3, #8
 8004d08:	d122      	bne.n	8004d50 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f003 0308 	and.w	r3, r3, #8
 8004d14:	2b08      	cmp	r3, #8
 8004d16:	d11b      	bne.n	8004d50 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 0208 	mvn.w	r2, #8
 8004d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2204      	movs	r2, #4
 8004d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	f003 0303 	and.w	r3, r3, #3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d003      	beq.n	8004d3e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f7fc fde8 	bl	800190c <HAL_TIM_IC_CaptureCallback>
 8004d3c:	e005      	b.n	8004d4a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 fa6a 	bl	8005218 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 fa70 	bl	800522a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	f003 0310 	and.w	r3, r3, #16
 8004d5a:	2b10      	cmp	r3, #16
 8004d5c:	d122      	bne.n	8004da4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	f003 0310 	and.w	r3, r3, #16
 8004d68:	2b10      	cmp	r3, #16
 8004d6a:	d11b      	bne.n	8004da4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f06f 0210 	mvn.w	r2, #16
 8004d74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2208      	movs	r2, #8
 8004d7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	69db      	ldr	r3, [r3, #28]
 8004d82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d003      	beq.n	8004d92 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7fc fdbe 	bl	800190c <HAL_TIM_IC_CaptureCallback>
 8004d90:	e005      	b.n	8004d9e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 fa40 	bl	8005218 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f000 fa46 	bl	800522a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d10e      	bne.n	8004dd0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d107      	bne.n	8004dd0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f06f 0201 	mvn.w	r2, #1
 8004dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7fc fe0a 	bl	80019e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dda:	2b80      	cmp	r3, #128	; 0x80
 8004ddc:	d10e      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de8:	2b80      	cmp	r3, #128	; 0x80
 8004dea:	d107      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 fd49 	bl	800588e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e06:	2b40      	cmp	r3, #64	; 0x40
 8004e08:	d10e      	bne.n	8004e28 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e14:	2b40      	cmp	r3, #64	; 0x40
 8004e16:	d107      	bne.n	8004e28 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fa0a 	bl	800523c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	f003 0320 	and.w	r3, r3, #32
 8004e32:	2b20      	cmp	r3, #32
 8004e34:	d10e      	bne.n	8004e54 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	f003 0320 	and.w	r3, r3, #32
 8004e40:	2b20      	cmp	r3, #32
 8004e42:	d107      	bne.n	8004e54 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f06f 0220 	mvn.w	r2, #32
 8004e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 fd14 	bl	800587c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e54:	bf00      	nop
 8004e56:	3708      	adds	r7, #8
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d101      	bne.n	8004e76 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004e72:	2302      	movs	r3, #2
 8004e74:	e082      	b.n	8004f7c <HAL_TIM_IC_ConfigChannel+0x120>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d11b      	bne.n	8004ebc <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6818      	ldr	r0, [r3, #0]
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	6819      	ldr	r1, [r3, #0]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	685a      	ldr	r2, [r3, #4]
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f000 facc 	bl	8005430 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	699a      	ldr	r2, [r3, #24]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f022 020c 	bic.w	r2, r2, #12
 8004ea6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6999      	ldr	r1, [r3, #24]
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	689a      	ldr	r2, [r3, #8]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	619a      	str	r2, [r3, #24]
 8004eba:	e05a      	b.n	8004f72 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b04      	cmp	r3, #4
 8004ec0:	d11c      	bne.n	8004efc <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6818      	ldr	r0, [r3, #0]
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	6819      	ldr	r1, [r3, #0]
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	f000 fb35 	bl	8005540 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	699a      	ldr	r2, [r3, #24]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004ee4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	6999      	ldr	r1, [r3, #24]
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	021a      	lsls	r2, r3, #8
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	430a      	orrs	r2, r1
 8004ef8:	619a      	str	r2, [r3, #24]
 8004efa:	e03a      	b.n	8004f72 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b08      	cmp	r3, #8
 8004f00:	d11b      	bne.n	8004f3a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	6819      	ldr	r1, [r3, #0]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	685a      	ldr	r2, [r3, #4]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	f000 fb80 	bl	8005616 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	69da      	ldr	r2, [r3, #28]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f022 020c 	bic.w	r2, r2, #12
 8004f24:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	69d9      	ldr	r1, [r3, #28]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	689a      	ldr	r2, [r3, #8]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	61da      	str	r2, [r3, #28]
 8004f38:	e01b      	b.n	8004f72 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6818      	ldr	r0, [r3, #0]
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	6819      	ldr	r1, [r3, #0]
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	685a      	ldr	r2, [r3, #4]
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f000 fb9f 	bl	800568c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	69da      	ldr	r2, [r3, #28]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004f5c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	69d9      	ldr	r1, [r3, #28]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	021a      	lsls	r2, r3, #8
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d101      	bne.n	8004f9c <HAL_TIM_ConfigClockSource+0x18>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	e0b3      	b.n	8005104 <HAL_TIM_ConfigClockSource+0x180>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004fba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fc2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fd4:	d03e      	beq.n	8005054 <HAL_TIM_ConfigClockSource+0xd0>
 8004fd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fda:	f200 8087 	bhi.w	80050ec <HAL_TIM_ConfigClockSource+0x168>
 8004fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe2:	f000 8085 	beq.w	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fe6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fea:	d87f      	bhi.n	80050ec <HAL_TIM_ConfigClockSource+0x168>
 8004fec:	2b70      	cmp	r3, #112	; 0x70
 8004fee:	d01a      	beq.n	8005026 <HAL_TIM_ConfigClockSource+0xa2>
 8004ff0:	2b70      	cmp	r3, #112	; 0x70
 8004ff2:	d87b      	bhi.n	80050ec <HAL_TIM_ConfigClockSource+0x168>
 8004ff4:	2b60      	cmp	r3, #96	; 0x60
 8004ff6:	d050      	beq.n	800509a <HAL_TIM_ConfigClockSource+0x116>
 8004ff8:	2b60      	cmp	r3, #96	; 0x60
 8004ffa:	d877      	bhi.n	80050ec <HAL_TIM_ConfigClockSource+0x168>
 8004ffc:	2b50      	cmp	r3, #80	; 0x50
 8004ffe:	d03c      	beq.n	800507a <HAL_TIM_ConfigClockSource+0xf6>
 8005000:	2b50      	cmp	r3, #80	; 0x50
 8005002:	d873      	bhi.n	80050ec <HAL_TIM_ConfigClockSource+0x168>
 8005004:	2b40      	cmp	r3, #64	; 0x40
 8005006:	d058      	beq.n	80050ba <HAL_TIM_ConfigClockSource+0x136>
 8005008:	2b40      	cmp	r3, #64	; 0x40
 800500a:	d86f      	bhi.n	80050ec <HAL_TIM_ConfigClockSource+0x168>
 800500c:	2b30      	cmp	r3, #48	; 0x30
 800500e:	d064      	beq.n	80050da <HAL_TIM_ConfigClockSource+0x156>
 8005010:	2b30      	cmp	r3, #48	; 0x30
 8005012:	d86b      	bhi.n	80050ec <HAL_TIM_ConfigClockSource+0x168>
 8005014:	2b20      	cmp	r3, #32
 8005016:	d060      	beq.n	80050da <HAL_TIM_ConfigClockSource+0x156>
 8005018:	2b20      	cmp	r3, #32
 800501a:	d867      	bhi.n	80050ec <HAL_TIM_ConfigClockSource+0x168>
 800501c:	2b00      	cmp	r3, #0
 800501e:	d05c      	beq.n	80050da <HAL_TIM_ConfigClockSource+0x156>
 8005020:	2b10      	cmp	r3, #16
 8005022:	d05a      	beq.n	80050da <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005024:	e062      	b.n	80050ec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6818      	ldr	r0, [r3, #0]
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	6899      	ldr	r1, [r3, #8]
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	f000 fb7f 	bl	8005738 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005048:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	68fa      	ldr	r2, [r7, #12]
 8005050:	609a      	str	r2, [r3, #8]
      break;
 8005052:	e04e      	b.n	80050f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6818      	ldr	r0, [r3, #0]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	6899      	ldr	r1, [r3, #8]
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	685a      	ldr	r2, [r3, #4]
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	f000 fb68 	bl	8005738 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689a      	ldr	r2, [r3, #8]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005076:	609a      	str	r2, [r3, #8]
      break;
 8005078:	e03b      	b.n	80050f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6818      	ldr	r0, [r3, #0]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	6859      	ldr	r1, [r3, #4]
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	461a      	mov	r2, r3
 8005088:	f000 fa2c 	bl	80054e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2150      	movs	r1, #80	; 0x50
 8005092:	4618      	mov	r0, r3
 8005094:	f000 fb36 	bl	8005704 <TIM_ITRx_SetConfig>
      break;
 8005098:	e02b      	b.n	80050f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6818      	ldr	r0, [r3, #0]
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	6859      	ldr	r1, [r3, #4]
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	461a      	mov	r2, r3
 80050a8:	f000 fa86 	bl	80055b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2160      	movs	r1, #96	; 0x60
 80050b2:	4618      	mov	r0, r3
 80050b4:	f000 fb26 	bl	8005704 <TIM_ITRx_SetConfig>
      break;
 80050b8:	e01b      	b.n	80050f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6818      	ldr	r0, [r3, #0]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	6859      	ldr	r1, [r3, #4]
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	461a      	mov	r2, r3
 80050c8:	f000 fa0c 	bl	80054e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2140      	movs	r1, #64	; 0x40
 80050d2:	4618      	mov	r0, r3
 80050d4:	f000 fb16 	bl	8005704 <TIM_ITRx_SetConfig>
      break;
 80050d8:	e00b      	b.n	80050f2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4619      	mov	r1, r3
 80050e4:	4610      	mov	r0, r2
 80050e6:	f000 fb0d 	bl	8005704 <TIM_ITRx_SetConfig>
        break;
 80050ea:	e002      	b.n	80050f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80050ec:	bf00      	nop
 80050ee:	e000      	b.n	80050f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80050f0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800511c:	2b01      	cmp	r3, #1
 800511e:	d101      	bne.n	8005124 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005120:	2302      	movs	r3, #2
 8005122:	e031      	b.n	8005188 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2202      	movs	r2, #2
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005134:	6839      	ldr	r1, [r7, #0]
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f8ec 	bl	8005314 <TIM_SlaveTimer_SetConfig>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d009      	beq.n	8005156 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e018      	b.n	8005188 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68da      	ldr	r2, [r3, #12]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005164:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68da      	ldr	r2, [r3, #12]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005174:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3708      	adds	r7, #8
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	2b0c      	cmp	r3, #12
 80051a2:	d831      	bhi.n	8005208 <HAL_TIM_ReadCapturedValue+0x78>
 80051a4:	a201      	add	r2, pc, #4	; (adr r2, 80051ac <HAL_TIM_ReadCapturedValue+0x1c>)
 80051a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051aa:	bf00      	nop
 80051ac:	080051e1 	.word	0x080051e1
 80051b0:	08005209 	.word	0x08005209
 80051b4:	08005209 	.word	0x08005209
 80051b8:	08005209 	.word	0x08005209
 80051bc:	080051eb 	.word	0x080051eb
 80051c0:	08005209 	.word	0x08005209
 80051c4:	08005209 	.word	0x08005209
 80051c8:	08005209 	.word	0x08005209
 80051cc:	080051f5 	.word	0x080051f5
 80051d0:	08005209 	.word	0x08005209
 80051d4:	08005209 	.word	0x08005209
 80051d8:	08005209 	.word	0x08005209
 80051dc:	080051ff 	.word	0x080051ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051e6:	60fb      	str	r3, [r7, #12]

      break;
 80051e8:	e00f      	b.n	800520a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f0:	60fb      	str	r3, [r7, #12]

      break;
 80051f2:	e00a      	b.n	800520a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051fa:	60fb      	str	r3, [r7, #12]

      break;
 80051fc:	e005      	b.n	800520a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005204:	60fb      	str	r3, [r7, #12]

      break;
 8005206:	e000      	b.n	800520a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005208:	bf00      	nop
  }

  return tmpreg;
 800520a:	68fb      	ldr	r3, [r7, #12]
}
 800520c:	4618      	mov	r0, r3
 800520e:	3714      	adds	r7, #20
 8005210:	46bd      	mov	sp, r7
 8005212:	bc80      	pop	{r7}
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop

08005218 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	bc80      	pop	{r7}
 8005228:	4770      	bx	lr

0800522a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800522a:	b480      	push	{r7}
 800522c:	b083      	sub	sp, #12
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	bc80      	pop	{r7}
 800523a:	4770      	bx	lr

0800523c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005244:	bf00      	nop
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	bc80      	pop	{r7}
 800524c:	4770      	bx	lr
	...

08005250 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005250:	b480      	push	{r7}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a29      	ldr	r2, [pc, #164]	; (8005308 <TIM_Base_SetConfig+0xb8>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d00b      	beq.n	8005280 <TIM_Base_SetConfig+0x30>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800526e:	d007      	beq.n	8005280 <TIM_Base_SetConfig+0x30>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a26      	ldr	r2, [pc, #152]	; (800530c <TIM_Base_SetConfig+0xbc>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d003      	beq.n	8005280 <TIM_Base_SetConfig+0x30>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a25      	ldr	r2, [pc, #148]	; (8005310 <TIM_Base_SetConfig+0xc0>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d108      	bne.n	8005292 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005286:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a1c      	ldr	r2, [pc, #112]	; (8005308 <TIM_Base_SetConfig+0xb8>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00b      	beq.n	80052b2 <TIM_Base_SetConfig+0x62>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052a0:	d007      	beq.n	80052b2 <TIM_Base_SetConfig+0x62>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a19      	ldr	r2, [pc, #100]	; (800530c <TIM_Base_SetConfig+0xbc>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d003      	beq.n	80052b2 <TIM_Base_SetConfig+0x62>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a18      	ldr	r2, [pc, #96]	; (8005310 <TIM_Base_SetConfig+0xc0>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d108      	bne.n	80052c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a07      	ldr	r2, [pc, #28]	; (8005308 <TIM_Base_SetConfig+0xb8>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d103      	bne.n	80052f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	691a      	ldr	r2, [r3, #16]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	615a      	str	r2, [r3, #20]
}
 80052fe:	bf00      	nop
 8005300:	3714      	adds	r7, #20
 8005302:	46bd      	mov	sp, r7
 8005304:	bc80      	pop	{r7}
 8005306:	4770      	bx	lr
 8005308:	40012c00 	.word	0x40012c00
 800530c:	40000400 	.word	0x40000400
 8005310:	40000800 	.word	0x40000800

08005314 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800532c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	4313      	orrs	r3, r2
 8005336:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	f023 0307 	bic.w	r3, r3, #7
 800533e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	697a      	ldr	r2, [r7, #20]
 8005346:	4313      	orrs	r3, r2
 8005348:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	2b70      	cmp	r3, #112	; 0x70
 8005358:	d01a      	beq.n	8005390 <TIM_SlaveTimer_SetConfig+0x7c>
 800535a:	2b70      	cmp	r3, #112	; 0x70
 800535c:	d860      	bhi.n	8005420 <TIM_SlaveTimer_SetConfig+0x10c>
 800535e:	2b60      	cmp	r3, #96	; 0x60
 8005360:	d054      	beq.n	800540c <TIM_SlaveTimer_SetConfig+0xf8>
 8005362:	2b60      	cmp	r3, #96	; 0x60
 8005364:	d85c      	bhi.n	8005420 <TIM_SlaveTimer_SetConfig+0x10c>
 8005366:	2b50      	cmp	r3, #80	; 0x50
 8005368:	d046      	beq.n	80053f8 <TIM_SlaveTimer_SetConfig+0xe4>
 800536a:	2b50      	cmp	r3, #80	; 0x50
 800536c:	d858      	bhi.n	8005420 <TIM_SlaveTimer_SetConfig+0x10c>
 800536e:	2b40      	cmp	r3, #64	; 0x40
 8005370:	d019      	beq.n	80053a6 <TIM_SlaveTimer_SetConfig+0x92>
 8005372:	2b40      	cmp	r3, #64	; 0x40
 8005374:	d854      	bhi.n	8005420 <TIM_SlaveTimer_SetConfig+0x10c>
 8005376:	2b30      	cmp	r3, #48	; 0x30
 8005378:	d054      	beq.n	8005424 <TIM_SlaveTimer_SetConfig+0x110>
 800537a:	2b30      	cmp	r3, #48	; 0x30
 800537c:	d850      	bhi.n	8005420 <TIM_SlaveTimer_SetConfig+0x10c>
 800537e:	2b20      	cmp	r3, #32
 8005380:	d050      	beq.n	8005424 <TIM_SlaveTimer_SetConfig+0x110>
 8005382:	2b20      	cmp	r3, #32
 8005384:	d84c      	bhi.n	8005420 <TIM_SlaveTimer_SetConfig+0x10c>
 8005386:	2b00      	cmp	r3, #0
 8005388:	d04c      	beq.n	8005424 <TIM_SlaveTimer_SetConfig+0x110>
 800538a:	2b10      	cmp	r3, #16
 800538c:	d04a      	beq.n	8005424 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 800538e:	e047      	b.n	8005420 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6818      	ldr	r0, [r3, #0]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	68d9      	ldr	r1, [r3, #12]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	689a      	ldr	r2, [r3, #8]
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	f000 f9ca 	bl	8005738 <TIM_ETR_SetConfig>
      break;
 80053a4:	e03f      	b.n	8005426 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2b05      	cmp	r3, #5
 80053ac:	d101      	bne.n	80053b2 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e03a      	b.n	8005428 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6a1b      	ldr	r3, [r3, #32]
 80053b8:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	6a1a      	ldr	r2, [r3, #32]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f022 0201 	bic.w	r2, r2, #1
 80053c8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	699b      	ldr	r3, [r3, #24]
 80053d0:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053d8:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	693a      	ldr	r2, [r7, #16]
 80053f4:	621a      	str	r2, [r3, #32]
      break;
 80053f6:	e016      	b.n	8005426 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6818      	ldr	r0, [r3, #0]
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	6899      	ldr	r1, [r3, #8]
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	691b      	ldr	r3, [r3, #16]
 8005404:	461a      	mov	r2, r3
 8005406:	f000 f86d 	bl	80054e4 <TIM_TI1_ConfigInputStage>
      break;
 800540a:	e00c      	b.n	8005426 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6818      	ldr	r0, [r3, #0]
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	6899      	ldr	r1, [r3, #8]
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	461a      	mov	r2, r3
 800541a:	f000 f8cd 	bl	80055b8 <TIM_TI2_ConfigInputStage>
      break;
 800541e:	e002      	b.n	8005426 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8005420:	bf00      	nop
 8005422:	e000      	b.n	8005426 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8005424:	bf00      	nop
  }
  return HAL_OK;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	3718      	adds	r7, #24
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005430:	b480      	push	{r7}
 8005432:	b087      	sub	sp, #28
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
 800543c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	f023 0201 	bic.w	r2, r3, #1
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	4a1f      	ldr	r2, [pc, #124]	; (80054d8 <TIM_TI1_SetConfig+0xa8>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d00b      	beq.n	8005476 <TIM_TI1_SetConfig+0x46>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005464:	d007      	beq.n	8005476 <TIM_TI1_SetConfig+0x46>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	4a1c      	ldr	r2, [pc, #112]	; (80054dc <TIM_TI1_SetConfig+0xac>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d003      	beq.n	8005476 <TIM_TI1_SetConfig+0x46>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	4a1b      	ldr	r2, [pc, #108]	; (80054e0 <TIM_TI1_SetConfig+0xb0>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d101      	bne.n	800547a <TIM_TI1_SetConfig+0x4a>
 8005476:	2301      	movs	r3, #1
 8005478:	e000      	b.n	800547c <TIM_TI1_SetConfig+0x4c>
 800547a:	2300      	movs	r3, #0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d008      	beq.n	8005492 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	f023 0303 	bic.w	r3, r3, #3
 8005486:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005488:	697a      	ldr	r2, [r7, #20]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4313      	orrs	r3, r2
 800548e:	617b      	str	r3, [r7, #20]
 8005490:	e003      	b.n	800549a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	f043 0301 	orr.w	r3, r3, #1
 8005498:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	f023 030a 	bic.w	r3, r3, #10
 80054b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f003 030a 	and.w	r3, r3, #10
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	4313      	orrs	r3, r2
 80054c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	697a      	ldr	r2, [r7, #20]
 80054c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	693a      	ldr	r2, [r7, #16]
 80054cc:	621a      	str	r2, [r3, #32]
}
 80054ce:	bf00      	nop
 80054d0:	371c      	adds	r7, #28
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bc80      	pop	{r7}
 80054d6:	4770      	bx	lr
 80054d8:	40012c00 	.word	0x40012c00
 80054dc:	40000400 	.word	0x40000400
 80054e0:	40000800 	.word	0x40000800

080054e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b087      	sub	sp, #28
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	f023 0201 	bic.w	r2, r3, #1
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800550e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	011b      	lsls	r3, r3, #4
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	4313      	orrs	r3, r2
 8005518:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	f023 030a 	bic.w	r3, r3, #10
 8005520:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	4313      	orrs	r3, r2
 8005528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	621a      	str	r2, [r3, #32]
}
 8005536:	bf00      	nop
 8005538:	371c      	adds	r7, #28
 800553a:	46bd      	mov	sp, r7
 800553c:	bc80      	pop	{r7}
 800553e:	4770      	bx	lr

08005540 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005540:	b480      	push	{r7}
 8005542:	b087      	sub	sp, #28
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
 800554c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	f023 0210 	bic.w	r2, r3, #16
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	699b      	ldr	r3, [r3, #24]
 800555e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800556c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	021b      	lsls	r3, r3, #8
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	4313      	orrs	r3, r2
 8005576:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800557e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	031b      	lsls	r3, r3, #12
 8005584:	b29b      	uxth	r3, r3
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	4313      	orrs	r3, r2
 800558a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005592:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	4313      	orrs	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	621a      	str	r2, [r3, #32]
}
 80055ae:	bf00      	nop
 80055b0:	371c      	adds	r7, #28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bc80      	pop	{r7}
 80055b6:	4770      	bx	lr

080055b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6a1b      	ldr	r3, [r3, #32]
 80055c8:	f023 0210 	bic.w	r2, r3, #16
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	031b      	lsls	r3, r3, #12
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	011b      	lsls	r3, r3, #4
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	621a      	str	r2, [r3, #32]
}
 800560c:	bf00      	nop
 800560e:	371c      	adds	r7, #28
 8005610:	46bd      	mov	sp, r7
 8005612:	bc80      	pop	{r7}
 8005614:	4770      	bx	lr

08005616 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005616:	b480      	push	{r7}
 8005618:	b087      	sub	sp, #28
 800561a:	af00      	add	r7, sp, #0
 800561c:	60f8      	str	r0, [r7, #12]
 800561e:	60b9      	str	r1, [r7, #8]
 8005620:	607a      	str	r2, [r7, #4]
 8005622:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6a1b      	ldr	r3, [r3, #32]
 8005628:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	69db      	ldr	r3, [r3, #28]
 8005634:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	f023 0303 	bic.w	r3, r3, #3
 8005642:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4313      	orrs	r3, r2
 800564a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005652:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	011b      	lsls	r3, r3, #4
 8005658:	b2db      	uxtb	r3, r3
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	4313      	orrs	r3, r2
 800565e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005666:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	021b      	lsls	r3, r3, #8
 800566c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	4313      	orrs	r3, r2
 8005674:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	693a      	ldr	r2, [r7, #16]
 8005680:	621a      	str	r2, [r3, #32]
}
 8005682:	bf00      	nop
 8005684:	371c      	adds	r7, #28
 8005686:	46bd      	mov	sp, r7
 8005688:	bc80      	pop	{r7}
 800568a:	4770      	bx	lr

0800568c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800568c:	b480      	push	{r7}
 800568e:	b087      	sub	sp, #28
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
 8005698:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	69db      	ldr	r3, [r3, #28]
 80056aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6a1b      	ldr	r3, [r3, #32]
 80056b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056b8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	021b      	lsls	r3, r3, #8
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	031b      	lsls	r3, r3, #12
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	697a      	ldr	r2, [r7, #20]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056de:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	031b      	lsls	r3, r3, #12
 80056e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	621a      	str	r2, [r3, #32]
}
 80056fa:	bf00      	nop
 80056fc:	371c      	adds	r7, #28
 80056fe:	46bd      	mov	sp, r7
 8005700:	bc80      	pop	{r7}
 8005702:	4770      	bx	lr

08005704 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005704:	b480      	push	{r7}
 8005706:	b085      	sub	sp, #20
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800571a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	4313      	orrs	r3, r2
 8005722:	f043 0307 	orr.w	r3, r3, #7
 8005726:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	609a      	str	r2, [r3, #8]
}
 800572e:	bf00      	nop
 8005730:	3714      	adds	r7, #20
 8005732:	46bd      	mov	sp, r7
 8005734:	bc80      	pop	{r7}
 8005736:	4770      	bx	lr

08005738 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
 8005744:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005752:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	021a      	lsls	r2, r3, #8
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	431a      	orrs	r2, r3
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	4313      	orrs	r3, r2
 8005760:	697a      	ldr	r2, [r7, #20]
 8005762:	4313      	orrs	r3, r2
 8005764:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	609a      	str	r2, [r3, #8]
}
 800576c:	bf00      	nop
 800576e:	371c      	adds	r7, #28
 8005770:	46bd      	mov	sp, r7
 8005772:	bc80      	pop	{r7}
 8005774:	4770      	bx	lr

08005776 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005776:	b480      	push	{r7}
 8005778:	b087      	sub	sp, #28
 800577a:	af00      	add	r7, sp, #0
 800577c:	60f8      	str	r0, [r7, #12]
 800577e:	60b9      	str	r1, [r7, #8]
 8005780:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	f003 031f 	and.w	r3, r3, #31
 8005788:	2201      	movs	r2, #1
 800578a:	fa02 f303 	lsl.w	r3, r2, r3
 800578e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6a1a      	ldr	r2, [r3, #32]
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	43db      	mvns	r3, r3
 8005798:	401a      	ands	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6a1a      	ldr	r2, [r3, #32]
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f003 031f 	and.w	r3, r3, #31
 80057a8:	6879      	ldr	r1, [r7, #4]
 80057aa:	fa01 f303 	lsl.w	r3, r1, r3
 80057ae:	431a      	orrs	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	621a      	str	r2, [r3, #32]
}
 80057b4:	bf00      	nop
 80057b6:	371c      	adds	r7, #28
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bc80      	pop	{r7}
 80057bc:	4770      	bx	lr
	...

080057c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d101      	bne.n	80057d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057d4:	2302      	movs	r3, #2
 80057d6:	e046      	b.n	8005866 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2202      	movs	r2, #2
 80057e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	4313      	orrs	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a16      	ldr	r2, [pc, #88]	; (8005870 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d00e      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005824:	d009      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a12      	ldr	r2, [pc, #72]	; (8005874 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d004      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a10      	ldr	r2, [pc, #64]	; (8005878 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d10c      	bne.n	8005854 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005840:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	4313      	orrs	r3, r2
 800584a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68ba      	ldr	r2, [r7, #8]
 8005852:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	bc80      	pop	{r7}
 800586e:	4770      	bx	lr
 8005870:	40012c00 	.word	0x40012c00
 8005874:	40000400 	.word	0x40000400
 8005878:	40000800 	.word	0x40000800

0800587c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005884:	bf00      	nop
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	bc80      	pop	{r7}
 800588c:	4770      	bx	lr

0800588e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800588e:	b480      	push	{r7}
 8005890:	b083      	sub	sp, #12
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005896:	bf00      	nop
 8005898:	370c      	adds	r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	bc80      	pop	{r7}
 800589e:	4770      	bx	lr

080058a0 <__errno>:
 80058a0:	4b01      	ldr	r3, [pc, #4]	; (80058a8 <__errno+0x8>)
 80058a2:	6818      	ldr	r0, [r3, #0]
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	2000002c 	.word	0x2000002c

080058ac <__libc_init_array>:
 80058ac:	b570      	push	{r4, r5, r6, lr}
 80058ae:	2600      	movs	r6, #0
 80058b0:	4d0c      	ldr	r5, [pc, #48]	; (80058e4 <__libc_init_array+0x38>)
 80058b2:	4c0d      	ldr	r4, [pc, #52]	; (80058e8 <__libc_init_array+0x3c>)
 80058b4:	1b64      	subs	r4, r4, r5
 80058b6:	10a4      	asrs	r4, r4, #2
 80058b8:	42a6      	cmp	r6, r4
 80058ba:	d109      	bne.n	80058d0 <__libc_init_array+0x24>
 80058bc:	f002 ff1c 	bl	80086f8 <_init>
 80058c0:	2600      	movs	r6, #0
 80058c2:	4d0a      	ldr	r5, [pc, #40]	; (80058ec <__libc_init_array+0x40>)
 80058c4:	4c0a      	ldr	r4, [pc, #40]	; (80058f0 <__libc_init_array+0x44>)
 80058c6:	1b64      	subs	r4, r4, r5
 80058c8:	10a4      	asrs	r4, r4, #2
 80058ca:	42a6      	cmp	r6, r4
 80058cc:	d105      	bne.n	80058da <__libc_init_array+0x2e>
 80058ce:	bd70      	pop	{r4, r5, r6, pc}
 80058d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058d4:	4798      	blx	r3
 80058d6:	3601      	adds	r6, #1
 80058d8:	e7ee      	b.n	80058b8 <__libc_init_array+0xc>
 80058da:	f855 3b04 	ldr.w	r3, [r5], #4
 80058de:	4798      	blx	r3
 80058e0:	3601      	adds	r6, #1
 80058e2:	e7f2      	b.n	80058ca <__libc_init_array+0x1e>
 80058e4:	08008b5c 	.word	0x08008b5c
 80058e8:	08008b5c 	.word	0x08008b5c
 80058ec:	08008b5c 	.word	0x08008b5c
 80058f0:	08008b60 	.word	0x08008b60

080058f4 <memset>:
 80058f4:	4603      	mov	r3, r0
 80058f6:	4402      	add	r2, r0
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d100      	bne.n	80058fe <memset+0xa>
 80058fc:	4770      	bx	lr
 80058fe:	f803 1b01 	strb.w	r1, [r3], #1
 8005902:	e7f9      	b.n	80058f8 <memset+0x4>

08005904 <__cvt>:
 8005904:	2b00      	cmp	r3, #0
 8005906:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800590a:	461f      	mov	r7, r3
 800590c:	bfbb      	ittet	lt
 800590e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005912:	461f      	movlt	r7, r3
 8005914:	2300      	movge	r3, #0
 8005916:	232d      	movlt	r3, #45	; 0x2d
 8005918:	b088      	sub	sp, #32
 800591a:	4614      	mov	r4, r2
 800591c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800591e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005920:	7013      	strb	r3, [r2, #0]
 8005922:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005924:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005928:	f023 0820 	bic.w	r8, r3, #32
 800592c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005930:	d005      	beq.n	800593e <__cvt+0x3a>
 8005932:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005936:	d100      	bne.n	800593a <__cvt+0x36>
 8005938:	3501      	adds	r5, #1
 800593a:	2302      	movs	r3, #2
 800593c:	e000      	b.n	8005940 <__cvt+0x3c>
 800593e:	2303      	movs	r3, #3
 8005940:	aa07      	add	r2, sp, #28
 8005942:	9204      	str	r2, [sp, #16]
 8005944:	aa06      	add	r2, sp, #24
 8005946:	e9cd a202 	strd	sl, r2, [sp, #8]
 800594a:	e9cd 3500 	strd	r3, r5, [sp]
 800594e:	4622      	mov	r2, r4
 8005950:	463b      	mov	r3, r7
 8005952:	f000 fd05 	bl	8006360 <_dtoa_r>
 8005956:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800595a:	4606      	mov	r6, r0
 800595c:	d102      	bne.n	8005964 <__cvt+0x60>
 800595e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005960:	07db      	lsls	r3, r3, #31
 8005962:	d522      	bpl.n	80059aa <__cvt+0xa6>
 8005964:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005968:	eb06 0905 	add.w	r9, r6, r5
 800596c:	d110      	bne.n	8005990 <__cvt+0x8c>
 800596e:	7833      	ldrb	r3, [r6, #0]
 8005970:	2b30      	cmp	r3, #48	; 0x30
 8005972:	d10a      	bne.n	800598a <__cvt+0x86>
 8005974:	2200      	movs	r2, #0
 8005976:	2300      	movs	r3, #0
 8005978:	4620      	mov	r0, r4
 800597a:	4639      	mov	r1, r7
 800597c:	f7fb f81e 	bl	80009bc <__aeabi_dcmpeq>
 8005980:	b918      	cbnz	r0, 800598a <__cvt+0x86>
 8005982:	f1c5 0501 	rsb	r5, r5, #1
 8005986:	f8ca 5000 	str.w	r5, [sl]
 800598a:	f8da 3000 	ldr.w	r3, [sl]
 800598e:	4499      	add	r9, r3
 8005990:	2200      	movs	r2, #0
 8005992:	2300      	movs	r3, #0
 8005994:	4620      	mov	r0, r4
 8005996:	4639      	mov	r1, r7
 8005998:	f7fb f810 	bl	80009bc <__aeabi_dcmpeq>
 800599c:	b108      	cbz	r0, 80059a2 <__cvt+0x9e>
 800599e:	f8cd 901c 	str.w	r9, [sp, #28]
 80059a2:	2230      	movs	r2, #48	; 0x30
 80059a4:	9b07      	ldr	r3, [sp, #28]
 80059a6:	454b      	cmp	r3, r9
 80059a8:	d307      	bcc.n	80059ba <__cvt+0xb6>
 80059aa:	4630      	mov	r0, r6
 80059ac:	9b07      	ldr	r3, [sp, #28]
 80059ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80059b0:	1b9b      	subs	r3, r3, r6
 80059b2:	6013      	str	r3, [r2, #0]
 80059b4:	b008      	add	sp, #32
 80059b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059ba:	1c59      	adds	r1, r3, #1
 80059bc:	9107      	str	r1, [sp, #28]
 80059be:	701a      	strb	r2, [r3, #0]
 80059c0:	e7f0      	b.n	80059a4 <__cvt+0xa0>

080059c2 <__exponent>:
 80059c2:	4603      	mov	r3, r0
 80059c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059c6:	2900      	cmp	r1, #0
 80059c8:	f803 2b02 	strb.w	r2, [r3], #2
 80059cc:	bfb6      	itet	lt
 80059ce:	222d      	movlt	r2, #45	; 0x2d
 80059d0:	222b      	movge	r2, #43	; 0x2b
 80059d2:	4249      	neglt	r1, r1
 80059d4:	2909      	cmp	r1, #9
 80059d6:	7042      	strb	r2, [r0, #1]
 80059d8:	dd2b      	ble.n	8005a32 <__exponent+0x70>
 80059da:	f10d 0407 	add.w	r4, sp, #7
 80059de:	46a4      	mov	ip, r4
 80059e0:	270a      	movs	r7, #10
 80059e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80059e6:	460a      	mov	r2, r1
 80059e8:	46a6      	mov	lr, r4
 80059ea:	fb07 1516 	mls	r5, r7, r6, r1
 80059ee:	2a63      	cmp	r2, #99	; 0x63
 80059f0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80059f4:	4631      	mov	r1, r6
 80059f6:	f104 34ff 	add.w	r4, r4, #4294967295
 80059fa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80059fe:	dcf0      	bgt.n	80059e2 <__exponent+0x20>
 8005a00:	3130      	adds	r1, #48	; 0x30
 8005a02:	f1ae 0502 	sub.w	r5, lr, #2
 8005a06:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	1c44      	adds	r4, r0, #1
 8005a0e:	4561      	cmp	r1, ip
 8005a10:	d30a      	bcc.n	8005a28 <__exponent+0x66>
 8005a12:	f10d 0209 	add.w	r2, sp, #9
 8005a16:	eba2 020e 	sub.w	r2, r2, lr
 8005a1a:	4565      	cmp	r5, ip
 8005a1c:	bf88      	it	hi
 8005a1e:	2200      	movhi	r2, #0
 8005a20:	4413      	add	r3, r2
 8005a22:	1a18      	subs	r0, r3, r0
 8005a24:	b003      	add	sp, #12
 8005a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a28:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a2c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005a30:	e7ed      	b.n	8005a0e <__exponent+0x4c>
 8005a32:	2330      	movs	r3, #48	; 0x30
 8005a34:	3130      	adds	r1, #48	; 0x30
 8005a36:	7083      	strb	r3, [r0, #2]
 8005a38:	70c1      	strb	r1, [r0, #3]
 8005a3a:	1d03      	adds	r3, r0, #4
 8005a3c:	e7f1      	b.n	8005a22 <__exponent+0x60>
	...

08005a40 <_printf_float>:
 8005a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a44:	b091      	sub	sp, #68	; 0x44
 8005a46:	460c      	mov	r4, r1
 8005a48:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005a4c:	4616      	mov	r6, r2
 8005a4e:	461f      	mov	r7, r3
 8005a50:	4605      	mov	r5, r0
 8005a52:	f001 fa73 	bl	8006f3c <_localeconv_r>
 8005a56:	6803      	ldr	r3, [r0, #0]
 8005a58:	4618      	mov	r0, r3
 8005a5a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a5c:	f7fa fb82 	bl	8000164 <strlen>
 8005a60:	2300      	movs	r3, #0
 8005a62:	930e      	str	r3, [sp, #56]	; 0x38
 8005a64:	f8d8 3000 	ldr.w	r3, [r8]
 8005a68:	900a      	str	r0, [sp, #40]	; 0x28
 8005a6a:	3307      	adds	r3, #7
 8005a6c:	f023 0307 	bic.w	r3, r3, #7
 8005a70:	f103 0208 	add.w	r2, r3, #8
 8005a74:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005a78:	f8d4 b000 	ldr.w	fp, [r4]
 8005a7c:	f8c8 2000 	str.w	r2, [r8]
 8005a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a84:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005a88:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005a8c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005a90:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a92:	f04f 32ff 	mov.w	r2, #4294967295
 8005a96:	4640      	mov	r0, r8
 8005a98:	4b9c      	ldr	r3, [pc, #624]	; (8005d0c <_printf_float+0x2cc>)
 8005a9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a9c:	f7fa ffc0 	bl	8000a20 <__aeabi_dcmpun>
 8005aa0:	bb70      	cbnz	r0, 8005b00 <_printf_float+0xc0>
 8005aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa6:	4640      	mov	r0, r8
 8005aa8:	4b98      	ldr	r3, [pc, #608]	; (8005d0c <_printf_float+0x2cc>)
 8005aaa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005aac:	f7fa ff9a 	bl	80009e4 <__aeabi_dcmple>
 8005ab0:	bb30      	cbnz	r0, 8005b00 <_printf_float+0xc0>
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	4640      	mov	r0, r8
 8005ab8:	4651      	mov	r1, sl
 8005aba:	f7fa ff89 	bl	80009d0 <__aeabi_dcmplt>
 8005abe:	b110      	cbz	r0, 8005ac6 <_printf_float+0x86>
 8005ac0:	232d      	movs	r3, #45	; 0x2d
 8005ac2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ac6:	4b92      	ldr	r3, [pc, #584]	; (8005d10 <_printf_float+0x2d0>)
 8005ac8:	4892      	ldr	r0, [pc, #584]	; (8005d14 <_printf_float+0x2d4>)
 8005aca:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005ace:	bf94      	ite	ls
 8005ad0:	4698      	movls	r8, r3
 8005ad2:	4680      	movhi	r8, r0
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	f04f 0a00 	mov.w	sl, #0
 8005ada:	6123      	str	r3, [r4, #16]
 8005adc:	f02b 0304 	bic.w	r3, fp, #4
 8005ae0:	6023      	str	r3, [r4, #0]
 8005ae2:	4633      	mov	r3, r6
 8005ae4:	4621      	mov	r1, r4
 8005ae6:	4628      	mov	r0, r5
 8005ae8:	9700      	str	r7, [sp, #0]
 8005aea:	aa0f      	add	r2, sp, #60	; 0x3c
 8005aec:	f000 f9d4 	bl	8005e98 <_printf_common>
 8005af0:	3001      	adds	r0, #1
 8005af2:	f040 8090 	bne.w	8005c16 <_printf_float+0x1d6>
 8005af6:	f04f 30ff 	mov.w	r0, #4294967295
 8005afa:	b011      	add	sp, #68	; 0x44
 8005afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b00:	4642      	mov	r2, r8
 8005b02:	4653      	mov	r3, sl
 8005b04:	4640      	mov	r0, r8
 8005b06:	4651      	mov	r1, sl
 8005b08:	f7fa ff8a 	bl	8000a20 <__aeabi_dcmpun>
 8005b0c:	b148      	cbz	r0, 8005b22 <_printf_float+0xe2>
 8005b0e:	f1ba 0f00 	cmp.w	sl, #0
 8005b12:	bfb8      	it	lt
 8005b14:	232d      	movlt	r3, #45	; 0x2d
 8005b16:	4880      	ldr	r0, [pc, #512]	; (8005d18 <_printf_float+0x2d8>)
 8005b18:	bfb8      	it	lt
 8005b1a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005b1e:	4b7f      	ldr	r3, [pc, #508]	; (8005d1c <_printf_float+0x2dc>)
 8005b20:	e7d3      	b.n	8005aca <_printf_float+0x8a>
 8005b22:	6863      	ldr	r3, [r4, #4]
 8005b24:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005b28:	1c5a      	adds	r2, r3, #1
 8005b2a:	d142      	bne.n	8005bb2 <_printf_float+0x172>
 8005b2c:	2306      	movs	r3, #6
 8005b2e:	6063      	str	r3, [r4, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	9206      	str	r2, [sp, #24]
 8005b34:	aa0e      	add	r2, sp, #56	; 0x38
 8005b36:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005b3a:	aa0d      	add	r2, sp, #52	; 0x34
 8005b3c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005b40:	9203      	str	r2, [sp, #12]
 8005b42:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005b46:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005b4a:	6023      	str	r3, [r4, #0]
 8005b4c:	6863      	ldr	r3, [r4, #4]
 8005b4e:	4642      	mov	r2, r8
 8005b50:	9300      	str	r3, [sp, #0]
 8005b52:	4628      	mov	r0, r5
 8005b54:	4653      	mov	r3, sl
 8005b56:	910b      	str	r1, [sp, #44]	; 0x2c
 8005b58:	f7ff fed4 	bl	8005904 <__cvt>
 8005b5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b5e:	4680      	mov	r8, r0
 8005b60:	2947      	cmp	r1, #71	; 0x47
 8005b62:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005b64:	d108      	bne.n	8005b78 <_printf_float+0x138>
 8005b66:	1cc8      	adds	r0, r1, #3
 8005b68:	db02      	blt.n	8005b70 <_printf_float+0x130>
 8005b6a:	6863      	ldr	r3, [r4, #4]
 8005b6c:	4299      	cmp	r1, r3
 8005b6e:	dd40      	ble.n	8005bf2 <_printf_float+0x1b2>
 8005b70:	f1a9 0902 	sub.w	r9, r9, #2
 8005b74:	fa5f f989 	uxtb.w	r9, r9
 8005b78:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005b7c:	d81f      	bhi.n	8005bbe <_printf_float+0x17e>
 8005b7e:	464a      	mov	r2, r9
 8005b80:	3901      	subs	r1, #1
 8005b82:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b86:	910d      	str	r1, [sp, #52]	; 0x34
 8005b88:	f7ff ff1b 	bl	80059c2 <__exponent>
 8005b8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b8e:	4682      	mov	sl, r0
 8005b90:	1813      	adds	r3, r2, r0
 8005b92:	2a01      	cmp	r2, #1
 8005b94:	6123      	str	r3, [r4, #16]
 8005b96:	dc02      	bgt.n	8005b9e <_printf_float+0x15e>
 8005b98:	6822      	ldr	r2, [r4, #0]
 8005b9a:	07d2      	lsls	r2, r2, #31
 8005b9c:	d501      	bpl.n	8005ba2 <_printf_float+0x162>
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	6123      	str	r3, [r4, #16]
 8005ba2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d09b      	beq.n	8005ae2 <_printf_float+0xa2>
 8005baa:	232d      	movs	r3, #45	; 0x2d
 8005bac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bb0:	e797      	b.n	8005ae2 <_printf_float+0xa2>
 8005bb2:	2947      	cmp	r1, #71	; 0x47
 8005bb4:	d1bc      	bne.n	8005b30 <_printf_float+0xf0>
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1ba      	bne.n	8005b30 <_printf_float+0xf0>
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e7b7      	b.n	8005b2e <_printf_float+0xee>
 8005bbe:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005bc2:	d118      	bne.n	8005bf6 <_printf_float+0x1b6>
 8005bc4:	2900      	cmp	r1, #0
 8005bc6:	6863      	ldr	r3, [r4, #4]
 8005bc8:	dd0b      	ble.n	8005be2 <_printf_float+0x1a2>
 8005bca:	6121      	str	r1, [r4, #16]
 8005bcc:	b913      	cbnz	r3, 8005bd4 <_printf_float+0x194>
 8005bce:	6822      	ldr	r2, [r4, #0]
 8005bd0:	07d0      	lsls	r0, r2, #31
 8005bd2:	d502      	bpl.n	8005bda <_printf_float+0x19a>
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	440b      	add	r3, r1
 8005bd8:	6123      	str	r3, [r4, #16]
 8005bda:	f04f 0a00 	mov.w	sl, #0
 8005bde:	65a1      	str	r1, [r4, #88]	; 0x58
 8005be0:	e7df      	b.n	8005ba2 <_printf_float+0x162>
 8005be2:	b913      	cbnz	r3, 8005bea <_printf_float+0x1aa>
 8005be4:	6822      	ldr	r2, [r4, #0]
 8005be6:	07d2      	lsls	r2, r2, #31
 8005be8:	d501      	bpl.n	8005bee <_printf_float+0x1ae>
 8005bea:	3302      	adds	r3, #2
 8005bec:	e7f4      	b.n	8005bd8 <_printf_float+0x198>
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e7f2      	b.n	8005bd8 <_printf_float+0x198>
 8005bf2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005bf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005bf8:	4299      	cmp	r1, r3
 8005bfa:	db05      	blt.n	8005c08 <_printf_float+0x1c8>
 8005bfc:	6823      	ldr	r3, [r4, #0]
 8005bfe:	6121      	str	r1, [r4, #16]
 8005c00:	07d8      	lsls	r0, r3, #31
 8005c02:	d5ea      	bpl.n	8005bda <_printf_float+0x19a>
 8005c04:	1c4b      	adds	r3, r1, #1
 8005c06:	e7e7      	b.n	8005bd8 <_printf_float+0x198>
 8005c08:	2900      	cmp	r1, #0
 8005c0a:	bfcc      	ite	gt
 8005c0c:	2201      	movgt	r2, #1
 8005c0e:	f1c1 0202 	rsble	r2, r1, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	e7e0      	b.n	8005bd8 <_printf_float+0x198>
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	055a      	lsls	r2, r3, #21
 8005c1a:	d407      	bmi.n	8005c2c <_printf_float+0x1ec>
 8005c1c:	6923      	ldr	r3, [r4, #16]
 8005c1e:	4642      	mov	r2, r8
 8005c20:	4631      	mov	r1, r6
 8005c22:	4628      	mov	r0, r5
 8005c24:	47b8      	blx	r7
 8005c26:	3001      	adds	r0, #1
 8005c28:	d12b      	bne.n	8005c82 <_printf_float+0x242>
 8005c2a:	e764      	b.n	8005af6 <_printf_float+0xb6>
 8005c2c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005c30:	f240 80dd 	bls.w	8005dee <_printf_float+0x3ae>
 8005c34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c38:	2200      	movs	r2, #0
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	f7fa febe 	bl	80009bc <__aeabi_dcmpeq>
 8005c40:	2800      	cmp	r0, #0
 8005c42:	d033      	beq.n	8005cac <_printf_float+0x26c>
 8005c44:	2301      	movs	r3, #1
 8005c46:	4631      	mov	r1, r6
 8005c48:	4628      	mov	r0, r5
 8005c4a:	4a35      	ldr	r2, [pc, #212]	; (8005d20 <_printf_float+0x2e0>)
 8005c4c:	47b8      	blx	r7
 8005c4e:	3001      	adds	r0, #1
 8005c50:	f43f af51 	beq.w	8005af6 <_printf_float+0xb6>
 8005c54:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	db02      	blt.n	8005c62 <_printf_float+0x222>
 8005c5c:	6823      	ldr	r3, [r4, #0]
 8005c5e:	07d8      	lsls	r0, r3, #31
 8005c60:	d50f      	bpl.n	8005c82 <_printf_float+0x242>
 8005c62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c66:	4631      	mov	r1, r6
 8005c68:	4628      	mov	r0, r5
 8005c6a:	47b8      	blx	r7
 8005c6c:	3001      	adds	r0, #1
 8005c6e:	f43f af42 	beq.w	8005af6 <_printf_float+0xb6>
 8005c72:	f04f 0800 	mov.w	r8, #0
 8005c76:	f104 091a 	add.w	r9, r4, #26
 8005c7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	4543      	cmp	r3, r8
 8005c80:	dc09      	bgt.n	8005c96 <_printf_float+0x256>
 8005c82:	6823      	ldr	r3, [r4, #0]
 8005c84:	079b      	lsls	r3, r3, #30
 8005c86:	f100 8102 	bmi.w	8005e8e <_printf_float+0x44e>
 8005c8a:	68e0      	ldr	r0, [r4, #12]
 8005c8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c8e:	4298      	cmp	r0, r3
 8005c90:	bfb8      	it	lt
 8005c92:	4618      	movlt	r0, r3
 8005c94:	e731      	b.n	8005afa <_printf_float+0xba>
 8005c96:	2301      	movs	r3, #1
 8005c98:	464a      	mov	r2, r9
 8005c9a:	4631      	mov	r1, r6
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	47b8      	blx	r7
 8005ca0:	3001      	adds	r0, #1
 8005ca2:	f43f af28 	beq.w	8005af6 <_printf_float+0xb6>
 8005ca6:	f108 0801 	add.w	r8, r8, #1
 8005caa:	e7e6      	b.n	8005c7a <_printf_float+0x23a>
 8005cac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	dc38      	bgt.n	8005d24 <_printf_float+0x2e4>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4631      	mov	r1, r6
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	4a19      	ldr	r2, [pc, #100]	; (8005d20 <_printf_float+0x2e0>)
 8005cba:	47b8      	blx	r7
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	f43f af1a 	beq.w	8005af6 <_printf_float+0xb6>
 8005cc2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	d102      	bne.n	8005cd0 <_printf_float+0x290>
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	07d9      	lsls	r1, r3, #31
 8005cce:	d5d8      	bpl.n	8005c82 <_printf_float+0x242>
 8005cd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005cd4:	4631      	mov	r1, r6
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	47b8      	blx	r7
 8005cda:	3001      	adds	r0, #1
 8005cdc:	f43f af0b 	beq.w	8005af6 <_printf_float+0xb6>
 8005ce0:	f04f 0900 	mov.w	r9, #0
 8005ce4:	f104 0a1a 	add.w	sl, r4, #26
 8005ce8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cea:	425b      	negs	r3, r3
 8005cec:	454b      	cmp	r3, r9
 8005cee:	dc01      	bgt.n	8005cf4 <_printf_float+0x2b4>
 8005cf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cf2:	e794      	b.n	8005c1e <_printf_float+0x1de>
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	4652      	mov	r2, sl
 8005cf8:	4631      	mov	r1, r6
 8005cfa:	4628      	mov	r0, r5
 8005cfc:	47b8      	blx	r7
 8005cfe:	3001      	adds	r0, #1
 8005d00:	f43f aef9 	beq.w	8005af6 <_printf_float+0xb6>
 8005d04:	f109 0901 	add.w	r9, r9, #1
 8005d08:	e7ee      	b.n	8005ce8 <_printf_float+0x2a8>
 8005d0a:	bf00      	nop
 8005d0c:	7fefffff 	.word	0x7fefffff
 8005d10:	08008784 	.word	0x08008784
 8005d14:	08008788 	.word	0x08008788
 8005d18:	08008790 	.word	0x08008790
 8005d1c:	0800878c 	.word	0x0800878c
 8005d20:	08008794 	.word	0x08008794
 8005d24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d26:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	bfa8      	it	ge
 8005d2c:	461a      	movge	r2, r3
 8005d2e:	2a00      	cmp	r2, #0
 8005d30:	4691      	mov	r9, r2
 8005d32:	dc37      	bgt.n	8005da4 <_printf_float+0x364>
 8005d34:	f04f 0b00 	mov.w	fp, #0
 8005d38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d3c:	f104 021a 	add.w	r2, r4, #26
 8005d40:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005d44:	ebaa 0309 	sub.w	r3, sl, r9
 8005d48:	455b      	cmp	r3, fp
 8005d4a:	dc33      	bgt.n	8005db4 <_printf_float+0x374>
 8005d4c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005d50:	429a      	cmp	r2, r3
 8005d52:	db3b      	blt.n	8005dcc <_printf_float+0x38c>
 8005d54:	6823      	ldr	r3, [r4, #0]
 8005d56:	07da      	lsls	r2, r3, #31
 8005d58:	d438      	bmi.n	8005dcc <_printf_float+0x38c>
 8005d5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d5c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005d5e:	eba3 020a 	sub.w	r2, r3, sl
 8005d62:	eba3 0901 	sub.w	r9, r3, r1
 8005d66:	4591      	cmp	r9, r2
 8005d68:	bfa8      	it	ge
 8005d6a:	4691      	movge	r9, r2
 8005d6c:	f1b9 0f00 	cmp.w	r9, #0
 8005d70:	dc34      	bgt.n	8005ddc <_printf_float+0x39c>
 8005d72:	f04f 0800 	mov.w	r8, #0
 8005d76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d7a:	f104 0a1a 	add.w	sl, r4, #26
 8005d7e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005d82:	1a9b      	subs	r3, r3, r2
 8005d84:	eba3 0309 	sub.w	r3, r3, r9
 8005d88:	4543      	cmp	r3, r8
 8005d8a:	f77f af7a 	ble.w	8005c82 <_printf_float+0x242>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4652      	mov	r2, sl
 8005d92:	4631      	mov	r1, r6
 8005d94:	4628      	mov	r0, r5
 8005d96:	47b8      	blx	r7
 8005d98:	3001      	adds	r0, #1
 8005d9a:	f43f aeac 	beq.w	8005af6 <_printf_float+0xb6>
 8005d9e:	f108 0801 	add.w	r8, r8, #1
 8005da2:	e7ec      	b.n	8005d7e <_printf_float+0x33e>
 8005da4:	4613      	mov	r3, r2
 8005da6:	4631      	mov	r1, r6
 8005da8:	4642      	mov	r2, r8
 8005daa:	4628      	mov	r0, r5
 8005dac:	47b8      	blx	r7
 8005dae:	3001      	adds	r0, #1
 8005db0:	d1c0      	bne.n	8005d34 <_printf_float+0x2f4>
 8005db2:	e6a0      	b.n	8005af6 <_printf_float+0xb6>
 8005db4:	2301      	movs	r3, #1
 8005db6:	4631      	mov	r1, r6
 8005db8:	4628      	mov	r0, r5
 8005dba:	920b      	str	r2, [sp, #44]	; 0x2c
 8005dbc:	47b8      	blx	r7
 8005dbe:	3001      	adds	r0, #1
 8005dc0:	f43f ae99 	beq.w	8005af6 <_printf_float+0xb6>
 8005dc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005dc6:	f10b 0b01 	add.w	fp, fp, #1
 8005dca:	e7b9      	b.n	8005d40 <_printf_float+0x300>
 8005dcc:	4631      	mov	r1, r6
 8005dce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005dd2:	4628      	mov	r0, r5
 8005dd4:	47b8      	blx	r7
 8005dd6:	3001      	adds	r0, #1
 8005dd8:	d1bf      	bne.n	8005d5a <_printf_float+0x31a>
 8005dda:	e68c      	b.n	8005af6 <_printf_float+0xb6>
 8005ddc:	464b      	mov	r3, r9
 8005dde:	4631      	mov	r1, r6
 8005de0:	4628      	mov	r0, r5
 8005de2:	eb08 020a 	add.w	r2, r8, sl
 8005de6:	47b8      	blx	r7
 8005de8:	3001      	adds	r0, #1
 8005dea:	d1c2      	bne.n	8005d72 <_printf_float+0x332>
 8005dec:	e683      	b.n	8005af6 <_printf_float+0xb6>
 8005dee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005df0:	2a01      	cmp	r2, #1
 8005df2:	dc01      	bgt.n	8005df8 <_printf_float+0x3b8>
 8005df4:	07db      	lsls	r3, r3, #31
 8005df6:	d537      	bpl.n	8005e68 <_printf_float+0x428>
 8005df8:	2301      	movs	r3, #1
 8005dfa:	4642      	mov	r2, r8
 8005dfc:	4631      	mov	r1, r6
 8005dfe:	4628      	mov	r0, r5
 8005e00:	47b8      	blx	r7
 8005e02:	3001      	adds	r0, #1
 8005e04:	f43f ae77 	beq.w	8005af6 <_printf_float+0xb6>
 8005e08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e0c:	4631      	mov	r1, r6
 8005e0e:	4628      	mov	r0, r5
 8005e10:	47b8      	blx	r7
 8005e12:	3001      	adds	r0, #1
 8005e14:	f43f ae6f 	beq.w	8005af6 <_printf_float+0xb6>
 8005e18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	2300      	movs	r3, #0
 8005e20:	f7fa fdcc 	bl	80009bc <__aeabi_dcmpeq>
 8005e24:	b9d8      	cbnz	r0, 8005e5e <_printf_float+0x41e>
 8005e26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e28:	f108 0201 	add.w	r2, r8, #1
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	4631      	mov	r1, r6
 8005e30:	4628      	mov	r0, r5
 8005e32:	47b8      	blx	r7
 8005e34:	3001      	adds	r0, #1
 8005e36:	d10e      	bne.n	8005e56 <_printf_float+0x416>
 8005e38:	e65d      	b.n	8005af6 <_printf_float+0xb6>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	464a      	mov	r2, r9
 8005e3e:	4631      	mov	r1, r6
 8005e40:	4628      	mov	r0, r5
 8005e42:	47b8      	blx	r7
 8005e44:	3001      	adds	r0, #1
 8005e46:	f43f ae56 	beq.w	8005af6 <_printf_float+0xb6>
 8005e4a:	f108 0801 	add.w	r8, r8, #1
 8005e4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e50:	3b01      	subs	r3, #1
 8005e52:	4543      	cmp	r3, r8
 8005e54:	dcf1      	bgt.n	8005e3a <_printf_float+0x3fa>
 8005e56:	4653      	mov	r3, sl
 8005e58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e5c:	e6e0      	b.n	8005c20 <_printf_float+0x1e0>
 8005e5e:	f04f 0800 	mov.w	r8, #0
 8005e62:	f104 091a 	add.w	r9, r4, #26
 8005e66:	e7f2      	b.n	8005e4e <_printf_float+0x40e>
 8005e68:	2301      	movs	r3, #1
 8005e6a:	4642      	mov	r2, r8
 8005e6c:	e7df      	b.n	8005e2e <_printf_float+0x3ee>
 8005e6e:	2301      	movs	r3, #1
 8005e70:	464a      	mov	r2, r9
 8005e72:	4631      	mov	r1, r6
 8005e74:	4628      	mov	r0, r5
 8005e76:	47b8      	blx	r7
 8005e78:	3001      	adds	r0, #1
 8005e7a:	f43f ae3c 	beq.w	8005af6 <_printf_float+0xb6>
 8005e7e:	f108 0801 	add.w	r8, r8, #1
 8005e82:	68e3      	ldr	r3, [r4, #12]
 8005e84:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005e86:	1a5b      	subs	r3, r3, r1
 8005e88:	4543      	cmp	r3, r8
 8005e8a:	dcf0      	bgt.n	8005e6e <_printf_float+0x42e>
 8005e8c:	e6fd      	b.n	8005c8a <_printf_float+0x24a>
 8005e8e:	f04f 0800 	mov.w	r8, #0
 8005e92:	f104 0919 	add.w	r9, r4, #25
 8005e96:	e7f4      	b.n	8005e82 <_printf_float+0x442>

08005e98 <_printf_common>:
 8005e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e9c:	4616      	mov	r6, r2
 8005e9e:	4699      	mov	r9, r3
 8005ea0:	688a      	ldr	r2, [r1, #8]
 8005ea2:	690b      	ldr	r3, [r1, #16]
 8005ea4:	4607      	mov	r7, r0
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	bfb8      	it	lt
 8005eaa:	4613      	movlt	r3, r2
 8005eac:	6033      	str	r3, [r6, #0]
 8005eae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005eb2:	460c      	mov	r4, r1
 8005eb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005eb8:	b10a      	cbz	r2, 8005ebe <_printf_common+0x26>
 8005eba:	3301      	adds	r3, #1
 8005ebc:	6033      	str	r3, [r6, #0]
 8005ebe:	6823      	ldr	r3, [r4, #0]
 8005ec0:	0699      	lsls	r1, r3, #26
 8005ec2:	bf42      	ittt	mi
 8005ec4:	6833      	ldrmi	r3, [r6, #0]
 8005ec6:	3302      	addmi	r3, #2
 8005ec8:	6033      	strmi	r3, [r6, #0]
 8005eca:	6825      	ldr	r5, [r4, #0]
 8005ecc:	f015 0506 	ands.w	r5, r5, #6
 8005ed0:	d106      	bne.n	8005ee0 <_printf_common+0x48>
 8005ed2:	f104 0a19 	add.w	sl, r4, #25
 8005ed6:	68e3      	ldr	r3, [r4, #12]
 8005ed8:	6832      	ldr	r2, [r6, #0]
 8005eda:	1a9b      	subs	r3, r3, r2
 8005edc:	42ab      	cmp	r3, r5
 8005ede:	dc28      	bgt.n	8005f32 <_printf_common+0x9a>
 8005ee0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ee4:	1e13      	subs	r3, r2, #0
 8005ee6:	6822      	ldr	r2, [r4, #0]
 8005ee8:	bf18      	it	ne
 8005eea:	2301      	movne	r3, #1
 8005eec:	0692      	lsls	r2, r2, #26
 8005eee:	d42d      	bmi.n	8005f4c <_printf_common+0xb4>
 8005ef0:	4649      	mov	r1, r9
 8005ef2:	4638      	mov	r0, r7
 8005ef4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ef8:	47c0      	blx	r8
 8005efa:	3001      	adds	r0, #1
 8005efc:	d020      	beq.n	8005f40 <_printf_common+0xa8>
 8005efe:	6823      	ldr	r3, [r4, #0]
 8005f00:	68e5      	ldr	r5, [r4, #12]
 8005f02:	f003 0306 	and.w	r3, r3, #6
 8005f06:	2b04      	cmp	r3, #4
 8005f08:	bf18      	it	ne
 8005f0a:	2500      	movne	r5, #0
 8005f0c:	6832      	ldr	r2, [r6, #0]
 8005f0e:	f04f 0600 	mov.w	r6, #0
 8005f12:	68a3      	ldr	r3, [r4, #8]
 8005f14:	bf08      	it	eq
 8005f16:	1aad      	subeq	r5, r5, r2
 8005f18:	6922      	ldr	r2, [r4, #16]
 8005f1a:	bf08      	it	eq
 8005f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f20:	4293      	cmp	r3, r2
 8005f22:	bfc4      	itt	gt
 8005f24:	1a9b      	subgt	r3, r3, r2
 8005f26:	18ed      	addgt	r5, r5, r3
 8005f28:	341a      	adds	r4, #26
 8005f2a:	42b5      	cmp	r5, r6
 8005f2c:	d11a      	bne.n	8005f64 <_printf_common+0xcc>
 8005f2e:	2000      	movs	r0, #0
 8005f30:	e008      	b.n	8005f44 <_printf_common+0xac>
 8005f32:	2301      	movs	r3, #1
 8005f34:	4652      	mov	r2, sl
 8005f36:	4649      	mov	r1, r9
 8005f38:	4638      	mov	r0, r7
 8005f3a:	47c0      	blx	r8
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	d103      	bne.n	8005f48 <_printf_common+0xb0>
 8005f40:	f04f 30ff 	mov.w	r0, #4294967295
 8005f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f48:	3501      	adds	r5, #1
 8005f4a:	e7c4      	b.n	8005ed6 <_printf_common+0x3e>
 8005f4c:	2030      	movs	r0, #48	; 0x30
 8005f4e:	18e1      	adds	r1, r4, r3
 8005f50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f54:	1c5a      	adds	r2, r3, #1
 8005f56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f5a:	4422      	add	r2, r4
 8005f5c:	3302      	adds	r3, #2
 8005f5e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f62:	e7c5      	b.n	8005ef0 <_printf_common+0x58>
 8005f64:	2301      	movs	r3, #1
 8005f66:	4622      	mov	r2, r4
 8005f68:	4649      	mov	r1, r9
 8005f6a:	4638      	mov	r0, r7
 8005f6c:	47c0      	blx	r8
 8005f6e:	3001      	adds	r0, #1
 8005f70:	d0e6      	beq.n	8005f40 <_printf_common+0xa8>
 8005f72:	3601      	adds	r6, #1
 8005f74:	e7d9      	b.n	8005f2a <_printf_common+0x92>
	...

08005f78 <_printf_i>:
 8005f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f7c:	7e0f      	ldrb	r7, [r1, #24]
 8005f7e:	4691      	mov	r9, r2
 8005f80:	2f78      	cmp	r7, #120	; 0x78
 8005f82:	4680      	mov	r8, r0
 8005f84:	460c      	mov	r4, r1
 8005f86:	469a      	mov	sl, r3
 8005f88:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f8e:	d807      	bhi.n	8005fa0 <_printf_i+0x28>
 8005f90:	2f62      	cmp	r7, #98	; 0x62
 8005f92:	d80a      	bhi.n	8005faa <_printf_i+0x32>
 8005f94:	2f00      	cmp	r7, #0
 8005f96:	f000 80d9 	beq.w	800614c <_printf_i+0x1d4>
 8005f9a:	2f58      	cmp	r7, #88	; 0x58
 8005f9c:	f000 80a4 	beq.w	80060e8 <_printf_i+0x170>
 8005fa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005fa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fa8:	e03a      	b.n	8006020 <_printf_i+0xa8>
 8005faa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005fae:	2b15      	cmp	r3, #21
 8005fb0:	d8f6      	bhi.n	8005fa0 <_printf_i+0x28>
 8005fb2:	a101      	add	r1, pc, #4	; (adr r1, 8005fb8 <_printf_i+0x40>)
 8005fb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fb8:	08006011 	.word	0x08006011
 8005fbc:	08006025 	.word	0x08006025
 8005fc0:	08005fa1 	.word	0x08005fa1
 8005fc4:	08005fa1 	.word	0x08005fa1
 8005fc8:	08005fa1 	.word	0x08005fa1
 8005fcc:	08005fa1 	.word	0x08005fa1
 8005fd0:	08006025 	.word	0x08006025
 8005fd4:	08005fa1 	.word	0x08005fa1
 8005fd8:	08005fa1 	.word	0x08005fa1
 8005fdc:	08005fa1 	.word	0x08005fa1
 8005fe0:	08005fa1 	.word	0x08005fa1
 8005fe4:	08006133 	.word	0x08006133
 8005fe8:	08006055 	.word	0x08006055
 8005fec:	08006115 	.word	0x08006115
 8005ff0:	08005fa1 	.word	0x08005fa1
 8005ff4:	08005fa1 	.word	0x08005fa1
 8005ff8:	08006155 	.word	0x08006155
 8005ffc:	08005fa1 	.word	0x08005fa1
 8006000:	08006055 	.word	0x08006055
 8006004:	08005fa1 	.word	0x08005fa1
 8006008:	08005fa1 	.word	0x08005fa1
 800600c:	0800611d 	.word	0x0800611d
 8006010:	682b      	ldr	r3, [r5, #0]
 8006012:	1d1a      	adds	r2, r3, #4
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	602a      	str	r2, [r5, #0]
 8006018:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800601c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006020:	2301      	movs	r3, #1
 8006022:	e0a4      	b.n	800616e <_printf_i+0x1f6>
 8006024:	6820      	ldr	r0, [r4, #0]
 8006026:	6829      	ldr	r1, [r5, #0]
 8006028:	0606      	lsls	r6, r0, #24
 800602a:	f101 0304 	add.w	r3, r1, #4
 800602e:	d50a      	bpl.n	8006046 <_printf_i+0xce>
 8006030:	680e      	ldr	r6, [r1, #0]
 8006032:	602b      	str	r3, [r5, #0]
 8006034:	2e00      	cmp	r6, #0
 8006036:	da03      	bge.n	8006040 <_printf_i+0xc8>
 8006038:	232d      	movs	r3, #45	; 0x2d
 800603a:	4276      	negs	r6, r6
 800603c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006040:	230a      	movs	r3, #10
 8006042:	485e      	ldr	r0, [pc, #376]	; (80061bc <_printf_i+0x244>)
 8006044:	e019      	b.n	800607a <_printf_i+0x102>
 8006046:	680e      	ldr	r6, [r1, #0]
 8006048:	f010 0f40 	tst.w	r0, #64	; 0x40
 800604c:	602b      	str	r3, [r5, #0]
 800604e:	bf18      	it	ne
 8006050:	b236      	sxthne	r6, r6
 8006052:	e7ef      	b.n	8006034 <_printf_i+0xbc>
 8006054:	682b      	ldr	r3, [r5, #0]
 8006056:	6820      	ldr	r0, [r4, #0]
 8006058:	1d19      	adds	r1, r3, #4
 800605a:	6029      	str	r1, [r5, #0]
 800605c:	0601      	lsls	r1, r0, #24
 800605e:	d501      	bpl.n	8006064 <_printf_i+0xec>
 8006060:	681e      	ldr	r6, [r3, #0]
 8006062:	e002      	b.n	800606a <_printf_i+0xf2>
 8006064:	0646      	lsls	r6, r0, #25
 8006066:	d5fb      	bpl.n	8006060 <_printf_i+0xe8>
 8006068:	881e      	ldrh	r6, [r3, #0]
 800606a:	2f6f      	cmp	r7, #111	; 0x6f
 800606c:	bf0c      	ite	eq
 800606e:	2308      	moveq	r3, #8
 8006070:	230a      	movne	r3, #10
 8006072:	4852      	ldr	r0, [pc, #328]	; (80061bc <_printf_i+0x244>)
 8006074:	2100      	movs	r1, #0
 8006076:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800607a:	6865      	ldr	r5, [r4, #4]
 800607c:	2d00      	cmp	r5, #0
 800607e:	bfa8      	it	ge
 8006080:	6821      	ldrge	r1, [r4, #0]
 8006082:	60a5      	str	r5, [r4, #8]
 8006084:	bfa4      	itt	ge
 8006086:	f021 0104 	bicge.w	r1, r1, #4
 800608a:	6021      	strge	r1, [r4, #0]
 800608c:	b90e      	cbnz	r6, 8006092 <_printf_i+0x11a>
 800608e:	2d00      	cmp	r5, #0
 8006090:	d04d      	beq.n	800612e <_printf_i+0x1b6>
 8006092:	4615      	mov	r5, r2
 8006094:	fbb6 f1f3 	udiv	r1, r6, r3
 8006098:	fb03 6711 	mls	r7, r3, r1, r6
 800609c:	5dc7      	ldrb	r7, [r0, r7]
 800609e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80060a2:	4637      	mov	r7, r6
 80060a4:	42bb      	cmp	r3, r7
 80060a6:	460e      	mov	r6, r1
 80060a8:	d9f4      	bls.n	8006094 <_printf_i+0x11c>
 80060aa:	2b08      	cmp	r3, #8
 80060ac:	d10b      	bne.n	80060c6 <_printf_i+0x14e>
 80060ae:	6823      	ldr	r3, [r4, #0]
 80060b0:	07de      	lsls	r6, r3, #31
 80060b2:	d508      	bpl.n	80060c6 <_printf_i+0x14e>
 80060b4:	6923      	ldr	r3, [r4, #16]
 80060b6:	6861      	ldr	r1, [r4, #4]
 80060b8:	4299      	cmp	r1, r3
 80060ba:	bfde      	ittt	le
 80060bc:	2330      	movle	r3, #48	; 0x30
 80060be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060c6:	1b52      	subs	r2, r2, r5
 80060c8:	6122      	str	r2, [r4, #16]
 80060ca:	464b      	mov	r3, r9
 80060cc:	4621      	mov	r1, r4
 80060ce:	4640      	mov	r0, r8
 80060d0:	f8cd a000 	str.w	sl, [sp]
 80060d4:	aa03      	add	r2, sp, #12
 80060d6:	f7ff fedf 	bl	8005e98 <_printf_common>
 80060da:	3001      	adds	r0, #1
 80060dc:	d14c      	bne.n	8006178 <_printf_i+0x200>
 80060de:	f04f 30ff 	mov.w	r0, #4294967295
 80060e2:	b004      	add	sp, #16
 80060e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e8:	4834      	ldr	r0, [pc, #208]	; (80061bc <_printf_i+0x244>)
 80060ea:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80060ee:	6829      	ldr	r1, [r5, #0]
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	f851 6b04 	ldr.w	r6, [r1], #4
 80060f6:	6029      	str	r1, [r5, #0]
 80060f8:	061d      	lsls	r5, r3, #24
 80060fa:	d514      	bpl.n	8006126 <_printf_i+0x1ae>
 80060fc:	07df      	lsls	r7, r3, #31
 80060fe:	bf44      	itt	mi
 8006100:	f043 0320 	orrmi.w	r3, r3, #32
 8006104:	6023      	strmi	r3, [r4, #0]
 8006106:	b91e      	cbnz	r6, 8006110 <_printf_i+0x198>
 8006108:	6823      	ldr	r3, [r4, #0]
 800610a:	f023 0320 	bic.w	r3, r3, #32
 800610e:	6023      	str	r3, [r4, #0]
 8006110:	2310      	movs	r3, #16
 8006112:	e7af      	b.n	8006074 <_printf_i+0xfc>
 8006114:	6823      	ldr	r3, [r4, #0]
 8006116:	f043 0320 	orr.w	r3, r3, #32
 800611a:	6023      	str	r3, [r4, #0]
 800611c:	2378      	movs	r3, #120	; 0x78
 800611e:	4828      	ldr	r0, [pc, #160]	; (80061c0 <_printf_i+0x248>)
 8006120:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006124:	e7e3      	b.n	80060ee <_printf_i+0x176>
 8006126:	0659      	lsls	r1, r3, #25
 8006128:	bf48      	it	mi
 800612a:	b2b6      	uxthmi	r6, r6
 800612c:	e7e6      	b.n	80060fc <_printf_i+0x184>
 800612e:	4615      	mov	r5, r2
 8006130:	e7bb      	b.n	80060aa <_printf_i+0x132>
 8006132:	682b      	ldr	r3, [r5, #0]
 8006134:	6826      	ldr	r6, [r4, #0]
 8006136:	1d18      	adds	r0, r3, #4
 8006138:	6961      	ldr	r1, [r4, #20]
 800613a:	6028      	str	r0, [r5, #0]
 800613c:	0635      	lsls	r5, r6, #24
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	d501      	bpl.n	8006146 <_printf_i+0x1ce>
 8006142:	6019      	str	r1, [r3, #0]
 8006144:	e002      	b.n	800614c <_printf_i+0x1d4>
 8006146:	0670      	lsls	r0, r6, #25
 8006148:	d5fb      	bpl.n	8006142 <_printf_i+0x1ca>
 800614a:	8019      	strh	r1, [r3, #0]
 800614c:	2300      	movs	r3, #0
 800614e:	4615      	mov	r5, r2
 8006150:	6123      	str	r3, [r4, #16]
 8006152:	e7ba      	b.n	80060ca <_printf_i+0x152>
 8006154:	682b      	ldr	r3, [r5, #0]
 8006156:	2100      	movs	r1, #0
 8006158:	1d1a      	adds	r2, r3, #4
 800615a:	602a      	str	r2, [r5, #0]
 800615c:	681d      	ldr	r5, [r3, #0]
 800615e:	6862      	ldr	r2, [r4, #4]
 8006160:	4628      	mov	r0, r5
 8006162:	f000 fef7 	bl	8006f54 <memchr>
 8006166:	b108      	cbz	r0, 800616c <_printf_i+0x1f4>
 8006168:	1b40      	subs	r0, r0, r5
 800616a:	6060      	str	r0, [r4, #4]
 800616c:	6863      	ldr	r3, [r4, #4]
 800616e:	6123      	str	r3, [r4, #16]
 8006170:	2300      	movs	r3, #0
 8006172:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006176:	e7a8      	b.n	80060ca <_printf_i+0x152>
 8006178:	462a      	mov	r2, r5
 800617a:	4649      	mov	r1, r9
 800617c:	4640      	mov	r0, r8
 800617e:	6923      	ldr	r3, [r4, #16]
 8006180:	47d0      	blx	sl
 8006182:	3001      	adds	r0, #1
 8006184:	d0ab      	beq.n	80060de <_printf_i+0x166>
 8006186:	6823      	ldr	r3, [r4, #0]
 8006188:	079b      	lsls	r3, r3, #30
 800618a:	d413      	bmi.n	80061b4 <_printf_i+0x23c>
 800618c:	68e0      	ldr	r0, [r4, #12]
 800618e:	9b03      	ldr	r3, [sp, #12]
 8006190:	4298      	cmp	r0, r3
 8006192:	bfb8      	it	lt
 8006194:	4618      	movlt	r0, r3
 8006196:	e7a4      	b.n	80060e2 <_printf_i+0x16a>
 8006198:	2301      	movs	r3, #1
 800619a:	4632      	mov	r2, r6
 800619c:	4649      	mov	r1, r9
 800619e:	4640      	mov	r0, r8
 80061a0:	47d0      	blx	sl
 80061a2:	3001      	adds	r0, #1
 80061a4:	d09b      	beq.n	80060de <_printf_i+0x166>
 80061a6:	3501      	adds	r5, #1
 80061a8:	68e3      	ldr	r3, [r4, #12]
 80061aa:	9903      	ldr	r1, [sp, #12]
 80061ac:	1a5b      	subs	r3, r3, r1
 80061ae:	42ab      	cmp	r3, r5
 80061b0:	dcf2      	bgt.n	8006198 <_printf_i+0x220>
 80061b2:	e7eb      	b.n	800618c <_printf_i+0x214>
 80061b4:	2500      	movs	r5, #0
 80061b6:	f104 0619 	add.w	r6, r4, #25
 80061ba:	e7f5      	b.n	80061a8 <_printf_i+0x230>
 80061bc:	08008796 	.word	0x08008796
 80061c0:	080087a7 	.word	0x080087a7

080061c4 <siprintf>:
 80061c4:	b40e      	push	{r1, r2, r3}
 80061c6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80061ca:	b500      	push	{lr}
 80061cc:	b09c      	sub	sp, #112	; 0x70
 80061ce:	ab1d      	add	r3, sp, #116	; 0x74
 80061d0:	9002      	str	r0, [sp, #8]
 80061d2:	9006      	str	r0, [sp, #24]
 80061d4:	9107      	str	r1, [sp, #28]
 80061d6:	9104      	str	r1, [sp, #16]
 80061d8:	4808      	ldr	r0, [pc, #32]	; (80061fc <siprintf+0x38>)
 80061da:	4909      	ldr	r1, [pc, #36]	; (8006200 <siprintf+0x3c>)
 80061dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80061e0:	9105      	str	r1, [sp, #20]
 80061e2:	6800      	ldr	r0, [r0, #0]
 80061e4:	a902      	add	r1, sp, #8
 80061e6:	9301      	str	r3, [sp, #4]
 80061e8:	f001 fb9e 	bl	8007928 <_svfiprintf_r>
 80061ec:	2200      	movs	r2, #0
 80061ee:	9b02      	ldr	r3, [sp, #8]
 80061f0:	701a      	strb	r2, [r3, #0]
 80061f2:	b01c      	add	sp, #112	; 0x70
 80061f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80061f8:	b003      	add	sp, #12
 80061fa:	4770      	bx	lr
 80061fc:	2000002c 	.word	0x2000002c
 8006200:	ffff0208 	.word	0xffff0208

08006204 <strcat>:
 8006204:	4602      	mov	r2, r0
 8006206:	b510      	push	{r4, lr}
 8006208:	7814      	ldrb	r4, [r2, #0]
 800620a:	4613      	mov	r3, r2
 800620c:	3201      	adds	r2, #1
 800620e:	2c00      	cmp	r4, #0
 8006210:	d1fa      	bne.n	8006208 <strcat+0x4>
 8006212:	3b01      	subs	r3, #1
 8006214:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006218:	f803 2f01 	strb.w	r2, [r3, #1]!
 800621c:	2a00      	cmp	r2, #0
 800621e:	d1f9      	bne.n	8006214 <strcat+0x10>
 8006220:	bd10      	pop	{r4, pc}

08006222 <strncpy>:
 8006222:	4603      	mov	r3, r0
 8006224:	b510      	push	{r4, lr}
 8006226:	3901      	subs	r1, #1
 8006228:	b132      	cbz	r2, 8006238 <strncpy+0x16>
 800622a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800622e:	3a01      	subs	r2, #1
 8006230:	f803 4b01 	strb.w	r4, [r3], #1
 8006234:	2c00      	cmp	r4, #0
 8006236:	d1f7      	bne.n	8006228 <strncpy+0x6>
 8006238:	2100      	movs	r1, #0
 800623a:	441a      	add	r2, r3
 800623c:	4293      	cmp	r3, r2
 800623e:	d100      	bne.n	8006242 <strncpy+0x20>
 8006240:	bd10      	pop	{r4, pc}
 8006242:	f803 1b01 	strb.w	r1, [r3], #1
 8006246:	e7f9      	b.n	800623c <strncpy+0x1a>

08006248 <quorem>:
 8006248:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800624c:	6903      	ldr	r3, [r0, #16]
 800624e:	690c      	ldr	r4, [r1, #16]
 8006250:	4607      	mov	r7, r0
 8006252:	42a3      	cmp	r3, r4
 8006254:	f2c0 8082 	blt.w	800635c <quorem+0x114>
 8006258:	3c01      	subs	r4, #1
 800625a:	f100 0514 	add.w	r5, r0, #20
 800625e:	f101 0814 	add.w	r8, r1, #20
 8006262:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006266:	9301      	str	r3, [sp, #4]
 8006268:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800626c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006270:	3301      	adds	r3, #1
 8006272:	429a      	cmp	r2, r3
 8006274:	fbb2 f6f3 	udiv	r6, r2, r3
 8006278:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800627c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006280:	d331      	bcc.n	80062e6 <quorem+0x9e>
 8006282:	f04f 0e00 	mov.w	lr, #0
 8006286:	4640      	mov	r0, r8
 8006288:	46ac      	mov	ip, r5
 800628a:	46f2      	mov	sl, lr
 800628c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006290:	b293      	uxth	r3, r2
 8006292:	fb06 e303 	mla	r3, r6, r3, lr
 8006296:	0c12      	lsrs	r2, r2, #16
 8006298:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800629c:	b29b      	uxth	r3, r3
 800629e:	fb06 e202 	mla	r2, r6, r2, lr
 80062a2:	ebaa 0303 	sub.w	r3, sl, r3
 80062a6:	f8dc a000 	ldr.w	sl, [ip]
 80062aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80062ae:	fa1f fa8a 	uxth.w	sl, sl
 80062b2:	4453      	add	r3, sl
 80062b4:	f8dc a000 	ldr.w	sl, [ip]
 80062b8:	b292      	uxth	r2, r2
 80062ba:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80062be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062c8:	4581      	cmp	r9, r0
 80062ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80062ce:	f84c 3b04 	str.w	r3, [ip], #4
 80062d2:	d2db      	bcs.n	800628c <quorem+0x44>
 80062d4:	f855 300b 	ldr.w	r3, [r5, fp]
 80062d8:	b92b      	cbnz	r3, 80062e6 <quorem+0x9e>
 80062da:	9b01      	ldr	r3, [sp, #4]
 80062dc:	3b04      	subs	r3, #4
 80062de:	429d      	cmp	r5, r3
 80062e0:	461a      	mov	r2, r3
 80062e2:	d32f      	bcc.n	8006344 <quorem+0xfc>
 80062e4:	613c      	str	r4, [r7, #16]
 80062e6:	4638      	mov	r0, r7
 80062e8:	f001 f8ce 	bl	8007488 <__mcmp>
 80062ec:	2800      	cmp	r0, #0
 80062ee:	db25      	blt.n	800633c <quorem+0xf4>
 80062f0:	4628      	mov	r0, r5
 80062f2:	f04f 0c00 	mov.w	ip, #0
 80062f6:	3601      	adds	r6, #1
 80062f8:	f858 1b04 	ldr.w	r1, [r8], #4
 80062fc:	f8d0 e000 	ldr.w	lr, [r0]
 8006300:	b28b      	uxth	r3, r1
 8006302:	ebac 0303 	sub.w	r3, ip, r3
 8006306:	fa1f f28e 	uxth.w	r2, lr
 800630a:	4413      	add	r3, r2
 800630c:	0c0a      	lsrs	r2, r1, #16
 800630e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006312:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006316:	b29b      	uxth	r3, r3
 8006318:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800631c:	45c1      	cmp	r9, r8
 800631e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006322:	f840 3b04 	str.w	r3, [r0], #4
 8006326:	d2e7      	bcs.n	80062f8 <quorem+0xb0>
 8006328:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800632c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006330:	b922      	cbnz	r2, 800633c <quorem+0xf4>
 8006332:	3b04      	subs	r3, #4
 8006334:	429d      	cmp	r5, r3
 8006336:	461a      	mov	r2, r3
 8006338:	d30a      	bcc.n	8006350 <quorem+0x108>
 800633a:	613c      	str	r4, [r7, #16]
 800633c:	4630      	mov	r0, r6
 800633e:	b003      	add	sp, #12
 8006340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006344:	6812      	ldr	r2, [r2, #0]
 8006346:	3b04      	subs	r3, #4
 8006348:	2a00      	cmp	r2, #0
 800634a:	d1cb      	bne.n	80062e4 <quorem+0x9c>
 800634c:	3c01      	subs	r4, #1
 800634e:	e7c6      	b.n	80062de <quorem+0x96>
 8006350:	6812      	ldr	r2, [r2, #0]
 8006352:	3b04      	subs	r3, #4
 8006354:	2a00      	cmp	r2, #0
 8006356:	d1f0      	bne.n	800633a <quorem+0xf2>
 8006358:	3c01      	subs	r4, #1
 800635a:	e7eb      	b.n	8006334 <quorem+0xec>
 800635c:	2000      	movs	r0, #0
 800635e:	e7ee      	b.n	800633e <quorem+0xf6>

08006360 <_dtoa_r>:
 8006360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006364:	4616      	mov	r6, r2
 8006366:	461f      	mov	r7, r3
 8006368:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800636a:	b099      	sub	sp, #100	; 0x64
 800636c:	4605      	mov	r5, r0
 800636e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006372:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006376:	b974      	cbnz	r4, 8006396 <_dtoa_r+0x36>
 8006378:	2010      	movs	r0, #16
 800637a:	f000 fde3 	bl	8006f44 <malloc>
 800637e:	4602      	mov	r2, r0
 8006380:	6268      	str	r0, [r5, #36]	; 0x24
 8006382:	b920      	cbnz	r0, 800638e <_dtoa_r+0x2e>
 8006384:	21ea      	movs	r1, #234	; 0xea
 8006386:	4ba8      	ldr	r3, [pc, #672]	; (8006628 <_dtoa_r+0x2c8>)
 8006388:	48a8      	ldr	r0, [pc, #672]	; (800662c <_dtoa_r+0x2cc>)
 800638a:	f001 fbdd 	bl	8007b48 <__assert_func>
 800638e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006392:	6004      	str	r4, [r0, #0]
 8006394:	60c4      	str	r4, [r0, #12]
 8006396:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006398:	6819      	ldr	r1, [r3, #0]
 800639a:	b151      	cbz	r1, 80063b2 <_dtoa_r+0x52>
 800639c:	685a      	ldr	r2, [r3, #4]
 800639e:	2301      	movs	r3, #1
 80063a0:	4093      	lsls	r3, r2
 80063a2:	604a      	str	r2, [r1, #4]
 80063a4:	608b      	str	r3, [r1, #8]
 80063a6:	4628      	mov	r0, r5
 80063a8:	f000 fe30 	bl	800700c <_Bfree>
 80063ac:	2200      	movs	r2, #0
 80063ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80063b0:	601a      	str	r2, [r3, #0]
 80063b2:	1e3b      	subs	r3, r7, #0
 80063b4:	bfaf      	iteee	ge
 80063b6:	2300      	movge	r3, #0
 80063b8:	2201      	movlt	r2, #1
 80063ba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80063be:	9305      	strlt	r3, [sp, #20]
 80063c0:	bfa8      	it	ge
 80063c2:	f8c8 3000 	strge.w	r3, [r8]
 80063c6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80063ca:	4b99      	ldr	r3, [pc, #612]	; (8006630 <_dtoa_r+0x2d0>)
 80063cc:	bfb8      	it	lt
 80063ce:	f8c8 2000 	strlt.w	r2, [r8]
 80063d2:	ea33 0309 	bics.w	r3, r3, r9
 80063d6:	d119      	bne.n	800640c <_dtoa_r+0xac>
 80063d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80063dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80063de:	6013      	str	r3, [r2, #0]
 80063e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063e4:	4333      	orrs	r3, r6
 80063e6:	f000 857f 	beq.w	8006ee8 <_dtoa_r+0xb88>
 80063ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80063ec:	b953      	cbnz	r3, 8006404 <_dtoa_r+0xa4>
 80063ee:	4b91      	ldr	r3, [pc, #580]	; (8006634 <_dtoa_r+0x2d4>)
 80063f0:	e022      	b.n	8006438 <_dtoa_r+0xd8>
 80063f2:	4b91      	ldr	r3, [pc, #580]	; (8006638 <_dtoa_r+0x2d8>)
 80063f4:	9303      	str	r3, [sp, #12]
 80063f6:	3308      	adds	r3, #8
 80063f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80063fa:	6013      	str	r3, [r2, #0]
 80063fc:	9803      	ldr	r0, [sp, #12]
 80063fe:	b019      	add	sp, #100	; 0x64
 8006400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006404:	4b8b      	ldr	r3, [pc, #556]	; (8006634 <_dtoa_r+0x2d4>)
 8006406:	9303      	str	r3, [sp, #12]
 8006408:	3303      	adds	r3, #3
 800640a:	e7f5      	b.n	80063f8 <_dtoa_r+0x98>
 800640c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006410:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006414:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006418:	2200      	movs	r2, #0
 800641a:	2300      	movs	r3, #0
 800641c:	f7fa face 	bl	80009bc <__aeabi_dcmpeq>
 8006420:	4680      	mov	r8, r0
 8006422:	b158      	cbz	r0, 800643c <_dtoa_r+0xdc>
 8006424:	2301      	movs	r3, #1
 8006426:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006428:	6013      	str	r3, [r2, #0]
 800642a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 8558 	beq.w	8006ee2 <_dtoa_r+0xb82>
 8006432:	4882      	ldr	r0, [pc, #520]	; (800663c <_dtoa_r+0x2dc>)
 8006434:	6018      	str	r0, [r3, #0]
 8006436:	1e43      	subs	r3, r0, #1
 8006438:	9303      	str	r3, [sp, #12]
 800643a:	e7df      	b.n	80063fc <_dtoa_r+0x9c>
 800643c:	ab16      	add	r3, sp, #88	; 0x58
 800643e:	9301      	str	r3, [sp, #4]
 8006440:	ab17      	add	r3, sp, #92	; 0x5c
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	4628      	mov	r0, r5
 8006446:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800644a:	f001 f8c5 	bl	80075d8 <__d2b>
 800644e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006452:	4683      	mov	fp, r0
 8006454:	2c00      	cmp	r4, #0
 8006456:	d07f      	beq.n	8006558 <_dtoa_r+0x1f8>
 8006458:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800645c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800645e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006462:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006466:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800646a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800646e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006472:	2200      	movs	r2, #0
 8006474:	4b72      	ldr	r3, [pc, #456]	; (8006640 <_dtoa_r+0x2e0>)
 8006476:	f7f9 fe81 	bl	800017c <__aeabi_dsub>
 800647a:	a365      	add	r3, pc, #404	; (adr r3, 8006610 <_dtoa_r+0x2b0>)
 800647c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006480:	f7fa f834 	bl	80004ec <__aeabi_dmul>
 8006484:	a364      	add	r3, pc, #400	; (adr r3, 8006618 <_dtoa_r+0x2b8>)
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7f9 fe79 	bl	8000180 <__adddf3>
 800648e:	4606      	mov	r6, r0
 8006490:	4620      	mov	r0, r4
 8006492:	460f      	mov	r7, r1
 8006494:	f7f9 ffc0 	bl	8000418 <__aeabi_i2d>
 8006498:	a361      	add	r3, pc, #388	; (adr r3, 8006620 <_dtoa_r+0x2c0>)
 800649a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649e:	f7fa f825 	bl	80004ec <__aeabi_dmul>
 80064a2:	4602      	mov	r2, r0
 80064a4:	460b      	mov	r3, r1
 80064a6:	4630      	mov	r0, r6
 80064a8:	4639      	mov	r1, r7
 80064aa:	f7f9 fe69 	bl	8000180 <__adddf3>
 80064ae:	4606      	mov	r6, r0
 80064b0:	460f      	mov	r7, r1
 80064b2:	f7fa facb 	bl	8000a4c <__aeabi_d2iz>
 80064b6:	2200      	movs	r2, #0
 80064b8:	4682      	mov	sl, r0
 80064ba:	2300      	movs	r3, #0
 80064bc:	4630      	mov	r0, r6
 80064be:	4639      	mov	r1, r7
 80064c0:	f7fa fa86 	bl	80009d0 <__aeabi_dcmplt>
 80064c4:	b148      	cbz	r0, 80064da <_dtoa_r+0x17a>
 80064c6:	4650      	mov	r0, sl
 80064c8:	f7f9 ffa6 	bl	8000418 <__aeabi_i2d>
 80064cc:	4632      	mov	r2, r6
 80064ce:	463b      	mov	r3, r7
 80064d0:	f7fa fa74 	bl	80009bc <__aeabi_dcmpeq>
 80064d4:	b908      	cbnz	r0, 80064da <_dtoa_r+0x17a>
 80064d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064da:	f1ba 0f16 	cmp.w	sl, #22
 80064de:	d858      	bhi.n	8006592 <_dtoa_r+0x232>
 80064e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80064e4:	4b57      	ldr	r3, [pc, #348]	; (8006644 <_dtoa_r+0x2e4>)
 80064e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80064ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ee:	f7fa fa6f 	bl	80009d0 <__aeabi_dcmplt>
 80064f2:	2800      	cmp	r0, #0
 80064f4:	d04f      	beq.n	8006596 <_dtoa_r+0x236>
 80064f6:	2300      	movs	r3, #0
 80064f8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80064fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006500:	1b1c      	subs	r4, r3, r4
 8006502:	1e63      	subs	r3, r4, #1
 8006504:	9309      	str	r3, [sp, #36]	; 0x24
 8006506:	bf49      	itett	mi
 8006508:	f1c4 0301 	rsbmi	r3, r4, #1
 800650c:	2300      	movpl	r3, #0
 800650e:	9306      	strmi	r3, [sp, #24]
 8006510:	2300      	movmi	r3, #0
 8006512:	bf54      	ite	pl
 8006514:	9306      	strpl	r3, [sp, #24]
 8006516:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006518:	f1ba 0f00 	cmp.w	sl, #0
 800651c:	db3d      	blt.n	800659a <_dtoa_r+0x23a>
 800651e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006520:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006524:	4453      	add	r3, sl
 8006526:	9309      	str	r3, [sp, #36]	; 0x24
 8006528:	2300      	movs	r3, #0
 800652a:	930a      	str	r3, [sp, #40]	; 0x28
 800652c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800652e:	2b09      	cmp	r3, #9
 8006530:	f200 808c 	bhi.w	800664c <_dtoa_r+0x2ec>
 8006534:	2b05      	cmp	r3, #5
 8006536:	bfc4      	itt	gt
 8006538:	3b04      	subgt	r3, #4
 800653a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800653c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800653e:	bfc8      	it	gt
 8006540:	2400      	movgt	r4, #0
 8006542:	f1a3 0302 	sub.w	r3, r3, #2
 8006546:	bfd8      	it	le
 8006548:	2401      	movle	r4, #1
 800654a:	2b03      	cmp	r3, #3
 800654c:	f200 808a 	bhi.w	8006664 <_dtoa_r+0x304>
 8006550:	e8df f003 	tbb	[pc, r3]
 8006554:	5b4d4f2d 	.word	0x5b4d4f2d
 8006558:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800655c:	441c      	add	r4, r3
 800655e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006562:	2b20      	cmp	r3, #32
 8006564:	bfc3      	ittte	gt
 8006566:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800656a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800656e:	fa09 f303 	lslgt.w	r3, r9, r3
 8006572:	f1c3 0320 	rsble	r3, r3, #32
 8006576:	bfc6      	itte	gt
 8006578:	fa26 f000 	lsrgt.w	r0, r6, r0
 800657c:	4318      	orrgt	r0, r3
 800657e:	fa06 f003 	lslle.w	r0, r6, r3
 8006582:	f7f9 ff39 	bl	80003f8 <__aeabi_ui2d>
 8006586:	2301      	movs	r3, #1
 8006588:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800658c:	3c01      	subs	r4, #1
 800658e:	9313      	str	r3, [sp, #76]	; 0x4c
 8006590:	e76f      	b.n	8006472 <_dtoa_r+0x112>
 8006592:	2301      	movs	r3, #1
 8006594:	e7b2      	b.n	80064fc <_dtoa_r+0x19c>
 8006596:	900f      	str	r0, [sp, #60]	; 0x3c
 8006598:	e7b1      	b.n	80064fe <_dtoa_r+0x19e>
 800659a:	9b06      	ldr	r3, [sp, #24]
 800659c:	eba3 030a 	sub.w	r3, r3, sl
 80065a0:	9306      	str	r3, [sp, #24]
 80065a2:	f1ca 0300 	rsb	r3, sl, #0
 80065a6:	930a      	str	r3, [sp, #40]	; 0x28
 80065a8:	2300      	movs	r3, #0
 80065aa:	930e      	str	r3, [sp, #56]	; 0x38
 80065ac:	e7be      	b.n	800652c <_dtoa_r+0x1cc>
 80065ae:	2300      	movs	r3, #0
 80065b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80065b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	dc58      	bgt.n	800666a <_dtoa_r+0x30a>
 80065b8:	f04f 0901 	mov.w	r9, #1
 80065bc:	464b      	mov	r3, r9
 80065be:	f8cd 9020 	str.w	r9, [sp, #32]
 80065c2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80065c6:	2200      	movs	r2, #0
 80065c8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80065ca:	6042      	str	r2, [r0, #4]
 80065cc:	2204      	movs	r2, #4
 80065ce:	f102 0614 	add.w	r6, r2, #20
 80065d2:	429e      	cmp	r6, r3
 80065d4:	6841      	ldr	r1, [r0, #4]
 80065d6:	d94e      	bls.n	8006676 <_dtoa_r+0x316>
 80065d8:	4628      	mov	r0, r5
 80065da:	f000 fcd7 	bl	8006f8c <_Balloc>
 80065de:	9003      	str	r0, [sp, #12]
 80065e0:	2800      	cmp	r0, #0
 80065e2:	d14c      	bne.n	800667e <_dtoa_r+0x31e>
 80065e4:	4602      	mov	r2, r0
 80065e6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80065ea:	4b17      	ldr	r3, [pc, #92]	; (8006648 <_dtoa_r+0x2e8>)
 80065ec:	e6cc      	b.n	8006388 <_dtoa_r+0x28>
 80065ee:	2301      	movs	r3, #1
 80065f0:	e7de      	b.n	80065b0 <_dtoa_r+0x250>
 80065f2:	2300      	movs	r3, #0
 80065f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80065f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80065f8:	eb0a 0903 	add.w	r9, sl, r3
 80065fc:	f109 0301 	add.w	r3, r9, #1
 8006600:	2b01      	cmp	r3, #1
 8006602:	9308      	str	r3, [sp, #32]
 8006604:	bfb8      	it	lt
 8006606:	2301      	movlt	r3, #1
 8006608:	e7dd      	b.n	80065c6 <_dtoa_r+0x266>
 800660a:	2301      	movs	r3, #1
 800660c:	e7f2      	b.n	80065f4 <_dtoa_r+0x294>
 800660e:	bf00      	nop
 8006610:	636f4361 	.word	0x636f4361
 8006614:	3fd287a7 	.word	0x3fd287a7
 8006618:	8b60c8b3 	.word	0x8b60c8b3
 800661c:	3fc68a28 	.word	0x3fc68a28
 8006620:	509f79fb 	.word	0x509f79fb
 8006624:	3fd34413 	.word	0x3fd34413
 8006628:	080087c5 	.word	0x080087c5
 800662c:	080087dc 	.word	0x080087dc
 8006630:	7ff00000 	.word	0x7ff00000
 8006634:	080087c1 	.word	0x080087c1
 8006638:	080087b8 	.word	0x080087b8
 800663c:	08008795 	.word	0x08008795
 8006640:	3ff80000 	.word	0x3ff80000
 8006644:	080088d0 	.word	0x080088d0
 8006648:	08008837 	.word	0x08008837
 800664c:	2401      	movs	r4, #1
 800664e:	2300      	movs	r3, #0
 8006650:	940b      	str	r4, [sp, #44]	; 0x2c
 8006652:	9322      	str	r3, [sp, #136]	; 0x88
 8006654:	f04f 39ff 	mov.w	r9, #4294967295
 8006658:	2200      	movs	r2, #0
 800665a:	2312      	movs	r3, #18
 800665c:	f8cd 9020 	str.w	r9, [sp, #32]
 8006660:	9223      	str	r2, [sp, #140]	; 0x8c
 8006662:	e7b0      	b.n	80065c6 <_dtoa_r+0x266>
 8006664:	2301      	movs	r3, #1
 8006666:	930b      	str	r3, [sp, #44]	; 0x2c
 8006668:	e7f4      	b.n	8006654 <_dtoa_r+0x2f4>
 800666a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800666e:	464b      	mov	r3, r9
 8006670:	f8cd 9020 	str.w	r9, [sp, #32]
 8006674:	e7a7      	b.n	80065c6 <_dtoa_r+0x266>
 8006676:	3101      	adds	r1, #1
 8006678:	6041      	str	r1, [r0, #4]
 800667a:	0052      	lsls	r2, r2, #1
 800667c:	e7a7      	b.n	80065ce <_dtoa_r+0x26e>
 800667e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006680:	9a03      	ldr	r2, [sp, #12]
 8006682:	601a      	str	r2, [r3, #0]
 8006684:	9b08      	ldr	r3, [sp, #32]
 8006686:	2b0e      	cmp	r3, #14
 8006688:	f200 80a8 	bhi.w	80067dc <_dtoa_r+0x47c>
 800668c:	2c00      	cmp	r4, #0
 800668e:	f000 80a5 	beq.w	80067dc <_dtoa_r+0x47c>
 8006692:	f1ba 0f00 	cmp.w	sl, #0
 8006696:	dd34      	ble.n	8006702 <_dtoa_r+0x3a2>
 8006698:	4a9a      	ldr	r2, [pc, #616]	; (8006904 <_dtoa_r+0x5a4>)
 800669a:	f00a 030f 	and.w	r3, sl, #15
 800669e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80066a2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80066a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80066aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80066ae:	ea4f 142a 	mov.w	r4, sl, asr #4
 80066b2:	d016      	beq.n	80066e2 <_dtoa_r+0x382>
 80066b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80066b8:	4b93      	ldr	r3, [pc, #588]	; (8006908 <_dtoa_r+0x5a8>)
 80066ba:	2703      	movs	r7, #3
 80066bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066c0:	f7fa f83e 	bl	8000740 <__aeabi_ddiv>
 80066c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066c8:	f004 040f 	and.w	r4, r4, #15
 80066cc:	4e8e      	ldr	r6, [pc, #568]	; (8006908 <_dtoa_r+0x5a8>)
 80066ce:	b954      	cbnz	r4, 80066e6 <_dtoa_r+0x386>
 80066d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80066d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066d8:	f7fa f832 	bl	8000740 <__aeabi_ddiv>
 80066dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066e0:	e029      	b.n	8006736 <_dtoa_r+0x3d6>
 80066e2:	2702      	movs	r7, #2
 80066e4:	e7f2      	b.n	80066cc <_dtoa_r+0x36c>
 80066e6:	07e1      	lsls	r1, r4, #31
 80066e8:	d508      	bpl.n	80066fc <_dtoa_r+0x39c>
 80066ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80066f2:	f7f9 fefb 	bl	80004ec <__aeabi_dmul>
 80066f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80066fa:	3701      	adds	r7, #1
 80066fc:	1064      	asrs	r4, r4, #1
 80066fe:	3608      	adds	r6, #8
 8006700:	e7e5      	b.n	80066ce <_dtoa_r+0x36e>
 8006702:	f000 80a5 	beq.w	8006850 <_dtoa_r+0x4f0>
 8006706:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800670a:	f1ca 0400 	rsb	r4, sl, #0
 800670e:	4b7d      	ldr	r3, [pc, #500]	; (8006904 <_dtoa_r+0x5a4>)
 8006710:	f004 020f 	and.w	r2, r4, #15
 8006714:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671c:	f7f9 fee6 	bl	80004ec <__aeabi_dmul>
 8006720:	2702      	movs	r7, #2
 8006722:	2300      	movs	r3, #0
 8006724:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006728:	4e77      	ldr	r6, [pc, #476]	; (8006908 <_dtoa_r+0x5a8>)
 800672a:	1124      	asrs	r4, r4, #4
 800672c:	2c00      	cmp	r4, #0
 800672e:	f040 8084 	bne.w	800683a <_dtoa_r+0x4da>
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1d2      	bne.n	80066dc <_dtoa_r+0x37c>
 8006736:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006738:	2b00      	cmp	r3, #0
 800673a:	f000 808b 	beq.w	8006854 <_dtoa_r+0x4f4>
 800673e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006742:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006746:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800674a:	2200      	movs	r2, #0
 800674c:	4b6f      	ldr	r3, [pc, #444]	; (800690c <_dtoa_r+0x5ac>)
 800674e:	f7fa f93f 	bl	80009d0 <__aeabi_dcmplt>
 8006752:	2800      	cmp	r0, #0
 8006754:	d07e      	beq.n	8006854 <_dtoa_r+0x4f4>
 8006756:	9b08      	ldr	r3, [sp, #32]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d07b      	beq.n	8006854 <_dtoa_r+0x4f4>
 800675c:	f1b9 0f00 	cmp.w	r9, #0
 8006760:	dd38      	ble.n	80067d4 <_dtoa_r+0x474>
 8006762:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006766:	2200      	movs	r2, #0
 8006768:	4b69      	ldr	r3, [pc, #420]	; (8006910 <_dtoa_r+0x5b0>)
 800676a:	f7f9 febf 	bl	80004ec <__aeabi_dmul>
 800676e:	464c      	mov	r4, r9
 8006770:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006774:	f10a 38ff 	add.w	r8, sl, #4294967295
 8006778:	3701      	adds	r7, #1
 800677a:	4638      	mov	r0, r7
 800677c:	f7f9 fe4c 	bl	8000418 <__aeabi_i2d>
 8006780:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006784:	f7f9 feb2 	bl	80004ec <__aeabi_dmul>
 8006788:	2200      	movs	r2, #0
 800678a:	4b62      	ldr	r3, [pc, #392]	; (8006914 <_dtoa_r+0x5b4>)
 800678c:	f7f9 fcf8 	bl	8000180 <__adddf3>
 8006790:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006794:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006798:	9611      	str	r6, [sp, #68]	; 0x44
 800679a:	2c00      	cmp	r4, #0
 800679c:	d15d      	bne.n	800685a <_dtoa_r+0x4fa>
 800679e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067a2:	2200      	movs	r2, #0
 80067a4:	4b5c      	ldr	r3, [pc, #368]	; (8006918 <_dtoa_r+0x5b8>)
 80067a6:	f7f9 fce9 	bl	800017c <__aeabi_dsub>
 80067aa:	4602      	mov	r2, r0
 80067ac:	460b      	mov	r3, r1
 80067ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80067b2:	4633      	mov	r3, r6
 80067b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80067b6:	f7fa f929 	bl	8000a0c <__aeabi_dcmpgt>
 80067ba:	2800      	cmp	r0, #0
 80067bc:	f040 829c 	bne.w	8006cf8 <_dtoa_r+0x998>
 80067c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80067c6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80067ca:	f7fa f901 	bl	80009d0 <__aeabi_dcmplt>
 80067ce:	2800      	cmp	r0, #0
 80067d0:	f040 8290 	bne.w	8006cf4 <_dtoa_r+0x994>
 80067d4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80067d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80067dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f2c0 8152 	blt.w	8006a88 <_dtoa_r+0x728>
 80067e4:	f1ba 0f0e 	cmp.w	sl, #14
 80067e8:	f300 814e 	bgt.w	8006a88 <_dtoa_r+0x728>
 80067ec:	4b45      	ldr	r3, [pc, #276]	; (8006904 <_dtoa_r+0x5a4>)
 80067ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80067f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80067f6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80067fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f280 80db 	bge.w	80069b8 <_dtoa_r+0x658>
 8006802:	9b08      	ldr	r3, [sp, #32]
 8006804:	2b00      	cmp	r3, #0
 8006806:	f300 80d7 	bgt.w	80069b8 <_dtoa_r+0x658>
 800680a:	f040 8272 	bne.w	8006cf2 <_dtoa_r+0x992>
 800680e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006812:	2200      	movs	r2, #0
 8006814:	4b40      	ldr	r3, [pc, #256]	; (8006918 <_dtoa_r+0x5b8>)
 8006816:	f7f9 fe69 	bl	80004ec <__aeabi_dmul>
 800681a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800681e:	f7fa f8eb 	bl	80009f8 <__aeabi_dcmpge>
 8006822:	9c08      	ldr	r4, [sp, #32]
 8006824:	4626      	mov	r6, r4
 8006826:	2800      	cmp	r0, #0
 8006828:	f040 8248 	bne.w	8006cbc <_dtoa_r+0x95c>
 800682c:	2331      	movs	r3, #49	; 0x31
 800682e:	9f03      	ldr	r7, [sp, #12]
 8006830:	f10a 0a01 	add.w	sl, sl, #1
 8006834:	f807 3b01 	strb.w	r3, [r7], #1
 8006838:	e244      	b.n	8006cc4 <_dtoa_r+0x964>
 800683a:	07e2      	lsls	r2, r4, #31
 800683c:	d505      	bpl.n	800684a <_dtoa_r+0x4ea>
 800683e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006842:	f7f9 fe53 	bl	80004ec <__aeabi_dmul>
 8006846:	2301      	movs	r3, #1
 8006848:	3701      	adds	r7, #1
 800684a:	1064      	asrs	r4, r4, #1
 800684c:	3608      	adds	r6, #8
 800684e:	e76d      	b.n	800672c <_dtoa_r+0x3cc>
 8006850:	2702      	movs	r7, #2
 8006852:	e770      	b.n	8006736 <_dtoa_r+0x3d6>
 8006854:	46d0      	mov	r8, sl
 8006856:	9c08      	ldr	r4, [sp, #32]
 8006858:	e78f      	b.n	800677a <_dtoa_r+0x41a>
 800685a:	9903      	ldr	r1, [sp, #12]
 800685c:	4b29      	ldr	r3, [pc, #164]	; (8006904 <_dtoa_r+0x5a4>)
 800685e:	4421      	add	r1, r4
 8006860:	9112      	str	r1, [sp, #72]	; 0x48
 8006862:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006864:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006868:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800686c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006870:	2900      	cmp	r1, #0
 8006872:	d055      	beq.n	8006920 <_dtoa_r+0x5c0>
 8006874:	2000      	movs	r0, #0
 8006876:	4929      	ldr	r1, [pc, #164]	; (800691c <_dtoa_r+0x5bc>)
 8006878:	f7f9 ff62 	bl	8000740 <__aeabi_ddiv>
 800687c:	463b      	mov	r3, r7
 800687e:	4632      	mov	r2, r6
 8006880:	f7f9 fc7c 	bl	800017c <__aeabi_dsub>
 8006884:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006888:	9f03      	ldr	r7, [sp, #12]
 800688a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800688e:	f7fa f8dd 	bl	8000a4c <__aeabi_d2iz>
 8006892:	4604      	mov	r4, r0
 8006894:	f7f9 fdc0 	bl	8000418 <__aeabi_i2d>
 8006898:	4602      	mov	r2, r0
 800689a:	460b      	mov	r3, r1
 800689c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068a0:	f7f9 fc6c 	bl	800017c <__aeabi_dsub>
 80068a4:	4602      	mov	r2, r0
 80068a6:	460b      	mov	r3, r1
 80068a8:	3430      	adds	r4, #48	; 0x30
 80068aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80068ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80068b2:	f807 4b01 	strb.w	r4, [r7], #1
 80068b6:	f7fa f88b 	bl	80009d0 <__aeabi_dcmplt>
 80068ba:	2800      	cmp	r0, #0
 80068bc:	d174      	bne.n	80069a8 <_dtoa_r+0x648>
 80068be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068c2:	2000      	movs	r0, #0
 80068c4:	4911      	ldr	r1, [pc, #68]	; (800690c <_dtoa_r+0x5ac>)
 80068c6:	f7f9 fc59 	bl	800017c <__aeabi_dsub>
 80068ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80068ce:	f7fa f87f 	bl	80009d0 <__aeabi_dcmplt>
 80068d2:	2800      	cmp	r0, #0
 80068d4:	f040 80b7 	bne.w	8006a46 <_dtoa_r+0x6e6>
 80068d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068da:	429f      	cmp	r7, r3
 80068dc:	f43f af7a 	beq.w	80067d4 <_dtoa_r+0x474>
 80068e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068e4:	2200      	movs	r2, #0
 80068e6:	4b0a      	ldr	r3, [pc, #40]	; (8006910 <_dtoa_r+0x5b0>)
 80068e8:	f7f9 fe00 	bl	80004ec <__aeabi_dmul>
 80068ec:	2200      	movs	r2, #0
 80068ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80068f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068f6:	4b06      	ldr	r3, [pc, #24]	; (8006910 <_dtoa_r+0x5b0>)
 80068f8:	f7f9 fdf8 	bl	80004ec <__aeabi_dmul>
 80068fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006900:	e7c3      	b.n	800688a <_dtoa_r+0x52a>
 8006902:	bf00      	nop
 8006904:	080088d0 	.word	0x080088d0
 8006908:	080088a8 	.word	0x080088a8
 800690c:	3ff00000 	.word	0x3ff00000
 8006910:	40240000 	.word	0x40240000
 8006914:	401c0000 	.word	0x401c0000
 8006918:	40140000 	.word	0x40140000
 800691c:	3fe00000 	.word	0x3fe00000
 8006920:	4630      	mov	r0, r6
 8006922:	4639      	mov	r1, r7
 8006924:	f7f9 fde2 	bl	80004ec <__aeabi_dmul>
 8006928:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800692a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800692e:	9c03      	ldr	r4, [sp, #12]
 8006930:	9314      	str	r3, [sp, #80]	; 0x50
 8006932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006936:	f7fa f889 	bl	8000a4c <__aeabi_d2iz>
 800693a:	9015      	str	r0, [sp, #84]	; 0x54
 800693c:	f7f9 fd6c 	bl	8000418 <__aeabi_i2d>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006948:	f7f9 fc18 	bl	800017c <__aeabi_dsub>
 800694c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800694e:	4606      	mov	r6, r0
 8006950:	3330      	adds	r3, #48	; 0x30
 8006952:	f804 3b01 	strb.w	r3, [r4], #1
 8006956:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006958:	460f      	mov	r7, r1
 800695a:	429c      	cmp	r4, r3
 800695c:	f04f 0200 	mov.w	r2, #0
 8006960:	d124      	bne.n	80069ac <_dtoa_r+0x64c>
 8006962:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006966:	4bb0      	ldr	r3, [pc, #704]	; (8006c28 <_dtoa_r+0x8c8>)
 8006968:	f7f9 fc0a 	bl	8000180 <__adddf3>
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	4630      	mov	r0, r6
 8006972:	4639      	mov	r1, r7
 8006974:	f7fa f84a 	bl	8000a0c <__aeabi_dcmpgt>
 8006978:	2800      	cmp	r0, #0
 800697a:	d163      	bne.n	8006a44 <_dtoa_r+0x6e4>
 800697c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006980:	2000      	movs	r0, #0
 8006982:	49a9      	ldr	r1, [pc, #676]	; (8006c28 <_dtoa_r+0x8c8>)
 8006984:	f7f9 fbfa 	bl	800017c <__aeabi_dsub>
 8006988:	4602      	mov	r2, r0
 800698a:	460b      	mov	r3, r1
 800698c:	4630      	mov	r0, r6
 800698e:	4639      	mov	r1, r7
 8006990:	f7fa f81e 	bl	80009d0 <__aeabi_dcmplt>
 8006994:	2800      	cmp	r0, #0
 8006996:	f43f af1d 	beq.w	80067d4 <_dtoa_r+0x474>
 800699a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800699c:	1e7b      	subs	r3, r7, #1
 800699e:	9314      	str	r3, [sp, #80]	; 0x50
 80069a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80069a4:	2b30      	cmp	r3, #48	; 0x30
 80069a6:	d0f8      	beq.n	800699a <_dtoa_r+0x63a>
 80069a8:	46c2      	mov	sl, r8
 80069aa:	e03b      	b.n	8006a24 <_dtoa_r+0x6c4>
 80069ac:	4b9f      	ldr	r3, [pc, #636]	; (8006c2c <_dtoa_r+0x8cc>)
 80069ae:	f7f9 fd9d 	bl	80004ec <__aeabi_dmul>
 80069b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069b6:	e7bc      	b.n	8006932 <_dtoa_r+0x5d2>
 80069b8:	9f03      	ldr	r7, [sp, #12]
 80069ba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80069be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80069c2:	4640      	mov	r0, r8
 80069c4:	4649      	mov	r1, r9
 80069c6:	f7f9 febb 	bl	8000740 <__aeabi_ddiv>
 80069ca:	f7fa f83f 	bl	8000a4c <__aeabi_d2iz>
 80069ce:	4604      	mov	r4, r0
 80069d0:	f7f9 fd22 	bl	8000418 <__aeabi_i2d>
 80069d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80069d8:	f7f9 fd88 	bl	80004ec <__aeabi_dmul>
 80069dc:	4602      	mov	r2, r0
 80069de:	460b      	mov	r3, r1
 80069e0:	4640      	mov	r0, r8
 80069e2:	4649      	mov	r1, r9
 80069e4:	f7f9 fbca 	bl	800017c <__aeabi_dsub>
 80069e8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80069ec:	f807 6b01 	strb.w	r6, [r7], #1
 80069f0:	9e03      	ldr	r6, [sp, #12]
 80069f2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80069f6:	1bbe      	subs	r6, r7, r6
 80069f8:	45b4      	cmp	ip, r6
 80069fa:	4602      	mov	r2, r0
 80069fc:	460b      	mov	r3, r1
 80069fe:	d136      	bne.n	8006a6e <_dtoa_r+0x70e>
 8006a00:	f7f9 fbbe 	bl	8000180 <__adddf3>
 8006a04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a08:	4680      	mov	r8, r0
 8006a0a:	4689      	mov	r9, r1
 8006a0c:	f7f9 fffe 	bl	8000a0c <__aeabi_dcmpgt>
 8006a10:	bb58      	cbnz	r0, 8006a6a <_dtoa_r+0x70a>
 8006a12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a16:	4640      	mov	r0, r8
 8006a18:	4649      	mov	r1, r9
 8006a1a:	f7f9 ffcf 	bl	80009bc <__aeabi_dcmpeq>
 8006a1e:	b108      	cbz	r0, 8006a24 <_dtoa_r+0x6c4>
 8006a20:	07e1      	lsls	r1, r4, #31
 8006a22:	d422      	bmi.n	8006a6a <_dtoa_r+0x70a>
 8006a24:	4628      	mov	r0, r5
 8006a26:	4659      	mov	r1, fp
 8006a28:	f000 faf0 	bl	800700c <_Bfree>
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	703b      	strb	r3, [r7, #0]
 8006a30:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006a32:	f10a 0001 	add.w	r0, sl, #1
 8006a36:	6018      	str	r0, [r3, #0]
 8006a38:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f43f acde 	beq.w	80063fc <_dtoa_r+0x9c>
 8006a40:	601f      	str	r7, [r3, #0]
 8006a42:	e4db      	b.n	80063fc <_dtoa_r+0x9c>
 8006a44:	4627      	mov	r7, r4
 8006a46:	463b      	mov	r3, r7
 8006a48:	461f      	mov	r7, r3
 8006a4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a4e:	2a39      	cmp	r2, #57	; 0x39
 8006a50:	d107      	bne.n	8006a62 <_dtoa_r+0x702>
 8006a52:	9a03      	ldr	r2, [sp, #12]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d1f7      	bne.n	8006a48 <_dtoa_r+0x6e8>
 8006a58:	2230      	movs	r2, #48	; 0x30
 8006a5a:	9903      	ldr	r1, [sp, #12]
 8006a5c:	f108 0801 	add.w	r8, r8, #1
 8006a60:	700a      	strb	r2, [r1, #0]
 8006a62:	781a      	ldrb	r2, [r3, #0]
 8006a64:	3201      	adds	r2, #1
 8006a66:	701a      	strb	r2, [r3, #0]
 8006a68:	e79e      	b.n	80069a8 <_dtoa_r+0x648>
 8006a6a:	46d0      	mov	r8, sl
 8006a6c:	e7eb      	b.n	8006a46 <_dtoa_r+0x6e6>
 8006a6e:	2200      	movs	r2, #0
 8006a70:	4b6e      	ldr	r3, [pc, #440]	; (8006c2c <_dtoa_r+0x8cc>)
 8006a72:	f7f9 fd3b 	bl	80004ec <__aeabi_dmul>
 8006a76:	2200      	movs	r2, #0
 8006a78:	2300      	movs	r3, #0
 8006a7a:	4680      	mov	r8, r0
 8006a7c:	4689      	mov	r9, r1
 8006a7e:	f7f9 ff9d 	bl	80009bc <__aeabi_dcmpeq>
 8006a82:	2800      	cmp	r0, #0
 8006a84:	d09b      	beq.n	80069be <_dtoa_r+0x65e>
 8006a86:	e7cd      	b.n	8006a24 <_dtoa_r+0x6c4>
 8006a88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a8a:	2a00      	cmp	r2, #0
 8006a8c:	f000 80d0 	beq.w	8006c30 <_dtoa_r+0x8d0>
 8006a90:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006a92:	2a01      	cmp	r2, #1
 8006a94:	f300 80ae 	bgt.w	8006bf4 <_dtoa_r+0x894>
 8006a98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a9a:	2a00      	cmp	r2, #0
 8006a9c:	f000 80a6 	beq.w	8006bec <_dtoa_r+0x88c>
 8006aa0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006aa4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006aa6:	9f06      	ldr	r7, [sp, #24]
 8006aa8:	9a06      	ldr	r2, [sp, #24]
 8006aaa:	2101      	movs	r1, #1
 8006aac:	441a      	add	r2, r3
 8006aae:	9206      	str	r2, [sp, #24]
 8006ab0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	441a      	add	r2, r3
 8006ab6:	9209      	str	r2, [sp, #36]	; 0x24
 8006ab8:	f000 fb5e 	bl	8007178 <__i2b>
 8006abc:	4606      	mov	r6, r0
 8006abe:	2f00      	cmp	r7, #0
 8006ac0:	dd0c      	ble.n	8006adc <_dtoa_r+0x77c>
 8006ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	dd09      	ble.n	8006adc <_dtoa_r+0x77c>
 8006ac8:	42bb      	cmp	r3, r7
 8006aca:	bfa8      	it	ge
 8006acc:	463b      	movge	r3, r7
 8006ace:	9a06      	ldr	r2, [sp, #24]
 8006ad0:	1aff      	subs	r7, r7, r3
 8006ad2:	1ad2      	subs	r2, r2, r3
 8006ad4:	9206      	str	r2, [sp, #24]
 8006ad6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	9309      	str	r3, [sp, #36]	; 0x24
 8006adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ade:	b1f3      	cbz	r3, 8006b1e <_dtoa_r+0x7be>
 8006ae0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	f000 80a8 	beq.w	8006c38 <_dtoa_r+0x8d8>
 8006ae8:	2c00      	cmp	r4, #0
 8006aea:	dd10      	ble.n	8006b0e <_dtoa_r+0x7ae>
 8006aec:	4631      	mov	r1, r6
 8006aee:	4622      	mov	r2, r4
 8006af0:	4628      	mov	r0, r5
 8006af2:	f000 fbff 	bl	80072f4 <__pow5mult>
 8006af6:	465a      	mov	r2, fp
 8006af8:	4601      	mov	r1, r0
 8006afa:	4606      	mov	r6, r0
 8006afc:	4628      	mov	r0, r5
 8006afe:	f000 fb51 	bl	80071a4 <__multiply>
 8006b02:	4680      	mov	r8, r0
 8006b04:	4659      	mov	r1, fp
 8006b06:	4628      	mov	r0, r5
 8006b08:	f000 fa80 	bl	800700c <_Bfree>
 8006b0c:	46c3      	mov	fp, r8
 8006b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b10:	1b1a      	subs	r2, r3, r4
 8006b12:	d004      	beq.n	8006b1e <_dtoa_r+0x7be>
 8006b14:	4659      	mov	r1, fp
 8006b16:	4628      	mov	r0, r5
 8006b18:	f000 fbec 	bl	80072f4 <__pow5mult>
 8006b1c:	4683      	mov	fp, r0
 8006b1e:	2101      	movs	r1, #1
 8006b20:	4628      	mov	r0, r5
 8006b22:	f000 fb29 	bl	8007178 <__i2b>
 8006b26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b28:	4604      	mov	r4, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f340 8086 	ble.w	8006c3c <_dtoa_r+0x8dc>
 8006b30:	461a      	mov	r2, r3
 8006b32:	4601      	mov	r1, r0
 8006b34:	4628      	mov	r0, r5
 8006b36:	f000 fbdd 	bl	80072f4 <__pow5mult>
 8006b3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b3c:	4604      	mov	r4, r0
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	dd7f      	ble.n	8006c42 <_dtoa_r+0x8e2>
 8006b42:	f04f 0800 	mov.w	r8, #0
 8006b46:	6923      	ldr	r3, [r4, #16]
 8006b48:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006b4c:	6918      	ldr	r0, [r3, #16]
 8006b4e:	f000 fac5 	bl	80070dc <__hi0bits>
 8006b52:	f1c0 0020 	rsb	r0, r0, #32
 8006b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b58:	4418      	add	r0, r3
 8006b5a:	f010 001f 	ands.w	r0, r0, #31
 8006b5e:	f000 8092 	beq.w	8006c86 <_dtoa_r+0x926>
 8006b62:	f1c0 0320 	rsb	r3, r0, #32
 8006b66:	2b04      	cmp	r3, #4
 8006b68:	f340 808a 	ble.w	8006c80 <_dtoa_r+0x920>
 8006b6c:	f1c0 001c 	rsb	r0, r0, #28
 8006b70:	9b06      	ldr	r3, [sp, #24]
 8006b72:	4407      	add	r7, r0
 8006b74:	4403      	add	r3, r0
 8006b76:	9306      	str	r3, [sp, #24]
 8006b78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b7a:	4403      	add	r3, r0
 8006b7c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b7e:	9b06      	ldr	r3, [sp, #24]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	dd05      	ble.n	8006b90 <_dtoa_r+0x830>
 8006b84:	4659      	mov	r1, fp
 8006b86:	461a      	mov	r2, r3
 8006b88:	4628      	mov	r0, r5
 8006b8a:	f000 fc0d 	bl	80073a8 <__lshift>
 8006b8e:	4683      	mov	fp, r0
 8006b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	dd05      	ble.n	8006ba2 <_dtoa_r+0x842>
 8006b96:	4621      	mov	r1, r4
 8006b98:	461a      	mov	r2, r3
 8006b9a:	4628      	mov	r0, r5
 8006b9c:	f000 fc04 	bl	80073a8 <__lshift>
 8006ba0:	4604      	mov	r4, r0
 8006ba2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d070      	beq.n	8006c8a <_dtoa_r+0x92a>
 8006ba8:	4621      	mov	r1, r4
 8006baa:	4658      	mov	r0, fp
 8006bac:	f000 fc6c 	bl	8007488 <__mcmp>
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	da6a      	bge.n	8006c8a <_dtoa_r+0x92a>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	4659      	mov	r1, fp
 8006bb8:	220a      	movs	r2, #10
 8006bba:	4628      	mov	r0, r5
 8006bbc:	f000 fa48 	bl	8007050 <__multadd>
 8006bc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bc2:	4683      	mov	fp, r0
 8006bc4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f000 8194 	beq.w	8006ef6 <_dtoa_r+0xb96>
 8006bce:	4631      	mov	r1, r6
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	220a      	movs	r2, #10
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	f000 fa3b 	bl	8007050 <__multadd>
 8006bda:	f1b9 0f00 	cmp.w	r9, #0
 8006bde:	4606      	mov	r6, r0
 8006be0:	f300 8093 	bgt.w	8006d0a <_dtoa_r+0x9aa>
 8006be4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	dc57      	bgt.n	8006c9a <_dtoa_r+0x93a>
 8006bea:	e08e      	b.n	8006d0a <_dtoa_r+0x9aa>
 8006bec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006bee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006bf2:	e757      	b.n	8006aa4 <_dtoa_r+0x744>
 8006bf4:	9b08      	ldr	r3, [sp, #32]
 8006bf6:	1e5c      	subs	r4, r3, #1
 8006bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bfa:	42a3      	cmp	r3, r4
 8006bfc:	bfb7      	itett	lt
 8006bfe:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006c00:	1b1c      	subge	r4, r3, r4
 8006c02:	1ae2      	sublt	r2, r4, r3
 8006c04:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006c06:	bfbe      	ittt	lt
 8006c08:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006c0a:	189b      	addlt	r3, r3, r2
 8006c0c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006c0e:	9b08      	ldr	r3, [sp, #32]
 8006c10:	bfb8      	it	lt
 8006c12:	2400      	movlt	r4, #0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	bfbb      	ittet	lt
 8006c18:	9b06      	ldrlt	r3, [sp, #24]
 8006c1a:	9a08      	ldrlt	r2, [sp, #32]
 8006c1c:	9f06      	ldrge	r7, [sp, #24]
 8006c1e:	1a9f      	sublt	r7, r3, r2
 8006c20:	bfac      	ite	ge
 8006c22:	9b08      	ldrge	r3, [sp, #32]
 8006c24:	2300      	movlt	r3, #0
 8006c26:	e73f      	b.n	8006aa8 <_dtoa_r+0x748>
 8006c28:	3fe00000 	.word	0x3fe00000
 8006c2c:	40240000 	.word	0x40240000
 8006c30:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006c32:	9f06      	ldr	r7, [sp, #24]
 8006c34:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006c36:	e742      	b.n	8006abe <_dtoa_r+0x75e>
 8006c38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c3a:	e76b      	b.n	8006b14 <_dtoa_r+0x7b4>
 8006c3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	dc19      	bgt.n	8006c76 <_dtoa_r+0x916>
 8006c42:	9b04      	ldr	r3, [sp, #16]
 8006c44:	b9bb      	cbnz	r3, 8006c76 <_dtoa_r+0x916>
 8006c46:	9b05      	ldr	r3, [sp, #20]
 8006c48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c4c:	b99b      	cbnz	r3, 8006c76 <_dtoa_r+0x916>
 8006c4e:	9b05      	ldr	r3, [sp, #20]
 8006c50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c54:	0d1b      	lsrs	r3, r3, #20
 8006c56:	051b      	lsls	r3, r3, #20
 8006c58:	b183      	cbz	r3, 8006c7c <_dtoa_r+0x91c>
 8006c5a:	f04f 0801 	mov.w	r8, #1
 8006c5e:	9b06      	ldr	r3, [sp, #24]
 8006c60:	3301      	adds	r3, #1
 8006c62:	9306      	str	r3, [sp, #24]
 8006c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c66:	3301      	adds	r3, #1
 8006c68:	9309      	str	r3, [sp, #36]	; 0x24
 8006c6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f47f af6a 	bne.w	8006b46 <_dtoa_r+0x7e6>
 8006c72:	2001      	movs	r0, #1
 8006c74:	e76f      	b.n	8006b56 <_dtoa_r+0x7f6>
 8006c76:	f04f 0800 	mov.w	r8, #0
 8006c7a:	e7f6      	b.n	8006c6a <_dtoa_r+0x90a>
 8006c7c:	4698      	mov	r8, r3
 8006c7e:	e7f4      	b.n	8006c6a <_dtoa_r+0x90a>
 8006c80:	f43f af7d 	beq.w	8006b7e <_dtoa_r+0x81e>
 8006c84:	4618      	mov	r0, r3
 8006c86:	301c      	adds	r0, #28
 8006c88:	e772      	b.n	8006b70 <_dtoa_r+0x810>
 8006c8a:	9b08      	ldr	r3, [sp, #32]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	dc36      	bgt.n	8006cfe <_dtoa_r+0x99e>
 8006c90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c92:	2b02      	cmp	r3, #2
 8006c94:	dd33      	ble.n	8006cfe <_dtoa_r+0x99e>
 8006c96:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c9a:	f1b9 0f00 	cmp.w	r9, #0
 8006c9e:	d10d      	bne.n	8006cbc <_dtoa_r+0x95c>
 8006ca0:	4621      	mov	r1, r4
 8006ca2:	464b      	mov	r3, r9
 8006ca4:	2205      	movs	r2, #5
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	f000 f9d2 	bl	8007050 <__multadd>
 8006cac:	4601      	mov	r1, r0
 8006cae:	4604      	mov	r4, r0
 8006cb0:	4658      	mov	r0, fp
 8006cb2:	f000 fbe9 	bl	8007488 <__mcmp>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	f73f adb8 	bgt.w	800682c <_dtoa_r+0x4cc>
 8006cbc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006cbe:	9f03      	ldr	r7, [sp, #12]
 8006cc0:	ea6f 0a03 	mvn.w	sl, r3
 8006cc4:	f04f 0800 	mov.w	r8, #0
 8006cc8:	4621      	mov	r1, r4
 8006cca:	4628      	mov	r0, r5
 8006ccc:	f000 f99e 	bl	800700c <_Bfree>
 8006cd0:	2e00      	cmp	r6, #0
 8006cd2:	f43f aea7 	beq.w	8006a24 <_dtoa_r+0x6c4>
 8006cd6:	f1b8 0f00 	cmp.w	r8, #0
 8006cda:	d005      	beq.n	8006ce8 <_dtoa_r+0x988>
 8006cdc:	45b0      	cmp	r8, r6
 8006cde:	d003      	beq.n	8006ce8 <_dtoa_r+0x988>
 8006ce0:	4641      	mov	r1, r8
 8006ce2:	4628      	mov	r0, r5
 8006ce4:	f000 f992 	bl	800700c <_Bfree>
 8006ce8:	4631      	mov	r1, r6
 8006cea:	4628      	mov	r0, r5
 8006cec:	f000 f98e 	bl	800700c <_Bfree>
 8006cf0:	e698      	b.n	8006a24 <_dtoa_r+0x6c4>
 8006cf2:	2400      	movs	r4, #0
 8006cf4:	4626      	mov	r6, r4
 8006cf6:	e7e1      	b.n	8006cbc <_dtoa_r+0x95c>
 8006cf8:	46c2      	mov	sl, r8
 8006cfa:	4626      	mov	r6, r4
 8006cfc:	e596      	b.n	800682c <_dtoa_r+0x4cc>
 8006cfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	f000 80fd 	beq.w	8006f04 <_dtoa_r+0xba4>
 8006d0a:	2f00      	cmp	r7, #0
 8006d0c:	dd05      	ble.n	8006d1a <_dtoa_r+0x9ba>
 8006d0e:	4631      	mov	r1, r6
 8006d10:	463a      	mov	r2, r7
 8006d12:	4628      	mov	r0, r5
 8006d14:	f000 fb48 	bl	80073a8 <__lshift>
 8006d18:	4606      	mov	r6, r0
 8006d1a:	f1b8 0f00 	cmp.w	r8, #0
 8006d1e:	d05c      	beq.n	8006dda <_dtoa_r+0xa7a>
 8006d20:	4628      	mov	r0, r5
 8006d22:	6871      	ldr	r1, [r6, #4]
 8006d24:	f000 f932 	bl	8006f8c <_Balloc>
 8006d28:	4607      	mov	r7, r0
 8006d2a:	b928      	cbnz	r0, 8006d38 <_dtoa_r+0x9d8>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006d32:	4b7f      	ldr	r3, [pc, #508]	; (8006f30 <_dtoa_r+0xbd0>)
 8006d34:	f7ff bb28 	b.w	8006388 <_dtoa_r+0x28>
 8006d38:	6932      	ldr	r2, [r6, #16]
 8006d3a:	f106 010c 	add.w	r1, r6, #12
 8006d3e:	3202      	adds	r2, #2
 8006d40:	0092      	lsls	r2, r2, #2
 8006d42:	300c      	adds	r0, #12
 8006d44:	f000 f914 	bl	8006f70 <memcpy>
 8006d48:	2201      	movs	r2, #1
 8006d4a:	4639      	mov	r1, r7
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	f000 fb2b 	bl	80073a8 <__lshift>
 8006d52:	46b0      	mov	r8, r6
 8006d54:	4606      	mov	r6, r0
 8006d56:	9b03      	ldr	r3, [sp, #12]
 8006d58:	3301      	adds	r3, #1
 8006d5a:	9308      	str	r3, [sp, #32]
 8006d5c:	9b03      	ldr	r3, [sp, #12]
 8006d5e:	444b      	add	r3, r9
 8006d60:	930a      	str	r3, [sp, #40]	; 0x28
 8006d62:	9b04      	ldr	r3, [sp, #16]
 8006d64:	f003 0301 	and.w	r3, r3, #1
 8006d68:	9309      	str	r3, [sp, #36]	; 0x24
 8006d6a:	9b08      	ldr	r3, [sp, #32]
 8006d6c:	4621      	mov	r1, r4
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	4658      	mov	r0, fp
 8006d72:	9304      	str	r3, [sp, #16]
 8006d74:	f7ff fa68 	bl	8006248 <quorem>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	4641      	mov	r1, r8
 8006d7c:	3330      	adds	r3, #48	; 0x30
 8006d7e:	9006      	str	r0, [sp, #24]
 8006d80:	4658      	mov	r0, fp
 8006d82:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d84:	f000 fb80 	bl	8007488 <__mcmp>
 8006d88:	4632      	mov	r2, r6
 8006d8a:	4681      	mov	r9, r0
 8006d8c:	4621      	mov	r1, r4
 8006d8e:	4628      	mov	r0, r5
 8006d90:	f000 fb96 	bl	80074c0 <__mdiff>
 8006d94:	68c2      	ldr	r2, [r0, #12]
 8006d96:	4607      	mov	r7, r0
 8006d98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d9a:	bb02      	cbnz	r2, 8006dde <_dtoa_r+0xa7e>
 8006d9c:	4601      	mov	r1, r0
 8006d9e:	4658      	mov	r0, fp
 8006da0:	f000 fb72 	bl	8007488 <__mcmp>
 8006da4:	4602      	mov	r2, r0
 8006da6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006da8:	4639      	mov	r1, r7
 8006daa:	4628      	mov	r0, r5
 8006dac:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006db0:	f000 f92c 	bl	800700c <_Bfree>
 8006db4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006db6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006db8:	9f08      	ldr	r7, [sp, #32]
 8006dba:	ea43 0102 	orr.w	r1, r3, r2
 8006dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc0:	430b      	orrs	r3, r1
 8006dc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dc4:	d10d      	bne.n	8006de2 <_dtoa_r+0xa82>
 8006dc6:	2b39      	cmp	r3, #57	; 0x39
 8006dc8:	d029      	beq.n	8006e1e <_dtoa_r+0xabe>
 8006dca:	f1b9 0f00 	cmp.w	r9, #0
 8006dce:	dd01      	ble.n	8006dd4 <_dtoa_r+0xa74>
 8006dd0:	9b06      	ldr	r3, [sp, #24]
 8006dd2:	3331      	adds	r3, #49	; 0x31
 8006dd4:	9a04      	ldr	r2, [sp, #16]
 8006dd6:	7013      	strb	r3, [r2, #0]
 8006dd8:	e776      	b.n	8006cc8 <_dtoa_r+0x968>
 8006dda:	4630      	mov	r0, r6
 8006ddc:	e7b9      	b.n	8006d52 <_dtoa_r+0x9f2>
 8006dde:	2201      	movs	r2, #1
 8006de0:	e7e2      	b.n	8006da8 <_dtoa_r+0xa48>
 8006de2:	f1b9 0f00 	cmp.w	r9, #0
 8006de6:	db06      	blt.n	8006df6 <_dtoa_r+0xa96>
 8006de8:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006dea:	ea41 0909 	orr.w	r9, r1, r9
 8006dee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006df0:	ea59 0101 	orrs.w	r1, r9, r1
 8006df4:	d120      	bne.n	8006e38 <_dtoa_r+0xad8>
 8006df6:	2a00      	cmp	r2, #0
 8006df8:	ddec      	ble.n	8006dd4 <_dtoa_r+0xa74>
 8006dfa:	4659      	mov	r1, fp
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	4628      	mov	r0, r5
 8006e00:	9308      	str	r3, [sp, #32]
 8006e02:	f000 fad1 	bl	80073a8 <__lshift>
 8006e06:	4621      	mov	r1, r4
 8006e08:	4683      	mov	fp, r0
 8006e0a:	f000 fb3d 	bl	8007488 <__mcmp>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	9b08      	ldr	r3, [sp, #32]
 8006e12:	dc02      	bgt.n	8006e1a <_dtoa_r+0xaba>
 8006e14:	d1de      	bne.n	8006dd4 <_dtoa_r+0xa74>
 8006e16:	07da      	lsls	r2, r3, #31
 8006e18:	d5dc      	bpl.n	8006dd4 <_dtoa_r+0xa74>
 8006e1a:	2b39      	cmp	r3, #57	; 0x39
 8006e1c:	d1d8      	bne.n	8006dd0 <_dtoa_r+0xa70>
 8006e1e:	2339      	movs	r3, #57	; 0x39
 8006e20:	9a04      	ldr	r2, [sp, #16]
 8006e22:	7013      	strb	r3, [r2, #0]
 8006e24:	463b      	mov	r3, r7
 8006e26:	461f      	mov	r7, r3
 8006e28:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	2a39      	cmp	r2, #57	; 0x39
 8006e30:	d050      	beq.n	8006ed4 <_dtoa_r+0xb74>
 8006e32:	3201      	adds	r2, #1
 8006e34:	701a      	strb	r2, [r3, #0]
 8006e36:	e747      	b.n	8006cc8 <_dtoa_r+0x968>
 8006e38:	2a00      	cmp	r2, #0
 8006e3a:	dd03      	ble.n	8006e44 <_dtoa_r+0xae4>
 8006e3c:	2b39      	cmp	r3, #57	; 0x39
 8006e3e:	d0ee      	beq.n	8006e1e <_dtoa_r+0xabe>
 8006e40:	3301      	adds	r3, #1
 8006e42:	e7c7      	b.n	8006dd4 <_dtoa_r+0xa74>
 8006e44:	9a08      	ldr	r2, [sp, #32]
 8006e46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006e48:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006e4c:	428a      	cmp	r2, r1
 8006e4e:	d02a      	beq.n	8006ea6 <_dtoa_r+0xb46>
 8006e50:	4659      	mov	r1, fp
 8006e52:	2300      	movs	r3, #0
 8006e54:	220a      	movs	r2, #10
 8006e56:	4628      	mov	r0, r5
 8006e58:	f000 f8fa 	bl	8007050 <__multadd>
 8006e5c:	45b0      	cmp	r8, r6
 8006e5e:	4683      	mov	fp, r0
 8006e60:	f04f 0300 	mov.w	r3, #0
 8006e64:	f04f 020a 	mov.w	r2, #10
 8006e68:	4641      	mov	r1, r8
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	d107      	bne.n	8006e7e <_dtoa_r+0xb1e>
 8006e6e:	f000 f8ef 	bl	8007050 <__multadd>
 8006e72:	4680      	mov	r8, r0
 8006e74:	4606      	mov	r6, r0
 8006e76:	9b08      	ldr	r3, [sp, #32]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	9308      	str	r3, [sp, #32]
 8006e7c:	e775      	b.n	8006d6a <_dtoa_r+0xa0a>
 8006e7e:	f000 f8e7 	bl	8007050 <__multadd>
 8006e82:	4631      	mov	r1, r6
 8006e84:	4680      	mov	r8, r0
 8006e86:	2300      	movs	r3, #0
 8006e88:	220a      	movs	r2, #10
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	f000 f8e0 	bl	8007050 <__multadd>
 8006e90:	4606      	mov	r6, r0
 8006e92:	e7f0      	b.n	8006e76 <_dtoa_r+0xb16>
 8006e94:	f1b9 0f00 	cmp.w	r9, #0
 8006e98:	bfcc      	ite	gt
 8006e9a:	464f      	movgt	r7, r9
 8006e9c:	2701      	movle	r7, #1
 8006e9e:	f04f 0800 	mov.w	r8, #0
 8006ea2:	9a03      	ldr	r2, [sp, #12]
 8006ea4:	4417      	add	r7, r2
 8006ea6:	4659      	mov	r1, fp
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	4628      	mov	r0, r5
 8006eac:	9308      	str	r3, [sp, #32]
 8006eae:	f000 fa7b 	bl	80073a8 <__lshift>
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	4683      	mov	fp, r0
 8006eb6:	f000 fae7 	bl	8007488 <__mcmp>
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	dcb2      	bgt.n	8006e24 <_dtoa_r+0xac4>
 8006ebe:	d102      	bne.n	8006ec6 <_dtoa_r+0xb66>
 8006ec0:	9b08      	ldr	r3, [sp, #32]
 8006ec2:	07db      	lsls	r3, r3, #31
 8006ec4:	d4ae      	bmi.n	8006e24 <_dtoa_r+0xac4>
 8006ec6:	463b      	mov	r3, r7
 8006ec8:	461f      	mov	r7, r3
 8006eca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ece:	2a30      	cmp	r2, #48	; 0x30
 8006ed0:	d0fa      	beq.n	8006ec8 <_dtoa_r+0xb68>
 8006ed2:	e6f9      	b.n	8006cc8 <_dtoa_r+0x968>
 8006ed4:	9a03      	ldr	r2, [sp, #12]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d1a5      	bne.n	8006e26 <_dtoa_r+0xac6>
 8006eda:	2331      	movs	r3, #49	; 0x31
 8006edc:	f10a 0a01 	add.w	sl, sl, #1
 8006ee0:	e779      	b.n	8006dd6 <_dtoa_r+0xa76>
 8006ee2:	4b14      	ldr	r3, [pc, #80]	; (8006f34 <_dtoa_r+0xbd4>)
 8006ee4:	f7ff baa8 	b.w	8006438 <_dtoa_r+0xd8>
 8006ee8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f47f aa81 	bne.w	80063f2 <_dtoa_r+0x92>
 8006ef0:	4b11      	ldr	r3, [pc, #68]	; (8006f38 <_dtoa_r+0xbd8>)
 8006ef2:	f7ff baa1 	b.w	8006438 <_dtoa_r+0xd8>
 8006ef6:	f1b9 0f00 	cmp.w	r9, #0
 8006efa:	dc03      	bgt.n	8006f04 <_dtoa_r+0xba4>
 8006efc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	f73f aecb 	bgt.w	8006c9a <_dtoa_r+0x93a>
 8006f04:	9f03      	ldr	r7, [sp, #12]
 8006f06:	4621      	mov	r1, r4
 8006f08:	4658      	mov	r0, fp
 8006f0a:	f7ff f99d 	bl	8006248 <quorem>
 8006f0e:	9a03      	ldr	r2, [sp, #12]
 8006f10:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006f14:	f807 3b01 	strb.w	r3, [r7], #1
 8006f18:	1aba      	subs	r2, r7, r2
 8006f1a:	4591      	cmp	r9, r2
 8006f1c:	ddba      	ble.n	8006e94 <_dtoa_r+0xb34>
 8006f1e:	4659      	mov	r1, fp
 8006f20:	2300      	movs	r3, #0
 8006f22:	220a      	movs	r2, #10
 8006f24:	4628      	mov	r0, r5
 8006f26:	f000 f893 	bl	8007050 <__multadd>
 8006f2a:	4683      	mov	fp, r0
 8006f2c:	e7eb      	b.n	8006f06 <_dtoa_r+0xba6>
 8006f2e:	bf00      	nop
 8006f30:	08008837 	.word	0x08008837
 8006f34:	08008794 	.word	0x08008794
 8006f38:	080087b8 	.word	0x080087b8

08006f3c <_localeconv_r>:
 8006f3c:	4800      	ldr	r0, [pc, #0]	; (8006f40 <_localeconv_r+0x4>)
 8006f3e:	4770      	bx	lr
 8006f40:	20000180 	.word	0x20000180

08006f44 <malloc>:
 8006f44:	4b02      	ldr	r3, [pc, #8]	; (8006f50 <malloc+0xc>)
 8006f46:	4601      	mov	r1, r0
 8006f48:	6818      	ldr	r0, [r3, #0]
 8006f4a:	f000 bc1d 	b.w	8007788 <_malloc_r>
 8006f4e:	bf00      	nop
 8006f50:	2000002c 	.word	0x2000002c

08006f54 <memchr>:
 8006f54:	4603      	mov	r3, r0
 8006f56:	b510      	push	{r4, lr}
 8006f58:	b2c9      	uxtb	r1, r1
 8006f5a:	4402      	add	r2, r0
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	4618      	mov	r0, r3
 8006f60:	d101      	bne.n	8006f66 <memchr+0x12>
 8006f62:	2000      	movs	r0, #0
 8006f64:	e003      	b.n	8006f6e <memchr+0x1a>
 8006f66:	7804      	ldrb	r4, [r0, #0]
 8006f68:	3301      	adds	r3, #1
 8006f6a:	428c      	cmp	r4, r1
 8006f6c:	d1f6      	bne.n	8006f5c <memchr+0x8>
 8006f6e:	bd10      	pop	{r4, pc}

08006f70 <memcpy>:
 8006f70:	440a      	add	r2, r1
 8006f72:	4291      	cmp	r1, r2
 8006f74:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f78:	d100      	bne.n	8006f7c <memcpy+0xc>
 8006f7a:	4770      	bx	lr
 8006f7c:	b510      	push	{r4, lr}
 8006f7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f82:	4291      	cmp	r1, r2
 8006f84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f88:	d1f9      	bne.n	8006f7e <memcpy+0xe>
 8006f8a:	bd10      	pop	{r4, pc}

08006f8c <_Balloc>:
 8006f8c:	b570      	push	{r4, r5, r6, lr}
 8006f8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f90:	4604      	mov	r4, r0
 8006f92:	460d      	mov	r5, r1
 8006f94:	b976      	cbnz	r6, 8006fb4 <_Balloc+0x28>
 8006f96:	2010      	movs	r0, #16
 8006f98:	f7ff ffd4 	bl	8006f44 <malloc>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	6260      	str	r0, [r4, #36]	; 0x24
 8006fa0:	b920      	cbnz	r0, 8006fac <_Balloc+0x20>
 8006fa2:	2166      	movs	r1, #102	; 0x66
 8006fa4:	4b17      	ldr	r3, [pc, #92]	; (8007004 <_Balloc+0x78>)
 8006fa6:	4818      	ldr	r0, [pc, #96]	; (8007008 <_Balloc+0x7c>)
 8006fa8:	f000 fdce 	bl	8007b48 <__assert_func>
 8006fac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006fb0:	6006      	str	r6, [r0, #0]
 8006fb2:	60c6      	str	r6, [r0, #12]
 8006fb4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006fb6:	68f3      	ldr	r3, [r6, #12]
 8006fb8:	b183      	cbz	r3, 8006fdc <_Balloc+0x50>
 8006fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006fc2:	b9b8      	cbnz	r0, 8006ff4 <_Balloc+0x68>
 8006fc4:	2101      	movs	r1, #1
 8006fc6:	fa01 f605 	lsl.w	r6, r1, r5
 8006fca:	1d72      	adds	r2, r6, #5
 8006fcc:	4620      	mov	r0, r4
 8006fce:	0092      	lsls	r2, r2, #2
 8006fd0:	f000 fb5e 	bl	8007690 <_calloc_r>
 8006fd4:	b160      	cbz	r0, 8006ff0 <_Balloc+0x64>
 8006fd6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006fda:	e00e      	b.n	8006ffa <_Balloc+0x6e>
 8006fdc:	2221      	movs	r2, #33	; 0x21
 8006fde:	2104      	movs	r1, #4
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f000 fb55 	bl	8007690 <_calloc_r>
 8006fe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fe8:	60f0      	str	r0, [r6, #12]
 8006fea:	68db      	ldr	r3, [r3, #12]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1e4      	bne.n	8006fba <_Balloc+0x2e>
 8006ff0:	2000      	movs	r0, #0
 8006ff2:	bd70      	pop	{r4, r5, r6, pc}
 8006ff4:	6802      	ldr	r2, [r0, #0]
 8006ff6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007000:	e7f7      	b.n	8006ff2 <_Balloc+0x66>
 8007002:	bf00      	nop
 8007004:	080087c5 	.word	0x080087c5
 8007008:	08008848 	.word	0x08008848

0800700c <_Bfree>:
 800700c:	b570      	push	{r4, r5, r6, lr}
 800700e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007010:	4605      	mov	r5, r0
 8007012:	460c      	mov	r4, r1
 8007014:	b976      	cbnz	r6, 8007034 <_Bfree+0x28>
 8007016:	2010      	movs	r0, #16
 8007018:	f7ff ff94 	bl	8006f44 <malloc>
 800701c:	4602      	mov	r2, r0
 800701e:	6268      	str	r0, [r5, #36]	; 0x24
 8007020:	b920      	cbnz	r0, 800702c <_Bfree+0x20>
 8007022:	218a      	movs	r1, #138	; 0x8a
 8007024:	4b08      	ldr	r3, [pc, #32]	; (8007048 <_Bfree+0x3c>)
 8007026:	4809      	ldr	r0, [pc, #36]	; (800704c <_Bfree+0x40>)
 8007028:	f000 fd8e 	bl	8007b48 <__assert_func>
 800702c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007030:	6006      	str	r6, [r0, #0]
 8007032:	60c6      	str	r6, [r0, #12]
 8007034:	b13c      	cbz	r4, 8007046 <_Bfree+0x3a>
 8007036:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007038:	6862      	ldr	r2, [r4, #4]
 800703a:	68db      	ldr	r3, [r3, #12]
 800703c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007040:	6021      	str	r1, [r4, #0]
 8007042:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007046:	bd70      	pop	{r4, r5, r6, pc}
 8007048:	080087c5 	.word	0x080087c5
 800704c:	08008848 	.word	0x08008848

08007050 <__multadd>:
 8007050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007054:	4607      	mov	r7, r0
 8007056:	460c      	mov	r4, r1
 8007058:	461e      	mov	r6, r3
 800705a:	2000      	movs	r0, #0
 800705c:	690d      	ldr	r5, [r1, #16]
 800705e:	f101 0c14 	add.w	ip, r1, #20
 8007062:	f8dc 3000 	ldr.w	r3, [ip]
 8007066:	3001      	adds	r0, #1
 8007068:	b299      	uxth	r1, r3
 800706a:	fb02 6101 	mla	r1, r2, r1, r6
 800706e:	0c1e      	lsrs	r6, r3, #16
 8007070:	0c0b      	lsrs	r3, r1, #16
 8007072:	fb02 3306 	mla	r3, r2, r6, r3
 8007076:	b289      	uxth	r1, r1
 8007078:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800707c:	4285      	cmp	r5, r0
 800707e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007082:	f84c 1b04 	str.w	r1, [ip], #4
 8007086:	dcec      	bgt.n	8007062 <__multadd+0x12>
 8007088:	b30e      	cbz	r6, 80070ce <__multadd+0x7e>
 800708a:	68a3      	ldr	r3, [r4, #8]
 800708c:	42ab      	cmp	r3, r5
 800708e:	dc19      	bgt.n	80070c4 <__multadd+0x74>
 8007090:	6861      	ldr	r1, [r4, #4]
 8007092:	4638      	mov	r0, r7
 8007094:	3101      	adds	r1, #1
 8007096:	f7ff ff79 	bl	8006f8c <_Balloc>
 800709a:	4680      	mov	r8, r0
 800709c:	b928      	cbnz	r0, 80070aa <__multadd+0x5a>
 800709e:	4602      	mov	r2, r0
 80070a0:	21b5      	movs	r1, #181	; 0xb5
 80070a2:	4b0c      	ldr	r3, [pc, #48]	; (80070d4 <__multadd+0x84>)
 80070a4:	480c      	ldr	r0, [pc, #48]	; (80070d8 <__multadd+0x88>)
 80070a6:	f000 fd4f 	bl	8007b48 <__assert_func>
 80070aa:	6922      	ldr	r2, [r4, #16]
 80070ac:	f104 010c 	add.w	r1, r4, #12
 80070b0:	3202      	adds	r2, #2
 80070b2:	0092      	lsls	r2, r2, #2
 80070b4:	300c      	adds	r0, #12
 80070b6:	f7ff ff5b 	bl	8006f70 <memcpy>
 80070ba:	4621      	mov	r1, r4
 80070bc:	4638      	mov	r0, r7
 80070be:	f7ff ffa5 	bl	800700c <_Bfree>
 80070c2:	4644      	mov	r4, r8
 80070c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80070c8:	3501      	adds	r5, #1
 80070ca:	615e      	str	r6, [r3, #20]
 80070cc:	6125      	str	r5, [r4, #16]
 80070ce:	4620      	mov	r0, r4
 80070d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070d4:	08008837 	.word	0x08008837
 80070d8:	08008848 	.word	0x08008848

080070dc <__hi0bits>:
 80070dc:	0c02      	lsrs	r2, r0, #16
 80070de:	0412      	lsls	r2, r2, #16
 80070e0:	4603      	mov	r3, r0
 80070e2:	b9ca      	cbnz	r2, 8007118 <__hi0bits+0x3c>
 80070e4:	0403      	lsls	r3, r0, #16
 80070e6:	2010      	movs	r0, #16
 80070e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80070ec:	bf04      	itt	eq
 80070ee:	021b      	lsleq	r3, r3, #8
 80070f0:	3008      	addeq	r0, #8
 80070f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80070f6:	bf04      	itt	eq
 80070f8:	011b      	lsleq	r3, r3, #4
 80070fa:	3004      	addeq	r0, #4
 80070fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007100:	bf04      	itt	eq
 8007102:	009b      	lsleq	r3, r3, #2
 8007104:	3002      	addeq	r0, #2
 8007106:	2b00      	cmp	r3, #0
 8007108:	db05      	blt.n	8007116 <__hi0bits+0x3a>
 800710a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800710e:	f100 0001 	add.w	r0, r0, #1
 8007112:	bf08      	it	eq
 8007114:	2020      	moveq	r0, #32
 8007116:	4770      	bx	lr
 8007118:	2000      	movs	r0, #0
 800711a:	e7e5      	b.n	80070e8 <__hi0bits+0xc>

0800711c <__lo0bits>:
 800711c:	6803      	ldr	r3, [r0, #0]
 800711e:	4602      	mov	r2, r0
 8007120:	f013 0007 	ands.w	r0, r3, #7
 8007124:	d00b      	beq.n	800713e <__lo0bits+0x22>
 8007126:	07d9      	lsls	r1, r3, #31
 8007128:	d421      	bmi.n	800716e <__lo0bits+0x52>
 800712a:	0798      	lsls	r0, r3, #30
 800712c:	bf49      	itett	mi
 800712e:	085b      	lsrmi	r3, r3, #1
 8007130:	089b      	lsrpl	r3, r3, #2
 8007132:	2001      	movmi	r0, #1
 8007134:	6013      	strmi	r3, [r2, #0]
 8007136:	bf5c      	itt	pl
 8007138:	2002      	movpl	r0, #2
 800713a:	6013      	strpl	r3, [r2, #0]
 800713c:	4770      	bx	lr
 800713e:	b299      	uxth	r1, r3
 8007140:	b909      	cbnz	r1, 8007146 <__lo0bits+0x2a>
 8007142:	2010      	movs	r0, #16
 8007144:	0c1b      	lsrs	r3, r3, #16
 8007146:	b2d9      	uxtb	r1, r3
 8007148:	b909      	cbnz	r1, 800714e <__lo0bits+0x32>
 800714a:	3008      	adds	r0, #8
 800714c:	0a1b      	lsrs	r3, r3, #8
 800714e:	0719      	lsls	r1, r3, #28
 8007150:	bf04      	itt	eq
 8007152:	091b      	lsreq	r3, r3, #4
 8007154:	3004      	addeq	r0, #4
 8007156:	0799      	lsls	r1, r3, #30
 8007158:	bf04      	itt	eq
 800715a:	089b      	lsreq	r3, r3, #2
 800715c:	3002      	addeq	r0, #2
 800715e:	07d9      	lsls	r1, r3, #31
 8007160:	d403      	bmi.n	800716a <__lo0bits+0x4e>
 8007162:	085b      	lsrs	r3, r3, #1
 8007164:	f100 0001 	add.w	r0, r0, #1
 8007168:	d003      	beq.n	8007172 <__lo0bits+0x56>
 800716a:	6013      	str	r3, [r2, #0]
 800716c:	4770      	bx	lr
 800716e:	2000      	movs	r0, #0
 8007170:	4770      	bx	lr
 8007172:	2020      	movs	r0, #32
 8007174:	4770      	bx	lr
	...

08007178 <__i2b>:
 8007178:	b510      	push	{r4, lr}
 800717a:	460c      	mov	r4, r1
 800717c:	2101      	movs	r1, #1
 800717e:	f7ff ff05 	bl	8006f8c <_Balloc>
 8007182:	4602      	mov	r2, r0
 8007184:	b928      	cbnz	r0, 8007192 <__i2b+0x1a>
 8007186:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800718a:	4b04      	ldr	r3, [pc, #16]	; (800719c <__i2b+0x24>)
 800718c:	4804      	ldr	r0, [pc, #16]	; (80071a0 <__i2b+0x28>)
 800718e:	f000 fcdb 	bl	8007b48 <__assert_func>
 8007192:	2301      	movs	r3, #1
 8007194:	6144      	str	r4, [r0, #20]
 8007196:	6103      	str	r3, [r0, #16]
 8007198:	bd10      	pop	{r4, pc}
 800719a:	bf00      	nop
 800719c:	08008837 	.word	0x08008837
 80071a0:	08008848 	.word	0x08008848

080071a4 <__multiply>:
 80071a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a8:	4691      	mov	r9, r2
 80071aa:	690a      	ldr	r2, [r1, #16]
 80071ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80071b0:	460c      	mov	r4, r1
 80071b2:	429a      	cmp	r2, r3
 80071b4:	bfbe      	ittt	lt
 80071b6:	460b      	movlt	r3, r1
 80071b8:	464c      	movlt	r4, r9
 80071ba:	4699      	movlt	r9, r3
 80071bc:	6927      	ldr	r7, [r4, #16]
 80071be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80071c2:	68a3      	ldr	r3, [r4, #8]
 80071c4:	6861      	ldr	r1, [r4, #4]
 80071c6:	eb07 060a 	add.w	r6, r7, sl
 80071ca:	42b3      	cmp	r3, r6
 80071cc:	b085      	sub	sp, #20
 80071ce:	bfb8      	it	lt
 80071d0:	3101      	addlt	r1, #1
 80071d2:	f7ff fedb 	bl	8006f8c <_Balloc>
 80071d6:	b930      	cbnz	r0, 80071e6 <__multiply+0x42>
 80071d8:	4602      	mov	r2, r0
 80071da:	f240 115d 	movw	r1, #349	; 0x15d
 80071de:	4b43      	ldr	r3, [pc, #268]	; (80072ec <__multiply+0x148>)
 80071e0:	4843      	ldr	r0, [pc, #268]	; (80072f0 <__multiply+0x14c>)
 80071e2:	f000 fcb1 	bl	8007b48 <__assert_func>
 80071e6:	f100 0514 	add.w	r5, r0, #20
 80071ea:	462b      	mov	r3, r5
 80071ec:	2200      	movs	r2, #0
 80071ee:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80071f2:	4543      	cmp	r3, r8
 80071f4:	d321      	bcc.n	800723a <__multiply+0x96>
 80071f6:	f104 0314 	add.w	r3, r4, #20
 80071fa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80071fe:	f109 0314 	add.w	r3, r9, #20
 8007202:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007206:	9202      	str	r2, [sp, #8]
 8007208:	1b3a      	subs	r2, r7, r4
 800720a:	3a15      	subs	r2, #21
 800720c:	f022 0203 	bic.w	r2, r2, #3
 8007210:	3204      	adds	r2, #4
 8007212:	f104 0115 	add.w	r1, r4, #21
 8007216:	428f      	cmp	r7, r1
 8007218:	bf38      	it	cc
 800721a:	2204      	movcc	r2, #4
 800721c:	9201      	str	r2, [sp, #4]
 800721e:	9a02      	ldr	r2, [sp, #8]
 8007220:	9303      	str	r3, [sp, #12]
 8007222:	429a      	cmp	r2, r3
 8007224:	d80c      	bhi.n	8007240 <__multiply+0x9c>
 8007226:	2e00      	cmp	r6, #0
 8007228:	dd03      	ble.n	8007232 <__multiply+0x8e>
 800722a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800722e:	2b00      	cmp	r3, #0
 8007230:	d059      	beq.n	80072e6 <__multiply+0x142>
 8007232:	6106      	str	r6, [r0, #16]
 8007234:	b005      	add	sp, #20
 8007236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800723a:	f843 2b04 	str.w	r2, [r3], #4
 800723e:	e7d8      	b.n	80071f2 <__multiply+0x4e>
 8007240:	f8b3 a000 	ldrh.w	sl, [r3]
 8007244:	f1ba 0f00 	cmp.w	sl, #0
 8007248:	d023      	beq.n	8007292 <__multiply+0xee>
 800724a:	46a9      	mov	r9, r5
 800724c:	f04f 0c00 	mov.w	ip, #0
 8007250:	f104 0e14 	add.w	lr, r4, #20
 8007254:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007258:	f8d9 1000 	ldr.w	r1, [r9]
 800725c:	fa1f fb82 	uxth.w	fp, r2
 8007260:	b289      	uxth	r1, r1
 8007262:	fb0a 110b 	mla	r1, sl, fp, r1
 8007266:	4461      	add	r1, ip
 8007268:	f8d9 c000 	ldr.w	ip, [r9]
 800726c:	0c12      	lsrs	r2, r2, #16
 800726e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007272:	fb0a c202 	mla	r2, sl, r2, ip
 8007276:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800727a:	b289      	uxth	r1, r1
 800727c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007280:	4577      	cmp	r7, lr
 8007282:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007286:	f849 1b04 	str.w	r1, [r9], #4
 800728a:	d8e3      	bhi.n	8007254 <__multiply+0xb0>
 800728c:	9a01      	ldr	r2, [sp, #4]
 800728e:	f845 c002 	str.w	ip, [r5, r2]
 8007292:	9a03      	ldr	r2, [sp, #12]
 8007294:	3304      	adds	r3, #4
 8007296:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800729a:	f1b9 0f00 	cmp.w	r9, #0
 800729e:	d020      	beq.n	80072e2 <__multiply+0x13e>
 80072a0:	46ae      	mov	lr, r5
 80072a2:	f04f 0a00 	mov.w	sl, #0
 80072a6:	6829      	ldr	r1, [r5, #0]
 80072a8:	f104 0c14 	add.w	ip, r4, #20
 80072ac:	f8bc b000 	ldrh.w	fp, [ip]
 80072b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80072b4:	b289      	uxth	r1, r1
 80072b6:	fb09 220b 	mla	r2, r9, fp, r2
 80072ba:	4492      	add	sl, r2
 80072bc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80072c0:	f84e 1b04 	str.w	r1, [lr], #4
 80072c4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80072c8:	f8be 1000 	ldrh.w	r1, [lr]
 80072cc:	0c12      	lsrs	r2, r2, #16
 80072ce:	fb09 1102 	mla	r1, r9, r2, r1
 80072d2:	4567      	cmp	r7, ip
 80072d4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80072d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80072dc:	d8e6      	bhi.n	80072ac <__multiply+0x108>
 80072de:	9a01      	ldr	r2, [sp, #4]
 80072e0:	50a9      	str	r1, [r5, r2]
 80072e2:	3504      	adds	r5, #4
 80072e4:	e79b      	b.n	800721e <__multiply+0x7a>
 80072e6:	3e01      	subs	r6, #1
 80072e8:	e79d      	b.n	8007226 <__multiply+0x82>
 80072ea:	bf00      	nop
 80072ec:	08008837 	.word	0x08008837
 80072f0:	08008848 	.word	0x08008848

080072f4 <__pow5mult>:
 80072f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072f8:	4615      	mov	r5, r2
 80072fa:	f012 0203 	ands.w	r2, r2, #3
 80072fe:	4606      	mov	r6, r0
 8007300:	460f      	mov	r7, r1
 8007302:	d007      	beq.n	8007314 <__pow5mult+0x20>
 8007304:	4c25      	ldr	r4, [pc, #148]	; (800739c <__pow5mult+0xa8>)
 8007306:	3a01      	subs	r2, #1
 8007308:	2300      	movs	r3, #0
 800730a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800730e:	f7ff fe9f 	bl	8007050 <__multadd>
 8007312:	4607      	mov	r7, r0
 8007314:	10ad      	asrs	r5, r5, #2
 8007316:	d03d      	beq.n	8007394 <__pow5mult+0xa0>
 8007318:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800731a:	b97c      	cbnz	r4, 800733c <__pow5mult+0x48>
 800731c:	2010      	movs	r0, #16
 800731e:	f7ff fe11 	bl	8006f44 <malloc>
 8007322:	4602      	mov	r2, r0
 8007324:	6270      	str	r0, [r6, #36]	; 0x24
 8007326:	b928      	cbnz	r0, 8007334 <__pow5mult+0x40>
 8007328:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800732c:	4b1c      	ldr	r3, [pc, #112]	; (80073a0 <__pow5mult+0xac>)
 800732e:	481d      	ldr	r0, [pc, #116]	; (80073a4 <__pow5mult+0xb0>)
 8007330:	f000 fc0a 	bl	8007b48 <__assert_func>
 8007334:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007338:	6004      	str	r4, [r0, #0]
 800733a:	60c4      	str	r4, [r0, #12]
 800733c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007340:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007344:	b94c      	cbnz	r4, 800735a <__pow5mult+0x66>
 8007346:	f240 2171 	movw	r1, #625	; 0x271
 800734a:	4630      	mov	r0, r6
 800734c:	f7ff ff14 	bl	8007178 <__i2b>
 8007350:	2300      	movs	r3, #0
 8007352:	4604      	mov	r4, r0
 8007354:	f8c8 0008 	str.w	r0, [r8, #8]
 8007358:	6003      	str	r3, [r0, #0]
 800735a:	f04f 0900 	mov.w	r9, #0
 800735e:	07eb      	lsls	r3, r5, #31
 8007360:	d50a      	bpl.n	8007378 <__pow5mult+0x84>
 8007362:	4639      	mov	r1, r7
 8007364:	4622      	mov	r2, r4
 8007366:	4630      	mov	r0, r6
 8007368:	f7ff ff1c 	bl	80071a4 <__multiply>
 800736c:	4680      	mov	r8, r0
 800736e:	4639      	mov	r1, r7
 8007370:	4630      	mov	r0, r6
 8007372:	f7ff fe4b 	bl	800700c <_Bfree>
 8007376:	4647      	mov	r7, r8
 8007378:	106d      	asrs	r5, r5, #1
 800737a:	d00b      	beq.n	8007394 <__pow5mult+0xa0>
 800737c:	6820      	ldr	r0, [r4, #0]
 800737e:	b938      	cbnz	r0, 8007390 <__pow5mult+0x9c>
 8007380:	4622      	mov	r2, r4
 8007382:	4621      	mov	r1, r4
 8007384:	4630      	mov	r0, r6
 8007386:	f7ff ff0d 	bl	80071a4 <__multiply>
 800738a:	6020      	str	r0, [r4, #0]
 800738c:	f8c0 9000 	str.w	r9, [r0]
 8007390:	4604      	mov	r4, r0
 8007392:	e7e4      	b.n	800735e <__pow5mult+0x6a>
 8007394:	4638      	mov	r0, r7
 8007396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800739a:	bf00      	nop
 800739c:	08008998 	.word	0x08008998
 80073a0:	080087c5 	.word	0x080087c5
 80073a4:	08008848 	.word	0x08008848

080073a8 <__lshift>:
 80073a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073ac:	460c      	mov	r4, r1
 80073ae:	4607      	mov	r7, r0
 80073b0:	4691      	mov	r9, r2
 80073b2:	6923      	ldr	r3, [r4, #16]
 80073b4:	6849      	ldr	r1, [r1, #4]
 80073b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80073ba:	68a3      	ldr	r3, [r4, #8]
 80073bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80073c0:	f108 0601 	add.w	r6, r8, #1
 80073c4:	42b3      	cmp	r3, r6
 80073c6:	db0b      	blt.n	80073e0 <__lshift+0x38>
 80073c8:	4638      	mov	r0, r7
 80073ca:	f7ff fddf 	bl	8006f8c <_Balloc>
 80073ce:	4605      	mov	r5, r0
 80073d0:	b948      	cbnz	r0, 80073e6 <__lshift+0x3e>
 80073d2:	4602      	mov	r2, r0
 80073d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80073d8:	4b29      	ldr	r3, [pc, #164]	; (8007480 <__lshift+0xd8>)
 80073da:	482a      	ldr	r0, [pc, #168]	; (8007484 <__lshift+0xdc>)
 80073dc:	f000 fbb4 	bl	8007b48 <__assert_func>
 80073e0:	3101      	adds	r1, #1
 80073e2:	005b      	lsls	r3, r3, #1
 80073e4:	e7ee      	b.n	80073c4 <__lshift+0x1c>
 80073e6:	2300      	movs	r3, #0
 80073e8:	f100 0114 	add.w	r1, r0, #20
 80073ec:	f100 0210 	add.w	r2, r0, #16
 80073f0:	4618      	mov	r0, r3
 80073f2:	4553      	cmp	r3, sl
 80073f4:	db37      	blt.n	8007466 <__lshift+0xbe>
 80073f6:	6920      	ldr	r0, [r4, #16]
 80073f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073fc:	f104 0314 	add.w	r3, r4, #20
 8007400:	f019 091f 	ands.w	r9, r9, #31
 8007404:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007408:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800740c:	d02f      	beq.n	800746e <__lshift+0xc6>
 800740e:	468a      	mov	sl, r1
 8007410:	f04f 0c00 	mov.w	ip, #0
 8007414:	f1c9 0e20 	rsb	lr, r9, #32
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	fa02 f209 	lsl.w	r2, r2, r9
 800741e:	ea42 020c 	orr.w	r2, r2, ip
 8007422:	f84a 2b04 	str.w	r2, [sl], #4
 8007426:	f853 2b04 	ldr.w	r2, [r3], #4
 800742a:	4298      	cmp	r0, r3
 800742c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007430:	d8f2      	bhi.n	8007418 <__lshift+0x70>
 8007432:	1b03      	subs	r3, r0, r4
 8007434:	3b15      	subs	r3, #21
 8007436:	f023 0303 	bic.w	r3, r3, #3
 800743a:	3304      	adds	r3, #4
 800743c:	f104 0215 	add.w	r2, r4, #21
 8007440:	4290      	cmp	r0, r2
 8007442:	bf38      	it	cc
 8007444:	2304      	movcc	r3, #4
 8007446:	f841 c003 	str.w	ip, [r1, r3]
 800744a:	f1bc 0f00 	cmp.w	ip, #0
 800744e:	d001      	beq.n	8007454 <__lshift+0xac>
 8007450:	f108 0602 	add.w	r6, r8, #2
 8007454:	3e01      	subs	r6, #1
 8007456:	4638      	mov	r0, r7
 8007458:	4621      	mov	r1, r4
 800745a:	612e      	str	r6, [r5, #16]
 800745c:	f7ff fdd6 	bl	800700c <_Bfree>
 8007460:	4628      	mov	r0, r5
 8007462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007466:	f842 0f04 	str.w	r0, [r2, #4]!
 800746a:	3301      	adds	r3, #1
 800746c:	e7c1      	b.n	80073f2 <__lshift+0x4a>
 800746e:	3904      	subs	r1, #4
 8007470:	f853 2b04 	ldr.w	r2, [r3], #4
 8007474:	4298      	cmp	r0, r3
 8007476:	f841 2f04 	str.w	r2, [r1, #4]!
 800747a:	d8f9      	bhi.n	8007470 <__lshift+0xc8>
 800747c:	e7ea      	b.n	8007454 <__lshift+0xac>
 800747e:	bf00      	nop
 8007480:	08008837 	.word	0x08008837
 8007484:	08008848 	.word	0x08008848

08007488 <__mcmp>:
 8007488:	4603      	mov	r3, r0
 800748a:	690a      	ldr	r2, [r1, #16]
 800748c:	6900      	ldr	r0, [r0, #16]
 800748e:	b530      	push	{r4, r5, lr}
 8007490:	1a80      	subs	r0, r0, r2
 8007492:	d10d      	bne.n	80074b0 <__mcmp+0x28>
 8007494:	3314      	adds	r3, #20
 8007496:	3114      	adds	r1, #20
 8007498:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800749c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80074a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80074a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80074a8:	4295      	cmp	r5, r2
 80074aa:	d002      	beq.n	80074b2 <__mcmp+0x2a>
 80074ac:	d304      	bcc.n	80074b8 <__mcmp+0x30>
 80074ae:	2001      	movs	r0, #1
 80074b0:	bd30      	pop	{r4, r5, pc}
 80074b2:	42a3      	cmp	r3, r4
 80074b4:	d3f4      	bcc.n	80074a0 <__mcmp+0x18>
 80074b6:	e7fb      	b.n	80074b0 <__mcmp+0x28>
 80074b8:	f04f 30ff 	mov.w	r0, #4294967295
 80074bc:	e7f8      	b.n	80074b0 <__mcmp+0x28>
	...

080074c0 <__mdiff>:
 80074c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074c4:	460d      	mov	r5, r1
 80074c6:	4607      	mov	r7, r0
 80074c8:	4611      	mov	r1, r2
 80074ca:	4628      	mov	r0, r5
 80074cc:	4614      	mov	r4, r2
 80074ce:	f7ff ffdb 	bl	8007488 <__mcmp>
 80074d2:	1e06      	subs	r6, r0, #0
 80074d4:	d111      	bne.n	80074fa <__mdiff+0x3a>
 80074d6:	4631      	mov	r1, r6
 80074d8:	4638      	mov	r0, r7
 80074da:	f7ff fd57 	bl	8006f8c <_Balloc>
 80074de:	4602      	mov	r2, r0
 80074e0:	b928      	cbnz	r0, 80074ee <__mdiff+0x2e>
 80074e2:	f240 2132 	movw	r1, #562	; 0x232
 80074e6:	4b3a      	ldr	r3, [pc, #232]	; (80075d0 <__mdiff+0x110>)
 80074e8:	483a      	ldr	r0, [pc, #232]	; (80075d4 <__mdiff+0x114>)
 80074ea:	f000 fb2d 	bl	8007b48 <__assert_func>
 80074ee:	2301      	movs	r3, #1
 80074f0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80074f4:	4610      	mov	r0, r2
 80074f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074fa:	bfa4      	itt	ge
 80074fc:	4623      	movge	r3, r4
 80074fe:	462c      	movge	r4, r5
 8007500:	4638      	mov	r0, r7
 8007502:	6861      	ldr	r1, [r4, #4]
 8007504:	bfa6      	itte	ge
 8007506:	461d      	movge	r5, r3
 8007508:	2600      	movge	r6, #0
 800750a:	2601      	movlt	r6, #1
 800750c:	f7ff fd3e 	bl	8006f8c <_Balloc>
 8007510:	4602      	mov	r2, r0
 8007512:	b918      	cbnz	r0, 800751c <__mdiff+0x5c>
 8007514:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007518:	4b2d      	ldr	r3, [pc, #180]	; (80075d0 <__mdiff+0x110>)
 800751a:	e7e5      	b.n	80074e8 <__mdiff+0x28>
 800751c:	f102 0814 	add.w	r8, r2, #20
 8007520:	46c2      	mov	sl, r8
 8007522:	f04f 0c00 	mov.w	ip, #0
 8007526:	6927      	ldr	r7, [r4, #16]
 8007528:	60c6      	str	r6, [r0, #12]
 800752a:	692e      	ldr	r6, [r5, #16]
 800752c:	f104 0014 	add.w	r0, r4, #20
 8007530:	f105 0914 	add.w	r9, r5, #20
 8007534:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007538:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800753c:	3410      	adds	r4, #16
 800753e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007542:	f859 3b04 	ldr.w	r3, [r9], #4
 8007546:	fa1f f18b 	uxth.w	r1, fp
 800754a:	448c      	add	ip, r1
 800754c:	b299      	uxth	r1, r3
 800754e:	0c1b      	lsrs	r3, r3, #16
 8007550:	ebac 0101 	sub.w	r1, ip, r1
 8007554:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007558:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800755c:	b289      	uxth	r1, r1
 800755e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007562:	454e      	cmp	r6, r9
 8007564:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007568:	f84a 3b04 	str.w	r3, [sl], #4
 800756c:	d8e7      	bhi.n	800753e <__mdiff+0x7e>
 800756e:	1b73      	subs	r3, r6, r5
 8007570:	3b15      	subs	r3, #21
 8007572:	f023 0303 	bic.w	r3, r3, #3
 8007576:	3515      	adds	r5, #21
 8007578:	3304      	adds	r3, #4
 800757a:	42ae      	cmp	r6, r5
 800757c:	bf38      	it	cc
 800757e:	2304      	movcc	r3, #4
 8007580:	4418      	add	r0, r3
 8007582:	4443      	add	r3, r8
 8007584:	461e      	mov	r6, r3
 8007586:	4605      	mov	r5, r0
 8007588:	4575      	cmp	r5, lr
 800758a:	d30e      	bcc.n	80075aa <__mdiff+0xea>
 800758c:	f10e 0103 	add.w	r1, lr, #3
 8007590:	1a09      	subs	r1, r1, r0
 8007592:	f021 0103 	bic.w	r1, r1, #3
 8007596:	3803      	subs	r0, #3
 8007598:	4586      	cmp	lr, r0
 800759a:	bf38      	it	cc
 800759c:	2100      	movcc	r1, #0
 800759e:	4419      	add	r1, r3
 80075a0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80075a4:	b18b      	cbz	r3, 80075ca <__mdiff+0x10a>
 80075a6:	6117      	str	r7, [r2, #16]
 80075a8:	e7a4      	b.n	80074f4 <__mdiff+0x34>
 80075aa:	f855 8b04 	ldr.w	r8, [r5], #4
 80075ae:	fa1f f188 	uxth.w	r1, r8
 80075b2:	4461      	add	r1, ip
 80075b4:	140c      	asrs	r4, r1, #16
 80075b6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80075ba:	b289      	uxth	r1, r1
 80075bc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80075c0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80075c4:	f846 1b04 	str.w	r1, [r6], #4
 80075c8:	e7de      	b.n	8007588 <__mdiff+0xc8>
 80075ca:	3f01      	subs	r7, #1
 80075cc:	e7e8      	b.n	80075a0 <__mdiff+0xe0>
 80075ce:	bf00      	nop
 80075d0:	08008837 	.word	0x08008837
 80075d4:	08008848 	.word	0x08008848

080075d8 <__d2b>:
 80075d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80075dc:	2101      	movs	r1, #1
 80075de:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80075e2:	4690      	mov	r8, r2
 80075e4:	461d      	mov	r5, r3
 80075e6:	f7ff fcd1 	bl	8006f8c <_Balloc>
 80075ea:	4604      	mov	r4, r0
 80075ec:	b930      	cbnz	r0, 80075fc <__d2b+0x24>
 80075ee:	4602      	mov	r2, r0
 80075f0:	f240 310a 	movw	r1, #778	; 0x30a
 80075f4:	4b24      	ldr	r3, [pc, #144]	; (8007688 <__d2b+0xb0>)
 80075f6:	4825      	ldr	r0, [pc, #148]	; (800768c <__d2b+0xb4>)
 80075f8:	f000 faa6 	bl	8007b48 <__assert_func>
 80075fc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007600:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007604:	bb2d      	cbnz	r5, 8007652 <__d2b+0x7a>
 8007606:	9301      	str	r3, [sp, #4]
 8007608:	f1b8 0300 	subs.w	r3, r8, #0
 800760c:	d026      	beq.n	800765c <__d2b+0x84>
 800760e:	4668      	mov	r0, sp
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	f7ff fd83 	bl	800711c <__lo0bits>
 8007616:	9900      	ldr	r1, [sp, #0]
 8007618:	b1f0      	cbz	r0, 8007658 <__d2b+0x80>
 800761a:	9a01      	ldr	r2, [sp, #4]
 800761c:	f1c0 0320 	rsb	r3, r0, #32
 8007620:	fa02 f303 	lsl.w	r3, r2, r3
 8007624:	430b      	orrs	r3, r1
 8007626:	40c2      	lsrs	r2, r0
 8007628:	6163      	str	r3, [r4, #20]
 800762a:	9201      	str	r2, [sp, #4]
 800762c:	9b01      	ldr	r3, [sp, #4]
 800762e:	2b00      	cmp	r3, #0
 8007630:	bf14      	ite	ne
 8007632:	2102      	movne	r1, #2
 8007634:	2101      	moveq	r1, #1
 8007636:	61a3      	str	r3, [r4, #24]
 8007638:	6121      	str	r1, [r4, #16]
 800763a:	b1c5      	cbz	r5, 800766e <__d2b+0x96>
 800763c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007640:	4405      	add	r5, r0
 8007642:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007646:	603d      	str	r5, [r7, #0]
 8007648:	6030      	str	r0, [r6, #0]
 800764a:	4620      	mov	r0, r4
 800764c:	b002      	add	sp, #8
 800764e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007652:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007656:	e7d6      	b.n	8007606 <__d2b+0x2e>
 8007658:	6161      	str	r1, [r4, #20]
 800765a:	e7e7      	b.n	800762c <__d2b+0x54>
 800765c:	a801      	add	r0, sp, #4
 800765e:	f7ff fd5d 	bl	800711c <__lo0bits>
 8007662:	2101      	movs	r1, #1
 8007664:	9b01      	ldr	r3, [sp, #4]
 8007666:	6121      	str	r1, [r4, #16]
 8007668:	6163      	str	r3, [r4, #20]
 800766a:	3020      	adds	r0, #32
 800766c:	e7e5      	b.n	800763a <__d2b+0x62>
 800766e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007672:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007676:	6038      	str	r0, [r7, #0]
 8007678:	6918      	ldr	r0, [r3, #16]
 800767a:	f7ff fd2f 	bl	80070dc <__hi0bits>
 800767e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007682:	6031      	str	r1, [r6, #0]
 8007684:	e7e1      	b.n	800764a <__d2b+0x72>
 8007686:	bf00      	nop
 8007688:	08008837 	.word	0x08008837
 800768c:	08008848 	.word	0x08008848

08007690 <_calloc_r>:
 8007690:	b570      	push	{r4, r5, r6, lr}
 8007692:	fba1 5402 	umull	r5, r4, r1, r2
 8007696:	b934      	cbnz	r4, 80076a6 <_calloc_r+0x16>
 8007698:	4629      	mov	r1, r5
 800769a:	f000 f875 	bl	8007788 <_malloc_r>
 800769e:	4606      	mov	r6, r0
 80076a0:	b928      	cbnz	r0, 80076ae <_calloc_r+0x1e>
 80076a2:	4630      	mov	r0, r6
 80076a4:	bd70      	pop	{r4, r5, r6, pc}
 80076a6:	220c      	movs	r2, #12
 80076a8:	2600      	movs	r6, #0
 80076aa:	6002      	str	r2, [r0, #0]
 80076ac:	e7f9      	b.n	80076a2 <_calloc_r+0x12>
 80076ae:	462a      	mov	r2, r5
 80076b0:	4621      	mov	r1, r4
 80076b2:	f7fe f91f 	bl	80058f4 <memset>
 80076b6:	e7f4      	b.n	80076a2 <_calloc_r+0x12>

080076b8 <_free_r>:
 80076b8:	b538      	push	{r3, r4, r5, lr}
 80076ba:	4605      	mov	r5, r0
 80076bc:	2900      	cmp	r1, #0
 80076be:	d040      	beq.n	8007742 <_free_r+0x8a>
 80076c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076c4:	1f0c      	subs	r4, r1, #4
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	bfb8      	it	lt
 80076ca:	18e4      	addlt	r4, r4, r3
 80076cc:	f000 fa98 	bl	8007c00 <__malloc_lock>
 80076d0:	4a1c      	ldr	r2, [pc, #112]	; (8007744 <_free_r+0x8c>)
 80076d2:	6813      	ldr	r3, [r2, #0]
 80076d4:	b933      	cbnz	r3, 80076e4 <_free_r+0x2c>
 80076d6:	6063      	str	r3, [r4, #4]
 80076d8:	6014      	str	r4, [r2, #0]
 80076da:	4628      	mov	r0, r5
 80076dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076e0:	f000 ba94 	b.w	8007c0c <__malloc_unlock>
 80076e4:	42a3      	cmp	r3, r4
 80076e6:	d908      	bls.n	80076fa <_free_r+0x42>
 80076e8:	6820      	ldr	r0, [r4, #0]
 80076ea:	1821      	adds	r1, r4, r0
 80076ec:	428b      	cmp	r3, r1
 80076ee:	bf01      	itttt	eq
 80076f0:	6819      	ldreq	r1, [r3, #0]
 80076f2:	685b      	ldreq	r3, [r3, #4]
 80076f4:	1809      	addeq	r1, r1, r0
 80076f6:	6021      	streq	r1, [r4, #0]
 80076f8:	e7ed      	b.n	80076d6 <_free_r+0x1e>
 80076fa:	461a      	mov	r2, r3
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	b10b      	cbz	r3, 8007704 <_free_r+0x4c>
 8007700:	42a3      	cmp	r3, r4
 8007702:	d9fa      	bls.n	80076fa <_free_r+0x42>
 8007704:	6811      	ldr	r1, [r2, #0]
 8007706:	1850      	adds	r0, r2, r1
 8007708:	42a0      	cmp	r0, r4
 800770a:	d10b      	bne.n	8007724 <_free_r+0x6c>
 800770c:	6820      	ldr	r0, [r4, #0]
 800770e:	4401      	add	r1, r0
 8007710:	1850      	adds	r0, r2, r1
 8007712:	4283      	cmp	r3, r0
 8007714:	6011      	str	r1, [r2, #0]
 8007716:	d1e0      	bne.n	80076da <_free_r+0x22>
 8007718:	6818      	ldr	r0, [r3, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	4401      	add	r1, r0
 800771e:	6011      	str	r1, [r2, #0]
 8007720:	6053      	str	r3, [r2, #4]
 8007722:	e7da      	b.n	80076da <_free_r+0x22>
 8007724:	d902      	bls.n	800772c <_free_r+0x74>
 8007726:	230c      	movs	r3, #12
 8007728:	602b      	str	r3, [r5, #0]
 800772a:	e7d6      	b.n	80076da <_free_r+0x22>
 800772c:	6820      	ldr	r0, [r4, #0]
 800772e:	1821      	adds	r1, r4, r0
 8007730:	428b      	cmp	r3, r1
 8007732:	bf01      	itttt	eq
 8007734:	6819      	ldreq	r1, [r3, #0]
 8007736:	685b      	ldreq	r3, [r3, #4]
 8007738:	1809      	addeq	r1, r1, r0
 800773a:	6021      	streq	r1, [r4, #0]
 800773c:	6063      	str	r3, [r4, #4]
 800773e:	6054      	str	r4, [r2, #4]
 8007740:	e7cb      	b.n	80076da <_free_r+0x22>
 8007742:	bd38      	pop	{r3, r4, r5, pc}
 8007744:	20000370 	.word	0x20000370

08007748 <sbrk_aligned>:
 8007748:	b570      	push	{r4, r5, r6, lr}
 800774a:	4e0e      	ldr	r6, [pc, #56]	; (8007784 <sbrk_aligned+0x3c>)
 800774c:	460c      	mov	r4, r1
 800774e:	6831      	ldr	r1, [r6, #0]
 8007750:	4605      	mov	r5, r0
 8007752:	b911      	cbnz	r1, 800775a <sbrk_aligned+0x12>
 8007754:	f000 f9e8 	bl	8007b28 <_sbrk_r>
 8007758:	6030      	str	r0, [r6, #0]
 800775a:	4621      	mov	r1, r4
 800775c:	4628      	mov	r0, r5
 800775e:	f000 f9e3 	bl	8007b28 <_sbrk_r>
 8007762:	1c43      	adds	r3, r0, #1
 8007764:	d00a      	beq.n	800777c <sbrk_aligned+0x34>
 8007766:	1cc4      	adds	r4, r0, #3
 8007768:	f024 0403 	bic.w	r4, r4, #3
 800776c:	42a0      	cmp	r0, r4
 800776e:	d007      	beq.n	8007780 <sbrk_aligned+0x38>
 8007770:	1a21      	subs	r1, r4, r0
 8007772:	4628      	mov	r0, r5
 8007774:	f000 f9d8 	bl	8007b28 <_sbrk_r>
 8007778:	3001      	adds	r0, #1
 800777a:	d101      	bne.n	8007780 <sbrk_aligned+0x38>
 800777c:	f04f 34ff 	mov.w	r4, #4294967295
 8007780:	4620      	mov	r0, r4
 8007782:	bd70      	pop	{r4, r5, r6, pc}
 8007784:	20000374 	.word	0x20000374

08007788 <_malloc_r>:
 8007788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800778c:	1ccd      	adds	r5, r1, #3
 800778e:	f025 0503 	bic.w	r5, r5, #3
 8007792:	3508      	adds	r5, #8
 8007794:	2d0c      	cmp	r5, #12
 8007796:	bf38      	it	cc
 8007798:	250c      	movcc	r5, #12
 800779a:	2d00      	cmp	r5, #0
 800779c:	4607      	mov	r7, r0
 800779e:	db01      	blt.n	80077a4 <_malloc_r+0x1c>
 80077a0:	42a9      	cmp	r1, r5
 80077a2:	d905      	bls.n	80077b0 <_malloc_r+0x28>
 80077a4:	230c      	movs	r3, #12
 80077a6:	2600      	movs	r6, #0
 80077a8:	603b      	str	r3, [r7, #0]
 80077aa:	4630      	mov	r0, r6
 80077ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077b0:	4e2e      	ldr	r6, [pc, #184]	; (800786c <_malloc_r+0xe4>)
 80077b2:	f000 fa25 	bl	8007c00 <__malloc_lock>
 80077b6:	6833      	ldr	r3, [r6, #0]
 80077b8:	461c      	mov	r4, r3
 80077ba:	bb34      	cbnz	r4, 800780a <_malloc_r+0x82>
 80077bc:	4629      	mov	r1, r5
 80077be:	4638      	mov	r0, r7
 80077c0:	f7ff ffc2 	bl	8007748 <sbrk_aligned>
 80077c4:	1c43      	adds	r3, r0, #1
 80077c6:	4604      	mov	r4, r0
 80077c8:	d14d      	bne.n	8007866 <_malloc_r+0xde>
 80077ca:	6834      	ldr	r4, [r6, #0]
 80077cc:	4626      	mov	r6, r4
 80077ce:	2e00      	cmp	r6, #0
 80077d0:	d140      	bne.n	8007854 <_malloc_r+0xcc>
 80077d2:	6823      	ldr	r3, [r4, #0]
 80077d4:	4631      	mov	r1, r6
 80077d6:	4638      	mov	r0, r7
 80077d8:	eb04 0803 	add.w	r8, r4, r3
 80077dc:	f000 f9a4 	bl	8007b28 <_sbrk_r>
 80077e0:	4580      	cmp	r8, r0
 80077e2:	d13a      	bne.n	800785a <_malloc_r+0xd2>
 80077e4:	6821      	ldr	r1, [r4, #0]
 80077e6:	3503      	adds	r5, #3
 80077e8:	1a6d      	subs	r5, r5, r1
 80077ea:	f025 0503 	bic.w	r5, r5, #3
 80077ee:	3508      	adds	r5, #8
 80077f0:	2d0c      	cmp	r5, #12
 80077f2:	bf38      	it	cc
 80077f4:	250c      	movcc	r5, #12
 80077f6:	4638      	mov	r0, r7
 80077f8:	4629      	mov	r1, r5
 80077fa:	f7ff ffa5 	bl	8007748 <sbrk_aligned>
 80077fe:	3001      	adds	r0, #1
 8007800:	d02b      	beq.n	800785a <_malloc_r+0xd2>
 8007802:	6823      	ldr	r3, [r4, #0]
 8007804:	442b      	add	r3, r5
 8007806:	6023      	str	r3, [r4, #0]
 8007808:	e00e      	b.n	8007828 <_malloc_r+0xa0>
 800780a:	6822      	ldr	r2, [r4, #0]
 800780c:	1b52      	subs	r2, r2, r5
 800780e:	d41e      	bmi.n	800784e <_malloc_r+0xc6>
 8007810:	2a0b      	cmp	r2, #11
 8007812:	d916      	bls.n	8007842 <_malloc_r+0xba>
 8007814:	1961      	adds	r1, r4, r5
 8007816:	42a3      	cmp	r3, r4
 8007818:	6025      	str	r5, [r4, #0]
 800781a:	bf18      	it	ne
 800781c:	6059      	strne	r1, [r3, #4]
 800781e:	6863      	ldr	r3, [r4, #4]
 8007820:	bf08      	it	eq
 8007822:	6031      	streq	r1, [r6, #0]
 8007824:	5162      	str	r2, [r4, r5]
 8007826:	604b      	str	r3, [r1, #4]
 8007828:	4638      	mov	r0, r7
 800782a:	f104 060b 	add.w	r6, r4, #11
 800782e:	f000 f9ed 	bl	8007c0c <__malloc_unlock>
 8007832:	f026 0607 	bic.w	r6, r6, #7
 8007836:	1d23      	adds	r3, r4, #4
 8007838:	1af2      	subs	r2, r6, r3
 800783a:	d0b6      	beq.n	80077aa <_malloc_r+0x22>
 800783c:	1b9b      	subs	r3, r3, r6
 800783e:	50a3      	str	r3, [r4, r2]
 8007840:	e7b3      	b.n	80077aa <_malloc_r+0x22>
 8007842:	6862      	ldr	r2, [r4, #4]
 8007844:	42a3      	cmp	r3, r4
 8007846:	bf0c      	ite	eq
 8007848:	6032      	streq	r2, [r6, #0]
 800784a:	605a      	strne	r2, [r3, #4]
 800784c:	e7ec      	b.n	8007828 <_malloc_r+0xa0>
 800784e:	4623      	mov	r3, r4
 8007850:	6864      	ldr	r4, [r4, #4]
 8007852:	e7b2      	b.n	80077ba <_malloc_r+0x32>
 8007854:	4634      	mov	r4, r6
 8007856:	6876      	ldr	r6, [r6, #4]
 8007858:	e7b9      	b.n	80077ce <_malloc_r+0x46>
 800785a:	230c      	movs	r3, #12
 800785c:	4638      	mov	r0, r7
 800785e:	603b      	str	r3, [r7, #0]
 8007860:	f000 f9d4 	bl	8007c0c <__malloc_unlock>
 8007864:	e7a1      	b.n	80077aa <_malloc_r+0x22>
 8007866:	6025      	str	r5, [r4, #0]
 8007868:	e7de      	b.n	8007828 <_malloc_r+0xa0>
 800786a:	bf00      	nop
 800786c:	20000370 	.word	0x20000370

08007870 <__ssputs_r>:
 8007870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007874:	688e      	ldr	r6, [r1, #8]
 8007876:	4682      	mov	sl, r0
 8007878:	429e      	cmp	r6, r3
 800787a:	460c      	mov	r4, r1
 800787c:	4690      	mov	r8, r2
 800787e:	461f      	mov	r7, r3
 8007880:	d838      	bhi.n	80078f4 <__ssputs_r+0x84>
 8007882:	898a      	ldrh	r2, [r1, #12]
 8007884:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007888:	d032      	beq.n	80078f0 <__ssputs_r+0x80>
 800788a:	6825      	ldr	r5, [r4, #0]
 800788c:	6909      	ldr	r1, [r1, #16]
 800788e:	3301      	adds	r3, #1
 8007890:	eba5 0901 	sub.w	r9, r5, r1
 8007894:	6965      	ldr	r5, [r4, #20]
 8007896:	444b      	add	r3, r9
 8007898:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800789c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078a0:	106d      	asrs	r5, r5, #1
 80078a2:	429d      	cmp	r5, r3
 80078a4:	bf38      	it	cc
 80078a6:	461d      	movcc	r5, r3
 80078a8:	0553      	lsls	r3, r2, #21
 80078aa:	d531      	bpl.n	8007910 <__ssputs_r+0xa0>
 80078ac:	4629      	mov	r1, r5
 80078ae:	f7ff ff6b 	bl	8007788 <_malloc_r>
 80078b2:	4606      	mov	r6, r0
 80078b4:	b950      	cbnz	r0, 80078cc <__ssputs_r+0x5c>
 80078b6:	230c      	movs	r3, #12
 80078b8:	f04f 30ff 	mov.w	r0, #4294967295
 80078bc:	f8ca 3000 	str.w	r3, [sl]
 80078c0:	89a3      	ldrh	r3, [r4, #12]
 80078c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078c6:	81a3      	strh	r3, [r4, #12]
 80078c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078cc:	464a      	mov	r2, r9
 80078ce:	6921      	ldr	r1, [r4, #16]
 80078d0:	f7ff fb4e 	bl	8006f70 <memcpy>
 80078d4:	89a3      	ldrh	r3, [r4, #12]
 80078d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80078da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078de:	81a3      	strh	r3, [r4, #12]
 80078e0:	6126      	str	r6, [r4, #16]
 80078e2:	444e      	add	r6, r9
 80078e4:	6026      	str	r6, [r4, #0]
 80078e6:	463e      	mov	r6, r7
 80078e8:	6165      	str	r5, [r4, #20]
 80078ea:	eba5 0509 	sub.w	r5, r5, r9
 80078ee:	60a5      	str	r5, [r4, #8]
 80078f0:	42be      	cmp	r6, r7
 80078f2:	d900      	bls.n	80078f6 <__ssputs_r+0x86>
 80078f4:	463e      	mov	r6, r7
 80078f6:	4632      	mov	r2, r6
 80078f8:	4641      	mov	r1, r8
 80078fa:	6820      	ldr	r0, [r4, #0]
 80078fc:	f000 f966 	bl	8007bcc <memmove>
 8007900:	68a3      	ldr	r3, [r4, #8]
 8007902:	2000      	movs	r0, #0
 8007904:	1b9b      	subs	r3, r3, r6
 8007906:	60a3      	str	r3, [r4, #8]
 8007908:	6823      	ldr	r3, [r4, #0]
 800790a:	4433      	add	r3, r6
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	e7db      	b.n	80078c8 <__ssputs_r+0x58>
 8007910:	462a      	mov	r2, r5
 8007912:	f000 f981 	bl	8007c18 <_realloc_r>
 8007916:	4606      	mov	r6, r0
 8007918:	2800      	cmp	r0, #0
 800791a:	d1e1      	bne.n	80078e0 <__ssputs_r+0x70>
 800791c:	4650      	mov	r0, sl
 800791e:	6921      	ldr	r1, [r4, #16]
 8007920:	f7ff feca 	bl	80076b8 <_free_r>
 8007924:	e7c7      	b.n	80078b6 <__ssputs_r+0x46>
	...

08007928 <_svfiprintf_r>:
 8007928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800792c:	4698      	mov	r8, r3
 800792e:	898b      	ldrh	r3, [r1, #12]
 8007930:	4607      	mov	r7, r0
 8007932:	061b      	lsls	r3, r3, #24
 8007934:	460d      	mov	r5, r1
 8007936:	4614      	mov	r4, r2
 8007938:	b09d      	sub	sp, #116	; 0x74
 800793a:	d50e      	bpl.n	800795a <_svfiprintf_r+0x32>
 800793c:	690b      	ldr	r3, [r1, #16]
 800793e:	b963      	cbnz	r3, 800795a <_svfiprintf_r+0x32>
 8007940:	2140      	movs	r1, #64	; 0x40
 8007942:	f7ff ff21 	bl	8007788 <_malloc_r>
 8007946:	6028      	str	r0, [r5, #0]
 8007948:	6128      	str	r0, [r5, #16]
 800794a:	b920      	cbnz	r0, 8007956 <_svfiprintf_r+0x2e>
 800794c:	230c      	movs	r3, #12
 800794e:	603b      	str	r3, [r7, #0]
 8007950:	f04f 30ff 	mov.w	r0, #4294967295
 8007954:	e0d1      	b.n	8007afa <_svfiprintf_r+0x1d2>
 8007956:	2340      	movs	r3, #64	; 0x40
 8007958:	616b      	str	r3, [r5, #20]
 800795a:	2300      	movs	r3, #0
 800795c:	9309      	str	r3, [sp, #36]	; 0x24
 800795e:	2320      	movs	r3, #32
 8007960:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007964:	2330      	movs	r3, #48	; 0x30
 8007966:	f04f 0901 	mov.w	r9, #1
 800796a:	f8cd 800c 	str.w	r8, [sp, #12]
 800796e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007b14 <_svfiprintf_r+0x1ec>
 8007972:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007976:	4623      	mov	r3, r4
 8007978:	469a      	mov	sl, r3
 800797a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800797e:	b10a      	cbz	r2, 8007984 <_svfiprintf_r+0x5c>
 8007980:	2a25      	cmp	r2, #37	; 0x25
 8007982:	d1f9      	bne.n	8007978 <_svfiprintf_r+0x50>
 8007984:	ebba 0b04 	subs.w	fp, sl, r4
 8007988:	d00b      	beq.n	80079a2 <_svfiprintf_r+0x7a>
 800798a:	465b      	mov	r3, fp
 800798c:	4622      	mov	r2, r4
 800798e:	4629      	mov	r1, r5
 8007990:	4638      	mov	r0, r7
 8007992:	f7ff ff6d 	bl	8007870 <__ssputs_r>
 8007996:	3001      	adds	r0, #1
 8007998:	f000 80aa 	beq.w	8007af0 <_svfiprintf_r+0x1c8>
 800799c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800799e:	445a      	add	r2, fp
 80079a0:	9209      	str	r2, [sp, #36]	; 0x24
 80079a2:	f89a 3000 	ldrb.w	r3, [sl]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	f000 80a2 	beq.w	8007af0 <_svfiprintf_r+0x1c8>
 80079ac:	2300      	movs	r3, #0
 80079ae:	f04f 32ff 	mov.w	r2, #4294967295
 80079b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079b6:	f10a 0a01 	add.w	sl, sl, #1
 80079ba:	9304      	str	r3, [sp, #16]
 80079bc:	9307      	str	r3, [sp, #28]
 80079be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079c2:	931a      	str	r3, [sp, #104]	; 0x68
 80079c4:	4654      	mov	r4, sl
 80079c6:	2205      	movs	r2, #5
 80079c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079cc:	4851      	ldr	r0, [pc, #324]	; (8007b14 <_svfiprintf_r+0x1ec>)
 80079ce:	f7ff fac1 	bl	8006f54 <memchr>
 80079d2:	9a04      	ldr	r2, [sp, #16]
 80079d4:	b9d8      	cbnz	r0, 8007a0e <_svfiprintf_r+0xe6>
 80079d6:	06d0      	lsls	r0, r2, #27
 80079d8:	bf44      	itt	mi
 80079da:	2320      	movmi	r3, #32
 80079dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079e0:	0711      	lsls	r1, r2, #28
 80079e2:	bf44      	itt	mi
 80079e4:	232b      	movmi	r3, #43	; 0x2b
 80079e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079ea:	f89a 3000 	ldrb.w	r3, [sl]
 80079ee:	2b2a      	cmp	r3, #42	; 0x2a
 80079f0:	d015      	beq.n	8007a1e <_svfiprintf_r+0xf6>
 80079f2:	4654      	mov	r4, sl
 80079f4:	2000      	movs	r0, #0
 80079f6:	f04f 0c0a 	mov.w	ip, #10
 80079fa:	9a07      	ldr	r2, [sp, #28]
 80079fc:	4621      	mov	r1, r4
 80079fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a02:	3b30      	subs	r3, #48	; 0x30
 8007a04:	2b09      	cmp	r3, #9
 8007a06:	d94e      	bls.n	8007aa6 <_svfiprintf_r+0x17e>
 8007a08:	b1b0      	cbz	r0, 8007a38 <_svfiprintf_r+0x110>
 8007a0a:	9207      	str	r2, [sp, #28]
 8007a0c:	e014      	b.n	8007a38 <_svfiprintf_r+0x110>
 8007a0e:	eba0 0308 	sub.w	r3, r0, r8
 8007a12:	fa09 f303 	lsl.w	r3, r9, r3
 8007a16:	4313      	orrs	r3, r2
 8007a18:	46a2      	mov	sl, r4
 8007a1a:	9304      	str	r3, [sp, #16]
 8007a1c:	e7d2      	b.n	80079c4 <_svfiprintf_r+0x9c>
 8007a1e:	9b03      	ldr	r3, [sp, #12]
 8007a20:	1d19      	adds	r1, r3, #4
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	9103      	str	r1, [sp, #12]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	bfbb      	ittet	lt
 8007a2a:	425b      	neglt	r3, r3
 8007a2c:	f042 0202 	orrlt.w	r2, r2, #2
 8007a30:	9307      	strge	r3, [sp, #28]
 8007a32:	9307      	strlt	r3, [sp, #28]
 8007a34:	bfb8      	it	lt
 8007a36:	9204      	strlt	r2, [sp, #16]
 8007a38:	7823      	ldrb	r3, [r4, #0]
 8007a3a:	2b2e      	cmp	r3, #46	; 0x2e
 8007a3c:	d10c      	bne.n	8007a58 <_svfiprintf_r+0x130>
 8007a3e:	7863      	ldrb	r3, [r4, #1]
 8007a40:	2b2a      	cmp	r3, #42	; 0x2a
 8007a42:	d135      	bne.n	8007ab0 <_svfiprintf_r+0x188>
 8007a44:	9b03      	ldr	r3, [sp, #12]
 8007a46:	3402      	adds	r4, #2
 8007a48:	1d1a      	adds	r2, r3, #4
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	9203      	str	r2, [sp, #12]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	bfb8      	it	lt
 8007a52:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a56:	9305      	str	r3, [sp, #20]
 8007a58:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007b18 <_svfiprintf_r+0x1f0>
 8007a5c:	2203      	movs	r2, #3
 8007a5e:	4650      	mov	r0, sl
 8007a60:	7821      	ldrb	r1, [r4, #0]
 8007a62:	f7ff fa77 	bl	8006f54 <memchr>
 8007a66:	b140      	cbz	r0, 8007a7a <_svfiprintf_r+0x152>
 8007a68:	2340      	movs	r3, #64	; 0x40
 8007a6a:	eba0 000a 	sub.w	r0, r0, sl
 8007a6e:	fa03 f000 	lsl.w	r0, r3, r0
 8007a72:	9b04      	ldr	r3, [sp, #16]
 8007a74:	3401      	adds	r4, #1
 8007a76:	4303      	orrs	r3, r0
 8007a78:	9304      	str	r3, [sp, #16]
 8007a7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a7e:	2206      	movs	r2, #6
 8007a80:	4826      	ldr	r0, [pc, #152]	; (8007b1c <_svfiprintf_r+0x1f4>)
 8007a82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a86:	f7ff fa65 	bl	8006f54 <memchr>
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	d038      	beq.n	8007b00 <_svfiprintf_r+0x1d8>
 8007a8e:	4b24      	ldr	r3, [pc, #144]	; (8007b20 <_svfiprintf_r+0x1f8>)
 8007a90:	bb1b      	cbnz	r3, 8007ada <_svfiprintf_r+0x1b2>
 8007a92:	9b03      	ldr	r3, [sp, #12]
 8007a94:	3307      	adds	r3, #7
 8007a96:	f023 0307 	bic.w	r3, r3, #7
 8007a9a:	3308      	adds	r3, #8
 8007a9c:	9303      	str	r3, [sp, #12]
 8007a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aa0:	4433      	add	r3, r6
 8007aa2:	9309      	str	r3, [sp, #36]	; 0x24
 8007aa4:	e767      	b.n	8007976 <_svfiprintf_r+0x4e>
 8007aa6:	460c      	mov	r4, r1
 8007aa8:	2001      	movs	r0, #1
 8007aaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aae:	e7a5      	b.n	80079fc <_svfiprintf_r+0xd4>
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	f04f 0c0a 	mov.w	ip, #10
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	3401      	adds	r4, #1
 8007aba:	9305      	str	r3, [sp, #20]
 8007abc:	4620      	mov	r0, r4
 8007abe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ac2:	3a30      	subs	r2, #48	; 0x30
 8007ac4:	2a09      	cmp	r2, #9
 8007ac6:	d903      	bls.n	8007ad0 <_svfiprintf_r+0x1a8>
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d0c5      	beq.n	8007a58 <_svfiprintf_r+0x130>
 8007acc:	9105      	str	r1, [sp, #20]
 8007ace:	e7c3      	b.n	8007a58 <_svfiprintf_r+0x130>
 8007ad0:	4604      	mov	r4, r0
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ad8:	e7f0      	b.n	8007abc <_svfiprintf_r+0x194>
 8007ada:	ab03      	add	r3, sp, #12
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	462a      	mov	r2, r5
 8007ae0:	4638      	mov	r0, r7
 8007ae2:	4b10      	ldr	r3, [pc, #64]	; (8007b24 <_svfiprintf_r+0x1fc>)
 8007ae4:	a904      	add	r1, sp, #16
 8007ae6:	f7fd ffab 	bl	8005a40 <_printf_float>
 8007aea:	1c42      	adds	r2, r0, #1
 8007aec:	4606      	mov	r6, r0
 8007aee:	d1d6      	bne.n	8007a9e <_svfiprintf_r+0x176>
 8007af0:	89ab      	ldrh	r3, [r5, #12]
 8007af2:	065b      	lsls	r3, r3, #25
 8007af4:	f53f af2c 	bmi.w	8007950 <_svfiprintf_r+0x28>
 8007af8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007afa:	b01d      	add	sp, #116	; 0x74
 8007afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b00:	ab03      	add	r3, sp, #12
 8007b02:	9300      	str	r3, [sp, #0]
 8007b04:	462a      	mov	r2, r5
 8007b06:	4638      	mov	r0, r7
 8007b08:	4b06      	ldr	r3, [pc, #24]	; (8007b24 <_svfiprintf_r+0x1fc>)
 8007b0a:	a904      	add	r1, sp, #16
 8007b0c:	f7fe fa34 	bl	8005f78 <_printf_i>
 8007b10:	e7eb      	b.n	8007aea <_svfiprintf_r+0x1c2>
 8007b12:	bf00      	nop
 8007b14:	080089a4 	.word	0x080089a4
 8007b18:	080089aa 	.word	0x080089aa
 8007b1c:	080089ae 	.word	0x080089ae
 8007b20:	08005a41 	.word	0x08005a41
 8007b24:	08007871 	.word	0x08007871

08007b28 <_sbrk_r>:
 8007b28:	b538      	push	{r3, r4, r5, lr}
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	4d05      	ldr	r5, [pc, #20]	; (8007b44 <_sbrk_r+0x1c>)
 8007b2e:	4604      	mov	r4, r0
 8007b30:	4608      	mov	r0, r1
 8007b32:	602b      	str	r3, [r5, #0]
 8007b34:	f7fa fc6a 	bl	800240c <_sbrk>
 8007b38:	1c43      	adds	r3, r0, #1
 8007b3a:	d102      	bne.n	8007b42 <_sbrk_r+0x1a>
 8007b3c:	682b      	ldr	r3, [r5, #0]
 8007b3e:	b103      	cbz	r3, 8007b42 <_sbrk_r+0x1a>
 8007b40:	6023      	str	r3, [r4, #0]
 8007b42:	bd38      	pop	{r3, r4, r5, pc}
 8007b44:	20000378 	.word	0x20000378

08007b48 <__assert_func>:
 8007b48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b4a:	4614      	mov	r4, r2
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	4b09      	ldr	r3, [pc, #36]	; (8007b74 <__assert_func+0x2c>)
 8007b50:	4605      	mov	r5, r0
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68d8      	ldr	r0, [r3, #12]
 8007b56:	b14c      	cbz	r4, 8007b6c <__assert_func+0x24>
 8007b58:	4b07      	ldr	r3, [pc, #28]	; (8007b78 <__assert_func+0x30>)
 8007b5a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b5e:	9100      	str	r1, [sp, #0]
 8007b60:	462b      	mov	r3, r5
 8007b62:	4906      	ldr	r1, [pc, #24]	; (8007b7c <__assert_func+0x34>)
 8007b64:	f000 f80e 	bl	8007b84 <fiprintf>
 8007b68:	f000 faaa 	bl	80080c0 <abort>
 8007b6c:	4b04      	ldr	r3, [pc, #16]	; (8007b80 <__assert_func+0x38>)
 8007b6e:	461c      	mov	r4, r3
 8007b70:	e7f3      	b.n	8007b5a <__assert_func+0x12>
 8007b72:	bf00      	nop
 8007b74:	2000002c 	.word	0x2000002c
 8007b78:	080089b5 	.word	0x080089b5
 8007b7c:	080089c2 	.word	0x080089c2
 8007b80:	080089f0 	.word	0x080089f0

08007b84 <fiprintf>:
 8007b84:	b40e      	push	{r1, r2, r3}
 8007b86:	b503      	push	{r0, r1, lr}
 8007b88:	4601      	mov	r1, r0
 8007b8a:	ab03      	add	r3, sp, #12
 8007b8c:	4805      	ldr	r0, [pc, #20]	; (8007ba4 <fiprintf+0x20>)
 8007b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b92:	6800      	ldr	r0, [r0, #0]
 8007b94:	9301      	str	r3, [sp, #4]
 8007b96:	f000 f895 	bl	8007cc4 <_vfiprintf_r>
 8007b9a:	b002      	add	sp, #8
 8007b9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ba0:	b003      	add	sp, #12
 8007ba2:	4770      	bx	lr
 8007ba4:	2000002c 	.word	0x2000002c

08007ba8 <__ascii_mbtowc>:
 8007ba8:	b082      	sub	sp, #8
 8007baa:	b901      	cbnz	r1, 8007bae <__ascii_mbtowc+0x6>
 8007bac:	a901      	add	r1, sp, #4
 8007bae:	b142      	cbz	r2, 8007bc2 <__ascii_mbtowc+0x1a>
 8007bb0:	b14b      	cbz	r3, 8007bc6 <__ascii_mbtowc+0x1e>
 8007bb2:	7813      	ldrb	r3, [r2, #0]
 8007bb4:	600b      	str	r3, [r1, #0]
 8007bb6:	7812      	ldrb	r2, [r2, #0]
 8007bb8:	1e10      	subs	r0, r2, #0
 8007bba:	bf18      	it	ne
 8007bbc:	2001      	movne	r0, #1
 8007bbe:	b002      	add	sp, #8
 8007bc0:	4770      	bx	lr
 8007bc2:	4610      	mov	r0, r2
 8007bc4:	e7fb      	b.n	8007bbe <__ascii_mbtowc+0x16>
 8007bc6:	f06f 0001 	mvn.w	r0, #1
 8007bca:	e7f8      	b.n	8007bbe <__ascii_mbtowc+0x16>

08007bcc <memmove>:
 8007bcc:	4288      	cmp	r0, r1
 8007bce:	b510      	push	{r4, lr}
 8007bd0:	eb01 0402 	add.w	r4, r1, r2
 8007bd4:	d902      	bls.n	8007bdc <memmove+0x10>
 8007bd6:	4284      	cmp	r4, r0
 8007bd8:	4623      	mov	r3, r4
 8007bda:	d807      	bhi.n	8007bec <memmove+0x20>
 8007bdc:	1e43      	subs	r3, r0, #1
 8007bde:	42a1      	cmp	r1, r4
 8007be0:	d008      	beq.n	8007bf4 <memmove+0x28>
 8007be2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007be6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007bea:	e7f8      	b.n	8007bde <memmove+0x12>
 8007bec:	4601      	mov	r1, r0
 8007bee:	4402      	add	r2, r0
 8007bf0:	428a      	cmp	r2, r1
 8007bf2:	d100      	bne.n	8007bf6 <memmove+0x2a>
 8007bf4:	bd10      	pop	{r4, pc}
 8007bf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bfe:	e7f7      	b.n	8007bf0 <memmove+0x24>

08007c00 <__malloc_lock>:
 8007c00:	4801      	ldr	r0, [pc, #4]	; (8007c08 <__malloc_lock+0x8>)
 8007c02:	f000 bc19 	b.w	8008438 <__retarget_lock_acquire_recursive>
 8007c06:	bf00      	nop
 8007c08:	2000037c 	.word	0x2000037c

08007c0c <__malloc_unlock>:
 8007c0c:	4801      	ldr	r0, [pc, #4]	; (8007c14 <__malloc_unlock+0x8>)
 8007c0e:	f000 bc14 	b.w	800843a <__retarget_lock_release_recursive>
 8007c12:	bf00      	nop
 8007c14:	2000037c 	.word	0x2000037c

08007c18 <_realloc_r>:
 8007c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c1c:	4680      	mov	r8, r0
 8007c1e:	4614      	mov	r4, r2
 8007c20:	460e      	mov	r6, r1
 8007c22:	b921      	cbnz	r1, 8007c2e <_realloc_r+0x16>
 8007c24:	4611      	mov	r1, r2
 8007c26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c2a:	f7ff bdad 	b.w	8007788 <_malloc_r>
 8007c2e:	b92a      	cbnz	r2, 8007c3c <_realloc_r+0x24>
 8007c30:	f7ff fd42 	bl	80076b8 <_free_r>
 8007c34:	4625      	mov	r5, r4
 8007c36:	4628      	mov	r0, r5
 8007c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c3c:	f000 fc64 	bl	8008508 <_malloc_usable_size_r>
 8007c40:	4284      	cmp	r4, r0
 8007c42:	4607      	mov	r7, r0
 8007c44:	d802      	bhi.n	8007c4c <_realloc_r+0x34>
 8007c46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007c4a:	d812      	bhi.n	8007c72 <_realloc_r+0x5a>
 8007c4c:	4621      	mov	r1, r4
 8007c4e:	4640      	mov	r0, r8
 8007c50:	f7ff fd9a 	bl	8007788 <_malloc_r>
 8007c54:	4605      	mov	r5, r0
 8007c56:	2800      	cmp	r0, #0
 8007c58:	d0ed      	beq.n	8007c36 <_realloc_r+0x1e>
 8007c5a:	42bc      	cmp	r4, r7
 8007c5c:	4622      	mov	r2, r4
 8007c5e:	4631      	mov	r1, r6
 8007c60:	bf28      	it	cs
 8007c62:	463a      	movcs	r2, r7
 8007c64:	f7ff f984 	bl	8006f70 <memcpy>
 8007c68:	4631      	mov	r1, r6
 8007c6a:	4640      	mov	r0, r8
 8007c6c:	f7ff fd24 	bl	80076b8 <_free_r>
 8007c70:	e7e1      	b.n	8007c36 <_realloc_r+0x1e>
 8007c72:	4635      	mov	r5, r6
 8007c74:	e7df      	b.n	8007c36 <_realloc_r+0x1e>

08007c76 <__sfputc_r>:
 8007c76:	6893      	ldr	r3, [r2, #8]
 8007c78:	b410      	push	{r4}
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	6093      	str	r3, [r2, #8]
 8007c80:	da07      	bge.n	8007c92 <__sfputc_r+0x1c>
 8007c82:	6994      	ldr	r4, [r2, #24]
 8007c84:	42a3      	cmp	r3, r4
 8007c86:	db01      	blt.n	8007c8c <__sfputc_r+0x16>
 8007c88:	290a      	cmp	r1, #10
 8007c8a:	d102      	bne.n	8007c92 <__sfputc_r+0x1c>
 8007c8c:	bc10      	pop	{r4}
 8007c8e:	f000 b949 	b.w	8007f24 <__swbuf_r>
 8007c92:	6813      	ldr	r3, [r2, #0]
 8007c94:	1c58      	adds	r0, r3, #1
 8007c96:	6010      	str	r0, [r2, #0]
 8007c98:	7019      	strb	r1, [r3, #0]
 8007c9a:	4608      	mov	r0, r1
 8007c9c:	bc10      	pop	{r4}
 8007c9e:	4770      	bx	lr

08007ca0 <__sfputs_r>:
 8007ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ca2:	4606      	mov	r6, r0
 8007ca4:	460f      	mov	r7, r1
 8007ca6:	4614      	mov	r4, r2
 8007ca8:	18d5      	adds	r5, r2, r3
 8007caa:	42ac      	cmp	r4, r5
 8007cac:	d101      	bne.n	8007cb2 <__sfputs_r+0x12>
 8007cae:	2000      	movs	r0, #0
 8007cb0:	e007      	b.n	8007cc2 <__sfputs_r+0x22>
 8007cb2:	463a      	mov	r2, r7
 8007cb4:	4630      	mov	r0, r6
 8007cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cba:	f7ff ffdc 	bl	8007c76 <__sfputc_r>
 8007cbe:	1c43      	adds	r3, r0, #1
 8007cc0:	d1f3      	bne.n	8007caa <__sfputs_r+0xa>
 8007cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007cc4 <_vfiprintf_r>:
 8007cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc8:	460d      	mov	r5, r1
 8007cca:	4614      	mov	r4, r2
 8007ccc:	4698      	mov	r8, r3
 8007cce:	4606      	mov	r6, r0
 8007cd0:	b09d      	sub	sp, #116	; 0x74
 8007cd2:	b118      	cbz	r0, 8007cdc <_vfiprintf_r+0x18>
 8007cd4:	6983      	ldr	r3, [r0, #24]
 8007cd6:	b90b      	cbnz	r3, 8007cdc <_vfiprintf_r+0x18>
 8007cd8:	f000 fb10 	bl	80082fc <__sinit>
 8007cdc:	4b89      	ldr	r3, [pc, #548]	; (8007f04 <_vfiprintf_r+0x240>)
 8007cde:	429d      	cmp	r5, r3
 8007ce0:	d11b      	bne.n	8007d1a <_vfiprintf_r+0x56>
 8007ce2:	6875      	ldr	r5, [r6, #4]
 8007ce4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ce6:	07d9      	lsls	r1, r3, #31
 8007ce8:	d405      	bmi.n	8007cf6 <_vfiprintf_r+0x32>
 8007cea:	89ab      	ldrh	r3, [r5, #12]
 8007cec:	059a      	lsls	r2, r3, #22
 8007cee:	d402      	bmi.n	8007cf6 <_vfiprintf_r+0x32>
 8007cf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cf2:	f000 fba1 	bl	8008438 <__retarget_lock_acquire_recursive>
 8007cf6:	89ab      	ldrh	r3, [r5, #12]
 8007cf8:	071b      	lsls	r3, r3, #28
 8007cfa:	d501      	bpl.n	8007d00 <_vfiprintf_r+0x3c>
 8007cfc:	692b      	ldr	r3, [r5, #16]
 8007cfe:	b9eb      	cbnz	r3, 8007d3c <_vfiprintf_r+0x78>
 8007d00:	4629      	mov	r1, r5
 8007d02:	4630      	mov	r0, r6
 8007d04:	f000 f96e 	bl	8007fe4 <__swsetup_r>
 8007d08:	b1c0      	cbz	r0, 8007d3c <_vfiprintf_r+0x78>
 8007d0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d0c:	07dc      	lsls	r4, r3, #31
 8007d0e:	d50e      	bpl.n	8007d2e <_vfiprintf_r+0x6a>
 8007d10:	f04f 30ff 	mov.w	r0, #4294967295
 8007d14:	b01d      	add	sp, #116	; 0x74
 8007d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d1a:	4b7b      	ldr	r3, [pc, #492]	; (8007f08 <_vfiprintf_r+0x244>)
 8007d1c:	429d      	cmp	r5, r3
 8007d1e:	d101      	bne.n	8007d24 <_vfiprintf_r+0x60>
 8007d20:	68b5      	ldr	r5, [r6, #8]
 8007d22:	e7df      	b.n	8007ce4 <_vfiprintf_r+0x20>
 8007d24:	4b79      	ldr	r3, [pc, #484]	; (8007f0c <_vfiprintf_r+0x248>)
 8007d26:	429d      	cmp	r5, r3
 8007d28:	bf08      	it	eq
 8007d2a:	68f5      	ldreq	r5, [r6, #12]
 8007d2c:	e7da      	b.n	8007ce4 <_vfiprintf_r+0x20>
 8007d2e:	89ab      	ldrh	r3, [r5, #12]
 8007d30:	0598      	lsls	r0, r3, #22
 8007d32:	d4ed      	bmi.n	8007d10 <_vfiprintf_r+0x4c>
 8007d34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d36:	f000 fb80 	bl	800843a <__retarget_lock_release_recursive>
 8007d3a:	e7e9      	b.n	8007d10 <_vfiprintf_r+0x4c>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	9309      	str	r3, [sp, #36]	; 0x24
 8007d40:	2320      	movs	r3, #32
 8007d42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d46:	2330      	movs	r3, #48	; 0x30
 8007d48:	f04f 0901 	mov.w	r9, #1
 8007d4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d50:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007f10 <_vfiprintf_r+0x24c>
 8007d54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d58:	4623      	mov	r3, r4
 8007d5a:	469a      	mov	sl, r3
 8007d5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d60:	b10a      	cbz	r2, 8007d66 <_vfiprintf_r+0xa2>
 8007d62:	2a25      	cmp	r2, #37	; 0x25
 8007d64:	d1f9      	bne.n	8007d5a <_vfiprintf_r+0x96>
 8007d66:	ebba 0b04 	subs.w	fp, sl, r4
 8007d6a:	d00b      	beq.n	8007d84 <_vfiprintf_r+0xc0>
 8007d6c:	465b      	mov	r3, fp
 8007d6e:	4622      	mov	r2, r4
 8007d70:	4629      	mov	r1, r5
 8007d72:	4630      	mov	r0, r6
 8007d74:	f7ff ff94 	bl	8007ca0 <__sfputs_r>
 8007d78:	3001      	adds	r0, #1
 8007d7a:	f000 80aa 	beq.w	8007ed2 <_vfiprintf_r+0x20e>
 8007d7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d80:	445a      	add	r2, fp
 8007d82:	9209      	str	r2, [sp, #36]	; 0x24
 8007d84:	f89a 3000 	ldrb.w	r3, [sl]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	f000 80a2 	beq.w	8007ed2 <_vfiprintf_r+0x20e>
 8007d8e:	2300      	movs	r3, #0
 8007d90:	f04f 32ff 	mov.w	r2, #4294967295
 8007d94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d98:	f10a 0a01 	add.w	sl, sl, #1
 8007d9c:	9304      	str	r3, [sp, #16]
 8007d9e:	9307      	str	r3, [sp, #28]
 8007da0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007da4:	931a      	str	r3, [sp, #104]	; 0x68
 8007da6:	4654      	mov	r4, sl
 8007da8:	2205      	movs	r2, #5
 8007daa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dae:	4858      	ldr	r0, [pc, #352]	; (8007f10 <_vfiprintf_r+0x24c>)
 8007db0:	f7ff f8d0 	bl	8006f54 <memchr>
 8007db4:	9a04      	ldr	r2, [sp, #16]
 8007db6:	b9d8      	cbnz	r0, 8007df0 <_vfiprintf_r+0x12c>
 8007db8:	06d1      	lsls	r1, r2, #27
 8007dba:	bf44      	itt	mi
 8007dbc:	2320      	movmi	r3, #32
 8007dbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dc2:	0713      	lsls	r3, r2, #28
 8007dc4:	bf44      	itt	mi
 8007dc6:	232b      	movmi	r3, #43	; 0x2b
 8007dc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dcc:	f89a 3000 	ldrb.w	r3, [sl]
 8007dd0:	2b2a      	cmp	r3, #42	; 0x2a
 8007dd2:	d015      	beq.n	8007e00 <_vfiprintf_r+0x13c>
 8007dd4:	4654      	mov	r4, sl
 8007dd6:	2000      	movs	r0, #0
 8007dd8:	f04f 0c0a 	mov.w	ip, #10
 8007ddc:	9a07      	ldr	r2, [sp, #28]
 8007dde:	4621      	mov	r1, r4
 8007de0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007de4:	3b30      	subs	r3, #48	; 0x30
 8007de6:	2b09      	cmp	r3, #9
 8007de8:	d94e      	bls.n	8007e88 <_vfiprintf_r+0x1c4>
 8007dea:	b1b0      	cbz	r0, 8007e1a <_vfiprintf_r+0x156>
 8007dec:	9207      	str	r2, [sp, #28]
 8007dee:	e014      	b.n	8007e1a <_vfiprintf_r+0x156>
 8007df0:	eba0 0308 	sub.w	r3, r0, r8
 8007df4:	fa09 f303 	lsl.w	r3, r9, r3
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	46a2      	mov	sl, r4
 8007dfc:	9304      	str	r3, [sp, #16]
 8007dfe:	e7d2      	b.n	8007da6 <_vfiprintf_r+0xe2>
 8007e00:	9b03      	ldr	r3, [sp, #12]
 8007e02:	1d19      	adds	r1, r3, #4
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	9103      	str	r1, [sp, #12]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	bfbb      	ittet	lt
 8007e0c:	425b      	neglt	r3, r3
 8007e0e:	f042 0202 	orrlt.w	r2, r2, #2
 8007e12:	9307      	strge	r3, [sp, #28]
 8007e14:	9307      	strlt	r3, [sp, #28]
 8007e16:	bfb8      	it	lt
 8007e18:	9204      	strlt	r2, [sp, #16]
 8007e1a:	7823      	ldrb	r3, [r4, #0]
 8007e1c:	2b2e      	cmp	r3, #46	; 0x2e
 8007e1e:	d10c      	bne.n	8007e3a <_vfiprintf_r+0x176>
 8007e20:	7863      	ldrb	r3, [r4, #1]
 8007e22:	2b2a      	cmp	r3, #42	; 0x2a
 8007e24:	d135      	bne.n	8007e92 <_vfiprintf_r+0x1ce>
 8007e26:	9b03      	ldr	r3, [sp, #12]
 8007e28:	3402      	adds	r4, #2
 8007e2a:	1d1a      	adds	r2, r3, #4
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	9203      	str	r2, [sp, #12]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	bfb8      	it	lt
 8007e34:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e38:	9305      	str	r3, [sp, #20]
 8007e3a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007f14 <_vfiprintf_r+0x250>
 8007e3e:	2203      	movs	r2, #3
 8007e40:	4650      	mov	r0, sl
 8007e42:	7821      	ldrb	r1, [r4, #0]
 8007e44:	f7ff f886 	bl	8006f54 <memchr>
 8007e48:	b140      	cbz	r0, 8007e5c <_vfiprintf_r+0x198>
 8007e4a:	2340      	movs	r3, #64	; 0x40
 8007e4c:	eba0 000a 	sub.w	r0, r0, sl
 8007e50:	fa03 f000 	lsl.w	r0, r3, r0
 8007e54:	9b04      	ldr	r3, [sp, #16]
 8007e56:	3401      	adds	r4, #1
 8007e58:	4303      	orrs	r3, r0
 8007e5a:	9304      	str	r3, [sp, #16]
 8007e5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e60:	2206      	movs	r2, #6
 8007e62:	482d      	ldr	r0, [pc, #180]	; (8007f18 <_vfiprintf_r+0x254>)
 8007e64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e68:	f7ff f874 	bl	8006f54 <memchr>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	d03f      	beq.n	8007ef0 <_vfiprintf_r+0x22c>
 8007e70:	4b2a      	ldr	r3, [pc, #168]	; (8007f1c <_vfiprintf_r+0x258>)
 8007e72:	bb1b      	cbnz	r3, 8007ebc <_vfiprintf_r+0x1f8>
 8007e74:	9b03      	ldr	r3, [sp, #12]
 8007e76:	3307      	adds	r3, #7
 8007e78:	f023 0307 	bic.w	r3, r3, #7
 8007e7c:	3308      	adds	r3, #8
 8007e7e:	9303      	str	r3, [sp, #12]
 8007e80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e82:	443b      	add	r3, r7
 8007e84:	9309      	str	r3, [sp, #36]	; 0x24
 8007e86:	e767      	b.n	8007d58 <_vfiprintf_r+0x94>
 8007e88:	460c      	mov	r4, r1
 8007e8a:	2001      	movs	r0, #1
 8007e8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e90:	e7a5      	b.n	8007dde <_vfiprintf_r+0x11a>
 8007e92:	2300      	movs	r3, #0
 8007e94:	f04f 0c0a 	mov.w	ip, #10
 8007e98:	4619      	mov	r1, r3
 8007e9a:	3401      	adds	r4, #1
 8007e9c:	9305      	str	r3, [sp, #20]
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ea4:	3a30      	subs	r2, #48	; 0x30
 8007ea6:	2a09      	cmp	r2, #9
 8007ea8:	d903      	bls.n	8007eb2 <_vfiprintf_r+0x1ee>
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d0c5      	beq.n	8007e3a <_vfiprintf_r+0x176>
 8007eae:	9105      	str	r1, [sp, #20]
 8007eb0:	e7c3      	b.n	8007e3a <_vfiprintf_r+0x176>
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007eba:	e7f0      	b.n	8007e9e <_vfiprintf_r+0x1da>
 8007ebc:	ab03      	add	r3, sp, #12
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	462a      	mov	r2, r5
 8007ec2:	4630      	mov	r0, r6
 8007ec4:	4b16      	ldr	r3, [pc, #88]	; (8007f20 <_vfiprintf_r+0x25c>)
 8007ec6:	a904      	add	r1, sp, #16
 8007ec8:	f7fd fdba 	bl	8005a40 <_printf_float>
 8007ecc:	4607      	mov	r7, r0
 8007ece:	1c78      	adds	r0, r7, #1
 8007ed0:	d1d6      	bne.n	8007e80 <_vfiprintf_r+0x1bc>
 8007ed2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ed4:	07d9      	lsls	r1, r3, #31
 8007ed6:	d405      	bmi.n	8007ee4 <_vfiprintf_r+0x220>
 8007ed8:	89ab      	ldrh	r3, [r5, #12]
 8007eda:	059a      	lsls	r2, r3, #22
 8007edc:	d402      	bmi.n	8007ee4 <_vfiprintf_r+0x220>
 8007ede:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ee0:	f000 faab 	bl	800843a <__retarget_lock_release_recursive>
 8007ee4:	89ab      	ldrh	r3, [r5, #12]
 8007ee6:	065b      	lsls	r3, r3, #25
 8007ee8:	f53f af12 	bmi.w	8007d10 <_vfiprintf_r+0x4c>
 8007eec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007eee:	e711      	b.n	8007d14 <_vfiprintf_r+0x50>
 8007ef0:	ab03      	add	r3, sp, #12
 8007ef2:	9300      	str	r3, [sp, #0]
 8007ef4:	462a      	mov	r2, r5
 8007ef6:	4630      	mov	r0, r6
 8007ef8:	4b09      	ldr	r3, [pc, #36]	; (8007f20 <_vfiprintf_r+0x25c>)
 8007efa:	a904      	add	r1, sp, #16
 8007efc:	f7fe f83c 	bl	8005f78 <_printf_i>
 8007f00:	e7e4      	b.n	8007ecc <_vfiprintf_r+0x208>
 8007f02:	bf00      	nop
 8007f04:	08008b1c 	.word	0x08008b1c
 8007f08:	08008b3c 	.word	0x08008b3c
 8007f0c:	08008afc 	.word	0x08008afc
 8007f10:	080089a4 	.word	0x080089a4
 8007f14:	080089aa 	.word	0x080089aa
 8007f18:	080089ae 	.word	0x080089ae
 8007f1c:	08005a41 	.word	0x08005a41
 8007f20:	08007ca1 	.word	0x08007ca1

08007f24 <__swbuf_r>:
 8007f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f26:	460e      	mov	r6, r1
 8007f28:	4614      	mov	r4, r2
 8007f2a:	4605      	mov	r5, r0
 8007f2c:	b118      	cbz	r0, 8007f36 <__swbuf_r+0x12>
 8007f2e:	6983      	ldr	r3, [r0, #24]
 8007f30:	b90b      	cbnz	r3, 8007f36 <__swbuf_r+0x12>
 8007f32:	f000 f9e3 	bl	80082fc <__sinit>
 8007f36:	4b21      	ldr	r3, [pc, #132]	; (8007fbc <__swbuf_r+0x98>)
 8007f38:	429c      	cmp	r4, r3
 8007f3a:	d12b      	bne.n	8007f94 <__swbuf_r+0x70>
 8007f3c:	686c      	ldr	r4, [r5, #4]
 8007f3e:	69a3      	ldr	r3, [r4, #24]
 8007f40:	60a3      	str	r3, [r4, #8]
 8007f42:	89a3      	ldrh	r3, [r4, #12]
 8007f44:	071a      	lsls	r2, r3, #28
 8007f46:	d52f      	bpl.n	8007fa8 <__swbuf_r+0x84>
 8007f48:	6923      	ldr	r3, [r4, #16]
 8007f4a:	b36b      	cbz	r3, 8007fa8 <__swbuf_r+0x84>
 8007f4c:	6923      	ldr	r3, [r4, #16]
 8007f4e:	6820      	ldr	r0, [r4, #0]
 8007f50:	b2f6      	uxtb	r6, r6
 8007f52:	1ac0      	subs	r0, r0, r3
 8007f54:	6963      	ldr	r3, [r4, #20]
 8007f56:	4637      	mov	r7, r6
 8007f58:	4283      	cmp	r3, r0
 8007f5a:	dc04      	bgt.n	8007f66 <__swbuf_r+0x42>
 8007f5c:	4621      	mov	r1, r4
 8007f5e:	4628      	mov	r0, r5
 8007f60:	f000 f938 	bl	80081d4 <_fflush_r>
 8007f64:	bb30      	cbnz	r0, 8007fb4 <__swbuf_r+0x90>
 8007f66:	68a3      	ldr	r3, [r4, #8]
 8007f68:	3001      	adds	r0, #1
 8007f6a:	3b01      	subs	r3, #1
 8007f6c:	60a3      	str	r3, [r4, #8]
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	1c5a      	adds	r2, r3, #1
 8007f72:	6022      	str	r2, [r4, #0]
 8007f74:	701e      	strb	r6, [r3, #0]
 8007f76:	6963      	ldr	r3, [r4, #20]
 8007f78:	4283      	cmp	r3, r0
 8007f7a:	d004      	beq.n	8007f86 <__swbuf_r+0x62>
 8007f7c:	89a3      	ldrh	r3, [r4, #12]
 8007f7e:	07db      	lsls	r3, r3, #31
 8007f80:	d506      	bpl.n	8007f90 <__swbuf_r+0x6c>
 8007f82:	2e0a      	cmp	r6, #10
 8007f84:	d104      	bne.n	8007f90 <__swbuf_r+0x6c>
 8007f86:	4621      	mov	r1, r4
 8007f88:	4628      	mov	r0, r5
 8007f8a:	f000 f923 	bl	80081d4 <_fflush_r>
 8007f8e:	b988      	cbnz	r0, 8007fb4 <__swbuf_r+0x90>
 8007f90:	4638      	mov	r0, r7
 8007f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f94:	4b0a      	ldr	r3, [pc, #40]	; (8007fc0 <__swbuf_r+0x9c>)
 8007f96:	429c      	cmp	r4, r3
 8007f98:	d101      	bne.n	8007f9e <__swbuf_r+0x7a>
 8007f9a:	68ac      	ldr	r4, [r5, #8]
 8007f9c:	e7cf      	b.n	8007f3e <__swbuf_r+0x1a>
 8007f9e:	4b09      	ldr	r3, [pc, #36]	; (8007fc4 <__swbuf_r+0xa0>)
 8007fa0:	429c      	cmp	r4, r3
 8007fa2:	bf08      	it	eq
 8007fa4:	68ec      	ldreq	r4, [r5, #12]
 8007fa6:	e7ca      	b.n	8007f3e <__swbuf_r+0x1a>
 8007fa8:	4621      	mov	r1, r4
 8007faa:	4628      	mov	r0, r5
 8007fac:	f000 f81a 	bl	8007fe4 <__swsetup_r>
 8007fb0:	2800      	cmp	r0, #0
 8007fb2:	d0cb      	beq.n	8007f4c <__swbuf_r+0x28>
 8007fb4:	f04f 37ff 	mov.w	r7, #4294967295
 8007fb8:	e7ea      	b.n	8007f90 <__swbuf_r+0x6c>
 8007fba:	bf00      	nop
 8007fbc:	08008b1c 	.word	0x08008b1c
 8007fc0:	08008b3c 	.word	0x08008b3c
 8007fc4:	08008afc 	.word	0x08008afc

08007fc8 <__ascii_wctomb>:
 8007fc8:	4603      	mov	r3, r0
 8007fca:	4608      	mov	r0, r1
 8007fcc:	b141      	cbz	r1, 8007fe0 <__ascii_wctomb+0x18>
 8007fce:	2aff      	cmp	r2, #255	; 0xff
 8007fd0:	d904      	bls.n	8007fdc <__ascii_wctomb+0x14>
 8007fd2:	228a      	movs	r2, #138	; 0x8a
 8007fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd8:	601a      	str	r2, [r3, #0]
 8007fda:	4770      	bx	lr
 8007fdc:	2001      	movs	r0, #1
 8007fde:	700a      	strb	r2, [r1, #0]
 8007fe0:	4770      	bx	lr
	...

08007fe4 <__swsetup_r>:
 8007fe4:	4b32      	ldr	r3, [pc, #200]	; (80080b0 <__swsetup_r+0xcc>)
 8007fe6:	b570      	push	{r4, r5, r6, lr}
 8007fe8:	681d      	ldr	r5, [r3, #0]
 8007fea:	4606      	mov	r6, r0
 8007fec:	460c      	mov	r4, r1
 8007fee:	b125      	cbz	r5, 8007ffa <__swsetup_r+0x16>
 8007ff0:	69ab      	ldr	r3, [r5, #24]
 8007ff2:	b913      	cbnz	r3, 8007ffa <__swsetup_r+0x16>
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	f000 f981 	bl	80082fc <__sinit>
 8007ffa:	4b2e      	ldr	r3, [pc, #184]	; (80080b4 <__swsetup_r+0xd0>)
 8007ffc:	429c      	cmp	r4, r3
 8007ffe:	d10f      	bne.n	8008020 <__swsetup_r+0x3c>
 8008000:	686c      	ldr	r4, [r5, #4]
 8008002:	89a3      	ldrh	r3, [r4, #12]
 8008004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008008:	0719      	lsls	r1, r3, #28
 800800a:	d42c      	bmi.n	8008066 <__swsetup_r+0x82>
 800800c:	06dd      	lsls	r5, r3, #27
 800800e:	d411      	bmi.n	8008034 <__swsetup_r+0x50>
 8008010:	2309      	movs	r3, #9
 8008012:	6033      	str	r3, [r6, #0]
 8008014:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008018:	f04f 30ff 	mov.w	r0, #4294967295
 800801c:	81a3      	strh	r3, [r4, #12]
 800801e:	e03e      	b.n	800809e <__swsetup_r+0xba>
 8008020:	4b25      	ldr	r3, [pc, #148]	; (80080b8 <__swsetup_r+0xd4>)
 8008022:	429c      	cmp	r4, r3
 8008024:	d101      	bne.n	800802a <__swsetup_r+0x46>
 8008026:	68ac      	ldr	r4, [r5, #8]
 8008028:	e7eb      	b.n	8008002 <__swsetup_r+0x1e>
 800802a:	4b24      	ldr	r3, [pc, #144]	; (80080bc <__swsetup_r+0xd8>)
 800802c:	429c      	cmp	r4, r3
 800802e:	bf08      	it	eq
 8008030:	68ec      	ldreq	r4, [r5, #12]
 8008032:	e7e6      	b.n	8008002 <__swsetup_r+0x1e>
 8008034:	0758      	lsls	r0, r3, #29
 8008036:	d512      	bpl.n	800805e <__swsetup_r+0x7a>
 8008038:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800803a:	b141      	cbz	r1, 800804e <__swsetup_r+0x6a>
 800803c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008040:	4299      	cmp	r1, r3
 8008042:	d002      	beq.n	800804a <__swsetup_r+0x66>
 8008044:	4630      	mov	r0, r6
 8008046:	f7ff fb37 	bl	80076b8 <_free_r>
 800804a:	2300      	movs	r3, #0
 800804c:	6363      	str	r3, [r4, #52]	; 0x34
 800804e:	89a3      	ldrh	r3, [r4, #12]
 8008050:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008054:	81a3      	strh	r3, [r4, #12]
 8008056:	2300      	movs	r3, #0
 8008058:	6063      	str	r3, [r4, #4]
 800805a:	6923      	ldr	r3, [r4, #16]
 800805c:	6023      	str	r3, [r4, #0]
 800805e:	89a3      	ldrh	r3, [r4, #12]
 8008060:	f043 0308 	orr.w	r3, r3, #8
 8008064:	81a3      	strh	r3, [r4, #12]
 8008066:	6923      	ldr	r3, [r4, #16]
 8008068:	b94b      	cbnz	r3, 800807e <__swsetup_r+0x9a>
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008070:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008074:	d003      	beq.n	800807e <__swsetup_r+0x9a>
 8008076:	4621      	mov	r1, r4
 8008078:	4630      	mov	r0, r6
 800807a:	f000 fa05 	bl	8008488 <__smakebuf_r>
 800807e:	89a0      	ldrh	r0, [r4, #12]
 8008080:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008084:	f010 0301 	ands.w	r3, r0, #1
 8008088:	d00a      	beq.n	80080a0 <__swsetup_r+0xbc>
 800808a:	2300      	movs	r3, #0
 800808c:	60a3      	str	r3, [r4, #8]
 800808e:	6963      	ldr	r3, [r4, #20]
 8008090:	425b      	negs	r3, r3
 8008092:	61a3      	str	r3, [r4, #24]
 8008094:	6923      	ldr	r3, [r4, #16]
 8008096:	b943      	cbnz	r3, 80080aa <__swsetup_r+0xc6>
 8008098:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800809c:	d1ba      	bne.n	8008014 <__swsetup_r+0x30>
 800809e:	bd70      	pop	{r4, r5, r6, pc}
 80080a0:	0781      	lsls	r1, r0, #30
 80080a2:	bf58      	it	pl
 80080a4:	6963      	ldrpl	r3, [r4, #20]
 80080a6:	60a3      	str	r3, [r4, #8]
 80080a8:	e7f4      	b.n	8008094 <__swsetup_r+0xb0>
 80080aa:	2000      	movs	r0, #0
 80080ac:	e7f7      	b.n	800809e <__swsetup_r+0xba>
 80080ae:	bf00      	nop
 80080b0:	2000002c 	.word	0x2000002c
 80080b4:	08008b1c 	.word	0x08008b1c
 80080b8:	08008b3c 	.word	0x08008b3c
 80080bc:	08008afc 	.word	0x08008afc

080080c0 <abort>:
 80080c0:	2006      	movs	r0, #6
 80080c2:	b508      	push	{r3, lr}
 80080c4:	f000 fa50 	bl	8008568 <raise>
 80080c8:	2001      	movs	r0, #1
 80080ca:	f7fa f92c 	bl	8002326 <_exit>
	...

080080d0 <__sflush_r>:
 80080d0:	898a      	ldrh	r2, [r1, #12]
 80080d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d4:	4605      	mov	r5, r0
 80080d6:	0710      	lsls	r0, r2, #28
 80080d8:	460c      	mov	r4, r1
 80080da:	d457      	bmi.n	800818c <__sflush_r+0xbc>
 80080dc:	684b      	ldr	r3, [r1, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	dc04      	bgt.n	80080ec <__sflush_r+0x1c>
 80080e2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	dc01      	bgt.n	80080ec <__sflush_r+0x1c>
 80080e8:	2000      	movs	r0, #0
 80080ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080ee:	2e00      	cmp	r6, #0
 80080f0:	d0fa      	beq.n	80080e8 <__sflush_r+0x18>
 80080f2:	2300      	movs	r3, #0
 80080f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80080f8:	682f      	ldr	r7, [r5, #0]
 80080fa:	602b      	str	r3, [r5, #0]
 80080fc:	d032      	beq.n	8008164 <__sflush_r+0x94>
 80080fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	075a      	lsls	r2, r3, #29
 8008104:	d505      	bpl.n	8008112 <__sflush_r+0x42>
 8008106:	6863      	ldr	r3, [r4, #4]
 8008108:	1ac0      	subs	r0, r0, r3
 800810a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800810c:	b10b      	cbz	r3, 8008112 <__sflush_r+0x42>
 800810e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008110:	1ac0      	subs	r0, r0, r3
 8008112:	2300      	movs	r3, #0
 8008114:	4602      	mov	r2, r0
 8008116:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008118:	4628      	mov	r0, r5
 800811a:	6a21      	ldr	r1, [r4, #32]
 800811c:	47b0      	blx	r6
 800811e:	1c43      	adds	r3, r0, #1
 8008120:	89a3      	ldrh	r3, [r4, #12]
 8008122:	d106      	bne.n	8008132 <__sflush_r+0x62>
 8008124:	6829      	ldr	r1, [r5, #0]
 8008126:	291d      	cmp	r1, #29
 8008128:	d82c      	bhi.n	8008184 <__sflush_r+0xb4>
 800812a:	4a29      	ldr	r2, [pc, #164]	; (80081d0 <__sflush_r+0x100>)
 800812c:	40ca      	lsrs	r2, r1
 800812e:	07d6      	lsls	r6, r2, #31
 8008130:	d528      	bpl.n	8008184 <__sflush_r+0xb4>
 8008132:	2200      	movs	r2, #0
 8008134:	6062      	str	r2, [r4, #4]
 8008136:	6922      	ldr	r2, [r4, #16]
 8008138:	04d9      	lsls	r1, r3, #19
 800813a:	6022      	str	r2, [r4, #0]
 800813c:	d504      	bpl.n	8008148 <__sflush_r+0x78>
 800813e:	1c42      	adds	r2, r0, #1
 8008140:	d101      	bne.n	8008146 <__sflush_r+0x76>
 8008142:	682b      	ldr	r3, [r5, #0]
 8008144:	b903      	cbnz	r3, 8008148 <__sflush_r+0x78>
 8008146:	6560      	str	r0, [r4, #84]	; 0x54
 8008148:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800814a:	602f      	str	r7, [r5, #0]
 800814c:	2900      	cmp	r1, #0
 800814e:	d0cb      	beq.n	80080e8 <__sflush_r+0x18>
 8008150:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008154:	4299      	cmp	r1, r3
 8008156:	d002      	beq.n	800815e <__sflush_r+0x8e>
 8008158:	4628      	mov	r0, r5
 800815a:	f7ff faad 	bl	80076b8 <_free_r>
 800815e:	2000      	movs	r0, #0
 8008160:	6360      	str	r0, [r4, #52]	; 0x34
 8008162:	e7c2      	b.n	80080ea <__sflush_r+0x1a>
 8008164:	6a21      	ldr	r1, [r4, #32]
 8008166:	2301      	movs	r3, #1
 8008168:	4628      	mov	r0, r5
 800816a:	47b0      	blx	r6
 800816c:	1c41      	adds	r1, r0, #1
 800816e:	d1c7      	bne.n	8008100 <__sflush_r+0x30>
 8008170:	682b      	ldr	r3, [r5, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d0c4      	beq.n	8008100 <__sflush_r+0x30>
 8008176:	2b1d      	cmp	r3, #29
 8008178:	d001      	beq.n	800817e <__sflush_r+0xae>
 800817a:	2b16      	cmp	r3, #22
 800817c:	d101      	bne.n	8008182 <__sflush_r+0xb2>
 800817e:	602f      	str	r7, [r5, #0]
 8008180:	e7b2      	b.n	80080e8 <__sflush_r+0x18>
 8008182:	89a3      	ldrh	r3, [r4, #12]
 8008184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008188:	81a3      	strh	r3, [r4, #12]
 800818a:	e7ae      	b.n	80080ea <__sflush_r+0x1a>
 800818c:	690f      	ldr	r7, [r1, #16]
 800818e:	2f00      	cmp	r7, #0
 8008190:	d0aa      	beq.n	80080e8 <__sflush_r+0x18>
 8008192:	0793      	lsls	r3, r2, #30
 8008194:	bf18      	it	ne
 8008196:	2300      	movne	r3, #0
 8008198:	680e      	ldr	r6, [r1, #0]
 800819a:	bf08      	it	eq
 800819c:	694b      	ldreq	r3, [r1, #20]
 800819e:	1bf6      	subs	r6, r6, r7
 80081a0:	600f      	str	r7, [r1, #0]
 80081a2:	608b      	str	r3, [r1, #8]
 80081a4:	2e00      	cmp	r6, #0
 80081a6:	dd9f      	ble.n	80080e8 <__sflush_r+0x18>
 80081a8:	4633      	mov	r3, r6
 80081aa:	463a      	mov	r2, r7
 80081ac:	4628      	mov	r0, r5
 80081ae:	6a21      	ldr	r1, [r4, #32]
 80081b0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80081b4:	47e0      	blx	ip
 80081b6:	2800      	cmp	r0, #0
 80081b8:	dc06      	bgt.n	80081c8 <__sflush_r+0xf8>
 80081ba:	89a3      	ldrh	r3, [r4, #12]
 80081bc:	f04f 30ff 	mov.w	r0, #4294967295
 80081c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081c4:	81a3      	strh	r3, [r4, #12]
 80081c6:	e790      	b.n	80080ea <__sflush_r+0x1a>
 80081c8:	4407      	add	r7, r0
 80081ca:	1a36      	subs	r6, r6, r0
 80081cc:	e7ea      	b.n	80081a4 <__sflush_r+0xd4>
 80081ce:	bf00      	nop
 80081d0:	20400001 	.word	0x20400001

080081d4 <_fflush_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	690b      	ldr	r3, [r1, #16]
 80081d8:	4605      	mov	r5, r0
 80081da:	460c      	mov	r4, r1
 80081dc:	b913      	cbnz	r3, 80081e4 <_fflush_r+0x10>
 80081de:	2500      	movs	r5, #0
 80081e0:	4628      	mov	r0, r5
 80081e2:	bd38      	pop	{r3, r4, r5, pc}
 80081e4:	b118      	cbz	r0, 80081ee <_fflush_r+0x1a>
 80081e6:	6983      	ldr	r3, [r0, #24]
 80081e8:	b90b      	cbnz	r3, 80081ee <_fflush_r+0x1a>
 80081ea:	f000 f887 	bl	80082fc <__sinit>
 80081ee:	4b14      	ldr	r3, [pc, #80]	; (8008240 <_fflush_r+0x6c>)
 80081f0:	429c      	cmp	r4, r3
 80081f2:	d11b      	bne.n	800822c <_fflush_r+0x58>
 80081f4:	686c      	ldr	r4, [r5, #4]
 80081f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d0ef      	beq.n	80081de <_fflush_r+0xa>
 80081fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008200:	07d0      	lsls	r0, r2, #31
 8008202:	d404      	bmi.n	800820e <_fflush_r+0x3a>
 8008204:	0599      	lsls	r1, r3, #22
 8008206:	d402      	bmi.n	800820e <_fflush_r+0x3a>
 8008208:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800820a:	f000 f915 	bl	8008438 <__retarget_lock_acquire_recursive>
 800820e:	4628      	mov	r0, r5
 8008210:	4621      	mov	r1, r4
 8008212:	f7ff ff5d 	bl	80080d0 <__sflush_r>
 8008216:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008218:	4605      	mov	r5, r0
 800821a:	07da      	lsls	r2, r3, #31
 800821c:	d4e0      	bmi.n	80081e0 <_fflush_r+0xc>
 800821e:	89a3      	ldrh	r3, [r4, #12]
 8008220:	059b      	lsls	r3, r3, #22
 8008222:	d4dd      	bmi.n	80081e0 <_fflush_r+0xc>
 8008224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008226:	f000 f908 	bl	800843a <__retarget_lock_release_recursive>
 800822a:	e7d9      	b.n	80081e0 <_fflush_r+0xc>
 800822c:	4b05      	ldr	r3, [pc, #20]	; (8008244 <_fflush_r+0x70>)
 800822e:	429c      	cmp	r4, r3
 8008230:	d101      	bne.n	8008236 <_fflush_r+0x62>
 8008232:	68ac      	ldr	r4, [r5, #8]
 8008234:	e7df      	b.n	80081f6 <_fflush_r+0x22>
 8008236:	4b04      	ldr	r3, [pc, #16]	; (8008248 <_fflush_r+0x74>)
 8008238:	429c      	cmp	r4, r3
 800823a:	bf08      	it	eq
 800823c:	68ec      	ldreq	r4, [r5, #12]
 800823e:	e7da      	b.n	80081f6 <_fflush_r+0x22>
 8008240:	08008b1c 	.word	0x08008b1c
 8008244:	08008b3c 	.word	0x08008b3c
 8008248:	08008afc 	.word	0x08008afc

0800824c <std>:
 800824c:	2300      	movs	r3, #0
 800824e:	b510      	push	{r4, lr}
 8008250:	4604      	mov	r4, r0
 8008252:	e9c0 3300 	strd	r3, r3, [r0]
 8008256:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800825a:	6083      	str	r3, [r0, #8]
 800825c:	8181      	strh	r1, [r0, #12]
 800825e:	6643      	str	r3, [r0, #100]	; 0x64
 8008260:	81c2      	strh	r2, [r0, #14]
 8008262:	6183      	str	r3, [r0, #24]
 8008264:	4619      	mov	r1, r3
 8008266:	2208      	movs	r2, #8
 8008268:	305c      	adds	r0, #92	; 0x5c
 800826a:	f7fd fb43 	bl	80058f4 <memset>
 800826e:	4b05      	ldr	r3, [pc, #20]	; (8008284 <std+0x38>)
 8008270:	6224      	str	r4, [r4, #32]
 8008272:	6263      	str	r3, [r4, #36]	; 0x24
 8008274:	4b04      	ldr	r3, [pc, #16]	; (8008288 <std+0x3c>)
 8008276:	62a3      	str	r3, [r4, #40]	; 0x28
 8008278:	4b04      	ldr	r3, [pc, #16]	; (800828c <std+0x40>)
 800827a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800827c:	4b04      	ldr	r3, [pc, #16]	; (8008290 <std+0x44>)
 800827e:	6323      	str	r3, [r4, #48]	; 0x30
 8008280:	bd10      	pop	{r4, pc}
 8008282:	bf00      	nop
 8008284:	080085a1 	.word	0x080085a1
 8008288:	080085c3 	.word	0x080085c3
 800828c:	080085fb 	.word	0x080085fb
 8008290:	0800861f 	.word	0x0800861f

08008294 <_cleanup_r>:
 8008294:	4901      	ldr	r1, [pc, #4]	; (800829c <_cleanup_r+0x8>)
 8008296:	f000 b8af 	b.w	80083f8 <_fwalk_reent>
 800829a:	bf00      	nop
 800829c:	080081d5 	.word	0x080081d5

080082a0 <__sfmoreglue>:
 80082a0:	2268      	movs	r2, #104	; 0x68
 80082a2:	b570      	push	{r4, r5, r6, lr}
 80082a4:	1e4d      	subs	r5, r1, #1
 80082a6:	4355      	muls	r5, r2
 80082a8:	460e      	mov	r6, r1
 80082aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80082ae:	f7ff fa6b 	bl	8007788 <_malloc_r>
 80082b2:	4604      	mov	r4, r0
 80082b4:	b140      	cbz	r0, 80082c8 <__sfmoreglue+0x28>
 80082b6:	2100      	movs	r1, #0
 80082b8:	e9c0 1600 	strd	r1, r6, [r0]
 80082bc:	300c      	adds	r0, #12
 80082be:	60a0      	str	r0, [r4, #8]
 80082c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80082c4:	f7fd fb16 	bl	80058f4 <memset>
 80082c8:	4620      	mov	r0, r4
 80082ca:	bd70      	pop	{r4, r5, r6, pc}

080082cc <__sfp_lock_acquire>:
 80082cc:	4801      	ldr	r0, [pc, #4]	; (80082d4 <__sfp_lock_acquire+0x8>)
 80082ce:	f000 b8b3 	b.w	8008438 <__retarget_lock_acquire_recursive>
 80082d2:	bf00      	nop
 80082d4:	2000037d 	.word	0x2000037d

080082d8 <__sfp_lock_release>:
 80082d8:	4801      	ldr	r0, [pc, #4]	; (80082e0 <__sfp_lock_release+0x8>)
 80082da:	f000 b8ae 	b.w	800843a <__retarget_lock_release_recursive>
 80082de:	bf00      	nop
 80082e0:	2000037d 	.word	0x2000037d

080082e4 <__sinit_lock_acquire>:
 80082e4:	4801      	ldr	r0, [pc, #4]	; (80082ec <__sinit_lock_acquire+0x8>)
 80082e6:	f000 b8a7 	b.w	8008438 <__retarget_lock_acquire_recursive>
 80082ea:	bf00      	nop
 80082ec:	2000037e 	.word	0x2000037e

080082f0 <__sinit_lock_release>:
 80082f0:	4801      	ldr	r0, [pc, #4]	; (80082f8 <__sinit_lock_release+0x8>)
 80082f2:	f000 b8a2 	b.w	800843a <__retarget_lock_release_recursive>
 80082f6:	bf00      	nop
 80082f8:	2000037e 	.word	0x2000037e

080082fc <__sinit>:
 80082fc:	b510      	push	{r4, lr}
 80082fe:	4604      	mov	r4, r0
 8008300:	f7ff fff0 	bl	80082e4 <__sinit_lock_acquire>
 8008304:	69a3      	ldr	r3, [r4, #24]
 8008306:	b11b      	cbz	r3, 8008310 <__sinit+0x14>
 8008308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800830c:	f7ff bff0 	b.w	80082f0 <__sinit_lock_release>
 8008310:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008314:	6523      	str	r3, [r4, #80]	; 0x50
 8008316:	4b13      	ldr	r3, [pc, #76]	; (8008364 <__sinit+0x68>)
 8008318:	4a13      	ldr	r2, [pc, #76]	; (8008368 <__sinit+0x6c>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	62a2      	str	r2, [r4, #40]	; 0x28
 800831e:	42a3      	cmp	r3, r4
 8008320:	bf08      	it	eq
 8008322:	2301      	moveq	r3, #1
 8008324:	4620      	mov	r0, r4
 8008326:	bf08      	it	eq
 8008328:	61a3      	streq	r3, [r4, #24]
 800832a:	f000 f81f 	bl	800836c <__sfp>
 800832e:	6060      	str	r0, [r4, #4]
 8008330:	4620      	mov	r0, r4
 8008332:	f000 f81b 	bl	800836c <__sfp>
 8008336:	60a0      	str	r0, [r4, #8]
 8008338:	4620      	mov	r0, r4
 800833a:	f000 f817 	bl	800836c <__sfp>
 800833e:	2200      	movs	r2, #0
 8008340:	2104      	movs	r1, #4
 8008342:	60e0      	str	r0, [r4, #12]
 8008344:	6860      	ldr	r0, [r4, #4]
 8008346:	f7ff ff81 	bl	800824c <std>
 800834a:	2201      	movs	r2, #1
 800834c:	2109      	movs	r1, #9
 800834e:	68a0      	ldr	r0, [r4, #8]
 8008350:	f7ff ff7c 	bl	800824c <std>
 8008354:	2202      	movs	r2, #2
 8008356:	2112      	movs	r1, #18
 8008358:	68e0      	ldr	r0, [r4, #12]
 800835a:	f7ff ff77 	bl	800824c <std>
 800835e:	2301      	movs	r3, #1
 8008360:	61a3      	str	r3, [r4, #24]
 8008362:	e7d1      	b.n	8008308 <__sinit+0xc>
 8008364:	08008780 	.word	0x08008780
 8008368:	08008295 	.word	0x08008295

0800836c <__sfp>:
 800836c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800836e:	4607      	mov	r7, r0
 8008370:	f7ff ffac 	bl	80082cc <__sfp_lock_acquire>
 8008374:	4b1e      	ldr	r3, [pc, #120]	; (80083f0 <__sfp+0x84>)
 8008376:	681e      	ldr	r6, [r3, #0]
 8008378:	69b3      	ldr	r3, [r6, #24]
 800837a:	b913      	cbnz	r3, 8008382 <__sfp+0x16>
 800837c:	4630      	mov	r0, r6
 800837e:	f7ff ffbd 	bl	80082fc <__sinit>
 8008382:	3648      	adds	r6, #72	; 0x48
 8008384:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008388:	3b01      	subs	r3, #1
 800838a:	d503      	bpl.n	8008394 <__sfp+0x28>
 800838c:	6833      	ldr	r3, [r6, #0]
 800838e:	b30b      	cbz	r3, 80083d4 <__sfp+0x68>
 8008390:	6836      	ldr	r6, [r6, #0]
 8008392:	e7f7      	b.n	8008384 <__sfp+0x18>
 8008394:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008398:	b9d5      	cbnz	r5, 80083d0 <__sfp+0x64>
 800839a:	4b16      	ldr	r3, [pc, #88]	; (80083f4 <__sfp+0x88>)
 800839c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80083a0:	60e3      	str	r3, [r4, #12]
 80083a2:	6665      	str	r5, [r4, #100]	; 0x64
 80083a4:	f000 f847 	bl	8008436 <__retarget_lock_init_recursive>
 80083a8:	f7ff ff96 	bl	80082d8 <__sfp_lock_release>
 80083ac:	2208      	movs	r2, #8
 80083ae:	4629      	mov	r1, r5
 80083b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80083b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80083b8:	6025      	str	r5, [r4, #0]
 80083ba:	61a5      	str	r5, [r4, #24]
 80083bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80083c0:	f7fd fa98 	bl	80058f4 <memset>
 80083c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80083c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80083cc:	4620      	mov	r0, r4
 80083ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083d0:	3468      	adds	r4, #104	; 0x68
 80083d2:	e7d9      	b.n	8008388 <__sfp+0x1c>
 80083d4:	2104      	movs	r1, #4
 80083d6:	4638      	mov	r0, r7
 80083d8:	f7ff ff62 	bl	80082a0 <__sfmoreglue>
 80083dc:	4604      	mov	r4, r0
 80083de:	6030      	str	r0, [r6, #0]
 80083e0:	2800      	cmp	r0, #0
 80083e2:	d1d5      	bne.n	8008390 <__sfp+0x24>
 80083e4:	f7ff ff78 	bl	80082d8 <__sfp_lock_release>
 80083e8:	230c      	movs	r3, #12
 80083ea:	603b      	str	r3, [r7, #0]
 80083ec:	e7ee      	b.n	80083cc <__sfp+0x60>
 80083ee:	bf00      	nop
 80083f0:	08008780 	.word	0x08008780
 80083f4:	ffff0001 	.word	0xffff0001

080083f8 <_fwalk_reent>:
 80083f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083fc:	4606      	mov	r6, r0
 80083fe:	4688      	mov	r8, r1
 8008400:	2700      	movs	r7, #0
 8008402:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008406:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800840a:	f1b9 0901 	subs.w	r9, r9, #1
 800840e:	d505      	bpl.n	800841c <_fwalk_reent+0x24>
 8008410:	6824      	ldr	r4, [r4, #0]
 8008412:	2c00      	cmp	r4, #0
 8008414:	d1f7      	bne.n	8008406 <_fwalk_reent+0xe>
 8008416:	4638      	mov	r0, r7
 8008418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800841c:	89ab      	ldrh	r3, [r5, #12]
 800841e:	2b01      	cmp	r3, #1
 8008420:	d907      	bls.n	8008432 <_fwalk_reent+0x3a>
 8008422:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008426:	3301      	adds	r3, #1
 8008428:	d003      	beq.n	8008432 <_fwalk_reent+0x3a>
 800842a:	4629      	mov	r1, r5
 800842c:	4630      	mov	r0, r6
 800842e:	47c0      	blx	r8
 8008430:	4307      	orrs	r7, r0
 8008432:	3568      	adds	r5, #104	; 0x68
 8008434:	e7e9      	b.n	800840a <_fwalk_reent+0x12>

08008436 <__retarget_lock_init_recursive>:
 8008436:	4770      	bx	lr

08008438 <__retarget_lock_acquire_recursive>:
 8008438:	4770      	bx	lr

0800843a <__retarget_lock_release_recursive>:
 800843a:	4770      	bx	lr

0800843c <__swhatbuf_r>:
 800843c:	b570      	push	{r4, r5, r6, lr}
 800843e:	460e      	mov	r6, r1
 8008440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008444:	4614      	mov	r4, r2
 8008446:	2900      	cmp	r1, #0
 8008448:	461d      	mov	r5, r3
 800844a:	b096      	sub	sp, #88	; 0x58
 800844c:	da08      	bge.n	8008460 <__swhatbuf_r+0x24>
 800844e:	2200      	movs	r2, #0
 8008450:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008454:	602a      	str	r2, [r5, #0]
 8008456:	061a      	lsls	r2, r3, #24
 8008458:	d410      	bmi.n	800847c <__swhatbuf_r+0x40>
 800845a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800845e:	e00e      	b.n	800847e <__swhatbuf_r+0x42>
 8008460:	466a      	mov	r2, sp
 8008462:	f000 f903 	bl	800866c <_fstat_r>
 8008466:	2800      	cmp	r0, #0
 8008468:	dbf1      	blt.n	800844e <__swhatbuf_r+0x12>
 800846a:	9a01      	ldr	r2, [sp, #4]
 800846c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008470:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008474:	425a      	negs	r2, r3
 8008476:	415a      	adcs	r2, r3
 8008478:	602a      	str	r2, [r5, #0]
 800847a:	e7ee      	b.n	800845a <__swhatbuf_r+0x1e>
 800847c:	2340      	movs	r3, #64	; 0x40
 800847e:	2000      	movs	r0, #0
 8008480:	6023      	str	r3, [r4, #0]
 8008482:	b016      	add	sp, #88	; 0x58
 8008484:	bd70      	pop	{r4, r5, r6, pc}
	...

08008488 <__smakebuf_r>:
 8008488:	898b      	ldrh	r3, [r1, #12]
 800848a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800848c:	079d      	lsls	r5, r3, #30
 800848e:	4606      	mov	r6, r0
 8008490:	460c      	mov	r4, r1
 8008492:	d507      	bpl.n	80084a4 <__smakebuf_r+0x1c>
 8008494:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008498:	6023      	str	r3, [r4, #0]
 800849a:	6123      	str	r3, [r4, #16]
 800849c:	2301      	movs	r3, #1
 800849e:	6163      	str	r3, [r4, #20]
 80084a0:	b002      	add	sp, #8
 80084a2:	bd70      	pop	{r4, r5, r6, pc}
 80084a4:	466a      	mov	r2, sp
 80084a6:	ab01      	add	r3, sp, #4
 80084a8:	f7ff ffc8 	bl	800843c <__swhatbuf_r>
 80084ac:	9900      	ldr	r1, [sp, #0]
 80084ae:	4605      	mov	r5, r0
 80084b0:	4630      	mov	r0, r6
 80084b2:	f7ff f969 	bl	8007788 <_malloc_r>
 80084b6:	b948      	cbnz	r0, 80084cc <__smakebuf_r+0x44>
 80084b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084bc:	059a      	lsls	r2, r3, #22
 80084be:	d4ef      	bmi.n	80084a0 <__smakebuf_r+0x18>
 80084c0:	f023 0303 	bic.w	r3, r3, #3
 80084c4:	f043 0302 	orr.w	r3, r3, #2
 80084c8:	81a3      	strh	r3, [r4, #12]
 80084ca:	e7e3      	b.n	8008494 <__smakebuf_r+0xc>
 80084cc:	4b0d      	ldr	r3, [pc, #52]	; (8008504 <__smakebuf_r+0x7c>)
 80084ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80084d0:	89a3      	ldrh	r3, [r4, #12]
 80084d2:	6020      	str	r0, [r4, #0]
 80084d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084d8:	81a3      	strh	r3, [r4, #12]
 80084da:	9b00      	ldr	r3, [sp, #0]
 80084dc:	6120      	str	r0, [r4, #16]
 80084de:	6163      	str	r3, [r4, #20]
 80084e0:	9b01      	ldr	r3, [sp, #4]
 80084e2:	b15b      	cbz	r3, 80084fc <__smakebuf_r+0x74>
 80084e4:	4630      	mov	r0, r6
 80084e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084ea:	f000 f8d1 	bl	8008690 <_isatty_r>
 80084ee:	b128      	cbz	r0, 80084fc <__smakebuf_r+0x74>
 80084f0:	89a3      	ldrh	r3, [r4, #12]
 80084f2:	f023 0303 	bic.w	r3, r3, #3
 80084f6:	f043 0301 	orr.w	r3, r3, #1
 80084fa:	81a3      	strh	r3, [r4, #12]
 80084fc:	89a0      	ldrh	r0, [r4, #12]
 80084fe:	4305      	orrs	r5, r0
 8008500:	81a5      	strh	r5, [r4, #12]
 8008502:	e7cd      	b.n	80084a0 <__smakebuf_r+0x18>
 8008504:	08008295 	.word	0x08008295

08008508 <_malloc_usable_size_r>:
 8008508:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800850c:	1f18      	subs	r0, r3, #4
 800850e:	2b00      	cmp	r3, #0
 8008510:	bfbc      	itt	lt
 8008512:	580b      	ldrlt	r3, [r1, r0]
 8008514:	18c0      	addlt	r0, r0, r3
 8008516:	4770      	bx	lr

08008518 <_raise_r>:
 8008518:	291f      	cmp	r1, #31
 800851a:	b538      	push	{r3, r4, r5, lr}
 800851c:	4604      	mov	r4, r0
 800851e:	460d      	mov	r5, r1
 8008520:	d904      	bls.n	800852c <_raise_r+0x14>
 8008522:	2316      	movs	r3, #22
 8008524:	6003      	str	r3, [r0, #0]
 8008526:	f04f 30ff 	mov.w	r0, #4294967295
 800852a:	bd38      	pop	{r3, r4, r5, pc}
 800852c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800852e:	b112      	cbz	r2, 8008536 <_raise_r+0x1e>
 8008530:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008534:	b94b      	cbnz	r3, 800854a <_raise_r+0x32>
 8008536:	4620      	mov	r0, r4
 8008538:	f000 f830 	bl	800859c <_getpid_r>
 800853c:	462a      	mov	r2, r5
 800853e:	4601      	mov	r1, r0
 8008540:	4620      	mov	r0, r4
 8008542:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008546:	f000 b817 	b.w	8008578 <_kill_r>
 800854a:	2b01      	cmp	r3, #1
 800854c:	d00a      	beq.n	8008564 <_raise_r+0x4c>
 800854e:	1c59      	adds	r1, r3, #1
 8008550:	d103      	bne.n	800855a <_raise_r+0x42>
 8008552:	2316      	movs	r3, #22
 8008554:	6003      	str	r3, [r0, #0]
 8008556:	2001      	movs	r0, #1
 8008558:	e7e7      	b.n	800852a <_raise_r+0x12>
 800855a:	2400      	movs	r4, #0
 800855c:	4628      	mov	r0, r5
 800855e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008562:	4798      	blx	r3
 8008564:	2000      	movs	r0, #0
 8008566:	e7e0      	b.n	800852a <_raise_r+0x12>

08008568 <raise>:
 8008568:	4b02      	ldr	r3, [pc, #8]	; (8008574 <raise+0xc>)
 800856a:	4601      	mov	r1, r0
 800856c:	6818      	ldr	r0, [r3, #0]
 800856e:	f7ff bfd3 	b.w	8008518 <_raise_r>
 8008572:	bf00      	nop
 8008574:	2000002c 	.word	0x2000002c

08008578 <_kill_r>:
 8008578:	b538      	push	{r3, r4, r5, lr}
 800857a:	2300      	movs	r3, #0
 800857c:	4d06      	ldr	r5, [pc, #24]	; (8008598 <_kill_r+0x20>)
 800857e:	4604      	mov	r4, r0
 8008580:	4608      	mov	r0, r1
 8008582:	4611      	mov	r1, r2
 8008584:	602b      	str	r3, [r5, #0]
 8008586:	f7f9 febe 	bl	8002306 <_kill>
 800858a:	1c43      	adds	r3, r0, #1
 800858c:	d102      	bne.n	8008594 <_kill_r+0x1c>
 800858e:	682b      	ldr	r3, [r5, #0]
 8008590:	b103      	cbz	r3, 8008594 <_kill_r+0x1c>
 8008592:	6023      	str	r3, [r4, #0]
 8008594:	bd38      	pop	{r3, r4, r5, pc}
 8008596:	bf00      	nop
 8008598:	20000378 	.word	0x20000378

0800859c <_getpid_r>:
 800859c:	f7f9 beac 	b.w	80022f8 <_getpid>

080085a0 <__sread>:
 80085a0:	b510      	push	{r4, lr}
 80085a2:	460c      	mov	r4, r1
 80085a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085a8:	f000 f894 	bl	80086d4 <_read_r>
 80085ac:	2800      	cmp	r0, #0
 80085ae:	bfab      	itete	ge
 80085b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085b2:	89a3      	ldrhlt	r3, [r4, #12]
 80085b4:	181b      	addge	r3, r3, r0
 80085b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085ba:	bfac      	ite	ge
 80085bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80085be:	81a3      	strhlt	r3, [r4, #12]
 80085c0:	bd10      	pop	{r4, pc}

080085c2 <__swrite>:
 80085c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c6:	461f      	mov	r7, r3
 80085c8:	898b      	ldrh	r3, [r1, #12]
 80085ca:	4605      	mov	r5, r0
 80085cc:	05db      	lsls	r3, r3, #23
 80085ce:	460c      	mov	r4, r1
 80085d0:	4616      	mov	r6, r2
 80085d2:	d505      	bpl.n	80085e0 <__swrite+0x1e>
 80085d4:	2302      	movs	r3, #2
 80085d6:	2200      	movs	r2, #0
 80085d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085dc:	f000 f868 	bl	80086b0 <_lseek_r>
 80085e0:	89a3      	ldrh	r3, [r4, #12]
 80085e2:	4632      	mov	r2, r6
 80085e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085e8:	81a3      	strh	r3, [r4, #12]
 80085ea:	4628      	mov	r0, r5
 80085ec:	463b      	mov	r3, r7
 80085ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085f6:	f000 b817 	b.w	8008628 <_write_r>

080085fa <__sseek>:
 80085fa:	b510      	push	{r4, lr}
 80085fc:	460c      	mov	r4, r1
 80085fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008602:	f000 f855 	bl	80086b0 <_lseek_r>
 8008606:	1c43      	adds	r3, r0, #1
 8008608:	89a3      	ldrh	r3, [r4, #12]
 800860a:	bf15      	itete	ne
 800860c:	6560      	strne	r0, [r4, #84]	; 0x54
 800860e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008612:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008616:	81a3      	strheq	r3, [r4, #12]
 8008618:	bf18      	it	ne
 800861a:	81a3      	strhne	r3, [r4, #12]
 800861c:	bd10      	pop	{r4, pc}

0800861e <__sclose>:
 800861e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008622:	f000 b813 	b.w	800864c <_close_r>
	...

08008628 <_write_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	4604      	mov	r4, r0
 800862c:	4608      	mov	r0, r1
 800862e:	4611      	mov	r1, r2
 8008630:	2200      	movs	r2, #0
 8008632:	4d05      	ldr	r5, [pc, #20]	; (8008648 <_write_r+0x20>)
 8008634:	602a      	str	r2, [r5, #0]
 8008636:	461a      	mov	r2, r3
 8008638:	f7f9 fe9c 	bl	8002374 <_write>
 800863c:	1c43      	adds	r3, r0, #1
 800863e:	d102      	bne.n	8008646 <_write_r+0x1e>
 8008640:	682b      	ldr	r3, [r5, #0]
 8008642:	b103      	cbz	r3, 8008646 <_write_r+0x1e>
 8008644:	6023      	str	r3, [r4, #0]
 8008646:	bd38      	pop	{r3, r4, r5, pc}
 8008648:	20000378 	.word	0x20000378

0800864c <_close_r>:
 800864c:	b538      	push	{r3, r4, r5, lr}
 800864e:	2300      	movs	r3, #0
 8008650:	4d05      	ldr	r5, [pc, #20]	; (8008668 <_close_r+0x1c>)
 8008652:	4604      	mov	r4, r0
 8008654:	4608      	mov	r0, r1
 8008656:	602b      	str	r3, [r5, #0]
 8008658:	f7f9 fea8 	bl	80023ac <_close>
 800865c:	1c43      	adds	r3, r0, #1
 800865e:	d102      	bne.n	8008666 <_close_r+0x1a>
 8008660:	682b      	ldr	r3, [r5, #0]
 8008662:	b103      	cbz	r3, 8008666 <_close_r+0x1a>
 8008664:	6023      	str	r3, [r4, #0]
 8008666:	bd38      	pop	{r3, r4, r5, pc}
 8008668:	20000378 	.word	0x20000378

0800866c <_fstat_r>:
 800866c:	b538      	push	{r3, r4, r5, lr}
 800866e:	2300      	movs	r3, #0
 8008670:	4d06      	ldr	r5, [pc, #24]	; (800868c <_fstat_r+0x20>)
 8008672:	4604      	mov	r4, r0
 8008674:	4608      	mov	r0, r1
 8008676:	4611      	mov	r1, r2
 8008678:	602b      	str	r3, [r5, #0]
 800867a:	f7f9 fea2 	bl	80023c2 <_fstat>
 800867e:	1c43      	adds	r3, r0, #1
 8008680:	d102      	bne.n	8008688 <_fstat_r+0x1c>
 8008682:	682b      	ldr	r3, [r5, #0]
 8008684:	b103      	cbz	r3, 8008688 <_fstat_r+0x1c>
 8008686:	6023      	str	r3, [r4, #0]
 8008688:	bd38      	pop	{r3, r4, r5, pc}
 800868a:	bf00      	nop
 800868c:	20000378 	.word	0x20000378

08008690 <_isatty_r>:
 8008690:	b538      	push	{r3, r4, r5, lr}
 8008692:	2300      	movs	r3, #0
 8008694:	4d05      	ldr	r5, [pc, #20]	; (80086ac <_isatty_r+0x1c>)
 8008696:	4604      	mov	r4, r0
 8008698:	4608      	mov	r0, r1
 800869a:	602b      	str	r3, [r5, #0]
 800869c:	f7f9 fea0 	bl	80023e0 <_isatty>
 80086a0:	1c43      	adds	r3, r0, #1
 80086a2:	d102      	bne.n	80086aa <_isatty_r+0x1a>
 80086a4:	682b      	ldr	r3, [r5, #0]
 80086a6:	b103      	cbz	r3, 80086aa <_isatty_r+0x1a>
 80086a8:	6023      	str	r3, [r4, #0]
 80086aa:	bd38      	pop	{r3, r4, r5, pc}
 80086ac:	20000378 	.word	0x20000378

080086b0 <_lseek_r>:
 80086b0:	b538      	push	{r3, r4, r5, lr}
 80086b2:	4604      	mov	r4, r0
 80086b4:	4608      	mov	r0, r1
 80086b6:	4611      	mov	r1, r2
 80086b8:	2200      	movs	r2, #0
 80086ba:	4d05      	ldr	r5, [pc, #20]	; (80086d0 <_lseek_r+0x20>)
 80086bc:	602a      	str	r2, [r5, #0]
 80086be:	461a      	mov	r2, r3
 80086c0:	f7f9 fe98 	bl	80023f4 <_lseek>
 80086c4:	1c43      	adds	r3, r0, #1
 80086c6:	d102      	bne.n	80086ce <_lseek_r+0x1e>
 80086c8:	682b      	ldr	r3, [r5, #0]
 80086ca:	b103      	cbz	r3, 80086ce <_lseek_r+0x1e>
 80086cc:	6023      	str	r3, [r4, #0]
 80086ce:	bd38      	pop	{r3, r4, r5, pc}
 80086d0:	20000378 	.word	0x20000378

080086d4 <_read_r>:
 80086d4:	b538      	push	{r3, r4, r5, lr}
 80086d6:	4604      	mov	r4, r0
 80086d8:	4608      	mov	r0, r1
 80086da:	4611      	mov	r1, r2
 80086dc:	2200      	movs	r2, #0
 80086de:	4d05      	ldr	r5, [pc, #20]	; (80086f4 <_read_r+0x20>)
 80086e0:	602a      	str	r2, [r5, #0]
 80086e2:	461a      	mov	r2, r3
 80086e4:	f7f9 fe29 	bl	800233a <_read>
 80086e8:	1c43      	adds	r3, r0, #1
 80086ea:	d102      	bne.n	80086f2 <_read_r+0x1e>
 80086ec:	682b      	ldr	r3, [r5, #0]
 80086ee:	b103      	cbz	r3, 80086f2 <_read_r+0x1e>
 80086f0:	6023      	str	r3, [r4, #0]
 80086f2:	bd38      	pop	{r3, r4, r5, pc}
 80086f4:	20000378 	.word	0x20000378

080086f8 <_init>:
 80086f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fa:	bf00      	nop
 80086fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086fe:	bc08      	pop	{r3}
 8008700:	469e      	mov	lr, r3
 8008702:	4770      	bx	lr

08008704 <_fini>:
 8008704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008706:	bf00      	nop
 8008708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800870a:	bc08      	pop	{r3}
 800870c:	469e      	mov	lr, r3
 800870e:	4770      	bx	lr
