# //  Questa Sim
# //  Version 2019.3_2 linux Sep 24 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" top 
# Start time: 11:48:41 on Oct 02,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit top.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 11:48:42 on Oct 02,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.Top
# vsim -voptargs="+acc" work.Top 
# Start time: 11:48:42 on Oct 02,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.Top(fast)
# Loading work.ALU_iface(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(behavioural)#1
add wave -position insertpoint sim:/Top/DUT/*
run 3500
# ** Note: $finish    : /home/jpans/assignment1/Top.sv(31)
#    Time: 2555 ns  Iteration: 1  Instance: /Top
# 1
# Break in Module Top at /home/jpans/assignment1/Top.sv line 31
# End time: 11:49:57 on Oct 02,2022, Elapsed time: 0:01:15
# Errors: 17, Warnings: 0
