$date
	Fri Oct 31 00:13:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_memory_tb $end
$var wire 64 ! out [63:0] $end
$var parameter 32 " CLOCK_HALF_PERIOD $end
$var parameter 32 # REG_ADDR_SIZE $end
$var parameter 32 $ WORD_SIZE $end
$var reg 8 % addr [7:0] $end
$var reg 1 & clk $end
$var reg 64 ' data [63:0] $end
$var reg 1 ( en $end
$var reg 1 ) write $end
$scope module uut $end
$var wire 8 * addr [7:0] $end
$var wire 1 & clk $end
$var wire 64 + data [63:0] $end
$var wire 1 ( en $end
$var wire 64 , out [63:0] $end
$var wire 1 ) write $end
$var parameter 32 - REG_ADDR_SIZE $end
$var parameter 32 . WORD_SIZE $end
$var reg 64 / outreg [63:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 .
b1000 -
b1000000 $
b1000 #
b1010 "
$end
#0
$dumpvars
b0 1
b100000000 0
bx /
bx ,
b1000011 +
b0 *
1)
1(
b1000011 '
0&
b0 %
bx !
$end
#10000
b0 !
b0 ,
b0 /
1&
b1 1
#20000
0&
b10 1
0)
#30000
b1000011 !
b1000011 ,
b1000011 /
1&
b11 1
#40000
0&
b100 1
b101001 '
b101001 +
b11111111 %
b11111111 *
1)
#50000
b0 !
b0 ,
b0 /
1&
b101 1
#60000
0&
b110 1
0)
#70000
b101001 !
b101001 ,
b101001 /
1&
b111 1
#80000
0&
b1000 1
b0 %
b0 *
#90000
b1000011 !
b1000011 ,
b1000011 /
1&
b1001 1
#100000
0&
b1010 1
1)
0(
#110000
b0 !
b0 ,
b0 /
1&
b1011 1
#120000
0&
b1100 1
#130000
1&
b1101 1
#140000
0&
b1110 1
0)
1(
#150000
b1000011 !
b1000011 ,
b1000011 /
1&
b1111 1
#160000
0&
b10000 1
b11111111 %
b11111111 *
#170000
b101001 !
b101001 ,
b101001 /
1&
b10001 1
#180000
0&
b10010 1
#190000
1&
b10011 1
#200000
0&
b10100 1
