// Seed: 2501752665
program module_0;
  assign module_1.id_2 = 0;
  tri id_1 = id_1, id_2;
  assign id_1 = 1;
  wire id_3;
  wire id_4, id_5;
  wire id_6;
  assign id_5 = id_4;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial if (id_2) id_5[1][1] <= 1'b0;
  module_0 modCall_1 ();
  always_latch id_3 <= -1;
endmodule
