- [1. GaN-on-Si技术在毫米波的应用\_西安电子科技大学\_刘志宏教授](#1-gan-on-si技术在毫米波的应用_西安电子科技大学_刘志宏教授)
- [2.IRDS关于GaN器件和衬底的分析 2022IRDS\_WP-MtM](#2irds关于gan器件和衬底的分析-2022irds_wp-mtm)
  - [2.1 GaN器件和衬底综述](#21-gan器件和衬底综述)
  - [2.2 2019-2025的困难挑战](#22-2019-2025的困难挑战)
  - [2.2.1. GaN-on-Si 衬底，大直径（8 英寸），低缺陷率和低成本。](#221-gan-on-si-衬底大直径8-英寸低缺陷率和低成本)
  - [2.2.2.GaN 器件——低泄漏、可靠性、雪崩能力](#222gan-器件低泄漏可靠性雪崩能力)
  - [2.2.3. GaN MIS—栅极结构](#223-gan-mis栅极结构)
  - [2.2.4.GaN 器件——再生欧姆接触](#224gan-器件再生欧姆接触)
  - [2.2.5.GaN 器件——片上集成](#225gan-器件片上集成)
  - [2.2.6.GaN 模块](#226gan-模块)
  - [2.2.7. GaN 器件的高功率开关，可靠性高](#227-gan-器件的高功率开关可靠性高)
  - [2.2.8. GaN 多 MHz 操作 @ 100 W 及以上](#228-gan-多-mhz-操作--100-w-及以上)
  - [2.2.9. 4H-SiC 沟槽 MOSFET 中的通道传导](#229-4h-sic-沟槽-mosfet-中的通道传导)
  - [2.2.10. p 型 4H-SiC 上的欧姆接触，用于体二极管和双极器件](#2210-p-型-4h-sic-上的欧姆接触用于体二极管和双极器件)
  - [2.2.11. 8 英寸基板上的 4H-SiC 器件](#2211-8-英寸基板上的-4h-sic-器件)
  - [2.2.12. 开发用于 600-900 V 器件的立方多型体 (3C-SiC)](#2212-开发用于-600-900-v-器件的立方多型体-3c-sic)
  - [2.2.13. Ga2O3 熔体块生长](#2213-ga2o3-熔体块生长)
  - [2.2.14. Ga2O3 外延薄膜生长](#2214-ga2o3-外延薄膜生长)
  - [2.2.15. Ga2O3 肖特基势垒二极管](#2215-ga2o3-肖特基势垒二极管)
  - [2.2.16. Ga2O3 晶体管](#2216-ga2o3-晶体管)
  - [2.3 2025-2034 年面临的严峻挑战 潜在解决方案](#23-2025-2034-年面临的严峻挑战-潜在解决方案)
  - [2.3.1. 转向 300 毫米](#231-转向-300-毫米)
  - [2.3.2.GaN 汽车认证](#232gan-汽车认证)
  - [2.3.3.GaN 智能电源](#233gan-智能电源)
  - [2.3.4.3C-SiC 器件工艺的开发](#2343c-sic-器件工艺的开发)
  - [2.3.5.任意衬底上的III-氮化物生长](#235任意衬底上的iii-氮化物生长)
  - [2.3.6.改进GaN功率HEMT的热管理](#236改进gan功率hemt的热管理)
  - [2.3.7.单片集成HS/LS](#237单片集成hsls)
  - [2.3.8.片上集成](#238片上集成)
  - [2.3.9.革命性的缩小路径](#239革命性的缩小路径)
  - [2.3.10.垂直器件](#2310垂直器件)
  - [2.3.11.GaN 超结器件](#2311gan-超结器件)
  - [2.3.12.垂直 Ga2O3 肖特基势垒二极管和晶体管](#2312垂直-ga2o3-肖特基势垒二极管和晶体管)
<div STYLE="page-break-after: always;"></div>

# 1. GaN-on-Si技术在毫米波的应用_西安电子科技大学_刘志宏教授

硅基氮化镓主要技术挑战

- 热兼容性问题：氮化镓微波毫米波电路，发热比较严重，会引起周围Si-CMOS器件的阈值电压漂移、漏电增大等问题
- 电磁兼容性问题：氮化镓电路工作时的偏压比较大，电场耦合到CMOS区域；射频电路工作时的电磁场分布效应、电磁波辐射
- 工艺兼容性问题：氮化镓器件制备时的工艺条件，包括金属、温度、应力等对SiCMOS的器件性能的详细影响
- 可靠性问题：晶圆键合的界面存在空隙、大量界面态、陷阱中心，可能导致电路的长期可靠性问题；晶圆键合、金属凸块键合的机械强度存在可靠性问题；

<https://github.com/basteng/Today-I-Learned/blob/main/paper/GaN-on-Si%E6%8A%80%E6%9C%AF%E5%9C%A8%E6%AF%AB%E7%B1%B3%E6%B3%A2%E7%9A%84%E5%BA%94%E7%94%A8_%E8%A5%BF%E5%AE%89%E7%94%B5%E5%AD%90%E7%A7%91%E6%8A%80%E5%A4%A7%E5%AD%A6_%E5%88%98%E5%BF%97%E5%AE%8F%E6%95%99%E6%8E%88.pdf>

# 2.IRDS关于GaN器件和衬底的分析 2022IRDS_WP-MtM

## 2.1 GaN器件和衬底综述

3.3.2. GAN-DEVICES AND SUBSTRATES

GaN semiconductor devices provide competitive system advantage in terms of thermal performance, efficiency, weight and size. GaN is anticipated to be the next generation power semiconductor and thus different countries are indulged in developing widespread applications of GaN semiconductors. The wide bandgap semiconductor technology has matured rapidly over several years. In fact, gallium nitride high electron mobility transistors (GaN HEMTs) have been available as commercial off-the-shelf devices since 2005. Well-known GaN device manufacturers are Infineon, NXP, ON Semiconductor, STMicroelectronics, EPC, Texas Instruments, Transphorm, Navitas, GaNSystems, Nexperia, TSMC,Sumitomo, Exagan, Innoscience, Power Integrations and Sanken.
Substrate Diameter—Today, 6” to 8” wafer size, low vertical leakage current, current collapse free GaN-on-Si wafers are available on the open market. This remarkable achievement is a result of concentrated epi efforts during the past years that led to an ever-increasing understanding of the physical/technical properties of GaN-on-Si growth and corresponding improvements. Pricing for such material has come down significantly in the recent years. It is generally agreed that the magic cost target of 1.5 $/cm2 for epitaxial material, which is also the price point at which GaN technology becomes cost-competitive with Si-based components at the device-level, can be achieved within the next couple of years under the important assumption that the wafers can be produced in volume. A next logical evolution would be to make the transition to 300 mm wafer diameters (as demonstrated for RF power GaN-Devices by Intel), but it is as yet an open question whether this makes sense from an economical perspective.
Voltage Rating—Standard products of GaN-on-Si typically feature an epilayer thickness of 4 µm to 6 µm, yielding a voltage handling capability of 650 V, including derating for temperature and lack of avalanche capability. Recent literature reports on boosted voltage rating of epi-wafers to values beyond 1200 V at room temperature by improvements in epitaxial recipes as well as increased layer thickness. However, due to the high intrinsic strain in GaN-on-Si layer stacks as well as the drive towards the adoption of semi standard substrate thicknesses, there is a fundamental limit to the maximal thickness (and breakdown voltage) that can be achieved. One possible way to increase the voltage rating of GaN-on-Si devices is the removal and replacement of the substrate, although questions concerning manufacturability and reliability of such an approach remain. On the other hand, for higher breakdown voltages the chip area utilization and the fact that large electric fields have to be handled on top of the active device becomes more and more problematic. True vertical GaN devices where the off-state voltage is block over an n--doped vertical drift region become increasinglyimportant.

Lateral device architecture—Usually lateral devices embed a pGaN gate architecture or use a cascode topology to achieve n-Off behavior. Recently studies have shown the potential of MOS gate on GaN with oxide such as Al2O3 or SiO2 to achieve a stable n-Off behavior. This novel gate architecture is expected to increase the reliability of the overall transistor by the reduction of the gate leakage. Nevertheless this technology requires a highly stable and well-engineered oxide/GaN interface as well as a high quality oxide with limited trapping to ensure a stable Vth of the transistor during operation. Local substrate removal, introduced by Imec and CNRS Lille, also are a valuable solution to increase the lateral breakdown beyond 2 kV.

Transport properties—The hetero-structures are typically based on AlGaN barrier material and have a sheet resistance of around 300 Ω/sq is obtained (which directly influences the device’s on-state resistance) with SiN/GaN/AlGaN/AlN/GaN structure.13
Vertical Devices—Besides lateral devices, also vertical devices are being investigated. They hold the promise of higher attainable power densities as well as avalanche capability. Although the structure does not have the advantage of electron transport along the two-dimensional electron gas (2DEG), the high channel mobility of the MOS channel provides a better Ron × A than other WBSs in the breakdown voltage range from 600 V to 1.5 kV. The vertical current flow makes this type of device more sensitive to (vertical) threading dislocations. Therefore, this technology requires a high-quality GaN substrate and innovative and optimized growth technology on it. The quality of GaN substrates for these applications is also improving. Although not yet in practical use, manufacturing process technologies, such as low doping epitaxial growth, Mg ion implantation, and low damage etching, have been developed to a more advanced level. However, the major problem of reducing wafer cost still remains. In MOS-based devices, the choice of the insulator and the processes to control the trapped charges is still under debate. Many device concepts are currently competing against each other, in this connection vertical FinFETs should be mentioned. They do not need any p-type doped epitaxial layer and rely on electron accumulation at the gate insulator /semiconductor interface. Due to the absence of a p-type doping they do not show any reverse recovery effects and therefore outperform most of the other vertical device concepts. There are some 
literature reports about the development of GaN superjunction devices with superior performance. However, the practical implementation is to date troubled by issues, e.g., to perform the trench regrowth of p-type GaN.

Development of GaN substrates—Upgrading the quality of GaN substrates has been a major challenge for vertical GaN power devices. Mainstream of the fabrication method of GaN substrates is thick GaN growth on sapphire using highspeed HVPE method, which has adequate buffer layer to remove GaN from sapphire. Though the method is conventional, the quality of the GaN substrate is drastically improved recently. A dislocation density in the mid 105 cm-2 range was obtained with HVPE grown GaN on sapphire or ammonothermal-bulk GaN substrates. Moreover, to reduce the dislocation density, combinations of ammonothermal method or sodium flux method with HVPE method are being developed. With this method, the dislocation density can be reduced by one or two orders of magnitude compared with conventional high-quality GaN substrates. The developed wafer size is also expanding from 2” to 6”. However, as main market of the GaN substrate at present time is optical devices (LEDs and lasers), needs for large size substrates is still small. When large devices such as power devices become mainstream, the substrate costs will become lower. However, the breakthroughs for drastically cost down are still required, which are, for example, slice technologies of bulk GaN and wafer bonding to backing plates. 

On-chip integration—A further path to cost reduction for GaN technology is to include several components on a single chip, allowing to save component, packaging and design costs for creating a full system. Beyond merely costs advantages, a monolithic integration will also enable the main potential of GaN to be tapped, which is a high commutation speed, leading to an increased switching frequency for the power circuit. Discrete Si power components can be quite readily integrated in a power circuit; however, GaN components can deliver high power at a fast switching frequency. These properties lead to a stringent requirement on the design of circuit and interconnect parasitic. Integrating, for example, two switches on a single die can also significantly reduce interconnect parasitic, offering further system-level performance benefits.

GaN 半导体器件在热性能、效率、重量和尺寸方面具有竞争优势。GaN 有望成为下一代功率半导体，因此不同国家都热衷于开发 GaN 半导体的广泛应用。宽带隙半导体技术在过去几年中迅速成熟。事实上，自 2005 年以来，氮化镓高电子迁移率晶体管 (GaN HEMT) 就已作为商用现成器件提供。知名的 GaN 器件制造商包括英飞凌、恩智浦、安森美半导体、意法半导体、EPC、德州仪器、Transphorm、Navitas、GaNSystems、Nexperia、台积电、住友、Exagan、Innoscience、Power Integrations 和 Sanken。
基板直径——如今，6 英寸至 8 英寸晶圆尺寸、低垂直漏电流、无电流崩塌的 GaN-on-Si 晶圆已在公开市场上供应。这一非凡成就是过去几年专注的外延研究的结果，这些研究使人们对硅基氮化镓生长的物理/技术特性及其相应的改进有了越来越多的了解。近年来，这种材料的价格已大幅下降。人们普遍认为，外延材料 1.5 美元/cm2 的神奇成本目标（也是 GaN 技术在器件级与 Si 基元件具有成本竞争力的价格点）可以在未来几年内实现，前提是晶圆可以批量生产。下一个合乎逻辑的发展是过渡到 300 毫米晶圆直径（正如英特尔的 RF 功率 GaN 器件所展示的那样），但从经济角度来看这是否合理目前仍是一个悬而未决的问题。
额定电压 — 硅基氮化镓的标准产品通常具有 4 µm 至 6 µm 的外延层厚度，可产生 650 V 的电压处理能力，包括因温度和缺乏雪崩能力而降低的额定值。最近的文献报道，通过改进外延配方以及增加层厚度，外延晶圆的额定电压在室温下可提高到 1200 V 以上。然而，由于 GaN-on-Si 层堆栈中的高固有应变以及采用半标准衬底厚度的趋势，可以实现的最大厚度（和击穿电压）存在根本限制。增加 GaN-on-Si 器件额定电压的一种可能方法是移除和更换衬底，尽管这种方法的可制造性和可靠性问题仍然存在。另一方面，对于更高的击穿电压，芯片面积利用率和必须在有源器件顶部处理大电场的事实变得越来越成问题。真正的垂直 GaN 器件（其中关断状态电压在 n 掺杂垂直漂移区上被阻挡）变得越来越重要。

横向器件架构——通常横向器件嵌入 pGaN 栅极架构或使用共源共栅拓扑来实现 n-Off 行为。最近的研究表明，GaN 上的 MOS 栅极具有 Al2O3 或 SiO2 等氧化物的潜力，可以实现稳定的 n-Off 行为。这种新颖的栅极结构有望通过减少栅极漏电来提高整个晶体管的可靠性。然而，这项技术需要高度稳定且精心设计的氧化物/GaN 界面以及具有有限捕获的高质量氧化物，以确保晶体管在运行期间的稳定 Vth。Imec 和 CNRS Lille 引入的局部衬底去除也是将横向击穿电压提高到 2 kV 以上的一种有价值的解决方案。

传输特性——异质结构通常基于 AlGaN 势垒材料，使用 SiN/GaN/AlGaN/AlN/GaN 结构可获得约 300 Ω/sq 的薄层电阻（这直接影响器件的导通电阻）。13
垂直器件——除了横向器件，垂直器件也在研究中。它们有望实现更高的功率密度以及雪崩能力。虽然该结构不具备沿二维电子气 (2DEG) 传输电子的优势，但 MOS 通道的高通道迁移率在 600 V 至 1.5 kV 的击穿电压范围内提供了比其他 WBS 更好的 Ron × A。垂直电流使这种类型的器件对（垂直）穿透位错更敏感。因此，该技术需要高质量的 GaN 衬底以及创新和优化的生长技术。这些应用的 GaN 衬底质量也在提高。尽管尚未投入实际使用，但低掺杂外延生长、Mg 离子注入和低损伤蚀刻等制造工艺技术已发展到更先进的水平。然而，降低晶圆成本的主要问题仍然存在。在基于 MOS 的器件中，绝缘体的选择和控制捕获电荷的工艺仍在争论中。目前许多器件概念相互竞争，在这方面应该提到垂直 FinFET。它们不需要任何 p 型掺杂外延层，并依赖于栅极绝缘体/半导体界面处的电子积累。由于没有 p 型掺杂，它们没有显示任何反向恢复效应，因此优于大多数其他垂直器件概念。有一些关于开发性能优越的 GaN 超结器件的文献报道。然而，迄今为止，实际实施仍受到一些问题的困扰，例如，执行 p 型 GaN 的沟槽再生长。

GaN 衬底的开发——提高 GaN 衬底的质量一直是垂直 GaN 功率器件面临的主要挑战。GaN 衬底的主流制造方法是使用高速 HVPE 法在蓝宝石上生长厚 GaN，该方法具有足够的缓冲层以从蓝宝石中去除 GaN。虽然该方法是常规方法，但 GaN 衬底的质量最近得到了大幅改善。使用 HVPE 在蓝宝石上生长的 GaN 或氨热块状 GaN 衬底可获得 105 cm-2 中等范围的位错密度。此外，为了降低位错密度，正在开发氨热法或钠熔剂法与 HVPE 方法的组合。与传统的高质量 GaN 衬底相比，使用这种方法可以将位错密度降低一到两个数量级。开发的晶圆尺寸也从 2 英寸扩大到 6 英寸。但是，由于目前 GaN 衬底的主要市场是光学器件（LED 和激光器），因此对大尺寸衬底的需求仍然很小。当大型器件（如功率器件）成为主流时，基板成本将会降低。然而，大幅降低成本仍需突破，例如块状 GaN 的切片技术和晶圆与背板的键合。

片上集成——降低 GaN 技术成本的另一种方法是将多个组件集成在单个芯片上，从而节省组件、封装和设计成本，以创建完整的系统。除了成本优势之外，单片集成还将能够挖掘 GaN 的主要潜力，即高换向速度，从而提高功率电路的开关频率。分立的 Si 功率元件可以很容易地集成到功率电路中；然而，GaN 元件可以在快速开关频率下提供高功率。这些特性对电路和互连寄生的设计提出了严格的要求。例如，在单个芯片上集成两个开关也可以显著降低互连寄生，从而提供进一步的系统级性能优势。

## 2.2 2019-2025的困难挑战
**Difficult Challenges 2019-2025**

1. GaN-on-Si substrates, large diameter (8”), low defectivity and low cost.

Potential solutions

- New generation of MOCVD reactors allow to scale to 200 mm and 300 mm
- Move from multi-wafer to single wafer reactor concept for 300 mm for better control on temperature profile across the wafer, bow and warp
- Improve substrate quality by growing on non-Si substrates (e.g., poly-AlN) and (potentially) liftoff

Strain engineering
• Growth and processing of wafers thicker than SEMI standard (Si fab 
compatibility to be solved)
• Optimized nucleation, layer-sequence, and growth processes
• Growth on CTE matched substrates (e.g., GaN-on-Si/AlN)
• Alternative approaches: GaN-on-SiC → Quanfine (inexpensive semi-insulating SiC substrates required). DENSO (GaN epi-growth on 4 degree off-axis 4H-SiC without buffer layers by tri-halide vapor phase epitaxy)
• GaN-on-Sapphire

Low defectivity
• Clean Si substrates
• Optimized epi growth (crystal quality, dislocations)
• Epi tool automation
• Improved reactor cleaning processes
• Improved epi wafer cleaning processes
• Better defect detection tools. Binning capability pits vs. particles
• Enabling CL as defect (dislocation) detection tool for production monitoring
• In-line detection and monitoring of Si, C, Mg doping

Low cost
• Increased epi growth speed
• Improved break-down behavior (more V/µm buffer thickness)
• Shortened reactor cleaning processes (e.g., in-situ cleaning)
• Epi tool automation
• Improved tool up-times and reduction of maintenance intervals
• Less monitoring effort due to increased process stability
• Eventually GaN-on-Si in 300 mm (beyond 2025)

2019-2025 年的艰难挑战

## 2.2.1. GaN-on-Si 衬底，大直径（8 英寸），低缺陷率和低成本。

潜在解决方案

- 新一代 MOCVD 反应器可扩展到 200 毫米和 300 毫米
- 从多晶圆转变为 300 毫米单晶圆反应器概念，以更好地控制整个晶圆的温度分布、弯曲和翘曲
- 通过在非硅衬底（例如 poly-AlN）上生长和（潜在）剥离来提高衬底质量

应变工程
• 生长和处理厚度超过 SEMI 标准的晶圆（Si 晶圆厂兼容性有待解决）
• 优化成核、层序列和生长过程
• 在 CTE 匹配的衬底上生长（例如 GaN-on-Si/AlN）
• 替代方法：GaN-on-SiC → Quanfine（需要廉价的半绝缘 SiC 衬底）。 DENSO（通过三卤化物气相外延在 4 度离轴 4H-SiC 上进行 GaN 外延生长，无需缓冲层）
• 蓝宝石上 GaN

缺陷率低
• 清洁 Si 基板
• 优化外延生长（晶体质量、位错）
• 外延工具自动化
• 改进的反应堆清洁工艺
• 改进的外延晶圆清洁工艺
• 更好的缺陷检测工具。坑与粒子的分级能力
• 使 CL 成为生产监控的缺陷（位错）检测工具
• 在线检测和监控 Si、C、Mg 掺杂

低成本
• 提高外延生长速度
• 改善击穿行为（更多 V/µm 缓冲厚度）
• 缩短反应器清洁过程（例如原位清洁）
• 外延工具自动化
• 改善工具正常运行时间并缩短维护间隔
• 由于工艺稳定性提高，监控工作量减少
• 最终实现 300 毫米 GaN-on-Si（2025 年以后）

2.GaN Devices—Low leakage, reliability, avalanche capability

Potential solutions

Low buffer leakage through improved substrate quality
Reduction in gate leakage by Schottky gate engineering or by adopting an alternative regrowth of the gate after recess
Better reliability by improved UID and barrier quality (less defects, better doping control). Improve hot carrier injection by improving quantum well
Low leakage
• Reduced dislocation density in GaN epi
• pGaN devices—gate module engineering, Schottky type vs. ohmic gate 
contact
Reliability, incl. dynamic properties
• Electric field management
• Reduced dislocation and defect density
• Optimized buffer trapping
• Improved passivation processes and materials (e.g., atomic layer deposition)
• Improved GaN purity (in particular in unintentionally doped GaN channel)
• Engineering of hole injection for trapped charge compensation
• Resistivity balance in layer stack
• TCAD model for buffer & device leakage, trapping, detrapping
• For p-GaN gate module—Leakage balance between Schottky diode and pn diode

## 2.2.2.GaN 器件——低泄漏、可靠性、雪崩能力

潜在解决方案

通过改进衬底质量实现低缓冲泄漏
通过肖特基栅极工程或采用凹槽后栅极的替代再生长来减少栅极泄漏
通过改进 UID 和屏障质量（更少的缺陷、更好的掺杂控制）实现更好的可靠性。通过改进量子阱来改善热载流子注入
低泄漏
• 降低 GaN 外延中的位错密度
• pGaN 器件——栅极模块工程、肖特基类型与欧姆栅极接触
可靠性，包括动态特性
• 电场管理
• 减少位错和缺陷密度
• 优化缓冲捕获
• 改进钝化工艺和材料（例如原子层沉积）
• 提高 GaN 纯度（特别是在无意掺杂的 GaN 通道中）
• 空穴注入工程用于补偿捕获电荷
• 层堆栈中的电阻率平衡
• 缓冲区和设备泄漏、捕获、去捕获的 TCAD 模型
• 对于 p-GaN 栅极模块 — 肖特基二极管和 pn 二极管之间的泄漏平衡

## 2.2.3. GaN MIS—栅极结构

潜在解决方案

通过重建蚀刻的 GaN 表面并选择适当的绝缘体，实现具有有限捕获效应和低泄漏以及 n-Off 行为的稳定栅极结构
减少介电界面处的 Dit
通过后退火和/或等离子体和原位掺杂控制绝缘体电荷
可能需要再生长，例如原位 SiN 或 AlN 和随后的 ALD

•原子层蚀刻用于栅极凹槽蚀刻，原子层沉积用于栅极介电体
•由于屏障将 2DEG 通道和捕获界面分开，阻碍了切换期间的快速电荷交换，因此可能存在根本限制
•需要发明/开发适当的栅极介电体，以防止在正栅极偏置期间掺入正电荷

4.GaN Devices—Regrown ohmic contacts

Potential solutions

Today ohmic contact resistance is ~0.1 Ω.mm with a standard Ti/Al metal stack, which is sufficient for power devices
Silicon doping for n ohmic contacts
High temperature ion implantation techniques in combination with high temperature pulse activation need to be investigated

## 2.2.4.GaN 器件——再生欧姆接触

潜在解决方案

目前，采用标准 Ti/Al 金属堆栈的欧姆接触电阻约为 0.1 Ω.mm，这对于功率器件来说已经足够了
n 欧姆接触的硅掺杂
需要研究高温离子注入技术与高温脉冲激活相结合

5.GaN Devices—On-Chip Integration 

pMOS device that is compatible with the standard HEMT process flow
Creation of a 2DHG based devices. Some studies showing the potentiality of AlN/GaN Barrier to create such a channel

6.GaN modules 

Parallellization of several GaN die in a module
Co-integration of the driver (and controller ?)
Simulation approach to optimize parasitic inductance (“digital twin”)
Monolithic GaN driver integration wherever necessary and of advantage. This needs to be aligned with the hybrid GaN die integration capabilities.

7.High power switching of GaN devices with high reliability

Epi without trapping effects to decrease hot electrons tapping during Hard Switching operation which limits the SSOA of commercially available devices

8.GaN Multi MHz operation @ 100 W and more

Decrease as much as possible the internal parasitic capacitance as well as the dynamic Ron of the transistors operated in a multi-MHZ switching mode

9.Channel conduction in 4H-SiC trench-MOSFETs

Alternative approaches to standard nitridation (e.g., post-oxidation processes and implants)

10.Ohmic contacts on p-type 4H-SiC for body-diode and bipolar devices

Alternative solutions (Ti- or Al-based) to the standard nickel silicide

11.4H-SiC devices on 8-inches substrates 

Development of equipment able to guarantee processes uniformity (high-temperature annealing, implantation, oxidation). Low wafer cost of $800 (8-inch)

12.Development of cubic polytype (3C-SiC) for 600-900 V devices

Compliant substrates to reduce the defect density of 3C-SiC on Si substrates

13.Ga2O3 melt bulk growth 

Increasing Ga2O3 bulk and wafers in size to 6”-diameter and beyond

14.Ga2O3 epitaxial thin-film growth 

For HVPE and MOCVD:
- Precise control of background donor density
- Deep-acceptor doping
Heterostructures

15.Ga2O3 Schottky barrier diodes 

Enhancement of breakdown voltage with keeping a reasonable on-resistance
Reliability and endurance test

16.Ga2O3 transistors 

Development of device architectures
Development of fundamental device process technologies

## 2.2.5.GaN 器件——片上集成

与标准 HEMT 工艺流程兼容的 pMOS 器件
创建基于 2DHG 的器件。一些研究表明 AlN/GaN 屏障具有创建此类通道的潜力

## 2.2.6.GaN 模块

模块中多个 GaN 芯片的并联
驱动器（和控制器？）的共同集成
用于优化寄生电感的模拟方法（“数字孪生”）
在必要且有利的情况下，单片 GaN 驱动器集成。这需要与混合 GaN 芯片集成能力保持一致。

## 2.2.7. GaN 器件的高功率开关，可靠性高

无捕获效应的外延，可减少硬开关操作期间的热电子窃听，从而限制商用器件的 SSOA

## 2.2.8. GaN 多 MHz 操作 @ 100 W 及以上

尽可能降低内部寄生电容以及以多 MHZ 开关模式工作的晶体管的动态 Ron

## 2.2.9. 4H-SiC 沟槽 MOSFET 中的通道传导

标准氮化的替代方法（例如，后氧化工艺和植入）

## 2.2.10. p 型 4H-SiC 上的欧姆接触，用于体二极管和双极器件

标准镍硅化物的替代解决方案（基于 Ti 或 Al）

## 2.2.11. 8 英寸基板上的 4H-SiC 器件

开发能够保证工艺均匀性的设备（高温退火、植入、氧化）。晶圆成本低至 800 美元（8 英寸）

## 2.2.12. 开发用于 600-900 V 器件的立方多型体 (3C-SiC)

兼容衬底，以降低 Si 衬底上 3C-SiC 的缺陷密度

## 2.2.13. Ga2O3 熔体块生长

将 Ga2O3 块体和晶圆尺寸增加到 6 英寸直径及以上

## 2.2.14. Ga2O3 外延薄膜生长

用于 HVPE 和 MOCVD：
- 精确控制背景施主密度
- 深受体掺杂
异质结构

## 2.2.15. Ga2O3 肖特基势垒二极管

在保持合理导通电阻的情况下提高击穿电压

可靠性和耐久性测试

## 2.2.16. Ga2O3 晶体管

器件架构开发
基本器件工艺技术的开发

**Difficult Challenges 2025-2034 Potential solutions**

1.Move to 300 mm 

Single wafer MOCVD reactor

2.GaN automotive qualification 

Guarantee low ppb levels
Need good epitaxy

3.GaN Smart power 

Requires all elements from monolithic GaN.
Cost reduction of GaN wafers to take benefit of an all-GaN technology. However, a well-adapted combination between Si logic devices and GaN power switching devices should be feasible as well. This approach allows combining the advantages of both worlds.

4.Development of device process on 3C-SiC 

Adapting the main processes used for 4H-SiC devices, special challenge in implanted dopant activation.

5.III-Nitrides growth on arbitrary substrates 

Use of 2D materials with hexagonal structure (graphene, MoS2 or h-BN) as compliant interlayer for quasi-van der Waals growth of III-N.

6.Improved thermal management of GaN power HEMTs

Use of high thermal conductivity graphene structures as heat sinks for localized heat dissipation in high power GaN HEMTs.

7.Monolithic integration HS/LS 

Potential solutions for resolving cross-talk and back-gating effects (electrical isolation of HS/LS and backside):
- Junction isolation;
- GaN-on-SOI;
- GaN-on-other insulating substrates.

8.On-Chip Integration 

• Homogeneous integration of driver, control, and protection functions by using GaN process design kit
• Realization of device library based on pure GaN technology
• Realization of true p channel devices with acceptable mobility
• Heterogeneous integration of silicon and GaN technology
• Chip bonding or wafer bonding as conceivable options

9.Revolutionary shrink path 
• Three-dimensional gate structures
• FIN-FET devices
• Nano-structured gates ( e.g., Tri-Gates)
• Multi-channel devices

10.Vertical devices 
Development of large area (150mm) GaN bulk substrates with high conductivity (e.g., 0.02 cm) at a reasonable price (e.g., 1500$)

11.GaN superjunction devices 
Simulations show that the specific on-resistance of vertical superjunction devices are 10x and 1000x lower than 2H-GaN 1D limit with breakdown voltage 1kV and 10kV, respectively (Ref—Xiang Zhou et al, Compound Semiconductor week 2019)

12.Vertical Ga2O3 Schottky barrier diodes and transistors

Starting developments on vertical Ga2O3 devices in industry, together with academia

## 2.3 2025-2034 年面临的严峻挑战 潜在解决方案

## 2.3.1. 转向 300 毫米

单晶圆 MOCVD 反应器

## 2.3.2.GaN 汽车认证

保证低 ppb 水平
需要良好的外延

## 2.3.3.GaN 智能电源

需要单片 GaN 中的所有元素。
降低 GaN 晶圆的成本，以利用全 GaN 技术。但是，Si 逻辑器件和 GaN 功率开关器件之间的良好组合也应该是可行的。这种方法可以结合两全其美的优势。

## 2.3.4.3C-SiC 器件工艺的开发

调整用于 4H-SiC 器件的主要工艺，在注入掺杂剂激活方面面临特殊挑战。

## 2.3.5.任意衬底上的III-氮化物生长

使用具有六边形结构的二维材料（石墨烯、MoS2或h-BN）作为III-N准范德华生长的柔性中间层。

## 2.3.6.改进GaN功率HEMT的热管理

使用高导热性石墨烯结构作为散热器，用于高功率GaN HEMT中的局部散热。

## 2.3.7.单片集成HS/LS

解决串扰和背栅效应的潜在解决方案（HS/LS和背面的电隔离）：
- 结隔离；
- SOI上的GaN；
- 其他绝缘衬底上的GaN。

## 2.3.8.片上集成

• 使用 GaN 工艺设计套件实现驱动器、控制和保护功能的同质集成
• 基于纯 GaN 技术的器件库实现
• 实现具有可接受迁移率的真 p 通道器件
• 硅和 GaN 技术的异质集成
• 芯片键合或晶圆键合是可行的选择

## 2.3.9.革命性的缩小路径

• 三维栅极结构
• FIN-FET 器件
• 纳米结构栅极（例如，三栅极）
• 多通道器件

## 2.3.10.垂直器件
以合理的价格（例如，1500 美元）开发具有高电导率（例如，0.02 cm）的大面积（150 毫米）GaN 块体衬底

## 2.3.11.GaN 超结器件
模拟表明，垂直超结器件的比导通电阻比 2H-GaN 低 10 倍和 1000 倍1D 极限击穿电压分别为 1kV 和 10kV（参考文献——Xiang Zhou 等人，2019 年复合半导体周）

## 2.3.12.垂直 Ga2O3 肖特基势垒二极管和晶体管

工业界和学术界开始开发垂直 Ga2O3 器件

