// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices ADF4371 SPI Wideband Synthesizer driver
 *
 * Copyright 2019-2022 Analog Devices Inc.
 */
#include <linux/bitfield.h>
#include <linux/clk.h>
#include <linux/clk/clkscale.h>
#include <linux/clk-provider.h>
#include <linux/device.h>
#include <linux/err.h>
#include <linux/gcd.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/regmap.h>
#include <linux/sysfs.h>
#include <linux/spi/spi.h>
#include <linux/util_macros.h>

#include <linux/iio/iio.h>
#include <linux/iio/sysfs.h>

/* Registers address macro */
#define ADF4371_REG(x)			(x)

/* ADF4371_REG0 */
#define ADF4371_ADDR_ASC_MSK		BIT(2)
#define ADF4371_ADDR_ASC(x)		FIELD_PREP(ADF4371_ADDR_ASC_MSK, x)
#define ADF4371_ADDR_ASC_R_MSK		BIT(5)
#define ADF4371_ADDR_ASC_R(x)		FIELD_PREP(ADF4371_ADDR_ASC_R_MSK, x)
#define ADF4371_SDO_ACT_MSK		BIT(3)
#define ADF4371_SDO_ACT(x)		FIELD_PREP(ADF4371_SDO_ACT_MSK, x)
#define ADF4371_SDO_ACT_R_MSK		BIT(4)
#define ADF4371_SDO_ACT_R(x)		FIELD_PREP(ADF4371_SDO_ACT_R_MSK, x)
#define ADF4371_RESET_CMD		0x81

/* ADF4371_REG12 */
#define ADF4371_EN_AUTOCAL_MSK		BIT(6)
#define ADF4371_EN_AUTOCAL(x)		FIELD_PREP(ADF4371_EN_AUTOCAL_MSK, x)

/* ADF4371_REG17 */
#define ADF4371_FRAC2WORD_L_MSK		GENMASK(7, 1)
#define ADF4371_FRAC2WORD_L(x)		FIELD_PREP(ADF4371_FRAC2WORD_L_MSK, x)
#define ADF4371_FRAC1WORD_MSK		BIT(0)
#define ADF4371_FRAC1WORD(x)		FIELD_PREP(ADF4371_FRAC1WORD_MSK, x)

/* ADF4371_REG18 */
#define ADF4371_FRAC2WORD_H_MSK		GENMASK(6, 0)
#define ADF4371_FRAC2WORD_H(x)		FIELD_PREP(ADF4371_FRAC2WORD_H_MSK, x)

/* ADF4371_REG1A */
#define ADF4371_MOD2WORD_MSK		GENMASK(5, 0)
#define ADF4371_MOD2WORD(x)		FIELD_PREP(ADF4371_MOD2WORD_MSK, x)
#define ADF4371_PHASE_ADJ_MSK		BIT(6)
#define ADF4371_PHASE_ADJ(x)		FIELD_PREP(ADF4371_PHASE_ADJ_MSK, x)

/* ADF4371_REG1E */
#define ADF4371_CP_CURRENT_MSK		GENMASK(7, 4)
#define ADF4371_CP_CURRENT(x)		FIELD_PREP(ADF4371_CP_CURRENT_MSK, x)
#define ADF4371_PD_POL_MSK		BIT(3)
#define ADF4371_PD_POL(x)		FIELD_PREP(ADF4371_PD_POL_MSK, x)

/* ADF4371_REG20 */
#define ADF4371_MUXOUT_MSK		GENMASK(7, 4)
#define ADF4371_MUXOUT(x)		FIELD_PREP(ADF4371_MUXOUT_MSK, x)
#define ADF4371_MUXOUT_LVL_MSK		BIT(2)
#define ADF4371_MUXOUT_LVL(x)		FIELD_PREP(ADF4371_MUXOUT_LVL_MSK, x)
#define ADF4371_MUXOUT_EN_MSK		BIT(3)
#define ADF4371_MUXOUT_EN(x)		FIELD_PREP(ADF4371_MUXOUT_EN_MSK, x)

/* ADF4371_REG22 */
#define ADF4371_REFIN_MODE_MASK		BIT(6)
#define ADF4371_REFIN_MODE(x)		FIELD_PREP(ADF4371_REFIN_MODE_MASK, x)

/* ADF4371_REG24 */
#define ADF4371_RF_DIV_SEL_MSK		GENMASK(6, 4)
#define ADF4371_RF_DIV_SEL(x)		FIELD_PREP(ADF4371_RF_DIV_SEL_MSK, x)

/* ADF4371_REG25 */
#define ADF4371_MUTE_LD_MSK		BIT(7)
#define ADF4371_MUTE_LD(x)		FIELD_PREP(ADF4371_MUTE_LD_MSK, x)

/* ADF4371_REG32 */
#define ADF4371_ADC_CTS_CONV_MSK	BIT(4)
#define ADF4371_ADC_CTS_CONV(x)		FIELD_PREP(ADF4371_ADC_CTS_CONV_MSK, x)
#define ADF4371_ADC_CONVERSION_MSK	BIT(3)
#define ADF4371_ADC_CONVERSION(x)	FIELD_PREP(ADF4371_ADC_CONVERSION_MSK, x)
#define ADF4371_ADC_ENABLE_MSK		BIT(2)
#define ADF4371_ADC_ENABLE(x)		FIELD_PREP(ADF4371_ADC_ENABLE_MSK, x)
#define ADF4371_TIMEOUT_MSK		GENMASK(1, 0)
#define ADF4371_TIMEOUT(x)		FIELD_PREP(ADF4371_TIMEOUT_MSK, x)

/* ADF4371_REG33 */
#define ADF4371_VCO_FSM_READBACK_MSK	GENMASK(7, 5)
#define ADF4371_VCO_FSM_READBACK(x)	FIELD_PREP(ADF4371_VCO_FSM_READBACK_MSK, x)

/* ADF4371_REG34 */
#define ADF4371_VCO_ALC_TOUT_MSK	GENMASK(4, 0)
#define ADF4371_VCO_ALC_TOUT(x)		FIELD_PREP(ADF4371_VCO_ALC_TOUT_MSK, x)

/* ADF4371_REG72 */
#define ADF4371_AUX_FREQ_SEL_MSK	BIT(6)
#define ADF4371_AUX_FREQ_SEL(x)		FIELD_PREP(ADF4371_AUX_FREQ_SEL_MSK, x)

/* ADF4371_REG73 */
#define ADF4371_ADC_CLK_DISABLE_MSK	BIT(2)
#define ADF4371_ADC_CLK_DISABLE(x)	FIELD_PREP(ADF4371_ADC_CLK_DISABLE_MSK, x)

/* Specifications */
#define ADF4371_MIN_VCO_FREQ		4000000000ULL /* 4000 MHz */
#define ADF4371_MAX_VCO_FREQ		8000000000ULL /* 8000 MHz */
#define ADF4371_MAX_OUT_RF8_FREQ	ADF4371_MAX_VCO_FREQ /* Hz */
#define ADF4371_MIN_OUT_RF8_FREQ	(ADF4371_MIN_VCO_FREQ / 64) /* Hz */
#define ADF4371_MAX_OUT_RF16_FREQ	(ADF4371_MAX_VCO_FREQ * 2) /* Hz */
#define ADF4371_MIN_OUT_RF16_FREQ	(ADF4371_MIN_VCO_FREQ * 2) /* Hz */
#define ADF4371_MAX_OUT_RF32_FREQ	(ADF4371_MAX_VCO_FREQ * 4) /* Hz */
#define ADF4371_MIN_OUT_RF32_FREQ	(ADF4371_MIN_VCO_FREQ * 4) /* Hz */

#define ADF4371_MAX_FREQ_PFD		250000000UL /* Hz */
#define ADF4371_MAX_FREQ_REFIN		600000000UL /* Hz */

/* MOD1 is a 24-bit primary modulus with fixed value of 2^25 */
#define ADF4371_MODULUS1		33554432ULL
/* MOD2 is the programmable, 14-bit auxiliary fractional modulus */
#define ADF4371_MAX_MODULUS2		BIT(14)

#define ADF4371_CHECK_RANGE(freq, range) \
	((freq > ADF4371_MAX_ ## range) || (freq < ADF4371_MIN_ ## range))

enum {
	ADF4371_FREQ,
	ADF4371_POWER_DOWN,
	ADF4371_CHANNEL_NAME,
	ADF4371_MUXOUT_ENABLE,
	ADF4371_AUX_FREQ_VCO_ENABLE,
};

enum {
	ADF4371_CH_RF8,
	ADF4371_CH_RFAUX8,
	ADF4371_CH_RF16,
	ADF4371_CH_RF32
};

enum adf4371_variant {
	ADF4371,
	ADF4372
};

enum adf4371_muxout {
	ADF4371_TRISTATE = 0x00,
	ADF4371_DIG_LOCK = 0x01,
	ADF4371_CH_PUMP_UP = 0x02,
	ADF4371_CH_PUMP_DOWN = 0x03,
	ADF4371_RDIV2 = 0x04,
	ADF4371_N_DIV_OUT = 0x05,
	ADF4371_VCO_TEST = 0x06,
	ADF4371_HIGH = 0x08,
	ADF4371_VCO_CALIB_R_BAND = 0x09,
	ADF4371_VCO_CALIB_N_BAND = 0x0A
};

struct adf4371_pwrdown {
	unsigned int reg;
	unsigned int bit;
};

static const char * const adf4371_ch_names[] = {
	"RF8x", "RFAUX8x", "RF16x", "RF32x"
};

static const unsigned int adf4371_cp_current_microamp[] = {
	350, 700, 1050, 1400, 1750, 2100, 2450, 2800,
	3150, 3500, 3850, 4200, 4550, 4900, 5250, 5600
};

static const char * const adf4371_muxout_modes[] = {
	[ADF4371_TRISTATE] = "tristate",
	[ADF4371_DIG_LOCK] = "digital_lock",
	[ADF4371_CH_PUMP_UP] = "charge_pump_up",
	[ADF4371_CH_PUMP_DOWN] = "charge_pump_down",
	[ADF4371_RDIV2] = "RDIV2",
	[ADF4371_N_DIV_OUT] = "N_div_out",
	[ADF4371_VCO_TEST] = "VCO_test",
	[ADF4371_HIGH] = "high",
	[ADF4371_VCO_CALIB_R_BAND] = "VCO_calib_R_band",
	[ADF4371_VCO_CALIB_N_BAND] = "VCO_calib_N_band",
};

static const struct adf4371_pwrdown adf4371_pwrdown_ch[4] = {
	[ADF4371_CH_RF8] = { ADF4371_REG(0x25), 2 },
	[ADF4371_CH_RFAUX8] = { ADF4371_REG(0x72), 3 },
	[ADF4371_CH_RF16] = { ADF4371_REG(0x25), 3 },
	[ADF4371_CH_RF32] = { ADF4371_REG(0x25), 4 },
};

static const struct reg_sequence adf4371_reg_defaults[] = {
	{ ADF4371_REG(0x01), 0x00 },
	{ ADF4371_REG(0x12), 0x40 },
	{ ADF4371_REG(0x1E), 0x48 },
	{ ADF4371_REG(0x20), 0x14 },
	{ ADF4371_REG(0x22), 0x00 },
	{ ADF4371_REG(0x23), 0x00 },
	{ ADF4371_REG(0x24), 0x80 },
	{ ADF4371_REG(0x25), 0x03 },
	{ ADF4371_REG(0x27), 0xC5 },
	{ ADF4371_REG(0x28), 0x83 },
	{ ADF4371_REG(0x2C), 0x44 },
	{ ADF4371_REG(0x2D), 0x11 },
	{ ADF4371_REG(0x2E), 0x12 },
	{ ADF4371_REG(0x2F), 0x94 },
	{ ADF4371_REG(0x32), 0x04 },
	{ ADF4371_REG(0x35), 0xFA },
	{ ADF4371_REG(0x36), 0x30 },
	{ ADF4371_REG(0x39), 0x07 },
	{ ADF4371_REG(0x3A), 0x55 },
	{ ADF4371_REG(0x3E), 0x0C },
	{ ADF4371_REG(0x3F), 0x80 },
	{ ADF4371_REG(0x40), 0x50 },
	{ ADF4371_REG(0x41), 0x28 },
	{ ADF4371_REG(0x47), 0xC0 },
	{ ADF4371_REG(0x52), 0xF4 },
	{ ADF4371_REG(0x70), 0x03 },
	{ ADF4371_REG(0x71), 0x60 },
	{ ADF4371_REG(0x72), 0x32 },
	{ ADF4371_REG(0x73), 0x00 },
};

static const struct regmap_config adf4371_regmap_config = {
	.reg_bits = 16,
	.val_bits = 8,
	.read_flag_mask = BIT(7),
};

struct adf4371_outputs {
	struct clk_hw hw;
	struct iio_dev *indio_dev;
	unsigned int num;
};

#define to_adf4371_outputs(_hw) container_of(_hw, struct adf4371_outputs, hw)

struct adf4371_chip_info {
	unsigned int num_channels;
	const struct iio_chan_spec *channels;
};

struct adf4371_channel_config {
	bool enable;
	unsigned long long freq;
};

struct adf4371_cp_settings {
	unsigned int icp;
	unsigned int regval;
};

struct adf4371_state {
	struct spi_device *spi;
	struct regmap *regmap;
	struct clk *clkin;
	struct adf4371_channel_config channel_cfg[4];
	struct adf4371_outputs outputs[4];
	struct clock_scale scale;
	struct clk *clks[4];
	struct clk_onecell_data clk_data;
	struct adf4371_cp_settings cp_settings;
	/*
	 * Lock for accessing device registers. Some operations require
	 * multiple consecutive R/W operations, during which the device
	 * shouldn't be interrupted. The buffers are also shared across
	 * all operations so need to be protected on stand alone reads and
	 * writes.
	 */
	struct mutex lock;
	const struct adf4371_chip_info *chip_info;
	const char *adf4371_clk_names[4];
	unsigned long clkin_freq;
	unsigned long fpfd;
	unsigned int integer;
	unsigned int fract1;
	unsigned int fract2;
	unsigned int mod2;
	unsigned int muxout_default_mode;
	unsigned int rf_div_sel;
	unsigned int ref_div_factor;
	unsigned int pd_pol;
	bool has_clk_out_names;
	bool mute_till_lock_en;
	bool muxout_en;
	bool muxout_1v8_en;
	bool spi_3wire_en;
	bool differential_ref_clk;
	bool rf8aux_vco_en;
	u8 buf[10] __aligned(IIO_DMA_MINALIGN);
};

static unsigned long long adf4371_pll_fract_n_get_rate(struct adf4371_state *st,
						       u32 channel)
{
	unsigned long long val, tmp;
	unsigned int ref_div_sel;

	if (st->mod2 == 0)
		return 0;

	val = (((u64)st->integer * ADF4371_MODULUS1) + st->fract1) * st->fpfd;
	tmp = (u64)st->fract2 * st->fpfd;
	do_div(tmp, st->mod2);
	val += tmp + ADF4371_MODULUS1 / 2;

	if (channel == ADF4371_CH_RF8 ||
		(channel == ADF4371_CH_RFAUX8 && !st->rf8aux_vco_en))
		ref_div_sel = st->rf_div_sel;
	else
		ref_div_sel = 0;

	do_div(val, ADF4371_MODULUS1 * (1 << ref_div_sel));

	if (channel == ADF4371_CH_RF16)
		val <<= 1;
	else if (channel == ADF4371_CH_RF32)
		val <<= 2;

	return val;
}

static void adf4371_pll_fract_n_compute(unsigned long long vco,
				       unsigned long long pfd,
				       unsigned int *integer,
				       unsigned int *fract1,
				       unsigned int *fract2,
				       unsigned int *mod2)
{
	unsigned long long tmp;
	u32 gcd_div;

	tmp = do_div(vco, pfd);
	tmp = tmp * ADF4371_MODULUS1;
	*fract2 = do_div(tmp, pfd);

	*integer = vco;
	*fract1 = tmp;

	*mod2 = pfd;

	while (*mod2 > ADF4371_MAX_MODULUS2) {
		*mod2 >>= 1;
		*fract2 >>= 1;
	}

	gcd_div = gcd(*fract2, *mod2);
	*mod2 /= gcd_div;
	*fract2 /= gcd_div;
}

static int adf4371_set_freq(struct adf4371_state *st, unsigned long long freq,
			    unsigned int channel)
{
	u32 cp_bleed;
	u8 int_mode = 0;
	int ret;

	switch (channel) {
	case ADF4371_CH_RFAUX8:
		if (st->rf8aux_vco_en) {
			if (ADF4371_CHECK_RANGE(freq, VCO_FREQ))
				return -EINVAL;

			break;
		}
		fallthrough;
	case ADF4371_CH_RF8:
		if (ADF4371_CHECK_RANGE(freq, OUT_RF8_FREQ))
			return -EINVAL;

		st->rf_div_sel = 0;

		while (freq < ADF4371_MIN_VCO_FREQ) {
			freq <<= 1;
			st->rf_div_sel++;
		}
		break;
	case ADF4371_CH_RF16:
		/* ADF4371 RF16 8000...16000 MHz */
		if (ADF4371_CHECK_RANGE(freq, OUT_RF16_FREQ))
			return -EINVAL;

		freq >>= 1;
		break;
	case ADF4371_CH_RF32:
		/* ADF4371 RF32 16000...32000 MHz */
		if (ADF4371_CHECK_RANGE(freq, OUT_RF32_FREQ))
			return -EINVAL;

		freq >>= 2;
		break;
	default:
		return -EINVAL;
	}

	adf4371_pll_fract_n_compute(freq, st->fpfd, &st->integer, &st->fract1,
				    &st->fract2, &st->mod2);

	st->buf[0] = st->integer >> 8;
	st->buf[1] = 0x40; /* REG12 default */
	st->buf[2] = 0x00;
	st->buf[3] = st->fract1 & 0xFF;
	st->buf[4] = st->fract1 >> 8;
	st->buf[5] = st->fract1 >> 16;
	st->buf[6] = ADF4371_FRAC2WORD_L(st->fract2 & 0x7F) |
		     ADF4371_FRAC1WORD(st->fract1 >> 24);
	st->buf[7] = ADF4371_FRAC2WORD_H(st->fract2 >> 7);
	st->buf[8] = st->mod2 & 0xFF;
	st->buf[9] = ADF4371_MOD2WORD(st->mod2 >> 8);

	ret = regmap_bulk_write(st->regmap, ADF4371_REG(0x11), st->buf, 10);
	if (ret < 0)
		return ret;
	/*
	 * The R counter allows the input reference frequency to be
	 * divided down to produce the reference clock to the PFD
	 */
	ret = regmap_write(st->regmap, ADF4371_REG(0x1F), st->ref_div_factor);
	if (ret < 0)
		return ret;

	ret = regmap_update_bits(st->regmap, ADF4371_REG(0x24),
				 ADF4371_RF_DIV_SEL_MSK,
				 ADF4371_RF_DIV_SEL(st->rf_div_sel));
	if (ret < 0)
		return ret;

	/*
	 * The optimum bleed current is set by ((4/N) × ICP)/3.75,
	 * where ICP is the charge pump current in μA
	 */
	cp_bleed = DIV_ROUND_UP(400 * st->cp_settings.icp, st->integer * 375);
	cp_bleed = clamp(cp_bleed, 1U, 255U);
	ret = regmap_write(st->regmap, ADF4371_REG(0x26), cp_bleed);
	if (ret < 0)
		return ret;
	/*
	 * Set to 1 when in INT mode (when FRAC1 = FRAC2 = 0),
	 * and set to 0 when in FRAC mode.
	 */
	if (st->fract1 == 0 && st->fract2 == 0)
		int_mode = 0x01;

	ret = regmap_write(st->regmap, ADF4371_REG(0x2B), int_mode);
	if (ret < 0)
		return ret;

	return regmap_write(st->regmap, ADF4371_REG(0x10), st->integer & 0xFF);
}

static int adf4371_channel_power_down(struct adf4371_state *st,
				      unsigned int channel, bool power_down)
{
	unsigned int bit, readval, reg;
	int ret;

	reg = adf4371_pwrdown_ch[channel].reg;
	bit = adf4371_pwrdown_ch[channel].bit;
	ret = regmap_read(st->regmap, reg, &readval);
	if (ret < 0)
		return ret;

	readval &= ~BIT(bit);
	readval |= (!power_down << bit);

	return regmap_write(st->regmap, reg, readval);
}

static int adf4371_get_muxout_mode(struct iio_dev *indio_dev,
				   const struct iio_chan_spec *chan)
{
	struct adf4371_state *st = iio_priv(indio_dev);
	unsigned int readval;
	int ret;

	ret = regmap_read(st->regmap, ADF4371_REG(0x20), &readval);
	if (ret < 0)
		return ret;

	readval &= ADF4371_MUXOUT_MSK;

	return (readval >> 4);
}

static int adf4371_set_muxout_mode(struct iio_dev *indio_dev,
				   const struct iio_chan_spec *chan,
				   unsigned int mode)
{
	struct adf4371_state *st = iio_priv(indio_dev);

	return regmap_update_bits(st->regmap, ADF4371_REG(0x20),
				  ADF4371_MUXOUT_MSK,
				  ADF4371_MUXOUT(mode));
}

static const struct iio_enum adf4371_muxout_mode_enum = {
	.items = adf4371_muxout_modes,
	.num_items = ARRAY_SIZE(adf4371_muxout_modes),
	.get = adf4371_get_muxout_mode,
	.set = adf4371_set_muxout_mode,
};

static int adf4371_write_raw(struct iio_dev *indio_dev,
			struct iio_chan_spec const *chan,
			int val,
			int val2,
			long info)
{
	struct adf4371_state *st = iio_priv(indio_dev);
	u64 val64;
	int ret;

	switch (info) {
	case IIO_CHAN_INFO_PHASE:
		val64 = (u64) val * (1 << 24);
		do_div(val64, 360000UL);

		st->buf[0] = val64 & 0xFF;
		st->buf[1] = (val64 >> 8) & 0xFF;
		st->buf[2] = (val64 >> 16) & 0xFF;

		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x1A),
					ADF4371_PHASE_ADJ_MSK,
					ADF4371_PHASE_ADJ(1));
		if (ret < 0)
			break;

		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x12),
					ADF4371_EN_AUTOCAL_MSK,
					ADF4371_EN_AUTOCAL(0));
		if (ret < 0)
			break;

		ret = regmap_write(st->regmap, ADF4371_REG(0x2B), 0x04);
		if (ret < 0)
			return ret;

		ret = regmap_bulk_write(st->regmap,
				ADF4371_REG(0x1B), st->buf, 3);
		if (ret < 0)
			return ret;

		ret = regmap_write(st->regmap, ADF4371_REG(0x10), st->integer & 0xFF);
		if (ret < 0)
			break;

		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x12),
					ADF4371_EN_AUTOCAL_MSK,
					ADF4371_EN_AUTOCAL(1));
		if (ret < 0)
			break;
		break;
	default:
		return -EINVAL;
	}

	return 0;
}

static int adf4371_read_raw(struct iio_dev *indio_dev,
			struct iio_chan_spec const *chan,
			int *val,
			int *val2,
			long info)
{
	struct adf4371_state *st = iio_priv(indio_dev);
	unsigned int readval;
	u64 val64;
	int ret;

	switch (info) {
	case IIO_CHAN_INFO_PHASE:
		ret = regmap_bulk_read(st->regmap,
				       ADF4371_REG(0x1B), st->buf, 3);
		if (ret < 0)
			return ret;

		val64 = st->buf[0] | st->buf[1] << 8 | st->buf[2] << 16;
		val64 *= 360000ULL;
		do_div(val64, 1 << 24);

		*val = val64;

		return IIO_VAL_INT;
	case IIO_CHAN_INFO_PROCESSED:
		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x73),
					ADF4371_ADC_CLK_DISABLE_MSK,
					ADF4371_ADC_CLK_DISABLE(0));
		if (ret < 0)
			break;

		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x32),
					ADF4371_ADC_ENABLE_MSK,
					ADF4371_ADC_ENABLE(1));
		if (ret < 0)
			break;

		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x32),
					ADF4371_ADC_CONVERSION_MSK,
					ADF4371_ADC_CONVERSION(1));
		if (ret < 0)
			break;

		udelay(160); /* Wait 16 ADC cycles */

		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x33),
					ADF4371_VCO_FSM_READBACK_MSK,
					ADF4371_VCO_FSM_READBACK(5));
		if (ret < 0)
			break;

		ret = regmap_read(st->regmap, ADF4371_REG(0x6E), &readval);
		if (ret < 0)
			break;

		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x32),
					ADF4371_ADC_ENABLE_MSK |
					ADF4371_ADC_CONVERSION_MSK, 0);
		if (ret < 0)
			break;
		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x73),
					ADF4371_ADC_CLK_DISABLE_MSK,
					ADF4371_ADC_CLK_DISABLE(1));
		if (ret < 0)
			break;

		*val = readval * 1000 - 83500;

		return IIO_VAL_INT;
	}

	return -EINVAL;
}

static ssize_t adf4371_read(struct iio_dev *indio_dev,
			    uintptr_t private,
			    const struct iio_chan_spec *chan,
			    char *buf)
{
	struct adf4371_state *st = iio_priv(indio_dev);
	unsigned long long val = 0;
	unsigned int readval, reg, bit;
	int muxout_mode, ret = 0;

	switch ((u32)private) {
	case ADF4371_FREQ:
		val = adf4371_pll_fract_n_get_rate(st, chan->channel);
		muxout_mode = adf4371_get_muxout_mode(indio_dev, chan);
		if (st->spi_3wire_en && muxout_mode == ADF4371_DIG_LOCK) {
			ret = regmap_read(st->regmap, ADF4371_REG(0x7C), &readval);
			if (ret < 0)
				break;

			if (readval == 0x00) {
				dev_dbg(&st->spi->dev, "PLL un-locked\n");
				ret = -EBUSY;
			}
		}
		break;
	case ADF4371_POWER_DOWN:
		reg = adf4371_pwrdown_ch[chan->channel].reg;
		bit = adf4371_pwrdown_ch[chan->channel].bit;

		ret = regmap_read(st->regmap, reg, &readval);
		if (ret < 0)
			break;

		val = !(readval & BIT(bit));
		break;
	case ADF4371_AUX_FREQ_VCO_ENABLE:
		ret = regmap_read(st->regmap, ADF4371_REG(0x72), &readval);
		if (ret < 0)
			break;

		val = !!(readval & ADF4371_AUX_FREQ_SEL_MSK);
		break;
	case ADF4371_CHANNEL_NAME:
		return sprintf(buf, "%s\n", adf4371_ch_names[chan->channel]);
	case ADF4371_MUXOUT_ENABLE:
		return sprintf(buf, "%d\n", st->muxout_en);
	default:
		ret = -EINVAL;
		val = 0;
		break;
	}

	return ret < 0 ? ret : sprintf(buf, "%llu\n", val);
}

static ssize_t adf4371_write(struct iio_dev *indio_dev,
			     uintptr_t private,
			     const struct iio_chan_spec *chan,
			     const char *buf, size_t len)
{
	struct adf4371_state *st = iio_priv(indio_dev);
	unsigned long long freq;
	bool power_down, muxout_en, enable;
	int ret;

	mutex_lock(&st->lock);
	switch ((u32)private) {
	case ADF4371_FREQ:
		ret = kstrtoull(buf, 10, &freq);
		if (ret)
			break;

		ret = adf4371_set_freq(st, freq, chan->channel);
		break;
	case ADF4371_POWER_DOWN:
		ret = kstrtobool(buf, &power_down);
		if (ret)
			break;

		ret = adf4371_channel_power_down(st, chan->channel, power_down);
		break;
	case ADF4371_MUXOUT_ENABLE:
		ret = kstrtobool(buf, &muxout_en);
		if (ret)
			break;

		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x20),
					 ADF4371_MUXOUT_EN_MSK,
					 ADF4371_MUXOUT_EN(muxout_en));
		if (ret < 0)
			break;

		st->muxout_en = muxout_en;
		break;
	case ADF4371_AUX_FREQ_VCO_ENABLE:
		ret = kstrtobool(buf, &enable);
		if (ret)
			break;

		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x72),
					 ADF4371_AUX_FREQ_SEL_MSK,
					 ADF4371_AUX_FREQ_SEL(enable));
		if (ret < 0)
			break;

		st->rf8aux_vco_en = enable;
		break;
	default:
		ret = -EINVAL;
		break;
	}
	mutex_unlock(&st->lock);

	return ret ? ret : len;
}

#define _ADF4371_EXT_INFO(_name, _ident) { \
		.name = _name, \
		.read = adf4371_read, \
		.write = adf4371_write, \
		.private = _ident, \
		.shared = IIO_SEPARATE, \
}

static const struct iio_chan_spec_ext_info adf4371_ext_info[] = {
	/*
	 * Ideally we use IIO_CHAN_INFO_FREQUENCY, but there are
	 * values > 2^32 in order to support the entire frequency range
	 * in Hz. Using scale is a bit ugly.
	 */
	_ADF4371_EXT_INFO("frequency", ADF4371_FREQ),
	_ADF4371_EXT_INFO("powerdown", ADF4371_POWER_DOWN),
	_ADF4371_EXT_INFO("name", ADF4371_CHANNEL_NAME),
	{
		.name = "muxout_enable",
		.read = adf4371_read,
		.write = adf4371_write,
		.private = ADF4371_MUXOUT_ENABLE,
		.shared = IIO_SHARED_BY_ALL,
	},
	IIO_ENUM("muxout_mode", IIO_SHARED_BY_ALL, &adf4371_muxout_mode_enum),
	IIO_ENUM_AVAILABLE("muxout_mode", IIO_SHARED_BY_TYPE, &adf4371_muxout_mode_enum),
	{ },
};

#define ADF4371_CHANNEL(index) { \
		.type = IIO_ALTVOLTAGE, \
		.output = 1, \
		.channel = index, \
		.ext_info = adf4371_ext_info, \
		.indexed = 1, \
		.info_mask_shared_by_type = BIT(IIO_CHAN_INFO_PHASE), \
	}

static const struct iio_chan_spec_ext_info adf4371_ext_info_aux[] = {
	/*
	 * Ideally we use IIO_CHAN_INFO_FREQUENCY, but there are
	 * values > 2^32 in order to support the entire frequency range
	 * in Hz. Using scale is a bit ugly.
	 */
	_ADF4371_EXT_INFO("frequency", ADF4371_FREQ),
	_ADF4371_EXT_INFO("powerdown", ADF4371_POWER_DOWN),
	_ADF4371_EXT_INFO("vco_output_enable", ADF4371_AUX_FREQ_VCO_ENABLE),
	_ADF4371_EXT_INFO("name", ADF4371_CHANNEL_NAME),
	{
		.name = "muxout_enable",
		.read = adf4371_read,
		.write = adf4371_write,
		.private = ADF4371_MUXOUT_ENABLE,
		.shared = IIO_SHARED_BY_ALL,
	},
	IIO_ENUM("muxout_mode", IIO_SHARED_BY_ALL, &adf4371_muxout_mode_enum),
	IIO_ENUM_AVAILABLE("muxout_mode", IIO_SHARED_BY_TYPE, &adf4371_muxout_mode_enum),
	{ },
};

#define ADF4371_AUX_CHANNEL(index) { \
		.type = IIO_ALTVOLTAGE, \
		.output = 1, \
		.channel = index, \
		.ext_info = adf4371_ext_info_aux, \
		.indexed = 1, \
		.info_mask_shared_by_type = BIT(IIO_CHAN_INFO_PHASE), \
	}

static const struct iio_chan_spec adf4371_chan[] = {
	{
		.type = IIO_TEMP,
		.indexed = 1,
		.channel = 0,
		.info_mask_separate = BIT(IIO_CHAN_INFO_PROCESSED),
	},
	ADF4371_CHANNEL(ADF4371_CH_RF8),
	ADF4371_AUX_CHANNEL(ADF4371_CH_RFAUX8),
	ADF4371_CHANNEL(ADF4371_CH_RF16),
	ADF4371_CHANNEL(ADF4371_CH_RF32),
};

static const struct adf4371_chip_info adf4371_chip_info[] = {
	[ADF4371] = {
		.channels = adf4371_chan,
		.num_channels = 4,
	},
	[ADF4372] = {
		.channels = adf4371_chan,
		.num_channels = 3,
	}
};

static int adf4371_reg_access(struct iio_dev *indio_dev,
			      unsigned int reg,
			      unsigned int writeval,
			      unsigned int *readval)
{
	struct adf4371_state *st = iio_priv(indio_dev);

	if (readval)
		return regmap_read(st->regmap, reg, readval);
	else
		return regmap_write(st->regmap, reg, writeval);
}

static const struct iio_info adf4371_info = {
	.debugfs_reg_access = &adf4371_reg_access,
	.read_raw = &adf4371_read_raw,
	.write_raw = adf4371_write_raw,
};

static int adf4371_channel_config(struct adf4371_state *st)
{
	unsigned long long rate;
	int i, ret;

	for (i = 0; i < st->chip_info->num_channels; i++) {
		if (st->channel_cfg[i].freq == 0)
			continue;

		rate = adf4371_pll_fract_n_get_rate(st, i);
		if (rate == 0) {
			ret = adf4371_set_freq(st, st->channel_cfg[i].freq, i);
			if (ret < 0)
				return ret;
		} else if (rate != st->channel_cfg[i].freq) {
			dev_err(&st->spi->dev,
				"Clock rate for chanel %d is not in sync\n", i);
			return -EINVAL;
		}
		/* Powerup channel if the property was specified in the dt */
		if (st->channel_cfg[i].enable) {
			ret = adf4371_channel_power_down(st, i, false);
			if (ret < 0)
				return ret;
		}
	}

	return 0;
}

static long adf4371_clock_round_rate(struct clk_hw *hw, unsigned long rate,
				     unsigned long *parent_rate)
{
	return rate;
}

static unsigned long adf4371_clock_recalc_rate(struct clk_hw *hw,
					       unsigned long parent_rate)
{
	struct adf4371_outputs *out = to_adf4371_outputs(hw);
	struct iio_dev *indio_dev = out->indio_dev;
	struct adf4371_state *st = iio_priv(indio_dev);
	unsigned long long rate;

	rate = adf4371_pll_fract_n_get_rate(st, out->num);

	return to_ccf_scaled(rate, &st->scale);
}

static int adf4371_clock_set_rate(struct clk_hw *hw, unsigned long rate,
				  unsigned long parent_name)
{
	struct adf4371_outputs *out = to_adf4371_outputs(hw);
	struct iio_dev *indio_dev = out->indio_dev;
	struct adf4371_state *st = iio_priv(indio_dev);
	unsigned long long scaled_rate;

	scaled_rate = from_ccf_scaled(rate, &st->scale);

	return adf4371_set_freq(st, scaled_rate, out->num);
}

static int adf4371_clock_enable(struct clk_hw *hw)
{
	struct adf4371_outputs *out = to_adf4371_outputs(hw);
	struct iio_dev *indio_dev = out->indio_dev;
	struct adf4371_state *st = iio_priv(indio_dev);

	return adf4371_channel_power_down(st, out->num, false);
}

void adf4371_clock_disable(struct clk_hw *hw)
{
	struct adf4371_outputs *out = to_adf4371_outputs(hw);
	struct iio_dev *indio_dev = out->indio_dev;
	struct adf4371_state *st = iio_priv(indio_dev);

	adf4371_channel_power_down(st, out->num, true);
}

static const struct clk_ops adf4371_clock_ops = {
	.set_rate = adf4371_clock_set_rate,
	.recalc_rate = adf4371_clock_recalc_rate,
	.round_rate = adf4371_clock_round_rate,
	.enable = adf4371_clock_enable,
	.disable = adf4371_clock_disable,
};

static int adf4371_setup(struct adf4371_state *st)
{
	unsigned int synth_timeout = 2, timeout = 1, vco_alc_timeout = 1;
	unsigned int vco_band_div, tmp, val;
	unsigned long int mask;
	bool en = true;
	int ret;

	/* Perform a software reset */
	ret = regmap_write(st->regmap, ADF4371_REG(0x0), ADF4371_RESET_CMD);
	if (ret < 0)
		return ret;

	if (st->spi->mode & SPI_3WIRE || st->spi_3wire_en)
		en = false;

	ret = regmap_update_bits(st->regmap, ADF4371_REG(0x0),
				 ADF4371_SDO_ACT_MSK | ADF4371_SDO_ACT_R_MSK,
				 ADF4371_SDO_ACT(en) | ADF4371_SDO_ACT_R(en));
	if (ret < 0)
		return ret;

	ret = regmap_multi_reg_write(st->regmap, adf4371_reg_defaults,
				     ARRAY_SIZE(adf4371_reg_defaults));
	if (ret < 0)
		return ret;

	if (st->differential_ref_clk) {
		ret = regmap_update_bits(st->regmap,  ADF4371_REG(0x22),
					 ADF4371_REFIN_MODE_MASK,
					 ADF4371_REFIN_MODE(1));
		if (ret < 0)
			return ret;
	}

	mask = ADF4371_PD_POL_MSK | ADF4371_CP_CURRENT_MSK;
	val = ADF4371_PD_POL(st->pd_pol) |
	      ADF4371_CP_CURRENT(st->cp_settings.regval);

	/* Set the phase detector polarity and the charge pump current */
	ret = regmap_update_bits(st->regmap, ADF4371_REG(0x1E),  mask, val);
	if (ret < 0)
		return ret;

	/* Mute to Lock Detect */
	if (st->mute_till_lock_en) {
		ret = regmap_update_bits(st->regmap, ADF4371_REG(0x25),
					 ADF4371_MUTE_LD_MSK,
					 ADF4371_MUTE_LD(1));
		if (ret < 0)
			return ret;
	}

	ret = regmap_update_bits(st->regmap, ADF4371_REG(0x20),
				 ADF4371_MUXOUT_MSK |
				 ADF4371_MUXOUT_EN_MSK |
				 ADF4371_MUXOUT_LVL_MSK,
				 ADF4371_MUXOUT(st->muxout_default_mode) |
				 ADF4371_MUXOUT_EN(st->muxout_en) |
				 ADF4371_MUXOUT_LVL(!st->muxout_1v8_en));
	if (ret < 0)
		return ret;

	/* Set address in ascending order, so the bulk_write() will work */
	ret = regmap_update_bits(st->regmap, ADF4371_REG(0x0),
				 ADF4371_ADDR_ASC_MSK | ADF4371_ADDR_ASC_R_MSK,
				 ADF4371_ADDR_ASC(1) | ADF4371_ADDR_ASC_R(1));
	if (ret < 0)
		return ret;
	/*
	 * Calculate and maximize PFD frequency
	 * fPFD = REFIN × ((1 + D)/(R × (1 + T)))
	 * Where D is the REFIN doubler bit, T is the reference divide by 2,
	 * R is the reference division factor
	 * TODO: it is assumed D and T equal 0.
	 */
	do {
		st->ref_div_factor++;
		st->fpfd = st->clkin_freq / st->ref_div_factor;
	} while (st->fpfd > ADF4371_MAX_FREQ_PFD);

	/* Calculate ADC_CLK_DIV */
	tmp = DIV_ROUND_UP((st->fpfd / 100000) - 2, 4);
	tmp = clamp(tmp, 0U, 255U);

	ret = regmap_write(st->regmap, ADF4371_REG(0x35), tmp);
	if (ret < 0)
		return ret;

	/* Calculate Timeouts */
	vco_band_div = DIV_ROUND_UP(st->fpfd, 2400000U);

	tmp = DIV_ROUND_CLOSEST(st->fpfd, 1000000U);
	do {
		timeout++;
		if (timeout > 1023) {
			timeout = 2;
			synth_timeout++;
		}
	} while (synth_timeout * 1024 + timeout <= 20 * tmp);

	do {
		vco_alc_timeout++;
	} while (vco_alc_timeout * 1024 - timeout <= 50 * tmp);

	st->buf[0] = vco_band_div;
	st->buf[1] = timeout & 0xFF;
	st->buf[2] = ADF4371_TIMEOUT(timeout >> 8) | 0x04;
	st->buf[3] = synth_timeout;
	st->buf[4] = ADF4371_VCO_ALC_TOUT(vco_alc_timeout);

	ret = regmap_bulk_write(st->regmap, ADF4371_REG(0x30), st->buf, 5);
	if (ret < 0)
		return ret;

	return adf4371_channel_config(st);
}

static int adf4371_parse_dt(struct adf4371_state *st)
{
	unsigned char num_channels;
	unsigned int channel, tmp;
	struct fwnode_handle *child;
	int ret, i;

	if(device_property_read_bool(&st->spi->dev, "adi,spi-3wire-enable"))
		st->spi_3wire_en = true;

	if (device_property_read_bool(&st->spi->dev, "adi,mute-till-lock-en"))
		st->mute_till_lock_en = true;

	if (device_property_read_bool(&st->spi->dev, "adi,muxout-level-1v8-enable"))
		st->muxout_1v8_en = true;

	if (device_property_read_bool(&st->spi->dev,
				      "adi,differential-ref-clock"))
		st->differential_ref_clk = true;

	ret = device_property_read_u32(&st->spi->dev, "adi,muxout-select", &tmp);
	if (ret < 0 && tmp > 10) {
		st->muxout_default_mode = 0; /* Tristate */
	} else {
		st->muxout_default_mode = tmp;
		if (tmp > 0)
			st->muxout_en = true;
	}

	/*
	 * If using an inverting loop filter and a VCO with positive tuning
	 * slope, set the phase detector polarity to negative (set the PD_POL
	 * bit to 0).
	 */
	if (device_property_read_bool(&st->spi->dev,
				      "adi,loop-filter-inverting"))
		st->pd_pol = 0;
	else
		st->pd_pol = 1;

	ret = device_property_read_u32(&st->spi->dev,
				       "adi,charge-pump-microamp", &tmp);
	if (ret < 0) {
		/* Default charge pump current is 1.75mA */
		st->cp_settings.icp = 1750;
		st->cp_settings.regval = 0x04;
	} else {
		i = find_closest(tmp, adf4371_cp_current_microamp,
				 ARRAY_SIZE(adf4371_cp_current_microamp));
		st->cp_settings.regval = i;
		st->cp_settings.icp = adf4371_cp_current_microamp[i];
	}

	ret = of_clk_get_scale(st->spi->dev.of_node, NULL, &st->scale);
	if (ret < 0) {
		st->scale.mult = 1;
		st->scale.div = 10;
	}

	ret = device_property_read_string_array(&st->spi->dev,
						"clock-output-names",
						st->adf4371_clk_names,
						st->chip_info->num_channels);
	if (ret < 0) {
		dev_warn(&st->spi->dev, "Using the default clk names");
		st->has_clk_out_names = false;
	} else {
		st->has_clk_out_names = true;
	}

	num_channels = device_get_child_node_count(&st->spi->dev);
	if (num_channels > st->chip_info->num_channels)
		return -EINVAL;

	device_for_each_child_node(&st->spi->dev, child) {
		ret = fwnode_property_read_u32(child, "reg", &channel);
		if (ret)
			return ret;

		ret = fwnode_property_present(child, "adi,output-enable");
		st->channel_cfg[channel].enable = ret;

		fwnode_property_read_u64(child,
					 "adi,power-up-frequency",
					 &st->channel_cfg[channel].freq);
	}

	return 0;
}

static void adf4371_clk_del_provider(void *data)
{
	struct adf4371_state *st = data;

	of_clk_del_provider(st->spi->dev.of_node);
}

static int adf4371_clk_register(struct iio_dev *indio_dev,
				unsigned int channel,
				const char *parent_name)
{
	struct adf4371_state *st = iio_priv(indio_dev);
	struct clk_init_data init;
	struct clk *clk_out;
	char name[12];

	if (!st->has_clk_out_names) {
		sprintf(name, "%s_out%d", indio_dev->name, channel);
		st->adf4371_clk_names[channel] = name;
	}
	init.name = st->adf4371_clk_names[channel];
	init.ops = &adf4371_clock_ops;
	init.parent_names = (parent_name ? &parent_name : NULL);
	init.num_parents = (parent_name ? 1 : 0);
	init.flags = CLK_GET_RATE_NOCACHE;

	st->outputs[channel].hw.init = &init;
	st->outputs[channel].indio_dev = indio_dev;
	st->outputs[channel].num = channel;

	clk_out = devm_clk_register(&st->spi->dev, &st->outputs[channel].hw);
	if (IS_ERR(clk_out))
		return PTR_ERR(clk_out);

	st->clks[channel] = clk_out;

	return 0;
}

static int adf4371_clks_register(struct iio_dev *indio_dev)
{
	struct adf4371_state *st = iio_priv(indio_dev);
	int i, ret;

	st->clk_data.clks = devm_kcalloc(&st->spi->dev,
					 st->chip_info->num_channels,
					 sizeof(struct clk *), GFP_KERNEL);
	if (!st->clk_data.clks)
		return -ENOMEM;

	for (i = 0; i < st->chip_info->num_channels; i++) {
		ret = adf4371_clk_register(indio_dev, i,
					   __clk_get_name(st->clkin));
		if (ret < 0) {
			dev_err(&st->spi->dev,
				"Clock provider register failed\n");
			return ret;
		}
	}

	st->clk_data.clks = st->clks;
	st->clk_data.clk_num = st->chip_info->num_channels;
	ret = of_clk_add_provider(st->spi->dev.of_node,
				  of_clk_src_onecell_get, &st->clk_data);
	if (ret < 0)
		return ret;

	return devm_add_action_or_reset(&st->spi->dev,
					adf4371_clk_del_provider, st);
}

static int adf4371_probe(struct spi_device *spi)
{
	const struct spi_device_id *id = spi_get_device_id(spi);
	struct iio_dev *indio_dev;
	struct adf4371_state *st;
	struct regmap *regmap;
	int ret;

	regmap = devm_regmap_init_spi(spi, &adf4371_regmap_config);
	if (IS_ERR(regmap)) {
		dev_err(&spi->dev, "Error initializing spi regmap: %ld\n",
			PTR_ERR(regmap));
		return PTR_ERR(regmap);
	}

	/*
	 * The device comes out of reset with a few power consuming blocks turned on
	 * this option allows the user to power down the chip in case it's not used in
	 * a certain configuration
	 */

	if(device_property_read_bool(&spi->dev, "adi,chip-powerdown-and-exit-enable")) {
		regmap_write(regmap, ADF4371_REG(0x25), 0); /* Power-Down all Outputs */
		regmap_write(regmap, ADF4371_REG(0x73), 6); /* Disable ADC Clock, Power-Down N Divider */
		regmap_write(regmap, ADF4371_REG(0x1E), 4); /* Power-Down */

		return 0;
	}

	indio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*st));
	if (!indio_dev)
		return -ENOMEM;

	st = iio_priv(indio_dev);
	spi_set_drvdata(spi, indio_dev);
	st->spi = spi;
	st->regmap = regmap;
	mutex_init(&st->lock);

	st->chip_info = &adf4371_chip_info[id->driver_data];
	if (spi->dev.of_node)
		indio_dev->name = spi->dev.of_node->name;
	else
		indio_dev->name = id->name;

	indio_dev->info = &adf4371_info;
	indio_dev->modes = INDIO_DIRECT_MODE;
	indio_dev->channels = st->chip_info->channels;
	indio_dev->num_channels = st->chip_info->num_channels + 1; /* Include IIO_TEMP */

	st->clkin = devm_clk_get_enabled(&spi->dev, "clkin");
	if (IS_ERR(st->clkin))
		return PTR_ERR(st->clkin);

	st->clkin_freq = clk_get_rate(st->clkin);

	ret = adf4371_parse_dt(st);
	if (ret < 0)
		return ret;

	ret = adf4371_setup(st);
	if (ret < 0) {
		dev_err(&spi->dev, "ADF4371 setup failed\n");
		return ret;
	}

	ret = adf4371_clks_register(indio_dev);
	if (ret < 0)
		return ret;

	return devm_iio_device_register(&spi->dev, indio_dev);
}

static const struct spi_device_id adf4371_id_table[] = {
	{ "adf4371", ADF4371 },
	{ "adf4372", ADF4372 },
	{}
};
MODULE_DEVICE_TABLE(spi, adf4371_id_table);

static const struct of_device_id adf4371_of_match[] = {
	{ .compatible = "adi,adf4371" },
	{ .compatible = "adi,adf4372" },
	{ },
};
MODULE_DEVICE_TABLE(of, adf4371_of_match);

static struct spi_driver adf4371_driver = {
	.driver = {
		.name = "adf4371",
		.of_match_table = adf4371_of_match,
	},
	.probe = adf4371_probe,
	.id_table = adf4371_id_table,
};
module_spi_driver(adf4371_driver);

MODULE_AUTHOR("Stefan Popa <stefan.popa@analog.com>");
MODULE_DESCRIPTION("Analog Devices ADF4371 SPI PLL");
MODULE_LICENSE("GPL");
