Information: Scenario func1_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 01:47:21 2020
****************************************


  Scenario 'funccts_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            22.0000
  Critical Path Length:        6.3675
  Critical Path Slack:         2.0003
  Critical Path Clk Period:   10.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.8595
  Critical Path Slack:         9.6210
  Critical Path Clk Period:   10.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.8437
  Critical Path Slack:         0.8192
  Critical Path Clk Period:   10.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            41.0000
  Critical Path Length:       15.8505
  Critical Path Slack:        -6.5732
  Critical Path Clk Period:   10.2000
  Total Negative Slack:     -237.7387
  No. of Violating Paths:     98.0000
  Worst Hold Violation:       -0.5420
  Total Hold Violation:     -634.1860
  No. of Hold Violations:   2672.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.4585
  Critical Path Slack:         5.7794
  Critical Path Clk Period:   20.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.3613
  Total Hold Violation:      -36.2272
  No. of Hold Violations:    225.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              27093
  Buf/Inv Cell Count:            4062
  Buf Cell Count:                  91
  Inv Cell Count:                3971
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     21706
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      50303.3478
  Noncombinational Area:   36860.3333
  Buf/Inv Area:             3503.3408
  Total Buffer Area:         145.9998
  Total Inverter Area:      3357.3410
  Macro/Black Box Area:        0.0000
  Net Area:                  819.4930
  Net XLength        :    618448.3750
  Net YLength        :    595490.2500
  -----------------------------------
  Cell Area:               87163.6811
  Design Area:             87983.1741
  Net Length        :    1213938.6250


  Design Rules
  -----------------------------------
  Total Number of Nets:         29656
  Nets With Violations:            29
  Max Trans Violations:            19
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             62.9984
  -----------------------------------------
  Overall Compile Time:             63.6203
  Overall Compile Wall Clock Time:  63.7901

  --------------------------------------------------------------------

  Scenario: funccts_wst   WNS: 6.5732  TNS: 237.7387  Number of Violating Paths: 98
  Design  WNS: 6.5732  TNS: 237.7387  Number of Violating Paths: 98


  Scenario: funccts_wst  (Hold)  WNS: 0.5420  TNS: 670.4131  Number of Violating Paths: 2897
  Design (Hold)  WNS: 0.5420  TNS: 670.4131  Number of Violating Paths: 2897

  --------------------------------------------------------------------


1
