/********************************************************************
 * Copyright (C) 2023 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_vpac.h
*/
#ifndef CSLR_VPAC_H_
#define CSLR_VPAC_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <drivers/hw_include/cslr.h>
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_VPAC_CAC_LINEMEM_REGS_BASE                             (0x00184000U)
#define CSL_VPAC_CAC_LUT_REGS_BASE                                 (0x00182000U)
#define CSL_VPAC_CAC_REGS_BASE                                     (0x00180000U)
#define CSL_VPAC_CNTL_REGS_BASE                                    (0x00000000U)
#define CSL_VPAC_CTSET2_CFG_REGS_BASE                              (0x00002000U)
#define CSL_VPAC_DRU_ATOMIC_REGS_BASE                              (0x00280000U)
#define CSL_VPAC_DRU_CAUSE_REGS_BASE                               (0x002E0000U)
#define CSL_VPAC_DRU_CHCORE_REGS_BASE                              (0x002A0000U)
#define CSL_VPAC_DRU_CHNRT_REGS_BASE                               (0x00240000U)
#define CSL_VPAC_DRU_CHRT_REGS_BASE                                (0x00260000U)
#define CSL_VPAC_DRU_QUEUE_REGS_BASE                               (0x00208000U)
#define CSL_VPAC_DRU_REGS_BASE                                     (0x00200000U)
#define CSL_VPAC_DRU_SET_REGS_BASE                                 (0x00204000U)
#define CSL_VPAC_ECC_AGGR_REGS_0_BASE                              (0x00000000U)
#define CSL_VPAC_ECC_AGGR_REGS_1_BASE                              (0x00001000U)
#define CSL_VPAC_ECC_AGGR_REGS_2_BASE                              (0x00003000U)
#define CSL_VPAC_FLEXCC_C8G8_REGS_BASE                             (0x00112800U)
#define CSL_VPAC_FLEXCC_CFG_REGS_BASE                              (0x00110000U)
#define CSL_VPAC_FLEXCC_CONTRASTC1_REGS_BASE                       (0x00110800U)
#define CSL_VPAC_FLEXCC_CONTRASTC2_REGS_BASE                       (0x00111000U)
#define CSL_VPAC_FLEXCC_CONTRASTC3_REGS_BASE                       (0x00111800U)
#define CSL_VPAC_FLEXCC_HIST_REGS_BASE                             (0x00113800U)
#define CSL_VPAC_FLEXCC_LINE_REGS_BASE                             (0x00118000U)
#define CSL_VPAC_FLEXCC_S8B8_REGS_BASE                             (0x00113000U)
#define CSL_VPAC_FLEXCC_Y8R8_REGS_BASE                             (0x00112000U)
#define CSL_VPAC_FLEXCFA_DLUTS_REGS_BASE                           (0x00158000U)
#define CSL_VPAC_FLEXCFA_REGS_BASE                                 (0x00108000U)
#define CSL_VPAC_FLEXEE_REGS_BASE                                  (0x00150000U)
#define CSL_VPAC_GLBCE_CFG_REGS_BASE                               (0x00103800U)
#define CSL_VPAC_GLBCE_STATMEM_REGS_BASE                           (0x00104000U)
#define CSL_VPAC_HTS_REGS_BASE                                     (0x00010000U)
#define CSL_VPAC_INTD_CFG_REGS_BASE                                (0x00004000U)
#define CSL_VPAC_IRREMAP_LUT_REGS_BASE                             (0x00188800U)
#define CSL_VPAC_LDC_CBCRMEM_REGS_BASE                             (0x00030000U)
#define CSL_VPAC_LDC_CORE_REGS_BASE                                (0x00020000U)
#define CSL_VPAC_LDC_DUALCLUT_REGS_BASE                            (0x00021000U)
#define CSL_VPAC_LDC_DUALYLUT_REGS_BASE                            (0x00020800U)
#define CSL_VPAC_LDC_MESHMEM_REGS_BASE                             (0x00022000U)
#define CSL_VPAC_LDC_YMEM_REGS_BASE                                (0x00028000U)
#define CSL_VPAC_LSE_REGS_0_BASE                                   (0x00020400U)
#define CSL_VPAC_LSE_REGS_1_BASE                                   (0x000C0800U)
#define CSL_VPAC_LSE_REGS_2_BASE                                   (0x00100400U)
#define CSL_VPAC_MEM_SLV_DATA_REGS_BASE                            (0x00000000U)
#define CSL_VPAC_MSC_REGS_BASE                                     (0x000C0000U)
#define CSL_VPAC_NSF4V_MEM_REGS_BASE                               (0x00144000U)
#define CSL_VPAC_NSF4V_REGS_BASE                                   (0x00140000U)
#define CSL_VPAC_PBIST_REGS_BASE                                   (0x00000000U)
#define CSL_VPAC_PCID_LINEMEM_REGS_BASE                            (0x0018C000U)
#define CSL_VPAC_PCID_REGS_BASE                                    (0x00188000U)
#define CSL_VPAC_RAWFE_CFG_REGS_BASE                               (0x00120000U)
#define CSL_VPAC_RAWFE_DPC_LRAM_REGS_BASE                          (0x00124000U)
#define CSL_VPAC_RAWFE_DPC_LUT_RAM_REGS_BASE                       (0x00123000U)
#define CSL_VPAC_RAWFE_DPC_STATRAM_REGS_BASE                       (0x00136000U)
#define CSL_VPAC_RAWFE_H3A_ARAM_REGS_BASE                          (0x00130000U)
#define CSL_VPAC_RAWFE_H3A_CFG_REGS_BASE                           (0x00120400U)
#define CSL_VPAC_RAWFE_H3A_LRAM_REGS_BASE                          (0x00132000U)
#define CSL_VPAC_RAWFE_H3A_LUT_RAM_REGS_BASE                       (0x00122800U)
#define CSL_VPAC_RAWFE_LSC_LUT_RAM_REGS_BASE                       (0x00128000U)
#define CSL_VPAC_RAWFE_PWL_LUT1_RAM_REGS_BASE                      (0x00121800U)
#define CSL_VPAC_RAWFE_PWL_LUT2_RAM_REGS_BASE                      (0x00121000U)
#define CSL_VPAC_RAWFE_PWL_LUT3_RAM_REGS_BASE                      (0x00120800U)
#define CSL_VPAC_RAWFE_WDR_LUT_RAM_REGS_BASE                       (0x00122000U)
#define CSL_VPAC_RAWHIST_DATA_REGS_BASE                            (0x00140800U)
#define CSL_VPAC_RAWHIST_LUT_REGS_BASE                             (0x00141000U)
#define CSL_VPAC_VISS_TOP_REGS_BASE                                (0x00100000U)
#define CSL_VPAC_VPAC_TOP_REGS_BASE                                (0x00000000U)


/**************************************************************************
* Hardware Region  : VPAC TOP control MMR Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* PID */
    volatile uint32_t ENABLE;                    /* ENABLE */
    volatile uint32_t CG_ENABLE_OVERRIDE;        /* CG_ENABLE_OVERRIDE */
    volatile uint32_t VPAC_CTRL;                 /* VPAC Control MMR */
    volatile uint32_t VPAC_TEST_CTRL;            /* VPAC Test Control MMR */
} CSL_vpac_cntlRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_VPAC_CNTL_PID                                                           (0x00000000U)
#define CSL_VPAC_CNTL_ENABLE                                                        (0x00000004U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE                                            (0x00000008U)
#define CSL_VPAC_CNTL_VPAC_CTRL                                                     (0x0000000CU)
#define CSL_VPAC_CNTL_VPAC_TEST_CTRL                                                (0x00000010U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_VPAC_CNTL_PID_SCHEME_MASK                                               (0xC0000000U)
#define CSL_VPAC_CNTL_PID_SCHEME_SHIFT                                              (0x0000001EU)
#define CSL_VPAC_CNTL_PID_SCHEME_MAX                                                (0x00000003U)

#define CSL_VPAC_CNTL_PID_BU_MASK                                                   (0x30000000U)
#define CSL_VPAC_CNTL_PID_BU_SHIFT                                                  (0x0000001CU)
#define CSL_VPAC_CNTL_PID_BU_MAX                                                    (0x00000003U)

#define CSL_VPAC_CNTL_PID_FUNC_MASK                                                 (0x0FFF0000U)
#define CSL_VPAC_CNTL_PID_FUNC_SHIFT                                                (0x00000010U)
#define CSL_VPAC_CNTL_PID_FUNC_MAX                                                  (0x00000FFFU)

#define CSL_VPAC_CNTL_PID_RTL_MASK                                                  (0x0000F800U)
#define CSL_VPAC_CNTL_PID_RTL_SHIFT                                                 (0x0000000BU)
#define CSL_VPAC_CNTL_PID_RTL_MAX                                                   (0x0000001FU)

#define CSL_VPAC_CNTL_PID_MAJOR_MASK                                                (0x00000700U)
#define CSL_VPAC_CNTL_PID_MAJOR_SHIFT                                               (0x00000008U)
#define CSL_VPAC_CNTL_PID_MAJOR_MAX                                                 (0x00000007U)

#define CSL_VPAC_CNTL_PID_CUSTOM_MASK                                               (0x000000C0U)
#define CSL_VPAC_CNTL_PID_CUSTOM_SHIFT                                              (0x00000006U)
#define CSL_VPAC_CNTL_PID_CUSTOM_MAX                                                (0x00000003U)

#define CSL_VPAC_CNTL_PID_MINOR_MASK                                                (0x0000003FU)
#define CSL_VPAC_CNTL_PID_MINOR_SHIFT                                               (0x00000000U)
#define CSL_VPAC_CNTL_PID_MINOR_MAX                                                 (0x0000003FU)

/* ENABLE */

#define CSL_VPAC_CNTL_ENABLE_NF_ENABLE_MASK                                         (0x00000020U)
#define CSL_VPAC_CNTL_ENABLE_NF_ENABLE_SHIFT                                        (0x00000005U)
#define CSL_VPAC_CNTL_ENABLE_NF_ENABLE_MAX                                          (0x00000001U)

#define CSL_VPAC_CNTL_ENABLE_MSC_ENABLE_MASK                                        (0x00000010U)
#define CSL_VPAC_CNTL_ENABLE_MSC_ENABLE_SHIFT                                       (0x00000004U)
#define CSL_VPAC_CNTL_ENABLE_MSC_ENABLE_MAX                                         (0x00000001U)

#define CSL_VPAC_CNTL_ENABLE_LDC0_ENABLE_MASK                                       (0x00000004U)
#define CSL_VPAC_CNTL_ENABLE_LDC0_ENABLE_SHIFT                                      (0x00000002U)
#define CSL_VPAC_CNTL_ENABLE_LDC0_ENABLE_MAX                                        (0x00000001U)

#define CSL_VPAC_CNTL_ENABLE_VISS0_ENABLE_MASK                                      (0x00000001U)
#define CSL_VPAC_CNTL_ENABLE_VISS0_ENABLE_SHIFT                                     (0x00000000U)
#define CSL_VPAC_CNTL_ENABLE_VISS0_ENABLE_MAX                                       (0x00000001U)

/* CG_ENABLE_OVERRIDE */

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VISS0_CG_OVERRIDE_MASK                     (0x00000001U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VISS0_CG_OVERRIDE_SHIFT                    (0x00000000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VISS0_CG_OVERRIDE_MAX                      (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_LDC0_CG_OVERRIDE_MASK                      (0x00000004U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_LDC0_CG_OVERRIDE_SHIFT                     (0x00000002U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_LDC0_CG_OVERRIDE_MAX                       (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_MSC_CG_OVERRIDE_MASK                       (0x00000010U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_MSC_CG_OVERRIDE_SHIFT                      (0x00000004U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_MSC_CG_OVERRIDE_MAX                        (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_HTS_CG_OVERRIDE_MASK                       (0x00010000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_HTS_CG_OVERRIDE_SHIFT                      (0x00000010U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_HTS_CG_OVERRIDE_MAX                        (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VISS0_CBASS_CG_NOGATE_MASK                 (0x00020000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VISS0_CBASS_CG_NOGATE_SHIFT                (0x00000011U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VISS0_CBASS_CG_NOGATE_MAX                  (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_CFGCBASS_CG_NOGATE_MASK               (0x00040000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_CFGCBASS_CG_NOGATE_SHIFT              (0x00000012U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_CFGCBASS_CG_NOGATE_MAX                (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_UTC0RDM2M_CG_NOGATE_MASK              (0x00080000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_UTC0RDM2M_CG_NOGATE_SHIFT             (0x00000013U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_UTC0RDM2M_CG_NOGATE_MAX               (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_UTC1RDM2M_CG_NOGATE_MASK              (0x00100000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_UTC1RDM2M_CG_NOGATE_SHIFT             (0x00000014U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_UTC1RDM2M_CG_NOGATE_MAX               (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_MEMSLVM2M_CG_NOGATE_MASK              (0x00200000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_MEMSLVM2M_CG_NOGATE_SHIFT             (0x00000015U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_MEMSLVM2M_CG_NOGATE_MAX               (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_CFGCBASS_CG_NOGATE_MASK         (0x00400000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_CFGCBASS_CG_NOGATE_SHIFT        (0x00000016U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_CFGCBASS_CG_NOGATE_MAX          (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_FWPCBASS_CG_NOGATE_MASK         (0x00800000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_FWPCBASS_CG_NOGATE_SHIFT        (0x00000017U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_FWPCBASS_CG_NOGATE_MAX          (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_FWMCBASS_CG_NOGATE_MASK         (0x01000000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_FWMCBASS_CG_NOGATE_SHIFT        (0x00000018U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_FWMCBASS_CG_NOGATE_MAX          (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_LDCM2M_CG_NOGATE_MASK           (0x02000000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_LDCM2M_CG_NOGATE_SHIFT          (0x00000019U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_LDCM2M_CG_NOGATE_MAX            (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_MEMSLVM2M_CG_NOGATE_MASK        (0x04000000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_MEMSLVM2M_CG_NOGATE_SHIFT       (0x0000001AU)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_MEMSLVM2M_CG_NOGATE_MAX         (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_DATAMST0M2M_CG_NOGATE_MASK      (0x08000000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_DATAMST0M2M_CG_NOGATE_SHIFT     (0x0000001BU)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_DATAMST0M2M_CG_NOGATE_MAX       (0x00000001U)

#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_DATAMST1M2M_CG_NOGATE_MASK      (0x10000000U)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_DATAMST1M2M_CG_NOGATE_SHIFT     (0x0000001CU)
#define CSL_VPAC_CNTL_CG_ENABLE_OVERRIDE_VPAC_ASYNC_DATAMST1M2M_CG_NOGATE_MAX       (0x00000001U)

#define CSL_VPAC_CG_ENABLE_OVERRIDE_VPAC_DMASCR_CG_NOGATE_MASK                      (0x20000000U)
#define CSL_VPAC_CG_ENABLE_OVERRIDE_VPAC_DMASCR_CG_NOGATE_SHIFT                     (0x0000001DU)
#define CSL_VPAC_CG_ENABLE_OVERRIDE_VPAC_DMASCR_CG_NOGATE_MAX                       (0x00000001U)

#define CSL_VPAC_CG_ENABLE_OVERRIDE_VPAC_SL2_CBASS_CG_NOGATE_MASK                   (0x40000000U)
#define CSL_VPAC_CG_ENABLE_OVERRIDE_VPAC_SL2_CBASS_CG_NOGATE_SHIFT                  (0x0000001EU)
#define CSL_VPAC_CG_ENABLE_OVERRIDE_VPAC_SL2_CBASS_CG_NOGATE_MAX                    (0x00000001U)

#define CSL_VPAC_CG_ENABLE_OVERRIDE_VPAC_SL2_MSRAM_CG_NOGATE_MASK                   (0x80000000U)
#define CSL_VPAC_CG_ENABLE_OVERRIDE_VPAC_SL2_MSRAM_CG_NOGATE_SHIFT                  (0x0000001FU)
#define CSL_VPAC_CG_ENABLE_OVERRIDE_VPAC_SL2_MSRAM_CG_NOGATE_MAX                    (0x00000001U)

/* VPAC_CTRL */

#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_DMA_SOC_DBG_MASK                              (0x00000010U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_DMA_SOC_DBG_SHIFT                             (0x00000004U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_DMA_SOC_DBG_MAX                               (0x00000001U)

#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_UTC_SL2_DBG_MASK                              (0x00000008U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_UTC_SL2_DBG_SHIFT                             (0x00000003U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_UTC_SL2_DBG_MAX                               (0x00000001U)

#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_HWA_SL2_DBG_MASK                              (0x00000004U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_HWA_SL2_DBG_SHIFT                             (0x00000002U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_HWA_SL2_DBG_MAX                               (0x00000001U)

#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_RT_UTC_OUT_MASK                               (0x00000002U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_RT_UTC_OUT_SHIFT                              (0x00000001U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_RT_UTC_OUT_MAX                                (0x00000001U)

#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_RT_UTC_IN_MASK                                (0x00000001U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_RT_UTC_IN_SHIFT                               (0x00000000U)
#define CSL_VPAC_CNTL_VPAC_CTRL_CTSET_RT_UTC_IN_MAX                                 (0x00000001U)

/* VPAC_TEST_CTRL */

#define CSL_VPAC_CNTL_VPAC_TEST_CTRL_UTC0_CFG_PBIST_OVERRIDE_MASK                   (0x00000001U)
#define CSL_VPAC_CNTL_VPAC_TEST_CTRL_UTC0_CFG_PBIST_OVERRIDE_SHIFT                  (0x00000000U)
#define CSL_VPAC_CNTL_VPAC_TEST_CTRL_UTC0_CFG_PBIST_OVERRIDE_MAX                    (0x00000001U)

#define CSL_VPAC_CNTL_VPAC_TEST_CTRL_UTC1_CFG_PBIST_OVERRIDE_MASK                   (0x00000002U)
#define CSL_VPAC_CNTL_VPAC_TEST_CTRL_UTC1_CFG_PBIST_OVERRIDE_SHIFT                  (0x00000001U)
#define CSL_VPAC_CNTL_VPAC_TEST_CTRL_UTC1_CFG_PBIST_OVERRIDE_MAX                    (0x00000001U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t REVISION;
    volatile uint8_t  Resv_16[12];
    volatile uint32_t EOI_REG;
    volatile uint32_t INTR_VECTOR_REG;
    volatile uint8_t  Resv_256[232];
    volatile uint32_t ENABLE_REG_LEVEL_VPAC_OUT[6U][8U];
    volatile uint32_t ENABLE_REG_PULSE_VPAC_OUT[6U][8U];
    volatile uint8_t  Resv_768[128];
    volatile uint32_t ENABLE_CLR_REG_LEVEL_VPAC_OUT[6U][8U];
    volatile uint32_t ENABLE_CLR_REG_PULSE_VPAC_OUT[6U][8U];
    volatile uint8_t  Resv_1280[128];
    volatile uint32_t STATUS_REG_LEVEL_VPAC_OUT[6U][8U];
    volatile uint32_t STATUS_REG_PULSE_VPAC_OUT[6U][8U];
    volatile uint8_t  Resv_1792[128];
    volatile uint32_t STATUS_CLR_REG_LEVEL_VPAC_OUT[6U][8U];
    volatile uint32_t STATUS_CLR_REG_PULSE_VPAC_OUT[6U][8U];
    volatile uint8_t  Resv_2688[512];
    volatile uint32_t INTR_VECTOR_REG_LEVEL_VPAC_OUT[6U];
    volatile uint32_t INTR_VECTOR_REG_PULSE_VPAC_OUT[6U];
} CSL_vpac_intd_cfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_VPAC_INTD_CFG_REVISION                                                  (0x00000000U)
#define CSL_VPAC_INTD_CFG_EOI_REG                                                   (0x00000010U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG                                           (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0                             (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1                             (0x00000104U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2                             (0x00000108U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3                             (0x0000010CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4                             (0x00000110U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5                             (0x00000114U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_6                             (0x00000118U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7                             (0x0000011CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0                             (0x00000120U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1                             (0x00000124U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2                             (0x00000128U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3                             (0x0000012CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4                             (0x00000130U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5                             (0x00000134U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_6                             (0x00000138U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7                             (0x0000013CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0                             (0x00000140U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1                             (0x00000144U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2                             (0x00000148U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3                             (0x0000014CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4                             (0x00000150U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5                             (0x00000154U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_6                             (0x00000158U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7                             (0x0000015CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0                             (0x00000160U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1                             (0x00000164U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2                             (0x00000168U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3                             (0x0000016CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4                             (0x00000170U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5                             (0x00000174U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_6                             (0x00000178U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7                             (0x0000017CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0                             (0x00000180U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1                             (0x00000184U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2                             (0x00000188U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3                             (0x0000018CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4                             (0x00000190U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5                             (0x00000194U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_6                             (0x00000198U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7                             (0x0000019CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0                             (0x000001A0U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1                             (0x000001A4U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2                             (0x000001A8U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3                             (0x000001ACU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4                             (0x000001B0U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5                             (0x000001B4U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_6                             (0x000001B8U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7                             (0x000001BCU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0                             (0x000001C0U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1                             (0x000001C4U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2                             (0x000001C8U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3                             (0x000001CCU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4                             (0x000001D0U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5                             (0x000001D4U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_6                             (0x000001D8U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7                             (0x000001DCU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0                             (0x000001E0U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1                             (0x000001E4U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2                             (0x000001E8U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3                             (0x000001ECU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4                             (0x000001F0U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5                             (0x000001F4U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_6                             (0x000001F8U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7                             (0x000001FCU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0                             (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1                             (0x00000204U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2                             (0x00000208U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3                             (0x0000020CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4                             (0x00000210U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5                             (0x00000214U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_6                             (0x00000218U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7                             (0x0000021CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0                             (0x00000220U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1                             (0x00000224U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2                             (0x00000228U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3                             (0x0000022CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4                             (0x00000230U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5                             (0x00000234U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_6                             (0x00000238U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7                             (0x0000023CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0                             (0x00000240U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1                             (0x00000244U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2                             (0x00000248U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3                             (0x0000024CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4                             (0x00000250U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5                             (0x00000254U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_6                             (0x00000258U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7                             (0x0000025CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0                             (0x00000260U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1                             (0x00000264U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2                             (0x00000268U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3                             (0x0000026CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4                             (0x00000270U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5                             (0x00000274U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_6                             (0x00000278U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7                             (0x0000027CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0                         (0x00000300U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1                         (0x00000304U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2                         (0x00000308U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3                         (0x0000030CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4                         (0x00000310U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5                         (0x00000314U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_6                         (0x00000318U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7                         (0x0000031CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0                         (0x00000320U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1                         (0x00000324U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2                         (0x00000328U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3                         (0x0000032CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4                         (0x00000330U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5                         (0x00000334U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_6                         (0x00000338U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7                         (0x0000033CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0                         (0x00000340U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1                         (0x00000344U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2                         (0x00000348U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3                         (0x0000034CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4                         (0x00000350U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5                         (0x00000354U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_6                         (0x00000358U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7                         (0x0000035CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0                         (0x00000360U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1                         (0x00000364U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2                         (0x00000368U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3                         (0x0000036CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4                         (0x00000370U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5                         (0x00000374U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_6                         (0x00000378U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7                         (0x0000037CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0                         (0x00000380U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1                         (0x00000384U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2                         (0x00000388U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3                         (0x0000038CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4                         (0x00000390U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5                         (0x00000394U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_6                         (0x00000398U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7                         (0x0000039CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0                         (0x000003A0U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1                         (0x000003A4U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2                         (0x000003A8U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3                         (0x000003ACU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4                         (0x000003B0U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5                         (0x000003B4U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_6                         (0x000003B8U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7                         (0x000003BCU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0                         (0x000003C0U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1                         (0x000003C4U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2                         (0x000003C8U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3                         (0x000003CCU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4                         (0x000003D0U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5                         (0x000003D4U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_6                         (0x000003D8U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7                         (0x000003DCU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0                         (0x000003E0U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1                         (0x000003E4U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2                         (0x000003E8U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3                         (0x000003ECU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4                         (0x000003F0U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5                         (0x000003F4U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_6                         (0x000003F8U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7                         (0x000003FCU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0                         (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1                         (0x00000404U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2                         (0x00000408U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3                         (0x0000040CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4                         (0x00000410U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5                         (0x00000414U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_6                         (0x00000418U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7                         (0x0000041CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0                         (0x00000420U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1                         (0x00000424U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2                         (0x00000428U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3                         (0x0000042CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4                         (0x00000430U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5                         (0x00000434U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_6                         (0x00000438U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7                         (0x0000043CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0                         (0x00000440U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1                         (0x00000444U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2                         (0x00000448U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3                         (0x0000044CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4                         (0x00000450U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5                         (0x00000454U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_6                         (0x00000458U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7                         (0x0000045CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0                         (0x00000460U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1                         (0x00000464U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2                         (0x00000468U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3                         (0x0000046CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4                         (0x00000470U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5                         (0x00000474U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_6                         (0x00000478U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7                         (0x0000047CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0                             (0x00000500U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1                             (0x00000504U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2                             (0x00000508U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3                             (0x0000050CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4                             (0x00000510U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5                             (0x00000514U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_6                             (0x00000518U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7                             (0x0000051CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0                             (0x00000520U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1                             (0x00000524U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2                             (0x00000528U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3                             (0x0000052CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4                             (0x00000530U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5                             (0x00000534U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_6                             (0x00000538U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7                             (0x0000053CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0                             (0x00000540U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1                             (0x00000544U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2                             (0x00000548U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3                             (0x0000054CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4                             (0x00000550U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5                             (0x00000554U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_6                             (0x00000558U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7                             (0x0000055CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0                             (0x00000560U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1                             (0x00000564U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2                             (0x00000568U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3                             (0x0000056CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4                             (0x00000570U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5                             (0x00000574U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_6                             (0x00000578U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7                             (0x0000057CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0                             (0x00000580U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1                             (0x00000584U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2                             (0x00000588U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3                             (0x0000058CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4                             (0x00000590U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5                             (0x00000594U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_6                             (0x00000598U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7                             (0x0000059CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0                             (0x000005A0U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1                             (0x000005A4U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2                             (0x000005A8U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3                             (0x000005ACU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4                             (0x000005B0U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5                             (0x000005B4U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_6                             (0x000005B8U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7                             (0x000005BCU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0                             (0x000005C0U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1                             (0x000005C4U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2                             (0x000005C8U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3                             (0x000005CCU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4                             (0x000005D0U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5                             (0x000005D4U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_6                             (0x000005D8U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7                             (0x000005DCU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0                             (0x000005E0U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1                             (0x000005E4U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2                             (0x000005E8U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3                             (0x000005ECU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4                             (0x000005F0U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5                             (0x000005F4U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_6                             (0x000005F8U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7                             (0x000005FCU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0                             (0x00000600U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1                             (0x00000604U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2                             (0x00000608U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3                             (0x0000060CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4                             (0x00000610U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5                             (0x00000614U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_6                             (0x00000618U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7                             (0x0000061CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0                             (0x00000620U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1                             (0x00000624U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2                             (0x00000628U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3                             (0x0000062CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4                             (0x00000630U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5                             (0x00000634U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_6                             (0x00000638U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7                             (0x0000063CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0                             (0x00000640U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1                             (0x00000644U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2                             (0x00000648U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3                             (0x0000064CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4                             (0x00000650U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5                             (0x00000654U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_6                             (0x00000658U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7                             (0x0000065CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0                             (0x00000660U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1                             (0x00000664U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2                             (0x00000668U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3                             (0x0000066CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4                             (0x00000670U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5                             (0x00000674U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_6                             (0x00000678U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7                             (0x0000067CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0                         (0x00000700U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1                         (0x00000704U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2                         (0x00000708U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3                         (0x0000070CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4                         (0x00000710U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5                         (0x00000714U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_6                         (0x00000718U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7                         (0x0000071CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0                         (0x00000720U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1                         (0x00000724U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2                         (0x00000728U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3                         (0x0000072CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4                         (0x00000730U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5                         (0x00000734U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_6                         (0x00000738U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7                         (0x0000073CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0                         (0x00000740U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1                         (0x00000744U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2                         (0x00000748U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3                         (0x0000074CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4                         (0x00000750U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5                         (0x00000754U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_6                         (0x00000758U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7                         (0x0000075CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0                         (0x00000760U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1                         (0x00000764U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2                         (0x00000768U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3                         (0x0000076CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4                         (0x00000770U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5                         (0x00000774U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_6                         (0x00000778U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7                         (0x0000077CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0                         (0x00000780U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1                         (0x00000784U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2                         (0x00000788U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3                         (0x0000078CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4                         (0x00000790U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5                         (0x00000794U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_6                         (0x00000798U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7                         (0x0000079CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0                         (0x000007A0U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1                         (0x000007A4U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2                         (0x000007A8U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3                         (0x000007ACU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4                         (0x000007B0U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5                         (0x000007B4U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_6                         (0x000007B8U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7                         (0x000007BCU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0                         (0x000007C0U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1                         (0x000007C4U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2                         (0x000007C8U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3                         (0x000007CCU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4                         (0x000007D0U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5                         (0x000007D4U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_6                         (0x000007D8U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7                         (0x000007DCU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0                         (0x000007E0U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1                         (0x000007E4U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2                         (0x000007E8U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3                         (0x000007ECU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4                         (0x000007F0U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5                         (0x000007F4U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_6                         (0x000007F8U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7                         (0x000007FCU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0                         (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1                         (0x00000804U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2                         (0x00000808U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3                         (0x0000080CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4                         (0x00000810U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5                         (0x00000814U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_6                         (0x00000818U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7                         (0x0000081CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0                         (0x00000820U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1                         (0x00000824U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2                         (0x00000828U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3                         (0x0000082CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4                         (0x00000830U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5                         (0x00000834U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_6                         (0x00000838U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7                         (0x0000083CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0                         (0x00000840U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1                         (0x00000844U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2                         (0x00000848U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3                         (0x0000084CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4                         (0x00000850U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5                         (0x00000854U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_6                         (0x00000858U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7                         (0x0000085CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0                         (0x00000860U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1                         (0x00000864U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2                         (0x00000868U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3                         (0x0000086CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4                         (0x00000870U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5                         (0x00000874U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_6                         (0x00000878U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7                         (0x0000087CU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_0                          (0x00000A80U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_1                          (0x00000A84U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_2                          (0x00000A88U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_3                          (0x00000A8CU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_4                          (0x00000A90U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_5                          (0x00000A94U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_0                          (0x00000A98U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_1                          (0x00000A9CU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_2                          (0x00000AA0U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_3                          (0x00000AA4U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_4                          (0x00000AA8U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_5                          (0x00000AACU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* REVISION */

#define CSL_VPAC_INTD_CFG_REVISION_SCHEME_MASK                                      (0xC0000000U)
#define CSL_VPAC_INTD_CFG_REVISION_SCHEME_SHIFT                                     (0x0000001EU)
#define CSL_VPAC_INTD_CFG_REVISION_SCHEME_MAX                                       (0x00000003U)

#define CSL_VPAC_INTD_CFG_REVISION_BU_MASK                                          (0x30000000U)
#define CSL_VPAC_INTD_CFG_REVISION_BU_SHIFT                                         (0x0000001CU)
#define CSL_VPAC_INTD_CFG_REVISION_BU_MAX                                           (0x00000003U)

#define CSL_VPAC_INTD_CFG_REVISION_FUNCTION_MASK                                    (0x0FFF0000U)
#define CSL_VPAC_INTD_CFG_REVISION_FUNCTION_SHIFT                                   (0x00000010U)
#define CSL_VPAC_INTD_CFG_REVISION_FUNCTION_MAX                                     (0x00000FFFU)

#define CSL_VPAC_INTD_CFG_REVISION_RTLVER_MASK                                      (0x0000F800U)
#define CSL_VPAC_INTD_CFG_REVISION_RTLVER_SHIFT                                     (0x0000000BU)
#define CSL_VPAC_INTD_CFG_REVISION_RTLVER_MAX                                       (0x0000001FU)

#define CSL_VPAC_INTD_CFG_REVISION_MAJREV_MASK                                      (0x00000700U)
#define CSL_VPAC_INTD_CFG_REVISION_MAJREV_SHIFT                                     (0x00000008U)
#define CSL_VPAC_INTD_CFG_REVISION_MAJREV_MAX                                       (0x00000007U)

#define CSL_VPAC_INTD_CFG_REVISION_CUSTOM_MASK                                      (0x000000C0U)
#define CSL_VPAC_INTD_CFG_REVISION_CUSTOM_SHIFT                                     (0x00000006U)
#define CSL_VPAC_INTD_CFG_REVISION_CUSTOM_MAX                                       (0x00000003U)

#define CSL_VPAC_INTD_CFG_REVISION_MINREV_MASK                                      (0x0000003FU)
#define CSL_VPAC_INTD_CFG_REVISION_MINREV_SHIFT                                     (0x00000000U)
#define CSL_VPAC_INTD_CFG_REVISION_MINREV_MAX                                       (0x0000003FU)

/* EOI_REG */

#define CSL_VPAC_INTD_CFG_EOI_REG_EOI_VECTOR_MASK                                   (0x000000FFU)
#define CSL_VPAC_INTD_CFG_EOI_REG_EOI_VECTOR_SHIFT                                  (0x00000000U)
#define CSL_VPAC_INTD_CFG_EOI_REG_EOI_VECTOR_MAX                                    (0x000000FFU)

/* INTR_VECTOR_REG */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_INTR_VECTOR_MASK                          (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_INTR_VECTOR_SHIFT                         (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_INTR_VECTOR_MAX                           (0xFFFFFFFFU)

/* ENABLE_REG_LEVEL_VPAC_OUT_0_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_0_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_0_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_0_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_0_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_0_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_0_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_6_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_6_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_6_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_0_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_1_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_1_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_1_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_1_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_1_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_1_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_1_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_6_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_6_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_6_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_1_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_2_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_2_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_2_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_2_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_2_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_2_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_2_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_6_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_6_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_6_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_2_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_3_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_3_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_3_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_3_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_3_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_3_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_3_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_6_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_6_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_6_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_3_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_4_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_4_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_4_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_4_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_4_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_4_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_4_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_6_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_6_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_6_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_4_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_5_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_5_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_5_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_5_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_5_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_5_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_5_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_6_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_6_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_6_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_LEVEL_VPAC_OUT_5_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_0_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_0_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_0_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_0_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_0_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_0_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_0_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_6_ENABLE_PULSE_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_6_ENABLE_PULSE_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_6_ENABLE_PULSE_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_0_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_1_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_1_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_1_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_1_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_1_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_1_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_1_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_6_ENABLE_PULSE_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_6_ENABLE_PULSE_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_6_ENABLE_PULSE_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_1_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_2_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_2_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_2_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_2_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_2_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_2_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_2_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_6_ENABLE_PULSE_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_6_ENABLE_PULSE_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_6_ENABLE_PULSE_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_2_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_3_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_3_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_3_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_3_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_3_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_3_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_3_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_6_ENABLE_PULSE_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_6_ENABLE_PULSE_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_6_ENABLE_PULSE_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_3_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_4_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_4_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_4_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_4_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_4_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_4_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_4_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_6_ENABLE_PULSE_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_6_ENABLE_PULSE_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_6_ENABLE_PULSE_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_4_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_5_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_5_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_5_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_5_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_5_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_9_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_5_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_63_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_5_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_6_ENABLE_PULSE_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_6_ENABLE_PULSE_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_6_ENABLE_PULSE_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* ENABLE_REG_PULSE_VPAC_OUT_5_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_PROT_ERR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_0_ENABLE_LEVEL_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_1_ENABLE_LEVEL_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_2_ENABLE_LEVEL_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_3_ENABLE_LEVEL_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_4_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_5_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_6_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_6_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_6_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_0_7_ENABLE_LEVEL_VPAC_OUT_0_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_0_ENABLE_LEVEL_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_1_ENABLE_LEVEL_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_2_ENABLE_LEVEL_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_3_ENABLE_LEVEL_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_4_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_5_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_6_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_6_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_6_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_1_7_ENABLE_LEVEL_VPAC_OUT_1_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_0_ENABLE_LEVEL_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_1_ENABLE_LEVEL_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_2_ENABLE_LEVEL_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_3_ENABLE_LEVEL_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_4_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_5_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_6_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_6_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_6_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_2_7_ENABLE_LEVEL_VPAC_OUT_2_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_0_ENABLE_LEVEL_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_1_ENABLE_LEVEL_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_2_ENABLE_LEVEL_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_3_ENABLE_LEVEL_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_4_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_5_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_6_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_6_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_6_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_3_7_ENABLE_LEVEL_VPAC_OUT_3_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_0_ENABLE_LEVEL_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_1_ENABLE_LEVEL_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_2_ENABLE_LEVEL_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_3_ENABLE_LEVEL_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_4_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_5_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_6_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_6_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_6_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_4_7_ENABLE_LEVEL_VPAC_OUT_4_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_0_ENABLE_LEVEL_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_1_ENABLE_LEVEL_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_2_ENABLE_LEVEL_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_3_ENABLE_LEVEL_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_4_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_5_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_6_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_6_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_6_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_LEVEL_VPAC_OUT_5_7_ENABLE_LEVEL_VPAC_OUT_5_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_0_ENABLE_PULSE_VPAC_OUT_0_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_1_ENABLE_PULSE_VPAC_OUT_0_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_2_ENABLE_PULSE_VPAC_OUT_0_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_3_ENABLE_PULSE_VPAC_OUT_0_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_4_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_5_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_0_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_6_ENABLE_PULSE_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_6_ENABLE_PULSE_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_6_ENABLE_PULSE_VPAC_OUT_0_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_0_7_ENABLE_PULSE_VPAC_OUT_0_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_0_ENABLE_PULSE_VPAC_OUT_1_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_1_ENABLE_PULSE_VPAC_OUT_1_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_2_ENABLE_PULSE_VPAC_OUT_1_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_3_ENABLE_PULSE_VPAC_OUT_1_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_4_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_5_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_1_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_6_ENABLE_PULSE_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_6_ENABLE_PULSE_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_6_ENABLE_PULSE_VPAC_OUT_1_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_1_7_ENABLE_PULSE_VPAC_OUT_1_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_0_ENABLE_PULSE_VPAC_OUT_2_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_1_ENABLE_PULSE_VPAC_OUT_2_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_2_ENABLE_PULSE_VPAC_OUT_2_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_3_ENABLE_PULSE_VPAC_OUT_2_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_4_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_5_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_2_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_6_ENABLE_PULSE_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_6_ENABLE_PULSE_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_6_ENABLE_PULSE_VPAC_OUT_2_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_2_7_ENABLE_PULSE_VPAC_OUT_2_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_0_ENABLE_PULSE_VPAC_OUT_3_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_1_ENABLE_PULSE_VPAC_OUT_3_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_2_ENABLE_PULSE_VPAC_OUT_3_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_3_ENABLE_PULSE_VPAC_OUT_3_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_4_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_5_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_3_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_6_ENABLE_PULSE_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_6_ENABLE_PULSE_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_6_ENABLE_PULSE_VPAC_OUT_3_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_3_7_ENABLE_PULSE_VPAC_OUT_3_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_0_ENABLE_PULSE_VPAC_OUT_4_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_1_ENABLE_PULSE_VPAC_OUT_4_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_2_ENABLE_PULSE_VPAC_OUT_4_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_3_ENABLE_PULSE_VPAC_OUT_4_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_4_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_5_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_4_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_6_ENABLE_PULSE_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_6_ENABLE_PULSE_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_6_ENABLE_PULSE_VPAC_OUT_4_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_4_7_ENABLE_PULSE_VPAC_OUT_4_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_0_ENABLE_PULSE_VPAC_OUT_5_EN_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_1_ENABLE_PULSE_VPAC_OUT_5_EN_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_2_ENABLE_PULSE_VPAC_OUT_5_EN_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_0_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_LEVEL_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_SPARE_PEND_1_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_3_ENABLE_PULSE_VPAC_OUT_5_EN_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_4_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_5_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_5_6 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_6_ENABLE_PULSE_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_6_ENABLE_PULSE_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_6_ENABLE_PULSE_VPAC_OUT_5_EN_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7 */

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_ENABLE_CLR_REG_PULSE_VPAC_OUT_5_7_ENABLE_PULSE_VPAC_OUT_5_EN_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_0_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_0_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_0_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_0_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_0_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_0_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_0_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_6_STATUS_LEVEL_VPAC_OUT_0_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_6_STATUS_LEVEL_VPAC_OUT_0_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_6_STATUS_LEVEL_VPAC_OUT_0_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_0_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_1_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_1_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_1_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_1_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_1_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_1_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_1_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_6_STATUS_LEVEL_VPAC_OUT_1_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_6_STATUS_LEVEL_VPAC_OUT_1_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_6_STATUS_LEVEL_VPAC_OUT_1_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_1_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_2_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_2_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_2_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_2_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_2_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_2_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_2_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_6_STATUS_LEVEL_VPAC_OUT_2_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_6_STATUS_LEVEL_VPAC_OUT_2_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_6_STATUS_LEVEL_VPAC_OUT_2_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_2_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_3_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_3_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_3_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_3_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_3_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_3_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_3_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_6_STATUS_LEVEL_VPAC_OUT_3_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_6_STATUS_LEVEL_VPAC_OUT_3_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_6_STATUS_LEVEL_VPAC_OUT_3_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_3_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_4_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_4_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_4_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_4_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_4_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_4_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_4_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_6_STATUS_LEVEL_VPAC_OUT_4_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_6_STATUS_LEVEL_VPAC_OUT_4_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_6_STATUS_LEVEL_VPAC_OUT_4_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_4_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_5_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_5_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_5_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_5_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_5_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_5_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_5_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_6_STATUS_LEVEL_VPAC_OUT_5_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_6_STATUS_LEVEL_VPAC_OUT_5_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_6_STATUS_LEVEL_VPAC_OUT_5_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_LEVEL_VPAC_OUT_5_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_0_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_0_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_0_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_0_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_0_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_0_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_0_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_6_STATUS_PULSE_VPAC_OUT_0_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_6_STATUS_PULSE_VPAC_OUT_0_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_6_STATUS_PULSE_VPAC_OUT_0_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_0_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_1_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_1_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_1_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_1_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_1_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_1_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_1_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_6_STATUS_PULSE_VPAC_OUT_1_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_6_STATUS_PULSE_VPAC_OUT_1_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_6_STATUS_PULSE_VPAC_OUT_1_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_1_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_2_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_2_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_2_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_2_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_2_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_2_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_2_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_6_STATUS_PULSE_VPAC_OUT_2_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_6_STATUS_PULSE_VPAC_OUT_2_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_6_STATUS_PULSE_VPAC_OUT_2_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_2_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_3_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_3_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_3_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_3_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_3_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_3_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_3_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_6_STATUS_PULSE_VPAC_OUT_3_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_6_STATUS_PULSE_VPAC_OUT_3_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_6_STATUS_PULSE_VPAC_OUT_3_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_3_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_4_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_4_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_4_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_4_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_4_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_4_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_4_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_6_STATUS_PULSE_VPAC_OUT_4_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_6_STATUS_PULSE_VPAC_OUT_4_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_6_STATUS_PULSE_VPAC_OUT_4_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_4_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_5_0 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_CR_CFG_ERR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_CR_CFG_ERR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_CR_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_CFG_ERR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_CFG_ERR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_CFG_ERR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_CFG_ERR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_START_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_START_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_START_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_5_1 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_FR_DONE_EVT_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_FR_DONE_EVT_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_FR_DONE_EVT_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_INT_SZOVF_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_INT_SZOVF_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_INT_SZOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_SL2_WR_ERR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_SL2_WR_ERR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_SL2_WR_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_5_2 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_5_3 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_0_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_0_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_1_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_1_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_0_LEVEL_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_0_LEVEL_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_0_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_0_PULSE_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_0_PULSE_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_0_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_1_LEVEL_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_1_LEVEL_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_1_LEVEL_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_1_PULSE_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_1_PULSE_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_PEND_1_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_0_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_0_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_2_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_2_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_4_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_4_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_5_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_5_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_6_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_6_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_5_4 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_0_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_0_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_1_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_1_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_1_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_10_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_10_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_10_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_11_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_11_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_11_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_12_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_12_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_12_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_13_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_13_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_13_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_14_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_14_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_14_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_15_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_15_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_15_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_16_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_16_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_16_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_17_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_17_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_17_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_18_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_18_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_18_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_19_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_19_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_19_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_2_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_2_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_2_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_20_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_20_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_20_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_21_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_21_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_21_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_22_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_22_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_22_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_23_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_23_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_23_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_24_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_24_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_24_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_25_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_25_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_25_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_26_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_26_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_26_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_27_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_27_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_27_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_28_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_28_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_28_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_29_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_29_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_29_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_3_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_3_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_3_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_30_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_30_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_30_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_31_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_31_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_31_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_4_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_4_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_4_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_5_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_5_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_5_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_6_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_6_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_6_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_7_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_7_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_7_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_8_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_8_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_8_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_9_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_9_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_9_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_5_5 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_32_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_32_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_32_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_33_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_33_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_33_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_34_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_34_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_34_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_35_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_35_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_35_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_36_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_36_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_36_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_37_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_37_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_37_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_38_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_38_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_38_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_39_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_39_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_39_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_40_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_40_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_40_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_41_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_41_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_41_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_42_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_42_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_42_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_43_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_43_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_43_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_44_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_44_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_44_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_45_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_45_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_45_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_46_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_46_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_46_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_47_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_47_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_47_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_48_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_48_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_48_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_49_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_49_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_49_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_50_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_50_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_50_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_51_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_51_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_51_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_52_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_52_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_52_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_53_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_53_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_53_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_54_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_54_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_54_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_55_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_55_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_55_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_56_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_56_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_56_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_57_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_57_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_57_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_58_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_58_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_58_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_59_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_59_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_59_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_60_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_60_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_60_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_61_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_61_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_61_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_62_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_62_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_62_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_63_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_63_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_63_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_5_6 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_6_STATUS_PULSE_VPAC_OUT_5_UTC1_RSVD_UNUSED_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_6_STATUS_PULSE_VPAC_OUT_5_UTC1_RSVD_UNUSED_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_6_STATUS_PULSE_VPAC_OUT_5_UTC1_RSVD_UNUSED_MAX (0x00000001U)

/* STATUS_REG_PULSE_VPAC_OUT_5_7 */

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_CTM_PULSE_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_CTM_PULSE_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_CTM_PULSE_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_ERROR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_ERROR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_ERROR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_PROT_ERR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_PROT_ERR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_PROT_ERR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_0_STATUS_LEVEL_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_1_STATUS_LEVEL_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_2_STATUS_LEVEL_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_3_STATUS_LEVEL_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_4_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_5_STATUS_LEVEL_VPAC_OUT_0_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_0_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_6_STATUS_LEVEL_VPAC_OUT_0_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_6_STATUS_LEVEL_VPAC_OUT_0_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_6_STATUS_LEVEL_VPAC_OUT_0_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_0_7_STATUS_LEVEL_VPAC_OUT_0_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_0_STATUS_LEVEL_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_1_STATUS_LEVEL_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_2_STATUS_LEVEL_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_3_STATUS_LEVEL_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_4_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_5_STATUS_LEVEL_VPAC_OUT_1_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_1_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_6_STATUS_LEVEL_VPAC_OUT_1_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_6_STATUS_LEVEL_VPAC_OUT_1_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_6_STATUS_LEVEL_VPAC_OUT_1_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_1_7_STATUS_LEVEL_VPAC_OUT_1_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_0_STATUS_LEVEL_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_1_STATUS_LEVEL_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_2_STATUS_LEVEL_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_3_STATUS_LEVEL_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_4_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_5_STATUS_LEVEL_VPAC_OUT_2_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_2_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_6_STATUS_LEVEL_VPAC_OUT_2_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_6_STATUS_LEVEL_VPAC_OUT_2_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_6_STATUS_LEVEL_VPAC_OUT_2_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_2_7_STATUS_LEVEL_VPAC_OUT_2_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_0_STATUS_LEVEL_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_1_STATUS_LEVEL_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_2_STATUS_LEVEL_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_3_STATUS_LEVEL_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_4_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_5_STATUS_LEVEL_VPAC_OUT_3_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_3_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_6_STATUS_LEVEL_VPAC_OUT_3_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_6_STATUS_LEVEL_VPAC_OUT_3_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_6_STATUS_LEVEL_VPAC_OUT_3_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_3_7_STATUS_LEVEL_VPAC_OUT_3_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_0_STATUS_LEVEL_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_1_STATUS_LEVEL_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_2_STATUS_LEVEL_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_3_STATUS_LEVEL_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_4_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_5_STATUS_LEVEL_VPAC_OUT_4_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_4_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_6_STATUS_LEVEL_VPAC_OUT_4_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_6_STATUS_LEVEL_VPAC_OUT_4_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_6_STATUS_LEVEL_VPAC_OUT_4_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_4_7_STATUS_LEVEL_VPAC_OUT_4_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_0_STATUS_LEVEL_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_1_STATUS_LEVEL_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_2_STATUS_LEVEL_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_3_STATUS_LEVEL_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_4_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_5_STATUS_LEVEL_VPAC_OUT_5_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_5_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_6_STATUS_LEVEL_VPAC_OUT_5_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_6_STATUS_LEVEL_VPAC_OUT_5_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_6_STATUS_LEVEL_VPAC_OUT_5_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_LEVEL_VPAC_OUT_5_7_STATUS_LEVEL_VPAC_OUT_5_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_0_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_0_STATUS_PULSE_VPAC_OUT_0_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_0_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_1_STATUS_PULSE_VPAC_OUT_0_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_0_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_2_STATUS_PULSE_VPAC_OUT_0_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_0_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_3_STATUS_PULSE_VPAC_OUT_0_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_0_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_4_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_0_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_5_STATUS_PULSE_VPAC_OUT_0_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_0_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_6_STATUS_PULSE_VPAC_OUT_0_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_6_STATUS_PULSE_VPAC_OUT_0_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_6_STATUS_PULSE_VPAC_OUT_0_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_0_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_0_7_STATUS_PULSE_VPAC_OUT_0_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_1_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_0_STATUS_PULSE_VPAC_OUT_1_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_1_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_1_STATUS_PULSE_VPAC_OUT_1_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_1_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_2_STATUS_PULSE_VPAC_OUT_1_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_1_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_3_STATUS_PULSE_VPAC_OUT_1_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_1_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_4_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_1_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_5_STATUS_PULSE_VPAC_OUT_1_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_1_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_6_STATUS_PULSE_VPAC_OUT_1_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_6_STATUS_PULSE_VPAC_OUT_1_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_6_STATUS_PULSE_VPAC_OUT_1_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_1_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_1_7_STATUS_PULSE_VPAC_OUT_1_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_2_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_0_STATUS_PULSE_VPAC_OUT_2_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_2_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_1_STATUS_PULSE_VPAC_OUT_2_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_2_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_2_STATUS_PULSE_VPAC_OUT_2_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_2_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_3_STATUS_PULSE_VPAC_OUT_2_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_2_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_4_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_2_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_5_STATUS_PULSE_VPAC_OUT_2_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_2_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_6_STATUS_PULSE_VPAC_OUT_2_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_6_STATUS_PULSE_VPAC_OUT_2_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_6_STATUS_PULSE_VPAC_OUT_2_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_2_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_2_7_STATUS_PULSE_VPAC_OUT_2_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_3_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_0_STATUS_PULSE_VPAC_OUT_3_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_3_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_1_STATUS_PULSE_VPAC_OUT_3_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_3_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_2_STATUS_PULSE_VPAC_OUT_3_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_3_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_3_STATUS_PULSE_VPAC_OUT_3_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_3_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_4_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_3_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_5_STATUS_PULSE_VPAC_OUT_3_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_3_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_6_STATUS_PULSE_VPAC_OUT_3_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_6_STATUS_PULSE_VPAC_OUT_3_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_6_STATUS_PULSE_VPAC_OUT_3_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_3_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_3_7_STATUS_PULSE_VPAC_OUT_3_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_4_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_0_STATUS_PULSE_VPAC_OUT_4_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_4_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_1_STATUS_PULSE_VPAC_OUT_4_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_4_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_2_STATUS_PULSE_VPAC_OUT_4_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_4_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_3_STATUS_PULSE_VPAC_OUT_4_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_4_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_4_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_4_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_5_STATUS_PULSE_VPAC_OUT_4_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_4_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_6_STATUS_PULSE_VPAC_OUT_4_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_6_STATUS_PULSE_VPAC_OUT_4_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_6_STATUS_PULSE_VPAC_OUT_4_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_4_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_4_7_STATUS_PULSE_VPAC_OUT_4_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_5_0 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_CR_CFG_ERR_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_CR_CFG_ERR_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_CR_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_CFG_ERR_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_CFG_ERR_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_EE_SYNCOVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_CFG_ERR_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_CFG_ERR_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_HIST_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCC_OUTIF_OVF_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_FCFA_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_DONE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_START_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_START_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_FILT_START_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_HSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_GLBCE_VSYNC_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_CAL_VP_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_OUT_FR_START_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_HBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_LINEMEM_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_NSF4V_VBLANK_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AEW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_AF_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_CFG_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_DPC_STATS_READ_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_BUF_OVRFLOW_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_H3A_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_0_STATUS_PULSE_VPAC_OUT_5_VISS0_RAWFE_X_Y_POINTER_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_5_1 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_FR_DONE_EVT_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_FR_DONE_EVT_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_FR_DONE_EVT_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_IFR_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_INT_SZOVF_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_INT_SZOVF_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_INT_SZOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_MESH_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_MEMOVF_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_PIX_IBLK_OUTOFBOUND_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_SL2_WR_ERR_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_SL2_WR_ERR_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_SL2_WR_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_1_STATUS_PULSE_VPAC_OUT_5_LDC0_VBUSM_RD_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_5_2 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_FR_DONE_EVT_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_RD_ERR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_2_STATUS_PULSE_VPAC_OUT_5_MSC_LSE_SL2_WR_ERR_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_5_3 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_PIPE_DONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_0_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_0_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_1_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_1_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_SPARE_DEC_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_0_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_0_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_2_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_2_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_4_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_4_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_5_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_5_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_6_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_6_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_TDONE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_3_STATUS_PULSE_VPAC_OUT_5_WATCHDOGTIMER_ERR_6_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_5_4 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_0_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_0_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_0_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_1_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_1_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_1_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_10_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_10_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_10_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_11_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_11_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_11_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_12_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_12_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_12_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_13_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_13_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_13_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_14_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_14_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_14_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_15_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_15_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_15_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_16_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_16_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_16_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_17_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_17_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_17_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_18_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_18_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_18_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_19_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_19_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_19_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_2_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_2_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_2_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_20_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_20_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_20_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_21_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_21_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_21_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_22_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_22_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_22_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_23_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_23_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_23_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_24_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_24_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_24_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_25_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_25_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_25_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_26_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_26_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_26_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_27_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_27_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_27_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_28_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_28_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_28_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_29_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_29_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_29_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_3_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_3_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_3_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_30_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_30_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_30_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_31_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_31_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_31_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_4_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_4_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_4_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_5_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_5_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_5_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_6_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_6_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_6_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_7_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_7_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_7_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_8_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_8_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_8_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_9_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_9_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_4_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_9_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_5_5 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_32_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_32_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_32_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_33_CLR_MASK (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_33_CLR_SHIFT (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_33_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_34_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_34_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_34_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_35_CLR_MASK (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_35_CLR_SHIFT (0x00000003U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_35_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_36_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_36_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_36_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_37_CLR_MASK (0x00000020U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_37_CLR_SHIFT (0x00000005U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_37_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_38_CLR_MASK (0x00000040U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_38_CLR_SHIFT (0x00000006U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_38_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_39_CLR_MASK (0x00000080U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_39_CLR_SHIFT (0x00000007U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_39_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_40_CLR_MASK (0x00000100U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_40_CLR_SHIFT (0x00000008U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_40_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_41_CLR_MASK (0x00000200U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_41_CLR_SHIFT (0x00000009U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_41_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_42_CLR_MASK (0x00000400U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_42_CLR_SHIFT (0x0000000AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_42_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_43_CLR_MASK (0x00000800U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_43_CLR_SHIFT (0x0000000BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_43_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_44_CLR_MASK (0x00001000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_44_CLR_SHIFT (0x0000000CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_44_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_45_CLR_MASK (0x00002000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_45_CLR_SHIFT (0x0000000DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_45_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_46_CLR_MASK (0x00004000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_46_CLR_SHIFT (0x0000000EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_46_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_47_CLR_MASK (0x00008000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_47_CLR_SHIFT (0x0000000FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_47_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_48_CLR_MASK (0x00010000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_48_CLR_SHIFT (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_48_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_49_CLR_MASK (0x00020000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_49_CLR_SHIFT (0x00000011U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_49_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_50_CLR_MASK (0x00040000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_50_CLR_SHIFT (0x00000012U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_50_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_51_CLR_MASK (0x00080000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_51_CLR_SHIFT (0x00000013U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_51_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_52_CLR_MASK (0x00100000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_52_CLR_SHIFT (0x00000014U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_52_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_53_CLR_MASK (0x00200000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_53_CLR_SHIFT (0x00000015U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_53_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_54_CLR_MASK (0x00400000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_54_CLR_SHIFT (0x00000016U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_54_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_55_CLR_MASK (0x00800000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_55_CLR_SHIFT (0x00000017U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_55_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_56_CLR_MASK (0x01000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_56_CLR_SHIFT (0x00000018U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_56_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_57_CLR_MASK (0x02000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_57_CLR_SHIFT (0x00000019U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_57_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_58_CLR_MASK (0x04000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_58_CLR_SHIFT (0x0000001AU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_58_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_59_CLR_MASK (0x08000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_59_CLR_SHIFT (0x0000001BU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_59_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_60_CLR_MASK (0x10000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_60_CLR_SHIFT (0x0000001CU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_60_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_61_CLR_MASK (0x20000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_61_CLR_SHIFT (0x0000001DU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_61_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_62_CLR_MASK (0x40000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_62_CLR_SHIFT (0x0000001EU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_62_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_63_CLR_MASK (0x80000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_63_CLR_SHIFT (0x0000001FU)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_5_STATUS_PULSE_VPAC_OUT_5_UTC0_COMPLETE_63_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_5_6 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_6_STATUS_PULSE_VPAC_OUT_5_UTC1_RSVD_UNUSED_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_6_STATUS_PULSE_VPAC_OUT_5_UTC1_RSVD_UNUSED_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_6_STATUS_PULSE_VPAC_OUT_5_UTC1_RSVD_UNUSED_CLR_MAX (0x00000001U)

/* STATUS_CLR_REG_PULSE_VPAC_OUT_5_7 */

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_CTM_PULSE_CLR_MASK (0x00000010U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_CTM_PULSE_CLR_SHIFT (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_CTM_PULSE_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_ERROR_CLR_MASK (0x00000001U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_ERROR_CLR_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_ERROR_CLR_MAX (0x00000001U)

#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_PROT_ERR_CLR_MASK (0x00000004U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_PROT_ERR_CLR_SHIFT (0x00000002U)
#define CSL_VPAC_INTD_CFG_STATUS_CLR_REG_PULSE_VPAC_OUT_5_7_STATUS_PULSE_VPAC_OUT_5_UTC0_PROT_ERR_CLR_MAX (0x00000001U)

/* INTR_VECTOR_REG_LEVEL_VPAC_OUT_0 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_0_INTR_VECTOR_LEVEL_VPAC_OUT_0_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_0_INTR_VECTOR_LEVEL_VPAC_OUT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_0_INTR_VECTOR_LEVEL_VPAC_OUT_0_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_LEVEL_VPAC_OUT_1 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_1_INTR_VECTOR_LEVEL_VPAC_OUT_1_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_1_INTR_VECTOR_LEVEL_VPAC_OUT_1_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_1_INTR_VECTOR_LEVEL_VPAC_OUT_1_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_LEVEL_VPAC_OUT_2 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_2_INTR_VECTOR_LEVEL_VPAC_OUT_2_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_2_INTR_VECTOR_LEVEL_VPAC_OUT_2_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_2_INTR_VECTOR_LEVEL_VPAC_OUT_2_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_LEVEL_VPAC_OUT_3 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_3_INTR_VECTOR_LEVEL_VPAC_OUT_3_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_3_INTR_VECTOR_LEVEL_VPAC_OUT_3_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_3_INTR_VECTOR_LEVEL_VPAC_OUT_3_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_LEVEL_VPAC_OUT_4 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_4_INTR_VECTOR_LEVEL_VPAC_OUT_4_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_4_INTR_VECTOR_LEVEL_VPAC_OUT_4_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_4_INTR_VECTOR_LEVEL_VPAC_OUT_4_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_LEVEL_VPAC_OUT_5 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_5_INTR_VECTOR_LEVEL_VPAC_OUT_5_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_5_INTR_VECTOR_LEVEL_VPAC_OUT_5_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_LEVEL_VPAC_OUT_5_INTR_VECTOR_LEVEL_VPAC_OUT_5_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_PULSE_VPAC_OUT_0 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_0_INTR_VECTOR_PULSE_VPAC_OUT_0_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_0_INTR_VECTOR_PULSE_VPAC_OUT_0_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_0_INTR_VECTOR_PULSE_VPAC_OUT_0_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_PULSE_VPAC_OUT_1 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_1_INTR_VECTOR_PULSE_VPAC_OUT_1_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_1_INTR_VECTOR_PULSE_VPAC_OUT_1_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_1_INTR_VECTOR_PULSE_VPAC_OUT_1_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_PULSE_VPAC_OUT_2 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_2_INTR_VECTOR_PULSE_VPAC_OUT_2_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_2_INTR_VECTOR_PULSE_VPAC_OUT_2_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_2_INTR_VECTOR_PULSE_VPAC_OUT_2_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_PULSE_VPAC_OUT_3 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_3_INTR_VECTOR_PULSE_VPAC_OUT_3_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_3_INTR_VECTOR_PULSE_VPAC_OUT_3_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_3_INTR_VECTOR_PULSE_VPAC_OUT_3_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_PULSE_VPAC_OUT_4 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_4_INTR_VECTOR_PULSE_VPAC_OUT_4_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_4_INTR_VECTOR_PULSE_VPAC_OUT_4_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_4_INTR_VECTOR_PULSE_VPAC_OUT_4_MAX (0xFFFFFFFFU)

/* INTR_VECTOR_REG_PULSE_VPAC_OUT_5 */

#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_5_INTR_VECTOR_PULSE_VPAC_OUT_5_MASK (0xFFFFFFFFU)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_5_INTR_VECTOR_PULSE_VPAC_OUT_5_SHIFT (0x00000000U)
#define CSL_VPAC_INTD_CFG_INTR_VECTOR_REG_PULSE_VPAC_OUT_5_INTR_VECTOR_PULSE_VPAC_OUT_5_MAX (0xFFFFFFFFU)

#ifdef __cplusplus
}
#endif
#endif
