// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module stereolbm_accel_atan2_generic_float_s (
        ap_clk,
        ap_rst,
        y_in,
        x_in,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] y_in;
input  [31:0] x_in;
output  [31:0] ap_return;
input   ap_ce;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln1026_fu_1392_p2;
reg   [0:0] icmp_ln1026_reg_3651;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter1_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter2_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter3_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter4_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter5_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter6_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter7_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter8_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter9_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter10_reg;
reg   [0:0] icmp_ln1026_reg_3651_pp0_iter11_reg;
wire   [0:0] icmp_ln1018_fu_1398_p2;
reg   [0:0] icmp_ln1018_reg_3655;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter1_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter2_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter3_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter4_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter5_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter6_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter7_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter8_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter9_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter10_reg;
reg   [0:0] icmp_ln1018_reg_3655_pp0_iter11_reg;
wire   [0:0] xor_ln182_fu_1513_p2;
reg   [0:0] xor_ln182_reg_3659;
reg   [0:0] xor_ln182_reg_3659_pp0_iter1_reg;
wire   [0:0] xor_ln182_1_fu_1529_p2;
reg   [0:0] xor_ln182_1_reg_3664;
reg   [0:0] xor_ln182_1_reg_3664_pp0_iter1_reg;
wire   [42:0] trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return;
reg   [42:0] trunc_ln666_3_reg_3669;
wire   [42:0] trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_ap_return;
reg   [42:0] trunc_ln666_4_reg_3674;
reg   [0:0] tmp_411_reg_3679;
reg   [40:0] trunc_ln1340_2_reg_3685;
reg   [40:0] trunc_ln1340_3_reg_3690;
wire   [0:0] xor_ln182_2_fu_1590_p2;
reg   [0:0] xor_ln182_2_reg_3695;
wire   [0:0] xor_ln182_3_fu_1613_p2;
reg   [0:0] xor_ln182_3_reg_3700;
wire   [0:0] xor_ln182_4_fu_1659_p2;
reg   [0:0] xor_ln182_4_reg_3705;
wire   [0:0] xor_ln182_5_fu_1705_p2;
reg   [0:0] xor_ln182_5_reg_3710;
reg   [0:0] xor_ln182_5_reg_3710_pp0_iter2_reg;
wire   [42:0] trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_ap_return;
reg   [42:0] trunc_ln666_14_reg_3715;
wire   [42:0] trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_ap_return;
reg   [42:0] trunc_ln666_15_reg_3720;
reg   [0:0] tmp_415_reg_3725;
reg   [36:0] trunc_ln1340_s_reg_3731;
reg   [36:0] trunc_ln1340_10_reg_3736;
wire   [39:0] trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1010_ap_return;
reg   [39:0] trunc_ln666_13_reg_3741;
wire   [0:0] xor_ln182_6_fu_1770_p2;
reg   [0:0] xor_ln182_6_reg_3746;
wire   [0:0] xor_ln182_7_fu_1793_p2;
reg   [0:0] xor_ln182_7_reg_3751;
wire   [0:0] xor_ln182_8_fu_1839_p2;
reg   [0:0] xor_ln182_8_reg_3756;
wire   [0:0] xor_ln182_9_fu_1885_p2;
reg   [0:0] xor_ln182_9_reg_3761;
wire   [42:0] trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_ap_return;
reg   [42:0] trunc_ln666_26_reg_3766;
wire   [42:0] trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_ap_return;
reg   [42:0] trunc_ln666_27_reg_3771;
reg   [0:0] tmp_419_reg_3776;
reg   [32:0] trunc_ln1340_17_reg_3782;
reg   [32:0] trunc_ln1340_18_reg_3787;
wire   [39:0] trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1054_ap_return;
reg   [39:0] trunc_ln666_28_reg_3792;
wire   [0:0] xor_ln182_10_fu_1950_p2;
reg   [0:0] xor_ln182_10_reg_3797;
wire   [0:0] xor_ln182_11_fu_1973_p2;
reg   [0:0] xor_ln182_11_reg_3802;
wire   [0:0] xor_ln182_12_fu_2019_p2;
reg   [0:0] xor_ln182_12_reg_3807;
wire   [0:0] xor_ln182_13_fu_2065_p2;
reg   [0:0] xor_ln182_13_reg_3812;
wire   [42:0] trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_ap_return;
reg   [42:0] trunc_ln666_38_reg_3817;
wire   [42:0] trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_ap_return;
reg   [42:0] trunc_ln666_39_reg_3822;
reg   [0:0] tmp_423_reg_3827;
reg   [28:0] trunc_ln1340_25_reg_3833;
reg   [28:0] trunc_ln1340_26_reg_3838;
wire   [39:0] trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1098_ap_return;
reg   [39:0] trunc_ln666_43_reg_3843;
wire   [0:0] xor_ln182_15_fu_2154_p2;
reg   [0:0] xor_ln182_15_reg_3848;
wire   [0:0] xor_ln182_16_fu_2200_p2;
reg   [0:0] xor_ln182_16_reg_3853;
wire   [0:0] xor_ln182_17_fu_2246_p2;
reg   [0:0] xor_ln182_17_reg_3858;
wire   [42:0] trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_ap_return;
reg   [42:0] trunc_ln666_50_reg_3863;
wire   [42:0] trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_ap_return;
reg   [42:0] trunc_ln666_51_reg_3868;
reg   [0:0] tmp_427_reg_3873;
reg   [24:0] trunc_ln1340_33_reg_3879;
reg   [24:0] trunc_ln1340_34_reg_3884;
wire   [39:0] trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1142_ap_return;
reg   [39:0] trunc_ln666_58_reg_3889;
wire   [0:0] xor_ln182_20_fu_2382_p2;
reg   [0:0] xor_ln182_20_reg_3894;
wire   [0:0] xor_ln182_21_fu_2428_p2;
reg   [0:0] xor_ln182_21_reg_3899;
wire   [42:0] trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_ap_return;
reg   [42:0] trunc_ln666_62_reg_3904;
wire   [42:0] trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return;
reg   [42:0] trunc_ln666_63_reg_3909;
reg   [0:0] tmp_431_reg_3914;
reg   [20:0] trunc_ln1340_41_reg_3920;
reg   [20:0] trunc_ln1340_42_reg_3925;
wire   [39:0] trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1186_ap_return;
reg   [39:0] trunc_ln666_73_reg_3930;
wire   [0:0] xor_ln182_25_fu_2611_p2;
reg   [0:0] xor_ln182_25_reg_3935;
wire   [42:0] trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_ap_return;
reg   [42:0] trunc_ln666_74_reg_3940;
wire   [42:0] trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_ap_return;
reg   [42:0] trunc_ln666_75_reg_3945;
reg   [0:0] tmp_435_reg_3950;
reg   [16:0] trunc_ln1340_49_reg_3956;
reg   [16:0] trunc_ln1340_50_reg_3961;
wire   [42:0] trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return;
reg   [42:0] trunc_ln666_86_reg_3966;
wire   [42:0] trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_ap_return;
reg   [42:0] trunc_ln666_87_reg_3971;
wire   [39:0] trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1230_ap_return;
reg   [39:0] trunc_ln666_88_reg_3976;
reg   [0:0] tmp_439_reg_3981;
reg   [12:0] trunc_ln1340_57_reg_3987;
reg   [12:0] trunc_ln1340_58_reg_3992;
wire   [42:0] trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603_ap_return;
reg   [42:0] trunc_ln666_98_reg_3997;
wire   [42:0] trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_ap_return;
reg   [42:0] trunc_ln666_99_reg_4002;
wire   [39:0] trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1265_ap_return;
reg   [39:0] trunc_ln666_100_reg_4007;
reg   [0:0] tmp_443_reg_4012;
reg   [8:0] trunc_ln1340_65_reg_4018;
reg   [8:0] trunc_ln1340_66_reg_4023;
wire   [31:0] grp_fu_1344_p2;
reg   [31:0] div_i_reg_4028;
wire   [42:0] trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634_ap_return;
reg   [42:0] trunc_ln666_110_reg_4033;
wire   [42:0] trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_ap_return;
reg   [42:0] trunc_ln666_111_reg_4038;
wire   [39:0] trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1300_ap_return;
reg   [39:0] trunc_ln666_112_reg_4043;
reg   [0:0] tmp_447_reg_4048;
reg   [4:0] trunc_ln1340_73_reg_4054;
reg   [4:0] trunc_ln1340_74_reg_4059;
wire   [39:0] trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1335_ap_return;
reg   [39:0] trunc_ln666_121_reg_4064;
wire   [0:0] icmp_ln942_fu_3336_p2;
reg   [0:0] icmp_ln942_reg_4072;
wire   [0:0] p_Result_10_fu_3341_p3;
reg   [0:0] p_Result_10_reg_4076;
reg   [39:0] m_4_reg_4081;
reg   [0:0] p_Result_6_reg_4086;
wire   [7:0] trunc_ln950_fu_3588_p1;
reg   [7:0] trunc_ln950_reg_4091;
wire    trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_ready;
wire   [42:0] trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_a;
wire   [0:0] trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_add;
wire   [42:0] trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return;
wire    trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_ready;
wire   [42:0] trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_b;
wire   [0:0] trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_add;
wire    trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_ap_ready;
wire   [42:0] trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_b;
wire   [0:0] trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_add;
wire   [42:0] trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_ap_return;
wire    trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_ap_ready;
wire   [42:0] trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_b;
wire   [0:0] trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_add;
wire   [42:0] trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_ap_return;
wire    trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_ap_ready;
wire   [42:0] trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_b;
wire   [0:0] trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_add;
wire   [42:0] trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_ap_return;
wire    trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_ap_ready;
wire   [42:0] trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_b;
wire   [0:0] trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_add;
wire    trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_ap_ready;
wire   [42:0] trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_b;
wire   [0:0] trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_add;
wire   [42:0] trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_ap_return;
wire    trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_ap_ready;
wire   [42:0] trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_b;
wire   [0:0] trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_add;
wire   [42:0] trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_ap_return;
wire    trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_ap_ready;
wire   [42:0] trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_b;
wire   [0:0] trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_add;
wire   [42:0] trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_ap_return;
wire    trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_ap_ready;
wire   [42:0] trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_b;
wire   [0:0] trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_add;
wire    trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_ap_ready;
wire   [42:0] trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_b;
wire   [0:0] trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_add;
wire   [42:0] trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_ap_return;
wire    trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_ap_ready;
wire   [42:0] trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_b;
wire   [0:0] trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_add;
wire   [42:0] trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_ap_return;
wire    trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_ap_ready;
wire   [42:0] trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_b;
wire   [0:0] trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_add;
wire   [42:0] trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_ap_return;
wire    trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_ap_ready;
wire   [42:0] trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_b;
wire   [0:0] trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_add;
wire    trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_ready;
wire   [42:0] trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_b;
wire   [42:0] trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return;
wire    trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_ap_ready;
wire   [42:0] trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_b;
wire   [0:0] trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_add;
wire   [42:0] trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_ap_return;
wire    trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_ready;
wire   [42:0] trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_b;
wire   [0:0] trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_add;
wire   [42:0] trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return;
wire    trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_ap_ready;
wire   [42:0] trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_b;
wire   [0:0] trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_add;
wire    trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487_ap_ready;
wire   [42:0] trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487_b;
wire   [42:0] trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487_ap_return;
wire    trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494_ap_ready;
wire   [42:0] trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494_b;
wire   [42:0] trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494_ap_return;
wire    trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_ap_ready;
wire   [42:0] trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_b;
wire   [0:0] trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_add;
wire   [42:0] trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_ap_return;
wire    trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_ap_ready;
wire   [42:0] trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_b;
wire   [0:0] trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_add;
wire    trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518_ap_ready;
wire   [42:0] trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518_b;
wire   [42:0] trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518_ap_return;
wire    trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525_ap_ready;
wire   [42:0] trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525_b;
wire   [42:0] trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525_ap_return;
wire    trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533_ap_ready;
wire   [42:0] trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533_b;
wire   [42:0] trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533_ap_return;
wire    trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_ap_ready;
wire   [42:0] trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_b;
wire   [0:0] trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_add;
wire    trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549_ap_ready;
wire   [42:0] trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549_b;
wire   [42:0] trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549_ap_return;
wire    trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556_ap_ready;
wire   [42:0] trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556_b;
wire   [42:0] trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556_ap_return;
wire    trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564_ap_ready;
wire   [42:0] trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564_b;
wire   [42:0] trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564_ap_return;
wire    trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_ready;
wire   [42:0] trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_b;
wire    trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_ready;
wire   [42:0] trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_b;
wire   [42:0] trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return;
wire    trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_ready;
wire   [42:0] trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_b;
wire   [42:0] trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return;
wire    trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595_ap_ready;
wire   [42:0] trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595_b;
wire   [42:0] trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595_ap_return;
wire    trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603_ap_ready;
wire   [42:0] trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603_b;
wire    trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611_ap_ready;
wire   [42:0] trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611_b;
wire   [42:0] trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611_ap_return;
wire    trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618_ap_ready;
wire   [42:0] trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618_b;
wire   [42:0] trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618_ap_return;
wire    trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626_ap_ready;
wire   [42:0] trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626_b;
wire   [42:0] trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626_ap_return;
wire    trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634_ap_ready;
wire   [42:0] trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634_b;
wire    trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_ready;
wire   [42:0] trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_b;
wire   [42:0] trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_return;
wire    trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_ready;
wire   [42:0] trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_b;
wire   [42:0] trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_return;
wire    trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_ap_ready;
wire   [41:0] trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_b;
wire    trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_add;
wire   [42:0] trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_ap_return;
wire    trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_ap_ready;
wire   [41:0] trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_b;
wire    trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_add;
wire    trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_ap_ready;
wire   [41:0] trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_b;
wire    trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_add;
wire   [42:0] trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_ap_return;
wire    trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_ap_ready;
wire   [41:0] trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_b;
wire    trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_add;
wire   [42:0] trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_ap_return;
wire    trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_ap_ready;
wire   [41:0] trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_b;
wire    trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_add;
wire   [42:0] trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_ap_return;
wire    trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_ap_ready;
wire   [41:0] trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_b;
wire    trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_add;
wire    trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_ready;
wire   [41:0] trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_b;
wire    trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_add;
wire   [42:0] trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return;
wire    trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_ready;
wire   [41:0] trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_b;
wire    trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_add;
wire   [42:0] trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return;
wire    trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_ready;
wire   [41:0] trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_b;
wire    trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_add;
wire   [42:0] trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return;
wire    trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_ap_ready;
wire   [41:0] trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_b;
wire    trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_add;
wire    trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_ap_ready;
wire   [41:0] trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_b;
wire    trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_add;
wire   [42:0] trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_ap_return;
wire    trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_ap_ready;
wire   [41:0] trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_b;
wire    trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_add;
wire   [42:0] trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_ap_return;
wire    trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_ap_ready;
wire   [41:0] trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_b;
wire    trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_add;
wire   [42:0] trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_ap_return;
wire    trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_ap_ready;
wire   [41:0] trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_b;
wire    trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_add;
wire    trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_ap_ready;
wire   [41:0] trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_b;
wire    trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_add;
wire   [42:0] trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_ap_return;
wire    trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_ap_ready;
wire   [41:0] trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_b;
wire    trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_add;
wire   [42:0] trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_ap_return;
wire    trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_ap_ready;
wire   [41:0] trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_b;
wire    trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_add;
wire   [42:0] trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_ap_return;
wire    trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_ap_ready;
wire   [41:0] trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_b;
wire    trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_add;
wire    trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_ap_ready;
wire   [41:0] trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_b;
wire    trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_add;
wire   [42:0] trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_ap_return;
wire    trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_ap_ready;
wire   [41:0] trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_b;
wire    trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_add;
wire   [42:0] trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_ap_return;
wire    trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_ap_ready;
wire   [41:0] trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_b;
wire    trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_add;
wire   [42:0] trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_ap_return;
wire    trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_ready;
wire   [41:0] trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_b;
wire    trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_add;
wire    trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_ap_ready;
wire   [41:0] trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_b;
wire    trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_add;
wire   [42:0] trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_ap_return;
wire    trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_ready;
wire   [41:0] trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_b;
wire    trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_add;
wire   [42:0] trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return;
wire    trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_ap_ready;
wire   [41:0] trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_b;
wire    trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_add;
wire   [42:0] trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_ap_return;
wire    trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_ap_ready;
wire   [41:0] trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_b;
wire    trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_add;
wire    trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_ap_ready;
wire   [41:0] trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_b;
wire    trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_add;
wire   [42:0] trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_ap_return;
wire    trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_ap_ready;
wire   [41:0] trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_b;
wire    trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_add;
wire   [42:0] trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_ap_return;
wire    trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_ap_ready;
wire   [41:0] trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_b;
wire    trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_add;
wire   [42:0] trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_ap_return;
wire    trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_ap_ready;
wire   [41:0] trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_b;
wire    trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_add;
wire    trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_ap_ready;
wire   [41:0] trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_b;
wire    trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_add;
wire   [42:0] trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_ap_return;
wire    trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_ap_ready;
wire   [41:0] trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_b;
wire    trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_add;
wire   [42:0] trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_ap_return;
wire    trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_ap_ready;
wire   [41:0] trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_b;
wire    trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_add;
wire   [42:0] trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_ap_return;
wire    trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_ap_ready;
wire   [41:0] trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_b;
wire    trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_add;
wire    trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_ap_ready;
wire   [41:0] trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_b;
wire    trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_add;
wire   [42:0] trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_ap_return;
wire    trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_ap_ready;
wire   [41:0] trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_b;
wire    trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_add;
wire   [42:0] trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_ap_return;
wire    trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_ap_ready;
wire   [41:0] trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_b;
wire    trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_add;
wire   [42:0] trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_ap_return;
wire    trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_ap_ready;
wire   [41:0] trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_b;
wire    trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_add;
wire    trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_ap_ready;
wire   [41:0] trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_b;
wire    trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_add;
wire   [42:0] trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_ap_return;
wire    trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_ap_ready;
wire   [41:0] trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_b;
wire    trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_add;
wire   [42:0] trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_ap_return;
wire    trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_ap_ready;
wire   [41:0] trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_b;
wire    trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_add;
wire   [42:0] trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_ap_return;
wire    trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_974_ap_ready;
wire   [39:0] trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_974_ap_return;
wire    trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_983_ap_ready;
wire   [39:0] trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_983_ap_return;
wire    trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_992_ap_ready;
wire   [39:0] trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_992_ap_return;
wire    trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_ready;
wire   [39:0] trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_return;
wire    trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1010_ap_ready;
wire    trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1019_ap_ready;
wire   [39:0] trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1019_ap_return;
wire    trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1027_ap_ready;
wire   [39:0] trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1027_ap_return;
wire    trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_ready;
wire   [39:0] trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_return;
wire    trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1045_ap_ready;
wire   [39:0] trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1045_ap_return;
wire    trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1054_ap_ready;
wire    trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_ready;
wire   [39:0] trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_return;
wire    trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1071_ap_ready;
wire   [39:0] trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1071_ap_return;
wire    trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_ready;
wire   [39:0] trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_return;
wire    trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_ready;
wire   [39:0] trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return;
wire    trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1098_ap_ready;
wire    trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1107_ap_ready;
wire   [39:0] trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1107_ap_return;
wire    trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1115_ap_ready;
wire   [39:0] trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1115_ap_return;
wire    trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_ready;
wire   [39:0] trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_return;
wire    trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1133_ap_ready;
wire   [39:0] trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1133_ap_return;
wire    trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1142_ap_ready;
wire    trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1151_ap_ready;
wire   [39:0] trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1151_ap_return;
wire    trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1159_ap_ready;
wire   [39:0] trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1159_ap_return;
wire    trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1168_ap_ready;
wire   [39:0] trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1168_ap_return;
wire    trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_ready;
wire   [39:0] trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_return;
wire    trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1186_ap_ready;
wire    trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1195_ap_ready;
wire   [39:0] trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1195_ap_return;
wire    trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1203_ap_ready;
wire   [39:0] trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1203_ap_return;
wire    trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_ready;
wire   [39:0] trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_return;
wire    trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1221_ap_ready;
wire   [39:0] trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1221_ap_return;
wire    trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1230_ap_ready;
wire    trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1239_ap_ready;
wire   [39:0] trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1239_ap_return;
wire    trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1247_ap_ready;
wire   [39:0] trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1247_ap_return;
wire    trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1256_ap_ready;
wire   [39:0] trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1256_ap_return;
wire    trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1265_ap_ready;
wire    trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1274_ap_ready;
wire   [39:0] trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1274_ap_return;
wire    trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1282_ap_ready;
wire   [39:0] trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1282_ap_return;
wire    trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1291_ap_ready;
wire   [39:0] trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1291_ap_return;
wire    trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1300_ap_ready;
wire    trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1309_ap_ready;
wire   [39:0] trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1309_ap_return;
wire    trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1317_ap_ready;
wire   [39:0] trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1317_ap_return;
wire    trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1326_ap_ready;
wire   [0:0] trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1326_add;
wire   [39:0] trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1326_ap_return;
wire    trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1335_ap_ready;
wire   [0:0] trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1335_add;
reg   [31:0] ap_phi_mux_retval_0_phi_fu_336_p8;
wire   [31:0] ap_phi_reg_pp0_iter0_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter1_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter2_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter3_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter4_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter5_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter6_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter7_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter8_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter9_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter10_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter11_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter12_retval_0_reg_332;
wire   [31:0] bitcast_ln710_fu_3636_p1;
wire    ap_block_pp0_stage0;
wire   [42:0] r_V_4_fu_1494_p3;
wire   [0:0] xor_ln182_14_fu_2130_p2;
wire   [0:0] xor_ln182_18_fu_2311_p2;
wire   [0:0] xor_ln182_19_fu_2335_p2;
wire   [0:0] xor_ln182_22_fu_2493_p2;
wire   [0:0] xor_ln182_23_fu_2517_p2;
wire   [0:0] xor_ln182_24_fu_2564_p2;
wire   [0:0] xor_ln182_26_fu_2676_p2;
wire   [0:0] xor_ln182_27_fu_2700_p2;
wire   [0:0] xor_ln182_28_fu_2747_p2;
wire   [0:0] xor_ln182_29_fu_2794_p2;
wire   [0:0] xor_ln182_30_fu_2860_p2;
wire   [0:0] xor_ln182_31_fu_2884_p2;
wire   [0:0] xor_ln182_32_fu_2931_p2;
wire   [0:0] xor_ln182_33_fu_2978_p2;
wire   [0:0] xor_ln182_34_fu_3044_p2;
wire   [0:0] xor_ln182_35_fu_3068_p2;
wire   [0:0] xor_ln182_36_fu_3115_p2;
wire   [0:0] xor_ln182_37_fu_3162_p2;
wire   [0:0] xor_ln182_38_fu_3228_p2;
wire   [0:0] xor_ln182_39_fu_3252_p2;
wire   [0:0] tmp_409_fu_1504_p3;
wire   [0:0] tmp_410_fu_1520_p3;
wire   [0:0] tmp_412_fu_1604_p3;
wire   [0:0] tmp_413_fu_1650_p3;
wire   [0:0] tmp_414_fu_1696_p3;
wire   [0:0] tmp_416_fu_1784_p3;
wire   [0:0] tmp_417_fu_1830_p3;
wire   [0:0] tmp_418_fu_1876_p3;
wire   [0:0] tmp_420_fu_1964_p3;
wire   [0:0] tmp_421_fu_2010_p3;
wire   [0:0] tmp_422_fu_2056_p3;
wire   [0:0] tmp_424_fu_2145_p3;
wire   [0:0] tmp_425_fu_2191_p3;
wire   [0:0] tmp_426_fu_2237_p3;
wire   [0:0] tmp_428_fu_2326_p3;
wire   [0:0] tmp_429_fu_2373_p3;
wire   [0:0] tmp_430_fu_2419_p3;
wire   [0:0] tmp_432_fu_2508_p3;
wire   [0:0] tmp_433_fu_2555_p3;
wire   [0:0] tmp_434_fu_2602_p3;
wire   [0:0] tmp_436_fu_2691_p3;
wire   [0:0] tmp_437_fu_2738_p3;
wire   [0:0] tmp_438_fu_2785_p3;
wire   [0:0] tmp_440_fu_2875_p3;
wire   [0:0] tmp_441_fu_2922_p3;
wire   [0:0] tmp_442_fu_2969_p3;
wire   [0:0] tmp_444_fu_3059_p3;
wire   [0:0] tmp_445_fu_3106_p3;
wire   [0:0] tmp_446_fu_3153_p3;
wire   [0:0] tmp_448_fu_3243_p3;
wire   [0:0] tmp_449_fu_3290_p3;
wire   [31:0] data_V_fu_1350_p1;
wire   [31:0] data_V_3_fu_1364_p1;
wire   [7:0] tmp_456_fu_1368_p4;
wire   [8:0] zext_ln1494_fu_1378_p1;
wire   [7:0] tmp_455_fu_1354_p4;
wire   [8:0] ret_fu_1382_p2;
wire   [8:0] zext_ln1026_fu_1388_p1;
wire   [22:0] p_Result_8_fu_1410_p1;
wire   [39:0] x_V_fu_1414_p4;
wire   [22:0] p_Result_9_fu_1434_p1;
wire   [39:0] y_V_fu_1438_p4;
wire   [8:0] ret_10_fu_1404_p2;
wire   [0:0] isNeg_fu_1452_p3;
wire   [8:0] sub_ln1374_fu_1460_p2;
wire   [8:0] ush_fu_1466_p3;
wire  signed [31:0] sext_ln1306_fu_1474_p1;
wire   [42:0] zext_ln710_2_fu_1448_p1;
wire   [42:0] zext_ln1306_fu_1478_p1;
wire   [42:0] r_V_fu_1482_p2;
wire   [42:0] r_V_2_fu_1488_p2;
wire   [41:0] trunc_ln1_fu_1536_p4;
wire   [39:0] trunc_ln1340_4_fu_1620_p4;
wire   [39:0] trunc_ln1340_5_fu_1635_p4;
wire   [38:0] trunc_ln1340_6_fu_1666_p4;
wire   [38:0] trunc_ln1340_7_fu_1681_p4;
wire   [37:0] trunc_ln1340_8_fu_1712_p4;
wire   [37:0] trunc_ln1340_9_fu_1727_p4;
wire   [35:0] trunc_ln1340_11_fu_1800_p4;
wire   [35:0] trunc_ln1340_12_fu_1815_p4;
wire   [34:0] trunc_ln1340_13_fu_1846_p4;
wire   [34:0] trunc_ln1340_14_fu_1861_p4;
wire   [33:0] trunc_ln1340_15_fu_1892_p4;
wire   [33:0] trunc_ln1340_16_fu_1907_p4;
wire   [31:0] trunc_ln1340_19_fu_1980_p4;
wire   [31:0] trunc_ln1340_20_fu_1995_p4;
wire   [30:0] trunc_ln1340_21_fu_2026_p4;
wire   [30:0] trunc_ln1340_22_fu_2041_p4;
wire   [29:0] trunc_ln1340_23_fu_2072_p4;
wire   [29:0] trunc_ln1340_24_fu_2087_p4;
wire   [27:0] trunc_ln1340_27_fu_2161_p4;
wire   [27:0] trunc_ln1340_28_fu_2176_p4;
wire   [26:0] trunc_ln1340_29_fu_2207_p4;
wire   [26:0] trunc_ln1340_30_fu_2222_p4;
wire   [25:0] trunc_ln1340_31_fu_2253_p4;
wire   [25:0] trunc_ln1340_32_fu_2268_p4;
wire   [23:0] trunc_ln1340_35_fu_2343_p4;
wire   [23:0] trunc_ln1340_36_fu_2358_p4;
wire   [22:0] trunc_ln1340_37_fu_2389_p4;
wire   [22:0] trunc_ln1340_38_fu_2404_p4;
wire   [21:0] trunc_ln1340_39_fu_2435_p4;
wire   [21:0] trunc_ln1340_40_fu_2450_p4;
wire   [19:0] trunc_ln1340_43_fu_2525_p4;
wire   [19:0] trunc_ln1340_44_fu_2540_p4;
wire   [18:0] trunc_ln1340_45_fu_2572_p4;
wire   [18:0] trunc_ln1340_46_fu_2587_p4;
wire   [17:0] trunc_ln1340_47_fu_2618_p4;
wire   [17:0] trunc_ln1340_48_fu_2633_p4;
wire   [15:0] trunc_ln1340_51_fu_2708_p4;
wire   [15:0] trunc_ln1340_52_fu_2723_p4;
wire   [14:0] trunc_ln1340_53_fu_2755_p4;
wire   [14:0] trunc_ln1340_54_fu_2770_p4;
wire   [13:0] trunc_ln1340_55_fu_2802_p4;
wire   [13:0] trunc_ln1340_56_fu_2817_p4;
wire   [11:0] trunc_ln1340_59_fu_2892_p4;
wire   [11:0] trunc_ln1340_60_fu_2907_p4;
wire   [10:0] trunc_ln1340_61_fu_2939_p4;
wire   [10:0] trunc_ln1340_62_fu_2954_p4;
wire   [9:0] trunc_ln1340_63_fu_2986_p4;
wire   [9:0] trunc_ln1340_64_fu_3001_p4;
wire   [7:0] trunc_ln1340_67_fu_3076_p4;
wire   [7:0] trunc_ln1340_68_fu_3091_p4;
wire   [6:0] trunc_ln1340_69_fu_3123_p4;
wire   [6:0] trunc_ln1340_70_fu_3138_p4;
wire   [5:0] trunc_ln1340_71_fu_3170_p4;
wire   [5:0] trunc_ln1340_72_fu_3185_p4;
wire   [3:0] trunc_ln1340_75_fu_3260_p4;
wire   [3:0] trunc_ln1340_76_fu_3275_p4;
wire   [2:0] trunc_ln1340_77_fu_3306_p4;
wire   [0:0] tmp_450_fu_3321_p3;
wire   [39:0] tmp_V_fu_3348_p2;
wire   [39:0] tmp_V_5_fu_3353_p3;
reg   [39:0] p_Result_s_fu_3360_p4;
wire   [63:0] p_Result_11_fu_3370_p3;
reg   [63:0] tmp_fu_3378_p3;
wire   [31:0] l_fu_3386_p1;
wire   [31:0] sub_ln951_fu_3390_p2;
wire   [31:0] lsb_index_fu_3396_p2;
wire   [30:0] tmp_452_fu_3402_p4;
wire   [5:0] trunc_ln954_fu_3418_p1;
wire   [5:0] sub_ln954_fu_3422_p2;
wire   [39:0] zext_ln954_fu_3428_p1;
wire   [39:0] zext_ln956_fu_3438_p1;
wire   [39:0] lshr_ln954_fu_3432_p2;
wire   [39:0] shl_ln956_fu_3442_p2;
wire   [39:0] or_ln956_1_fu_3448_p2;
wire   [39:0] and_ln956_fu_3454_p2;
wire   [0:0] tmp_453_fu_3466_p3;
wire   [0:0] p_Result_12_fu_3480_p3;
wire   [0:0] xor_ln956_fu_3474_p2;
wire   [31:0] sub_ln962_fu_3500_p2;
wire   [39:0] zext_ln962_fu_3506_p1;
wire   [0:0] icmp_ln953_fu_3412_p2;
wire   [0:0] icmp_ln956_fu_3460_p2;
wire   [31:0] add_ln961_fu_3524_p2;
wire   [39:0] zext_ln961_fu_3530_p1;
wire   [0:0] icmp_ln961_fu_3488_p2;
wire   [0:0] select_ln953_fu_3516_p3;
wire   [0:0] and_ln956_1_fu_3494_p2;
wire   [39:0] lshr_ln961_fu_3534_p2;
wire   [39:0] shl_ln962_fu_3510_p2;
wire   [39:0] m_fu_3548_p3;
wire   [0:0] select_ln961_fu_3540_p3;
wire   [40:0] zext_ln958_fu_3556_p1;
wire   [40:0] zext_ln968_fu_3560_p1;
wire   [40:0] m_1_fu_3564_p2;
wire   [7:0] sub_ln971_fu_3602_p2;
wire   [7:0] select_ln950_fu_3595_p3;
wire   [7:0] add_ln971_fu_3607_p2;
wire   [63:0] zext_ln958_1_fu_3592_p1;
wire   [8:0] tmp_s_fu_3613_p3;
wire   [63:0] p_Result_13_fu_3620_p5;
wire   [31:0] LD_fu_3632_p1;
reg    grp_fu_1344_ce;
reg   [31:0] y_in_int_reg;
reg   [31:0] x_in_int_reg;
reg    ap_condition_1055;
wire    ap_ce_reg;

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348(
    .ap_ready(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_ready),
    .a(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_a),
    .b(r_V_4_fu_1494_p3),
    .add(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_add),
    .ap_return(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355(
    .ap_ready(trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_ready),
    .a(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return),
    .b(trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_b),
    .add(trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_add),
    .ap_return(trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363(
    .ap_ready(trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_ap_ready),
    .a(trunc_ln666_3_reg_3669),
    .b(trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_b),
    .add(trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_add),
    .ap_return(trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370(
    .ap_ready(trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_ap_ready),
    .a(trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_ap_return),
    .b(trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_b),
    .add(trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_add),
    .ap_return(trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378(
    .ap_ready(trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_ap_ready),
    .a(trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_ap_return),
    .b(trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_b),
    .add(trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_add),
    .ap_return(trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386(
    .ap_ready(trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_ap_ready),
    .a(trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_ap_return),
    .b(trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_b),
    .add(trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_add),
    .ap_return(trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394(
    .ap_ready(trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_ap_ready),
    .a(trunc_ln666_14_reg_3715),
    .b(trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_b),
    .add(trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_add),
    .ap_return(trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401(
    .ap_ready(trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_ap_ready),
    .a(trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_ap_return),
    .b(trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_b),
    .add(trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_add),
    .ap_return(trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409(
    .ap_ready(trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_ap_ready),
    .a(trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_ap_return),
    .b(trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_b),
    .add(trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_add),
    .ap_return(trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417(
    .ap_ready(trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_ap_ready),
    .a(trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_ap_return),
    .b(trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_b),
    .add(trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_add),
    .ap_return(trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425(
    .ap_ready(trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_ap_ready),
    .a(trunc_ln666_26_reg_3766),
    .b(trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_b),
    .add(trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_add),
    .ap_return(trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432(
    .ap_ready(trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_ap_ready),
    .a(trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_ap_return),
    .b(trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_b),
    .add(trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_add),
    .ap_return(trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440(
    .ap_ready(trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_ap_ready),
    .a(trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_ap_return),
    .b(trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_b),
    .add(trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_add),
    .ap_return(trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448(
    .ap_ready(trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_ap_ready),
    .a(trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_ap_return),
    .b(trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_b),
    .add(trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_add),
    .ap_return(trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456(
    .ap_ready(trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_ready),
    .a(trunc_ln666_38_reg_3817),
    .b(trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_b),
    .add(xor_ln182_14_fu_2130_p2),
    .ap_return(trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463(
    .ap_ready(trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_ap_ready),
    .a(trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return),
    .b(trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_b),
    .add(trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_add),
    .ap_return(trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471(
    .ap_ready(trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_ready),
    .a(trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_ap_return),
    .b(trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_b),
    .add(trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_add),
    .ap_return(trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479(
    .ap_ready(trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_ap_ready),
    .a(trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return),
    .b(trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_b),
    .add(trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_add),
    .ap_return(trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487(
    .ap_ready(trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487_ap_ready),
    .a(trunc_ln666_50_reg_3863),
    .b(trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487_b),
    .add(xor_ln182_18_fu_2311_p2),
    .ap_return(trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494(
    .ap_ready(trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494_ap_ready),
    .a(trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487_ap_return),
    .b(trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494_b),
    .add(xor_ln182_19_fu_2335_p2),
    .ap_return(trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502(
    .ap_ready(trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_ap_ready),
    .a(trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494_ap_return),
    .b(trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_b),
    .add(trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_add),
    .ap_return(trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510(
    .ap_ready(trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_ap_ready),
    .a(trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_ap_return),
    .b(trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_b),
    .add(trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_add),
    .ap_return(trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518(
    .ap_ready(trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518_ap_ready),
    .a(trunc_ln666_62_reg_3904),
    .b(trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518_b),
    .add(xor_ln182_22_fu_2493_p2),
    .ap_return(trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525(
    .ap_ready(trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525_ap_ready),
    .a(trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518_ap_return),
    .b(trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525_b),
    .add(xor_ln182_23_fu_2517_p2),
    .ap_return(trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533(
    .ap_ready(trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533_ap_ready),
    .a(trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525_ap_return),
    .b(trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533_b),
    .add(xor_ln182_24_fu_2564_p2),
    .ap_return(trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541(
    .ap_ready(trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_ap_ready),
    .a(trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533_ap_return),
    .b(trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_b),
    .add(trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_add),
    .ap_return(trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549(
    .ap_ready(trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549_ap_ready),
    .a(trunc_ln666_74_reg_3940),
    .b(trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549_b),
    .add(xor_ln182_26_fu_2676_p2),
    .ap_return(trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556(
    .ap_ready(trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556_ap_ready),
    .a(trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549_ap_return),
    .b(trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556_b),
    .add(xor_ln182_27_fu_2700_p2),
    .ap_return(trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564(
    .ap_ready(trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564_ap_ready),
    .a(trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556_ap_return),
    .b(trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564_b),
    .add(xor_ln182_28_fu_2747_p2),
    .ap_return(trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572(
    .ap_ready(trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_ready),
    .a(trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564_ap_return),
    .b(trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_b),
    .add(xor_ln182_29_fu_2794_p2),
    .ap_return(trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580(
    .ap_ready(trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_ready),
    .a(trunc_ln666_86_reg_3966),
    .b(trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_b),
    .add(xor_ln182_30_fu_2860_p2),
    .ap_return(trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587(
    .ap_ready(trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_ready),
    .a(trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return),
    .b(trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_b),
    .add(xor_ln182_31_fu_2884_p2),
    .ap_return(trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595(
    .ap_ready(trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595_ap_ready),
    .a(trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return),
    .b(trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595_b),
    .add(xor_ln182_32_fu_2931_p2),
    .ap_return(trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603(
    .ap_ready(trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603_ap_ready),
    .a(trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595_ap_return),
    .b(trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603_b),
    .add(xor_ln182_33_fu_2978_p2),
    .ap_return(trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611(
    .ap_ready(trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611_ap_ready),
    .a(trunc_ln666_98_reg_3997),
    .b(trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611_b),
    .add(xor_ln182_34_fu_3044_p2),
    .ap_return(trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618(
    .ap_ready(trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618_ap_ready),
    .a(trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611_ap_return),
    .b(trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618_b),
    .add(xor_ln182_35_fu_3068_p2),
    .ap_return(trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626(
    .ap_ready(trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626_ap_ready),
    .a(trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618_ap_return),
    .b(trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626_b),
    .add(xor_ln182_36_fu_3115_p2),
    .ap_return(trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634(
    .ap_ready(trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634_ap_ready),
    .a(trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626_ap_return),
    .b(trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634_b),
    .add(xor_ln182_37_fu_3162_p2),
    .ap_return(trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642(
    .ap_ready(trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_ready),
    .a(trunc_ln666_110_reg_4033),
    .b(trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_b),
    .add(xor_ln182_38_fu_3228_p2),
    .ap_return(trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649(
    .ap_ready(trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_ready),
    .a(trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_return),
    .b(trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_b),
    .add(xor_ln182_39_fu_3252_p2),
    .ap_return(trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657(
    .ap_ready(trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_ap_ready),
    .a(r_V_4_fu_1494_p3),
    .b(trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_b),
    .add(trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_add),
    .ap_return(trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664(
    .ap_ready(trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_ap_ready),
    .a(trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_ap_return),
    .b(trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_b),
    .add(trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_add),
    .ap_return(trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672(
    .ap_ready(trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_ap_ready),
    .a(trunc_ln666_4_reg_3674),
    .b(trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_b),
    .add(trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_add),
    .ap_return(trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679(
    .ap_ready(trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_ap_ready),
    .a(trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_ap_return),
    .b(trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_b),
    .add(trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_add),
    .ap_return(trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687(
    .ap_ready(trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_ap_ready),
    .a(trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_ap_return),
    .b(trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_b),
    .add(trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_add),
    .ap_return(trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695(
    .ap_ready(trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_ap_ready),
    .a(trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_ap_return),
    .b(trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_b),
    .add(trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_add),
    .ap_return(trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703(
    .ap_ready(trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_ready),
    .a(trunc_ln666_15_reg_3720),
    .b(trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_b),
    .add(trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_add),
    .ap_return(trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710(
    .ap_ready(trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_ready),
    .a(trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return),
    .b(trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_b),
    .add(trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_add),
    .ap_return(trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718(
    .ap_ready(trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_ready),
    .a(trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return),
    .b(trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_b),
    .add(trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_add),
    .ap_return(trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726(
    .ap_ready(trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_ap_ready),
    .a(trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return),
    .b(trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_b),
    .add(trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_add),
    .ap_return(trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734(
    .ap_ready(trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_ap_ready),
    .a(trunc_ln666_27_reg_3771),
    .b(trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_b),
    .add(trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_add),
    .ap_return(trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741(
    .ap_ready(trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_ap_ready),
    .a(trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_ap_return),
    .b(trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_b),
    .add(trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_add),
    .ap_return(trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749(
    .ap_ready(trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_ap_ready),
    .a(trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_ap_return),
    .b(trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_b),
    .add(trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_add),
    .ap_return(trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757(
    .ap_ready(trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_ap_ready),
    .a(trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_ap_return),
    .b(trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_b),
    .add(trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_add),
    .ap_return(trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765(
    .ap_ready(trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_ap_ready),
    .a(trunc_ln666_39_reg_3822),
    .b(trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_b),
    .add(trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_add),
    .ap_return(trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772(
    .ap_ready(trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_ap_ready),
    .a(trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_ap_return),
    .b(trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_b),
    .add(trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_add),
    .ap_return(trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780(
    .ap_ready(trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_ap_ready),
    .a(trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_ap_return),
    .b(trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_b),
    .add(trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_add),
    .ap_return(trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788(
    .ap_ready(trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_ap_ready),
    .a(trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_ap_return),
    .b(trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_b),
    .add(trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_add),
    .ap_return(trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796(
    .ap_ready(trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_ap_ready),
    .a(trunc_ln666_51_reg_3868),
    .b(trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_b),
    .add(trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_add),
    .ap_return(trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803(
    .ap_ready(trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_ap_ready),
    .a(trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_ap_return),
    .b(trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_b),
    .add(trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_add),
    .ap_return(trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811(
    .ap_ready(trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_ap_ready),
    .a(trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_ap_return),
    .b(trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_b),
    .add(trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_add),
    .ap_return(trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819(
    .ap_ready(trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_ready),
    .a(trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_ap_return),
    .b(trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_b),
    .add(trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_add),
    .ap_return(trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827(
    .ap_ready(trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_ap_ready),
    .a(trunc_ln666_63_reg_3909),
    .b(trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_b),
    .add(trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_add),
    .ap_return(trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834(
    .ap_ready(trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_ready),
    .a(trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_ap_return),
    .b(trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_b),
    .add(trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_add),
    .ap_return(trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842(
    .ap_ready(trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_ap_ready),
    .a(trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return),
    .b(trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_b),
    .add(trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_add),
    .ap_return(trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850(
    .ap_ready(trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_ap_ready),
    .a(trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_ap_return),
    .b(trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_b),
    .add(trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_add),
    .ap_return(trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858(
    .ap_ready(trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_ap_ready),
    .a(trunc_ln666_75_reg_3945),
    .b(trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_b),
    .add(trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_add),
    .ap_return(trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865(
    .ap_ready(trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_ap_ready),
    .a(trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_ap_return),
    .b(trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_b),
    .add(trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_add),
    .ap_return(trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873(
    .ap_ready(trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_ap_ready),
    .a(trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_ap_return),
    .b(trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_b),
    .add(trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_add),
    .ap_return(trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881(
    .ap_ready(trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_ap_ready),
    .a(trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_ap_return),
    .b(trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_b),
    .add(trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_add),
    .ap_return(trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889(
    .ap_ready(trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_ap_ready),
    .a(trunc_ln666_87_reg_3971),
    .b(trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_b),
    .add(trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_add),
    .ap_return(trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896(
    .ap_ready(trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_ap_ready),
    .a(trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_ap_return),
    .b(trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_b),
    .add(trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_add),
    .ap_return(trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904(
    .ap_ready(trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_ap_ready),
    .a(trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_ap_return),
    .b(trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_b),
    .add(trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_add),
    .ap_return(trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912(
    .ap_ready(trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_ap_ready),
    .a(trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_ap_return),
    .b(trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_b),
    .add(trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_add),
    .ap_return(trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920(
    .ap_ready(trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_ap_ready),
    .a(trunc_ln666_99_reg_4002),
    .b(trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_b),
    .add(trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_add),
    .ap_return(trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927(
    .ap_ready(trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_ap_ready),
    .a(trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_ap_return),
    .b(trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_b),
    .add(trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_add),
    .ap_return(trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935(
    .ap_ready(trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_ap_ready),
    .a(trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_ap_return),
    .b(trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_b),
    .add(trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_add),
    .ap_return(trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943(
    .ap_ready(trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_ap_ready),
    .a(trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_ap_return),
    .b(trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_b),
    .add(trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_add),
    .ap_return(trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951(
    .ap_ready(trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_ap_ready),
    .a(trunc_ln666_111_reg_4038),
    .b(trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_b),
    .add(trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_add),
    .ap_return(trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958(
    .ap_ready(trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_ap_ready),
    .a(trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_ap_return),
    .b(trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_b),
    .add(trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_add),
    .ap_return(trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966(
    .ap_ready(trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_ap_ready),
    .a(trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_ap_return),
    .b(trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_b),
    .add(trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_add),
    .ap_return(trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_974(
    .ap_ready(trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_974_ap_ready),
    .a(40'd0),
    .b(39'd431777206545),
    .add(xor_ln182_reg_3659_pp0_iter1_reg),
    .ap_return(trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_974_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_983(
    .ap_ready(trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_983_ap_ready),
    .a(trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_974_ap_return),
    .b(39'd254892968643),
    .add(xor_ln182_1_reg_3664_pp0_iter1_reg),
    .ap_return(trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_983_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_992(
    .ap_ready(trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_992_ap_ready),
    .a(trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_983_ap_return),
    .b(39'd134678444333),
    .add(xor_ln182_2_reg_3695),
    .ap_return(trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_992_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001(
    .ap_ready(trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_ready),
    .a(trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_992_ap_return),
    .b(39'd68364881238),
    .add(xor_ln182_3_reg_3700),
    .ap_return(trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1010(
    .ap_ready(trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1010_ap_ready),
    .a(trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_return),
    .b(39'd34315103691),
    .add(xor_ln182_4_reg_3705),
    .ap_return(trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1010_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1019(
    .ap_ready(trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1019_ap_ready),
    .a(trunc_ln666_13_reg_3741),
    .b(39'd17174280053),
    .add(xor_ln182_5_reg_3710_pp0_iter2_reg),
    .ap_return(trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1019_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1027(
    .ap_ready(trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1027_ap_ready),
    .a(trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1019_ap_return),
    .b(39'd8589235644),
    .add(xor_ln182_6_reg_3746),
    .ap_return(trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1027_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036(
    .ap_ready(trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_ready),
    .a(trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1027_ap_return),
    .b(39'd4294879918),
    .add(xor_ln182_7_reg_3751),
    .ap_return(trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1045(
    .ap_ready(trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1045_ap_ready),
    .a(trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_return),
    .b(39'd2147472725),
    .add(xor_ln182_8_reg_3756),
    .ap_return(trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1045_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1054(
    .ap_ready(trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1054_ap_ready),
    .a(trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1045_ap_return),
    .b(39'd1073740459),
    .add(xor_ln182_9_reg_3761),
    .ap_return(trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1054_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063(
    .ap_ready(trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_ready),
    .a(trunc_ln666_28_reg_3792),
    .b(39'd536870741),
    .add(xor_ln182_10_reg_3797),
    .ap_return(trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1071(
    .ap_ready(trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1071_ap_ready),
    .a(trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_return),
    .b(39'd268435435),
    .add(xor_ln182_11_reg_3802),
    .ap_return(trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1071_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080(
    .ap_ready(trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_ready),
    .a(trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1071_ap_return),
    .b(39'd134217725),
    .add(xor_ln182_12_reg_3807),
    .ap_return(trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089(
    .ap_ready(trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_ready),
    .a(trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_return),
    .b(39'd67108864),
    .add(xor_ln182_13_reg_3812),
    .ap_return(trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1098(
    .ap_ready(trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1098_ap_ready),
    .a(trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return),
    .b(39'd33554432),
    .add(xor_ln182_14_fu_2130_p2),
    .ap_return(trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1098_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1107(
    .ap_ready(trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1107_ap_ready),
    .a(trunc_ln666_43_reg_3843),
    .b(39'd16777216),
    .add(xor_ln182_15_reg_3848),
    .ap_return(trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1107_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1115(
    .ap_ready(trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1115_ap_ready),
    .a(trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1107_ap_return),
    .b(39'd8388608),
    .add(xor_ln182_16_reg_3853),
    .ap_return(trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1115_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124(
    .ap_ready(trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_ready),
    .a(trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1115_ap_return),
    .b(39'd4194304),
    .add(xor_ln182_17_reg_3858),
    .ap_return(trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1133(
    .ap_ready(trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1133_ap_ready),
    .a(trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_return),
    .b(39'd2097152),
    .add(xor_ln182_18_fu_2311_p2),
    .ap_return(trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1133_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1142(
    .ap_ready(trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1142_ap_ready),
    .a(trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1133_ap_return),
    .b(39'd1048576),
    .add(xor_ln182_19_fu_2335_p2),
    .ap_return(trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1142_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1151(
    .ap_ready(trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1151_ap_ready),
    .a(trunc_ln666_58_reg_3889),
    .b(39'd524288),
    .add(xor_ln182_20_reg_3894),
    .ap_return(trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1151_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1159(
    .ap_ready(trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1159_ap_ready),
    .a(trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1151_ap_return),
    .b(39'd262144),
    .add(xor_ln182_21_reg_3899),
    .ap_return(trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1159_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1168(
    .ap_ready(trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1168_ap_ready),
    .a(trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1159_ap_return),
    .b(39'd131072),
    .add(xor_ln182_22_fu_2493_p2),
    .ap_return(trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1168_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177(
    .ap_ready(trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_ready),
    .a(trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1168_ap_return),
    .b(39'd65536),
    .add(xor_ln182_23_fu_2517_p2),
    .ap_return(trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1186(
    .ap_ready(trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1186_ap_ready),
    .a(trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_return),
    .b(39'd32768),
    .add(xor_ln182_24_fu_2564_p2),
    .ap_return(trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1186_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1195(
    .ap_ready(trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1195_ap_ready),
    .a(trunc_ln666_73_reg_3930),
    .b(39'd16384),
    .add(xor_ln182_25_reg_3935),
    .ap_return(trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1195_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1203(
    .ap_ready(trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1203_ap_ready),
    .a(trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1195_ap_return),
    .b(39'd8192),
    .add(xor_ln182_26_fu_2676_p2),
    .ap_return(trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1203_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212(
    .ap_ready(trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_ready),
    .a(trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1203_ap_return),
    .b(39'd4096),
    .add(xor_ln182_27_fu_2700_p2),
    .ap_return(trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1221(
    .ap_ready(trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1221_ap_ready),
    .a(trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_return),
    .b(39'd2048),
    .add(xor_ln182_28_fu_2747_p2),
    .ap_return(trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1221_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1230(
    .ap_ready(trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1230_ap_ready),
    .a(trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1221_ap_return),
    .b(39'd1024),
    .add(xor_ln182_29_fu_2794_p2),
    .ap_return(trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1230_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1239(
    .ap_ready(trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1239_ap_ready),
    .a(trunc_ln666_88_reg_3976),
    .b(39'd512),
    .add(xor_ln182_30_fu_2860_p2),
    .ap_return(trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1239_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1247(
    .ap_ready(trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1247_ap_ready),
    .a(trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1239_ap_return),
    .b(39'd256),
    .add(xor_ln182_31_fu_2884_p2),
    .ap_return(trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1247_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1256(
    .ap_ready(trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1256_ap_ready),
    .a(trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1247_ap_return),
    .b(39'd128),
    .add(xor_ln182_32_fu_2931_p2),
    .ap_return(trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1256_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1265(
    .ap_ready(trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1265_ap_ready),
    .a(trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1256_ap_return),
    .b(39'd64),
    .add(xor_ln182_33_fu_2978_p2),
    .ap_return(trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1265_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1274(
    .ap_ready(trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1274_ap_ready),
    .a(trunc_ln666_100_reg_4007),
    .b(39'd32),
    .add(xor_ln182_34_fu_3044_p2),
    .ap_return(trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1274_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1282(
    .ap_ready(trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1282_ap_ready),
    .a(trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1274_ap_return),
    .b(39'd16),
    .add(xor_ln182_35_fu_3068_p2),
    .ap_return(trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1282_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1291(
    .ap_ready(trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1291_ap_ready),
    .a(trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1282_ap_return),
    .b(39'd8),
    .add(xor_ln182_36_fu_3115_p2),
    .ap_return(trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1291_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1300(
    .ap_ready(trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1300_ap_ready),
    .a(trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1291_ap_return),
    .b(39'd4),
    .add(xor_ln182_37_fu_3162_p2),
    .ap_return(trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1300_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1309(
    .ap_ready(trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1309_ap_ready),
    .a(trunc_ln666_112_reg_4043),
    .b(39'd2),
    .add(xor_ln182_38_fu_3228_p2),
    .ap_return(trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1309_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1317(
    .ap_ready(trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1317_ap_ready),
    .a(trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1309_ap_return),
    .b(39'd1),
    .add(xor_ln182_39_fu_3252_p2),
    .ap_return(trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1317_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1326(
    .ap_ready(trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1326_ap_ready),
    .a(trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1317_ap_return),
    .b(39'd0),
    .add(trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1326_add),
    .ap_return(trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1326_ap_return)
);

stereolbm_accel_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1335(
    .ap_ready(trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1335_ap_ready),
    .a(trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1326_ap_return),
    .b(39'd0),
    .add(trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1335_add),
    .ap_return(trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1335_ap_return)
);

stereolbm_accel_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U474(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_in_int_reg),
    .din1(x_in_int_reg),
    .ce(grp_fu_1344_ce),
    .dout(grp_fu_1344_p2)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        if ((icmp_ln1026_reg_3651_pp0_iter8_reg == 1'd1)) begin
            ap_phi_reg_pp0_iter10_retval_0_reg_332 <= div_i_reg_4028;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_retval_0_reg_332 <= ap_phi_reg_pp0_iter9_retval_0_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        if ((1'b1 == ap_condition_1055)) begin
            ap_phi_reg_pp0_iter12_retval_0_reg_332 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_retval_0_reg_332 <= ap_phi_reg_pp0_iter11_retval_0_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        if (((icmp_ln1018_fu_1398_p2 == 1'd1) & (icmp_ln1026_fu_1392_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_retval_0_reg_332 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_retval_0_reg_332 <= ap_phi_reg_pp0_iter0_retval_0_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter11_retval_0_reg_332 <= ap_phi_reg_pp0_iter10_retval_0_reg_332;
        ap_phi_reg_pp0_iter2_retval_0_reg_332 <= ap_phi_reg_pp0_iter1_retval_0_reg_332;
        ap_phi_reg_pp0_iter3_retval_0_reg_332 <= ap_phi_reg_pp0_iter2_retval_0_reg_332;
        ap_phi_reg_pp0_iter4_retval_0_reg_332 <= ap_phi_reg_pp0_iter3_retval_0_reg_332;
        ap_phi_reg_pp0_iter5_retval_0_reg_332 <= ap_phi_reg_pp0_iter4_retval_0_reg_332;
        ap_phi_reg_pp0_iter6_retval_0_reg_332 <= ap_phi_reg_pp0_iter5_retval_0_reg_332;
        ap_phi_reg_pp0_iter7_retval_0_reg_332 <= ap_phi_reg_pp0_iter6_retval_0_reg_332;
        ap_phi_reg_pp0_iter8_retval_0_reg_332 <= ap_phi_reg_pp0_iter7_retval_0_reg_332;
        ap_phi_reg_pp0_iter9_retval_0_reg_332 <= ap_phi_reg_pp0_iter8_retval_0_reg_332;
        icmp_ln1018_reg_3655_pp0_iter10_reg <= icmp_ln1018_reg_3655_pp0_iter9_reg;
        icmp_ln1018_reg_3655_pp0_iter11_reg <= icmp_ln1018_reg_3655_pp0_iter10_reg;
        icmp_ln1018_reg_3655_pp0_iter1_reg <= icmp_ln1018_reg_3655;
        icmp_ln1018_reg_3655_pp0_iter2_reg <= icmp_ln1018_reg_3655_pp0_iter1_reg;
        icmp_ln1018_reg_3655_pp0_iter3_reg <= icmp_ln1018_reg_3655_pp0_iter2_reg;
        icmp_ln1018_reg_3655_pp0_iter4_reg <= icmp_ln1018_reg_3655_pp0_iter3_reg;
        icmp_ln1018_reg_3655_pp0_iter5_reg <= icmp_ln1018_reg_3655_pp0_iter4_reg;
        icmp_ln1018_reg_3655_pp0_iter6_reg <= icmp_ln1018_reg_3655_pp0_iter5_reg;
        icmp_ln1018_reg_3655_pp0_iter7_reg <= icmp_ln1018_reg_3655_pp0_iter6_reg;
        icmp_ln1018_reg_3655_pp0_iter8_reg <= icmp_ln1018_reg_3655_pp0_iter7_reg;
        icmp_ln1018_reg_3655_pp0_iter9_reg <= icmp_ln1018_reg_3655_pp0_iter8_reg;
        icmp_ln1026_reg_3651 <= icmp_ln1026_fu_1392_p2;
        icmp_ln1026_reg_3651_pp0_iter10_reg <= icmp_ln1026_reg_3651_pp0_iter9_reg;
        icmp_ln1026_reg_3651_pp0_iter11_reg <= icmp_ln1026_reg_3651_pp0_iter10_reg;
        icmp_ln1026_reg_3651_pp0_iter1_reg <= icmp_ln1026_reg_3651;
        icmp_ln1026_reg_3651_pp0_iter2_reg <= icmp_ln1026_reg_3651_pp0_iter1_reg;
        icmp_ln1026_reg_3651_pp0_iter3_reg <= icmp_ln1026_reg_3651_pp0_iter2_reg;
        icmp_ln1026_reg_3651_pp0_iter4_reg <= icmp_ln1026_reg_3651_pp0_iter3_reg;
        icmp_ln1026_reg_3651_pp0_iter5_reg <= icmp_ln1026_reg_3651_pp0_iter4_reg;
        icmp_ln1026_reg_3651_pp0_iter6_reg <= icmp_ln1026_reg_3651_pp0_iter5_reg;
        icmp_ln1026_reg_3651_pp0_iter7_reg <= icmp_ln1026_reg_3651_pp0_iter6_reg;
        icmp_ln1026_reg_3651_pp0_iter8_reg <= icmp_ln1026_reg_3651_pp0_iter7_reg;
        icmp_ln1026_reg_3651_pp0_iter9_reg <= icmp_ln1026_reg_3651_pp0_iter8_reg;
        xor_ln182_1_reg_3664_pp0_iter1_reg <= xor_ln182_1_reg_3664;
        xor_ln182_5_reg_3710_pp0_iter2_reg <= xor_ln182_5_reg_3710;
        xor_ln182_reg_3659_pp0_iter1_reg <= xor_ln182_reg_3659;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3651_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        div_i_reg_4028 <= grp_fu_1344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_fu_1392_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        icmp_ln1018_reg_3655 <= icmp_ln1018_fu_1398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter10_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        icmp_ln942_reg_4072 <= icmp_ln942_fu_3336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter10_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln942_fu_3336_p2 == 1'd0) & (1'b1 == ap_ce))) begin
        m_4_reg_4081 <= {{m_1_fu_3564_p2[40:1]}};
        p_Result_10_reg_4076 <= trunc_ln666_121_reg_4064[32'd39];
        p_Result_6_reg_4086 <= m_1_fu_3564_p2[32'd25];
        trunc_ln950_reg_4091 <= trunc_ln950_fu_3588_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_fu_1398_p2 == 1'd0) & (icmp_ln1026_fu_1392_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_411_reg_3679 <= trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_ap_return[32'd42];
        trunc_ln1340_2_reg_3685 <= {{trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_ap_return[42:2]}};
        trunc_ln1340_3_reg_3690 <= {{trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return[42:2]}};
        trunc_ln666_3_reg_3669 <= trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return;
        trunc_ln666_4_reg_3674 <= trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_ap_return;
        xor_ln182_1_reg_3664 <= xor_ln182_1_fu_1529_p2;
        xor_ln182_reg_3659 <= xor_ln182_fu_1513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655 == 1'd0) & (icmp_ln1026_reg_3651 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_415_reg_3725 <= trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_ap_return[32'd42];
        trunc_ln1340_10_reg_3736 <= {{trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_ap_return[42:6]}};
        trunc_ln1340_s_reg_3731 <= {{trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_ap_return[42:6]}};
        trunc_ln666_14_reg_3715 <= trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_ap_return;
        trunc_ln666_15_reg_3720 <= trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_ap_return;
        xor_ln182_2_reg_3695 <= xor_ln182_2_fu_1590_p2;
        xor_ln182_3_reg_3700 <= xor_ln182_3_fu_1613_p2;
        xor_ln182_4_reg_3705 <= xor_ln182_4_fu_1659_p2;
        xor_ln182_5_reg_3710 <= xor_ln182_5_fu_1705_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter1_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_419_reg_3776 <= trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_ap_return[32'd42];
        trunc_ln1340_17_reg_3782 <= {{trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_ap_return[42:10]}};
        trunc_ln1340_18_reg_3787 <= {{trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_ap_return[42:10]}};
        trunc_ln666_13_reg_3741 <= trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1010_ap_return;
        trunc_ln666_26_reg_3766 <= trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_ap_return;
        trunc_ln666_27_reg_3771 <= trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_ap_return;
        xor_ln182_6_reg_3746 <= xor_ln182_6_fu_1770_p2;
        xor_ln182_7_reg_3751 <= xor_ln182_7_fu_1793_p2;
        xor_ln182_8_reg_3756 <= xor_ln182_8_fu_1839_p2;
        xor_ln182_9_reg_3761 <= xor_ln182_9_fu_1885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter2_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_423_reg_3827 <= trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_ap_return[32'd42];
        trunc_ln1340_25_reg_3833 <= {{trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_ap_return[42:14]}};
        trunc_ln1340_26_reg_3838 <= {{trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_ap_return[42:14]}};
        trunc_ln666_28_reg_3792 <= trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1054_ap_return;
        trunc_ln666_38_reg_3817 <= trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_ap_return;
        trunc_ln666_39_reg_3822 <= trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_ap_return;
        xor_ln182_10_reg_3797 <= xor_ln182_10_fu_1950_p2;
        xor_ln182_11_reg_3802 <= xor_ln182_11_fu_1973_p2;
        xor_ln182_12_reg_3807 <= xor_ln182_12_fu_2019_p2;
        xor_ln182_13_reg_3812 <= xor_ln182_13_fu_2065_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter3_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_427_reg_3873 <= trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_ap_return[32'd42];
        trunc_ln1340_33_reg_3879 <= {{trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_ap_return[42:18]}};
        trunc_ln1340_34_reg_3884 <= {{trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_ap_return[42:18]}};
        trunc_ln666_43_reg_3843 <= trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1098_ap_return;
        trunc_ln666_50_reg_3863 <= trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_ap_return;
        trunc_ln666_51_reg_3868 <= trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_ap_return;
        xor_ln182_15_reg_3848 <= xor_ln182_15_fu_2154_p2;
        xor_ln182_16_reg_3853 <= xor_ln182_16_fu_2200_p2;
        xor_ln182_17_reg_3858 <= xor_ln182_17_fu_2246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter4_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_431_reg_3914 <= trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return[32'd42];
        trunc_ln1340_41_reg_3920 <= {{trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return[42:22]}};
        trunc_ln1340_42_reg_3925 <= {{trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_ap_return[42:22]}};
        trunc_ln666_58_reg_3889 <= trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1142_ap_return;
        trunc_ln666_62_reg_3904 <= trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_ap_return;
        trunc_ln666_63_reg_3909 <= trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return;
        xor_ln182_20_reg_3894 <= xor_ln182_20_fu_2382_p2;
        xor_ln182_21_reg_3899 <= xor_ln182_21_fu_2428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter5_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_435_reg_3950 <= trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_ap_return[32'd42];
        trunc_ln1340_49_reg_3956 <= {{trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_ap_return[42:26]}};
        trunc_ln1340_50_reg_3961 <= {{trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_ap_return[42:26]}};
        trunc_ln666_73_reg_3930 <= trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1186_ap_return;
        trunc_ln666_74_reg_3940 <= trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_ap_return;
        trunc_ln666_75_reg_3945 <= trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_ap_return;
        xor_ln182_25_reg_3935 <= xor_ln182_25_fu_2611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter6_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_439_reg_3981 <= trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_ap_return[32'd42];
        trunc_ln1340_57_reg_3987 <= {{trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_ap_return[42:30]}};
        trunc_ln1340_58_reg_3992 <= {{trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return[42:30]}};
        trunc_ln666_86_reg_3966 <= trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return;
        trunc_ln666_87_reg_3971 <= trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_ap_return;
        trunc_ln666_88_reg_3976 <= trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1230_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter7_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_443_reg_4012 <= trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_ap_return[32'd42];
        trunc_ln1340_65_reg_4018 <= {{trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_ap_return[42:34]}};
        trunc_ln1340_66_reg_4023 <= {{trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603_ap_return[42:34]}};
        trunc_ln666_100_reg_4007 <= trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1265_ap_return;
        trunc_ln666_98_reg_3997 <= trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603_ap_return;
        trunc_ln666_99_reg_4002 <= trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter8_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        tmp_447_reg_4048 <= trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_ap_return[32'd42];
        trunc_ln1340_73_reg_4054 <= {{trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_ap_return[42:38]}};
        trunc_ln1340_74_reg_4059 <= {{trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634_ap_return[42:38]}};
        trunc_ln666_110_reg_4033 <= trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634_ap_return;
        trunc_ln666_111_reg_4038 <= trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_ap_return;
        trunc_ln666_112_reg_4043 <= trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1300_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1018_reg_3655_pp0_iter9_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        trunc_ln666_121_reg_4064 <= trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1335_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_in_int_reg <= x_in;
        y_in_int_reg <= y_in;
    end
end

always @ (*) begin
    if (((icmp_ln1018_reg_3655_pp0_iter11_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter11_reg == 1'd0) & (icmp_ln942_reg_4072 == 1'd0))) begin
        ap_phi_mux_retval_0_phi_fu_336_p8 = bitcast_ln710_fu_3636_p1;
    end else begin
        ap_phi_mux_retval_0_phi_fu_336_p8 = ap_phi_reg_pp0_iter12_retval_0_reg_332;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_1344_ce = 1'b1;
    end else begin
        grp_fu_1344_ce = 1'b0;
    end
end

assign LD_fu_3632_p1 = p_Result_13_fu_3620_p5[31:0];

assign add_ln961_fu_3524_p2 = ($signed(sub_ln951_fu_3390_p2) + $signed(32'd4294967271));

assign add_ln971_fu_3607_p2 = (sub_ln971_fu_3602_p2 + select_ln950_fu_3595_p3);

assign and_ln956_1_fu_3494_p2 = (xor_ln956_fu_3474_p2 & p_Result_12_fu_3480_p3);

assign and_ln956_fu_3454_p2 = (tmp_V_5_fu_3353_p3 & or_ln956_1_fu_3448_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1055 = ((icmp_ln1018_reg_3655_pp0_iter10_reg == 1'd0) & (icmp_ln1026_reg_3651_pp0_iter10_reg == 1'd0) & (icmp_ln942_fu_3336_p2 == 1'd1));
end

assign ap_phi_reg_pp0_iter0_retval_0_reg_332 = 'bx;

assign ap_return = ap_phi_mux_retval_0_phi_fu_336_p8;

assign bitcast_ln710_fu_3636_p1 = LD_fu_3632_p1;

assign data_V_3_fu_1364_p1 = y_in_int_reg;

assign data_V_fu_1350_p1 = x_in_int_reg;

assign icmp_ln1018_fu_1398_p2 = ((tmp_456_fu_1368_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1026_fu_1392_p2 = ((ret_fu_1382_p2 < zext_ln1026_fu_1388_p1) ? 1'b1 : 1'b0);

assign icmp_ln942_fu_3336_p2 = ((trunc_ln666_121_reg_4064 == 40'd0) ? 1'b1 : 1'b0);

assign icmp_ln953_fu_3412_p2 = (($signed(tmp_452_fu_3402_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln956_fu_3460_p2 = ((and_ln956_fu_3454_p2 != 40'd0) ? 1'b1 : 1'b0);

assign icmp_ln961_fu_3488_p2 = (($signed(lsb_index_fu_3396_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign isNeg_fu_1452_p3 = ret_10_fu_1404_p2[32'd8];

assign l_fu_3386_p1 = tmp_fu_3378_p3[31:0];

assign lsb_index_fu_3396_p2 = ($signed(sub_ln951_fu_3390_p2) + $signed(32'd4294967272));

assign lshr_ln954_fu_3432_p2 = 40'd1099511627775 >> zext_ln954_fu_3428_p1;

assign lshr_ln961_fu_3534_p2 = tmp_V_5_fu_3353_p3 >> zext_ln961_fu_3530_p1;

assign m_1_fu_3564_p2 = (zext_ln958_fu_3556_p1 + zext_ln968_fu_3560_p1);

assign m_fu_3548_p3 = ((icmp_ln961_fu_3488_p2[0:0] == 1'b1) ? lshr_ln961_fu_3534_p2 : shl_ln962_fu_3510_p2);

assign or_ln956_1_fu_3448_p2 = (shl_ln956_fu_3442_p2 | lshr_ln954_fu_3432_p2);

assign p_Result_10_fu_3341_p3 = trunc_ln666_121_reg_4064[32'd39];

assign p_Result_11_fu_3370_p3 = {{24'd16777215}, {p_Result_s_fu_3360_p4}};

assign p_Result_12_fu_3480_p3 = tmp_V_5_fu_3353_p3[lsb_index_fu_3396_p2];

assign p_Result_13_fu_3620_p5 = {{zext_ln958_1_fu_3592_p1[63:32]}, {tmp_s_fu_3613_p3}, {zext_ln958_1_fu_3592_p1[22:0]}};

assign p_Result_8_fu_1410_p1 = data_V_fu_1350_p1[22:0];

assign p_Result_9_fu_1434_p1 = data_V_3_fu_1364_p1[22:0];

integer ap_tvar_int_0;

always @ (tmp_V_5_fu_3353_p3) begin
    for (ap_tvar_int_0 = 40 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 39 - 0) begin
            p_Result_s_fu_3360_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_3360_p4[ap_tvar_int_0] = tmp_V_5_fu_3353_p3[39 - ap_tvar_int_0];
        end
    end
end

assign r_V_2_fu_1488_p2 = zext_ln710_2_fu_1448_p1 >> zext_ln1306_fu_1478_p1;

assign r_V_4_fu_1494_p3 = ((isNeg_fu_1452_p3[0:0] == 1'b1) ? r_V_fu_1482_p2 : r_V_2_fu_1488_p2);

assign r_V_fu_1482_p2 = zext_ln710_2_fu_1448_p1 << zext_ln1306_fu_1478_p1;

assign ret_10_fu_1404_p2 = (zext_ln1026_fu_1388_p1 - zext_ln1494_fu_1378_p1);

assign ret_fu_1382_p2 = (zext_ln1494_fu_1378_p1 + 9'd11);

assign select_ln950_fu_3595_p3 = ((p_Result_6_reg_4086[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln953_fu_3516_p3 = ((icmp_ln953_fu_3412_p2[0:0] == 1'b1) ? icmp_ln956_fu_3460_p2 : p_Result_12_fu_3480_p3);

assign select_ln961_fu_3540_p3 = ((icmp_ln961_fu_3488_p2[0:0] == 1'b1) ? select_ln953_fu_3516_p3 : and_ln956_1_fu_3494_p2);

assign sext_ln1306_fu_1474_p1 = $signed(ush_fu_1466_p3);

assign shl_ln956_fu_3442_p2 = 40'd1 << zext_ln956_fu_3438_p1;

assign shl_ln962_fu_3510_p2 = tmp_V_5_fu_3353_p3 << zext_ln962_fu_3506_p1;

assign sub_ln1374_fu_1460_p2 = (9'd0 - ret_10_fu_1404_p2);

assign sub_ln951_fu_3390_p2 = (32'd40 - l_fu_3386_p1);

assign sub_ln954_fu_3422_p2 = (6'd1 - trunc_ln954_fu_3418_p1);

assign sub_ln962_fu_3500_p2 = (32'd25 - sub_ln951_fu_3390_p2);

assign sub_ln971_fu_3602_p2 = (8'd1 - trunc_ln950_reg_4091);

assign tmp_409_fu_1504_p3 = r_V_4_fu_1494_p3[32'd42];

assign tmp_410_fu_1520_p3 = trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_ap_return[32'd42];

assign tmp_412_fu_1604_p3 = trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_ap_return[32'd42];

assign tmp_413_fu_1650_p3 = trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_ap_return[32'd42];

assign tmp_414_fu_1696_p3 = trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_ap_return[32'd42];

assign tmp_416_fu_1784_p3 = trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return[32'd42];

assign tmp_417_fu_1830_p3 = trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return[32'd42];

assign tmp_418_fu_1876_p3 = trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return[32'd42];

assign tmp_420_fu_1964_p3 = trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_ap_return[32'd42];

assign tmp_421_fu_2010_p3 = trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_ap_return[32'd42];

assign tmp_422_fu_2056_p3 = trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_ap_return[32'd42];

assign tmp_424_fu_2145_p3 = trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_ap_return[32'd42];

assign tmp_425_fu_2191_p3 = trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_ap_return[32'd42];

assign tmp_426_fu_2237_p3 = trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_ap_return[32'd42];

assign tmp_428_fu_2326_p3 = trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_ap_return[32'd42];

assign tmp_429_fu_2373_p3 = trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_ap_return[32'd42];

assign tmp_430_fu_2419_p3 = trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_ap_return[32'd42];

assign tmp_432_fu_2508_p3 = trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_ap_return[32'd42];

assign tmp_433_fu_2555_p3 = trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return[32'd42];

assign tmp_434_fu_2602_p3 = trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_ap_return[32'd42];

assign tmp_436_fu_2691_p3 = trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_ap_return[32'd42];

assign tmp_437_fu_2738_p3 = trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_ap_return[32'd42];

assign tmp_438_fu_2785_p3 = trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_ap_return[32'd42];

assign tmp_440_fu_2875_p3 = trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_ap_return[32'd42];

assign tmp_441_fu_2922_p3 = trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_ap_return[32'd42];

assign tmp_442_fu_2969_p3 = trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_ap_return[32'd42];

assign tmp_444_fu_3059_p3 = trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_ap_return[32'd42];

assign tmp_445_fu_3106_p3 = trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_ap_return[32'd42];

assign tmp_446_fu_3153_p3 = trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_ap_return[32'd42];

assign tmp_448_fu_3243_p3 = trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_ap_return[32'd42];

assign tmp_449_fu_3290_p3 = trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_ap_return[32'd42];

assign tmp_450_fu_3321_p3 = trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_ap_return[32'd42];

assign tmp_452_fu_3402_p4 = {{lsb_index_fu_3396_p2[31:1]}};

assign tmp_453_fu_3466_p3 = lsb_index_fu_3396_p2[32'd31];

assign tmp_455_fu_1354_p4 = {{data_V_fu_1350_p1[30:23]}};

assign tmp_456_fu_1368_p4 = {{data_V_3_fu_1364_p1[30:23]}};

assign tmp_V_5_fu_3353_p3 = ((p_Result_10_fu_3341_p3[0:0] == 1'b1) ? tmp_V_fu_3348_p2 : trunc_ln666_121_reg_4064);

assign tmp_V_fu_3348_p2 = (40'd0 - trunc_ln666_121_reg_4064);


always @ (p_Result_11_fu_3370_p3) begin
    if (p_Result_11_fu_3370_p3[0] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd0;
    end else if (p_Result_11_fu_3370_p3[1] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd1;
    end else if (p_Result_11_fu_3370_p3[2] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd2;
    end else if (p_Result_11_fu_3370_p3[3] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd3;
    end else if (p_Result_11_fu_3370_p3[4] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd4;
    end else if (p_Result_11_fu_3370_p3[5] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd5;
    end else if (p_Result_11_fu_3370_p3[6] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd6;
    end else if (p_Result_11_fu_3370_p3[7] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd7;
    end else if (p_Result_11_fu_3370_p3[8] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd8;
    end else if (p_Result_11_fu_3370_p3[9] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd9;
    end else if (p_Result_11_fu_3370_p3[10] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd10;
    end else if (p_Result_11_fu_3370_p3[11] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd11;
    end else if (p_Result_11_fu_3370_p3[12] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd12;
    end else if (p_Result_11_fu_3370_p3[13] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd13;
    end else if (p_Result_11_fu_3370_p3[14] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd14;
    end else if (p_Result_11_fu_3370_p3[15] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd15;
    end else if (p_Result_11_fu_3370_p3[16] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd16;
    end else if (p_Result_11_fu_3370_p3[17] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd17;
    end else if (p_Result_11_fu_3370_p3[18] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd18;
    end else if (p_Result_11_fu_3370_p3[19] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd19;
    end else if (p_Result_11_fu_3370_p3[20] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd20;
    end else if (p_Result_11_fu_3370_p3[21] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd21;
    end else if (p_Result_11_fu_3370_p3[22] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd22;
    end else if (p_Result_11_fu_3370_p3[23] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd23;
    end else if (p_Result_11_fu_3370_p3[24] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd24;
    end else if (p_Result_11_fu_3370_p3[25] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd25;
    end else if (p_Result_11_fu_3370_p3[26] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd26;
    end else if (p_Result_11_fu_3370_p3[27] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd27;
    end else if (p_Result_11_fu_3370_p3[28] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd28;
    end else if (p_Result_11_fu_3370_p3[29] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd29;
    end else if (p_Result_11_fu_3370_p3[30] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd30;
    end else if (p_Result_11_fu_3370_p3[31] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd31;
    end else if (p_Result_11_fu_3370_p3[32] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd32;
    end else if (p_Result_11_fu_3370_p3[33] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd33;
    end else if (p_Result_11_fu_3370_p3[34] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd34;
    end else if (p_Result_11_fu_3370_p3[35] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd35;
    end else if (p_Result_11_fu_3370_p3[36] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd36;
    end else if (p_Result_11_fu_3370_p3[37] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd37;
    end else if (p_Result_11_fu_3370_p3[38] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd38;
    end else if (p_Result_11_fu_3370_p3[39] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd39;
    end else if (p_Result_11_fu_3370_p3[40] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd40;
    end else if (p_Result_11_fu_3370_p3[41] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd41;
    end else if (p_Result_11_fu_3370_p3[42] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd42;
    end else if (p_Result_11_fu_3370_p3[43] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd43;
    end else if (p_Result_11_fu_3370_p3[44] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd44;
    end else if (p_Result_11_fu_3370_p3[45] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd45;
    end else if (p_Result_11_fu_3370_p3[46] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd46;
    end else if (p_Result_11_fu_3370_p3[47] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd47;
    end else if (p_Result_11_fu_3370_p3[48] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd48;
    end else if (p_Result_11_fu_3370_p3[49] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd49;
    end else if (p_Result_11_fu_3370_p3[50] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd50;
    end else if (p_Result_11_fu_3370_p3[51] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd51;
    end else if (p_Result_11_fu_3370_p3[52] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd52;
    end else if (p_Result_11_fu_3370_p3[53] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd53;
    end else if (p_Result_11_fu_3370_p3[54] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd54;
    end else if (p_Result_11_fu_3370_p3[55] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd55;
    end else if (p_Result_11_fu_3370_p3[56] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd56;
    end else if (p_Result_11_fu_3370_p3[57] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd57;
    end else if (p_Result_11_fu_3370_p3[58] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd58;
    end else if (p_Result_11_fu_3370_p3[59] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd59;
    end else if (p_Result_11_fu_3370_p3[60] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd60;
    end else if (p_Result_11_fu_3370_p3[61] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd61;
    end else if (p_Result_11_fu_3370_p3[62] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd62;
    end else if (p_Result_11_fu_3370_p3[63] == 1'b1) begin
        tmp_fu_3378_p3 = 64'd63;
    end else begin
        tmp_fu_3378_p3 = 64'd64;
    end
end

assign tmp_s_fu_3613_p3 = {{p_Result_10_reg_4076}, {add_ln971_fu_3607_p2}};

assign trunc_ln1340_11_fu_1800_p4 = {{trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return[42:7]}};

assign trunc_ln1340_12_fu_1815_p4 = {{trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_ap_return[42:7]}};

assign trunc_ln1340_13_fu_1846_p4 = {{trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return[42:8]}};

assign trunc_ln1340_14_fu_1861_p4 = {{trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_ap_return[42:8]}};

assign trunc_ln1340_15_fu_1892_p4 = {{trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return[42:9]}};

assign trunc_ln1340_16_fu_1907_p4 = {{trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_ap_return[42:9]}};

assign trunc_ln1340_19_fu_1980_p4 = {{trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_ap_return[42:11]}};

assign trunc_ln1340_20_fu_1995_p4 = {{trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_ap_return[42:11]}};

assign trunc_ln1340_21_fu_2026_p4 = {{trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_ap_return[42:12]}};

assign trunc_ln1340_22_fu_2041_p4 = {{trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_ap_return[42:12]}};

assign trunc_ln1340_23_fu_2072_p4 = {{trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_ap_return[42:13]}};

assign trunc_ln1340_24_fu_2087_p4 = {{trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_ap_return[42:13]}};

assign trunc_ln1340_27_fu_2161_p4 = {{trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_ap_return[42:15]}};

assign trunc_ln1340_28_fu_2176_p4 = {{trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return[42:15]}};

assign trunc_ln1340_29_fu_2207_p4 = {{trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_ap_return[42:16]}};

assign trunc_ln1340_30_fu_2222_p4 = {{trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_ap_return[42:16]}};

assign trunc_ln1340_31_fu_2253_p4 = {{trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_ap_return[42:17]}};

assign trunc_ln1340_32_fu_2268_p4 = {{trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return[42:17]}};

assign trunc_ln1340_35_fu_2343_p4 = {{trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_ap_return[42:19]}};

assign trunc_ln1340_36_fu_2358_p4 = {{trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487_ap_return[42:19]}};

assign trunc_ln1340_37_fu_2389_p4 = {{trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_ap_return[42:20]}};

assign trunc_ln1340_38_fu_2404_p4 = {{trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494_ap_return[42:20]}};

assign trunc_ln1340_39_fu_2435_p4 = {{trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_ap_return[42:21]}};

assign trunc_ln1340_40_fu_2450_p4 = {{trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_ap_return[42:21]}};

assign trunc_ln1340_43_fu_2525_p4 = {{trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_ap_return[42:23]}};

assign trunc_ln1340_44_fu_2540_p4 = {{trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518_ap_return[42:23]}};

assign trunc_ln1340_45_fu_2572_p4 = {{trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return[42:24]}};

assign trunc_ln1340_46_fu_2587_p4 = {{trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525_ap_return[42:24]}};

assign trunc_ln1340_47_fu_2618_p4 = {{trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_ap_return[42:25]}};

assign trunc_ln1340_48_fu_2633_p4 = {{trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533_ap_return[42:25]}};

assign trunc_ln1340_4_fu_1620_p4 = {{trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_ap_return[42:3]}};

assign trunc_ln1340_51_fu_2708_p4 = {{trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_ap_return[42:27]}};

assign trunc_ln1340_52_fu_2723_p4 = {{trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549_ap_return[42:27]}};

assign trunc_ln1340_53_fu_2755_p4 = {{trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_ap_return[42:28]}};

assign trunc_ln1340_54_fu_2770_p4 = {{trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556_ap_return[42:28]}};

assign trunc_ln1340_55_fu_2802_p4 = {{trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_ap_return[42:29]}};

assign trunc_ln1340_56_fu_2817_p4 = {{trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564_ap_return[42:29]}};

assign trunc_ln1340_59_fu_2892_p4 = {{trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_ap_return[42:31]}};

assign trunc_ln1340_5_fu_1635_p4 = {{trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_ap_return[42:3]}};

assign trunc_ln1340_60_fu_2907_p4 = {{trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return[42:31]}};

assign trunc_ln1340_61_fu_2939_p4 = {{trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_ap_return[42:32]}};

assign trunc_ln1340_62_fu_2954_p4 = {{trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return[42:32]}};

assign trunc_ln1340_63_fu_2986_p4 = {{trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_ap_return[42:33]}};

assign trunc_ln1340_64_fu_3001_p4 = {{trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595_ap_return[42:33]}};

assign trunc_ln1340_67_fu_3076_p4 = {{trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_ap_return[42:35]}};

assign trunc_ln1340_68_fu_3091_p4 = {{trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611_ap_return[42:35]}};

assign trunc_ln1340_69_fu_3123_p4 = {{trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_ap_return[42:36]}};

assign trunc_ln1340_6_fu_1666_p4 = {{trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_ap_return[42:4]}};

assign trunc_ln1340_70_fu_3138_p4 = {{trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618_ap_return[42:36]}};

assign trunc_ln1340_71_fu_3170_p4 = {{trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_ap_return[42:37]}};

assign trunc_ln1340_72_fu_3185_p4 = {{trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626_ap_return[42:37]}};

assign trunc_ln1340_75_fu_3260_p4 = {{trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_ap_return[42:39]}};

assign trunc_ln1340_76_fu_3275_p4 = {{trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_return[42:39]}};

assign trunc_ln1340_77_fu_3306_p4 = {{trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_return[42:40]}};

assign trunc_ln1340_7_fu_1681_p4 = {{trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_ap_return[42:4]}};

assign trunc_ln1340_8_fu_1712_p4 = {{trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_ap_return[42:5]}};

assign trunc_ln1340_9_fu_1727_p4 = {{trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_ap_return[42:5]}};

assign trunc_ln1_fu_1536_p4 = {{trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_ap_return[42:1]}};

assign trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_611_b = $signed(trunc_ln1340_65_reg_4018);

assign trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_add = tmp_443_reg_4012;

assign trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_b = $signed(trunc_ln1340_66_reg_4023);

assign trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_618_b = $signed(trunc_ln1340_67_fu_3076_p4);

assign trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_add = trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_920_ap_return[32'd42];

assign trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_b = $signed(trunc_ln1340_68_fu_3091_p4);

assign trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_626_b = $signed(trunc_ln1340_69_fu_3123_p4);

assign trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_add = trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_927_ap_return[32'd42];

assign trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_b = $signed(trunc_ln1340_70_fu_3138_p4);

assign trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_634_b = $signed(trunc_ln1340_71_fu_3170_p4);

assign trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_add = trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_935_ap_return[32'd42];

assign trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_943_b = $signed(trunc_ln1340_72_fu_3185_p4);

assign trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_b = $signed(trunc_ln1340_73_reg_4054);

assign trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_add = tmp_447_reg_4048;

assign trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_b = $signed(trunc_ln1340_74_reg_4059);

assign trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_b = $signed(trunc_ln1340_75_fu_3260_p4);

assign trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_add = trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_951_ap_return[32'd42];

assign trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_b = $signed(trunc_ln1340_76_fu_3275_p4);

assign trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_add = trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_958_ap_return[32'd42];

assign trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_966_b = $signed(trunc_ln1340_77_fu_3306_p4);

assign trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_add = (tmp_413_fu_1650_p3 ^ 1'd1);

assign trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_378_b = $signed(trunc_ln1340_6_fu_1666_p4);

assign trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1326_add = (tmp_449_fu_3290_p3 ^ 1'd1);

assign trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1335_add = (tmp_450_fu_3321_p3 ^ 1'd1);

assign trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_add = trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_ap_return[32'd42];

assign trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_b = $signed(trunc_ln1340_7_fu_1681_p4);

assign trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_add = (tmp_414_fu_1696_p3 ^ 1'd1);

assign trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_386_b = $signed(trunc_ln1340_8_fu_1712_p4);

assign trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_add = trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_687_ap_return[32'd42];

assign trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_695_b = $signed(trunc_ln1340_9_fu_1727_p4);

assign trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_add = (tmp_415_reg_3725 ^ 1'd1);

assign trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_394_b = $signed(trunc_ln1340_s_reg_3731);

assign trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_add = tmp_415_reg_3725;

assign trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_b = $signed(trunc_ln1340_10_reg_3736);

assign trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_add = r_V_4_fu_1494_p3[32'd42];

assign trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_b = x_V_fu_1414_p4;

assign trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_add = (tmp_416_fu_1784_p3 ^ 1'd1);

assign trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_401_b = $signed(trunc_ln1340_11_fu_1800_p4);

assign trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_add = trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return[32'd42];

assign trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_b = $signed(trunc_ln1340_12_fu_1815_p4);

assign trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_add = (tmp_417_fu_1830_p3 ^ 1'd1);

assign trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_409_b = $signed(trunc_ln1340_13_fu_1846_p4);

assign trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_add = trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return[32'd42];

assign trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_b = $signed(trunc_ln1340_14_fu_1861_p4);

assign trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_add = (tmp_418_fu_1876_p3 ^ 1'd1);

assign trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_417_b = $signed(trunc_ln1340_15_fu_1892_p4);

assign trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_add = trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return[32'd42];

assign trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_726_b = $signed(trunc_ln1340_16_fu_1907_p4);

assign trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_add = (tmp_419_reg_3776 ^ 1'd1);

assign trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_425_b = $signed(trunc_ln1340_17_reg_3782);

assign trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_add = tmp_419_reg_3776;

assign trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_b = $signed(trunc_ln1340_18_reg_3787);

assign trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_add = (tmp_420_fu_1964_p3 ^ 1'd1);

assign trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_432_b = $signed(trunc_ln1340_19_fu_1980_p4);

assign trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_add = trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_734_ap_return[32'd42];

assign trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_b = $signed(trunc_ln1340_20_fu_1995_p4);

assign trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_add = (tmp_421_fu_2010_p3 ^ 1'd1);

assign trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_440_b = $signed(trunc_ln1340_21_fu_2026_p4);

assign trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_add = trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_741_ap_return[32'd42];

assign trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_b = $signed(trunc_ln1340_22_fu_2041_p4);

assign trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_add = (tmp_422_fu_2056_p3 ^ 1'd1);

assign trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_448_b = $signed(trunc_ln1340_23_fu_2072_p4);

assign trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_add = trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_749_ap_return[32'd42];

assign trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_757_b = $signed(trunc_ln1340_24_fu_2087_p4);

assign trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_add = (tmp_410_fu_1520_p3 ^ 1'd1);

assign trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_b = $signed(trunc_ln1_fu_1536_p4);

assign trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_b = $signed(trunc_ln1340_25_reg_3833);

assign trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_add = tmp_423_reg_3827;

assign trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_b = $signed(trunc_ln1340_26_reg_3838);

assign trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_add = (tmp_424_fu_2145_p3 ^ 1'd1);

assign trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_463_b = $signed(trunc_ln1340_27_fu_2161_p4);

assign trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_add = trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_765_ap_return[32'd42];

assign trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_b = $signed(trunc_ln1340_28_fu_2176_p4);

assign trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_add = (tmp_425_fu_2191_p3 ^ 1'd1);

assign trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_b = $signed(trunc_ln1340_29_fu_2207_p4);

assign trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_add = trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_772_ap_return[32'd42];

assign trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_b = $signed(trunc_ln1340_30_fu_2222_p4);

assign trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_add = trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_657_ap_return[32'd42];

assign trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_664_b = {{trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return[42:1]}};

assign trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_add = (tmp_426_fu_2237_p3 ^ 1'd1);

assign trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_479_b = $signed(trunc_ln1340_31_fu_2253_p4);

assign trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_add = trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_780_ap_return[32'd42];

assign trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_788_b = $signed(trunc_ln1340_32_fu_2268_p4);

assign trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_487_b = $signed(trunc_ln1340_33_reg_3879);

assign trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_add = tmp_427_reg_3873;

assign trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_b = $signed(trunc_ln1340_34_reg_3884);

assign trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_494_b = $signed(trunc_ln1340_35_fu_2343_p4);

assign trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_add = trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_796_ap_return[32'd42];

assign trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_b = $signed(trunc_ln1340_36_fu_2358_p4);

assign trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_add = (tmp_429_fu_2373_p3 ^ 1'd1);

assign trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_502_b = $signed(trunc_ln1340_37_fu_2389_p4);

assign trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_add = trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_803_ap_return[32'd42];

assign trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_b = $signed(trunc_ln1340_38_fu_2404_p4);

assign trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_add = (tmp_430_fu_2419_p3 ^ 1'd1);

assign trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_510_b = $signed(trunc_ln1340_39_fu_2435_p4);

assign trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_add = trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_811_ap_return[32'd42];

assign trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_b = $signed(trunc_ln1340_40_fu_2450_p4);

assign trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_518_b = $signed(trunc_ln1340_41_reg_3920);

assign trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_add = tmp_431_reg_3914;

assign trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_b = $signed(trunc_ln1340_42_reg_3925);

assign trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_525_b = $signed(trunc_ln1340_43_fu_2525_p4);

assign trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_add = trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_827_ap_return[32'd42];

assign trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_b = $signed(trunc_ln1340_44_fu_2540_p4);

assign trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_add = (tmp_411_reg_3679 ^ 1'd1);

assign trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_363_b = $signed(trunc_ln1340_2_reg_3685);

assign trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_533_b = $signed(trunc_ln1340_45_fu_2572_p4);

assign trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_add = trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return[32'd42];

assign trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_b = $signed(trunc_ln1340_46_fu_2587_p4);

assign trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_add = (tmp_434_fu_2602_p3 ^ 1'd1);

assign trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_541_b = $signed(trunc_ln1340_47_fu_2618_p4);

assign trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_add = trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_842_ap_return[32'd42];

assign trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_850_b = $signed(trunc_ln1340_48_fu_2633_p4);

assign trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_549_b = $signed(trunc_ln1340_49_reg_3956);

assign trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_add = tmp_435_reg_3950;

assign trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_b = $signed(trunc_ln1340_50_reg_3961);

assign trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_add = tmp_411_reg_3679;

assign trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_b = $signed(trunc_ln1340_3_reg_3690);

assign trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_556_b = $signed(trunc_ln1340_51_fu_2708_p4);

assign trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_add = trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_858_ap_return[32'd42];

assign trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_b = $signed(trunc_ln1340_52_fu_2723_p4);

assign trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_564_b = $signed(trunc_ln1340_53_fu_2755_p4);

assign trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_add = trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_865_ap_return[32'd42];

assign trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_b = $signed(trunc_ln1340_54_fu_2770_p4);

assign trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_b = $signed(trunc_ln1340_55_fu_2802_p4);

assign trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_add = trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_873_ap_return[32'd42];

assign trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_881_b = $signed(trunc_ln1340_56_fu_2817_p4);

assign trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_b = $signed(trunc_ln1340_57_reg_3987);

assign trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_add = tmp_439_reg_3981;

assign trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_b = $signed(trunc_ln1340_58_reg_3992);

assign trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_b = $signed(trunc_ln1340_59_fu_2892_p4);

assign trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_add = trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_889_ap_return[32'd42];

assign trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_b = $signed(trunc_ln1340_60_fu_2907_p4);

assign trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_595_b = $signed(trunc_ln1340_61_fu_2939_p4);

assign trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_add = trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_896_ap_return[32'd42];

assign trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_b = $signed(trunc_ln1340_62_fu_2954_p4);

assign trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_603_b = $signed(trunc_ln1340_63_fu_2986_p4);

assign trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_add = trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_904_ap_return[32'd42];

assign trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_912_b = $signed(trunc_ln1340_64_fu_3001_p4);

assign trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_add = (tmp_412_fu_1604_p3 ^ 1'd1);

assign trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_370_b = $signed(trunc_ln1340_4_fu_1620_p4);

assign trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_add = trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_672_ap_return[32'd42];

assign trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_679_b = $signed(trunc_ln1340_5_fu_1635_p4);

assign trunc_ln950_fu_3588_p1 = tmp_fu_3378_p3[7:0];

assign trunc_ln954_fu_3418_p1 = sub_ln951_fu_3390_p2[5:0];

assign trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_a = x_V_fu_1414_p4;

assign trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_add = (tmp_409_fu_1504_p3 ^ 1'd1);

assign ush_fu_1466_p3 = ((isNeg_fu_1452_p3[0:0] == 1'b1) ? sub_ln1374_fu_1460_p2 : ret_10_fu_1404_p2);

assign x_V_fu_1414_p4 = {{{{1'd1}, {p_Result_8_fu_1410_p1}}}, {16'd0}};

assign xor_ln182_10_fu_1950_p2 = (tmp_419_reg_3776 ^ 1'd1);

assign xor_ln182_11_fu_1973_p2 = (tmp_420_fu_1964_p3 ^ 1'd1);

assign xor_ln182_12_fu_2019_p2 = (tmp_421_fu_2010_p3 ^ 1'd1);

assign xor_ln182_13_fu_2065_p2 = (tmp_422_fu_2056_p3 ^ 1'd1);

assign xor_ln182_14_fu_2130_p2 = (tmp_423_reg_3827 ^ 1'd1);

assign xor_ln182_15_fu_2154_p2 = (tmp_424_fu_2145_p3 ^ 1'd1);

assign xor_ln182_16_fu_2200_p2 = (tmp_425_fu_2191_p3 ^ 1'd1);

assign xor_ln182_17_fu_2246_p2 = (tmp_426_fu_2237_p3 ^ 1'd1);

assign xor_ln182_18_fu_2311_p2 = (tmp_427_reg_3873 ^ 1'd1);

assign xor_ln182_19_fu_2335_p2 = (tmp_428_fu_2326_p3 ^ 1'd1);

assign xor_ln182_1_fu_1529_p2 = (tmp_410_fu_1520_p3 ^ 1'd1);

assign xor_ln182_20_fu_2382_p2 = (tmp_429_fu_2373_p3 ^ 1'd1);

assign xor_ln182_21_fu_2428_p2 = (tmp_430_fu_2419_p3 ^ 1'd1);

assign xor_ln182_22_fu_2493_p2 = (tmp_431_reg_3914 ^ 1'd1);

assign xor_ln182_23_fu_2517_p2 = (tmp_432_fu_2508_p3 ^ 1'd1);

assign xor_ln182_24_fu_2564_p2 = (tmp_433_fu_2555_p3 ^ 1'd1);

assign xor_ln182_25_fu_2611_p2 = (tmp_434_fu_2602_p3 ^ 1'd1);

assign xor_ln182_26_fu_2676_p2 = (tmp_435_reg_3950 ^ 1'd1);

assign xor_ln182_27_fu_2700_p2 = (tmp_436_fu_2691_p3 ^ 1'd1);

assign xor_ln182_28_fu_2747_p2 = (tmp_437_fu_2738_p3 ^ 1'd1);

assign xor_ln182_29_fu_2794_p2 = (tmp_438_fu_2785_p3 ^ 1'd1);

assign xor_ln182_2_fu_1590_p2 = (tmp_411_reg_3679 ^ 1'd1);

assign xor_ln182_30_fu_2860_p2 = (tmp_439_reg_3981 ^ 1'd1);

assign xor_ln182_31_fu_2884_p2 = (tmp_440_fu_2875_p3 ^ 1'd1);

assign xor_ln182_32_fu_2931_p2 = (tmp_441_fu_2922_p3 ^ 1'd1);

assign xor_ln182_33_fu_2978_p2 = (tmp_442_fu_2969_p3 ^ 1'd1);

assign xor_ln182_34_fu_3044_p2 = (tmp_443_reg_4012 ^ 1'd1);

assign xor_ln182_35_fu_3068_p2 = (tmp_444_fu_3059_p3 ^ 1'd1);

assign xor_ln182_36_fu_3115_p2 = (tmp_445_fu_3106_p3 ^ 1'd1);

assign xor_ln182_37_fu_3162_p2 = (tmp_446_fu_3153_p3 ^ 1'd1);

assign xor_ln182_38_fu_3228_p2 = (tmp_447_reg_4048 ^ 1'd1);

assign xor_ln182_39_fu_3252_p2 = (tmp_448_fu_3243_p3 ^ 1'd1);

assign xor_ln182_3_fu_1613_p2 = (tmp_412_fu_1604_p3 ^ 1'd1);

assign xor_ln182_4_fu_1659_p2 = (tmp_413_fu_1650_p3 ^ 1'd1);

assign xor_ln182_5_fu_1705_p2 = (tmp_414_fu_1696_p3 ^ 1'd1);

assign xor_ln182_6_fu_1770_p2 = (tmp_415_reg_3725 ^ 1'd1);

assign xor_ln182_7_fu_1793_p2 = (tmp_416_fu_1784_p3 ^ 1'd1);

assign xor_ln182_8_fu_1839_p2 = (tmp_417_fu_1830_p3 ^ 1'd1);

assign xor_ln182_9_fu_1885_p2 = (tmp_418_fu_1876_p3 ^ 1'd1);

assign xor_ln182_fu_1513_p2 = (tmp_409_fu_1504_p3 ^ 1'd1);

assign xor_ln956_fu_3474_p2 = (tmp_453_fu_3466_p3 ^ 1'd1);

assign y_V_fu_1438_p4 = {{{{1'd1}, {p_Result_9_fu_1434_p1}}}, {16'd0}};

assign zext_ln1026_fu_1388_p1 = tmp_455_fu_1354_p4;

assign zext_ln1306_fu_1478_p1 = $unsigned(sext_ln1306_fu_1474_p1);

assign zext_ln1494_fu_1378_p1 = tmp_456_fu_1368_p4;

assign zext_ln710_2_fu_1448_p1 = y_V_fu_1438_p4;

assign zext_ln954_fu_3428_p1 = sub_ln954_fu_3422_p2;

assign zext_ln956_fu_3438_p1 = lsb_index_fu_3396_p2;

assign zext_ln958_1_fu_3592_p1 = m_4_reg_4081;

assign zext_ln958_fu_3556_p1 = m_fu_3548_p3;

assign zext_ln961_fu_3530_p1 = add_ln961_fu_3524_p2;

assign zext_ln962_fu_3506_p1 = sub_ln962_fu_3500_p2;

assign zext_ln968_fu_3560_p1 = select_ln961_fu_3540_p3;

endmodule //stereolbm_accel_atan2_generic_float_s
