# ASIC-Design-of-Low-Power-Configurable-Multi-Clock-Digital-System-With-UART-Transceiver
RTL to GDS|| Implementation of a Digital System supporting Read, Write, Low-Power ALU Operation With/Without Operand Commands through core blocks operation with 50 MHz interfaced with 6.9 KHz UART peripheral.

###	Content: -
-	Efficient RTL Coding Using Verilog language
-	Building Advanced Self-checking Verilog Test-bench
-	TCL Scripting Language
-	Static Timing Analysis
-	Low Power Design Techniques
-	Clock Domain Crossing
-	RTL Synthesis on Design Compiler
-	Design For Testing (DFT) Insertion
-	Formal Verification Post-Synthesis & Post-DFT & Post-PnR
-	ASIC Flow including (Floorplanning, Pin Placement, Clock Tree Synthesis,      
- Placement, Routing, Timing Closure, Chip Finishing, Sign Off)
- Post-Layout Verification (Gate Level Simulation)

**Design Flow:**
- ğ™ğ™ğ™‡ ğ˜¿ğ™šğ™¨ğ™ğ™œğ™£ ğ™¤ğ™› 50 ğ™ˆğ™ƒğ™¯ ğ˜¾ğ™¡ğ™¤ğ™˜ğ™  ğ˜¿ğ™¤ğ™¢ğ™–ğ™ğ™£ ğ˜½ğ™¡ğ™¤ğ™˜ğ™ ğ™¨: System Controller , ALU , 16x8 Register File , Clock Gate. 
- ğ™ğ™ğ™‡ ğ˜¿ğ™šğ™¨ğ™ğ™œğ™£ ğ™¤ğ™› 9.6 ğ™†ğ™ƒğ™¯ ğ˜¾ğ™¡ğ™¤ğ™˜ğ™  ğ˜¿ğ™¤ğ™¢ğ™–ğ™ğ™£ ğ˜½ğ™¡ğ™¤ğ™˜ğ™ ğ™¨: UART Tx , UART Rx , Clock Divider. 
- ğ™ğ™ğ™‡ ğ˜¿ğ™šğ™¨ğ™ğ™œğ™£ ğ™¤ğ™› ğ˜¾ğ˜¿ğ˜¾ ğ˜½ğ™¡ğ™¤ğ™˜ğ™ ğ™¨: Bit Synchronizer , Data Synchronizer with Pulse Generator , Reset Synchronizer. 
- ğ™ğ™®ğ™¨ğ™©ğ™šğ™¢ ğ™„ğ™£ğ™©ğ™šğ™œğ™§ğ™–ğ™©ğ™ğ™¤ğ™£ ğ™–ğ™£ğ™™ ğ™‘ğ™šğ™§ğ™ğ™›ğ™ğ™˜ğ™–ğ™©ğ™ğ™¤ğ™£ Using Emulated Master Self-Checking Testbench. 
- ğ™ğ™®ğ™¨ğ™©ğ™šğ™¢ ğ˜¾ğ™¤ğ™£ğ™¨ğ™©ğ™§ğ™–ğ™ğ™£ğ™ğ™£ğ™œ Using Synthesis *TCL Scripts*. 
- ğ™ğ™®ğ™¨ğ™©ğ™šğ™¢ ğ™ğ™®ğ™£ğ™©ğ™ğ™šğ™¨ğ™ğ™¨ ğ™–ğ™£ğ™™ ğ™‡ğ™¤ğ™œğ™ğ™˜ğ™–ğ™¡ ğ™Šğ™¥ğ™©ğ™ğ™¢ğ™ğ™¯ğ™–ğ™©ğ™ğ™¤ğ™£ Using *Synopsys Design Compiler* Tool. 
- ğ˜¼ğ™£ğ™–ğ™¡ğ™®ğ™¯ğ™š ğ™ğ™ğ™¢ğ™ğ™£ğ™œ ğ™‹ğ™–ğ™©ğ™ğ™¨ and Fix Setup and Hold Violations. 
- ğ™‹ğ™¤ğ™¨ğ™©-ğ™ğ™®ğ™£ğ™©ğ™ğ™šğ™¨ğ™ğ™¨ ğ™ğ™¤ğ™§ğ™¢ğ™–ğ™¡ ğ™‘ğ™šğ™§ğ™ğ™›ğ™ğ™˜ğ™–ğ™©ğ™ğ™¤ğ™£ Using Synopsys Formality Tool. 
- ğ˜¿ğ™ğ™ ğ™ğ™˜ğ™–ğ™£ ğ˜¾ğ™ğ™–ğ™ğ™£ğ™¨ ğ™„ğ™£ğ™¨ğ™šğ™§ğ™©ğ™ğ™¤ğ™£ ğ™–ğ™£ğ™™ ğ™‹ğ™¤ğ™¨ğ™©-ğ˜¿ğ™ğ™ ğ™ğ™¤ğ™§ğ™¢ğ™–ğ™¡ ğ™‘ğ™šğ™§ğ™ğ™›ğ™ğ™˜ğ™–ğ™©ğ™ğ™¤ğ™£ Using *Synopsys Formality* Tool. 
- ğ˜¼ğ™ğ™„ğ˜¾ ğ™‹ğ™ğ™®ğ™¨ğ™ğ™˜ğ™–ğ™¡ ğ™„ğ™¢ğ™¥ğ™¡ğ™šğ™¢ğ™šğ™£ğ™©ğ™–ğ™©ğ™ğ™¤ğ™£ ğ™–ğ™£ğ™™ ğ™‚ğ˜¿ğ™ ğ™ğ™ğ™¡ğ™š ğ™‚ğ™šğ™£ğ™šğ™§ğ™–ğ™©ğ™ğ™¤ğ™£ Using *Cadence Innovus* Tool. 
- ğ˜¼ğ™ğ™„ğ˜¾ ğ™‹ğ™ğ™®ğ™¨ğ™ğ™˜ğ™–ğ™¡ ğ™‹ğ™¤ğ™¨ğ™©-ğ™‡ğ™–ğ™®ğ™¤ğ™ªğ™© ğ™ğ™ªğ™£ğ™˜ğ™©ğ™ğ™¤ğ™£ğ™–ğ™¡ ğ™‘ğ™šğ™§ğ™ğ™›ğ™ğ™˜ğ™–ğ™©ğ™ğ™¤ğ™£ Using Gate Level Simulations.


![image](https://github.com/mohos455/ASIC-Design-of-Low-Power-Configurable-Multi-Clock-Digital-System-With-UART-Transceiver/assets/106884579/0fdafa94-aa3a-41c5-9600-ea9615b7f77f)


### Project phases: -
-	RTL Design from Scratch of system blocks (ALU, Register File, Synchronous FIFO, Integer Clock Divider, Clock Gating, Synchronizers, Main Controller, UART TX, UART RX).
- Integrate and verify functionality through self-checking testbench. 
- Constraining the system using synthesis TCL scripts.
- 	Synthesize and optimize the design using design compiler tool.
- Analyze Timing paths and fix setup and hold violations.
- 	Verify Functionality equivalence using Formality tool
- Physical implementation of the system passing through ASIC flow phases and generate the GDS File.
- Verify functionality post-layout considering the actual delays. 

### EDA Tools used
- ModelSim
- design compiler 
- formality 
- innovus 
