$date
	Sat Dec 24 14:12:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq_detector_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module s1 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 1 ! out $end
$var reg 5 % shift_reg [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
0#
0"
x!
$end
#5
0!
b0 %
1"
#10
0"
0$
#15
1"
#20
0"
1#
#25
b1 %
1"
#30
0"
0#
#35
b10 %
1"
#40
0"
1#
#45
b101 %
1"
#50
0"
0#
#55
b1010 %
1"
#60
0"
1#
#65
b10101 %
1"
#70
0"
#75
b1011 %
1"
#80
0"
0#
#85
b10110 %
1"
#90
0"
1#
#95
b1101 %
1"
#100
0"
#105
1!
b11011 %
1"
#110
0"
0#
#115
0!
b0 %
1"
#120
0"
1#
#125
b1 %
1"
#130
0"
#135
b11 %
1"
#140
0"
0#
#145
b110 %
1"
#150
0"
1#
#155
b1101 %
1"
#160
0"
0#
#165
1!
b11010 %
1"
#170
0"
#175
0!
b0 %
1"
#180
0"
#185
1"
#190
0"
