multiline_comment|/*&n; * Carsten Langgaard, carstenl@mips.com&n; * Copyright (C) 1999, 2000 MIPS Technologies, Inc.  All rights reserved.&n; *&n; *  This program is free software; you can distribute it and/or modify it&n; *  under the terms of the GNU General Public License (Version 2) as&n; *  published by the Free Software Foundation.&n; *&n; *  This program is distributed in the hope it will be useful, but WITHOUT&n; *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or&n; *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License&n; *  for more details.&n; *&n; *  You should have received a copy of the GNU General Public License along&n; *  with this program; if not, write to the Free Software Foundation, Inc.,&n; *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.&n; *&n; * MIPS boards specific PCI support.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/mips-boards/bonito64.h&gt;
DECL|macro|PCI_ACCESS_READ
mdefine_line|#define PCI_ACCESS_READ  0
DECL|macro|PCI_ACCESS_WRITE
mdefine_line|#define PCI_ACCESS_WRITE 1
multiline_comment|/*&n; *  PCI configuration cycle AD bus definition&n; */
multiline_comment|/* Type 0 */
DECL|macro|PCI_CFG_TYPE0_REG_SHF
mdefine_line|#define PCI_CFG_TYPE0_REG_SHF           0
DECL|macro|PCI_CFG_TYPE0_FUNC_SHF
mdefine_line|#define PCI_CFG_TYPE0_FUNC_SHF          8
multiline_comment|/* Type 1 */
DECL|macro|PCI_CFG_TYPE1_REG_SHF
mdefine_line|#define PCI_CFG_TYPE1_REG_SHF           0
DECL|macro|PCI_CFG_TYPE1_FUNC_SHF
mdefine_line|#define PCI_CFG_TYPE1_FUNC_SHF          8
DECL|macro|PCI_CFG_TYPE1_DEV_SHF
mdefine_line|#define PCI_CFG_TYPE1_DEV_SHF           11
DECL|macro|PCI_CFG_TYPE1_BUS_SHF
mdefine_line|#define PCI_CFG_TYPE1_BUS_SHF           16
DECL|function|bonito64_pcibios_config_access
r_static
r_int
id|bonito64_pcibios_config_access
c_func
(paren
r_int
r_char
id|access_type
comma
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
id|u32
op_star
id|data
)paren
(brace
r_int
r_char
id|busnum
op_assign
id|bus-&gt;number
suffix:semicolon
id|u32
id|dummy
suffix:semicolon
id|u64
id|pci_addr
suffix:semicolon
multiline_comment|/* Algorithmics Bonito64 system controller. */
r_if
c_cond
(paren
(paren
id|busnum
op_eq
l_int|0
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
OG
l_int|21
)paren
)paren
(brace
multiline_comment|/* We number bus 0 devices from 0..21 */
r_return
op_minus
l_int|1
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_MIPS_BOARDS_GEN
r_if
c_cond
(paren
(paren
id|busnum
op_eq
l_int|0
)paren
op_logical_and
(paren
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_eq
l_int|17
)paren
)paren
(brace
multiline_comment|/* MIPS Core boards have Bonito connected as device 17 */
r_return
op_minus
l_int|1
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/* Clear cause register bits */
id|BONITO_PCICMD
op_or_assign
(paren
id|BONITO_PCICMD_MABORT_CLR
op_or
id|BONITO_PCICMD_MTABORT_CLR
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Setup pattern to be used as PCI &quot;address&quot; for&n;&t; * Type 0 cycle&n;&t; */
r_if
c_cond
(paren
id|busnum
op_eq
l_int|0
)paren
(brace
multiline_comment|/* IDSEL */
id|pci_addr
op_assign
(paren
id|u64
)paren
l_int|1
op_lshift
(paren
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_plus
l_int|10
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Bus number */
id|pci_addr
op_assign
id|busnum
op_lshift
id|PCI_CFG_TYPE1_BUS_SHF
suffix:semicolon
multiline_comment|/* Device number */
id|pci_addr
op_or_assign
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
op_lshift
id|PCI_CFG_TYPE1_DEV_SHF
suffix:semicolon
)brace
multiline_comment|/* Function (same for Type 0/1) */
id|pci_addr
op_or_assign
id|PCI_FUNC
c_func
(paren
id|devfn
)paren
op_lshift
id|PCI_CFG_TYPE0_FUNC_SHF
suffix:semicolon
multiline_comment|/* Register number (same for Type 0/1) */
id|pci_addr
op_or_assign
(paren
id|where
op_amp
op_complement
l_int|0x3
)paren
op_lshift
id|PCI_CFG_TYPE0_REG_SHF
suffix:semicolon
r_if
c_cond
(paren
id|busnum
op_eq
l_int|0
)paren
(brace
multiline_comment|/* Type 0 */
id|BONITO_PCIMAP_CFG
op_assign
id|pci_addr
op_rshift
l_int|16
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Type 1 */
id|BONITO_PCIMAP_CFG
op_assign
(paren
id|pci_addr
op_rshift
l_int|16
)paren
op_or
l_int|0x10000
suffix:semicolon
)brace
id|pci_addr
op_and_assign
l_int|0xffff
suffix:semicolon
multiline_comment|/* Flush Bonito register block */
id|dummy
op_assign
id|BONITO_PCIMAP_CFG
suffix:semicolon
id|iob
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* sync */
multiline_comment|/* Perform access */
r_if
c_cond
(paren
id|access_type
op_eq
id|PCI_ACCESS_WRITE
)paren
(brace
op_star
(paren
r_volatile
id|u32
op_star
)paren
(paren
id|_pcictrl_bonito_pcicfg
op_plus
(paren
id|u32
)paren
id|pci_addr
)paren
op_assign
op_star
(paren
id|u32
op_star
)paren
id|data
suffix:semicolon
multiline_comment|/* Wait till done */
r_while
c_loop
(paren
id|BONITO_PCIMSTAT
op_amp
l_int|0xF
)paren
suffix:semicolon
)brace
r_else
(brace
op_star
(paren
id|u32
op_star
)paren
id|data
op_assign
op_star
(paren
r_volatile
id|u32
op_star
)paren
(paren
id|_pcictrl_bonito_pcicfg
op_plus
(paren
id|u32
)paren
id|pci_addr
)paren
suffix:semicolon
)brace
multiline_comment|/* Detect Master/Target abort */
r_if
c_cond
(paren
id|BONITO_PCICMD
op_amp
(paren
id|BONITO_PCICMD_MABORT_CLR
op_or
id|BONITO_PCICMD_MTABORT_CLR
)paren
)paren
(brace
multiline_comment|/* Error occurred */
multiline_comment|/* Clear bits */
id|BONITO_PCICMD
op_or_assign
(paren
id|BONITO_PCICMD_MABORT_CLR
op_or
id|BONITO_PCICMD_MTABORT_CLR
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * We can&squot;t address 8 and 16 bit words directly.  Instead we have to&n; * read/write a 32bit word and mask/modify the data we actually want.&n; */
DECL|function|bonito64_pcibios_read
r_static
r_int
id|bonito64_pcibios_read
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
op_star
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
(paren
id|size
op_eq
l_int|2
)paren
op_logical_and
(paren
id|where
op_amp
l_int|1
)paren
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_else
r_if
c_cond
(paren
(paren
id|size
op_eq
l_int|4
)paren
op_logical_and
(paren
id|where
op_amp
l_int|3
)paren
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_if
c_cond
(paren
id|bonito64_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|size
op_eq
l_int|1
)paren
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xff
suffix:semicolon
r_else
r_if
c_cond
(paren
id|size
op_eq
l_int|2
)paren
op_star
id|val
op_assign
(paren
id|data
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
op_amp
l_int|0xffff
suffix:semicolon
r_else
op_star
id|val
op_assign
id|data
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|bonito64_pcibios_write
r_static
r_int
id|bonito64_pcibios_write
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|where
comma
r_int
id|size
comma
id|u32
id|val
)paren
(brace
id|u32
id|data
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
(paren
id|size
op_eq
l_int|2
)paren
op_logical_and
(paren
id|where
op_amp
l_int|1
)paren
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_else
r_if
c_cond
(paren
(paren
id|size
op_eq
l_int|4
)paren
op_logical_and
(paren
id|where
op_amp
l_int|3
)paren
)paren
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
r_if
c_cond
(paren
id|size
op_eq
l_int|4
)paren
id|data
op_assign
id|val
suffix:semicolon
r_else
(brace
r_if
c_cond
(paren
id|bonito64_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_READ
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|size
op_eq
l_int|1
)paren
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|size
op_eq
l_int|2
)paren
id|data
op_assign
(paren
id|data
op_amp
op_complement
(paren
l_int|0xffff
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
)paren
op_or
(paren
id|val
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_lshift
l_int|3
)paren
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|bonito64_pcibios_config_access
c_func
(paren
id|PCI_ACCESS_WRITE
comma
id|bus
comma
id|devfn
comma
id|where
comma
op_amp
id|data
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|variable|bonito64_pci_ops
r_struct
id|pci_ops
id|bonito64_pci_ops
op_assign
(brace
dot
id|read
op_assign
id|bonito64_pcibios_read
comma
dot
id|write
op_assign
id|bonito64_pcibios_write
)brace
suffix:semicolon
eof
