module module_0 (
    inout logic [id_1 : id_1] id_2
);
  always @(posedge 1 or posedge id_2) begin
    case (1)
      1: id_1 = 1;
      id_1: begin
        if (1) begin
          if (id_1)
            if (id_1[1])
              if (id_2)
                if (id_2 & 1) begin
                  id_1 <= (id_1[id_2]);
                end else begin
                  if (1) id_3 <= 1'h0;
                  else if (1) begin
                    id_3[id_3] <= id_3;
                  end
                end
        end
      end
      id_4: id_4 = id_4;
      id_4: id_4 <= id_4[id_4];
      id_4: id_4 = 1;
    endcase
  end
  always @(posedge 1) begin
    id_5 <= id_5;
  end
  id_6 id_7 ();
  always @(posedge id_7[id_5] or posedge 1) begin
    id_5 <= 1;
  end
  logic id_8;
endmodule
