// Seed: 975421367
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    output tri0  id_2
);
  assign module_1.id_12 = 0;
  logic id_4;
  ;
  assign id_4[-1'h0] = id_4;
  localparam id_5 = {1};
  logic id_6;
  ;
  always $clog2(55);
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd39
) (
    input wor id_0,
    output tri id_1,
    input uwire id_2,
    input tri1 id_3
    , id_35,
    output tri0 id_4,
    output wand id_5[-1 'h0 : id_12],
    input supply1 id_6,
    output tri1 id_7,
    output tri0 id_8,
    input wor id_9,
    output wor id_10,
    input supply1 id_11,
    input tri0 _id_12,
    input uwire id_13,
    input tri1 id_14,
    output wire id_15,
    input tri1 id_16,
    output tri1 id_17,
    output uwire id_18,
    input supply1 id_19,
    input wand id_20,
    input tri id_21,
    output wor id_22,
    input wand id_23,
    output tri0 id_24,
    output tri id_25
    , id_36,
    input tri0 id_26,
    output tri1 id_27,
    input supply0 id_28,
    input tri0 id_29,
    output tri1 id_30,
    input wire id_31,
    output tri1 id_32,
    inout tri0 id_33
);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_4,
      id_28,
      id_5
  );
endmodule
