

================================================================
== Vivado HLS Report for 'LOAD_IFM'
================================================================
* Date:           Tue Jun 11 17:39:59 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        LURAM-Test
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  678|  678|  678|  678|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  676|  676|         1|          1|          1|   676|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_flatten5)
	2  / (!exitcond_flatten5)
3 --> 

* FSM state operations: 

 <State 1> : 3.42ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%custom_Tc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tc)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%custom_Tr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tr)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i56* %input_dma_I_V_data, i1* %input_dma_I_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cast = zext i32 %custom_Tr_read to i64"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %custom_Tc_read to i64"
ST_1 : Operation 9 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast1"   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i66 @_ssdm_op_BitConcatenate.i66.i64.i2(i64 %bound, i2 0)"
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%tmp_43_mid = icmp sgt i32 %custom_Tc_read, 0" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:37]

 <State 2> : 6.87ns
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i66 [ 0, %0 ], [ %indvar_flatten_next5, %._crit_edge ]"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_mid2, %._crit_edge ]" [LURAM-Test/TEST_REF.cpp:37]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %0 ], [ %j_mid2, %._crit_edge ]" [LURAM-Test/TEST_REF.cpp:40]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%m = phi i31 [ 0, %0 ], [ %m_2, %._crit_edge ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%m_cast = zext i31 %m to i32" [LURAM-Test/TEST_REF.cpp:40]
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%tmp_s = icmp slt i32 %m_cast, %custom_Tc_read" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.13ns)   --->   "%exitcond_flatten5 = icmp eq i66 %indvar_flatten5, %tmp"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.10ns)   --->   "%indvar_flatten_next5 = add i66 %indvar_flatten5, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %5, label %.preheader.preheader"
ST_2 : Operation 23 [1/1] (0.67ns)   --->   "%i_5 = add i3 1, %i" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"
ST_2 : Operation 25 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.48ns)   --->   "%j_mid = select i1 %exitcond_flatten, i31 0, i31 %j" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node m_mid2)   --->   "%m_mid = select i1 %exitcond_flatten, i31 0, i31 %m" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.58ns)   --->   "%tmp_mid1 = icmp eq i3 %i_5, 3" [LURAM-Test/TEST_REF.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.58ns)   --->   "%tmp_40 = icmp eq i3 %i, 3" [LURAM-Test/TEST_REF.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp_40" [LURAM-Test/TEST_REF.cpp:48]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.67ns)   --->   "%tmp_t_mid1 = add i3 -3, %i" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_t_mid2)   --->   "%tmp_t = xor i3 %i, -4" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_t_mid2 = select i1 %exitcond_flatten, i3 %tmp_t_mid1, i3 %tmp_t" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%tmp_43_mid1 = select i1 %exitcond_flatten, i1 %tmp_43_mid, i1 %tmp_s" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.48ns)   --->   "%i_mid2 = select i1 %exitcond_flatten, i3 %i_5, i3 %i" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%j_4 = add i31 1, %j_mid" [LURAM-Test/TEST_REF.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.48ns) (out node of the LUT)   --->   "%m_mid2 = select i1 %tmp_43_mid1, i31 %m_mid, i31 0" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_60 = trunc i31 %j to i9" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_61 = select i1 %exitcond_flatten, i9 0, i9 %tmp_60" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_62 = trunc i31 %j_4 to i9" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 41 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_63 = select i1 %tmp_43_mid1, i9 %tmp_61, i9 %tmp_62" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.49ns)   --->   "%tmp_41 = mul i9 13, %tmp_63" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%j_mid2 = select i1 %tmp_43_mid1, i31 %j_mid, i31 %j_4" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [LURAM-Test/TEST_REF.cpp:40]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:42]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_52 = call { i56, i1 } @_ssdm_op_Read.axis.volatile.i56P.i1P(i56* %input_dma_I_V_data, i1* %input_dma_I_V_last)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_cast = extractvalue { i56, i1 } %empty_52, 0"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i56 %tmp_data_cast to i26" [LURAM-Test/source.h:35->LURAM-Test/source.h:41->LURAM-Test/TEST_REF.cpp:45]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_data2_V_loa = call i26 @_ssdm_op_PartSelect.i26.i56.i32.i32(i56 %tmp_data_cast, i32 26, i32 51)" [LURAM-Test/source.h:35->LURAM-Test/source.h:41->LURAM-Test/TEST_REF.cpp:45]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i31 %m_mid2 to i9" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 51 [1/1] (2.03ns)   --->   "%tmp_42 = add i9 %tmp_41, %tmp_65" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_46_cast = sext i9 %tmp_42 to i64" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%IFM_0_V_addr = getelementptr [169 x i26]* %IFM_0_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%IFM_1_V_addr = getelementptr [169 x i26]* %IFM_1_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%IFM_2_V_addr = getelementptr [169 x i26]* %IFM_2_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%IFM_3_V_addr = getelementptr [169 x i26]* %IFM_3_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%IFM_4_V_addr = getelementptr [169 x i26]* %IFM_4_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%IFM_5_V_addr = getelementptr [169 x i26]* %IFM_5_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%IFM_6_V_addr = getelementptr [169 x i26]* %IFM_6_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 60 [1/1] (0.72ns)   --->   "switch i3 %i_mid2, label %branch10 [
    i3 0, label %branch7
    i3 1, label %branch8
    i3 2, label %branch9
  ]" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "store i26 %tmp_64, i26* %IFM_2_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 63 [1/1] (1.23ns)   --->   "store i26 %tmp_64, i26* %IFM_1_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 65 [1/1] (1.23ns)   --->   "store i26 %tmp_64, i26* %IFM_0_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 67 [1/1] (1.23ns)   --->   "store i26 %tmp_64, i26* %IFM_3_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %._crit_edge, label %3" [LURAM-Test/TEST_REF.cpp:48]
ST_2 : Operation 70 [1/1] (0.58ns)   --->   "switch i3 %tmp_t_mid2, label %branch6 [
    i3 -4, label %branch4
    i3 -3, label %branch5
  ]" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 71 [1/1] (1.23ns)   --->   "store i26 %tmp_data_data2_V_loa, i26* %IFM_5_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %4" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 73 [1/1] (1.23ns)   --->   "store i26 %tmp_data_data2_V_loa, i26* %IFM_4_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %4" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 75 [1/1] (1.23ns)   --->   "store i26 %tmp_data_data2_V_loa, i26* %IFM_6_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %4" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_39)" [LURAM-Test/TEST_REF.cpp:50]
ST_2 : Operation 79 [1/1] (1.00ns)   --->   "%m_2 = add i31 %m_mid2, 1" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.08ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:40]

 <State 3> : 0.00ns
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [LURAM-Test/TEST_REF.cpp:53]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.42ns
The critical path consists of the following:
	wire read on port 'custom_Tc' [12]  (0 ns)
	'mul' operation ('bound') [17]  (3.42 ns)

 <State 2>: 6.87ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [24]  (0 ns)
	'icmp' operation ('exitcond_flatten') [35]  (1.13 ns)
	'select' operation ('j_mid', LURAM-Test/TEST_REF.cpp:40) [36]  (0.48 ns)
	'add' operation ('j_4', LURAM-Test/TEST_REF.cpp:38) [46]  (1.01 ns)
	'select' operation ('tmp_63', LURAM-Test/TEST_REF.cpp:46) [51]  (0.48 ns)
	'mul' operation ('tmp_41', LURAM-Test/TEST_REF.cpp:46) [52]  (0.494 ns)
	'add' operation ('tmp_42', LURAM-Test/TEST_REF.cpp:46) [61]  (2.04 ns)
	'getelementptr' operation ('IFM_2_V_addr', LURAM-Test/TEST_REF.cpp:46) [65]  (0 ns)
	'store' operation (LURAM-Test/TEST_REF.cpp:46) of variable 'tmp_64', LURAM-Test/source.h:35->LURAM-Test/source.h:41->LURAM-Test/TEST_REF.cpp:45 on array 'IFM_2_V' [72]  (1.24 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
