#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 29 18:33:31 2020
# Process ID: 2148
# Current directory: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7960 C:\MyProject\MyFPGA\SEA-Tutorial\Camera_Demo\Camera_Demo.xpr
# Log file: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/vivado.log
# Journal file: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz_1 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_1] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  AXIS_Data_RAM] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips AXIS_Data_RAM] -no_script -sync -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  RAM_Line] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips RAM_Line] -no_script -sync -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
report_ip_status -name ip_status 
open_hw
connect_hw_server
open_hw_target
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
reset_run impl_1
launch_runs impl_1 -jobs 4
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
reset_run impl_1
launch_runs impl_1 -jobs 4
set_property STEPS.WRITE_BITSTREAM.TCL.PRE {} [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
add_files -norecurse -scan_for_includes {C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Demo.v C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/Clk_Division.v C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/RGB_LED_Task.v C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Task.v C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_SK6805.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Task.v] -no_script -reset -force -quiet
remove_files  C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Task.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {15.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {290.478} CONFIG.CLKOUT1_PHASE_ERROR {133.882}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -of_objects [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
file delete -force C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_2 -dir c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_wiz_2} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_2]
generate_target {instantiation_template} [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
generate_target all [get_files  c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_2] }
export_ip_user_files -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
launch_runs -jobs 4 clk_wiz_2_synth_1
export_simulation -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {114.829} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {100} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {209.588} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_2 c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci
file delete -force c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
close [ open C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/render.v w ]
add_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/render.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
close_hw
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
