
SmartDrayer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006064  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e6c  08006170  08006170  00016170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fdc  08008fdc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08008fdc  08008fdc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008fdc  08008fdc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fdc  08008fdc  00018fdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fe0  08008fe0  00018fe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008fe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000594  20000070  08009054  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000604  08009054  00020604  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0010454b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007fc0  00000000  00000000  001245e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00003520  00000000  00000000  0012c5a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00003278  00000000  00000000  0012fac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001d9ef  00000000  00000000  00132d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00026906  00000000  00000000  0015072f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a3556  00000000  00000000  00177035  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0021a58b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000fb94  00000000  00000000  0021a608  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08006158 	.word	0x08006158

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08006158 	.word	0x08006158

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	7c1b      	ldrb	r3, [r3, #16]
 800016a:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000172:	461a      	mov	r2, r3
 8000174:	68fb      	ldr	r3, [r7, #12]
 8000176:	fb02 f303 	mul.w	r3, r2, r3
 800017a:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 800017c:	68fb      	ldr	r3, [r7, #12]
 800017e:	00db      	lsls	r3, r3, #3
 8000180:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000186:	68fa      	ldr	r2, [r7, #12]
 8000188:	2100      	movs	r1, #0
 800018a:	4618      	mov	r0, r3
 800018c:	f005 ff2b 	bl	8005fe6 <memset>
}
 8000190:	bf00      	nop
 8000192:	3710      	adds	r7, #16
 8000194:	46bd      	mov	sp, r7
 8000196:	bd80      	pop	{r7, pc}

08000198 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b086      	sub	sp, #24
 800019c:	af02      	add	r7, sp, #8
 800019e:	6078      	str	r0, [r7, #4]
 80001a0:	460b      	mov	r3, r1
 80001a2:	70fb      	strb	r3, [r7, #3]
 80001a4:	4613      	mov	r3, r2
 80001a6:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	7c1b      	ldrb	r3, [r3, #16]
 80001ae:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 80001b0:	78fb      	ldrb	r3, [r7, #3]
 80001b2:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80001b8:	60bb      	str	r3, [r7, #8]
  offset *= w;
 80001ba:	7bfb      	ldrb	r3, [r7, #15]
 80001bc:	b29b      	uxth	r3, r3
 80001be:	89ba      	ldrh	r2, [r7, #12]
 80001c0:	fb02 f303 	mul.w	r3, r2, r3
 80001c4:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 80001c6:	89bb      	ldrh	r3, [r7, #12]
 80001c8:	00db      	lsls	r3, r3, #3
 80001ca:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 80001cc:	89bb      	ldrh	r3, [r7, #12]
 80001ce:	68ba      	ldr	r2, [r7, #8]
 80001d0:	4413      	add	r3, r2
 80001d2:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80001d4:	7bf9      	ldrb	r1, [r7, #15]
 80001d6:	78ba      	ldrb	r2, [r7, #2]
 80001d8:	68bb      	ldr	r3, [r7, #8]
 80001da:	9300      	str	r3, [sp, #0]
 80001dc:	460b      	mov	r3, r1
 80001de:	2100      	movs	r1, #0
 80001e0:	6878      	ldr	r0, [r7, #4]
 80001e2:	f000 feef 	bl	8000fc4 <u8x8_DrawTile>
}
 80001e6:	bf00      	nop
 80001e8:	3710      	adds	r7, #16
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}

080001ee <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80001ee:	b580      	push	{r7, lr}
 80001f0:	b084      	sub	sp, #16
 80001f2:	af00      	add	r7, sp, #0
 80001f4:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80001f6:	2300      	movs	r3, #0
 80001f8:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000200:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000208:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	7c5b      	ldrb	r3, [r3, #17]
 8000210:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8000212:	7bba      	ldrb	r2, [r7, #14]
 8000214:	7bfb      	ldrb	r3, [r7, #15]
 8000216:	4619      	mov	r1, r3
 8000218:	6878      	ldr	r0, [r7, #4]
 800021a:	f7ff ffbd 	bl	8000198 <u8g2_send_tile_row>
    src_row++;
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	3301      	adds	r3, #1
 8000222:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8000224:	7bbb      	ldrb	r3, [r7, #14]
 8000226:	3301      	adds	r3, #1
 8000228:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 800022a:	7bfa      	ldrb	r2, [r7, #15]
 800022c:	7b7b      	ldrb	r3, [r7, #13]
 800022e:	429a      	cmp	r2, r3
 8000230:	d203      	bcs.n	800023a <u8g2_send_buffer+0x4c>
 8000232:	7bba      	ldrb	r2, [r7, #14]
 8000234:	7b3b      	ldrb	r3, [r7, #12]
 8000236:	429a      	cmp	r2, r3
 8000238:	d3eb      	bcc.n	8000212 <u8g2_send_buffer+0x24>
}
 800023a:	bf00      	nop
 800023c:	3710      	adds	r7, #16
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}

08000242 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8000242:	b580      	push	{r7, lr}
 8000244:	b082      	sub	sp, #8
 8000246:	af00      	add	r7, sp, #0
 8000248:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 800024a:	6878      	ldr	r0, [r7, #4]
 800024c:	f7ff ffcf 	bl	80001ee <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8000250:	6878      	ldr	r0, [r7, #4]
 8000252:	f000 ff08 	bl	8001066 <u8x8_RefreshDisplay>
}
 8000256:	bf00      	nop
 8000258:	3708      	adds	r7, #8
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
	...

08000260 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8000260:	b480      	push	{r7}
 8000262:	b083      	sub	sp, #12
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	2208      	movs	r2, #8
 800026c:	701a      	strb	r2, [r3, #0]
  return buf;
 800026e:	4b03      	ldr	r3, [pc, #12]	; (800027c <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8000270:	4618      	mov	r0, r3
 8000272:	370c      	adds	r7, #12
 8000274:	46bd      	mov	sp, r7
 8000276:	bc80      	pop	{r7}
 8000278:	4770      	bx	lr
 800027a:	bf00      	nop
 800027c:	2000008c 	.word	0x2000008c

08000280 <u8g2_Setup_st7565_nhd_c12864_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_erc12864_alt, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_nhd_c12864_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b088      	sub	sp, #32
 8000284:	af02      	add	r7, sp, #8
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	60b9      	str	r1, [r7, #8]
 800028a:	607a      	str	r2, [r7, #4]
 800028c:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_nhd_c12864, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	9300      	str	r3, [sp, #0]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	4a0b      	ldr	r2, [pc, #44]	; (80002c4 <u8g2_Setup_st7565_nhd_c12864_f+0x44>)
 8000296:	490c      	ldr	r1, [pc, #48]	; (80002c8 <u8g2_Setup_st7565_nhd_c12864_f+0x48>)
 8000298:	68f8      	ldr	r0, [r7, #12]
 800029a:	f000 ff43 	bl	8001124 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 800029e:	f107 0313 	add.w	r3, r7, #19
 80002a2:	4618      	mov	r0, r3
 80002a4:	f7ff ffdc 	bl	8000260 <u8g2_m_16_8_f>
 80002a8:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 80002aa:	7cfa      	ldrb	r2, [r7, #19]
 80002ac:	68bb      	ldr	r3, [r7, #8]
 80002ae:	9300      	str	r3, [sp, #0]
 80002b0:	4b06      	ldr	r3, [pc, #24]	; (80002cc <u8g2_Setup_st7565_nhd_c12864_f+0x4c>)
 80002b2:	6979      	ldr	r1, [r7, #20]
 80002b4:	68f8      	ldr	r0, [r7, #12]
 80002b6:	f000 f96f 	bl	8000598 <u8g2_SetupBuffer>
}
 80002ba:	bf00      	nop
 80002bc:	3718      	adds	r7, #24
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	08000ce9 	.word	0x08000ce9
 80002c8:	08000e85 	.word	0x08000e85
 80002cc:	0800041f 	.word	0x0800041f

080002d0 <u8g2_SetFontMode>:
    U8G2_FONT_MODE_SOLID
    U8G2_FONT_MODE_NONE
  This has been changed for the new font procedures  
*/
void u8g2_SetFontMode(u8g2_t *u8g2, uint8_t is_transparent)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	460b      	mov	r3, r1
 80002da:	70fb      	strb	r3, [r7, #3]
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	78fa      	ldrb	r2, [r7, #3]
 80002e0:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr

080002ee <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80002ee:	b480      	push	{r7}
 80002f0:	b083      	sub	sp, #12
 80002f2:	af00      	add	r7, sp, #0
 80002f4:	6078      	str	r0, [r7, #4]
  return 0;
 80002f6:	2300      	movs	r3, #0
}
 80002f8:	4618      	mov	r0, r3
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
	...

08000304 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	4a03      	ldr	r2, [pc, #12]	; (800031c <u8g2_SetFontPosBaseline+0x18>)
 8000310:	651a      	str	r2, [r3, #80]	; 0x50
}
 8000312:	bf00      	nop
 8000314:	370c      	adds	r7, #12
 8000316:	46bd      	mov	sp, r7
 8000318:	bc80      	pop	{r7}
 800031a:	4770      	bx	lr
 800031c:	080002ef 	.word	0x080002ef

08000320 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8000320:	b590      	push	{r4, r7, lr}
 8000322:	b085      	sub	sp, #20
 8000324:	af02      	add	r7, sp, #8
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	4608      	mov	r0, r1
 800032a:	4611      	mov	r1, r2
 800032c:	461a      	mov	r2, r3
 800032e:	4603      	mov	r3, r0
 8000330:	70fb      	strb	r3, [r7, #3]
 8000332:	460b      	mov	r3, r1
 8000334:	70bb      	strb	r3, [r7, #2]
 8000336:	4613      	mov	r3, r2
 8000338:	707b      	strb	r3, [r7, #1]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000340:	78ba      	ldrb	r2, [r7, #2]
 8000342:	1ad3      	subs	r3, r2, r3
 8000344:	70bb      	strb	r3, [r7, #2]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800034a:	7878      	ldrb	r0, [r7, #1]
 800034c:	78ba      	ldrb	r2, [r7, #2]
 800034e:	78f9      	ldrb	r1, [r7, #3]
 8000350:	7e3b      	ldrb	r3, [r7, #24]
 8000352:	9300      	str	r3, [sp, #0]
 8000354:	4603      	mov	r3, r0
 8000356:	6878      	ldr	r0, [r7, #4]
 8000358:	47a0      	blx	r4
}
 800035a:	bf00      	nop
 800035c:	370c      	adds	r7, #12
 800035e:	46bd      	mov	sp, r7
 8000360:	bd90      	pop	{r4, r7, pc}

08000362 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8000362:	b490      	push	{r4, r7}
 8000364:	b082      	sub	sp, #8
 8000366:	af00      	add	r7, sp, #0
 8000368:	4604      	mov	r4, r0
 800036a:	4608      	mov	r0, r1
 800036c:	4611      	mov	r1, r2
 800036e:	461a      	mov	r2, r3
 8000370:	4623      	mov	r3, r4
 8000372:	71fb      	strb	r3, [r7, #7]
 8000374:	4603      	mov	r3, r0
 8000376:	71bb      	strb	r3, [r7, #6]
 8000378:	460b      	mov	r3, r1
 800037a:	717b      	strb	r3, [r7, #5]
 800037c:	4613      	mov	r3, r2
 800037e:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 8000380:	797a      	ldrb	r2, [r7, #5]
 8000382:	79bb      	ldrb	r3, [r7, #6]
 8000384:	429a      	cmp	r2, r3
 8000386:	d20d      	bcs.n	80003a4 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8000388:	793a      	ldrb	r2, [r7, #4]
 800038a:	79fb      	ldrb	r3, [r7, #7]
 800038c:	429a      	cmp	r2, r3
 800038e:	d901      	bls.n	8000394 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8000390:	2301      	movs	r3, #1
 8000392:	e014      	b.n	80003be <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8000394:	797a      	ldrb	r2, [r7, #5]
 8000396:	793b      	ldrb	r3, [r7, #4]
 8000398:	429a      	cmp	r2, r3
 800039a:	d901      	bls.n	80003a0 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 800039c:	2301      	movs	r3, #1
 800039e:	e00e      	b.n	80003be <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80003a0:	2300      	movs	r3, #0
 80003a2:	e00c      	b.n	80003be <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 80003a4:	793a      	ldrb	r2, [r7, #4]
 80003a6:	79fb      	ldrb	r3, [r7, #7]
 80003a8:	429a      	cmp	r2, r3
 80003aa:	d907      	bls.n	80003bc <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 80003ac:	797a      	ldrb	r2, [r7, #5]
 80003ae:	793b      	ldrb	r3, [r7, #4]
 80003b0:	429a      	cmp	r2, r3
 80003b2:	d901      	bls.n	80003b8 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 80003b4:	2301      	movs	r3, #1
 80003b6:	e002      	b.n	80003be <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80003b8:	2300      	movs	r3, #0
 80003ba:	e000      	b.n	80003be <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 80003bc:	2300      	movs	r3, #0
    }
  }
}
 80003be:	4618      	mov	r0, r3
 80003c0:	3708      	adds	r7, #8
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc90      	pop	{r4, r7}
 80003c6:	4770      	bx	lr

080003c8 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
 80003d0:	4608      	mov	r0, r1
 80003d2:	4611      	mov	r1, r2
 80003d4:	461a      	mov	r2, r3
 80003d6:	4603      	mov	r3, r0
 80003d8:	70fb      	strb	r3, [r7, #3]
 80003da:	460b      	mov	r3, r1
 80003dc:	70bb      	strb	r3, [r7, #2]
 80003de:	4613      	mov	r3, r2
 80003e0:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	f893 0043 	ldrb.w	r0, [r3, #67]	; 0x43
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
 80003ee:	7c3b      	ldrb	r3, [r7, #16]
 80003f0:	78ba      	ldrb	r2, [r7, #2]
 80003f2:	f7ff ffb6 	bl	8000362 <u8g2_is_intersection_decision_tree>
 80003f6:	4603      	mov	r3, r0
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d101      	bne.n	8000400 <u8g2_IsIntersection+0x38>
    return 0; 
 80003fc:	2300      	movs	r3, #0
 80003fe:	e00a      	b.n	8000416 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	f893 0041 	ldrb.w	r0, [r3, #65]	; 0x41
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
 800040c:	787b      	ldrb	r3, [r7, #1]
 800040e:	78fa      	ldrb	r2, [r7, #3]
 8000410:	f7ff ffa7 	bl	8000362 <u8g2_is_intersection_decision_tree>
 8000414:	4603      	mov	r3, r0
}
 8000416:	4618      	mov	r0, r3
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}

0800041e <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800041e:	b480      	push	{r7}
 8000420:	b087      	sub	sp, #28
 8000422:	af00      	add	r7, sp, #0
 8000424:	6078      	str	r0, [r7, #4]
 8000426:	4608      	mov	r0, r1
 8000428:	4611      	mov	r1, r2
 800042a:	461a      	mov	r2, r3
 800042c:	4603      	mov	r3, r0
 800042e:	70fb      	strb	r3, [r7, #3]
 8000430:	460b      	mov	r3, r1
 8000432:	70bb      	strb	r3, [r7, #2]
 8000434:	4613      	mov	r3, r2
 8000436:	707b      	strb	r3, [r7, #1]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8000438:	78bb      	ldrb	r3, [r7, #2]
 800043a:	74fb      	strb	r3, [r7, #19]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800043c:	7cfb      	ldrb	r3, [r7, #19]
 800043e:	f003 0307 	and.w	r3, r3, #7
 8000442:	74fb      	strb	r3, [r7, #19]
  mask = 1;
 8000444:	2301      	movs	r3, #1
 8000446:	743b      	strb	r3, [r7, #16]
  mask <<= bit_pos;
 8000448:	7c3a      	ldrb	r2, [r7, #16]
 800044a:	7cfb      	ldrb	r3, [r7, #19]
 800044c:	fa02 f303 	lsl.w	r3, r2, r3
 8000450:	743b      	strb	r3, [r7, #16]

  or_mask = 0;
 8000452:	2300      	movs	r3, #0
 8000454:	74bb      	strb	r3, [r7, #18]
  xor_mask = 0;
 8000456:	2300      	movs	r3, #0
 8000458:	747b      	strb	r3, [r7, #17]
  if ( u8g2->draw_color <= 1 )
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000460:	2b01      	cmp	r3, #1
 8000462:	d801      	bhi.n	8000468 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8000464:	7c3b      	ldrb	r3, [r7, #16]
 8000466:	74bb      	strb	r3, [r7, #18]
  if ( u8g2->draw_color != 1 )
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800046e:	2b01      	cmp	r3, #1
 8000470:	d001      	beq.n	8000476 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8000472:	7c3b      	ldrb	r3, [r7, #16]
 8000474:	747b      	strb	r3, [r7, #17]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8000476:	78bb      	ldrb	r3, [r7, #2]
 8000478:	81fb      	strh	r3, [r7, #14]
  offset &= ~7;
 800047a:	89fb      	ldrh	r3, [r7, #14]
 800047c:	f023 0307 	bic.w	r3, r3, #7
 8000480:	81fb      	strh	r3, [r7, #14]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	7c1b      	ldrb	r3, [r3, #16]
 8000488:	b29b      	uxth	r3, r3
 800048a:	89fa      	ldrh	r2, [r7, #14]
 800048c:	fb02 f303 	mul.w	r3, r2, r3
 8000490:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000496:	617b      	str	r3, [r7, #20]
  ptr += offset;
 8000498:	89fb      	ldrh	r3, [r7, #14]
 800049a:	697a      	ldr	r2, [r7, #20]
 800049c:	4413      	add	r3, r2
 800049e:	617b      	str	r3, [r7, #20]
  ptr += x;
 80004a0:	78fb      	ldrb	r3, [r7, #3]
 80004a2:	697a      	ldr	r2, [r7, #20]
 80004a4:	4413      	add	r3, r2
 80004a6:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 80004a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d117      	bne.n	80004e0 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 80004b0:	697b      	ldr	r3, [r7, #20]
 80004b2:	781a      	ldrb	r2, [r3, #0]
 80004b4:	7cbb      	ldrb	r3, [r7, #18]
 80004b6:	4313      	orrs	r3, r2
 80004b8:	b2da      	uxtb	r2, r3
 80004ba:	697b      	ldr	r3, [r7, #20]
 80004bc:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 80004be:	697b      	ldr	r3, [r7, #20]
 80004c0:	781a      	ldrb	r2, [r3, #0]
 80004c2:	7c7b      	ldrb	r3, [r7, #17]
 80004c4:	4053      	eors	r3, r2
 80004c6:	b2da      	uxtb	r2, r3
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	701a      	strb	r2, [r3, #0]
	ptr++;
 80004cc:	697b      	ldr	r3, [r7, #20]
 80004ce:	3301      	adds	r3, #1
 80004d0:	617b      	str	r3, [r7, #20]
	len--;
 80004d2:	787b      	ldrb	r3, [r7, #1]
 80004d4:	3b01      	subs	r3, #1
 80004d6:	707b      	strb	r3, [r7, #1]
      } while( len != 0 );
 80004d8:	787b      	ldrb	r3, [r7, #1]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d1e8      	bne.n	80004b0 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 80004de:	e039      	b.n	8000554 <u8g2_ll_hvline_vertical_top_lsb+0x136>
      *ptr |= or_mask;
 80004e0:	697b      	ldr	r3, [r7, #20]
 80004e2:	781a      	ldrb	r2, [r3, #0]
 80004e4:	7cbb      	ldrb	r3, [r7, #18]
 80004e6:	4313      	orrs	r3, r2
 80004e8:	b2da      	uxtb	r2, r3
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	781a      	ldrb	r2, [r3, #0]
 80004f2:	7c7b      	ldrb	r3, [r7, #17]
 80004f4:	4053      	eors	r3, r2
 80004f6:	b2da      	uxtb	r2, r3
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 80004fc:	7cfb      	ldrb	r3, [r7, #19]
 80004fe:	3301      	adds	r3, #1
 8000500:	74fb      	strb	r3, [r7, #19]
      bit_pos &= 7;
 8000502:	7cfb      	ldrb	r3, [r7, #19]
 8000504:	f003 0307 	and.w	r3, r3, #7
 8000508:	74fb      	strb	r3, [r7, #19]
      len--;
 800050a:	787b      	ldrb	r3, [r7, #1]
 800050c:	3b01      	subs	r3, #1
 800050e:	707b      	strb	r3, [r7, #1]
      if ( bit_pos == 0 )
 8000510:	7cfb      	ldrb	r3, [r7, #19]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d115      	bne.n	8000542 <u8g2_ll_hvline_vertical_top_lsb+0x124>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800051c:	461a      	mov	r2, r3
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	4413      	add	r3, r2
 8000522:	617b      	str	r3, [r7, #20]
	if ( u8g2->draw_color <= 1 )
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800052a:	2b01      	cmp	r3, #1
 800052c:	d801      	bhi.n	8000532 <u8g2_ll_hvline_vertical_top_lsb+0x114>
	  or_mask  = 1;
 800052e:	2301      	movs	r3, #1
 8000530:	74bb      	strb	r3, [r7, #18]
	if ( u8g2->draw_color != 1 )
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000538:	2b01      	cmp	r3, #1
 800053a:	d008      	beq.n	800054e <u8g2_ll_hvline_vertical_top_lsb+0x130>
	  xor_mask = 1;
 800053c:	2301      	movs	r3, #1
 800053e:	747b      	strb	r3, [r7, #17]
 8000540:	e005      	b.n	800054e <u8g2_ll_hvline_vertical_top_lsb+0x130>
	or_mask <<= 1;
 8000542:	7cbb      	ldrb	r3, [r7, #18]
 8000544:	005b      	lsls	r3, r3, #1
 8000546:	74bb      	strb	r3, [r7, #18]
	xor_mask <<= 1;
 8000548:	7c7b      	ldrb	r3, [r7, #17]
 800054a:	005b      	lsls	r3, r3, #1
 800054c:	747b      	strb	r3, [r7, #17]
    } while( len != 0 );
 800054e:	787b      	ldrb	r3, [r7, #1]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d1c5      	bne.n	80004e0 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8000554:	bf00      	nop
 8000556:	371c      	adds	r7, #28
 8000558:	46bd      	mov	sp, r7
 800055a:	bc80      	pop	{r7}
 800055c:	4770      	bx	lr

0800055e <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 800055e:	b580      	push	{r7, lr}
 8000560:	b082      	sub	sp, #8
 8000562:	af00      	add	r7, sp, #0
 8000564:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2200      	movs	r2, #0
 800056a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  u8g2->clip_y0 = 0;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2200      	movs	r2, #0
 8000572:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	22ff      	movs	r2, #255	; 0xff
 800057a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	22ff      	movs	r2, #255	; 0xff
 8000582:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  u8g2->cb->update_page_win(u8g2);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	685b      	ldr	r3, [r3, #4]
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	4798      	blx	r3
}
 8000590:	bf00      	nop
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0
 800059e:	60f8      	str	r0, [r7, #12]
 80005a0:	60b9      	str	r1, [r7, #8]
 80005a2:	603b      	str	r3, [r7, #0]
 80005a4:	4613      	mov	r3, r2
 80005a6:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	2200      	movs	r2, #0
 80005ac:	64da      	str	r2, [r3, #76]	; 0x4c
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	683a      	ldr	r2, [r7, #0]
 80005b2:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	68ba      	ldr	r2, [r7, #8]
 80005b8:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	79fa      	ldrb	r2, [r7, #7]
 80005be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	2200      	movs	r2, #0
 80005c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	2200      	movs	r2, #0
 80005ce:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
  u8g2->bitmap_transparency = 0;
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	2200      	movs	r2, #0
 80005d6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  
  u8g2->draw_color = 1;
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	2201      	movs	r2, #1
 80005de:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  u8g2->is_auto_page_clear = 1;
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2201      	movs	r2, #1
 80005e6:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  
  u8g2->cb = u8g2_cb;
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	69ba      	ldr	r2, [r7, #24]
 80005ee:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	68f8      	ldr	r0, [r7, #12]
 80005f8:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 80005fa:	68f8      	ldr	r0, [r7, #12]
 80005fc:	f7ff ffaf 	bl	800055e <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8000600:	68f8      	ldr	r0, [r7, #12]
 8000602:	f7ff fe7f 	bl	8000304 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	2200      	movs	r2, #0
 800060a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
#endif
}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}

08000616 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8000616:	b480      	push	{r7}
 8000618:	b085      	sub	sp, #20
 800061a:	af00      	add	r7, sp, #0
 800061c:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800062a:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 800062c:	7bfb      	ldrb	r3, [r7, #15]
 800062e:	00db      	lsls	r3, r3, #3
 8000630:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	7bfa      	ldrb	r2, [r7, #15]
 8000636:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
  
  t = display_info->tile_width;
 800063a:	68bb      	ldr	r3, [r7, #8]
 800063c:	7c1b      	ldrb	r3, [r3, #16]
 800063e:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	2b1f      	cmp	r3, #31
 8000644:	d901      	bls.n	800064a <u8g2_update_dimension_common+0x34>
    t = 31;
 8000646:	231f      	movs	r3, #31
 8000648:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 800064a:	7bfb      	ldrb	r3, [r7, #15]
 800064c:	00db      	lsls	r3, r3, #3
 800064e:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	7bfa      	ldrb	r2, [r7, #15]
 8000654:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800065e:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	7bfa      	ldrb	r2, [r7, #15]
 800066a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  t = u8g2->tile_buf_height;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000674:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8000676:	7bfb      	ldrb	r3, [r7, #15]
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800067e:	4413      	add	r3, r2
 8000680:	68ba      	ldr	r2, [r7, #8]
 8000682:	7c52      	ldrb	r2, [r2, #17]
 8000684:	4293      	cmp	r3, r2
 8000686:	dd06      	ble.n	8000696 <u8g2_update_dimension_common+0x80>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8000688:	68bb      	ldr	r3, [r7, #8]
 800068a:	7c5a      	ldrb	r2, [r3, #17]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000692:	1ad3      	subs	r3, r2, r3
 8000694:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8000696:	7bfb      	ldrb	r3, [r7, #15]
 8000698:	00db      	lsls	r3, r3, #3
 800069a:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  u8g2->buf_y1 = u8g2->buf_y0;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  u8g2->buf_y1 += t;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 80006ba:	7bfb      	ldrb	r3, [r7, #15]
 80006bc:	4413      	add	r3, r2
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	22f0      	movs	r2, #240	; 0xf0
 80006ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  if ( display_info->pixel_width <= 240 )
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	8a9b      	ldrh	r3, [r3, #20]
 80006d2:	2bf0      	cmp	r3, #240	; 0xf0
 80006d4:	d805      	bhi.n	80006e2 <u8g2_update_dimension_common+0xcc>
    u8g2->width = display_info->pixel_width;
 80006d6:	68bb      	ldr	r3, [r7, #8]
 80006d8:	8a9b      	ldrh	r3, [r3, #20]
 80006da:	b2da      	uxtb	r2, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  u8g2->height = display_info->pixel_height;
 80006e2:	68bb      	ldr	r3, [r7, #8]
 80006e4:	8adb      	ldrh	r3, [r3, #22]
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
#endif

}
 80006ee:	bf00      	nop
 80006f0:	3714      	adds	r7, #20
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr

080006f8 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af02      	add	r7, sp, #8
 80006fe:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	f893 0046 	ldrb.w	r0, [r3, #70]	; 0x46
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000718:	9300      	str	r3, [sp, #0]
 800071a:	4603      	mov	r3, r0
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f7ff fe53 	bl	80003c8 <u8g2_IsIntersection>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d104      	bne.n	8000732 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2200      	movs	r2, #0
 800072c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8000730:	e03b      	b.n	80007aa <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	2201      	movs	r2, #1
 8000736:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000746:	429a      	cmp	r2, r3
 8000748:	d205      	bcs.n	8000756 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8000762:	429a      	cmp	r2, r3
 8000764:	d905      	bls.n	8000772 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800077e:	429a      	cmp	r2, r3
 8000780:	d205      	bcs.n	800078e <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800079a:	429a      	cmp	r2, r3
 800079c:	d905      	bls.n	80007aa <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b082      	sub	sp, #8
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 80007ba:	6878      	ldr	r0, [r7, #4]
 80007bc:	f7ff ff2b 	bl	8000616 <u8g2_update_dimension_common>
}
 80007c0:	bf00      	nop
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2200      	movs	r2, #0
 80007d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
  u8g2->user_y0 = u8g2->buf_y0;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->user_y1 = u8g2->buf_y1;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 80007fc:	6878      	ldr	r0, [r7, #4]
 80007fe:	f7ff ff7b 	bl	80006f8 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}

0800080a <u8g2_update_dimension_r1>:


void u8g2_update_dimension_r1(u8g2_t *u8g2)
{
 800080a:	b580      	push	{r7, lr}
 800080c:	b082      	sub	sp, #8
 800080e:	af00      	add	r7, sp, #0
 8000810:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	f7ff feff 	bl	8000616 <u8g2_update_dimension_common>
  
  u8g2->height = u8g2_GetU8x8(u8g2)->display_info->pixel_width;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	8a9b      	ldrh	r3, [r3, #20]
 800081e:	b2da      	uxtb	r2, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  u8g2->width = u8g2_GetU8x8(u8g2)->display_info->pixel_height;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	8adb      	ldrh	r3, [r3, #22]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  
}
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <u8g2_update_page_win_r1>:

void u8g2_update_page_win_r1(u8g2_t *u8g2)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = u8g2->buf_y0;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->user_x1 = u8g2->buf_y1;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
  u8g2->user_y0 = 0;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2200      	movs	r2, #0
 8000860:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->user_y1 = u8g2->height;	/* pixel_buf_width replaced with height (which is the real pixel width) */
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8000870:	6878      	ldr	r0, [r7, #4]
 8000872:	f7ff ff41 	bl	80006f8 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <u8g2_update_dimension_r2>:

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 800087e:	b580      	push	{r7, lr}
 8000880:	b082      	sub	sp, #8
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 8000886:	6878      	ldr	r0, [r7, #4]
 8000888:	f7ff fec5 	bl	8000616 <u8g2_update_dimension_common>
}
 800088c:	bf00      	nop
 800088e:	3708      	adds	r7, #8
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2200      	movs	r2, #0
 80008a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2200      	movs	r2, #0
 80008b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  if ( u8g2->height >= u8g2->buf_y1 )
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d30a      	bcc.n	80008de <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80008ea:	1ad3      	subs	r3, r2, r3
 80008ec:	b2da      	uxtb	r2, r3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f7ff feff 	bl	80006f8 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}

08000902 <u8g2_update_dimension_r3>:


void u8g2_update_dimension_r3(u8g2_t *u8g2)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	b082      	sub	sp, #8
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	f7ff fe83 	bl	8000616 <u8g2_update_dimension_common>
  
  u8g2->height = u8g2_GetU8x8(u8g2)->display_info->pixel_width;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	8a9b      	ldrh	r3, [r3, #20]
 8000916:	b2da      	uxtb	r2, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  u8g2->width = u8g2_GetU8x8(u8g2)->display_info->pixel_height;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	8adb      	ldrh	r3, [r3, #22]
 8000924:	b2da      	uxtb	r2, r3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f

}
 800092c:	bf00      	nop
 800092e:	3708      	adds	r7, #8
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}

08000934 <u8g2_update_page_win_r3>:

void u8g2_update_page_win_r3(u8g2_t *u8g2)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->width */
  u8g2->user_x0 = 0;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	2200      	movs	r2, #0
 8000940:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  if ( u8g2->width >= u8g2->buf_y1 )
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000950:	429a      	cmp	r2, r3
 8000952:	d30a      	bcc.n	800096a <u8g2_update_page_win_r3+0x36>
    u8g2->user_x0 = u8g2->width - u8g2->buf_y1;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	b2da      	uxtb	r2, r3
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->user_x1 = u8g2->width - u8g2->buf_y0;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000976:	1ad3      	subs	r3, r2, r3
 8000978:	b2da      	uxtb	r2, r3
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
  u8g2->user_y0 = 0;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2200      	movs	r2, #0
 8000984:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->user_y1 = u8g2->height;	/* pixel_buf_width replaced with height (pixel_width) */
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff feaf 	bl	80006f8 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b084      	sub	sp, #16
 80009a6:	af02      	add	r7, sp, #8
 80009a8:	6078      	str	r0, [r7, #4]
 80009aa:	4608      	mov	r0, r1
 80009ac:	4611      	mov	r1, r2
 80009ae:	461a      	mov	r2, r3
 80009b0:	4603      	mov	r3, r0
 80009b2:	70fb      	strb	r3, [r7, #3]
 80009b4:	460b      	mov	r3, r1
 80009b6:	70bb      	strb	r3, [r7, #2]
 80009b8:	4613      	mov	r3, r2
 80009ba:	707b      	strb	r3, [r7, #1]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 80009bc:	7878      	ldrb	r0, [r7, #1]
 80009be:	78ba      	ldrb	r2, [r7, #2]
 80009c0:	78f9      	ldrb	r1, [r7, #3]
 80009c2:	7c3b      	ldrb	r3, [r7, #16]
 80009c4:	9300      	str	r3, [sp, #0]
 80009c6:	4603      	mov	r3, r0
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff fca9 	bl	8000320 <u8g2_draw_hv_line_2dir>
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <u8g2_draw_l90_r1>:
  u8g2_draw_hv_line_2dir(u8g2, xx, y, len, dir);
}

/* dir = 0 or 1 */
void u8g2_draw_l90_r1(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b086      	sub	sp, #24
 80009da:	af02      	add	r7, sp, #8
 80009dc:	6078      	str	r0, [r7, #4]
 80009de:	4608      	mov	r0, r1
 80009e0:	4611      	mov	r1, r2
 80009e2:	461a      	mov	r2, r3
 80009e4:	4603      	mov	r3, r0
 80009e6:	70fb      	strb	r3, [r7, #3]
 80009e8:	460b      	mov	r3, r1
 80009ea:	70bb      	strb	r3, [r7, #2]
 80009ec:	4613      	mov	r3, r2
 80009ee:	707b      	strb	r3, [r7, #1]

#ifdef __unix
  assert( dir <= 1 );
#endif
  
  yy = x;
 80009f0:	78fb      	ldrb	r3, [r7, #3]
 80009f2:	73bb      	strb	r3, [r7, #14]
  
  xx = u8g2->height;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80009fa:	73fb      	strb	r3, [r7, #15]
  xx -= y;
 80009fc:	7bfa      	ldrb	r2, [r7, #15]
 80009fe:	78bb      	ldrb	r3, [r7, #2]
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	73fb      	strb	r3, [r7, #15]
  xx--;
 8000a04:	7bfb      	ldrb	r3, [r7, #15]
 8000a06:	3b01      	subs	r3, #1
 8000a08:	73fb      	strb	r3, [r7, #15]
  
  dir ++;
 8000a0a:	7e3b      	ldrb	r3, [r7, #24]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	763b      	strb	r3, [r7, #24]
  if ( dir == 2 )
 8000a10:	7e3b      	ldrb	r3, [r7, #24]
 8000a12:	2b02      	cmp	r3, #2
 8000a14:	d108      	bne.n	8000a28 <u8g2_draw_l90_r1+0x52>
  {
    xx -= len;
 8000a16:	7bfa      	ldrb	r2, [r7, #15]
 8000a18:	787b      	ldrb	r3, [r7, #1]
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	73fb      	strb	r3, [r7, #15]
    xx++;
 8000a1e:	7bfb      	ldrb	r3, [r7, #15]
 8000a20:	3301      	adds	r3, #1
 8000a22:	73fb      	strb	r3, [r7, #15]
    dir = 0;
 8000a24:	2300      	movs	r3, #0
 8000a26:	763b      	strb	r3, [r7, #24]
  }
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8000a28:	7878      	ldrb	r0, [r7, #1]
 8000a2a:	7bba      	ldrb	r2, [r7, #14]
 8000a2c:	7bf9      	ldrb	r1, [r7, #15]
 8000a2e:	7e3b      	ldrb	r3, [r7, #24]
 8000a30:	9300      	str	r3, [sp, #0]
 8000a32:	4603      	mov	r3, r0
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff fc73 	bl	8000320 <u8g2_draw_hv_line_2dir>
}
 8000a3a:	bf00      	nop
 8000a3c:	3710      	adds	r7, #16
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <u8g2_draw_l90_r2>:

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b086      	sub	sp, #24
 8000a46:	af02      	add	r7, sp, #8
 8000a48:	6078      	str	r0, [r7, #4]
 8000a4a:	4608      	mov	r0, r1
 8000a4c:	4611      	mov	r1, r2
 8000a4e:	461a      	mov	r2, r3
 8000a50:	4603      	mov	r3, r0
 8000a52:	70fb      	strb	r3, [r7, #3]
 8000a54:	460b      	mov	r3, r1
 8000a56:	70bb      	strb	r3, [r7, #2]
 8000a58:	4613      	mov	r3, r2
 8000a5a:	707b      	strb	r3, [r7, #1]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000a62:	73bb      	strb	r3, [r7, #14]
  yy -= y;
 8000a64:	7bba      	ldrb	r2, [r7, #14]
 8000a66:	78bb      	ldrb	r3, [r7, #2]
 8000a68:	1ad3      	subs	r3, r2, r3
 8000a6a:	73bb      	strb	r3, [r7, #14]
  
  xx = u8g2->width;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8000a72:	73fb      	strb	r3, [r7, #15]
  xx -= x;
 8000a74:	7bfa      	ldrb	r2, [r7, #15]
 8000a76:	78fb      	ldrb	r3, [r7, #3]
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	73fb      	strb	r3, [r7, #15]
  
  if ( dir == 0 )
 8000a7c:	7e3b      	ldrb	r3, [r7, #24]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d107      	bne.n	8000a92 <u8g2_draw_l90_r2+0x50>
  {
    yy--;
 8000a82:	7bbb      	ldrb	r3, [r7, #14]
 8000a84:	3b01      	subs	r3, #1
 8000a86:	73bb      	strb	r3, [r7, #14]
    xx -= len;
 8000a88:	7bfa      	ldrb	r2, [r7, #15]
 8000a8a:	787b      	ldrb	r3, [r7, #1]
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	73fb      	strb	r3, [r7, #15]
 8000a90:	e009      	b.n	8000aa6 <u8g2_draw_l90_r2+0x64>
  }
  else if ( dir == 1 )
 8000a92:	7e3b      	ldrb	r3, [r7, #24]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d106      	bne.n	8000aa6 <u8g2_draw_l90_r2+0x64>
  {
    xx--;
 8000a98:	7bfb      	ldrb	r3, [r7, #15]
 8000a9a:	3b01      	subs	r3, #1
 8000a9c:	73fb      	strb	r3, [r7, #15]
    yy -= len;
 8000a9e:	7bba      	ldrb	r2, [r7, #14]
 8000aa0:	787b      	ldrb	r3, [r7, #1]
 8000aa2:	1ad3      	subs	r3, r2, r3
 8000aa4:	73bb      	strb	r3, [r7, #14]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8000aa6:	7878      	ldrb	r0, [r7, #1]
 8000aa8:	7bba      	ldrb	r2, [r7, #14]
 8000aaa:	7bf9      	ldrb	r1, [r7, #15]
 8000aac:	7e3b      	ldrb	r3, [r7, #24]
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f7ff fc34 	bl	8000320 <u8g2_draw_hv_line_2dir>
}
 8000ab8:	bf00      	nop
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <u8g2_draw_l90_r3>:

void u8g2_draw_l90_r3(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af02      	add	r7, sp, #8
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	4608      	mov	r0, r1
 8000aca:	4611      	mov	r1, r2
 8000acc:	461a      	mov	r2, r3
 8000ace:	4603      	mov	r3, r0
 8000ad0:	70fb      	strb	r3, [r7, #3]
 8000ad2:	460b      	mov	r3, r1
 8000ad4:	70bb      	strb	r3, [r7, #2]
 8000ad6:	4613      	mov	r3, r2
 8000ad8:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t xx, yy;

  xx = y;
 8000ada:	78bb      	ldrb	r3, [r7, #2]
 8000adc:	73bb      	strb	r3, [r7, #14]
  
  yy = u8g2->width;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8000ae4:	73fb      	strb	r3, [r7, #15]
  yy -= x;
 8000ae6:	7bfa      	ldrb	r2, [r7, #15]
 8000ae8:	78fb      	ldrb	r3, [r7, #3]
 8000aea:	1ad3      	subs	r3, r2, r3
 8000aec:	73fb      	strb	r3, [r7, #15]
  
  if ( dir == 0 )
 8000aee:	7e3b      	ldrb	r3, [r7, #24]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d10c      	bne.n	8000b0e <u8g2_draw_l90_r3+0x4e>
  {
    yy--;
 8000af4:	7bfb      	ldrb	r3, [r7, #15]
 8000af6:	3b01      	subs	r3, #1
 8000af8:	73fb      	strb	r3, [r7, #15]
    yy -= len;
 8000afa:	7bfa      	ldrb	r2, [r7, #15]
 8000afc:	787b      	ldrb	r3, [r7, #1]
 8000afe:	1ad3      	subs	r3, r2, r3
 8000b00:	73fb      	strb	r3, [r7, #15]
    yy++;
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	3301      	adds	r3, #1
 8000b06:	73fb      	strb	r3, [r7, #15]
    dir = 1;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	763b      	strb	r3, [r7, #24]
 8000b0c:	e004      	b.n	8000b18 <u8g2_draw_l90_r3+0x58>
  }
  else
  {
    yy--;
 8000b0e:	7bfb      	ldrb	r3, [r7, #15]
 8000b10:	3b01      	subs	r3, #1
 8000b12:	73fb      	strb	r3, [r7, #15]
    dir = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	763b      	strb	r3, [r7, #24]
  }
  
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8000b18:	7878      	ldrb	r0, [r7, #1]
 8000b1a:	7bfa      	ldrb	r2, [r7, #15]
 8000b1c:	7bb9      	ldrb	r1, [r7, #14]
 8000b1e:	7e3b      	ldrb	r3, [r7, #24]
 8000b20:	9300      	str	r3, [sp, #0]
 8000b22:	4603      	mov	r3, r0
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff fbfb 	bl	8000320 <u8g2_draw_hv_line_2dir>
}
 8000b2a:	bf00      	nop
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8000b32:	b590      	push	{r4, r7, lr}
 8000b34:	b083      	sub	sp, #12
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
 8000b3a:	460b      	mov	r3, r1
 8000b3c:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	691c      	ldr	r4, [r3, #16]
 8000b42:	78fa      	ldrb	r2, [r7, #3]
 8000b44:	2300      	movs	r3, #0
 8000b46:	2120      	movs	r1, #32
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	47a0      	blx	r4
 8000b4c:	4603      	mov	r3, r0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd90      	pop	{r4, r7, pc}

08000b56 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8000b56:	b590      	push	{r4, r7, lr}
 8000b58:	b085      	sub	sp, #20
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	60f8      	str	r0, [r7, #12]
 8000b5e:	460b      	mov	r3, r1
 8000b60:	607a      	str	r2, [r7, #4]
 8000b62:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	691c      	ldr	r4, [r3, #16]
 8000b68:	7afa      	ldrb	r2, [r7, #11]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2117      	movs	r1, #23
 8000b6e:	68f8      	ldr	r0, [r7, #12]
 8000b70:	47a0      	blx	r4
 8000b72:	4603      	mov	r3, r0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd90      	pop	{r4, r7, pc}

08000b7c <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	460b      	mov	r3, r1
 8000b86:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8000b88:	1cfb      	adds	r3, r7, #3
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f7ff ffe1 	bl	8000b56 <u8x8_byte_SendBytes>
 8000b94:	4603      	mov	r3, r0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8000b9e:	b590      	push	{r4, r7, lr}
 8000ba0:	b083      	sub	sp, #12
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	68dc      	ldr	r4, [r3, #12]
 8000bae:	78fa      	ldrb	r2, [r7, #3]
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	2115      	movs	r1, #21
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	47a0      	blx	r4
 8000bb8:	4603      	mov	r3, r0
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd90      	pop	{r4, r7, pc}

08000bc2 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8000bc2:	b590      	push	{r4, r7, lr}
 8000bc4:	b083      	sub	sp, #12
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
 8000bca:	460b      	mov	r3, r1
 8000bcc:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	68dc      	ldr	r4, [r3, #12]
 8000bd2:	78fa      	ldrb	r2, [r7, #3]
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	2116      	movs	r1, #22
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	47a0      	blx	r4
 8000bdc:	4603      	mov	r3, r0
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd90      	pop	{r4, r7, pc}

08000be6 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8000be6:	b590      	push	{r4, r7, lr}
 8000be8:	b085      	sub	sp, #20
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	60f8      	str	r0, [r7, #12]
 8000bee:	460b      	mov	r3, r1
 8000bf0:	607a      	str	r2, [r7, #4]
 8000bf2:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	68dc      	ldr	r4, [r3, #12]
 8000bf8:	7afa      	ldrb	r2, [r7, #11]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2117      	movs	r1, #23
 8000bfe:	68f8      	ldr	r0, [r7, #12]
 8000c00:	47a0      	blx	r4
 8000c02:	4603      	mov	r3, r0
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3714      	adds	r7, #20
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd90      	pop	{r4, r7, pc}

08000c0c <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8000c0c:	b590      	push	{r4, r7, lr}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	68dc      	ldr	r4, [r3, #12]
 8000c18:	2300      	movs	r3, #0
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2118      	movs	r1, #24
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	47a0      	blx	r4
 8000c22:	4603      	mov	r3, r0
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd90      	pop	{r4, r7, pc}

08000c2c <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8000c2c:	b590      	push	{r4, r7, lr}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	68dc      	ldr	r4, [r3, #12]
 8000c38:	2300      	movs	r3, #0
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2119      	movs	r1, #25
 8000c3e:	6878      	ldr	r0, [r7, #4]
 8000c40:	47a0      	blx	r4
 8000c42:	4603      	mov	r3, r0
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd90      	pop	{r4, r7, pc}

08000c4c <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8000c4c:	b590      	push	{r4, r7, lr}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	73fb      	strb	r3, [r7, #15]
    data++;
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8000c62:	7bfb      	ldrb	r3, [r7, #15]
 8000c64:	2b17      	cmp	r3, #23
 8000c66:	d017      	beq.n	8000c98 <u8x8_cad_SendSequence+0x4c>
 8000c68:	2b17      	cmp	r3, #23
 8000c6a:	dc02      	bgt.n	8000c72 <u8x8_cad_SendSequence+0x26>
 8000c6c:	2b15      	cmp	r3, #21
 8000c6e:	db37      	blt.n	8000ce0 <u8x8_cad_SendSequence+0x94>
 8000c70:	e004      	b.n	8000c7c <u8x8_cad_SendSequence+0x30>
 8000c72:	2b19      	cmp	r3, #25
 8000c74:	dd1e      	ble.n	8000cb4 <u8x8_cad_SendSequence+0x68>
 8000c76:	2bfe      	cmp	r3, #254	; 0xfe
 8000c78:	d024      	beq.n	8000cc4 <u8x8_cad_SendSequence+0x78>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8000c7a:	e031      	b.n	8000ce0 <u8x8_cad_SendSequence+0x94>
	  v = *data;
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	68dc      	ldr	r4, [r3, #12]
 8000c86:	7bba      	ldrb	r2, [r7, #14]
 8000c88:	7bf9      	ldrb	r1, [r7, #15]
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	47a0      	blx	r4
	  data++;
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	3301      	adds	r3, #1
 8000c94:	603b      	str	r3, [r7, #0]
	  break;
 8000c96:	e022      	b.n	8000cde <u8x8_cad_SendSequence+0x92>
	  v = *data;
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8000c9e:	f107 030e 	add.w	r3, r7, #14
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff ff9d 	bl	8000be6 <u8x8_cad_SendData>
	  data++;
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	603b      	str	r3, [r7, #0]
	  break;
 8000cb2:	e014      	b.n	8000cde <u8x8_cad_SendSequence+0x92>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	68dc      	ldr	r4, [r3, #12]
 8000cb8:	7bf9      	ldrb	r1, [r7, #15]
 8000cba:	2300      	movs	r3, #0
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	47a0      	blx	r4
	  break;
 8000cc2:	e00c      	b.n	8000cde <u8x8_cad_SendSequence+0x92>
	  v = *data;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8000cca:	7bbb      	ldrb	r3, [r7, #14]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	2129      	movs	r1, #41	; 0x29
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f000 f9d7 	bl	8001084 <u8x8_gpio_call>
	  data++;
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	603b      	str	r3, [r7, #0]
	  break;
 8000cdc:	bf00      	nop
    cmd = *data;
 8000cde:	e7ba      	b.n	8000c56 <u8x8_cad_SendSequence+0xa>
	return;
 8000ce0:	bf00      	nop
    }
  }
}
 8000ce2:	3714      	adds	r7, #20
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd90      	pop	{r4, r7, pc}

08000ce8 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000ce8:	b590      	push	{r4, r7, lr}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	60f8      	str	r0, [r7, #12]
 8000cf0:	607b      	str	r3, [r7, #4]
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	72fb      	strb	r3, [r7, #11]
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8000cfa:	7afb      	ldrb	r3, [r7, #11]
 8000cfc:	3b14      	subs	r3, #20
 8000cfe:	2b05      	cmp	r3, #5
 8000d00:	d82f      	bhi.n	8000d62 <u8x8_cad_001+0x7a>
 8000d02:	a201      	add	r2, pc, #4	; (adr r2, 8000d08 <u8x8_cad_001+0x20>)
 8000d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d08:	08000d51 	.word	0x08000d51
 8000d0c:	08000d21 	.word	0x08000d21
 8000d10:	08000d35 	.word	0x08000d35
 8000d14:	08000d49 	.word	0x08000d49
 8000d18:	08000d51 	.word	0x08000d51
 8000d1c:	08000d51 	.word	0x08000d51
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8000d20:	2100      	movs	r1, #0
 8000d22:	68f8      	ldr	r0, [r7, #12]
 8000d24:	f7ff ff05 	bl	8000b32 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8000d28:	7abb      	ldrb	r3, [r7, #10]
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	68f8      	ldr	r0, [r7, #12]
 8000d2e:	f7ff ff25 	bl	8000b7c <u8x8_byte_SendByte>
      break;
 8000d32:	e018      	b.n	8000d66 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8000d34:	2100      	movs	r1, #0
 8000d36:	68f8      	ldr	r0, [r7, #12]
 8000d38:	f7ff fefb 	bl	8000b32 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8000d3c:	7abb      	ldrb	r3, [r7, #10]
 8000d3e:	4619      	mov	r1, r3
 8000d40:	68f8      	ldr	r0, [r7, #12]
 8000d42:	f7ff ff1b 	bl	8000b7c <u8x8_byte_SendByte>
      break;
 8000d46:	e00e      	b.n	8000d66 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8000d48:	2101      	movs	r1, #1
 8000d4a:	68f8      	ldr	r0, [r7, #12]
 8000d4c:	f7ff fef1 	bl	8000b32 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	691c      	ldr	r4, [r3, #16]
 8000d54:	7aba      	ldrb	r2, [r7, #10]
 8000d56:	7af9      	ldrb	r1, [r7, #11]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68f8      	ldr	r0, [r7, #12]
 8000d5c:	47a0      	blx	r4
 8000d5e:	4603      	mov	r3, r0
 8000d60:	e002      	b.n	8000d68 <u8x8_cad_001+0x80>
    default:
      return 0;
 8000d62:	2300      	movs	r3, #0
 8000d64:	e000      	b.n	8000d68 <u8x8_cad_001+0x80>
  }
  return 1;
 8000d66:	2301      	movs	r3, #1
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd90      	pop	{r4, r7, pc}

08000d70 <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	72fb      	strb	r3, [r7, #11]
 8000d7e:	4613      	mov	r3, r2
 8000d80:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8000d82:	7afb      	ldrb	r3, [r7, #11]
 8000d84:	2b0e      	cmp	r3, #14
 8000d86:	d05f      	beq.n	8000e48 <u8x8_d_st7565_common+0xd8>
 8000d88:	2b0f      	cmp	r3, #15
 8000d8a:	d002      	beq.n	8000d92 <u8x8_d_st7565_common+0x22>
 8000d8c:	2b0b      	cmp	r3, #11
 8000d8e:	d04e      	beq.n	8000e2e <u8x8_d_st7565_common+0xbe>
 8000d90:	e06c      	b.n	8000e6c <u8x8_d_st7565_common+0xfc>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8000d92:	68f8      	ldr	r0, [r7, #12]
 8000d94:	f7ff ff3a 	bl	8000c0c <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	795b      	ldrb	r3, [r3, #5]
 8000d9c:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 8000d9e:	7dbb      	ldrb	r3, [r7, #22]
 8000da0:	00db      	lsls	r3, r3, #3
 8000da2:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8000daa:	7dbb      	ldrb	r3, [r7, #22]
 8000dac:	4413      	add	r3, r2
 8000dae:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8000db0:	7dbb      	ldrb	r3, [r7, #22]
 8000db2:	091b      	lsrs	r3, r3, #4
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	f043 0310 	orr.w	r3, r3, #16
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	68f8      	ldr	r0, [r7, #12]
 8000dc0:	f7ff feed 	bl	8000b9e <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 8000dc4:	7dbb      	ldrb	r3, [r7, #22]
 8000dc6:	f003 030f 	and.w	r3, r3, #15
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	4619      	mov	r1, r3
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	f7ff fee5 	bl	8000b9e <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	799b      	ldrb	r3, [r3, #6]
 8000dd8:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	4619      	mov	r1, r3
 8000de0:	68f8      	ldr	r0, [r7, #12]
 8000de2:	f7ff fedc 	bl	8000b9e <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	791b      	ldrb	r3, [r3, #4]
 8000dea:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 8000dec:	7dfb      	ldrb	r3, [r7, #23]
 8000dee:	00db      	lsls	r3, r3, #3
 8000df0:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 8000df8:	7dfa      	ldrb	r2, [r7, #23]
 8000dfa:	7dbb      	ldrb	r3, [r7, #22]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	2b84      	cmp	r3, #132	; 0x84
 8000e00:	d905      	bls.n	8000e0e <u8x8_d_st7565_common+0x9e>
      {
	c = 132u;
 8000e02:	2384      	movs	r3, #132	; 0x84
 8000e04:	75fb      	strb	r3, [r7, #23]
	c -= x;
 8000e06:	7dfa      	ldrb	r2, [r7, #23]
 8000e08:	7dbb      	ldrb	r3, [r7, #22]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 8000e0e:	7dfb      	ldrb	r3, [r7, #23]
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	4619      	mov	r1, r3
 8000e14:	68f8      	ldr	r0, [r7, #12]
 8000e16:	f7ff fee6 	bl	8000be6 <u8x8_cad_SendData>
	arg_int--;
 8000e1a:	7abb      	ldrb	r3, [r7, #10]
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8000e20:	7abb      	ldrb	r3, [r7, #10]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1f3      	bne.n	8000e0e <u8x8_d_st7565_common+0x9e>
      
      u8x8_cad_EndTransfer(u8x8);
 8000e26:	68f8      	ldr	r0, [r7, #12]
 8000e28:	f7ff ff00 	bl	8000c2c <u8x8_cad_EndTransfer>
      break;
 8000e2c:	e020      	b.n	8000e70 <u8x8_d_st7565_common+0x100>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8000e2e:	7abb      	ldrb	r3, [r7, #10]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d104      	bne.n	8000e3e <u8x8_d_st7565_common+0xce>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 8000e34:	4911      	ldr	r1, [pc, #68]	; (8000e7c <u8x8_d_st7565_common+0x10c>)
 8000e36:	68f8      	ldr	r0, [r7, #12]
 8000e38:	f7ff ff08 	bl	8000c4c <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 8000e3c:	e018      	b.n	8000e70 <u8x8_d_st7565_common+0x100>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 8000e3e:	4910      	ldr	r1, [pc, #64]	; (8000e80 <u8x8_d_st7565_common+0x110>)
 8000e40:	68f8      	ldr	r0, [r7, #12]
 8000e42:	f7ff ff03 	bl	8000c4c <u8x8_cad_SendSequence>
      break;
 8000e46:	e013      	b.n	8000e70 <u8x8_d_st7565_common+0x100>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8000e48:	68f8      	ldr	r0, [r7, #12]
 8000e4a:	f7ff fedf 	bl	8000c0c <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8000e4e:	2181      	movs	r1, #129	; 0x81
 8000e50:	68f8      	ldr	r0, [r7, #12]
 8000e52:	f7ff fea4 	bl	8000b9e <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 8000e56:	7abb      	ldrb	r3, [r7, #10]
 8000e58:	089b      	lsrs	r3, r3, #2
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	68f8      	ldr	r0, [r7, #12]
 8000e60:	f7ff feaf 	bl	8000bc2 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8000e64:	68f8      	ldr	r0, [r7, #12]
 8000e66:	f7ff fee1 	bl	8000c2c <u8x8_cad_EndTransfer>
      break;
 8000e6a:	e001      	b.n	8000e70 <u8x8_d_st7565_common+0x100>
#endif
    default:
      return 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	e000      	b.n	8000e72 <u8x8_d_st7565_common+0x102>
  }
  return 1;
 8000e70:	2301      	movs	r3, #1
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3718      	adds	r7, #24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	08008ec4 	.word	0x08008ec4
 8000e80:	08008ecc 	.word	0x08008ecc

08000e84 <u8x8_d_st7565_nhd_c12864>:
  U8X8_END_TRANSFER(),             	/* disable chip */
  U8X8_END()             			/* end of sequence */
};

uint8_t u8x8_d_st7565_nhd_c12864(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	607b      	str	r3, [r7, #4]
 8000e8e:	460b      	mov	r3, r1
 8000e90:	72fb      	strb	r3, [r7, #11]
 8000e92:	4613      	mov	r3, r2
 8000e94:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 8000e96:	7aba      	ldrb	r2, [r7, #10]
 8000e98:	7af9      	ldrb	r1, [r7, #11]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	68f8      	ldr	r0, [r7, #12]
 8000e9e:	f7ff ff67 	bl	8000d70 <u8x8_d_st7565_common>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d12e      	bne.n	8000f06 <u8x8_d_st7565_nhd_c12864+0x82>
  {
    /* msg not handled, then try here */
    switch(msg)
 8000ea8:	7afb      	ldrb	r3, [r7, #11]
 8000eaa:	2b0a      	cmp	r3, #10
 8000eac:	d008      	beq.n	8000ec0 <u8x8_d_st7565_nhd_c12864+0x3c>
 8000eae:	2b0d      	cmp	r3, #13
 8000eb0:	d00e      	beq.n	8000ed0 <u8x8_d_st7565_nhd_c12864+0x4c>
 8000eb2:	2b09      	cmp	r3, #9
 8000eb4:	d125      	bne.n	8000f02 <u8x8_d_st7565_nhd_c12864+0x7e>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_nhd_c12864_display_info);
 8000eb6:	4917      	ldr	r1, [pc, #92]	; (8000f14 <u8x8_d_st7565_nhd_c12864+0x90>)
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f000 f833 	bl	8000f24 <u8x8_d_helper_display_setup_memory>
	break;
 8000ebe:	e023      	b.n	8000f08 <u8x8_d_st7565_nhd_c12864+0x84>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 8000ec0:	68f8      	ldr	r0, [r7, #12]
 8000ec2:	f000 f842 	bl	8000f4a <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_nhd_c12864_init_seq);
 8000ec6:	4914      	ldr	r1, [pc, #80]	; (8000f18 <u8x8_d_st7565_nhd_c12864+0x94>)
 8000ec8:	68f8      	ldr	r0, [r7, #12]
 8000eca:	f7ff febf 	bl	8000c4c <u8x8_cad_SendSequence>
	break;
 8000ece:	e01b      	b.n	8000f08 <u8x8_d_st7565_nhd_c12864+0x84>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 8000ed0:	7abb      	ldrb	r3, [r7, #10]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d10a      	bne.n	8000eec <u8x8_d_st7565_nhd_c12864+0x68>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 8000ed6:	4911      	ldr	r1, [pc, #68]	; (8000f1c <u8x8_d_st7565_nhd_c12864+0x98>)
 8000ed8:	68f8      	ldr	r0, [r7, #12]
 8000eda:	f7ff feb7 	bl	8000c4c <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	7c9a      	ldrb	r2, [r3, #18]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8000eea:	e00d      	b.n	8000f08 <u8x8_d_st7565_nhd_c12864+0x84>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 8000eec:	490c      	ldr	r1, [pc, #48]	; (8000f20 <u8x8_d_st7565_nhd_c12864+0x9c>)
 8000eee:	68f8      	ldr	r0, [r7, #12]
 8000ef0:	f7ff feac 	bl	8000c4c <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	7cda      	ldrb	r2, [r3, #19]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	break;
 8000f00:	e002      	b.n	8000f08 <u8x8_d_st7565_nhd_c12864+0x84>
      default:
	return 0;		/* msg unknown */
 8000f02:	2300      	movs	r3, #0
 8000f04:	e001      	b.n	8000f0a <u8x8_d_st7565_nhd_c12864+0x86>
    }
  }
 8000f06:	bf00      	nop
  return 1;
 8000f08:	2301      	movs	r3, #1
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	08008ee4 	.word	0x08008ee4
 8000f18:	08008efc 	.word	0x08008efc
 8000f1c:	08008ed4 	.word	0x08008ed4
 8000f20:	08008edc 	.word	0x08008edc

08000f24 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	683a      	ldr	r2, [r7, #0]
 8000f32:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	7c9a      	ldrb	r2, [r3, #18]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr

08000f4a <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8000f4a:	b590      	push	{r4, r7, lr}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	695c      	ldr	r4, [r3, #20]
 8000f56:	2300      	movs	r3, #0
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2128      	movs	r1, #40	; 0x28
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	68dc      	ldr	r4, [r3, #12]
 8000f64:	2300      	movs	r3, #0
 8000f66:	2200      	movs	r2, #0
 8000f68:	2114      	movs	r1, #20
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8000f6e:	2201      	movs	r2, #1
 8000f70:	214b      	movs	r1, #75	; 0x4b
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f000 f886 	bl	8001084 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	791b      	ldrb	r3, [r3, #4]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	2129      	movs	r1, #41	; 0x29
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f000 f87e 	bl	8001084 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	214b      	movs	r1, #75	; 0x4b
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f000 f879 	bl	8001084 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	791b      	ldrb	r3, [r3, #4]
 8000f98:	461a      	mov	r2, r3
 8000f9a:	2129      	movs	r1, #41	; 0x29
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f000 f871 	bl	8001084 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	214b      	movs	r1, #75	; 0x4b
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f000 f86c 	bl	8001084 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	795b      	ldrb	r3, [r3, #5]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	2129      	movs	r1, #41	; 0x29
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 f864 	bl	8001084 <u8x8_gpio_call>
}    
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd90      	pop	{r4, r7, pc}

08000fc4 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	4608      	mov	r0, r1
 8000fce:	4611      	mov	r1, r2
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	70fb      	strb	r3, [r7, #3]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	70bb      	strb	r3, [r7, #2]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8000fde:	78fb      	ldrb	r3, [r7, #3]
 8000fe0:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8000fe2:	78bb      	ldrb	r3, [r7, #2]
 8000fe4:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8000fe6:	787b      	ldrb	r3, [r7, #1]
 8000fe8:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8000fea:	6a3b      	ldr	r3, [r7, #32]
 8000fec:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	689c      	ldr	r4, [r3, #8]
 8000ff2:	f107 0308 	add.w	r3, r7, #8
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	210f      	movs	r1, #15
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	47a0      	blx	r4
 8000ffe:	4603      	mov	r3, r0
}
 8001000:	4618      	mov	r0, r3
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	bd90      	pop	{r4, r7, pc}

08001008 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	689c      	ldr	r4, [r3, #8]
 8001014:	2300      	movs	r3, #0
 8001016:	2200      	movs	r2, #0
 8001018:	2109      	movs	r1, #9
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	47a0      	blx	r4
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	bd90      	pop	{r4, r7, pc}

08001026 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8001026:	b590      	push	{r4, r7, lr}
 8001028:	b083      	sub	sp, #12
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	689c      	ldr	r4, [r3, #8]
 8001032:	2300      	movs	r3, #0
 8001034:	2200      	movs	r2, #0
 8001036:	210a      	movs	r1, #10
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	47a0      	blx	r4
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	bd90      	pop	{r4, r7, pc}

08001044 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8001044:	b590      	push	{r4, r7, lr}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	460b      	mov	r3, r1
 800104e:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	689c      	ldr	r4, [r3, #8]
 8001054:	78fa      	ldrb	r2, [r7, #3]
 8001056:	2300      	movs	r3, #0
 8001058:	210b      	movs	r1, #11
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	47a0      	blx	r4
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	bd90      	pop	{r4, r7, pc}

08001066 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8001066:	b590      	push	{r4, r7, lr}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689c      	ldr	r4, [r3, #8]
 8001072:	2300      	movs	r3, #0
 8001074:	2200      	movs	r2, #0
 8001076:	2110      	movs	r1, #16
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	47a0      	blx	r4
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	bd90      	pop	{r4, r7, pc}

08001084 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	70fb      	strb	r3, [r7, #3]
 8001090:	4613      	mov	r3, r2
 8001092:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	695c      	ldr	r4, [r3, #20]
 8001098:	78ba      	ldrb	r2, [r7, #2]
 800109a:	78f9      	ldrb	r1, [r7, #3]
 800109c:	2300      	movs	r3, #0
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	47a0      	blx	r4
}
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd90      	pop	{r4, r7, pc}

080010aa <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80010aa:	b480      	push	{r7}
 80010ac:	b085      	sub	sp, #20
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	60f8      	str	r0, [r7, #12]
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	72fb      	strb	r3, [r7, #11]
 80010b8:	4613      	mov	r3, r2
 80010ba:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80010bc:	2300      	movs	r3, #0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3714      	adds	r7, #20
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr

080010c8 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a11      	ldr	r2, [pc, #68]	; (8001120 <u8x8_SetupDefaults+0x58>)
 80010da:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	4a10      	ldr	r2, [pc, #64]	; (8001120 <u8x8_SetupDefaults+0x58>)
 80010e0:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a0e      	ldr	r2, [pc, #56]	; (8001120 <u8x8_SetupDefaults+0x58>)
 80010e6:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a0d      	ldr	r2, [pc, #52]	; (8001120 <u8x8_SetupDefaults+0x58>)
 80010ec:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	22ff      	movs	r2, #255	; 0xff
 8001108:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	22ff      	movs	r2, #255	; 0xff
 8001110:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8001114:	bf00      	nop
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	080010ab 	.word	0x080010ab

08001124 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
 8001130:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8001132:	68f8      	ldr	r0, [r7, #12]
 8001134:	f7ff ffc8 	bl	80010c8 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	683a      	ldr	r2, [r7, #0]
 8001148:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f7ff ff59 	bl	8001008 <u8x8_SetupMemory>
}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <_ZN11ChronoTimerC1Eh>:
 *      Author: deo
 */

#include <ChronoTimer.h>

ChronoTimer::ChronoTimer(uint8_t Resolution)
 800115e:	b480      	push	{r7}
 8001160:	b083      	sub	sp, #12
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
 8001166:	460b      	mov	r3, r1
 8001168:	70fb      	strb	r3, [r7, #3]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2200      	movs	r2, #0
 8001186:	741a      	strb	r2, [r3, #16]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	745a      	strb	r2, [r3, #17]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2201      	movs	r2, #1
 8001192:	749a      	strb	r2, [r3, #18]
{
	if(Resolution <= HOURS)
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	2b03      	cmp	r3, #3
 8001198:	d802      	bhi.n	80011a0 <_ZN11ChronoTimerC1Eh+0x42>
		resolution = Resolution;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	78fa      	ldrb	r2, [r7, #3]
 800119e:	701a      	strb	r2, [r3, #0]
}
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4618      	mov	r0, r3
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <_ZN11ChronoTimer8setTimerEm>:

void ChronoTimer::setTimer(uint32_t SetDelay)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
	if(oldSettedDelay != SetDelay)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d031      	beq.n	8001224 <_ZN11ChronoTimer8setTimerEm+0x78>
	{
		switch(resolution)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b03      	cmp	r3, #3
 80011c6:	d826      	bhi.n	8001216 <_ZN11ChronoTimer8setTimerEm+0x6a>
 80011c8:	a201      	add	r2, pc, #4	; (adr r2, 80011d0 <_ZN11ChronoTimer8setTimerEm+0x24>)
 80011ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ce:	bf00      	nop
 80011d0:	080011e1 	.word	0x080011e1
 80011d4:	080011e9 	.word	0x080011e9
 80011d8:	080011f9 	.word	0x080011f9
 80011dc:	08001209 	.word	0x08001209
		{
		case MILLIS:
			timeDelay = SetDelay;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	605a      	str	r2, [r3, #4]
			break;
 80011e6:	e017      	b.n	8001218 <_ZN11ChronoTimer8setTimerEm+0x6c>
		case SECONDS:
			timeDelay = SetDelay * 1000;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011ee:	fb02 f203 	mul.w	r2, r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	605a      	str	r2, [r3, #4]
			break;
 80011f6:	e00f      	b.n	8001218 <_ZN11ChronoTimer8setTimerEm+0x6c>
		case MINUTE:
			timeDelay = SetDelay * 1000 * 60;
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	f64e 2260 	movw	r2, #60000	; 0xea60
 80011fe:	fb02 f203 	mul.w	r2, r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	605a      	str	r2, [r3, #4]
			break;
 8001206:	e007      	b.n	8001218 <_ZN11ChronoTimer8setTimerEm+0x6c>
		case HOURS:
			timeDelay = SetDelay * 1000 * 3600;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	4a09      	ldr	r2, [pc, #36]	; (8001230 <_ZN11ChronoTimer8setTimerEm+0x84>)
 800120c:	fb02 f203 	mul.w	r2, r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	605a      	str	r2, [r3, #4]
			break;
 8001214:	e000      	b.n	8001218 <_ZN11ChronoTimer8setTimerEm+0x6c>
		default:
			break;
 8001216:	bf00      	nop
		}
		isSetted = true;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2201      	movs	r2, #1
 800121c:	741a      	strb	r2, [r3, #16]
		oldSettedDelay = SetDelay;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	683a      	ldr	r2, [r7, #0]
 8001222:	609a      	str	r2, [r3, #8]
	}

}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	0036ee80 	.word	0x0036ee80

08001234 <_ZN10DS1307_RTCC1Ev>:
{
	memset(i2cBuffer, 0x00, BUFFER_LEN);
	i2cBufferIndex = 0;
}

DS1307_RTC::DS1307_RTC()
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2200      	movs	r2, #0
 8001240:	f883 2020 	strb.w	r2, [r3, #32]
{

}
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4618      	mov	r0, r3
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr

08001250 <_Z7DelayNsm>:
#include "tim.h"



void DelayNs(uint32_t NsDelay)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	if(NsDelay < 16)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b0f      	cmp	r3, #15
 800125c:	d801      	bhi.n	8001262 <_Z7DelayNsm+0x12>
	{
		NsDelay = 16;
 800125e:	2310      	movs	r3, #16
 8001260:	607b      	str	r3, [r7, #4]
	}
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001262:	4b0a      	ldr	r3, [pc, #40]	; (800128c <_Z7DelayNsm+0x3c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2200      	movs	r2, #0
 8001268:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim2) < NsDelay);
 800126a:	4b08      	ldr	r3, [pc, #32]	; (800128c <_Z7DelayNsm+0x3c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	429a      	cmp	r2, r3
 8001274:	bf8c      	ite	hi
 8001276:	2301      	movhi	r3, #1
 8001278:	2300      	movls	r3, #0
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	d000      	beq.n	8001282 <_Z7DelayNsm+0x32>
 8001280:	e7f3      	b.n	800126a <_Z7DelayNsm+0x1a>
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr
 800128c:	2000057c 	.word	0x2000057c

08001290 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv>:

uint8_t u8g2_gpio_and_delay_stm32(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	460b      	mov	r3, r1
 800129c:	72fb      	strb	r3, [r7, #11]
 800129e:	4613      	mov	r3, r2
 80012a0:	72bb      	strb	r3, [r7, #10]

	switch(msg)
 80012a2:	7afb      	ldrb	r3, [r7, #11]
 80012a4:	3b28      	subs	r3, #40	; 0x28
 80012a6:	2b23      	cmp	r3, #35	; 0x23
 80012a8:	d86b      	bhi.n	8001382 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xf2>
 80012aa:	a201      	add	r2, pc, #4	; (adr r2, 80012b0 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x20>)
 80012ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b0:	0800138d 	.word	0x0800138d
 80012b4:	0800134f 	.word	0x0800134f
 80012b8:	08001345 	.word	0x08001345
 80012bc:	08001341 	.word	0x08001341
 80012c0:	0800138d 	.word	0x0800138d
 80012c4:	08001383 	.word	0x08001383
 80012c8:	08001383 	.word	0x08001383
 80012cc:	08001383 	.word	0x08001383
 80012d0:	08001383 	.word	0x08001383
 80012d4:	08001383 	.word	0x08001383
 80012d8:	08001383 	.word	0x08001383
 80012dc:	08001383 	.word	0x08001383
 80012e0:	08001383 	.word	0x08001383
 80012e4:	08001383 	.word	0x08001383
 80012e8:	08001383 	.word	0x08001383
 80012ec:	08001383 	.word	0x08001383
 80012f0:	08001383 	.word	0x08001383
 80012f4:	08001383 	.word	0x08001383
 80012f8:	08001383 	.word	0x08001383
 80012fc:	08001383 	.word	0x08001383
 8001300:	08001383 	.word	0x08001383
 8001304:	08001383 	.word	0x08001383
 8001308:	08001383 	.word	0x08001383
 800130c:	08001383 	.word	0x08001383
 8001310:	08001383 	.word	0x08001383
 8001314:	08001383 	.word	0x08001383
 8001318:	08001383 	.word	0x08001383
 800131c:	08001383 	.word	0x08001383
 8001320:	08001383 	.word	0x08001383
 8001324:	08001383 	.word	0x08001383
 8001328:	08001383 	.word	0x08001383
 800132c:	08001383 	.word	0x08001383
 8001330:	08001383 	.word	0x08001383
 8001334:	08001359 	.word	0x08001359
 8001338:	08001367 	.word	0x08001367
 800133c:	08001375 	.word	0x08001375
	case U8X8_MSG_DELAY_NANO:			// delay arg_int * 1 nano second
//		DelayNs(arg_int);
		break;
	case U8X8_MSG_DELAY_100NANO:		// delay arg_int * 100 nano seconds
//		DelayNs(arg_int);
		__NOP();
 8001340:	bf00      	nop
		break;
 8001342:	e024      	b.n	800138e <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xfe>
		//Function which delays 10us
	case U8X8_MSG_DELAY_10MICRO:
		DelayNs(10000);
 8001344:	f242 7010 	movw	r0, #10000	; 0x2710
 8001348:	f7ff ff82 	bl	8001250 <_Z7DelayNsm>
//		for (uint16_t n = 0; n < 320; n++)
//		{
//			__NOP();
//		}
		break;
 800134c:	e01f      	b.n	800138e <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xfe>
	case U8X8_MSG_DELAY_MILLI:			// delay arg_int * 1 milli second
		HAL_Delay(arg_int);
 800134e:	7abb      	ldrb	r3, [r7, #10]
 8001350:	4618      	mov	r0, r3
 8001352:	f001 f957 	bl	8002604 <HAL_Delay>
		break;					// arg_int=1: delay by 5us, arg_int = 4: delay by 1.25us
 8001356:	e01a      	b.n	800138e <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xfe>
//		//	case U8X8_MSG_GPIO_D1:				// D1 or SPI data pin: Output level in arg_int
//	case U8X8_MSG_GPIO_SPI_DATA:
//		HAL_GPIO_WritePin(Mosi_GPIO_Port, Mosi_Pin, (GPIO_PinState)arg_int);
//		break;
	case U8X8_MSG_GPIO_CS:				// CS (chip select) pin: Output level in arg_int
		HAL_GPIO_WritePin(LcdCS_GPIO_Port, LcdCS_Pin, (GPIO_PinState)arg_int);
 8001358:	7abb      	ldrb	r3, [r7, #10]
 800135a:	461a      	mov	r2, r3
 800135c:	2108      	movs	r1, #8
 800135e:	480e      	ldr	r0, [pc, #56]	; (8001398 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x108>)
 8001360:	f002 f904 	bl	800356c <HAL_GPIO_WritePin>
		break;
 8001364:	e013      	b.n	800138e <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xfe>
	case U8X8_MSG_GPIO_DC:				// DC (data/cmd, A0, register select) pin: Output level in arg_int
		HAL_GPIO_WritePin(LcdA0_GPIO_Port, LcdA0_Pin, (GPIO_PinState)arg_int);
 8001366:	7abb      	ldrb	r3, [r7, #10]
 8001368:	461a      	mov	r2, r3
 800136a:	2110      	movs	r1, #16
 800136c:	480a      	ldr	r0, [pc, #40]	; (8001398 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x108>)
 800136e:	f002 f8fd 	bl	800356c <HAL_GPIO_WritePin>
		break;
 8001372:	e00c      	b.n	800138e <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xfe>
	case U8X8_MSG_GPIO_RESET:			// Reset pin: Output level in arg_int
		HAL_GPIO_WritePin(LcdReset_GPIO_Port, LcdReset_Pin, (GPIO_PinState)arg_int);
 8001374:	7abb      	ldrb	r3, [r7, #10]
 8001376:	461a      	mov	r2, r3
 8001378:	2140      	movs	r1, #64	; 0x40
 800137a:	4807      	ldr	r0, [pc, #28]	; (8001398 <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0x108>)
 800137c:	f002 f8f6 	bl	800356c <HAL_GPIO_WritePin>
		break;
 8001380:	e005      	b.n	800138e <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xfe>
	default:
		u8x8_SetGPIOResult(u8x8, 1);			// default return value
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	2201      	movs	r2, #1
 8001386:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		break;
 800138a:	e000      	b.n	800138e <_Z25u8g2_gpio_and_delay_stm32P11u8x8_structhhPv+0xfe>
		break;							// can be used to setup pins
 800138c:	bf00      	nop
	}
	return 1; // command processed successfully. // @suppress("Return with parenthesis")
 800138e:	2301      	movs	r3, #1
}
 8001390:	4618      	mov	r0, r3
 8001392:	3710      	adds	r7, #16
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40010800 	.word	0x40010800

0800139c <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv>:

uint8_t u8x8_byte_stm32_hw_spi(u8x8_t *u8g2, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	460b      	mov	r3, r1
 80013a8:	72fb      	strb	r3, [r7, #11]
 80013aa:	4613      	mov	r3, r2
 80013ac:	72bb      	strb	r3, [r7, #10]
//	uint8_t byte;
//	uint8_t *data;
	switch(msg)
 80013ae:	7afb      	ldrb	r3, [r7, #11]
 80013b0:	3b14      	subs	r3, #20
 80013b2:	2b0c      	cmp	r3, #12
 80013b4:	d848      	bhi.n	8001448 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xac>
 80013b6:	a201      	add	r2, pc, #4	; (adr r2, 80013bc <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0x20>)
 80013b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013bc:	08001401 	.word	0x08001401
 80013c0:	08001449 	.word	0x08001449
 80013c4:	08001449 	.word	0x08001449
 80013c8:	080013f1 	.word	0x080013f1
 80013cc:	08001421 	.word	0x08001421
 80013d0:	08001435 	.word	0x08001435
 80013d4:	08001449 	.word	0x08001449
 80013d8:	08001449 	.word	0x08001449
 80013dc:	08001449 	.word	0x08001449
 80013e0:	08001449 	.word	0x08001449
 80013e4:	08001449 	.word	0x08001449
 80013e8:	08001449 	.word	0x08001449
 80013ec:	08001413 	.word	0x08001413
//			byte = *data;
//			data++;
//			arg_int--;
//			HAL_SPI_Transmit(&hspi1, &byte, 1, 100);
//		}
		HAL_SPI_Transmit(&hspi1, (uint8_t *)arg_ptr, arg_int, 10);
 80013f0:	7abb      	ldrb	r3, [r7, #10]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	230a      	movs	r3, #10
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	4817      	ldr	r0, [pc, #92]	; (8001458 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xbc>)
 80013fa:	f003 fa71 	bl	80048e0 <HAL_SPI_Transmit>
		break;
 80013fe:	e025      	b.n	800144c <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xb0>
	case U8X8_MSG_BYTE_INIT:
		u8x8_gpio_SetCS(u8g2, u8g2->display_info->chip_disable_level);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	785b      	ldrb	r3, [r3, #1]
 8001406:	461a      	mov	r2, r3
 8001408:	2149      	movs	r1, #73	; 0x49
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	f7ff fe3a 	bl	8001084 <u8x8_gpio_call>
		break;
 8001410:	e01c      	b.n	800144c <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xb0>
	case U8X8_MSG_BYTE_SET_DC:
		u8x8_gpio_SetDC(u8g2, arg_int);
 8001412:	7abb      	ldrb	r3, [r7, #10]
 8001414:	461a      	mov	r2, r3
 8001416:	214a      	movs	r1, #74	; 0x4a
 8001418:	68f8      	ldr	r0, [r7, #12]
 800141a:	f7ff fe33 	bl	8001084 <u8x8_gpio_call>
		break;
 800141e:	e015      	b.n	800144c <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xb0>
	case U8X8_MSG_BYTE_START_TRANSFER:
		u8x8_gpio_SetCS(u8g2, u8g2->display_info->chip_enable_level);
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	461a      	mov	r2, r3
 8001428:	2149      	movs	r1, #73	; 0x49
 800142a:	68f8      	ldr	r0, [r7, #12]
 800142c:	f7ff fe2a 	bl	8001084 <u8x8_gpio_call>
		__NOP();
 8001430:	bf00      	nop
//		u8g2->gpio_and_delay_cb(u8g2, U8X8_MSG_DELAY_NANO, u8g2->display_info->post_chip_enable_wait_ns, NULL);
		break;
 8001432:	e00b      	b.n	800144c <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xb0>
	case U8X8_MSG_BYTE_END_TRANSFER:
//		u8g2->gpio_and_delay_cb(u8g2, U8X8_MSG_DELAY_NANO, u8g2->display_info->pre_chip_disable_wait_ns, NULL);
		__NOP();
 8001434:	bf00      	nop
		u8x8_gpio_SetCS(u8g2, u8g2->display_info->chip_disable_level);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	785b      	ldrb	r3, [r3, #1]
 800143c:	461a      	mov	r2, r3
 800143e:	2149      	movs	r1, #73	; 0x49
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f7ff fe1f 	bl	8001084 <u8x8_gpio_call>
		break;
 8001446:	e001      	b.n	800144c <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xb0>
	default:
		return 0;
 8001448:	2300      	movs	r3, #0
 800144a:	e000      	b.n	800144e <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xb2>
	}
	return 1;
 800144c:	2301      	movs	r3, #1
}
 800144e:	4618      	mov	r0, r3
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000524 	.word	0x20000524

0800145c <_ZN13NHDST7565_LCD12TEXT_4_WRITEC1Ev>:
	{
		String text;
		uint8_t textLen;
		uint8_t textHigh;
		const uint8_t *textFont;
	}TEXT_4_WRITE;
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	4618      	mov	r0, r3
 8001468:	f004 fd36 	bl	8005ed8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4618      	mov	r0, r3
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <_ZN13NHDST7565_LCDC1Eh>:


NHDST7565_LCD::NHDST7565_LCD(uint8_t Rotation)
 8001478:	b5b0      	push	{r4, r5, r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	70fb      	strb	r3, [r7, #3]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3304      	adds	r3, #4
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ffe7 	bl	800145c <_ZN13NHDST7565_LCD12TEXT_4_WRITEC1Ev>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a09      	ldr	r2, [pc, #36]	; (80014b8 <_ZN13NHDST7565_LCDC1Eh+0x40>)
 8001492:	f103 04a8 	add.w	r4, r3, #168	; 0xa8
 8001496:	4615      	mov	r5, r2
 8001498:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800149a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800149c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
{
	changeDisplayDisposition(Rotation);
 80014a4:	78fb      	ldrb	r3, [r7, #3]
 80014a6:	4619      	mov	r1, r3
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f000 f807 	bl	80014bc <_ZN13NHDST7565_LCD24changeDisplayDispositionEh>
}
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bdb0      	pop	{r4, r5, r7, pc}
 80014b8:	08006170 	.word	0x08006170

080014bc <_ZN13NHDST7565_LCD24changeDisplayDispositionEh>:

void NHDST7565_LCD::changeDisplayDisposition(uint8_t NewRotation)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	460b      	mov	r3, r1
 80014c6:	70fb      	strb	r3, [r7, #3]
	dispParams.rotation = NewRotation;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	78fa      	ldrb	r2, [r7, #3]
 80014cc:	709a      	strb	r2, [r3, #2]
	if(dispParams.rotation == VERTICAL_1 || dispParams.rotation == VERTICAL_2)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	789b      	ldrb	r3, [r3, #2]
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d003      	beq.n	80014de <_ZN13NHDST7565_LCD24changeDisplayDispositionEh+0x22>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	789b      	ldrb	r3, [r3, #2]
 80014da:	2b03      	cmp	r3, #3
 80014dc:	d106      	bne.n	80014ec <_ZN13NHDST7565_LCD24changeDisplayDispositionEh+0x30>
	{
		dispParams.width = 64;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2240      	movs	r2, #64	; 0x40
 80014e2:	701a      	strb	r2, [r3, #0]
		dispParams.high = 128;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2280      	movs	r2, #128	; 0x80
 80014e8:	705a      	strb	r2, [r3, #1]
 80014ea:	e005      	b.n	80014f8 <_ZN13NHDST7565_LCD24changeDisplayDispositionEh+0x3c>
	}
	else
	{
		dispParams.width = 128;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2280      	movs	r2, #128	; 0x80
 80014f0:	701a      	strb	r2, [r3, #0]
		dispParams.high = 64;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2240      	movs	r2, #64	; 0x40
 80014f6:	705a      	strb	r2, [r3, #1]
	}
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr
	...

08001504 <_ZN13NHDST7565_LCD8setupLcdEv>:
	}
}


void NHDST7565_LCD::setupLcd()
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
	const u8g2_cb_t *DisplayRotation;
	switch(dispParams.rotation)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	789b      	ldrb	r3, [r3, #2]
 8001510:	2b03      	cmp	r3, #3
 8001512:	d817      	bhi.n	8001544 <_ZN13NHDST7565_LCD8setupLcdEv+0x40>
 8001514:	a201      	add	r2, pc, #4	; (adr r2, 800151c <_ZN13NHDST7565_LCD8setupLcdEv+0x18>)
 8001516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800151a:	bf00      	nop
 800151c:	0800152d 	.word	0x0800152d
 8001520:	08001533 	.word	0x08001533
 8001524:	08001539 	.word	0x08001539
 8001528:	0800153f 	.word	0x0800153f
	{
	case LANDSCAPE_1:
		DisplayRotation = &u8g2_cb_r2;
 800152c:	4b17      	ldr	r3, [pc, #92]	; (800158c <_ZN13NHDST7565_LCD8setupLcdEv+0x88>)
 800152e:	60fb      	str	r3, [r7, #12]
		break;
 8001530:	e00b      	b.n	800154a <_ZN13NHDST7565_LCD8setupLcdEv+0x46>
	case LANDSCAPE_2:
		DisplayRotation = &u8g2_cb_r0;
 8001532:	4b17      	ldr	r3, [pc, #92]	; (8001590 <_ZN13NHDST7565_LCD8setupLcdEv+0x8c>)
 8001534:	60fb      	str	r3, [r7, #12]
		break;
 8001536:	e008      	b.n	800154a <_ZN13NHDST7565_LCD8setupLcdEv+0x46>
	case VERTICAL_1:
		DisplayRotation = &u8g2_cb_r1;
 8001538:	4b16      	ldr	r3, [pc, #88]	; (8001594 <_ZN13NHDST7565_LCD8setupLcdEv+0x90>)
 800153a:	60fb      	str	r3, [r7, #12]
		break;
 800153c:	e005      	b.n	800154a <_ZN13NHDST7565_LCD8setupLcdEv+0x46>
	case VERTICAL_2:
		DisplayRotation = &u8g2_cb_r3;
 800153e:	4b16      	ldr	r3, [pc, #88]	; (8001598 <_ZN13NHDST7565_LCD8setupLcdEv+0x94>)
 8001540:	60fb      	str	r3, [r7, #12]
		break;
 8001542:	e002      	b.n	800154a <_ZN13NHDST7565_LCD8setupLcdEv+0x46>
	default:
		DisplayRotation = &u8g2_cb_r0;
 8001544:	4b12      	ldr	r3, [pc, #72]	; (8001590 <_ZN13NHDST7565_LCD8setupLcdEv+0x8c>)
 8001546:	60fb      	str	r3, [r7, #12]
		break;
 8001548:	bf00      	nop
	}
	u8g2_Setup_st7565_nhd_c12864_f(&U8G2_Display, DisplayRotation, u8x8_byte_stm32_hw_spi, u8g2_gpio_and_delay_stm32);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8001550:	4b12      	ldr	r3, [pc, #72]	; (800159c <_ZN13NHDST7565_LCD8setupLcdEv+0x98>)
 8001552:	4a13      	ldr	r2, [pc, #76]	; (80015a0 <_ZN13NHDST7565_LCD8setupLcdEv+0x9c>)
 8001554:	68f9      	ldr	r1, [r7, #12]
 8001556:	f7fe fe93 	bl	8000280 <u8g2_Setup_st7565_nhd_c12864_f>
	u8g2_InitDisplay(&U8G2_Display); // send init sequence to the display, display is in sleep mode after this, // @suppress("C-Style cast instead of C++ cast")
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	3324      	adds	r3, #36	; 0x24
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fd61 	bl	8001026 <u8x8_InitDisplay>
	u8g2_SetPowerSave(&U8G2_Display, 0); // wake up display // @suppress("C-Style cast instead of C++ cast")
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3324      	adds	r3, #36	; 0x24
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fd6a 	bl	8001044 <u8x8_SetPowerSave>
	u8g2_SetFontMode(&U8G2_Display, 1);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3324      	adds	r3, #36	; 0x24
 8001574:	2101      	movs	r1, #1
 8001576:	4618      	mov	r0, r3
 8001578:	f7fe feaa 	bl	80002d0 <u8g2_SetFontMode>
	clearScreen();
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f000 f82b 	bl	80015d8 <_ZN13NHDST7565_LCD11clearScreenEv>
}
 8001582:	bf00      	nop
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	08008eac 	.word	0x08008eac
 8001590:	08008e94 	.word	0x08008e94
 8001594:	08008ea0 	.word	0x08008ea0
 8001598:	08008eb8 	.word	0x08008eb8
 800159c:	08001291 	.word	0x08001291
 80015a0:	0800139d 	.word	0x0800139d

080015a4 <_ZN13NHDST7565_LCD16clearFrameBufferEv>:
}



void NHDST7565_LCD::clearFrameBuffer()
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	u8g2_ClearBuffer(&U8G2_Display);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3324      	adds	r3, #36	; 0x24
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7fe fdd3 	bl	800015c <u8g2_ClearBuffer>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <_ZN13NHDST7565_LCD15sendFrameBufferEv>:
void NHDST7565_LCD::sendFrameBuffer()
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
	u8g2_SendBuffer(&U8G2_Display);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	3324      	adds	r3, #36	; 0x24
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe fe39 	bl	8000242 <u8g2_SendBuffer>
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <_ZN13NHDST7565_LCD11clearScreenEv>:

void NHDST7565_LCD::clearScreen()
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	clearFrameBuffer();
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff ffdf 	bl	80015a4 <_ZN13NHDST7565_LCD16clearFrameBufferEv>
	sendFrameBuffer();
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff ffe9 	bl	80015be <_ZN13NHDST7565_LCD15sendFrameBufferEv>
}
 80015ec:	bf00      	nop
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_ZN12STM32_EEPROMC1Ev>:

void STM32_EEPROM::saveValue(double NewVal)
{
}

STM32_EEPROM::STM32_EEPROM()
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	605a      	str	r2, [r3, #4]
{
	eepromArray = new uint32_t[MAX_DIM_EEPROM_ARRAY];
 8001602:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001606:	f004 fc17 	bl	8005e38 <_Znaj>
 800160a:	4603      	mov	r3, r0
 800160c:	461a      	mov	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	601a      	str	r2, [r3, #0]
}
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4618      	mov	r0, r3
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}

0800161c <_ZN6BUTTON7readPinEv>:

#include "Keyboard.h"


bool BUTTON::readPin()
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	bool State = false;
 8001624:	2300      	movs	r3, #0
 8001626:	73fb      	strb	r3, [r7, #15]
	if(HAL_GPIO_ReadPin(buttonPort, buttonPin) == (GPIO_PinState)LOW)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	889b      	ldrh	r3, [r3, #4]
 8001630:	4619      	mov	r1, r3
 8001632:	4610      	mov	r0, r2
 8001634:	f001 ff74 	bl	8003520 <HAL_GPIO_ReadPin>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	bf0c      	ite	eq
 800163e:	2301      	moveq	r3, #1
 8001640:	2300      	movne	r3, #0
 8001642:	b2db      	uxtb	r3, r3
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <_ZN6BUTTON7readPinEv+0x30>
	{
		State = true;
 8001648:	2301      	movs	r3, #1
 800164a:	73fb      	strb	r3, [r7, #15]
	}
	return State;
 800164c:	7bfb      	ldrb	r3, [r7, #15]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <_ZN6BUTTONC1EP12GPIO_TypeDeftt>:

BUTTON::BUTTON(GPIO_TypeDef *ButtonPort, uint16_t ButtonPin, uint16_t LongPressDelay)
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	4611      	mov	r1, r2
 8001662:	461a      	mov	r2, r3
 8001664:	460b      	mov	r3, r1
 8001666:	80fb      	strh	r3, [r7, #6]
 8001668:	4613      	mov	r3, r2
 800166a:	80bb      	strh	r3, [r7, #4]
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2200      	movs	r2, #0
 8001676:	819a      	strh	r2, [r3, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2200      	movs	r2, #0
 800167c:	739a      	strb	r2, [r3, #14]
{
	buttonPort = ButtonPort;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	68ba      	ldr	r2, [r7, #8]
 8001682:	601a      	str	r2, [r3, #0]
	buttonPin = ButtonPin;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	88fa      	ldrh	r2, [r7, #6]
 8001688:	809a      	strh	r2, [r3, #4]
	delay = LongPressDelay;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	88ba      	ldrh	r2, [r7, #4]
 800168e:	819a      	strh	r2, [r3, #12]
}
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	4618      	mov	r0, r3
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <_ZN6BUTTON11checkButtonEv>:

uint8_t BUTTON::checkButton()
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
	uint8_t Status = NO_PRESS;
 80016a4:	2302      	movs	r3, #2
 80016a6:	73fb      	strb	r3, [r7, #15]
	bool LongPressed = false;
 80016a8:	2300      	movs	r3, #0
 80016aa:	73bb      	strb	r3, [r7, #14]
	bool ButtonState = readPin();
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f7ff ffb5 	bl	800161c <_ZN6BUTTON7readPinEv>
 80016b2:	4603      	mov	r3, r0
 80016b4:	737b      	strb	r3, [r7, #13]
	if(ButtonState)
 80016b6:	7b7b      	ldrb	r3, [r7, #13]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d03c      	beq.n	8001736 <_ZN6BUTTON11checkButtonEv+0x9a>
	{
		longPressDelay = HAL_GetTick();
 80016bc:	f000 ff98 	bl	80025f0 <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	609a      	str	r2, [r3, #8]
		while(ButtonState)
 80016c6:	7b7b      	ldrb	r3, [r7, #13]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d015      	beq.n	80016f8 <_ZN6BUTTON11checkButtonEv+0x5c>
		{
			ButtonState = readPin();
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ffa5 	bl	800161c <_ZN6BUTTON7readPinEv>
 80016d2:	4603      	mov	r3, r0
 80016d4:	737b      	strb	r3, [r7, #13]
			if(HAL_GetTick() - longPressDelay > delay)
 80016d6:	f000 ff8b 	bl	80025f0 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	8992      	ldrh	r2, [r2, #12]
 80016e6:	4293      	cmp	r3, r2
 80016e8:	bf8c      	ite	hi
 80016ea:	2301      	movhi	r3, #1
 80016ec:	2300      	movls	r3, #0
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0e8      	beq.n	80016c6 <_ZN6BUTTON11checkButtonEv+0x2a>
			{
				LongPressed = true;
 80016f4:	2301      	movs	r3, #1
 80016f6:	73bb      	strb	r3, [r7, #14]
				break;
			}
		}
		if(!LongPressed)
 80016f8:	7bbb      	ldrb	r3, [r7, #14]
 80016fa:	f083 0301 	eor.w	r3, r3, #1
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	2b00      	cmp	r3, #0
 8001702:	d00d      	beq.n	8001720 <_ZN6BUTTON11checkButtonEv+0x84>
		{
			if(!wasLongPressed)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	7b9b      	ldrb	r3, [r3, #14]
 8001708:	f083 0301 	eor.w	r3, r3, #1
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d002      	beq.n	8001718 <_ZN6BUTTON11checkButtonEv+0x7c>
				Status = PRESSED;
 8001712:	2300      	movs	r3, #0
 8001714:	73fb      	strb	r3, [r7, #15]
 8001716:	e008      	b.n	800172a <_ZN6BUTTON11checkButtonEv+0x8e>
			else
				wasLongPressed = false;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	739a      	strb	r2, [r3, #14]
 800171e:	e004      	b.n	800172a <_ZN6BUTTON11checkButtonEv+0x8e>
		}
		else
		{
			Status = LONG_PRESSED;
 8001720:	2301      	movs	r3, #1
 8001722:	73fb      	strb	r3, [r7, #15]
			wasLongPressed = true;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2201      	movs	r2, #1
 8001728:	739a      	strb	r2, [r3, #14]
		}
		longPressDelay = 0;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
		HAL_Delay(10);
 8001730:	200a      	movs	r0, #10
 8001732:	f000 ff67 	bl	8002604 <HAL_Delay>
	}
	return Status;
 8001736:	7bfb      	ldrb	r3, [r7, #15]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <_ZN8DryerKeyC1Ev>:

DryerKey::DryerKey()
 8001740:	b590      	push	{r4, r7, lr}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
{
	keys[0] = new BUTTON(UpButton_GPIO_Port, UpButton_Pin, 250);
 8001748:	2010      	movs	r0, #16
 800174a:	f004 fb77 	bl	8005e3c <_Znwj>
 800174e:	4603      	mov	r3, r0
 8001750:	461c      	mov	r4, r3
 8001752:	23fa      	movs	r3, #250	; 0xfa
 8001754:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001758:	491b      	ldr	r1, [pc, #108]	; (80017c8 <_ZN8DryerKeyC1Ev+0x88>)
 800175a:	4620      	mov	r0, r4
 800175c:	f7ff ff7b 	bl	8001656 <_ZN6BUTTONC1EP12GPIO_TypeDeftt>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	601c      	str	r4, [r3, #0]
	keys[1] = new BUTTON(DownButton_GPIO_Port, DownButton_Pin, 250);
 8001764:	2010      	movs	r0, #16
 8001766:	f004 fb69 	bl	8005e3c <_Znwj>
 800176a:	4603      	mov	r3, r0
 800176c:	461c      	mov	r4, r3
 800176e:	23fa      	movs	r3, #250	; 0xfa
 8001770:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001774:	4914      	ldr	r1, [pc, #80]	; (80017c8 <_ZN8DryerKeyC1Ev+0x88>)
 8001776:	4620      	mov	r0, r4
 8001778:	f7ff ff6d 	bl	8001656 <_ZN6BUTTONC1EP12GPIO_TypeDeftt>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	605c      	str	r4, [r3, #4]
	keys[2] = new BUTTON(LeftButton_GPIO_Port, LeftButton_Pin, 1000);
 8001780:	2010      	movs	r0, #16
 8001782:	f004 fb5b 	bl	8005e3c <_Znwj>
 8001786:	4603      	mov	r3, r0
 8001788:	461c      	mov	r4, r3
 800178a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800178e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001792:	490d      	ldr	r1, [pc, #52]	; (80017c8 <_ZN8DryerKeyC1Ev+0x88>)
 8001794:	4620      	mov	r0, r4
 8001796:	f7ff ff5e 	bl	8001656 <_ZN6BUTTONC1EP12GPIO_TypeDeftt>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	609c      	str	r4, [r3, #8]
	keys[3] = new BUTTON(OkButton_GPIO_Port, OkButton_Pin, 1000);
 800179e:	2010      	movs	r0, #16
 80017a0:	f004 fb4c 	bl	8005e3c <_Znwj>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461c      	mov	r4, r3
 80017a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80017b0:	4905      	ldr	r1, [pc, #20]	; (80017c8 <_ZN8DryerKeyC1Ev+0x88>)
 80017b2:	4620      	mov	r0, r4
 80017b4:	f7ff ff4f 	bl	8001656 <_ZN6BUTTONC1EP12GPIO_TypeDeftt>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	60dc      	str	r4, [r3, #12]
}
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4618      	mov	r0, r3
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd90      	pop	{r4, r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40010c00 	.word	0x40010c00

080017cc <_ZN8DryerKey8checkKeyEv>:

uint8_t DryerKey::checkKey()
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	uint8_t KeyPressed = NO_KEY;
 80017d4:	2308      	movs	r3, #8
 80017d6:	75fb      	strb	r3, [r7, #23]
	for(int Key = 0; Key < MAX_KEYS; Key++)
 80017d8:	2300      	movs	r3, #0
 80017da:	613b      	str	r3, [r7, #16]
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	2b03      	cmp	r3, #3
 80017e0:	dc1d      	bgt.n	800181e <_ZN8DryerKey8checkKeyEv+0x52>
	{
		uint8_t Status = keys[Key]->checkButton();
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff ff56 	bl	800169c <_ZN6BUTTON11checkButtonEv>
 80017f0:	4603      	mov	r3, r0
 80017f2:	73fb      	strb	r3, [r7, #15]
		if(Status == PRESSED)
 80017f4:	7bfb      	ldrb	r3, [r7, #15]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d102      	bne.n	8001800 <_ZN8DryerKey8checkKeyEv+0x34>
		{
			KeyPressed = Key;
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	75fb      	strb	r3, [r7, #23]
 80017fe:	e006      	b.n	800180e <_ZN8DryerKey8checkKeyEv+0x42>
		}
		else if(Status == LONG_PRESSED)
 8001800:	7bfb      	ldrb	r3, [r7, #15]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d103      	bne.n	800180e <_ZN8DryerKey8checkKeyEv+0x42>
		{
			KeyPressed = Key + MAX_KEYS;
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	3304      	adds	r3, #4
 800180c:	75fb      	strb	r3, [r7, #23]
		}
		if(Status != NO_PRESS)
 800180e:	7bfb      	ldrb	r3, [r7, #15]
 8001810:	2b02      	cmp	r3, #2
 8001812:	d103      	bne.n	800181c <_ZN8DryerKey8checkKeyEv+0x50>
	for(int Key = 0; Key < MAX_KEYS; Key++)
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	3301      	adds	r3, #1
 8001818:	613b      	str	r3, [r7, #16]
 800181a:	e7df      	b.n	80017dc <_ZN8DryerKey8checkKeyEv+0x10>
		{
			break;
 800181c:	bf00      	nop
		}
	}
	return KeyPressed;
 800181e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3718      	adds	r7, #24
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <_ZN4RELEC1EP12GPIO_TypeDeft9PIN_STATE>:
}




RELE::RELE(GPIO_TypeDef *RelePort, uint16_t RelePin, PIN_STATE InitialState)
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	4611      	mov	r1, r2
 8001834:	461a      	mov	r2, r3
 8001836:	460b      	mov	r3, r1
 8001838:	80fb      	strh	r3, [r7, #6]
 800183a:	4613      	mov	r3, r2
 800183c:	717b      	strb	r3, [r7, #5]
{
	relePort = RelePort;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	68ba      	ldr	r2, [r7, #8]
 8001842:	601a      	str	r2, [r3, #0]
	relePin = RelePin;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	88fa      	ldrh	r2, [r7, #6]
 8001848:	809a      	strh	r2, [r3, #4]
	actualState = InitialState;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	797a      	ldrb	r2, [r7, #5]
 800184e:	719a      	strb	r2, [r3, #6]

}
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	4618      	mov	r0, r3
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr

0800185c <_ZN11SerialDebugC1Ev>:
	uint16_t BufferLen = serialBuffer.size();
	HAL_UART_Transmit(&huart1, (uint8_t *)serialBuffer.c_str(), BufferLen, SEND_TIMEOUT);
}


SerialDebug::SerialDebug()
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4618      	mov	r0, r3
 8001868:	f004 fb36 	bl	8005ed8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	f883 2020 	strb.w	r2, [r3, #32]
{
//	HAL_UART_Receive_IT(&huart1, rxBuffer, RECEIVE_BUFFER_LEN);
}
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4618      	mov	r0, r3
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <_ZN10SmartDryer10DRYER_FLAGC1Ev>:
	typedef struct
	{
		bool thermoOn = false;
		bool fanOn = false;

	}DRYER_FLAG;
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	701a      	strb	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2200      	movs	r2, #0
 8001890:	705a      	strb	r2, [r3, #1]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4618      	mov	r0, r3
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr

0800189e <_ZN13THERMO_SENSORC1Ev>:
#include <string>

typedef std::string String;


class THERMO_SENSOR
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 2020 	strb.w	r2, [r3, #32]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4618      	mov	r0, r3
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
	...

080018bc <_ZN10SmartDryerC1Ev>:

#include <SmartDryer.h>

#define TOLLERANCE_DEGREES	55

SmartDryer::SmartDryer()
 80018bc:	b590      	push	{r4, r7, lr}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3330      	adds	r3, #48	; 0x30
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ffd8 	bl	800187e <_ZN10SmartDryer10DRYER_FLAGC1Ev>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f240 12f7 	movw	r2, #503	; 0x1f7
 80018d4:	865a      	strh	r2, [r3, #50]	; 0x32
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	635a      	str	r2, [r3, #52]	; 0x34
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2201      	movs	r2, #1
 80018e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
{
	display = new NHDST7565_LCD(NHDST7565_LCD::LANDSCAPE_2);
 80018e4:	20c4      	movs	r0, #196	; 0xc4
 80018e6:	f004 faa9 	bl	8005e3c <_Znwj>
 80018ea:	4603      	mov	r3, r0
 80018ec:	461c      	mov	r4, r3
 80018ee:	2101      	movs	r1, #1
 80018f0:	4620      	mov	r0, r4
 80018f2:	f7ff fdc1 	bl	8001478 <_ZN13NHDST7565_LCDC1Eh>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	601c      	str	r4, [r3, #0]
	clock = new DS1307_RTC();
 80018fa:	2021      	movs	r0, #33	; 0x21
 80018fc:	f004 fa9e 	bl	8005e3c <_Znwj>
 8001900:	4603      	mov	r3, r0
 8001902:	461c      	mov	r4, r3
 8001904:	4620      	mov	r0, r4
 8001906:	f7ff fc95 	bl	8001234 <_ZN10DS1307_RTCC1Ev>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	605c      	str	r4, [r3, #4]
	keyboard = new DryerKey();
 800190e:	2010      	movs	r0, #16
 8001910:	f004 fa94 	bl	8005e3c <_Znwj>
 8001914:	4603      	mov	r3, r0
 8001916:	461c      	mov	r4, r3
 8001918:	4620      	mov	r0, r4
 800191a:	f7ff ff11 	bl	8001740 <_ZN8DryerKeyC1Ev>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	609c      	str	r4, [r3, #8]
	tempSens = new THERMO_SENSOR();
 8001922:	2021      	movs	r0, #33	; 0x21
 8001924:	f004 fa8a 	bl	8005e3c <_Znwj>
 8001928:	4603      	mov	r3, r0
 800192a:	461c      	mov	r4, r3
 800192c:	4620      	mov	r0, r4
 800192e:	2321      	movs	r3, #33	; 0x21
 8001930:	461a      	mov	r2, r3
 8001932:	2100      	movs	r1, #0
 8001934:	f004 fb57 	bl	8005fe6 <memset>
 8001938:	4620      	mov	r0, r4
 800193a:	f7ff ffb0 	bl	800189e <_ZN13THERMO_SENSORC1Ev>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	60dc      	str	r4, [r3, #12]
	fanCtrl = new RELE(FanCtrl_GPIO_Port, FanCtrl_Pin, LOW);
 8001942:	2008      	movs	r0, #8
 8001944:	f004 fa7a 	bl	8005e3c <_Znwj>
 8001948:	4603      	mov	r3, r0
 800194a:	461c      	mov	r4, r3
 800194c:	2300      	movs	r3, #0
 800194e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001952:	492c      	ldr	r1, [pc, #176]	; (8001a04 <_ZN10SmartDryerC1Ev+0x148>)
 8001954:	4620      	mov	r0, r4
 8001956:	f7ff ff67 	bl	8001828 <_ZN4RELEC1EP12GPIO_TypeDeft9PIN_STATE>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	611c      	str	r4, [r3, #16]
	thermoCtrl = new RELE(ThermoCtrl_GPIO_Port, ThermoCtrl_Pin, LOW);
 800195e:	2008      	movs	r0, #8
 8001960:	f004 fa6c 	bl	8005e3c <_Znwj>
 8001964:	4603      	mov	r3, r0
 8001966:	461c      	mov	r4, r3
 8001968:	2300      	movs	r3, #0
 800196a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800196e:	4925      	ldr	r1, [pc, #148]	; (8001a04 <_ZN10SmartDryerC1Ev+0x148>)
 8001970:	4620      	mov	r0, r4
 8001972:	f7ff ff59 	bl	8001828 <_ZN4RELEC1EP12GPIO_TypeDeft9PIN_STATE>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	615c      	str	r4, [r3, #20]

	memory = new STM32_EEPROM();
 800197a:	2008      	movs	r0, #8
 800197c:	f004 fa5e 	bl	8005e3c <_Znwj>
 8001980:	4603      	mov	r3, r0
 8001982:	461c      	mov	r4, r3
 8001984:	4620      	mov	r0, r4
 8001986:	f7ff fe35 	bl	80015f4 <_ZN12STM32_EEPROMC1Ev>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	619c      	str	r4, [r3, #24]

	getTempTimer = new ChronoTimer(ChronoTimer::SECONDS);
 800198e:	2014      	movs	r0, #20
 8001990:	f004 fa54 	bl	8005e3c <_Znwj>
 8001994:	4603      	mov	r3, r0
 8001996:	461c      	mov	r4, r3
 8001998:	2101      	movs	r1, #1
 800199a:	4620      	mov	r0, r4
 800199c:	f7ff fbdf 	bl	800115e <_ZN11ChronoTimerC1Eh>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	61dc      	str	r4, [r3, #28]

	blinkRedLedTimer = new ChronoTimer(ChronoTimer::MILLIS);
 80019a4:	2014      	movs	r0, #20
 80019a6:	f004 fa49 	bl	8005e3c <_Znwj>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461c      	mov	r4, r3
 80019ae:	2100      	movs	r1, #0
 80019b0:	4620      	mov	r0, r4
 80019b2:	f7ff fbd4 	bl	800115e <_ZN11ChronoTimerC1Eh>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	621c      	str	r4, [r3, #32]
	blinkGreenLedTimer = new ChronoTimer(ChronoTimer::MILLIS);
 80019ba:	2014      	movs	r0, #20
 80019bc:	f004 fa3e 	bl	8005e3c <_Znwj>
 80019c0:	4603      	mov	r3, r0
 80019c2:	461c      	mov	r4, r3
 80019c4:	2100      	movs	r1, #0
 80019c6:	4620      	mov	r0, r4
 80019c8:	f7ff fbc9 	bl	800115e <_ZN11ChronoTimerC1Eh>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	625c      	str	r4, [r3, #36]	; 0x24

	testTimer = new ChronoTimer(ChronoTimer::MILLIS);
 80019d0:	2014      	movs	r0, #20
 80019d2:	f004 fa33 	bl	8005e3c <_Znwj>
 80019d6:	4603      	mov	r3, r0
 80019d8:	461c      	mov	r4, r3
 80019da:	2100      	movs	r1, #0
 80019dc:	4620      	mov	r0, r4
 80019de:	f7ff fbbe 	bl	800115e <_ZN11ChronoTimerC1Eh>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	629c      	str	r4, [r3, #40]	; 0x28

	dbgDryer = new SerialDebug();
 80019e6:	2024      	movs	r0, #36	; 0x24
 80019e8:	f004 fa28 	bl	8005e3c <_Znwj>
 80019ec:	4603      	mov	r3, r0
 80019ee:	461c      	mov	r4, r3
 80019f0:	4620      	mov	r0, r4
 80019f2:	f7ff ff33 	bl	800185c <_ZN11SerialDebugC1Ev>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	62dc      	str	r4, [r3, #44]	; 0x2c

}
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4618      	mov	r0, r3
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd90      	pop	{r4, r7, pc}
 8001a04:	40010800 	.word	0x40010800

08001a08 <_ZN10SmartDryer4testEv>:
	}

}

void SmartDryer::test()
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b090      	sub	sp, #64	; 0x40
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	testTimer->setTimer(5000);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a14:	f241 3188 	movw	r1, #5000	; 0x1388
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fbc7 	bl	80011ac <_ZN11ChronoTimer8setTimerEm>
	std::string Time = "";
 8001a1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a22:	4618      	mov	r0, r3
 8001a24:	f004 fa24 	bl	8005e70 <_ZNSaIcEC1Ev>
 8001a28:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	497a      	ldr	r1, [pc, #488]	; (8001c1c <_ZN10SmartDryer4testEv+0x214>)
 8001a32:	4618      	mov	r0, r3
 8001a34:	f004 fa7c 	bl	8005f30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001a38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f004 fa18 	bl	8005e72 <_ZNSaIcED1Ev>
	display->setupLcd();
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff fd5c 	bl	8001504 <_ZN13NHDST7565_LCD8setupLcdEv>

	uint8_t TopPos1 = 0, ItemSel1 = 0, TopPos2 = 0, ItemSel2 = 0, MaxLines1 = 0, MaxLines2 = 0, MaxItemsMenu1 = 8, MaxItemsMenu2 = 8;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	74fb      	strb	r3, [r7, #19]
 8001a50:	2300      	movs	r3, #0
 8001a52:	74bb      	strb	r3, [r7, #18]
 8001a54:	2300      	movs	r3, #0
 8001a56:	747b      	strb	r3, [r7, #17]
 8001a58:	2300      	movs	r3, #0
 8001a5a:	743b      	strb	r3, [r7, #16]
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	73fb      	strb	r3, [r7, #15]
 8001a60:	2300      	movs	r3, #0
 8001a62:	73bb      	strb	r3, [r7, #14]
 8001a64:	2308      	movs	r3, #8
 8001a66:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8001a6a:	2308      	movs	r3, #8
 8001a6c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	uint8_t *TopPosPtr = &TopPos1;
 8001a70:	f107 0313 	add.w	r3, r7, #19
 8001a74:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t *ItemSelPtr = &ItemSel1;
 8001a76:	f107 0312 	add.w	r3, r7, #18
 8001a7a:	63bb      	str	r3, [r7, #56]	; 0x38
	uint8_t *MaxLinesPtr = &MaxLines1;
 8001a7c:	f107 030f 	add.w	r3, r7, #15
 8001a80:	637b      	str	r3, [r7, #52]	; 0x34
	uint8_t MaxItemsMenu = MaxItemsMenu1;
 8001a82:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001a86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	bool SwitchMenu = true;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	while(1)
	{
		  uint8_t WichKey = DryerKey::NO_KEY;
 8001a90:	2308      	movs	r3, #8
 8001a92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		  display->clearFrameBuffer();
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff fd82 	bl	80015a4 <_ZN13NHDST7565_LCD16clearFrameBufferEv>
		  }
		  else
		  {
//			  MaxLines2 = display->drawMenuList(40, 12, TopPos2, ItemSel2, MenuList2, MaxItemsMenu2, true, !SwitchMenu, display->displayFonts[NHDST7565_LCD::W_5_H_8]);
		  }
		  display->sendFrameBuffer();
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fd8a 	bl	80015be <_ZN13NHDST7565_LCD15sendFrameBufferEv>
		  WichKey = keyboard->checkKey();
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fe8c 	bl	80017cc <_ZN8DryerKey8checkKeyEv>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		  switch(WichKey)
 8001aba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001abe:	2b07      	cmp	r3, #7
 8001ac0:	d866      	bhi.n	8001b90 <_ZN10SmartDryer4testEv+0x188>
 8001ac2:	a201      	add	r2, pc, #4	; (adr r2, 8001ac8 <_ZN10SmartDryer4testEv+0xc0>)
 8001ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac8:	08001ae9 	.word	0x08001ae9
 8001acc:	08001b0d 	.word	0x08001b0d
 8001ad0:	08001b33 	.word	0x08001b33
 8001ad4:	08001b91 	.word	0x08001b91
 8001ad8:	08001ae9 	.word	0x08001ae9
 8001adc:	08001b0d 	.word	0x08001b0d
 8001ae0:	08001b91 	.word	0x08001b91
 8001ae4:	08001b91 	.word	0x08001b91
		  {
		  case DryerKey::UP_KEY:
		  case DryerKey::LONG_UP_KEY:
			  if(*ItemSelPtr > 0)
 8001ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d006      	beq.n	8001afe <_ZN10SmartDryer4testEv+0xf6>
				  (*ItemSelPtr)--;
 8001af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	3b01      	subs	r3, #1
 8001af6:	b2da      	uxtb	r2, r3
 8001af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001afa:	701a      	strb	r2, [r3, #0]
			  else
				  (*ItemSelPtr) = MaxItemsMenu - 1;
			  break;
 8001afc:	e049      	b.n	8001b92 <_ZN10SmartDryer4testEv+0x18a>
				  (*ItemSelPtr) = MaxItemsMenu - 1;
 8001afe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b02:	3b01      	subs	r3, #1
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b08:	701a      	strb	r2, [r3, #0]
			  break;
 8001b0a:	e042      	b.n	8001b92 <_ZN10SmartDryer4testEv+0x18a>
		  case DryerKey::DOWN_KEY:
		  case DryerKey::LONG_DOWN_KEY:
			  if(*ItemSelPtr < MaxItemsMenu - 1)
 8001b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	461a      	mov	r2, r3
 8001b12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b16:	3b01      	subs	r3, #1
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	da06      	bge.n	8001b2a <_ZN10SmartDryer4testEv+0x122>
				  (*ItemSelPtr)++;
 8001b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	3301      	adds	r3, #1
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b26:	701a      	strb	r2, [r3, #0]
			  else
				  (*ItemSelPtr) = 0;
			  break;
 8001b28:	e033      	b.n	8001b92 <_ZN10SmartDryer4testEv+0x18a>
				  (*ItemSelPtr) = 0;
 8001b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	701a      	strb	r2, [r3, #0]
			  break;
 8001b30:	e02f      	b.n	8001b92 <_ZN10SmartDryer4testEv+0x18a>
		  case DryerKey::LEFT_KEY:
			  SwitchMenu = !SwitchMenu;
 8001b32:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001b36:	f083 0301 	eor.w	r3, r3, #1
 8001b3a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
			  if(!SwitchMenu)
 8001b3e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001b42:	f083 0301 	eor.w	r3, r3, #1
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d00d      	beq.n	8001b68 <_ZN10SmartDryer4testEv+0x160>
			  {
				  TopPosPtr = &TopPos2;
 8001b4c:	f107 0311 	add.w	r3, r7, #17
 8001b50:	63fb      	str	r3, [r7, #60]	; 0x3c
				  ItemSelPtr = &ItemSel2;
 8001b52:	f107 0310 	add.w	r3, r7, #16
 8001b56:	63bb      	str	r3, [r7, #56]	; 0x38
				  MaxLinesPtr = &MaxLines2;
 8001b58:	f107 030e 	add.w	r3, r7, #14
 8001b5c:	637b      	str	r3, [r7, #52]	; 0x34
				  MaxItemsMenu = MaxItemsMenu2;
 8001b5e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001b62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
				  ItemSelPtr = &ItemSel1;
				  MaxLinesPtr = &MaxLines1;
				  MaxItemsMenu = MaxItemsMenu1;

			  }
			  break;
 8001b66:	e014      	b.n	8001b92 <_ZN10SmartDryer4testEv+0x18a>
				  TopPos2 = 0;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	747b      	strb	r3, [r7, #17]
				  ItemSel2  =0;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	743b      	strb	r3, [r7, #16]
				  MaxLines2 = 0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	73bb      	strb	r3, [r7, #14]
				  TopPosPtr = &TopPos1;
 8001b74:	f107 0313 	add.w	r3, r7, #19
 8001b78:	63fb      	str	r3, [r7, #60]	; 0x3c
				  ItemSelPtr = &ItemSel1;
 8001b7a:	f107 0312 	add.w	r3, r7, #18
 8001b7e:	63bb      	str	r3, [r7, #56]	; 0x38
				  MaxLinesPtr = &MaxLines1;
 8001b80:	f107 030f 	add.w	r3, r7, #15
 8001b84:	637b      	str	r3, [r7, #52]	; 0x34
				  MaxItemsMenu = MaxItemsMenu1;
 8001b86:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001b8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			  break;
 8001b8e:	e000      	b.n	8001b92 <_ZN10SmartDryer4testEv+0x18a>

			  break;
		  case DryerKey::LONG_OK_KEY:
			  break;
		  default:
			  break;
 8001b90:	bf00      	nop
		  }
		  if(WichKey != DryerKey::NO_KEY && WichKey != DryerKey::LEFT_KEY)
 8001b92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b96:	2b08      	cmp	r3, #8
 8001b98:	f43f af7a 	beq.w	8001a90 <_ZN10SmartDryer4testEv+0x88>
 8001b9c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	f43f af75 	beq.w	8001a90 <_ZN10SmartDryer4testEv+0x88>
		  {
			  if(*ItemSelPtr > *MaxLinesPtr - 2)
 8001ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	461a      	mov	r2, r3
 8001bac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	3b02      	subs	r3, #2
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	dd1a      	ble.n	8001bec <_ZN10SmartDryer4testEv+0x1e4>
			  {
				  if(*ItemSelPtr - ((*MaxLinesPtr) - 2) < MaxItemsMenu - 1)
 8001bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	461a      	mov	r2, r3
 8001bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	3b02      	subs	r3, #2
 8001bc2:	1ad2      	subs	r2, r2, r3
 8001bc4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	da0a      	bge.n	8001be4 <_ZN10SmartDryer4testEv+0x1dc>
					  *TopPosPtr = (*ItemSelPtr) - ((*MaxLinesPtr) - 2);
 8001bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bd0:	781a      	ldrb	r2, [r3, #0]
 8001bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	3302      	adds	r3, #2
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001be0:	701a      	strb	r2, [r3, #0]
 8001be2:	e006      	b.n	8001bf2 <_ZN10SmartDryer4testEv+0x1ea>
				  else
					  *TopPosPtr = 0;
 8001be4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
 8001bea:	e002      	b.n	8001bf2 <_ZN10SmartDryer4testEv+0x1ea>
			  }
			  else
				  *TopPosPtr = 0;
 8001bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
			  if(*ItemSelPtr >= MaxItemsMenu - *MaxLinesPtr)
 8001bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001bfc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001bfe:	7812      	ldrb	r2, [r2, #0]
 8001c00:	1a9b      	subs	r3, r3, r2
 8001c02:	4299      	cmp	r1, r3
 8001c04:	f6ff af44 	blt.w	8001a90 <_ZN10SmartDryer4testEv+0x88>
			  {
				  *TopPosPtr = MaxItemsMenu - *MaxLinesPtr;
 8001c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c16:	701a      	strb	r2, [r3, #0]
			  }
		  }
	}
 8001c18:	e73a      	b.n	8001a90 <_ZN10SmartDryer4testEv+0x88>
 8001c1a:	bf00      	nop
 8001c1c:	080061f8 	.word	0x080061f8

08001c20 <_ZN10SmartDryer3runEv>:
}

void SmartDryer::run()
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	while(1)
 8001c28:	e7fe      	b.n	8001c28 <_ZN10SmartDryer3runEv+0x8>
	...

08001c2c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c3c:	4b18      	ldr	r3, [pc, #96]	; (8001ca0 <MX_ADC1_Init+0x74>)
 8001c3e:	4a19      	ldr	r2, [pc, #100]	; (8001ca4 <MX_ADC1_Init+0x78>)
 8001c40:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c42:	4b17      	ldr	r3, [pc, #92]	; (8001ca0 <MX_ADC1_Init+0x74>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c48:	4b15      	ldr	r3, [pc, #84]	; (8001ca0 <MX_ADC1_Init+0x74>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c4e:	4b14      	ldr	r3, [pc, #80]	; (8001ca0 <MX_ADC1_Init+0x74>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c54:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <MX_ADC1_Init+0x74>)
 8001c56:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001c5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c5c:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <MX_ADC1_Init+0x74>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001c62:	4b0f      	ldr	r3, [pc, #60]	; (8001ca0 <MX_ADC1_Init+0x74>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c68:	480d      	ldr	r0, [pc, #52]	; (8001ca0 <MX_ADC1_Init+0x74>)
 8001c6a:	f000 fced 	bl	8002648 <HAL_ADC_Init>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001c74:	f000 f9d0 	bl	8002018 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c84:	1d3b      	adds	r3, r7, #4
 8001c86:	4619      	mov	r1, r3
 8001c88:	4805      	ldr	r0, [pc, #20]	; (8001ca0 <MX_ADC1_Init+0x74>)
 8001c8a:	f000 fe47 	bl	800291c <HAL_ADC_ConfigChannel>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001c94:	f000 f9c0 	bl	8002018 <Error_Handler>
  }

}
 8001c98:	bf00      	nop
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	200004a0 	.word	0x200004a0
 8001ca4:	40012400 	.word	0x40012400

08001ca8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 0310 	add.w	r3, r7, #16
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a14      	ldr	r2, [pc, #80]	; (8001d14 <HAL_ADC_MspInit+0x6c>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d121      	bne.n	8001d0c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cc8:	4b13      	ldr	r3, [pc, #76]	; (8001d18 <HAL_ADC_MspInit+0x70>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	4a12      	ldr	r2, [pc, #72]	; (8001d18 <HAL_ADC_MspInit+0x70>)
 8001cce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cd2:	6193      	str	r3, [r2, #24]
 8001cd4:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <HAL_ADC_MspInit+0x70>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce0:	4b0d      	ldr	r3, [pc, #52]	; (8001d18 <HAL_ADC_MspInit+0x70>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	4a0c      	ldr	r2, [pc, #48]	; (8001d18 <HAL_ADC_MspInit+0x70>)
 8001ce6:	f043 0304 	orr.w	r3, r3, #4
 8001cea:	6193      	str	r3, [r2, #24]
 8001cec:	4b0a      	ldr	r3, [pc, #40]	; (8001d18 <HAL_ADC_MspInit+0x70>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = CurrentSensor_Pin;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CurrentSensor_GPIO_Port, &GPIO_InitStruct);
 8001d00:	f107 0310 	add.w	r3, r7, #16
 8001d04:	4619      	mov	r1, r3
 8001d06:	4805      	ldr	r0, [pc, #20]	; (8001d1c <HAL_ADC_MspInit+0x74>)
 8001d08:	f001 f9d0 	bl	80030ac <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	3720      	adds	r7, #32
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40012400 	.word	0x40012400
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	40010800 	.word	0x40010800

08001d20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d26:	f107 0308 	add.w	r3, r7, #8
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d34:	4b28      	ldr	r3, [pc, #160]	; (8001dd8 <MX_GPIO_Init+0xb8>)
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	4a27      	ldr	r2, [pc, #156]	; (8001dd8 <MX_GPIO_Init+0xb8>)
 8001d3a:	f043 0304 	orr.w	r3, r3, #4
 8001d3e:	6193      	str	r3, [r2, #24]
 8001d40:	4b25      	ldr	r3, [pc, #148]	; (8001dd8 <MX_GPIO_Init+0xb8>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d4c:	4b22      	ldr	r3, [pc, #136]	; (8001dd8 <MX_GPIO_Init+0xb8>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	4a21      	ldr	r2, [pc, #132]	; (8001dd8 <MX_GPIO_Init+0xb8>)
 8001d52:	f043 0308 	orr.w	r3, r3, #8
 8001d56:	6193      	str	r3, [r2, #24]
 8001d58:	4b1f      	ldr	r3, [pc, #124]	; (8001dd8 <MX_GPIO_Init+0xb8>)
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	f003 0308 	and.w	r3, r3, #8
 8001d60:	603b      	str	r3, [r7, #0]
 8001d62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ThermoSensor_Pin|LcdCS_Pin, GPIO_PIN_SET);
 8001d64:	2201      	movs	r2, #1
 8001d66:	210c      	movs	r1, #12
 8001d68:	481c      	ldr	r0, [pc, #112]	; (8001ddc <MX_GPIO_Init+0xbc>)
 8001d6a:	f001 fbff 	bl	800356c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LcdA0_Pin|LcdReset_Pin|ThermoCtrl_Pin|FanCtrl_Pin
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f641 6150 	movw	r1, #7760	; 0x1e50
 8001d74:	4819      	ldr	r0, [pc, #100]	; (8001ddc <MX_GPIO_Init+0xbc>)
 8001d76:	f001 fbf9 	bl	800356c <HAL_GPIO_WritePin>
                          |RedLed_Pin|GreenLed_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = ThermoSensor_Pin|LcdCS_Pin|LcdA0_Pin|LcdReset_Pin
 8001d7a:	f240 435c 	movw	r3, #1116	; 0x45c
 8001d7e:	60bb      	str	r3, [r7, #8]
                          |FanCtrl_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d80:	2301      	movs	r3, #1
 8001d82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8c:	f107 0308 	add.w	r3, r7, #8
 8001d90:	4619      	mov	r1, r3
 8001d92:	4812      	ldr	r0, [pc, #72]	; (8001ddc <MX_GPIO_Init+0xbc>)
 8001d94:	f001 f98a 	bl	80030ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = UpButton_Pin|DownButton_Pin|LeftButton_Pin|OkButton_Pin;
 8001d98:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001d9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001da2:	2301      	movs	r3, #1
 8001da4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da6:	f107 0308 	add.w	r3, r7, #8
 8001daa:	4619      	mov	r1, r3
 8001dac:	480c      	ldr	r0, [pc, #48]	; (8001de0 <MX_GPIO_Init+0xc0>)
 8001dae:	f001 f97d 	bl	80030ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ThermoCtrl_Pin|RedLed_Pin|GreenLed_Pin;
 8001db2:	f44f 53d0 	mov.w	r3, #6656	; 0x1a00
 8001db6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db8:	2301      	movs	r3, #1
 8001dba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc4:	f107 0308 	add.w	r3, r7, #8
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4804      	ldr	r0, [pc, #16]	; (8001ddc <MX_GPIO_Init+0xbc>)
 8001dcc:	f001 f96e 	bl	80030ac <HAL_GPIO_Init>

}
 8001dd0:	bf00      	nop
 8001dd2:	3718      	adds	r7, #24
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	40010800 	.word	0x40010800
 8001de0:	40010c00 	.word	0x40010c00

08001de4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001de8:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001dea:	4a13      	ldr	r2, [pc, #76]	; (8001e38 <MX_I2C1_Init+0x54>)
 8001dec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001df0:	4a12      	ldr	r2, [pc, #72]	; (8001e3c <MX_I2C1_Init+0x58>)
 8001df2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001df4:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e00:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e08:	4b0a      	ldr	r3, [pc, #40]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e0e:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e14:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e1a:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e20:	4804      	ldr	r0, [pc, #16]	; (8001e34 <MX_I2C1_Init+0x50>)
 8001e22:	f001 fbd5 	bl	80035d0 <HAL_I2C_Init>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e2c:	f000 f8f4 	bl	8002018 <Error_Handler>
  }

}
 8001e30:	bf00      	nop
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	200004d0 	.word	0x200004d0
 8001e38:	40005400 	.word	0x40005400
 8001e3c:	000186a0 	.word	0x000186a0

08001e40 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	; 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 0314 	add.w	r3, r7, #20
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a1d      	ldr	r2, [pc, #116]	; (8001ed0 <HAL_I2C_MspInit+0x90>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d132      	bne.n	8001ec6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e60:	4b1c      	ldr	r3, [pc, #112]	; (8001ed4 <HAL_I2C_MspInit+0x94>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	4a1b      	ldr	r2, [pc, #108]	; (8001ed4 <HAL_I2C_MspInit+0x94>)
 8001e66:	f043 0308 	orr.w	r3, r3, #8
 8001e6a:	6193      	str	r3, [r2, #24]
 8001e6c:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <HAL_I2C_MspInit+0x94>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	f003 0308 	and.w	r3, r3, #8
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8001e78:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e7e:	2312      	movs	r3, #18
 8001e80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e82:	2303      	movs	r3, #3
 8001e84:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e86:	f107 0314 	add.w	r3, r7, #20
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4812      	ldr	r0, [pc, #72]	; (8001ed8 <HAL_I2C_MspInit+0x98>)
 8001e8e:	f001 f90d 	bl	80030ac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001e92:	4b12      	ldr	r3, [pc, #72]	; (8001edc <HAL_I2C_MspInit+0x9c>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	627b      	str	r3, [r7, #36]	; 0x24
 8001e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea2:	f043 0302 	orr.w	r3, r3, #2
 8001ea6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ea8:	4a0c      	ldr	r2, [pc, #48]	; (8001edc <HAL_I2C_MspInit+0x9c>)
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eac:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eae:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <HAL_I2C_MspInit+0x94>)
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	4a08      	ldr	r2, [pc, #32]	; (8001ed4 <HAL_I2C_MspInit+0x94>)
 8001eb4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001eb8:	61d3      	str	r3, [r2, #28]
 8001eba:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <HAL_I2C_MspInit+0x94>)
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001ec6:	bf00      	nop
 8001ec8:	3728      	adds	r7, #40	; 0x28
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40005400 	.word	0x40005400
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40010c00 	.word	0x40010c00
 8001edc:	40010000 	.word	0x40010000

08001ee0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001ee0:	b598      	push	{r3, r4, r7, lr}
 8001ee2:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001ee4:	f000 fb2c 	bl	8002540 <HAL_Init>


	/* Configure the system clock */
	SystemClock_Config();
 8001ee8:	f000 f832 	bl	8001f50 <_Z18SystemClock_Configv>


	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001eec:	f7ff ff18 	bl	8001d20 <MX_GPIO_Init>
	MX_ADC1_Init();
 8001ef0:	f7ff fe9c 	bl	8001c2c <MX_ADC1_Init>
	MX_I2C1_Init();
 8001ef4:	f7ff ff76 	bl	8001de4 <MX_I2C1_Init>
	MX_SPI1_Init();
 8001ef8:	f000 f89e 	bl	8002038 <MX_SPI1_Init>
	MX_TIM2_Init();
 8001efc:	f000 fa06 	bl	800230c <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8001f00:	f000 fa6c 	bl	80023dc <MX_USART1_UART_Init>

	HAL_TIM_Base_Start(&htim2);
 8001f04:	4810      	ldr	r0, [pc, #64]	; (8001f48 <main+0x68>)
 8001f06:	f002 ff3d 	bl	8004d84 <HAL_TIM_Base_Start>

	DryerApplication = new SmartDryer();
 8001f0a:	203c      	movs	r0, #60	; 0x3c
 8001f0c:	f003 ff96 	bl	8005e3c <_Znwj>
 8001f10:	4603      	mov	r3, r0
 8001f12:	461c      	mov	r4, r3
 8001f14:	4620      	mov	r0, r4
 8001f16:	f7ff fcd1 	bl	80018bc <_ZN10SmartDryerC1Ev>
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <main+0x6c>)
 8001f1c:	601c      	str	r4, [r3, #0]

	if(DryerApplication->enableTest)
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <main+0x6c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d005      	beq.n	8001f36 <main+0x56>
	{
		DryerApplication->test();
 8001f2a:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <main+0x6c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff fd6a 	bl	8001a08 <_ZN10SmartDryer4testEv>
 8001f34:	e004      	b.n	8001f40 <main+0x60>
	}
	else
	{
		DryerApplication->run();
 8001f36:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <main+0x6c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff fe70 	bl	8001c20 <_ZN10SmartDryer3runEv>
	//  while (1)
	//  {
	//
	//  }

}
 8001f40:	2300      	movs	r3, #0
 8001f42:	4618      	mov	r0, r3
 8001f44:	bd98      	pop	{r3, r4, r7, pc}
 8001f46:	bf00      	nop
 8001f48:	2000057c 	.word	0x2000057c
 8001f4c:	2000048c 	.word	0x2000048c

08001f50 <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b094      	sub	sp, #80	; 0x50
 8001f54:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f5a:	2228      	movs	r2, #40	; 0x28
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f004 f841 	bl	8005fe6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f64:	f107 0314 	add.w	r3, r7, #20
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f80:	2302      	movs	r3, #2
 8001f82:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f84:	2301      	movs	r3, #1
 8001f86:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f88:	2310      	movs	r3, #16
 8001f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001f90:	2300      	movs	r3, #0
 8001f92:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001f94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f98:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f001 fcd0 	bl	8003944 <HAL_RCC_OscConfig>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	bf14      	ite	ne
 8001faa:	2301      	movne	r3, #1
 8001fac:	2300      	moveq	r3, #0
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <_Z18SystemClock_Configv+0x68>
	{
		Error_Handler();
 8001fb4:	f000 f830 	bl	8002018 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fb8:	230f      	movs	r3, #15
 8001fba:	617b      	str	r3, [r7, #20]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f002 f826 	bl	8004024 <HAL_RCC_ClockConfig>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	bf14      	ite	ne
 8001fde:	2301      	movne	r3, #1
 8001fe0:	2300      	moveq	r3, #0
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <_Z18SystemClock_Configv+0x9c>
	{
		Error_Handler();
 8001fe8:	f000 f816 	bl	8002018 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001fec:	2302      	movs	r3, #2
 8001fee:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ff4:	1d3b      	adds	r3, r7, #4
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f002 fa56 	bl	80044a8 <HAL_RCCEx_PeriphCLKConfig>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	bf14      	ite	ne
 8002002:	2301      	movne	r3, #1
 8002004:	2300      	moveq	r3, #0
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <_Z18SystemClock_Configv+0xc0>
	{
		Error_Handler();
 800200c:	f000 f804 	bl	8002018 <Error_Handler>
	}
}
 8002010:	bf00      	nop
 8002012:	3750      	adds	r7, #80	; 0x50
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr

08002024 <assert_failed>:
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr

08002038 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800203c:	4b18      	ldr	r3, [pc, #96]	; (80020a0 <MX_SPI1_Init+0x68>)
 800203e:	4a19      	ldr	r2, [pc, #100]	; (80020a4 <MX_SPI1_Init+0x6c>)
 8002040:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002042:	4b17      	ldr	r3, [pc, #92]	; (80020a0 <MX_SPI1_Init+0x68>)
 8002044:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002048:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800204a:	4b15      	ldr	r3, [pc, #84]	; (80020a0 <MX_SPI1_Init+0x68>)
 800204c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002050:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002052:	4b13      	ldr	r3, [pc, #76]	; (80020a0 <MX_SPI1_Init+0x68>)
 8002054:	2200      	movs	r2, #0
 8002056:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002058:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <MX_SPI1_Init+0x68>)
 800205a:	2200      	movs	r2, #0
 800205c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800205e:	4b10      	ldr	r3, [pc, #64]	; (80020a0 <MX_SPI1_Init+0x68>)
 8002060:	2200      	movs	r2, #0
 8002062:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002064:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <MX_SPI1_Init+0x68>)
 8002066:	f44f 7200 	mov.w	r2, #512	; 0x200
 800206a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <MX_SPI1_Init+0x68>)
 800206e:	2228      	movs	r2, #40	; 0x28
 8002070:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002072:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <MX_SPI1_Init+0x68>)
 8002074:	2200      	movs	r2, #0
 8002076:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002078:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <MX_SPI1_Init+0x68>)
 800207a:	2200      	movs	r2, #0
 800207c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800207e:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <MX_SPI1_Init+0x68>)
 8002080:	2200      	movs	r2, #0
 8002082:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002084:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <MX_SPI1_Init+0x68>)
 8002086:	220a      	movs	r2, #10
 8002088:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800208a:	4805      	ldr	r0, [pc, #20]	; (80020a0 <MX_SPI1_Init+0x68>)
 800208c:	f002 fb16 	bl	80046bc <HAL_SPI_Init>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002096:	f7ff ffbf 	bl	8002018 <Error_Handler>
  }

}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000524 	.word	0x20000524
 80020a4:	40013000 	.word	0x40013000

080020a8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b088      	sub	sp, #32
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b0:	f107 0310 	add.w	r3, r7, #16
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a15      	ldr	r2, [pc, #84]	; (8002118 <HAL_SPI_MspInit+0x70>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d123      	bne.n	8002110 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020c8:	4b14      	ldr	r3, [pc, #80]	; (800211c <HAL_SPI_MspInit+0x74>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	4a13      	ldr	r2, [pc, #76]	; (800211c <HAL_SPI_MspInit+0x74>)
 80020ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020d2:	6193      	str	r3, [r2, #24]
 80020d4:	4b11      	ldr	r3, [pc, #68]	; (800211c <HAL_SPI_MspInit+0x74>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e0:	4b0e      	ldr	r3, [pc, #56]	; (800211c <HAL_SPI_MspInit+0x74>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	4a0d      	ldr	r2, [pc, #52]	; (800211c <HAL_SPI_MspInit+0x74>)
 80020e6:	f043 0304 	orr.w	r3, r3, #4
 80020ea:	6193      	str	r3, [r2, #24]
 80020ec:	4b0b      	ldr	r3, [pc, #44]	; (800211c <HAL_SPI_MspInit+0x74>)
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	f003 0304 	and.w	r3, r3, #4
 80020f4:	60bb      	str	r3, [r7, #8]
 80020f6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = Sck_Pin|Mosi_Pin;
 80020f8:	23a0      	movs	r3, #160	; 0xa0
 80020fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002100:	2303      	movs	r3, #3
 8002102:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002104:	f107 0310 	add.w	r3, r7, #16
 8002108:	4619      	mov	r1, r3
 800210a:	4805      	ldr	r0, [pc, #20]	; (8002120 <HAL_SPI_MspInit+0x78>)
 800210c:	f000 ffce 	bl	80030ac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002110:	bf00      	nop
 8002112:	3720      	adds	r7, #32
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40013000 	.word	0x40013000
 800211c:	40021000 	.word	0x40021000
 8002120:	40010800 	.word	0x40010800

08002124 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800212a:	4b15      	ldr	r3, [pc, #84]	; (8002180 <HAL_MspInit+0x5c>)
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	4a14      	ldr	r2, [pc, #80]	; (8002180 <HAL_MspInit+0x5c>)
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	6193      	str	r3, [r2, #24]
 8002136:	4b12      	ldr	r3, [pc, #72]	; (8002180 <HAL_MspInit+0x5c>)
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	60bb      	str	r3, [r7, #8]
 8002140:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002142:	4b0f      	ldr	r3, [pc, #60]	; (8002180 <HAL_MspInit+0x5c>)
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	4a0e      	ldr	r2, [pc, #56]	; (8002180 <HAL_MspInit+0x5c>)
 8002148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800214c:	61d3      	str	r3, [r2, #28]
 800214e:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <HAL_MspInit+0x5c>)
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002156:	607b      	str	r3, [r7, #4]
 8002158:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800215a:	4b0a      	ldr	r3, [pc, #40]	; (8002184 <HAL_MspInit+0x60>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	4a04      	ldr	r2, [pc, #16]	; (8002184 <HAL_MspInit+0x60>)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002176:	bf00      	nop
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr
 8002180:	40021000 	.word	0x40021000
 8002184:	40010000 	.word	0x40010000

08002188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr

08002194 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_NVIC_SystemReset();
 8002198:	f000 ff02 	bl	8002fa0 <HAL_NVIC_SystemReset>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800219c:	e7fe      	b.n	800219c <HardFault_Handler+0x8>

0800219e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800219e:	b480      	push	{r7}
 80021a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021a2:	e7fe      	b.n	80021a2 <MemManage_Handler+0x4>

080021a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a8:	e7fe      	b.n	80021a8 <BusFault_Handler+0x4>

080021aa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021aa:	b480      	push	{r7}
 80021ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021ae:	e7fe      	b.n	80021ae <UsageFault_Handler+0x4>

080021b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr

080021bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr

080021c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr

080021d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021d8:	f000 f9f8 	bl	80025cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}

080021e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <USART1_IRQHandler+0x10>)
 80021e6:	f003 fad9 	bl	800579c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	200005bc 	.word	0x200005bc

080021f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
	return 1;
 80021f8:	2301      	movs	r3, #1
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bc80      	pop	{r7}
 8002200:	4770      	bx	lr

08002202 <_kill>:

int _kill(int pid, int sig)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b082      	sub	sp, #8
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
 800220a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800220c:	f003 feae 	bl	8005f6c <__errno>
 8002210:	4602      	mov	r2, r0
 8002212:	2316      	movs	r3, #22
 8002214:	6013      	str	r3, [r2, #0]
	return -1;
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <_exit>:

void _exit (int status)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800222a:	f04f 31ff 	mov.w	r1, #4294967295
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7ff ffe7 	bl	8002202 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002234:	e7fe      	b.n	8002234 <_exit+0x12>
	...

08002238 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002240:	4a14      	ldr	r2, [pc, #80]	; (8002294 <_sbrk+0x5c>)
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <_sbrk+0x60>)
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800224c:	4b13      	ldr	r3, [pc, #76]	; (800229c <_sbrk+0x64>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d102      	bne.n	800225a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002254:	4b11      	ldr	r3, [pc, #68]	; (800229c <_sbrk+0x64>)
 8002256:	4a12      	ldr	r2, [pc, #72]	; (80022a0 <_sbrk+0x68>)
 8002258:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800225a:	4b10      	ldr	r3, [pc, #64]	; (800229c <_sbrk+0x64>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4413      	add	r3, r2
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	429a      	cmp	r2, r3
 8002266:	d207      	bcs.n	8002278 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002268:	f003 fe80 	bl	8005f6c <__errno>
 800226c:	4602      	mov	r2, r0
 800226e:	230c      	movs	r3, #12
 8002270:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002272:	f04f 33ff 	mov.w	r3, #4294967295
 8002276:	e009      	b.n	800228c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002278:	4b08      	ldr	r3, [pc, #32]	; (800229c <_sbrk+0x64>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800227e:	4b07      	ldr	r3, [pc, #28]	; (800229c <_sbrk+0x64>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4413      	add	r3, r2
 8002286:	4a05      	ldr	r2, [pc, #20]	; (800229c <_sbrk+0x64>)
 8002288:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800228a:	68fb      	ldr	r3, [r7, #12]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20005000 	.word	0x20005000
 8002298:	00000400 	.word	0x00000400
 800229c:	20000490 	.word	0x20000490
 80022a0:	20000608 	.word	0x20000608

080022a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80022a8:	4b15      	ldr	r3, [pc, #84]	; (8002300 <SystemInit+0x5c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a14      	ldr	r2, [pc, #80]	; (8002300 <SystemInit+0x5c>)
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80022b4:	4b12      	ldr	r3, [pc, #72]	; (8002300 <SystemInit+0x5c>)
 80022b6:	685a      	ldr	r2, [r3, #4]
 80022b8:	4911      	ldr	r1, [pc, #68]	; (8002300 <SystemInit+0x5c>)
 80022ba:	4b12      	ldr	r3, [pc, #72]	; (8002304 <SystemInit+0x60>)
 80022bc:	4013      	ands	r3, r2
 80022be:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80022c0:	4b0f      	ldr	r3, [pc, #60]	; (8002300 <SystemInit+0x5c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a0e      	ldr	r2, [pc, #56]	; (8002300 <SystemInit+0x5c>)
 80022c6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80022ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ce:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022d0:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <SystemInit+0x5c>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	; (8002300 <SystemInit+0x5c>)
 80022d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022da:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80022dc:	4b08      	ldr	r3, [pc, #32]	; (8002300 <SystemInit+0x5c>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	4a07      	ldr	r2, [pc, #28]	; (8002300 <SystemInit+0x5c>)
 80022e2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80022e6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80022e8:	4b05      	ldr	r3, [pc, #20]	; (8002300 <SystemInit+0x5c>)
 80022ea:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80022ee:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80022f0:	4b05      	ldr	r3, [pc, #20]	; (8002308 <SystemInit+0x64>)
 80022f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022f6:	609a      	str	r2, [r3, #8]
#endif 
}
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr
 8002300:	40021000 	.word	0x40021000
 8002304:	f8ff0000 	.word	0xf8ff0000
 8002308:	e000ed00 	.word	0xe000ed00

0800230c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002312:	f107 0308 	add.w	r3, r7, #8
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002320:	463b      	mov	r3, r7
 8002322:	2200      	movs	r2, #0
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002328:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <MX_TIM2_Init+0x94>)
 800232a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800232e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002330:	4b1b      	ldr	r3, [pc, #108]	; (80023a0 <MX_TIM2_Init+0x94>)
 8002332:	2200      	movs	r2, #0
 8002334:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002336:	4b1a      	ldr	r3, [pc, #104]	; (80023a0 <MX_TIM2_Init+0x94>)
 8002338:	2200      	movs	r2, #0
 800233a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535 - 1;
 800233c:	4b18      	ldr	r3, [pc, #96]	; (80023a0 <MX_TIM2_Init+0x94>)
 800233e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002342:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002344:	4b16      	ldr	r3, [pc, #88]	; (80023a0 <MX_TIM2_Init+0x94>)
 8002346:	2200      	movs	r2, #0
 8002348:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800234a:	4b15      	ldr	r3, [pc, #84]	; (80023a0 <MX_TIM2_Init+0x94>)
 800234c:	2200      	movs	r2, #0
 800234e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002350:	4813      	ldr	r0, [pc, #76]	; (80023a0 <MX_TIM2_Init+0x94>)
 8002352:	f002 fc91 	bl	8004c78 <HAL_TIM_Base_Init>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800235c:	f7ff fe5c 	bl	8002018 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002364:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002366:	f107 0308 	add.w	r3, r7, #8
 800236a:	4619      	mov	r1, r3
 800236c:	480c      	ldr	r0, [pc, #48]	; (80023a0 <MX_TIM2_Init+0x94>)
 800236e:	f002 fd4d 	bl	8004e0c <HAL_TIM_ConfigClockSource>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002378:	f7ff fe4e 	bl	8002018 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800237c:	2300      	movs	r3, #0
 800237e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002380:	2300      	movs	r3, #0
 8002382:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002384:	463b      	mov	r3, r7
 8002386:	4619      	mov	r1, r3
 8002388:	4805      	ldr	r0, [pc, #20]	; (80023a0 <MX_TIM2_Init+0x94>)
 800238a:	f003 f8c9 	bl	8005520 <HAL_TIMEx_MasterConfigSynchronization>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002394:	f7ff fe40 	bl	8002018 <Error_Handler>
  }

}
 8002398:	bf00      	nop
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	2000057c 	.word	0x2000057c

080023a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023b4:	d10b      	bne.n	80023ce <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023b6:	4b08      	ldr	r3, [pc, #32]	; (80023d8 <HAL_TIM_Base_MspInit+0x34>)
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	4a07      	ldr	r2, [pc, #28]	; (80023d8 <HAL_TIM_Base_MspInit+0x34>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	61d3      	str	r3, [r2, #28]
 80023c2:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <HAL_TIM_Base_MspInit+0x34>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80023ce:	bf00      	nop
 80023d0:	3714      	adds	r7, #20
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr
 80023d8:	40021000 	.word	0x40021000

080023dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80023e0:	4b11      	ldr	r3, [pc, #68]	; (8002428 <MX_USART1_UART_Init+0x4c>)
 80023e2:	4a12      	ldr	r2, [pc, #72]	; (800242c <MX_USART1_UART_Init+0x50>)
 80023e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80023e6:	4b10      	ldr	r3, [pc, #64]	; (8002428 <MX_USART1_UART_Init+0x4c>)
 80023e8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023ee:	4b0e      	ldr	r3, [pc, #56]	; (8002428 <MX_USART1_UART_Init+0x4c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023f4:	4b0c      	ldr	r3, [pc, #48]	; (8002428 <MX_USART1_UART_Init+0x4c>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023fa:	4b0b      	ldr	r3, [pc, #44]	; (8002428 <MX_USART1_UART_Init+0x4c>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002400:	4b09      	ldr	r3, [pc, #36]	; (8002428 <MX_USART1_UART_Init+0x4c>)
 8002402:	220c      	movs	r2, #12
 8002404:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002406:	4b08      	ldr	r3, [pc, #32]	; (8002428 <MX_USART1_UART_Init+0x4c>)
 8002408:	2200      	movs	r2, #0
 800240a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800240c:	4b06      	ldr	r3, [pc, #24]	; (8002428 <MX_USART1_UART_Init+0x4c>)
 800240e:	2200      	movs	r2, #0
 8002410:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002412:	4805      	ldr	r0, [pc, #20]	; (8002428 <MX_USART1_UART_Init+0x4c>)
 8002414:	f003 f91a 	bl	800564c <HAL_UART_Init>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800241e:	f7ff fdfb 	bl	8002018 <Error_Handler>
  }

}
 8002422:	bf00      	nop
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	200005bc 	.word	0x200005bc
 800242c:	40013800 	.word	0x40013800

08002430 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08a      	sub	sp, #40	; 0x28
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002438:	f107 0314 	add.w	r3, r7, #20
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a26      	ldr	r2, [pc, #152]	; (80024e4 <HAL_UART_MspInit+0xb4>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d145      	bne.n	80024dc <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002450:	4b25      	ldr	r3, [pc, #148]	; (80024e8 <HAL_UART_MspInit+0xb8>)
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	4a24      	ldr	r2, [pc, #144]	; (80024e8 <HAL_UART_MspInit+0xb8>)
 8002456:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800245a:	6193      	str	r3, [r2, #24]
 800245c:	4b22      	ldr	r3, [pc, #136]	; (80024e8 <HAL_UART_MspInit+0xb8>)
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002464:	613b      	str	r3, [r7, #16]
 8002466:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002468:	4b1f      	ldr	r3, [pc, #124]	; (80024e8 <HAL_UART_MspInit+0xb8>)
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	4a1e      	ldr	r2, [pc, #120]	; (80024e8 <HAL_UART_MspInit+0xb8>)
 800246e:	f043 0308 	orr.w	r3, r3, #8
 8002472:	6193      	str	r3, [r2, #24]
 8002474:	4b1c      	ldr	r3, [pc, #112]	; (80024e8 <HAL_UART_MspInit+0xb8>)
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	f003 0308 	and.w	r3, r3, #8
 800247c:	60fb      	str	r3, [r7, #12]
 800247e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin;
 8002480:	2340      	movs	r3, #64	; 0x40
 8002482:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002484:	2302      	movs	r3, #2
 8002486:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002488:	2303      	movs	r3, #3
 800248a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);
 800248c:	f107 0314 	add.w	r3, r7, #20
 8002490:	4619      	mov	r1, r3
 8002492:	4816      	ldr	r0, [pc, #88]	; (80024ec <HAL_UART_MspInit+0xbc>)
 8002494:	f000 fe0a 	bl	80030ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RX_Pin;
 8002498:	2380      	movs	r3, #128	; 0x80
 800249a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800249c:	2300      	movs	r3, #0
 800249e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RX_GPIO_Port, &GPIO_InitStruct);
 80024a4:	f107 0314 	add.w	r3, r7, #20
 80024a8:	4619      	mov	r1, r3
 80024aa:	4810      	ldr	r0, [pc, #64]	; (80024ec <HAL_UART_MspInit+0xbc>)
 80024ac:	f000 fdfe 	bl	80030ac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80024b0:	4b0f      	ldr	r3, [pc, #60]	; (80024f0 <HAL_UART_MspInit+0xc0>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	627b      	str	r3, [r7, #36]	; 0x24
 80024b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80024bc:	627b      	str	r3, [r7, #36]	; 0x24
 80024be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c0:	f043 0304 	orr.w	r3, r3, #4
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
 80024c6:	4a0a      	ldr	r2, [pc, #40]	; (80024f0 <HAL_UART_MspInit+0xc0>)
 80024c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ca:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80024cc:	2200      	movs	r2, #0
 80024ce:	2100      	movs	r1, #0
 80024d0:	2025      	movs	r0, #37	; 0x25
 80024d2:	f000 fd21 	bl	8002f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024d6:	2025      	movs	r0, #37	; 0x25
 80024d8:	f000 fd4a 	bl	8002f70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80024dc:	bf00      	nop
 80024de:	3728      	adds	r7, #40	; 0x28
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40013800 	.word	0x40013800
 80024e8:	40021000 	.word	0x40021000
 80024ec:	40010c00 	.word	0x40010c00
 80024f0:	40010000 	.word	0x40010000

080024f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80024f4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80024f6:	e003      	b.n	8002500 <LoopCopyDataInit>

080024f8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80024f8:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80024fa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80024fc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80024fe:	3104      	adds	r1, #4

08002500 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002500:	480a      	ldr	r0, [pc, #40]	; (800252c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002502:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002504:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002506:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002508:	d3f6      	bcc.n	80024f8 <CopyDataInit>
  ldr r2, =_sbss
 800250a:	4a0a      	ldr	r2, [pc, #40]	; (8002534 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800250c:	e002      	b.n	8002514 <LoopFillZerobss>

0800250e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800250e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002510:	f842 3b04 	str.w	r3, [r2], #4

08002514 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002514:	4b08      	ldr	r3, [pc, #32]	; (8002538 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002516:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002518:	d3f9      	bcc.n	800250e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800251a:	f7ff fec3 	bl	80022a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800251e:	f003 fd2b 	bl	8005f78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002522:	f7ff fcdd 	bl	8001ee0 <main>
  bx lr
 8002526:	4770      	bx	lr
  ldr r3, =_sidata
 8002528:	08008fe4 	.word	0x08008fe4
  ldr r0, =_sdata
 800252c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002530:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002534:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8002538:	20000604 	.word	0x20000604

0800253c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800253c:	e7fe      	b.n	800253c <ADC1_2_IRQHandler>
	...

08002540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002544:	4b08      	ldr	r3, [pc, #32]	; (8002568 <HAL_Init+0x28>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a07      	ldr	r2, [pc, #28]	; (8002568 <HAL_Init+0x28>)
 800254a:	f043 0310 	orr.w	r3, r3, #16
 800254e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002550:	2003      	movs	r0, #3
 8002552:	f000 fcc1 	bl	8002ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002556:	2000      	movs	r0, #0
 8002558:	f000 f808 	bl	800256c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800255c:	f7ff fde2 	bl	8002124 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40022000 	.word	0x40022000

0800256c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002574:	4b12      	ldr	r3, [pc, #72]	; (80025c0 <HAL_InitTick+0x54>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4b12      	ldr	r3, [pc, #72]	; (80025c4 <HAL_InitTick+0x58>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	4619      	mov	r1, r3
 800257e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002582:	fbb3 f3f1 	udiv	r3, r3, r1
 8002586:	fbb2 f3f3 	udiv	r3, r2, r3
 800258a:	4618      	mov	r0, r3
 800258c:	f000 fd0c 	bl	8002fa8 <HAL_SYSTICK_Config>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e00e      	b.n	80025b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b0f      	cmp	r3, #15
 800259e:	d80a      	bhi.n	80025b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a0:	2200      	movs	r2, #0
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	f04f 30ff 	mov.w	r0, #4294967295
 80025a8:	f000 fcb6 	bl	8002f18 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025ac:	4a06      	ldr	r2, [pc, #24]	; (80025c8 <HAL_InitTick+0x5c>)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
 80025b4:	e000      	b.n	80025b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000000 	.word	0x20000000
 80025c4:	20000008 	.word	0x20000008
 80025c8:	20000004 	.word	0x20000004

080025cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d0:	4b05      	ldr	r3, [pc, #20]	; (80025e8 <HAL_IncTick+0x1c>)
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	461a      	mov	r2, r3
 80025d6:	4b05      	ldr	r3, [pc, #20]	; (80025ec <HAL_IncTick+0x20>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4413      	add	r3, r2
 80025dc:	4a03      	ldr	r2, [pc, #12]	; (80025ec <HAL_IncTick+0x20>)
 80025de:	6013      	str	r3, [r2, #0]
}
 80025e0:	bf00      	nop
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr
 80025e8:	20000008 	.word	0x20000008
 80025ec:	200005fc 	.word	0x200005fc

080025f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return uwTick;
 80025f4:	4b02      	ldr	r3, [pc, #8]	; (8002600 <HAL_GetTick+0x10>)
 80025f6:	681b      	ldr	r3, [r3, #0]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	200005fc 	.word	0x200005fc

08002604 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800260c:	f7ff fff0 	bl	80025f0 <HAL_GetTick>
 8002610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800261c:	d005      	beq.n	800262a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800261e:	4b09      	ldr	r3, [pc, #36]	; (8002644 <HAL_Delay+0x40>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	461a      	mov	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4413      	add	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800262a:	bf00      	nop
 800262c:	f7ff ffe0 	bl	80025f0 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	429a      	cmp	r2, r3
 800263a:	d8f7      	bhi.n	800262c <HAL_Delay+0x28>
  {
  }
}
 800263c:	bf00      	nop
 800263e:	3710      	adds	r7, #16
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20000008 	.word	0x20000008

08002648 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002650:	2300      	movs	r3, #0
 8002652:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800265c:	2300      	movs	r3, #0
 800265e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e153      	b.n	8002912 <HAL_ADC_Init+0x2ca>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a9f      	ldr	r2, [pc, #636]	; (80028ec <HAL_ADC_Init+0x2a4>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d009      	beq.n	8002688 <HAL_ADC_Init+0x40>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a9d      	ldr	r2, [pc, #628]	; (80028f0 <HAL_ADC_Init+0x2a8>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d004      	beq.n	8002688 <HAL_ADC_Init+0x40>
 800267e:	f240 11b3 	movw	r1, #435	; 0x1b3
 8002682:	489c      	ldr	r0, [pc, #624]	; (80028f4 <HAL_ADC_Init+0x2ac>)
 8002684:	f7ff fcce 	bl	8002024 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d009      	beq.n	80026a4 <HAL_ADC_Init+0x5c>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002698:	d004      	beq.n	80026a4 <HAL_ADC_Init+0x5c>
 800269a:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 800269e:	4895      	ldr	r0, [pc, #596]	; (80028f4 <HAL_ADC_Init+0x2ac>)
 80026a0:	f7ff fcc0 	bl	8002024 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d009      	beq.n	80026c0 <HAL_ADC_Init+0x78>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026b4:	d004      	beq.n	80026c0 <HAL_ADC_Init+0x78>
 80026b6:	f240 11b5 	movw	r1, #437	; 0x1b5
 80026ba:	488e      	ldr	r0, [pc, #568]	; (80028f4 <HAL_ADC_Init+0x2ac>)
 80026bc:	f7ff fcb2 	bl	8002024 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7b1b      	ldrb	r3, [r3, #12]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d008      	beq.n	80026da <HAL_ADC_Init+0x92>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	7b1b      	ldrb	r3, [r3, #12]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d004      	beq.n	80026da <HAL_ADC_Init+0x92>
 80026d0:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 80026d4:	4887      	ldr	r0, [pc, #540]	; (80028f4 <HAL_ADC_Init+0x2ac>)
 80026d6:	f7ff fca5 	bl	8002024 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d022      	beq.n	8002728 <HAL_ADC_Init+0xe0>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026ea:	d01d      	beq.n	8002728 <HAL_ADC_Init+0xe0>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69db      	ldr	r3, [r3, #28]
 80026f0:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80026f4:	d018      	beq.n	8002728 <HAL_ADC_Init+0xe0>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80026fe:	d013      	beq.n	8002728 <HAL_ADC_Init+0xe0>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	69db      	ldr	r3, [r3, #28]
 8002704:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8002708:	d00e      	beq.n	8002728 <HAL_ADC_Init+0xe0>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002712:	d009      	beq.n	8002728 <HAL_ADC_Init+0xe0>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	69db      	ldr	r3, [r3, #28]
 8002718:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800271c:	d004      	beq.n	8002728 <HAL_ADC_Init+0xe0>
 800271e:	f240 11b7 	movw	r1, #439	; 0x1b7
 8002722:	4874      	ldr	r0, [pc, #464]	; (80028f4 <HAL_ADC_Init+0x2ac>)
 8002724:	f7ff fc7e 	bl	8002024 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d02a      	beq.n	8002786 <HAL_ADC_Init+0x13e>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	691b      	ldr	r3, [r3, #16]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d003      	beq.n	8002740 <HAL_ADC_Init+0xf8>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	2b10      	cmp	r3, #16
 800273e:	d904      	bls.n	800274a <HAL_ADC_Init+0x102>
 8002740:	f240 11bb 	movw	r1, #443	; 0x1bb
 8002744:	486b      	ldr	r0, [pc, #428]	; (80028f4 <HAL_ADC_Init+0x2ac>)
 8002746:	f7ff fc6d 	bl	8002024 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	7d1b      	ldrb	r3, [r3, #20]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d008      	beq.n	8002764 <HAL_ADC_Init+0x11c>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	7d1b      	ldrb	r3, [r3, #20]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d004      	beq.n	8002764 <HAL_ADC_Init+0x11c>
 800275a:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 800275e:	4865      	ldr	r0, [pc, #404]	; (80028f4 <HAL_ADC_Init+0x2ac>)
 8002760:	f7ff fc60 	bl	8002024 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	7d1b      	ldrb	r3, [r3, #20]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d00c      	beq.n	8002786 <HAL_ADC_Init+0x13e>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <HAL_ADC_Init+0x134>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	2b08      	cmp	r3, #8
 800277a:	d904      	bls.n	8002786 <HAL_ADC_Init+0x13e>
 800277c:	f240 11bf 	movw	r1, #447	; 0x1bf
 8002780:	485c      	ldr	r0, [pc, #368]	; (80028f4 <HAL_ADC_Init+0x2ac>)
 8002782:	f7ff fc4f 	bl	8002024 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278a:	2b00      	cmp	r3, #0
 800278c:	d109      	bne.n	80027a2 <HAL_ADC_Init+0x15a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7ff fa83 	bl	8001ca8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 fa7e 	bl	8002ca4 <ADC_ConversionStop_Disable>
 80027a8:	4603      	mov	r3, r0
 80027aa:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027b0:	f003 0310 	and.w	r3, r3, #16
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f040 80a3 	bne.w	8002900 <HAL_ADC_Init+0x2b8>
 80027ba:	7dfb      	ldrb	r3, [r7, #23]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f040 809f 	bne.w	8002900 <HAL_ADC_Init+0x2b8>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027ca:	f023 0302 	bic.w	r3, r3, #2
 80027ce:	f043 0202 	orr.w	r2, r3, #2
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027de:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	7b1b      	ldrb	r3, [r3, #12]
 80027e4:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027e6:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027e8:	68ba      	ldr	r2, [r7, #8]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027f6:	d003      	beq.n	8002800 <HAL_ADC_Init+0x1b8>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d102      	bne.n	8002806 <HAL_ADC_Init+0x1be>
 8002800:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002804:	e000      	b.n	8002808 <HAL_ADC_Init+0x1c0>
 8002806:	2300      	movs	r3, #0
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	4313      	orrs	r3, r2
 800280c:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	7d1b      	ldrb	r3, [r3, #20]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d119      	bne.n	800284a <HAL_ADC_Init+0x202>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	7b1b      	ldrb	r3, [r3, #12]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d109      	bne.n	8002832 <HAL_ADC_Init+0x1ea>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	3b01      	subs	r3, #1
 8002824:	035a      	lsls	r2, r3, #13
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	4313      	orrs	r3, r2
 800282a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800282e:	613b      	str	r3, [r7, #16]
 8002830:	e00b      	b.n	800284a <HAL_ADC_Init+0x202>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002836:	f043 0220 	orr.w	r2, r3, #32
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002842:	f043 0201 	orr.w	r2, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	430a      	orrs	r2, r1
 800285c:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	4b24      	ldr	r3, [pc, #144]	; (80028f8 <HAL_ADC_Init+0x2b0>)
 8002866:	4013      	ands	r3, r2
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	6812      	ldr	r2, [r2, #0]
 800286c:	68b9      	ldr	r1, [r7, #8]
 800286e:	430b      	orrs	r3, r1
 8002870:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800287a:	d003      	beq.n	8002884 <HAL_ADC_Init+0x23c>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d104      	bne.n	800288e <HAL_ADC_Init+0x246>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	691b      	ldr	r3, [r3, #16]
 8002888:	3b01      	subs	r3, #1
 800288a:	051b      	lsls	r3, r3, #20
 800288c:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002894:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	430a      	orrs	r2, r1
 80028a0:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	4b14      	ldr	r3, [pc, #80]	; (80028fc <HAL_ADC_Init+0x2b4>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	68ba      	ldr	r2, [r7, #8]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d10b      	bne.n	80028ca <HAL_ADC_Init+0x282>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028bc:	f023 0303 	bic.w	r3, r3, #3
 80028c0:	f043 0201 	orr.w	r2, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028c8:	e022      	b.n	8002910 <HAL_ADC_Init+0x2c8>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ce:	f023 0312 	bic.w	r3, r3, #18
 80028d2:	f043 0210 	orr.w	r2, r3, #16
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028de:	f043 0201 	orr.w	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028ea:	e011      	b.n	8002910 <HAL_ADC_Init+0x2c8>
 80028ec:	40012400 	.word	0x40012400
 80028f0:	40012800 	.word	0x40012800
 80028f4:	080061fc 	.word	0x080061fc
 80028f8:	ffe1f7fd 	.word	0xffe1f7fd
 80028fc:	ff1f0efe 	.word	0xff1f0efe
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002904:	f043 0210 	orr.w	r2, r3, #16
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002910:	7dfb      	ldrb	r3, [r7, #23]
}
 8002912:	4618      	mov	r0, r3
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop

0800291c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800292a:	2300      	movs	r3, #0
 800292c:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a88      	ldr	r2, [pc, #544]	; (8002b54 <HAL_ADC_ConfigChannel+0x238>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d009      	beq.n	800294c <HAL_ADC_ConfigChannel+0x30>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a86      	ldr	r2, [pc, #536]	; (8002b58 <HAL_ADC_ConfigChannel+0x23c>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d004      	beq.n	800294c <HAL_ADC_ConfigChannel+0x30>
 8002942:	f240 71ce 	movw	r1, #1998	; 0x7ce
 8002946:	4885      	ldr	r0, [pc, #532]	; (8002b5c <HAL_ADC_ConfigChannel+0x240>)
 8002948:	f7ff fb6c 	bl	8002024 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d048      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d044      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2b02      	cmp	r3, #2
 8002962:	d040      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b03      	cmp	r3, #3
 800296a:	d03c      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b04      	cmp	r3, #4
 8002972:	d038      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2b05      	cmp	r3, #5
 800297a:	d034      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b06      	cmp	r3, #6
 8002982:	d030      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2b07      	cmp	r3, #7
 800298a:	d02c      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2b08      	cmp	r3, #8
 8002992:	d028      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b09      	cmp	r3, #9
 800299a:	d024      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b0a      	cmp	r3, #10
 80029a2:	d020      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2b0b      	cmp	r3, #11
 80029aa:	d01c      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2b0c      	cmp	r3, #12
 80029b2:	d018      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2b0d      	cmp	r3, #13
 80029ba:	d014      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b0e      	cmp	r3, #14
 80029c2:	d010      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2b0f      	cmp	r3, #15
 80029ca:	d00c      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2b10      	cmp	r3, #16
 80029d2:	d008      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b11      	cmp	r3, #17
 80029da:	d004      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0xca>
 80029dc:	f240 71cf 	movw	r1, #1999	; 0x7cf
 80029e0:	485e      	ldr	r0, [pc, #376]	; (8002b5c <HAL_ADC_ConfigChannel+0x240>)
 80029e2:	f7ff fb1f 	bl	8002024 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d040      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d03c      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b03      	cmp	r3, #3
 80029fc:	d038      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	d034      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b05      	cmp	r3, #5
 8002a0c:	d030      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	2b06      	cmp	r3, #6
 8002a14:	d02c      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b07      	cmp	r3, #7
 8002a1c:	d028      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b08      	cmp	r3, #8
 8002a24:	d024      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	2b09      	cmp	r3, #9
 8002a2c:	d020      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2b0a      	cmp	r3, #10
 8002a34:	d01c      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b0b      	cmp	r3, #11
 8002a3c:	d018      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b0c      	cmp	r3, #12
 8002a44:	d014      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	2b0d      	cmp	r3, #13
 8002a4c:	d010      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	2b0e      	cmp	r3, #14
 8002a54:	d00c      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b0f      	cmp	r3, #15
 8002a5c:	d008      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b10      	cmp	r3, #16
 8002a64:	d004      	beq.n	8002a70 <HAL_ADC_ConfigChannel+0x154>
 8002a66:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002a6a:	483c      	ldr	r0, [pc, #240]	; (8002b5c <HAL_ADC_ConfigChannel+0x240>)
 8002a6c:	f7ff fada 	bl	8002024 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d020      	beq.n	8002aba <HAL_ADC_ConfigChannel+0x19e>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d01c      	beq.n	8002aba <HAL_ADC_ConfigChannel+0x19e>
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d018      	beq.n	8002aba <HAL_ADC_ConfigChannel+0x19e>
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d014      	beq.n	8002aba <HAL_ADC_ConfigChannel+0x19e>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	2b04      	cmp	r3, #4
 8002a96:	d010      	beq.n	8002aba <HAL_ADC_ConfigChannel+0x19e>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	2b05      	cmp	r3, #5
 8002a9e:	d00c      	beq.n	8002aba <HAL_ADC_ConfigChannel+0x19e>
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	2b06      	cmp	r3, #6
 8002aa6:	d008      	beq.n	8002aba <HAL_ADC_ConfigChannel+0x19e>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	2b07      	cmp	r3, #7
 8002aae:	d004      	beq.n	8002aba <HAL_ADC_ConfigChannel+0x19e>
 8002ab0:	f240 71d1 	movw	r1, #2001	; 0x7d1
 8002ab4:	4829      	ldr	r0, [pc, #164]	; (8002b5c <HAL_ADC_ConfigChannel+0x240>)
 8002ab6:	f7ff fab5 	bl	8002024 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x1ac>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e0e2      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x372>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2b06      	cmp	r3, #6
 8002ad6:	d81c      	bhi.n	8002b12 <HAL_ADC_ConfigChannel+0x1f6>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	4413      	add	r3, r2
 8002ae8:	3b05      	subs	r3, #5
 8002aea:	221f      	movs	r2, #31
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	43db      	mvns	r3, r3
 8002af2:	4019      	ands	r1, r3
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	6818      	ldr	r0, [r3, #0]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4413      	add	r3, r2
 8002b02:	3b05      	subs	r3, #5
 8002b04:	fa00 f203 	lsl.w	r2, r0, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	635a      	str	r2, [r3, #52]	; 0x34
 8002b10:	e042      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x27c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	2b0c      	cmp	r3, #12
 8002b18:	d822      	bhi.n	8002b60 <HAL_ADC_ConfigChannel+0x244>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	3b23      	subs	r3, #35	; 0x23
 8002b2c:	221f      	movs	r2, #31
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	43db      	mvns	r3, r3
 8002b34:	4019      	ands	r1, r3
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	6818      	ldr	r0, [r3, #0]
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	4413      	add	r3, r2
 8002b44:	3b23      	subs	r3, #35	; 0x23
 8002b46:	fa00 f203 	lsl.w	r2, r0, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	631a      	str	r2, [r3, #48]	; 0x30
 8002b52:	e021      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x27c>
 8002b54:	40012400 	.word	0x40012400
 8002b58:	40012800 	.word	0x40012800
 8002b5c:	080061fc 	.word	0x080061fc
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	3b41      	subs	r3, #65	; 0x41
 8002b72:	221f      	movs	r2, #31
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	4019      	ands	r1, r3
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	6818      	ldr	r0, [r3, #0]
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	4613      	mov	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	4413      	add	r3, r2
 8002b8a:	3b41      	subs	r3, #65	; 0x41
 8002b8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b09      	cmp	r3, #9
 8002b9e:	d91c      	bls.n	8002bda <HAL_ADC_ConfigChannel+0x2be>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68d9      	ldr	r1, [r3, #12]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	4613      	mov	r3, r2
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	4413      	add	r3, r2
 8002bb0:	3b1e      	subs	r3, #30
 8002bb2:	2207      	movs	r2, #7
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	4019      	ands	r1, r3
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	6898      	ldr	r0, [r3, #8]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	4413      	add	r3, r2
 8002bca:	3b1e      	subs	r3, #30
 8002bcc:	fa00 f203 	lsl.w	r2, r0, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	60da      	str	r2, [r3, #12]
 8002bd8:	e019      	b.n	8002c0e <HAL_ADC_ConfigChannel+0x2f2>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6919      	ldr	r1, [r3, #16]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	4613      	mov	r3, r2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	4413      	add	r3, r2
 8002bea:	2207      	movs	r2, #7
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	4019      	ands	r1, r3
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	6898      	ldr	r0, [r3, #8]
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	4413      	add	r3, r2
 8002c02:	fa00 f203 	lsl.w	r2, r0, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2b10      	cmp	r3, #16
 8002c14:	d003      	beq.n	8002c1e <HAL_ADC_ConfigChannel+0x302>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002c1a:	2b11      	cmp	r3, #17
 8002c1c:	d132      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x368>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a1d      	ldr	r2, [pc, #116]	; (8002c98 <HAL_ADC_ConfigChannel+0x37c>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d125      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x358>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d126      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x368>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002c44:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2b10      	cmp	r3, #16
 8002c4c:	d11a      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x368>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c4e:	4b13      	ldr	r3, [pc, #76]	; (8002c9c <HAL_ADC_ConfigChannel+0x380>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a13      	ldr	r2, [pc, #76]	; (8002ca0 <HAL_ADC_ConfigChannel+0x384>)
 8002c54:	fba2 2303 	umull	r2, r3, r2, r3
 8002c58:	0c9a      	lsrs	r2, r3, #18
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c64:	e002      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x350>
          {
            wait_loop_index--;
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1f9      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x34a>
 8002c72:	e007      	b.n	8002c84 <HAL_ADC_ConfigChannel+0x368>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c78:	f043 0220 	orr.w	r2, r3, #32
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40012400 	.word	0x40012400
 8002c9c:	20000000 	.word	0x20000000
 8002ca0:	431bde83 	.word	0x431bde83

08002ca4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d127      	bne.n	8002d0e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0201 	bic.w	r2, r2, #1
 8002ccc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002cce:	f7ff fc8f 	bl	80025f0 <HAL_GetTick>
 8002cd2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002cd4:	e014      	b.n	8002d00 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002cd6:	f7ff fc8b 	bl	80025f0 <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d90d      	bls.n	8002d00 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce8:	f043 0210 	orr.w	r2, r3, #16
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf4:	f043 0201 	orr.w	r2, r3, #1
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e007      	b.n	8002d10 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d0e3      	beq.n	8002cd6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f003 0307 	and.w	r3, r3, #7
 8002d26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d28:	4b0c      	ldr	r3, [pc, #48]	; (8002d5c <__NVIC_SetPriorityGrouping+0x44>)
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d34:	4013      	ands	r3, r2
 8002d36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d4a:	4a04      	ldr	r2, [pc, #16]	; (8002d5c <__NVIC_SetPriorityGrouping+0x44>)
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	60d3      	str	r3, [r2, #12]
}
 8002d50:	bf00      	nop
 8002d52:	3714      	adds	r7, #20
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	e000ed00 	.word	0xe000ed00

08002d60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d64:	4b04      	ldr	r3, [pc, #16]	; (8002d78 <__NVIC_GetPriorityGrouping+0x18>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	0a1b      	lsrs	r3, r3, #8
 8002d6a:	f003 0307 	and.w	r3, r3, #7
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	e000ed00 	.word	0xe000ed00

08002d7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	4603      	mov	r3, r0
 8002d84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	db0b      	blt.n	8002da6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d8e:	79fb      	ldrb	r3, [r7, #7]
 8002d90:	f003 021f 	and.w	r2, r3, #31
 8002d94:	4906      	ldr	r1, [pc, #24]	; (8002db0 <__NVIC_EnableIRQ+0x34>)
 8002d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9a:	095b      	lsrs	r3, r3, #5
 8002d9c:	2001      	movs	r0, #1
 8002d9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr
 8002db0:	e000e100 	.word	0xe000e100

08002db4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	6039      	str	r1, [r7, #0]
 8002dbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	db0a      	blt.n	8002dde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	b2da      	uxtb	r2, r3
 8002dcc:	490c      	ldr	r1, [pc, #48]	; (8002e00 <__NVIC_SetPriority+0x4c>)
 8002dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd2:	0112      	lsls	r2, r2, #4
 8002dd4:	b2d2      	uxtb	r2, r2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ddc:	e00a      	b.n	8002df4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	4908      	ldr	r1, [pc, #32]	; (8002e04 <__NVIC_SetPriority+0x50>)
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	f003 030f 	and.w	r3, r3, #15
 8002dea:	3b04      	subs	r3, #4
 8002dec:	0112      	lsls	r2, r2, #4
 8002dee:	b2d2      	uxtb	r2, r2
 8002df0:	440b      	add	r3, r1
 8002df2:	761a      	strb	r2, [r3, #24]
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bc80      	pop	{r7}
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	e000e100 	.word	0xe000e100
 8002e04:	e000ed00 	.word	0xe000ed00

08002e08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b089      	sub	sp, #36	; 0x24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	f1c3 0307 	rsb	r3, r3, #7
 8002e22:	2b04      	cmp	r3, #4
 8002e24:	bf28      	it	cs
 8002e26:	2304      	movcs	r3, #4
 8002e28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	3304      	adds	r3, #4
 8002e2e:	2b06      	cmp	r3, #6
 8002e30:	d902      	bls.n	8002e38 <NVIC_EncodePriority+0x30>
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	3b03      	subs	r3, #3
 8002e36:	e000      	b.n	8002e3a <NVIC_EncodePriority+0x32>
 8002e38:	2300      	movs	r3, #0
 8002e3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	43da      	mvns	r2, r3
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	401a      	ands	r2, r3
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e50:	f04f 31ff 	mov.w	r1, #4294967295
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	fa01 f303 	lsl.w	r3, r1, r3
 8002e5a:	43d9      	mvns	r1, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e60:	4313      	orrs	r3, r2
         );
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3724      	adds	r7, #36	; 0x24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr

08002e6c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002e70:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002e74:	4b05      	ldr	r3, [pc, #20]	; (8002e8c <__NVIC_SystemReset+0x20>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002e7c:	4903      	ldr	r1, [pc, #12]	; (8002e8c <__NVIC_SystemReset+0x20>)
 8002e7e:	4b04      	ldr	r3, [pc, #16]	; (8002e90 <__NVIC_SystemReset+0x24>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60cb      	str	r3, [r1, #12]
 8002e84:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002e88:	bf00      	nop
 8002e8a:	e7fd      	b.n	8002e88 <__NVIC_SystemReset+0x1c>
 8002e8c:	e000ed00 	.word	0xe000ed00
 8002e90:	05fa0004 	.word	0x05fa0004

08002e94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ea4:	d301      	bcc.n	8002eaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e00f      	b.n	8002eca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eaa:	4a0a      	ldr	r2, [pc, #40]	; (8002ed4 <SysTick_Config+0x40>)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eb2:	210f      	movs	r1, #15
 8002eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb8:	f7ff ff7c 	bl	8002db4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ebc:	4b05      	ldr	r3, [pc, #20]	; (8002ed4 <SysTick_Config+0x40>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ec2:	4b04      	ldr	r3, [pc, #16]	; (8002ed4 <SysTick_Config+0x40>)
 8002ec4:	2207      	movs	r2, #7
 8002ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	e000e010 	.word	0xe000e010

08002ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2b07      	cmp	r3, #7
 8002ee4:	d00f      	beq.n	8002f06 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2b06      	cmp	r3, #6
 8002eea:	d00c      	beq.n	8002f06 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b05      	cmp	r3, #5
 8002ef0:	d009      	beq.n	8002f06 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d006      	beq.n	8002f06 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d003      	beq.n	8002f06 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002efe:	2192      	movs	r1, #146	; 0x92
 8002f00:	4804      	ldr	r0, [pc, #16]	; (8002f14 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002f02:	f7ff f88f 	bl	8002024 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f7ff ff06 	bl	8002d18 <__NVIC_SetPriorityGrouping>
}
 8002f0c:	bf00      	nop
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	08006234 	.word	0x08006234

08002f18 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
 8002f24:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b0f      	cmp	r3, #15
 8002f2e:	d903      	bls.n	8002f38 <HAL_NVIC_SetPriority+0x20>
 8002f30:	21aa      	movs	r1, #170	; 0xaa
 8002f32:	480e      	ldr	r0, [pc, #56]	; (8002f6c <HAL_NVIC_SetPriority+0x54>)
 8002f34:	f7ff f876 	bl	8002024 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	2b0f      	cmp	r3, #15
 8002f3c:	d903      	bls.n	8002f46 <HAL_NVIC_SetPriority+0x2e>
 8002f3e:	21ab      	movs	r1, #171	; 0xab
 8002f40:	480a      	ldr	r0, [pc, #40]	; (8002f6c <HAL_NVIC_SetPriority+0x54>)
 8002f42:	f7ff f86f 	bl	8002024 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f46:	f7ff ff0b 	bl	8002d60 <__NVIC_GetPriorityGrouping>
 8002f4a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	68b9      	ldr	r1, [r7, #8]
 8002f50:	6978      	ldr	r0, [r7, #20]
 8002f52:	f7ff ff59 	bl	8002e08 <NVIC_EncodePriority>
 8002f56:	4602      	mov	r2, r0
 8002f58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f5c:	4611      	mov	r1, r2
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7ff ff28 	bl	8002db4 <__NVIC_SetPriority>
}
 8002f64:	bf00      	nop
 8002f66:	3718      	adds	r7, #24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	08006234 	.word	0x08006234

08002f70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	da03      	bge.n	8002f8a <HAL_NVIC_EnableIRQ+0x1a>
 8002f82:	21be      	movs	r1, #190	; 0xbe
 8002f84:	4805      	ldr	r0, [pc, #20]	; (8002f9c <HAL_NVIC_EnableIRQ+0x2c>)
 8002f86:	f7ff f84d 	bl	8002024 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff fef4 	bl	8002d7c <__NVIC_EnableIRQ>
}
 8002f94:	bf00      	nop
 8002f96:	3708      	adds	r7, #8
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	08006234 	.word	0x08006234

08002fa0 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8002fa4:	f7ff ff62 	bl	8002e6c <__NVIC_SystemReset>

08002fa8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7ff ff6f 	bl	8002e94 <SysTick_Config>
 8002fb6:	4603      	mov	r3, r0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d005      	beq.n	8002fe2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2204      	movs	r2, #4
 8002fda:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	73fb      	strb	r3, [r7, #15]
 8002fe0:	e051      	b.n	8003086 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 020e 	bic.w	r2, r2, #14
 8002ff0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f022 0201 	bic.w	r2, r2, #1
 8003000:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a22      	ldr	r2, [pc, #136]	; (8003090 <HAL_DMA_Abort_IT+0xd0>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d029      	beq.n	8003060 <HAL_DMA_Abort_IT+0xa0>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a20      	ldr	r2, [pc, #128]	; (8003094 <HAL_DMA_Abort_IT+0xd4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d022      	beq.n	800305c <HAL_DMA_Abort_IT+0x9c>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a1f      	ldr	r2, [pc, #124]	; (8003098 <HAL_DMA_Abort_IT+0xd8>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d01a      	beq.n	8003056 <HAL_DMA_Abort_IT+0x96>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a1d      	ldr	r2, [pc, #116]	; (800309c <HAL_DMA_Abort_IT+0xdc>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d012      	beq.n	8003050 <HAL_DMA_Abort_IT+0x90>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a1c      	ldr	r2, [pc, #112]	; (80030a0 <HAL_DMA_Abort_IT+0xe0>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d00a      	beq.n	800304a <HAL_DMA_Abort_IT+0x8a>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a1a      	ldr	r2, [pc, #104]	; (80030a4 <HAL_DMA_Abort_IT+0xe4>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d102      	bne.n	8003044 <HAL_DMA_Abort_IT+0x84>
 800303e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003042:	e00e      	b.n	8003062 <HAL_DMA_Abort_IT+0xa2>
 8003044:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003048:	e00b      	b.n	8003062 <HAL_DMA_Abort_IT+0xa2>
 800304a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800304e:	e008      	b.n	8003062 <HAL_DMA_Abort_IT+0xa2>
 8003050:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003054:	e005      	b.n	8003062 <HAL_DMA_Abort_IT+0xa2>
 8003056:	f44f 7380 	mov.w	r3, #256	; 0x100
 800305a:	e002      	b.n	8003062 <HAL_DMA_Abort_IT+0xa2>
 800305c:	2310      	movs	r3, #16
 800305e:	e000      	b.n	8003062 <HAL_DMA_Abort_IT+0xa2>
 8003060:	2301      	movs	r3, #1
 8003062:	4a11      	ldr	r2, [pc, #68]	; (80030a8 <HAL_DMA_Abort_IT+0xe8>)
 8003064:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	4798      	blx	r3
    } 
  }
  return status;
 8003086:	7bfb      	ldrb	r3, [r7, #15]
}
 8003088:	4618      	mov	r0, r3
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40020008 	.word	0x40020008
 8003094:	4002001c 	.word	0x4002001c
 8003098:	40020030 	.word	0x40020030
 800309c:	40020044 	.word	0x40020044
 80030a0:	40020058 	.word	0x40020058
 80030a4:	4002006c 	.word	0x4002006c
 80030a8:	40020000 	.word	0x40020000

080030ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b08a      	sub	sp, #40	; 0x28
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030b6:	2300      	movs	r3, #0
 80030b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030ba:	2300      	movs	r3, #0
 80030bc:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a9c      	ldr	r2, [pc, #624]	; (8003334 <HAL_GPIO_Init+0x288>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d013      	beq.n	80030ee <HAL_GPIO_Init+0x42>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a9b      	ldr	r2, [pc, #620]	; (8003338 <HAL_GPIO_Init+0x28c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d00f      	beq.n	80030ee <HAL_GPIO_Init+0x42>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a9a      	ldr	r2, [pc, #616]	; (800333c <HAL_GPIO_Init+0x290>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d00b      	beq.n	80030ee <HAL_GPIO_Init+0x42>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a99      	ldr	r2, [pc, #612]	; (8003340 <HAL_GPIO_Init+0x294>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d007      	beq.n	80030ee <HAL_GPIO_Init+0x42>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a98      	ldr	r2, [pc, #608]	; (8003344 <HAL_GPIO_Init+0x298>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d003      	beq.n	80030ee <HAL_GPIO_Init+0x42>
 80030e6:	21bd      	movs	r1, #189	; 0xbd
 80030e8:	4897      	ldr	r0, [pc, #604]	; (8003348 <HAL_GPIO_Init+0x29c>)
 80030ea:	f7fe ff9b 	bl	8002024 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d005      	beq.n	8003104 <HAL_GPIO_Init+0x58>
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	0c1b      	lsrs	r3, r3, #16
 80030fe:	041b      	lsls	r3, r3, #16
 8003100:	2b00      	cmp	r3, #0
 8003102:	d003      	beq.n	800310c <HAL_GPIO_Init+0x60>
 8003104:	21be      	movs	r1, #190	; 0xbe
 8003106:	4890      	ldr	r0, [pc, #576]	; (8003348 <HAL_GPIO_Init+0x29c>)
 8003108:	f7fe ff8c 	bl	8002024 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 81eb 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	2b01      	cmp	r3, #1
 800311c:	f000 81e6 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	2b11      	cmp	r3, #17
 8003126:	f000 81e1 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2b02      	cmp	r3, #2
 8003130:	f000 81dc 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	2b12      	cmp	r3, #18
 800313a:	f000 81d7 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	4a82      	ldr	r2, [pc, #520]	; (800334c <HAL_GPIO_Init+0x2a0>)
 8003144:	4293      	cmp	r3, r2
 8003146:	f000 81d1 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	4a80      	ldr	r2, [pc, #512]	; (8003350 <HAL_GPIO_Init+0x2a4>)
 8003150:	4293      	cmp	r3, r2
 8003152:	f000 81cb 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	4a7e      	ldr	r2, [pc, #504]	; (8003354 <HAL_GPIO_Init+0x2a8>)
 800315c:	4293      	cmp	r3, r2
 800315e:	f000 81c5 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	4a7c      	ldr	r2, [pc, #496]	; (8003358 <HAL_GPIO_Init+0x2ac>)
 8003168:	4293      	cmp	r3, r2
 800316a:	f000 81bf 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	4a7a      	ldr	r2, [pc, #488]	; (800335c <HAL_GPIO_Init+0x2b0>)
 8003174:	4293      	cmp	r3, r2
 8003176:	f000 81b9 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	4a78      	ldr	r2, [pc, #480]	; (8003360 <HAL_GPIO_Init+0x2b4>)
 8003180:	4293      	cmp	r3, r2
 8003182:	f000 81b3 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	2b03      	cmp	r3, #3
 800318c:	f000 81ae 	beq.w	80034ec <HAL_GPIO_Init+0x440>
 8003190:	21bf      	movs	r1, #191	; 0xbf
 8003192:	486d      	ldr	r0, [pc, #436]	; (8003348 <HAL_GPIO_Init+0x29c>)
 8003194:	f7fe ff46 	bl	8002024 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003198:	e1a8      	b.n	80034ec <HAL_GPIO_Init+0x440>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800319a:	2201      	movs	r2, #1
 800319c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	69fa      	ldr	r2, [r7, #28]
 80031aa:	4013      	ands	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	f040 8197 	bne.w	80034e6 <HAL_GPIO_Init+0x43a>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a5e      	ldr	r2, [pc, #376]	; (8003334 <HAL_GPIO_Init+0x288>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d013      	beq.n	80031e8 <HAL_GPIO_Init+0x13c>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a5d      	ldr	r2, [pc, #372]	; (8003338 <HAL_GPIO_Init+0x28c>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d00f      	beq.n	80031e8 <HAL_GPIO_Init+0x13c>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a5c      	ldr	r2, [pc, #368]	; (800333c <HAL_GPIO_Init+0x290>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d00b      	beq.n	80031e8 <HAL_GPIO_Init+0x13c>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a5b      	ldr	r2, [pc, #364]	; (8003340 <HAL_GPIO_Init+0x294>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d007      	beq.n	80031e8 <HAL_GPIO_Init+0x13c>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a5a      	ldr	r2, [pc, #360]	; (8003344 <HAL_GPIO_Init+0x298>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d003      	beq.n	80031e8 <HAL_GPIO_Init+0x13c>
 80031e0:	21cd      	movs	r1, #205	; 0xcd
 80031e2:	4859      	ldr	r0, [pc, #356]	; (8003348 <HAL_GPIO_Init+0x29c>)
 80031e4:	f7fe ff1e 	bl	8002024 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	2b12      	cmp	r3, #18
 80031ee:	d065      	beq.n	80032bc <HAL_GPIO_Init+0x210>
 80031f0:	2b12      	cmp	r3, #18
 80031f2:	d80e      	bhi.n	8003212 <HAL_GPIO_Init+0x166>
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d04c      	beq.n	8003292 <HAL_GPIO_Init+0x1e6>
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d804      	bhi.n	8003206 <HAL_GPIO_Init+0x15a>
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d072      	beq.n	80032e6 <HAL_GPIO_Init+0x23a>
 8003200:	2b01      	cmp	r3, #1
 8003202:	d01d      	beq.n	8003240 <HAL_GPIO_Init+0x194>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003204:	e0b1      	b.n	800336a <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8003206:	2b03      	cmp	r3, #3
 8003208:	f000 80ac 	beq.w	8003364 <HAL_GPIO_Init+0x2b8>
 800320c:	2b11      	cmp	r3, #17
 800320e:	d02b      	beq.n	8003268 <HAL_GPIO_Init+0x1bc>
          break;
 8003210:	e0ab      	b.n	800336a <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8003212:	4a4f      	ldr	r2, [pc, #316]	; (8003350 <HAL_GPIO_Init+0x2a4>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d066      	beq.n	80032e6 <HAL_GPIO_Init+0x23a>
 8003218:	4a4d      	ldr	r2, [pc, #308]	; (8003350 <HAL_GPIO_Init+0x2a4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d806      	bhi.n	800322c <HAL_GPIO_Init+0x180>
 800321e:	4a4b      	ldr	r2, [pc, #300]	; (800334c <HAL_GPIO_Init+0x2a0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d060      	beq.n	80032e6 <HAL_GPIO_Init+0x23a>
 8003224:	4a4c      	ldr	r2, [pc, #304]	; (8003358 <HAL_GPIO_Init+0x2ac>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d05d      	beq.n	80032e6 <HAL_GPIO_Init+0x23a>
          break;
 800322a:	e09e      	b.n	800336a <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 800322c:	4a49      	ldr	r2, [pc, #292]	; (8003354 <HAL_GPIO_Init+0x2a8>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d059      	beq.n	80032e6 <HAL_GPIO_Init+0x23a>
 8003232:	4a4b      	ldr	r2, [pc, #300]	; (8003360 <HAL_GPIO_Init+0x2b4>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d056      	beq.n	80032e6 <HAL_GPIO_Init+0x23a>
 8003238:	4a48      	ldr	r2, [pc, #288]	; (800335c <HAL_GPIO_Init+0x2b0>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d053      	beq.n	80032e6 <HAL_GPIO_Init+0x23a>
          break;
 800323e:	e094      	b.n	800336a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	2b02      	cmp	r3, #2
 8003246:	d00b      	beq.n	8003260 <HAL_GPIO_Init+0x1b4>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d007      	beq.n	8003260 <HAL_GPIO_Init+0x1b4>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	2b03      	cmp	r3, #3
 8003256:	d003      	beq.n	8003260 <HAL_GPIO_Init+0x1b4>
 8003258:	21d5      	movs	r1, #213	; 0xd5
 800325a:	483b      	ldr	r0, [pc, #236]	; (8003348 <HAL_GPIO_Init+0x29c>)
 800325c:	f7fe fee2 	bl	8002024 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	623b      	str	r3, [r7, #32]
          break;
 8003266:	e080      	b.n	800336a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	2b02      	cmp	r3, #2
 800326e:	d00b      	beq.n	8003288 <HAL_GPIO_Init+0x1dc>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d007      	beq.n	8003288 <HAL_GPIO_Init+0x1dc>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	2b03      	cmp	r3, #3
 800327e:	d003      	beq.n	8003288 <HAL_GPIO_Init+0x1dc>
 8003280:	21dc      	movs	r1, #220	; 0xdc
 8003282:	4831      	ldr	r0, [pc, #196]	; (8003348 <HAL_GPIO_Init+0x29c>)
 8003284:	f7fe fece 	bl	8002024 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	3304      	adds	r3, #4
 800328e:	623b      	str	r3, [r7, #32]
          break;
 8003290:	e06b      	b.n	800336a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	2b02      	cmp	r3, #2
 8003298:	d00b      	beq.n	80032b2 <HAL_GPIO_Init+0x206>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d007      	beq.n	80032b2 <HAL_GPIO_Init+0x206>
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d003      	beq.n	80032b2 <HAL_GPIO_Init+0x206>
 80032aa:	21e3      	movs	r1, #227	; 0xe3
 80032ac:	4826      	ldr	r0, [pc, #152]	; (8003348 <HAL_GPIO_Init+0x29c>)
 80032ae:	f7fe feb9 	bl	8002024 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	3308      	adds	r3, #8
 80032b8:	623b      	str	r3, [r7, #32]
          break;
 80032ba:	e056      	b.n	800336a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d00b      	beq.n	80032dc <HAL_GPIO_Init+0x230>
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d007      	beq.n	80032dc <HAL_GPIO_Init+0x230>
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	2b03      	cmp	r3, #3
 80032d2:	d003      	beq.n	80032dc <HAL_GPIO_Init+0x230>
 80032d4:	21ea      	movs	r1, #234	; 0xea
 80032d6:	481c      	ldr	r0, [pc, #112]	; (8003348 <HAL_GPIO_Init+0x29c>)
 80032d8:	f7fe fea4 	bl	8002024 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	330c      	adds	r3, #12
 80032e2:	623b      	str	r3, [r7, #32]
          break;
 80032e4:	e041      	b.n	800336a <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00b      	beq.n	8003306 <HAL_GPIO_Init+0x25a>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d007      	beq.n	8003306 <HAL_GPIO_Init+0x25a>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d003      	beq.n	8003306 <HAL_GPIO_Init+0x25a>
 80032fe:	21f7      	movs	r1, #247	; 0xf7
 8003300:	4811      	ldr	r0, [pc, #68]	; (8003348 <HAL_GPIO_Init+0x29c>)
 8003302:	f7fe fe8f 	bl	8002024 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d102      	bne.n	8003314 <HAL_GPIO_Init+0x268>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800330e:	2304      	movs	r3, #4
 8003310:	623b      	str	r3, [r7, #32]
          break;
 8003312:	e02a      	b.n	800336a <HAL_GPIO_Init+0x2be>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d105      	bne.n	8003328 <HAL_GPIO_Init+0x27c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800331c:	2308      	movs	r3, #8
 800331e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	69fa      	ldr	r2, [r7, #28]
 8003324:	611a      	str	r2, [r3, #16]
          break;
 8003326:	e020      	b.n	800336a <HAL_GPIO_Init+0x2be>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003328:	2308      	movs	r3, #8
 800332a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	69fa      	ldr	r2, [r7, #28]
 8003330:	615a      	str	r2, [r3, #20]
          break;
 8003332:	e01a      	b.n	800336a <HAL_GPIO_Init+0x2be>
 8003334:	40010800 	.word	0x40010800
 8003338:	40010c00 	.word	0x40010c00
 800333c:	40011000 	.word	0x40011000
 8003340:	40011400 	.word	0x40011400
 8003344:	40011800 	.word	0x40011800
 8003348:	08006270 	.word	0x08006270
 800334c:	10110000 	.word	0x10110000
 8003350:	10210000 	.word	0x10210000
 8003354:	10310000 	.word	0x10310000
 8003358:	10120000 	.word	0x10120000
 800335c:	10220000 	.word	0x10220000
 8003360:	10320000 	.word	0x10320000
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003364:	2300      	movs	r3, #0
 8003366:	623b      	str	r3, [r7, #32]
          break;
 8003368:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	2bff      	cmp	r3, #255	; 0xff
 800336e:	d801      	bhi.n	8003374 <HAL_GPIO_Init+0x2c8>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	e001      	b.n	8003378 <HAL_GPIO_Init+0x2cc>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3304      	adds	r3, #4
 8003378:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	2bff      	cmp	r3, #255	; 0xff
 800337e:	d802      	bhi.n	8003386 <HAL_GPIO_Init+0x2da>
 8003380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	e002      	b.n	800338c <HAL_GPIO_Init+0x2e0>
 8003386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003388:	3b08      	subs	r3, #8
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	210f      	movs	r1, #15
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	fa01 f303 	lsl.w	r3, r1, r3
 800339a:	43db      	mvns	r3, r3
 800339c:	401a      	ands	r2, r3
 800339e:	6a39      	ldr	r1, [r7, #32]
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	fa01 f303 	lsl.w	r3, r1, r3
 80033a6:	431a      	orrs	r2, r3
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 8096 	beq.w	80034e6 <HAL_GPIO_Init+0x43a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033ba:	4b52      	ldr	r3, [pc, #328]	; (8003504 <HAL_GPIO_Init+0x458>)
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	4a51      	ldr	r2, [pc, #324]	; (8003504 <HAL_GPIO_Init+0x458>)
 80033c0:	f043 0301 	orr.w	r3, r3, #1
 80033c4:	6193      	str	r3, [r2, #24]
 80033c6:	4b4f      	ldr	r3, [pc, #316]	; (8003504 <HAL_GPIO_Init+0x458>)
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	60bb      	str	r3, [r7, #8]
 80033d0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80033d2:	4a4d      	ldr	r2, [pc, #308]	; (8003508 <HAL_GPIO_Init+0x45c>)
 80033d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d6:	089b      	lsrs	r3, r3, #2
 80033d8:	3302      	adds	r3, #2
 80033da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033de:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	f003 0303 	and.w	r3, r3, #3
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	220f      	movs	r2, #15
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	43db      	mvns	r3, r3
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	4013      	ands	r3, r2
 80033f4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a44      	ldr	r2, [pc, #272]	; (800350c <HAL_GPIO_Init+0x460>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d013      	beq.n	8003426 <HAL_GPIO_Init+0x37a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a43      	ldr	r2, [pc, #268]	; (8003510 <HAL_GPIO_Init+0x464>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d00d      	beq.n	8003422 <HAL_GPIO_Init+0x376>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a42      	ldr	r2, [pc, #264]	; (8003514 <HAL_GPIO_Init+0x468>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d007      	beq.n	800341e <HAL_GPIO_Init+0x372>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a41      	ldr	r2, [pc, #260]	; (8003518 <HAL_GPIO_Init+0x46c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d101      	bne.n	800341a <HAL_GPIO_Init+0x36e>
 8003416:	2303      	movs	r3, #3
 8003418:	e006      	b.n	8003428 <HAL_GPIO_Init+0x37c>
 800341a:	2304      	movs	r3, #4
 800341c:	e004      	b.n	8003428 <HAL_GPIO_Init+0x37c>
 800341e:	2302      	movs	r3, #2
 8003420:	e002      	b.n	8003428 <HAL_GPIO_Init+0x37c>
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <HAL_GPIO_Init+0x37c>
 8003426:	2300      	movs	r3, #0
 8003428:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800342a:	f002 0203 	and.w	r2, r2, #3
 800342e:	0092      	lsls	r2, r2, #2
 8003430:	4093      	lsls	r3, r2
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	4313      	orrs	r3, r2
 8003436:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003438:	4933      	ldr	r1, [pc, #204]	; (8003508 <HAL_GPIO_Init+0x45c>)
 800343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343c:	089b      	lsrs	r3, r3, #2
 800343e:	3302      	adds	r3, #2
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d006      	beq.n	8003460 <HAL_GPIO_Init+0x3b4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003452:	4b32      	ldr	r3, [pc, #200]	; (800351c <HAL_GPIO_Init+0x470>)
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	4931      	ldr	r1, [pc, #196]	; (800351c <HAL_GPIO_Init+0x470>)
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	4313      	orrs	r3, r2
 800345c:	600b      	str	r3, [r1, #0]
 800345e:	e006      	b.n	800346e <HAL_GPIO_Init+0x3c2>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003460:	4b2e      	ldr	r3, [pc, #184]	; (800351c <HAL_GPIO_Init+0x470>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	43db      	mvns	r3, r3
 8003468:	492c      	ldr	r1, [pc, #176]	; (800351c <HAL_GPIO_Init+0x470>)
 800346a:	4013      	ands	r3, r2
 800346c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d006      	beq.n	8003488 <HAL_GPIO_Init+0x3dc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800347a:	4b28      	ldr	r3, [pc, #160]	; (800351c <HAL_GPIO_Init+0x470>)
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	4927      	ldr	r1, [pc, #156]	; (800351c <HAL_GPIO_Init+0x470>)
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	4313      	orrs	r3, r2
 8003484:	604b      	str	r3, [r1, #4]
 8003486:	e006      	b.n	8003496 <HAL_GPIO_Init+0x3ea>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003488:	4b24      	ldr	r3, [pc, #144]	; (800351c <HAL_GPIO_Init+0x470>)
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	43db      	mvns	r3, r3
 8003490:	4922      	ldr	r1, [pc, #136]	; (800351c <HAL_GPIO_Init+0x470>)
 8003492:	4013      	ands	r3, r2
 8003494:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d006      	beq.n	80034b0 <HAL_GPIO_Init+0x404>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034a2:	4b1e      	ldr	r3, [pc, #120]	; (800351c <HAL_GPIO_Init+0x470>)
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	491d      	ldr	r1, [pc, #116]	; (800351c <HAL_GPIO_Init+0x470>)
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	608b      	str	r3, [r1, #8]
 80034ae:	e006      	b.n	80034be <HAL_GPIO_Init+0x412>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034b0:	4b1a      	ldr	r3, [pc, #104]	; (800351c <HAL_GPIO_Init+0x470>)
 80034b2:	689a      	ldr	r2, [r3, #8]
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	43db      	mvns	r3, r3
 80034b8:	4918      	ldr	r1, [pc, #96]	; (800351c <HAL_GPIO_Init+0x470>)
 80034ba:	4013      	ands	r3, r2
 80034bc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d006      	beq.n	80034d8 <HAL_GPIO_Init+0x42c>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034ca:	4b14      	ldr	r3, [pc, #80]	; (800351c <HAL_GPIO_Init+0x470>)
 80034cc:	68da      	ldr	r2, [r3, #12]
 80034ce:	4913      	ldr	r1, [pc, #76]	; (800351c <HAL_GPIO_Init+0x470>)
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	60cb      	str	r3, [r1, #12]
 80034d6:	e006      	b.n	80034e6 <HAL_GPIO_Init+0x43a>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034d8:	4b10      	ldr	r3, [pc, #64]	; (800351c <HAL_GPIO_Init+0x470>)
 80034da:	68da      	ldr	r2, [r3, #12]
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	43db      	mvns	r3, r3
 80034e0:	490e      	ldr	r1, [pc, #56]	; (800351c <HAL_GPIO_Init+0x470>)
 80034e2:	4013      	ands	r3, r2
 80034e4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80034e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e8:	3301      	adds	r3, #1
 80034ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f2:	fa22 f303 	lsr.w	r3, r2, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	f47f ae4f 	bne.w	800319a <HAL_GPIO_Init+0xee>
  }
}
 80034fc:	bf00      	nop
 80034fe:	3728      	adds	r7, #40	; 0x28
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40021000 	.word	0x40021000
 8003508:	40010000 	.word	0x40010000
 800350c:	40010800 	.word	0x40010800
 8003510:	40010c00 	.word	0x40010c00
 8003514:	40011000 	.word	0x40011000
 8003518:	40011400 	.word	0x40011400
 800351c:	40010400 	.word	0x40010400

08003520 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	460b      	mov	r3, r1
 800352a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800352c:	887b      	ldrh	r3, [r7, #2]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d004      	beq.n	800353c <HAL_GPIO_ReadPin+0x1c>
 8003532:	887b      	ldrh	r3, [r7, #2]
 8003534:	0c1b      	lsrs	r3, r3, #16
 8003536:	041b      	lsls	r3, r3, #16
 8003538:	2b00      	cmp	r3, #0
 800353a:	d004      	beq.n	8003546 <HAL_GPIO_ReadPin+0x26>
 800353c:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8003540:	4809      	ldr	r0, [pc, #36]	; (8003568 <HAL_GPIO_ReadPin+0x48>)
 8003542:	f7fe fd6f 	bl	8002024 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	887b      	ldrh	r3, [r7, #2]
 800354c:	4013      	ands	r3, r2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d002      	beq.n	8003558 <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8003552:	2301      	movs	r3, #1
 8003554:	73fb      	strb	r3, [r7, #15]
 8003556:	e001      	b.n	800355c <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003558:	2300      	movs	r3, #0
 800355a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800355c:	7bfb      	ldrb	r3, [r7, #15]
}
 800355e:	4618      	mov	r0, r3
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	08006270 	.word	0x08006270

0800356c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	460b      	mov	r3, r1
 8003576:	807b      	strh	r3, [r7, #2]
 8003578:	4613      	mov	r3, r2
 800357a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800357c:	887b      	ldrh	r3, [r7, #2]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d004      	beq.n	800358c <HAL_GPIO_WritePin+0x20>
 8003582:	887b      	ldrh	r3, [r7, #2]
 8003584:	0c1b      	lsrs	r3, r3, #16
 8003586:	041b      	lsls	r3, r3, #16
 8003588:	2b00      	cmp	r3, #0
 800358a:	d004      	beq.n	8003596 <HAL_GPIO_WritePin+0x2a>
 800358c:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8003590:	480e      	ldr	r0, [pc, #56]	; (80035cc <HAL_GPIO_WritePin+0x60>)
 8003592:	f7fe fd47 	bl	8002024 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003596:	787b      	ldrb	r3, [r7, #1]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d007      	beq.n	80035ac <HAL_GPIO_WritePin+0x40>
 800359c:	787b      	ldrb	r3, [r7, #1]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d004      	beq.n	80035ac <HAL_GPIO_WritePin+0x40>
 80035a2:	f240 11d5 	movw	r1, #469	; 0x1d5
 80035a6:	4809      	ldr	r0, [pc, #36]	; (80035cc <HAL_GPIO_WritePin+0x60>)
 80035a8:	f7fe fd3c 	bl	8002024 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80035ac:	787b      	ldrb	r3, [r7, #1]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035b2:	887a      	ldrh	r2, [r7, #2]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80035b8:	e003      	b.n	80035c2 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80035ba:	887b      	ldrh	r3, [r7, #2]
 80035bc:	041a      	lsls	r2, r3, #16
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	611a      	str	r2, [r3, #16]
}
 80035c2:	bf00      	nop
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	08006270 	.word	0x08006270

080035d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e1ab      	b.n	800393a <HAL_I2C_Init+0x36a>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4aa0      	ldr	r2, [pc, #640]	; (8003868 <HAL_I2C_Init+0x298>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d009      	beq.n	8003600 <HAL_I2C_Init+0x30>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a9e      	ldr	r2, [pc, #632]	; (800386c <HAL_I2C_Init+0x29c>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d004      	beq.n	8003600 <HAL_I2C_Init+0x30>
 80035f6:	f240 11d1 	movw	r1, #465	; 0x1d1
 80035fa:	489d      	ldr	r0, [pc, #628]	; (8003870 <HAL_I2C_Init+0x2a0>)
 80035fc:	f7fe fd12 	bl	8002024 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d004      	beq.n	8003612 <HAL_I2C_Init+0x42>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	4a99      	ldr	r2, [pc, #612]	; (8003874 <HAL_I2C_Init+0x2a4>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d904      	bls.n	800361c <HAL_I2C_Init+0x4c>
 8003612:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 8003616:	4896      	ldr	r0, [pc, #600]	; (8003870 <HAL_I2C_Init+0x2a0>)
 8003618:	f7fe fd04 	bl	8002024 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d009      	beq.n	8003638 <HAL_I2C_Init+0x68>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800362c:	d004      	beq.n	8003638 <HAL_I2C_Init+0x68>
 800362e:	f240 11d3 	movw	r1, #467	; 0x1d3
 8003632:	488f      	ldr	r0, [pc, #572]	; (8003870 <HAL_I2C_Init+0x2a0>)
 8003634:	f7fe fcf6 	bl	8002024 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003640:	f023 0303 	bic.w	r3, r3, #3
 8003644:	2b00      	cmp	r3, #0
 8003646:	d004      	beq.n	8003652 <HAL_I2C_Init+0x82>
 8003648:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 800364c:	4888      	ldr	r0, [pc, #544]	; (8003870 <HAL_I2C_Init+0x2a0>)
 800364e:	f7fe fce9 	bl	8002024 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800365a:	d009      	beq.n	8003670 <HAL_I2C_Init+0xa0>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003664:	d004      	beq.n	8003670 <HAL_I2C_Init+0xa0>
 8003666:	f240 11d5 	movw	r1, #469	; 0x1d5
 800366a:	4881      	ldr	r0, [pc, #516]	; (8003870 <HAL_I2C_Init+0x2a0>)
 800366c:	f7fe fcda 	bl	8002024 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d008      	beq.n	800368a <HAL_I2C_Init+0xba>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d004      	beq.n	800368a <HAL_I2C_Init+0xba>
 8003680:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8003684:	487a      	ldr	r0, [pc, #488]	; (8003870 <HAL_I2C_Init+0x2a0>)
 8003686:	f7fe fccd 	bl	8002024 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8003692:	2b00      	cmp	r3, #0
 8003694:	d004      	beq.n	80036a0 <HAL_I2C_Init+0xd0>
 8003696:	f240 11d7 	movw	r1, #471	; 0x1d7
 800369a:	4875      	ldr	r0, [pc, #468]	; (8003870 <HAL_I2C_Init+0x2a0>)
 800369c:	f7fe fcc2 	bl	8002024 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	69db      	ldr	r3, [r3, #28]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d008      	beq.n	80036ba <HAL_I2C_Init+0xea>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	2b40      	cmp	r3, #64	; 0x40
 80036ae:	d004      	beq.n	80036ba <HAL_I2C_Init+0xea>
 80036b0:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80036b4:	486e      	ldr	r0, [pc, #440]	; (8003870 <HAL_I2C_Init+0x2a0>)
 80036b6:	f7fe fcb5 	bl	8002024 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d008      	beq.n	80036d4 <HAL_I2C_Init+0x104>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	2b80      	cmp	r3, #128	; 0x80
 80036c8:	d004      	beq.n	80036d4 <HAL_I2C_Init+0x104>
 80036ca:	f240 11d9 	movw	r1, #473	; 0x1d9
 80036ce:	4868      	ldr	r0, [pc, #416]	; (8003870 <HAL_I2C_Init+0x2a0>)
 80036d0:	f7fe fca8 	bl	8002024 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d106      	bne.n	80036ee <HAL_I2C_Init+0x11e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f7fe fba9 	bl	8001e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2224      	movs	r2, #36	; 0x24
 80036f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0201 	bic.w	r2, r2, #1
 8003704:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003714:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003724:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003726:	f000 fe79 	bl	800441c <HAL_RCC_GetPCLK1Freq>
 800372a:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	4a51      	ldr	r2, [pc, #324]	; (8003878 <HAL_I2C_Init+0x2a8>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d807      	bhi.n	8003746 <HAL_I2C_Init+0x176>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	4a50      	ldr	r2, [pc, #320]	; (800387c <HAL_I2C_Init+0x2ac>)
 800373a:	4293      	cmp	r3, r2
 800373c:	bf94      	ite	ls
 800373e:	2301      	movls	r3, #1
 8003740:	2300      	movhi	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	e006      	b.n	8003754 <HAL_I2C_Init+0x184>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	4a4d      	ldr	r2, [pc, #308]	; (8003880 <HAL_I2C_Init+0x2b0>)
 800374a:	4293      	cmp	r3, r2
 800374c:	bf94      	ite	ls
 800374e:	2301      	movls	r3, #1
 8003750:	2300      	movhi	r3, #0
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b00      	cmp	r3, #0
 8003756:	d001      	beq.n	800375c <HAL_I2C_Init+0x18c>
  {
    return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e0ee      	b.n	800393a <HAL_I2C_Init+0x36a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4a49      	ldr	r2, [pc, #292]	; (8003884 <HAL_I2C_Init+0x2b4>)
 8003760:	fba2 2303 	umull	r2, r3, r2, r3
 8003764:	0c9b      	lsrs	r3, r3, #18
 8003766:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	430a      	orrs	r2, r1
 800377a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	4a3b      	ldr	r2, [pc, #236]	; (8003878 <HAL_I2C_Init+0x2a8>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d802      	bhi.n	8003796 <HAL_I2C_Init+0x1c6>
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	3301      	adds	r3, #1
 8003794:	e009      	b.n	80037aa <HAL_I2C_Init+0x1da>
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800379c:	fb02 f303 	mul.w	r3, r2, r3
 80037a0:	4a39      	ldr	r2, [pc, #228]	; (8003888 <HAL_I2C_Init+0x2b8>)
 80037a2:	fba2 2303 	umull	r2, r3, r2, r3
 80037a6:	099b      	lsrs	r3, r3, #6
 80037a8:	3301      	adds	r3, #1
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	6812      	ldr	r2, [r2, #0]
 80037ae:	430b      	orrs	r3, r1
 80037b0:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80037bc:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	492c      	ldr	r1, [pc, #176]	; (8003878 <HAL_I2C_Init+0x2a8>)
 80037c6:	428b      	cmp	r3, r1
 80037c8:	d80d      	bhi.n	80037e6 <HAL_I2C_Init+0x216>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	1e59      	subs	r1, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80037d8:	3301      	adds	r3, #1
 80037da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037de:	2b04      	cmp	r3, #4
 80037e0:	bf38      	it	cc
 80037e2:	2304      	movcc	r3, #4
 80037e4:	e062      	b.n	80038ac <HAL_I2C_Init+0x2dc>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d111      	bne.n	8003812 <HAL_I2C_Init+0x242>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	1e58      	subs	r0, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6859      	ldr	r1, [r3, #4]
 80037f6:	460b      	mov	r3, r1
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	440b      	add	r3, r1
 80037fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003800:	3301      	adds	r3, #1
 8003802:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003806:	2b00      	cmp	r3, #0
 8003808:	bf0c      	ite	eq
 800380a:	2301      	moveq	r3, #1
 800380c:	2300      	movne	r3, #0
 800380e:	b2db      	uxtb	r3, r3
 8003810:	e012      	b.n	8003838 <HAL_I2C_Init+0x268>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	1e58      	subs	r0, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6859      	ldr	r1, [r3, #4]
 800381a:	460b      	mov	r3, r1
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	440b      	add	r3, r1
 8003820:	0099      	lsls	r1, r3, #2
 8003822:	440b      	add	r3, r1
 8003824:	fbb0 f3f3 	udiv	r3, r0, r3
 8003828:	3301      	adds	r3, #1
 800382a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800382e:	2b00      	cmp	r3, #0
 8003830:	bf0c      	ite	eq
 8003832:	2301      	moveq	r3, #1
 8003834:	2300      	movne	r3, #0
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <HAL_I2C_Init+0x270>
 800383c:	2301      	movs	r3, #1
 800383e:	e035      	b.n	80038ac <HAL_I2C_Init+0x2dc>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d121      	bne.n	800388c <HAL_I2C_Init+0x2bc>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	1e58      	subs	r0, r3, #1
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6859      	ldr	r1, [r3, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	005b      	lsls	r3, r3, #1
 8003854:	440b      	add	r3, r1
 8003856:	fbb0 f3f3 	udiv	r3, r0, r3
 800385a:	3301      	adds	r3, #1
 800385c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003860:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003864:	e022      	b.n	80038ac <HAL_I2C_Init+0x2dc>
 8003866:	bf00      	nop
 8003868:	40005400 	.word	0x40005400
 800386c:	40005800 	.word	0x40005800
 8003870:	080062ac 	.word	0x080062ac
 8003874:	00061a80 	.word	0x00061a80
 8003878:	000186a0 	.word	0x000186a0
 800387c:	001e847f 	.word	0x001e847f
 8003880:	003d08ff 	.word	0x003d08ff
 8003884:	431bde83 	.word	0x431bde83
 8003888:	10624dd3 	.word	0x10624dd3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	1e58      	subs	r0, r3, #1
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6859      	ldr	r1, [r3, #4]
 8003894:	460b      	mov	r3, r1
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	440b      	add	r3, r1
 800389a:	0099      	lsls	r1, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	fbb0 f3f3 	udiv	r3, r0, r3
 80038a2:	3301      	adds	r3, #1
 80038a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	6809      	ldr	r1, [r1, #0]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69da      	ldr	r2, [r3, #28]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	431a      	orrs	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	430a      	orrs	r2, r1
 80038ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80038da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6911      	ldr	r1, [r2, #16]
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	68d2      	ldr	r2, [r2, #12]
 80038e6:	4311      	orrs	r1, r2
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6812      	ldr	r2, [r2, #0]
 80038ec:	430b      	orrs	r3, r1
 80038ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	695a      	ldr	r2, [r3, #20]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 0201 	orr.w	r2, r2, #1
 800391a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2220      	movs	r2, #32
 8003926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop

08003944 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e35c      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d01c      	beq.n	8003998 <HAL_RCC_OscConfig+0x54>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d116      	bne.n	8003998 <HAL_RCC_OscConfig+0x54>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d110      	bne.n	8003998 <HAL_RCC_OscConfig+0x54>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0308 	and.w	r3, r3, #8
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10a      	bne.n	8003998 <HAL_RCC_OscConfig+0x54>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0304 	and.w	r3, r3, #4
 800398a:	2b00      	cmp	r3, #0
 800398c:	d104      	bne.n	8003998 <HAL_RCC_OscConfig+0x54>
 800398e:	f240 1167 	movw	r1, #359	; 0x167
 8003992:	48a5      	ldr	r0, [pc, #660]	; (8003c28 <HAL_RCC_OscConfig+0x2e4>)
 8003994:	f7fe fb46 	bl	8002024 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 809a 	beq.w	8003ada <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00e      	beq.n	80039cc <HAL_RCC_OscConfig+0x88>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039b6:	d009      	beq.n	80039cc <HAL_RCC_OscConfig+0x88>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039c0:	d004      	beq.n	80039cc <HAL_RCC_OscConfig+0x88>
 80039c2:	f240 116d 	movw	r1, #365	; 0x16d
 80039c6:	4898      	ldr	r0, [pc, #608]	; (8003c28 <HAL_RCC_OscConfig+0x2e4>)
 80039c8:	f7fe fb2c 	bl	8002024 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039cc:	4b97      	ldr	r3, [pc, #604]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f003 030c 	and.w	r3, r3, #12
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d00c      	beq.n	80039f2 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039d8:	4b94      	ldr	r3, [pc, #592]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f003 030c 	and.w	r3, r3, #12
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	d112      	bne.n	8003a0a <HAL_RCC_OscConfig+0xc6>
 80039e4:	4b91      	ldr	r3, [pc, #580]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039f0:	d10b      	bne.n	8003a0a <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f2:	4b8e      	ldr	r3, [pc, #568]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d06c      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x194>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d168      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e302      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a12:	d106      	bne.n	8003a22 <HAL_RCC_OscConfig+0xde>
 8003a14:	4b85      	ldr	r3, [pc, #532]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a84      	ldr	r2, [pc, #528]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a1e:	6013      	str	r3, [r2, #0]
 8003a20:	e02e      	b.n	8003a80 <HAL_RCC_OscConfig+0x13c>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10c      	bne.n	8003a44 <HAL_RCC_OscConfig+0x100>
 8003a2a:	4b80      	ldr	r3, [pc, #512]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a7f      	ldr	r2, [pc, #508]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	4b7d      	ldr	r3, [pc, #500]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a7c      	ldr	r2, [pc, #496]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	e01d      	b.n	8003a80 <HAL_RCC_OscConfig+0x13c>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a4c:	d10c      	bne.n	8003a68 <HAL_RCC_OscConfig+0x124>
 8003a4e:	4b77      	ldr	r3, [pc, #476]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a76      	ldr	r2, [pc, #472]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a58:	6013      	str	r3, [r2, #0]
 8003a5a:	4b74      	ldr	r3, [pc, #464]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a73      	ldr	r2, [pc, #460]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a64:	6013      	str	r3, [r2, #0]
 8003a66:	e00b      	b.n	8003a80 <HAL_RCC_OscConfig+0x13c>
 8003a68:	4b70      	ldr	r3, [pc, #448]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a6f      	ldr	r2, [pc, #444]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a72:	6013      	str	r3, [r2, #0]
 8003a74:	4b6d      	ldr	r3, [pc, #436]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a6c      	ldr	r2, [pc, #432]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d013      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a88:	f7fe fdb2 	bl	80025f0 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a90:	f7fe fdae 	bl	80025f0 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b64      	cmp	r3, #100	; 0x64
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e2b6      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aa2:	4b62      	ldr	r3, [pc, #392]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d0f0      	beq.n	8003a90 <HAL_RCC_OscConfig+0x14c>
 8003aae:	e014      	b.n	8003ada <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab0:	f7fe fd9e 	bl	80025f0 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ab8:	f7fe fd9a 	bl	80025f0 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b64      	cmp	r3, #100	; 0x64
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e2a2      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aca:	4b58      	ldr	r3, [pc, #352]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1f0      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x174>
 8003ad6:	e000      	b.n	8003ada <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d079      	beq.n	8003bda <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d008      	beq.n	8003b00 <HAL_RCC_OscConfig+0x1bc>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d004      	beq.n	8003b00 <HAL_RCC_OscConfig+0x1bc>
 8003af6:	f240 11a1 	movw	r1, #417	; 0x1a1
 8003afa:	484b      	ldr	r0, [pc, #300]	; (8003c28 <HAL_RCC_OscConfig+0x2e4>)
 8003afc:	f7fe fa92 	bl	8002024 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	695b      	ldr	r3, [r3, #20]
 8003b04:	2b1f      	cmp	r3, #31
 8003b06:	d904      	bls.n	8003b12 <HAL_RCC_OscConfig+0x1ce>
 8003b08:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8003b0c:	4846      	ldr	r0, [pc, #280]	; (8003c28 <HAL_RCC_OscConfig+0x2e4>)
 8003b0e:	f7fe fa89 	bl	8002024 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b12:	4b46      	ldr	r3, [pc, #280]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f003 030c 	and.w	r3, r3, #12
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00b      	beq.n	8003b36 <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b1e:	4b43      	ldr	r3, [pc, #268]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f003 030c 	and.w	r3, r3, #12
 8003b26:	2b08      	cmp	r3, #8
 8003b28:	d11c      	bne.n	8003b64 <HAL_RCC_OscConfig+0x220>
 8003b2a:	4b40      	ldr	r3, [pc, #256]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d116      	bne.n	8003b64 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b36:	4b3d      	ldr	r3, [pc, #244]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d005      	beq.n	8003b4e <HAL_RCC_OscConfig+0x20a>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d001      	beq.n	8003b4e <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e260      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b4e:	4b37      	ldr	r3, [pc, #220]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	00db      	lsls	r3, r3, #3
 8003b5c:	4933      	ldr	r1, [pc, #204]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b62:	e03a      	b.n	8003bda <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	691b      	ldr	r3, [r3, #16]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d020      	beq.n	8003bae <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b6c:	4b30      	ldr	r3, [pc, #192]	; (8003c30 <HAL_RCC_OscConfig+0x2ec>)
 8003b6e:	2201      	movs	r2, #1
 8003b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b72:	f7fe fd3d 	bl	80025f0 <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b78:	e008      	b.n	8003b8c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b7a:	f7fe fd39 	bl	80025f0 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e241      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b8c:	4b27      	ldr	r3, [pc, #156]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d0f0      	beq.n	8003b7a <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b98:	4b24      	ldr	r3, [pc, #144]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	4921      	ldr	r1, [pc, #132]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	600b      	str	r3, [r1, #0]
 8003bac:	e015      	b.n	8003bda <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bae:	4b20      	ldr	r3, [pc, #128]	; (8003c30 <HAL_RCC_OscConfig+0x2ec>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb4:	f7fe fd1c 	bl	80025f0 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bbc:	f7fe fd18 	bl	80025f0 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e220      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bce:	4b17      	ldr	r3, [pc, #92]	; (8003c2c <HAL_RCC_OscConfig+0x2e8>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d1f0      	bne.n	8003bbc <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0308 	and.w	r3, r3, #8
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d048      	beq.n	8003c78 <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d008      	beq.n	8003c00 <HAL_RCC_OscConfig+0x2bc>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d004      	beq.n	8003c00 <HAL_RCC_OscConfig+0x2bc>
 8003bf6:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8003bfa:	480b      	ldr	r0, [pc, #44]	; (8003c28 <HAL_RCC_OscConfig+0x2e4>)
 8003bfc:	f7fe fa12 	bl	8002024 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d021      	beq.n	8003c4c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c08:	4b0a      	ldr	r3, [pc, #40]	; (8003c34 <HAL_RCC_OscConfig+0x2f0>)
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c0e:	f7fe fcef 	bl	80025f0 <HAL_GetTick>
 8003c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c14:	e010      	b.n	8003c38 <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c16:	f7fe fceb 	bl	80025f0 <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d909      	bls.n	8003c38 <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e1f3      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
 8003c28:	080062e4 	.word	0x080062e4
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	42420000 	.word	0x42420000
 8003c34:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c38:	4b67      	ldr	r3, [pc, #412]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d0e8      	beq.n	8003c16 <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c44:	2001      	movs	r0, #1
 8003c46:	f000 fc11 	bl	800446c <RCC_Delay>
 8003c4a:	e015      	b.n	8003c78 <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c4c:	4b63      	ldr	r3, [pc, #396]	; (8003ddc <HAL_RCC_OscConfig+0x498>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c52:	f7fe fccd 	bl	80025f0 <HAL_GetTick>
 8003c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c58:	e008      	b.n	8003c6c <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c5a:	f7fe fcc9 	bl	80025f0 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e1d1      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c6c:	4b5a      	ldr	r3, [pc, #360]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1f0      	bne.n	8003c5a <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 80c0 	beq.w	8003e06 <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c86:	2300      	movs	r3, #0
 8003c88:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00c      	beq.n	8003cac <HAL_RCC_OscConfig+0x368>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d008      	beq.n	8003cac <HAL_RCC_OscConfig+0x368>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	2b05      	cmp	r3, #5
 8003ca0:	d004      	beq.n	8003cac <HAL_RCC_OscConfig+0x368>
 8003ca2:	f240 2111 	movw	r1, #529	; 0x211
 8003ca6:	484e      	ldr	r0, [pc, #312]	; (8003de0 <HAL_RCC_OscConfig+0x49c>)
 8003ca8:	f7fe f9bc 	bl	8002024 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cac:	4b4a      	ldr	r3, [pc, #296]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10d      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb8:	4b47      	ldr	r3, [pc, #284]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003cba:	69db      	ldr	r3, [r3, #28]
 8003cbc:	4a46      	ldr	r2, [pc, #280]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003cbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cc2:	61d3      	str	r3, [r2, #28]
 8003cc4:	4b44      	ldr	r3, [pc, #272]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ccc:	60bb      	str	r3, [r7, #8]
 8003cce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd4:	4b43      	ldr	r3, [pc, #268]	; (8003de4 <HAL_RCC_OscConfig+0x4a0>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d118      	bne.n	8003d12 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ce0:	4b40      	ldr	r3, [pc, #256]	; (8003de4 <HAL_RCC_OscConfig+0x4a0>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a3f      	ldr	r2, [pc, #252]	; (8003de4 <HAL_RCC_OscConfig+0x4a0>)
 8003ce6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cec:	f7fe fc80 	bl	80025f0 <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cf4:	f7fe fc7c 	bl	80025f0 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b64      	cmp	r3, #100	; 0x64
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e184      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d06:	4b37      	ldr	r3, [pc, #220]	; (8003de4 <HAL_RCC_OscConfig+0x4a0>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0f0      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d106      	bne.n	8003d28 <HAL_RCC_OscConfig+0x3e4>
 8003d1a:	4b2f      	ldr	r3, [pc, #188]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	4a2e      	ldr	r2, [pc, #184]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d20:	f043 0301 	orr.w	r3, r3, #1
 8003d24:	6213      	str	r3, [r2, #32]
 8003d26:	e02d      	b.n	8003d84 <HAL_RCC_OscConfig+0x440>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d10c      	bne.n	8003d4a <HAL_RCC_OscConfig+0x406>
 8003d30:	4b29      	ldr	r3, [pc, #164]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	4a28      	ldr	r2, [pc, #160]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d36:	f023 0301 	bic.w	r3, r3, #1
 8003d3a:	6213      	str	r3, [r2, #32]
 8003d3c:	4b26      	ldr	r3, [pc, #152]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	4a25      	ldr	r2, [pc, #148]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d42:	f023 0304 	bic.w	r3, r3, #4
 8003d46:	6213      	str	r3, [r2, #32]
 8003d48:	e01c      	b.n	8003d84 <HAL_RCC_OscConfig+0x440>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	2b05      	cmp	r3, #5
 8003d50:	d10c      	bne.n	8003d6c <HAL_RCC_OscConfig+0x428>
 8003d52:	4b21      	ldr	r3, [pc, #132]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	4a20      	ldr	r2, [pc, #128]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d58:	f043 0304 	orr.w	r3, r3, #4
 8003d5c:	6213      	str	r3, [r2, #32]
 8003d5e:	4b1e      	ldr	r3, [pc, #120]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	4a1d      	ldr	r2, [pc, #116]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d64:	f043 0301 	orr.w	r3, r3, #1
 8003d68:	6213      	str	r3, [r2, #32]
 8003d6a:	e00b      	b.n	8003d84 <HAL_RCC_OscConfig+0x440>
 8003d6c:	4b1a      	ldr	r3, [pc, #104]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
 8003d70:	4a19      	ldr	r2, [pc, #100]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d72:	f023 0301 	bic.w	r3, r3, #1
 8003d76:	6213      	str	r3, [r2, #32]
 8003d78:	4b17      	ldr	r3, [pc, #92]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	4a16      	ldr	r2, [pc, #88]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003d7e:	f023 0304 	bic.w	r3, r3, #4
 8003d82:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d015      	beq.n	8003db8 <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d8c:	f7fe fc30 	bl	80025f0 <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d92:	e00a      	b.n	8003daa <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d94:	f7fe fc2c 	bl	80025f0 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e132      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003daa:	4b0b      	ldr	r3, [pc, #44]	; (8003dd8 <HAL_RCC_OscConfig+0x494>)
 8003dac:	6a1b      	ldr	r3, [r3, #32]
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0ee      	beq.n	8003d94 <HAL_RCC_OscConfig+0x450>
 8003db6:	e01d      	b.n	8003df4 <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db8:	f7fe fc1a 	bl	80025f0 <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dbe:	e013      	b.n	8003de8 <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dc0:	f7fe fc16 	bl	80025f0 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d90a      	bls.n	8003de8 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e11c      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
 8003dd6:	bf00      	nop
 8003dd8:	40021000 	.word	0x40021000
 8003ddc:	42420480 	.word	0x42420480
 8003de0:	080062e4 	.word	0x080062e4
 8003de4:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003de8:	4b8b      	ldr	r3, [pc, #556]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1e5      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003df4:	7dfb      	ldrb	r3, [r7, #23]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d105      	bne.n	8003e06 <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dfa:	4b87      	ldr	r3, [pc, #540]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	4a86      	ldr	r2, [pc, #536]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003e00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e04:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00c      	beq.n	8003e28 <HAL_RCC_OscConfig+0x4e4>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	69db      	ldr	r3, [r3, #28]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d008      	beq.n	8003e28 <HAL_RCC_OscConfig+0x4e4>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d004      	beq.n	8003e28 <HAL_RCC_OscConfig+0x4e4>
 8003e1e:	f240 21af 	movw	r1, #687	; 0x2af
 8003e22:	487e      	ldr	r0, [pc, #504]	; (800401c <HAL_RCC_OscConfig+0x6d8>)
 8003e24:	f7fe f8fe 	bl	8002024 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 80ee 	beq.w	800400e <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e32:	4b79      	ldr	r3, [pc, #484]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 030c 	and.w	r3, r3, #12
 8003e3a:	2b08      	cmp	r3, #8
 8003e3c:	f000 80ce 	beq.w	8003fdc <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	69db      	ldr	r3, [r3, #28]
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	f040 80b2 	bne.w	8003fae <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d009      	beq.n	8003e66 <HAL_RCC_OscConfig+0x522>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e5a:	d004      	beq.n	8003e66 <HAL_RCC_OscConfig+0x522>
 8003e5c:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 8003e60:	486e      	ldr	r0, [pc, #440]	; (800401c <HAL_RCC_OscConfig+0x6d8>)
 8003e62:	f7fe f8df 	bl	8002024 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d04a      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e72:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003e76:	d045      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003e80:	d040      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e86:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003e8a:	d03b      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e94:	d036      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003e9e:	d031      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003ea8:	d02c      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eae:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003eb2:	d027      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ebc:	d022      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003ec6:	d01d      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003ed0:	d018      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed6:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003eda:	d013      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003ee4:	d00e      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 8003eee:	d009      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef4:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8003ef8:	d004      	beq.n	8003f04 <HAL_RCC_OscConfig+0x5c0>
 8003efa:	f240 21b9 	movw	r1, #697	; 0x2b9
 8003efe:	4847      	ldr	r0, [pc, #284]	; (800401c <HAL_RCC_OscConfig+0x6d8>)
 8003f00:	f7fe f890 	bl	8002024 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f04:	4b46      	ldr	r3, [pc, #280]	; (8004020 <HAL_RCC_OscConfig+0x6dc>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0a:	f7fe fb71 	bl	80025f0 <HAL_GetTick>
 8003f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f10:	e008      	b.n	8003f24 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f12:	f7fe fb6d 	bl	80025f0 <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d901      	bls.n	8003f24 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e075      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f24:	4b3c      	ldr	r3, [pc, #240]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1f0      	bne.n	8003f12 <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f38:	d116      	bne.n	8003f68 <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d009      	beq.n	8003f56 <HAL_RCC_OscConfig+0x612>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f4a:	d004      	beq.n	8003f56 <HAL_RCC_OscConfig+0x612>
 8003f4c:	f240 21cf 	movw	r1, #719	; 0x2cf
 8003f50:	4832      	ldr	r0, [pc, #200]	; (800401c <HAL_RCC_OscConfig+0x6d8>)
 8003f52:	f7fe f867 	bl	8002024 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f56:	4b30      	ldr	r3, [pc, #192]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	492d      	ldr	r1, [pc, #180]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f68:	4b2b      	ldr	r3, [pc, #172]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a19      	ldr	r1, [r3, #32]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f78:	430b      	orrs	r3, r1
 8003f7a:	4927      	ldr	r1, [pc, #156]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f80:	4b27      	ldr	r3, [pc, #156]	; (8004020 <HAL_RCC_OscConfig+0x6dc>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f86:	f7fe fb33 	bl	80025f0 <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f8e:	f7fe fb2f 	bl	80025f0 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e037      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fa0:	4b1d      	ldr	r3, [pc, #116]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCC_OscConfig+0x64a>
 8003fac:	e02f      	b.n	800400e <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fae:	4b1c      	ldr	r3, [pc, #112]	; (8004020 <HAL_RCC_OscConfig+0x6dc>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb4:	f7fe fb1c 	bl	80025f0 <HAL_GetTick>
 8003fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fba:	e008      	b.n	8003fce <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fbc:	f7fe fb18 	bl	80025f0 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e020      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fce:	4b12      	ldr	r3, [pc, #72]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1f0      	bne.n	8003fbc <HAL_RCC_OscConfig+0x678>
 8003fda:	e018      	b.n	800400e <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	69db      	ldr	r3, [r3, #28]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e013      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003fe8:	4b0b      	ldr	r3, [pc, #44]	; (8004018 <HAL_RCC_OscConfig+0x6d4>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d106      	bne.n	800400a <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004006:	429a      	cmp	r2, r3
 8004008:	d001      	beq.n	800400e <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e000      	b.n	8004010 <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3718      	adds	r7, #24
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	40021000 	.word	0x40021000
 800401c:	080062e4 	.word	0x080062e4
 8004020:	42420060 	.word	0x42420060

08004024 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d101      	bne.n	8004038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e176      	b.n	8004326 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b00      	cmp	r3, #0
 8004042:	d116      	bne.n	8004072 <HAL_RCC_ClockConfig+0x4e>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d110      	bne.n	8004072 <HAL_RCC_ClockConfig+0x4e>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0304 	and.w	r3, r3, #4
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10a      	bne.n	8004072 <HAL_RCC_ClockConfig+0x4e>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0308 	and.w	r3, r3, #8
 8004064:	2b00      	cmp	r3, #0
 8004066:	d104      	bne.n	8004072 <HAL_RCC_ClockConfig+0x4e>
 8004068:	f44f 714e 	mov.w	r1, #824	; 0x338
 800406c:	4874      	ldr	r0, [pc, #464]	; (8004240 <HAL_RCC_ClockConfig+0x21c>)
 800406e:	f7fd ffd9 	bl	8002024 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00a      	beq.n	800408e <HAL_RCC_ClockConfig+0x6a>
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d007      	beq.n	800408e <HAL_RCC_ClockConfig+0x6a>
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	2b02      	cmp	r3, #2
 8004082:	d004      	beq.n	800408e <HAL_RCC_ClockConfig+0x6a>
 8004084:	f240 3139 	movw	r1, #825	; 0x339
 8004088:	486d      	ldr	r0, [pc, #436]	; (8004240 <HAL_RCC_ClockConfig+0x21c>)
 800408a:	f7fd ffcb 	bl	8002024 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800408e:	4b6d      	ldr	r3, [pc, #436]	; (8004244 <HAL_RCC_ClockConfig+0x220>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	429a      	cmp	r2, r3
 800409a:	d910      	bls.n	80040be <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409c:	4b69      	ldr	r3, [pc, #420]	; (8004244 <HAL_RCC_ClockConfig+0x220>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f023 0207 	bic.w	r2, r3, #7
 80040a4:	4967      	ldr	r1, [pc, #412]	; (8004244 <HAL_RCC_ClockConfig+0x220>)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ac:	4b65      	ldr	r3, [pc, #404]	; (8004244 <HAL_RCC_ClockConfig+0x220>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0307 	and.w	r3, r3, #7
 80040b4:	683a      	ldr	r2, [r7, #0]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d001      	beq.n	80040be <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e133      	b.n	8004326 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d049      	beq.n	800415e <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0304 	and.w	r3, r3, #4
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d005      	beq.n	80040e2 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040d6:	4b5c      	ldr	r3, [pc, #368]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	4a5b      	ldr	r2, [pc, #364]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 80040dc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040e0:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0308 	and.w	r3, r3, #8
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d005      	beq.n	80040fa <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040ee:	4b56      	ldr	r3, [pc, #344]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	4a55      	ldr	r2, [pc, #340]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 80040f4:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040f8:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d024      	beq.n	800414c <HAL_RCC_ClockConfig+0x128>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	2b80      	cmp	r3, #128	; 0x80
 8004108:	d020      	beq.n	800414c <HAL_RCC_ClockConfig+0x128>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	2b90      	cmp	r3, #144	; 0x90
 8004110:	d01c      	beq.n	800414c <HAL_RCC_ClockConfig+0x128>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	2ba0      	cmp	r3, #160	; 0xa0
 8004118:	d018      	beq.n	800414c <HAL_RCC_ClockConfig+0x128>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	2bb0      	cmp	r3, #176	; 0xb0
 8004120:	d014      	beq.n	800414c <HAL_RCC_ClockConfig+0x128>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	2bc0      	cmp	r3, #192	; 0xc0
 8004128:	d010      	beq.n	800414c <HAL_RCC_ClockConfig+0x128>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	2bd0      	cmp	r3, #208	; 0xd0
 8004130:	d00c      	beq.n	800414c <HAL_RCC_ClockConfig+0x128>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2be0      	cmp	r3, #224	; 0xe0
 8004138:	d008      	beq.n	800414c <HAL_RCC_ClockConfig+0x128>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	2bf0      	cmp	r3, #240	; 0xf0
 8004140:	d004      	beq.n	800414c <HAL_RCC_ClockConfig+0x128>
 8004142:	f240 315f 	movw	r1, #863	; 0x35f
 8004146:	483e      	ldr	r0, [pc, #248]	; (8004240 <HAL_RCC_ClockConfig+0x21c>)
 8004148:	f7fd ff6c 	bl	8002024 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800414c:	4b3e      	ldr	r3, [pc, #248]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	493b      	ldr	r1, [pc, #236]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 800415a:	4313      	orrs	r3, r2
 800415c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b00      	cmp	r3, #0
 8004168:	d051      	beq.n	800420e <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00c      	beq.n	800418c <HAL_RCC_ClockConfig+0x168>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d008      	beq.n	800418c <HAL_RCC_ClockConfig+0x168>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b02      	cmp	r3, #2
 8004180:	d004      	beq.n	800418c <HAL_RCC_ClockConfig+0x168>
 8004182:	f240 3166 	movw	r1, #870	; 0x366
 8004186:	482e      	ldr	r0, [pc, #184]	; (8004240 <HAL_RCC_ClockConfig+0x21c>)
 8004188:	f7fd ff4c 	bl	8002024 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d107      	bne.n	80041a4 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004194:	4b2c      	ldr	r3, [pc, #176]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d115      	bne.n	80041cc <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e0c0      	b.n	8004326 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d107      	bne.n	80041bc <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041ac:	4b26      	ldr	r3, [pc, #152]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d109      	bne.n	80041cc <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0b4      	b.n	8004326 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041bc:	4b22      	ldr	r3, [pc, #136]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e0ac      	b.n	8004326 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041cc:	4b1e      	ldr	r3, [pc, #120]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f023 0203 	bic.w	r2, r3, #3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	491b      	ldr	r1, [pc, #108]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041de:	f7fe fa07 	bl	80025f0 <HAL_GetTick>
 80041e2:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041e4:	e00a      	b.n	80041fc <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e6:	f7fe fa03 	bl	80025f0 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d901      	bls.n	80041fc <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e094      	b.n	8004326 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041fc:	4b12      	ldr	r3, [pc, #72]	; (8004248 <HAL_RCC_ClockConfig+0x224>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f003 020c 	and.w	r2, r3, #12
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	429a      	cmp	r2, r3
 800420c:	d1eb      	bne.n	80041e6 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800420e:	4b0d      	ldr	r3, [pc, #52]	; (8004244 <HAL_RCC_ClockConfig+0x220>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0307 	and.w	r3, r3, #7
 8004216:	683a      	ldr	r2, [r7, #0]
 8004218:	429a      	cmp	r2, r3
 800421a:	d217      	bcs.n	800424c <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800421c:	4b09      	ldr	r3, [pc, #36]	; (8004244 <HAL_RCC_ClockConfig+0x220>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f023 0207 	bic.w	r2, r3, #7
 8004224:	4907      	ldr	r1, [pc, #28]	; (8004244 <HAL_RCC_ClockConfig+0x220>)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	4313      	orrs	r3, r2
 800422a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800422c:	4b05      	ldr	r3, [pc, #20]	; (8004244 <HAL_RCC_ClockConfig+0x220>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	683a      	ldr	r2, [r7, #0]
 8004236:	429a      	cmp	r2, r3
 8004238:	d008      	beq.n	800424c <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e073      	b.n	8004326 <HAL_RCC_ClockConfig+0x302>
 800423e:	bf00      	nop
 8004240:	080062e4 	.word	0x080062e4
 8004244:	40022000 	.word	0x40022000
 8004248:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	2b00      	cmp	r3, #0
 8004256:	d025      	beq.n	80042a4 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d018      	beq.n	8004292 <HAL_RCC_ClockConfig+0x26e>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004268:	d013      	beq.n	8004292 <HAL_RCC_ClockConfig+0x26e>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004272:	d00e      	beq.n	8004292 <HAL_RCC_ClockConfig+0x26e>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800427c:	d009      	beq.n	8004292 <HAL_RCC_ClockConfig+0x26e>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004286:	d004      	beq.n	8004292 <HAL_RCC_ClockConfig+0x26e>
 8004288:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 800428c:	4828      	ldr	r0, [pc, #160]	; (8004330 <HAL_RCC_ClockConfig+0x30c>)
 800428e:	f7fd fec9 	bl	8002024 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004292:	4b28      	ldr	r3, [pc, #160]	; (8004334 <HAL_RCC_ClockConfig+0x310>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	4925      	ldr	r1, [pc, #148]	; (8004334 <HAL_RCC_ClockConfig+0x310>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0308 	and.w	r3, r3, #8
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d026      	beq.n	80042fe <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	691b      	ldr	r3, [r3, #16]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d018      	beq.n	80042ea <HAL_RCC_ClockConfig+0x2c6>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c0:	d013      	beq.n	80042ea <HAL_RCC_ClockConfig+0x2c6>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80042ca:	d00e      	beq.n	80042ea <HAL_RCC_ClockConfig+0x2c6>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80042d4:	d009      	beq.n	80042ea <HAL_RCC_ClockConfig+0x2c6>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80042de:	d004      	beq.n	80042ea <HAL_RCC_ClockConfig+0x2c6>
 80042e0:	f240 31ab 	movw	r1, #939	; 0x3ab
 80042e4:	4812      	ldr	r0, [pc, #72]	; (8004330 <HAL_RCC_ClockConfig+0x30c>)
 80042e6:	f7fd fe9d 	bl	8002024 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80042ea:	4b12      	ldr	r3, [pc, #72]	; (8004334 <HAL_RCC_ClockConfig+0x310>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	490e      	ldr	r1, [pc, #56]	; (8004334 <HAL_RCC_ClockConfig+0x310>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042fe:	f000 f821 	bl	8004344 <HAL_RCC_GetSysClockFreq>
 8004302:	4601      	mov	r1, r0
 8004304:	4b0b      	ldr	r3, [pc, #44]	; (8004334 <HAL_RCC_ClockConfig+0x310>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	091b      	lsrs	r3, r3, #4
 800430a:	f003 030f 	and.w	r3, r3, #15
 800430e:	4a0a      	ldr	r2, [pc, #40]	; (8004338 <HAL_RCC_ClockConfig+0x314>)
 8004310:	5cd3      	ldrb	r3, [r2, r3]
 8004312:	fa21 f303 	lsr.w	r3, r1, r3
 8004316:	4a09      	ldr	r2, [pc, #36]	; (800433c <HAL_RCC_ClockConfig+0x318>)
 8004318:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800431a:	4b09      	ldr	r3, [pc, #36]	; (8004340 <HAL_RCC_ClockConfig+0x31c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f7fe f924 	bl	800256c <HAL_InitTick>

  return HAL_OK;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3710      	adds	r7, #16
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	080062e4 	.word	0x080062e4
 8004334:	40021000 	.word	0x40021000
 8004338:	08008f20 	.word	0x08008f20
 800433c:	20000000 	.word	0x20000000
 8004340:	20000004 	.word	0x20000004

08004344 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004344:	b490      	push	{r4, r7}
 8004346:	b08a      	sub	sp, #40	; 0x28
 8004348:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800434a:	4b2a      	ldr	r3, [pc, #168]	; (80043f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800434c:	1d3c      	adds	r4, r7, #4
 800434e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004350:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004354:	4b28      	ldr	r3, [pc, #160]	; (80043f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004356:	881b      	ldrh	r3, [r3, #0]
 8004358:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800435a:	2300      	movs	r3, #0
 800435c:	61fb      	str	r3, [r7, #28]
 800435e:	2300      	movs	r3, #0
 8004360:	61bb      	str	r3, [r7, #24]
 8004362:	2300      	movs	r3, #0
 8004364:	627b      	str	r3, [r7, #36]	; 0x24
 8004366:	2300      	movs	r3, #0
 8004368:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800436a:	2300      	movs	r3, #0
 800436c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800436e:	4b23      	ldr	r3, [pc, #140]	; (80043fc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	f003 030c 	and.w	r3, r3, #12
 800437a:	2b04      	cmp	r3, #4
 800437c:	d002      	beq.n	8004384 <HAL_RCC_GetSysClockFreq+0x40>
 800437e:	2b08      	cmp	r3, #8
 8004380:	d003      	beq.n	800438a <HAL_RCC_GetSysClockFreq+0x46>
 8004382:	e02d      	b.n	80043e0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004384:	4b1e      	ldr	r3, [pc, #120]	; (8004400 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004386:	623b      	str	r3, [r7, #32]
      break;
 8004388:	e02d      	b.n	80043e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	0c9b      	lsrs	r3, r3, #18
 800438e:	f003 030f 	and.w	r3, r3, #15
 8004392:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004396:	4413      	add	r3, r2
 8004398:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800439c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d013      	beq.n	80043d0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043a8:	4b14      	ldr	r3, [pc, #80]	; (80043fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	0c5b      	lsrs	r3, r3, #17
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80043b6:	4413      	add	r3, r2
 80043b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80043bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	4a0f      	ldr	r2, [pc, #60]	; (8004400 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043c2:	fb02 f203 	mul.w	r2, r2, r3
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043cc:	627b      	str	r3, [r7, #36]	; 0x24
 80043ce:	e004      	b.n	80043da <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	4a0c      	ldr	r2, [pc, #48]	; (8004404 <HAL_RCC_GetSysClockFreq+0xc0>)
 80043d4:	fb02 f303 	mul.w	r3, r2, r3
 80043d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80043da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043dc:	623b      	str	r3, [r7, #32]
      break;
 80043de:	e002      	b.n	80043e6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80043e0:	4b07      	ldr	r3, [pc, #28]	; (8004400 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043e2:	623b      	str	r3, [r7, #32]
      break;
 80043e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043e6:	6a3b      	ldr	r3, [r7, #32]
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3728      	adds	r7, #40	; 0x28
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bc90      	pop	{r4, r7}
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	0800631c 	.word	0x0800631c
 80043f8:	0800632c 	.word	0x0800632c
 80043fc:	40021000 	.word	0x40021000
 8004400:	007a1200 	.word	0x007a1200
 8004404:	003d0900 	.word	0x003d0900

08004408 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800440c:	4b02      	ldr	r3, [pc, #8]	; (8004418 <HAL_RCC_GetHCLKFreq+0x10>)
 800440e:	681b      	ldr	r3, [r3, #0]
}
 8004410:	4618      	mov	r0, r3
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr
 8004418:	20000000 	.word	0x20000000

0800441c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004420:	f7ff fff2 	bl	8004408 <HAL_RCC_GetHCLKFreq>
 8004424:	4601      	mov	r1, r0
 8004426:	4b05      	ldr	r3, [pc, #20]	; (800443c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	0a1b      	lsrs	r3, r3, #8
 800442c:	f003 0307 	and.w	r3, r3, #7
 8004430:	4a03      	ldr	r2, [pc, #12]	; (8004440 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004432:	5cd3      	ldrb	r3, [r2, r3]
 8004434:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004438:	4618      	mov	r0, r3
 800443a:	bd80      	pop	{r7, pc}
 800443c:	40021000 	.word	0x40021000
 8004440:	08008f30 	.word	0x08008f30

08004444 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004448:	f7ff ffde 	bl	8004408 <HAL_RCC_GetHCLKFreq>
 800444c:	4601      	mov	r1, r0
 800444e:	4b05      	ldr	r3, [pc, #20]	; (8004464 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	0adb      	lsrs	r3, r3, #11
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	4a03      	ldr	r2, [pc, #12]	; (8004468 <HAL_RCC_GetPCLK2Freq+0x24>)
 800445a:	5cd3      	ldrb	r3, [r2, r3]
 800445c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004460:	4618      	mov	r0, r3
 8004462:	bd80      	pop	{r7, pc}
 8004464:	40021000 	.word	0x40021000
 8004468:	08008f30 	.word	0x08008f30

0800446c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004474:	4b0a      	ldr	r3, [pc, #40]	; (80044a0 <RCC_Delay+0x34>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a0a      	ldr	r2, [pc, #40]	; (80044a4 <RCC_Delay+0x38>)
 800447a:	fba2 2303 	umull	r2, r3, r2, r3
 800447e:	0a5b      	lsrs	r3, r3, #9
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	fb02 f303 	mul.w	r3, r2, r3
 8004486:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004488:	bf00      	nop
  }
  while (Delay --);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	1e5a      	subs	r2, r3, #1
 800448e:	60fa      	str	r2, [r7, #12]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1f9      	bne.n	8004488 <RCC_Delay+0x1c>
}
 8004494:	bf00      	nop
 8004496:	3714      	adds	r7, #20
 8004498:	46bd      	mov	sp, r7
 800449a:	bc80      	pop	{r7}
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	20000000 	.word	0x20000000
 80044a4:	10624dd3 	.word	0x10624dd3

080044a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	2300      	movs	r3, #0
 80044b6:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d10f      	bne.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d109      	bne.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0310 	and.w	r3, r3, #16
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d103      	bne.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80044dc:	216c      	movs	r1, #108	; 0x6c
 80044de:	4873      	ldr	r0, [pc, #460]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x204>)
 80044e0:	f7fd fda0 	bl	8002024 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f000 8095 	beq.w	800461c <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d012      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004502:	d00d      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800450c:	d008      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004516:	d003      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004518:	2172      	movs	r1, #114	; 0x72
 800451a:	4864      	ldr	r0, [pc, #400]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x204>)
 800451c:	f7fd fd82 	bl	8002024 <assert_failed>

    FlagStatus       pwrclkchanged = RESET;
 8004520:	2300      	movs	r3, #0
 8004522:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004524:	4b62      	ldr	r3, [pc, #392]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10d      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004530:	4b5f      	ldr	r3, [pc, #380]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004532:	69db      	ldr	r3, [r3, #28]
 8004534:	4a5e      	ldr	r2, [pc, #376]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800453a:	61d3      	str	r3, [r2, #28]
 800453c:	4b5c      	ldr	r3, [pc, #368]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800453e:	69db      	ldr	r3, [r3, #28]
 8004540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004548:	2301      	movs	r3, #1
 800454a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800454c:	4b59      	ldr	r3, [pc, #356]	; (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004554:	2b00      	cmp	r3, #0
 8004556:	d118      	bne.n	800458a <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004558:	4b56      	ldr	r3, [pc, #344]	; (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a55      	ldr	r2, [pc, #340]	; (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800455e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004562:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004564:	f7fe f844 	bl	80025f0 <HAL_GetTick>
 8004568:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456a:	e008      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800456c:	f7fe f840 	bl	80025f0 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b64      	cmp	r3, #100	; 0x64
 8004578:	d901      	bls.n	800457e <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e092      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800457e:	4b4d      	ldr	r3, [pc, #308]	; (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004586:	2b00      	cmp	r3, #0
 8004588:	d0f0      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800458a:	4b49      	ldr	r3, [pc, #292]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004592:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d02e      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d027      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045a8:	4b41      	ldr	r3, [pc, #260]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045b2:	4b41      	ldr	r3, [pc, #260]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80045b4:	2201      	movs	r2, #1
 80045b6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045b8:	4b3f      	ldr	r3, [pc, #252]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80045be:	4a3c      	ldr	r2, [pc, #240]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d014      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ce:	f7fe f80f 	bl	80025f0 <HAL_GetTick>
 80045d2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d4:	e00a      	b.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045d6:	f7fe f80b 	bl	80025f0 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d901      	bls.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e05b      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ec:	4b30      	ldr	r3, [pc, #192]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80045ee:	6a1b      	ldr	r3, [r3, #32]
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d0ee      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045f8:	4b2d      	ldr	r3, [pc, #180]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	492a      	ldr	r1, [pc, #168]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004606:	4313      	orrs	r3, r2
 8004608:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800460a:	7dfb      	ldrb	r3, [r7, #23]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d105      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004610:	4b27      	ldr	r3, [pc, #156]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004612:	69db      	ldr	r3, [r3, #28]
 8004614:	4a26      	ldr	r2, [pc, #152]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004616:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800461a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d01f      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d012      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004638:	d00d      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004642:	d008      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800464c:	d003      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800464e:	21b9      	movs	r1, #185	; 0xb9
 8004650:	4816      	ldr	r0, [pc, #88]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004652:	f7fd fce7 	bl	8002024 <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004656:	4b16      	ldr	r3, [pc, #88]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	4913      	ldr	r1, [pc, #76]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004664:	4313      	orrs	r3, r2
 8004666:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0310 	and.w	r3, r3, #16
 8004670:	2b00      	cmp	r3, #0
 8004672:	d016      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800467c:	d008      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d004      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004686:	f240 1115 	movw	r1, #277	; 0x115
 800468a:	4808      	ldr	r0, [pc, #32]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x204>)
 800468c:	f7fd fcca 	bl	8002024 <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004690:	4b07      	ldr	r3, [pc, #28]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	4904      	ldr	r1, [pc, #16]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3718      	adds	r7, #24
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	08006330 	.word	0x08006330
 80046b0:	40021000 	.word	0x40021000
 80046b4:	40007000 	.word	0x40007000
 80046b8:	42420440 	.word	0x42420440

080046bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e0fd      	b.n	80048ca <HAL_SPI_Init+0x20e>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a80      	ldr	r2, [pc, #512]	; (80048d4 <HAL_SPI_Init+0x218>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d009      	beq.n	80046ec <HAL_SPI_Init+0x30>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a7e      	ldr	r2, [pc, #504]	; (80048d8 <HAL_SPI_Init+0x21c>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d004      	beq.n	80046ec <HAL_SPI_Init+0x30>
 80046e2:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80046e6:	487d      	ldr	r0, [pc, #500]	; (80048dc <HAL_SPI_Init+0x220>)
 80046e8:	f7fd fc9c 	bl	8002024 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d009      	beq.n	8004708 <HAL_SPI_Init+0x4c>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046fc:	d004      	beq.n	8004708 <HAL_SPI_Init+0x4c>
 80046fe:	f240 1159 	movw	r1, #345	; 0x159
 8004702:	4876      	ldr	r0, [pc, #472]	; (80048dc <HAL_SPI_Init+0x220>)
 8004704:	f7fd fc8e 	bl	8002024 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00e      	beq.n	800472e <HAL_SPI_Init+0x72>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004718:	d009      	beq.n	800472e <HAL_SPI_Init+0x72>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004722:	d004      	beq.n	800472e <HAL_SPI_Init+0x72>
 8004724:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 8004728:	486c      	ldr	r0, [pc, #432]	; (80048dc <HAL_SPI_Init+0x220>)
 800472a:	f7fd fc7b 	bl	8002024 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004736:	d008      	beq.n	800474a <HAL_SPI_Init+0x8e>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d004      	beq.n	800474a <HAL_SPI_Init+0x8e>
 8004740:	f240 115b 	movw	r1, #347	; 0x15b
 8004744:	4865      	ldr	r0, [pc, #404]	; (80048dc <HAL_SPI_Init+0x220>)
 8004746:	f7fd fc6d 	bl	8002024 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004752:	d00d      	beq.n	8004770 <HAL_SPI_Init+0xb4>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d009      	beq.n	8004770 <HAL_SPI_Init+0xb4>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004764:	d004      	beq.n	8004770 <HAL_SPI_Init+0xb4>
 8004766:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 800476a:	485c      	ldr	r0, [pc, #368]	; (80048dc <HAL_SPI_Init+0x220>)
 800476c:	f7fd fc5a 	bl	8002024 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	69db      	ldr	r3, [r3, #28]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d020      	beq.n	80047ba <HAL_SPI_Init+0xfe>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	69db      	ldr	r3, [r3, #28]
 800477c:	2b08      	cmp	r3, #8
 800477e:	d01c      	beq.n	80047ba <HAL_SPI_Init+0xfe>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	69db      	ldr	r3, [r3, #28]
 8004784:	2b10      	cmp	r3, #16
 8004786:	d018      	beq.n	80047ba <HAL_SPI_Init+0xfe>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	69db      	ldr	r3, [r3, #28]
 800478c:	2b18      	cmp	r3, #24
 800478e:	d014      	beq.n	80047ba <HAL_SPI_Init+0xfe>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	2b20      	cmp	r3, #32
 8004796:	d010      	beq.n	80047ba <HAL_SPI_Init+0xfe>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	69db      	ldr	r3, [r3, #28]
 800479c:	2b28      	cmp	r3, #40	; 0x28
 800479e:	d00c      	beq.n	80047ba <HAL_SPI_Init+0xfe>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	2b30      	cmp	r3, #48	; 0x30
 80047a6:	d008      	beq.n	80047ba <HAL_SPI_Init+0xfe>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	69db      	ldr	r3, [r3, #28]
 80047ac:	2b38      	cmp	r3, #56	; 0x38
 80047ae:	d004      	beq.n	80047ba <HAL_SPI_Init+0xfe>
 80047b0:	f240 115d 	movw	r1, #349	; 0x15d
 80047b4:	4849      	ldr	r0, [pc, #292]	; (80048dc <HAL_SPI_Init+0x220>)
 80047b6:	f7fd fc35 	bl	8002024 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d008      	beq.n	80047d4 <HAL_SPI_Init+0x118>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	2b80      	cmp	r3, #128	; 0x80
 80047c8:	d004      	beq.n	80047d4 <HAL_SPI_Init+0x118>
 80047ca:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80047ce:	4843      	ldr	r0, [pc, #268]	; (80048dc <HAL_SPI_Init+0x220>)
 80047d0:	f7fd fc28 	bl	8002024 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d004      	beq.n	80047e6 <HAL_SPI_Init+0x12a>
 80047dc:	f240 1161 	movw	r1, #353	; 0x161
 80047e0:	483e      	ldr	r0, [pc, #248]	; (80048dc <HAL_SPI_Init+0x220>)
 80047e2:	f7fd fc1f 	bl	8002024 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d119      	bne.n	8004822 <HAL_SPI_Init+0x166>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d008      	beq.n	8004808 <HAL_SPI_Init+0x14c>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d004      	beq.n	8004808 <HAL_SPI_Init+0x14c>
 80047fe:	f44f 71b2 	mov.w	r1, #356	; 0x164
 8004802:	4836      	ldr	r0, [pc, #216]	; (80048dc <HAL_SPI_Init+0x220>)
 8004804:	f7fd fc0e 	bl	8002024 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d008      	beq.n	8004822 <HAL_SPI_Init+0x166>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	695b      	ldr	r3, [r3, #20]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d004      	beq.n	8004822 <HAL_SPI_Init+0x166>
 8004818:	f240 1165 	movw	r1, #357	; 0x165
 800481c:	482f      	ldr	r0, [pc, #188]	; (80048dc <HAL_SPI_Init+0x220>)
 800481e:	f7fd fc01 	bl	8002024 <assert_failed>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b00      	cmp	r3, #0
 8004832:	d106      	bne.n	8004842 <HAL_SPI_Init+0x186>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7fd fc33 	bl	80020a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2202      	movs	r2, #2
 8004846:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004858:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	431a      	orrs	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	431a      	orrs	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	691b      	ldr	r3, [r3, #16]
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	431a      	orrs	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	431a      	orrs	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a1b      	ldr	r3, [r3, #32]
 800488a:	ea42 0103 	orr.w	r1, r2, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	430a      	orrs	r2, r1
 8004898:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	0c1a      	lsrs	r2, r3, #16
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f002 0204 	and.w	r2, r2, #4
 80048a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	69da      	ldr	r2, [r3, #28]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	40013000 	.word	0x40013000
 80048d8:	40003800 	.word	0x40003800
 80048dc:	08006380 	.word	0x08006380

080048e0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b088      	sub	sp, #32
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	603b      	str	r3, [r7, #0]
 80048ec:	4613      	mov	r3, r2
 80048ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80048f0:	2300      	movs	r3, #0
 80048f2:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d009      	beq.n	8004910 <HAL_SPI_Transmit+0x30>
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004904:	d004      	beq.n	8004910 <HAL_SPI_Transmit+0x30>
 8004906:	f240 310a 	movw	r1, #778	; 0x30a
 800490a:	4896      	ldr	r0, [pc, #600]	; (8004b64 <HAL_SPI_Transmit+0x284>)
 800490c:	f7fd fb8a 	bl	8002024 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004916:	2b01      	cmp	r3, #1
 8004918:	d101      	bne.n	800491e <HAL_SPI_Transmit+0x3e>
 800491a:	2302      	movs	r3, #2
 800491c:	e11e      	b.n	8004b5c <HAL_SPI_Transmit+0x27c>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004926:	f7fd fe63 	bl	80025f0 <HAL_GetTick>
 800492a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800492c:	88fb      	ldrh	r3, [r7, #6]
 800492e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004936:	b2db      	uxtb	r3, r3
 8004938:	2b01      	cmp	r3, #1
 800493a:	d002      	beq.n	8004942 <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 800493c:	2302      	movs	r3, #2
 800493e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004940:	e103      	b.n	8004b4a <HAL_SPI_Transmit+0x26a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d002      	beq.n	800494e <HAL_SPI_Transmit+0x6e>
 8004948:	88fb      	ldrh	r3, [r7, #6]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d102      	bne.n	8004954 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004952:	e0fa      	b.n	8004b4a <HAL_SPI_Transmit+0x26a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2203      	movs	r2, #3
 8004958:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2200      	movs	r2, #0
 8004960:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	88fa      	ldrh	r2, [r7, #6]
 800496c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	88fa      	ldrh	r2, [r7, #6]
 8004972:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800499a:	d107      	bne.n	80049ac <HAL_SPI_Transmit+0xcc>
  {
    SPI_1LINE_TX(hspi);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049b6:	2b40      	cmp	r3, #64	; 0x40
 80049b8:	d007      	beq.n	80049ca <HAL_SPI_Transmit+0xea>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049d2:	d14b      	bne.n	8004a6c <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <HAL_SPI_Transmit+0x102>
 80049dc:	8afb      	ldrh	r3, [r7, #22]
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d13e      	bne.n	8004a60 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e6:	881a      	ldrh	r2, [r3, #0]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f2:	1c9a      	adds	r2, r3, #2
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	3b01      	subs	r3, #1
 8004a00:	b29a      	uxth	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a06:	e02b      	b.n	8004a60 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d112      	bne.n	8004a3c <HAL_SPI_Transmit+0x15c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a1a:	881a      	ldrh	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a26:	1c9a      	adds	r2, r3, #2
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	3b01      	subs	r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	86da      	strh	r2, [r3, #54]	; 0x36
 8004a3a:	e011      	b.n	8004a60 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a3c:	f7fd fdd8 	bl	80025f0 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d803      	bhi.n	8004a54 <HAL_SPI_Transmit+0x174>
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a52:	d102      	bne.n	8004a5a <HAL_SPI_Transmit+0x17a>
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d102      	bne.n	8004a60 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004a5e:	e074      	b.n	8004b4a <HAL_SPI_Transmit+0x26a>
    while (hspi->TxXferCount > 0U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d1ce      	bne.n	8004a08 <HAL_SPI_Transmit+0x128>
 8004a6a:	e04c      	b.n	8004b06 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d002      	beq.n	8004a7a <HAL_SPI_Transmit+0x19a>
 8004a74:	8afb      	ldrh	r3, [r7, #22]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d140      	bne.n	8004afc <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	330c      	adds	r3, #12
 8004a84:	7812      	ldrb	r2, [r2, #0]
 8004a86:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8c:	1c5a      	adds	r2, r3, #1
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	b29a      	uxth	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004aa0:	e02c      	b.n	8004afc <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d113      	bne.n	8004ad8 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	330c      	adds	r3, #12
 8004aba:	7812      	ldrb	r2, [r2, #0]
 8004abc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac2:	1c5a      	adds	r2, r3, #1
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	86da      	strh	r2, [r3, #54]	; 0x36
 8004ad6:	e011      	b.n	8004afc <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ad8:	f7fd fd8a 	bl	80025f0 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	683a      	ldr	r2, [r7, #0]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d803      	bhi.n	8004af0 <HAL_SPI_Transmit+0x210>
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aee:	d102      	bne.n	8004af6 <HAL_SPI_Transmit+0x216>
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d102      	bne.n	8004afc <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004afa:	e026      	b.n	8004b4a <HAL_SPI_Transmit+0x26a>
    while (hspi->TxXferCount > 0U)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1cd      	bne.n	8004aa2 <HAL_SPI_Transmit+0x1c2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b06:	69ba      	ldr	r2, [r7, #24]
 8004b08:	6839      	ldr	r1, [r7, #0]
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f000 f896 	bl	8004c3c <SPI_EndRxTxTransaction>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <HAL_SPI_Transmit+0x23c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2220      	movs	r2, #32
 8004b1a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10a      	bne.n	8004b3a <HAL_SPI_Transmit+0x25a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b24:	2300      	movs	r3, #0
 8004b26:	613b      	str	r3, [r7, #16]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	613b      	str	r3, [r7, #16]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	613b      	str	r3, [r7, #16]
 8004b38:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <HAL_SPI_Transmit+0x268>
  {
    errorcode = HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	77fb      	strb	r3, [r7, #31]
 8004b46:	e000      	b.n	8004b4a <HAL_SPI_Transmit+0x26a>
  }

error:
 8004b48:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3720      	adds	r7, #32
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	08006380 	.word	0x08006380

08004b68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	603b      	str	r3, [r7, #0]
 8004b74:	4613      	mov	r3, r2
 8004b76:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b78:	e04c      	b.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b80:	d048      	beq.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004b82:	f7fd fd35 	bl	80025f0 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	683a      	ldr	r2, [r7, #0]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d902      	bls.n	8004b98 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d13d      	bne.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ba6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bb0:	d111      	bne.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bba:	d004      	beq.n	8004bc6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bc4:	d107      	bne.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bd4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bde:	d10f      	bne.n	8004c00 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bfe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e00f      	b.n	8004c34 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	689a      	ldr	r2, [r3, #8]
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	68ba      	ldr	r2, [r7, #8]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	bf0c      	ite	eq
 8004c24:	2301      	moveq	r3, #1
 8004c26:	2300      	movne	r3, #0
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	79fb      	ldrb	r3, [r7, #7]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d1a3      	bne.n	8004b7a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b086      	sub	sp, #24
 8004c40:	af02      	add	r7, sp, #8
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	9300      	str	r3, [sp, #0]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	2180      	movs	r1, #128	; 0x80
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	f7ff ff88 	bl	8004b68 <SPI_WaitFlagStateUntilTimeout>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d007      	beq.n	8004c6e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c62:	f043 0220 	orr.w	r2, r3, #32
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e000      	b.n	8004c70 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004c6e:	2300      	movs	r3, #0
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e06f      	b.n	8004d6a <HAL_TIM_Base_Init+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a39      	ldr	r2, [pc, #228]	; (8004d74 <HAL_TIM_Base_Init+0xfc>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d013      	beq.n	8004cbc <HAL_TIM_Base_Init+0x44>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c9c:	d00e      	beq.n	8004cbc <HAL_TIM_Base_Init+0x44>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a35      	ldr	r2, [pc, #212]	; (8004d78 <HAL_TIM_Base_Init+0x100>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d009      	beq.n	8004cbc <HAL_TIM_Base_Init+0x44>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a33      	ldr	r2, [pc, #204]	; (8004d7c <HAL_TIM_Base_Init+0x104>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d004      	beq.n	8004cbc <HAL_TIM_Base_Init+0x44>
 8004cb2:	f44f 7189 	mov.w	r1, #274	; 0x112
 8004cb6:	4832      	ldr	r0, [pc, #200]	; (8004d80 <HAL_TIM_Base_Init+0x108>)
 8004cb8:	f7fd f9b4 	bl	8002024 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d014      	beq.n	8004cee <HAL_TIM_Base_Init+0x76>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	2b10      	cmp	r3, #16
 8004cca:	d010      	beq.n	8004cee <HAL_TIM_Base_Init+0x76>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	2b20      	cmp	r3, #32
 8004cd2:	d00c      	beq.n	8004cee <HAL_TIM_Base_Init+0x76>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	2b40      	cmp	r3, #64	; 0x40
 8004cda:	d008      	beq.n	8004cee <HAL_TIM_Base_Init+0x76>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	2b60      	cmp	r3, #96	; 0x60
 8004ce2:	d004      	beq.n	8004cee <HAL_TIM_Base_Init+0x76>
 8004ce4:	f240 1113 	movw	r1, #275	; 0x113
 8004ce8:	4825      	ldr	r0, [pc, #148]	; (8004d80 <HAL_TIM_Base_Init+0x108>)
 8004cea:	f7fd f99b 	bl	8002024 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00e      	beq.n	8004d14 <HAL_TIM_Base_Init+0x9c>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cfe:	d009      	beq.n	8004d14 <HAL_TIM_Base_Init+0x9c>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d08:	d004      	beq.n	8004d14 <HAL_TIM_Base_Init+0x9c>
 8004d0a:	f44f 718a 	mov.w	r1, #276	; 0x114
 8004d0e:	481c      	ldr	r0, [pc, #112]	; (8004d80 <HAL_TIM_Base_Init+0x108>)
 8004d10:	f7fd f988 	bl	8002024 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d008      	beq.n	8004d2e <HAL_TIM_Base_Init+0xb6>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	2b80      	cmp	r3, #128	; 0x80
 8004d22:	d004      	beq.n	8004d2e <HAL_TIM_Base_Init+0xb6>
 8004d24:	f240 1115 	movw	r1, #277	; 0x115
 8004d28:	4815      	ldr	r0, [pc, #84]	; (8004d80 <HAL_TIM_Base_Init+0x108>)
 8004d2a:	f7fd f97b 	bl	8002024 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d106      	bne.n	8004d48 <HAL_TIM_Base_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7fd fb2e 	bl	80023a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2202      	movs	r2, #2
 8004d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	3304      	adds	r3, #4
 8004d58:	4619      	mov	r1, r3
 8004d5a:	4610      	mov	r0, r2
 8004d5c:	f000 fae8 	bl	8005330 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3708      	adds	r7, #8
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	40012c00 	.word	0x40012c00
 8004d78:	40000400 	.word	0x40000400
 8004d7c:	40000800 	.word	0x40000800
 8004d80:	080063b8 	.word	0x080063b8

08004d84 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a1a      	ldr	r2, [pc, #104]	; (8004dfc <HAL_TIM_Base_Start+0x78>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d013      	beq.n	8004dbe <HAL_TIM_Base_Start+0x3a>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d9e:	d00e      	beq.n	8004dbe <HAL_TIM_Base_Start+0x3a>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a16      	ldr	r2, [pc, #88]	; (8004e00 <HAL_TIM_Base_Start+0x7c>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d009      	beq.n	8004dbe <HAL_TIM_Base_Start+0x3a>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a15      	ldr	r2, [pc, #84]	; (8004e04 <HAL_TIM_Base_Start+0x80>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d004      	beq.n	8004dbe <HAL_TIM_Base_Start+0x3a>
 8004db4:	f240 1185 	movw	r1, #389	; 0x185
 8004db8:	4813      	ldr	r0, [pc, #76]	; (8004e08 <HAL_TIM_Base_Start+0x84>)
 8004dba:	f7fd f933 	bl	8002024 <assert_failed>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b06      	cmp	r3, #6
 8004dd6:	d007      	beq.n	8004de8 <HAL_TIM_Base_Start+0x64>
  {
    __HAL_TIM_ENABLE(htim);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0201 	orr.w	r2, r2, #1
 8004de6:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	40012c00 	.word	0x40012c00
 8004e00:	40000400 	.word	0x40000400
 8004e04:	40000800 	.word	0x40000800
 8004e08:	080063b8 	.word	0x080063b8

08004e0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d101      	bne.n	8004e24 <HAL_TIM_ConfigClockSource+0x18>
 8004e20:	2302      	movs	r3, #2
 8004e22:	e279      	b.n	8005318 <HAL_TIM_ConfigClockSource+0x50c>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3c:	d029      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e46:	d024      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d020      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b10      	cmp	r3, #16
 8004e56:	d01c      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2b20      	cmp	r3, #32
 8004e5e:	d018      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b30      	cmp	r3, #48	; 0x30
 8004e66:	d014      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b40      	cmp	r3, #64	; 0x40
 8004e6e:	d010      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2b50      	cmp	r3, #80	; 0x50
 8004e76:	d00c      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b60      	cmp	r3, #96	; 0x60
 8004e7e:	d008      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2b70      	cmp	r3, #112	; 0x70
 8004e86:	d004      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x86>
 8004e88:	f241 118a 	movw	r1, #4490	; 0x118a
 8004e8c:	4896      	ldr	r0, [pc, #600]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8004e8e:	f7fd f8c9 	bl	8002024 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ea0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ea8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2b40      	cmp	r3, #64	; 0x40
 8004eb8:	f000 81b6 	beq.w	8005228 <HAL_TIM_ConfigClockSource+0x41c>
 8004ebc:	2b40      	cmp	r3, #64	; 0x40
 8004ebe:	d80f      	bhi.n	8004ee0 <HAL_TIM_ConfigClockSource+0xd4>
 8004ec0:	2b10      	cmp	r3, #16
 8004ec2:	f000 81fd 	beq.w	80052c0 <HAL_TIM_ConfigClockSource+0x4b4>
 8004ec6:	2b10      	cmp	r3, #16
 8004ec8:	d803      	bhi.n	8004ed2 <HAL_TIM_ConfigClockSource+0xc6>
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f000 81f8 	beq.w	80052c0 <HAL_TIM_ConfigClockSource+0x4b4>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004ed0:	e219      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
  switch (sClockSourceConfig->ClockSource)
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	f000 81f4 	beq.w	80052c0 <HAL_TIM_ConfigClockSource+0x4b4>
 8004ed8:	2b30      	cmp	r3, #48	; 0x30
 8004eda:	f000 81f1 	beq.w	80052c0 <HAL_TIM_ConfigClockSource+0x4b4>
      break;
 8004ede:	e212      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
  switch (sClockSourceConfig->ClockSource)
 8004ee0:	2b70      	cmp	r3, #112	; 0x70
 8004ee2:	d02e      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x136>
 8004ee4:	2b70      	cmp	r3, #112	; 0x70
 8004ee6:	d806      	bhi.n	8004ef6 <HAL_TIM_ConfigClockSource+0xea>
 8004ee8:	2b50      	cmp	r3, #80	; 0x50
 8004eea:	f000 8105 	beq.w	80050f8 <HAL_TIM_ConfigClockSource+0x2ec>
 8004eee:	2b60      	cmp	r3, #96	; 0x60
 8004ef0:	f000 814e 	beq.w	8005190 <HAL_TIM_ConfigClockSource+0x384>
      break;
 8004ef4:	e207      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
  switch (sClockSourceConfig->ClockSource)
 8004ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004efa:	d004      	beq.n	8004f06 <HAL_TIM_ConfigClockSource+0xfa>
 8004efc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f00:	f000 808a 	beq.w	8005018 <HAL_TIM_ConfigClockSource+0x20c>
      break;
 8004f04:	e1ff      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a78      	ldr	r2, [pc, #480]	; (80050ec <HAL_TIM_ConfigClockSource+0x2e0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	f000 81f9 	beq.w	8005304 <HAL_TIM_ConfigClockSource+0x4f8>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f1a:	f000 81f3 	beq.w	8005304 <HAL_TIM_ConfigClockSource+0x4f8>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a73      	ldr	r2, [pc, #460]	; (80050f0 <HAL_TIM_ConfigClockSource+0x2e4>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	f000 81ed 	beq.w	8005304 <HAL_TIM_ConfigClockSource+0x4f8>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a71      	ldr	r2, [pc, #452]	; (80050f4 <HAL_TIM_ConfigClockSource+0x2e8>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	f000 81e7 	beq.w	8005304 <HAL_TIM_ConfigClockSource+0x4f8>
 8004f36:	f241 1196 	movw	r1, #4502	; 0x1196
 8004f3a:	486b      	ldr	r0, [pc, #428]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8004f3c:	f7fd f872 	bl	8002024 <assert_failed>
      break;
 8004f40:	e1e0      	b.n	8005304 <HAL_TIM_ConfigClockSource+0x4f8>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a69      	ldr	r2, [pc, #420]	; (80050ec <HAL_TIM_ConfigClockSource+0x2e0>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d013      	beq.n	8004f74 <HAL_TIM_ConfigClockSource+0x168>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f54:	d00e      	beq.n	8004f74 <HAL_TIM_ConfigClockSource+0x168>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a65      	ldr	r2, [pc, #404]	; (80050f0 <HAL_TIM_ConfigClockSource+0x2e4>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d009      	beq.n	8004f74 <HAL_TIM_ConfigClockSource+0x168>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a63      	ldr	r2, [pc, #396]	; (80050f4 <HAL_TIM_ConfigClockSource+0x2e8>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d004      	beq.n	8004f74 <HAL_TIM_ConfigClockSource+0x168>
 8004f6a:	f241 119d 	movw	r1, #4509	; 0x119d
 8004f6e:	485e      	ldr	r0, [pc, #376]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8004f70:	f7fd f858 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d013      	beq.n	8004fa4 <HAL_TIM_ConfigClockSource+0x198>
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f84:	d00e      	beq.n	8004fa4 <HAL_TIM_ConfigClockSource+0x198>
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f8e:	d009      	beq.n	8004fa4 <HAL_TIM_ConfigClockSource+0x198>
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004f98:	d004      	beq.n	8004fa4 <HAL_TIM_ConfigClockSource+0x198>
 8004f9a:	f44f 518d 	mov.w	r1, #4512	; 0x11a0
 8004f9e:	4852      	ldr	r0, [pc, #328]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8004fa0:	f7fd f840 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fac:	d014      	beq.n	8004fd8 <HAL_TIM_ConfigClockSource+0x1cc>
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d010      	beq.n	8004fd8 <HAL_TIM_ConfigClockSource+0x1cc>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00c      	beq.n	8004fd8 <HAL_TIM_ConfigClockSource+0x1cc>
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d008      	beq.n	8004fd8 <HAL_TIM_ConfigClockSource+0x1cc>
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2b0a      	cmp	r3, #10
 8004fcc:	d004      	beq.n	8004fd8 <HAL_TIM_ConfigClockSource+0x1cc>
 8004fce:	f241 11a1 	movw	r1, #4513	; 0x11a1
 8004fd2:	4845      	ldr	r0, [pc, #276]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8004fd4:	f7fd f826 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	2b0f      	cmp	r3, #15
 8004fde:	d904      	bls.n	8004fea <HAL_TIM_ConfigClockSource+0x1de>
 8004fe0:	f241 11a2 	movw	r1, #4514	; 0x11a2
 8004fe4:	4840      	ldr	r0, [pc, #256]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8004fe6:	f7fd f81d 	bl	8002024 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6818      	ldr	r0, [r3, #0]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	6899      	ldr	r1, [r3, #8]
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	f000 fa72 	bl	80054e2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800500c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	609a      	str	r2, [r3, #8]
      break;
 8005016:	e176      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a33      	ldr	r2, [pc, #204]	; (80050ec <HAL_TIM_ConfigClockSource+0x2e0>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d013      	beq.n	800504a <HAL_TIM_ConfigClockSource+0x23e>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800502a:	d00e      	beq.n	800504a <HAL_TIM_ConfigClockSource+0x23e>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a2f      	ldr	r2, [pc, #188]	; (80050f0 <HAL_TIM_ConfigClockSource+0x2e4>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d009      	beq.n	800504a <HAL_TIM_ConfigClockSource+0x23e>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a2e      	ldr	r2, [pc, #184]	; (80050f4 <HAL_TIM_ConfigClockSource+0x2e8>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d004      	beq.n	800504a <HAL_TIM_ConfigClockSource+0x23e>
 8005040:	f241 11b5 	movw	r1, #4533	; 0x11b5
 8005044:	4828      	ldr	r0, [pc, #160]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8005046:	f7fc ffed 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d013      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x26e>
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800505a:	d00e      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x26e>
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005064:	d009      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x26e>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800506e:	d004      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x26e>
 8005070:	f241 11b8 	movw	r1, #4536	; 0x11b8
 8005074:	481c      	ldr	r0, [pc, #112]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8005076:	f7fc ffd5 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005082:	d014      	beq.n	80050ae <HAL_TIM_ConfigClockSource+0x2a2>
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d010      	beq.n	80050ae <HAL_TIM_ConfigClockSource+0x2a2>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00c      	beq.n	80050ae <HAL_TIM_ConfigClockSource+0x2a2>
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	2b02      	cmp	r3, #2
 800509a:	d008      	beq.n	80050ae <HAL_TIM_ConfigClockSource+0x2a2>
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	2b0a      	cmp	r3, #10
 80050a2:	d004      	beq.n	80050ae <HAL_TIM_ConfigClockSource+0x2a2>
 80050a4:	f241 11b9 	movw	r1, #4537	; 0x11b9
 80050a8:	480f      	ldr	r0, [pc, #60]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 80050aa:	f7fc ffbb 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	2b0f      	cmp	r3, #15
 80050b4:	d904      	bls.n	80050c0 <HAL_TIM_ConfigClockSource+0x2b4>
 80050b6:	f241 11ba 	movw	r1, #4538	; 0x11ba
 80050ba:	480b      	ldr	r0, [pc, #44]	; (80050e8 <HAL_TIM_ConfigClockSource+0x2dc>)
 80050bc:	f7fc ffb2 	bl	8002024 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6818      	ldr	r0, [r3, #0]
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	6899      	ldr	r1, [r3, #8]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	f000 fa07 	bl	80054e2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050e2:	609a      	str	r2, [r3, #8]
      break;
 80050e4:	e10f      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
 80050e6:	bf00      	nop
 80050e8:	080063b8 	.word	0x080063b8
 80050ec:	40012c00 	.word	0x40012c00
 80050f0:	40000400 	.word	0x40000400
 80050f4:	40000800 	.word	0x40000800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a88      	ldr	r2, [pc, #544]	; (8005320 <HAL_TIM_ConfigClockSource+0x514>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d013      	beq.n	800512a <HAL_TIM_ConfigClockSource+0x31e>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800510a:	d00e      	beq.n	800512a <HAL_TIM_ConfigClockSource+0x31e>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a84      	ldr	r2, [pc, #528]	; (8005324 <HAL_TIM_ConfigClockSource+0x518>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d009      	beq.n	800512a <HAL_TIM_ConfigClockSource+0x31e>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a83      	ldr	r2, [pc, #524]	; (8005328 <HAL_TIM_ConfigClockSource+0x51c>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d004      	beq.n	800512a <HAL_TIM_ConfigClockSource+0x31e>
 8005120:	f241 11c9 	movw	r1, #4553	; 0x11c9
 8005124:	4881      	ldr	r0, [pc, #516]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 8005126:	f7fc ff7d 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005132:	d014      	beq.n	800515e <HAL_TIM_ConfigClockSource+0x352>
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d010      	beq.n	800515e <HAL_TIM_ConfigClockSource+0x352>
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00c      	beq.n	800515e <HAL_TIM_ConfigClockSource+0x352>
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	2b02      	cmp	r3, #2
 800514a:	d008      	beq.n	800515e <HAL_TIM_ConfigClockSource+0x352>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b0a      	cmp	r3, #10
 8005152:	d004      	beq.n	800515e <HAL_TIM_ConfigClockSource+0x352>
 8005154:	f241 11cc 	movw	r1, #4556	; 0x11cc
 8005158:	4874      	ldr	r0, [pc, #464]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 800515a:	f7fc ff63 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	2b0f      	cmp	r3, #15
 8005164:	d904      	bls.n	8005170 <HAL_TIM_ConfigClockSource+0x364>
 8005166:	f241 11cd 	movw	r1, #4557	; 0x11cd
 800516a:	4870      	ldr	r0, [pc, #448]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 800516c:	f7fc ff5a 	bl	8002024 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6818      	ldr	r0, [r3, #0]
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	6859      	ldr	r1, [r3, #4]
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	461a      	mov	r2, r3
 800517e:	f000 f939 	bl	80053f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2150      	movs	r1, #80	; 0x50
 8005188:	4618      	mov	r0, r3
 800518a:	f000 f990 	bl	80054ae <TIM_ITRx_SetConfig>
      break;
 800518e:	e0ba      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a62      	ldr	r2, [pc, #392]	; (8005320 <HAL_TIM_ConfigClockSource+0x514>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d013      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0x3b6>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051a2:	d00e      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0x3b6>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a5e      	ldr	r2, [pc, #376]	; (8005324 <HAL_TIM_ConfigClockSource+0x518>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d009      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0x3b6>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a5d      	ldr	r2, [pc, #372]	; (8005328 <HAL_TIM_ConfigClockSource+0x51c>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d004      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0x3b6>
 80051b8:	f241 11d9 	movw	r1, #4569	; 0x11d9
 80051bc:	485b      	ldr	r0, [pc, #364]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 80051be:	f7fc ff31 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051ca:	d014      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x3ea>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d010      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x3ea>
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00c      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x3ea>
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d008      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x3ea>
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	2b0a      	cmp	r3, #10
 80051ea:	d004      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x3ea>
 80051ec:	f241 11dc 	movw	r1, #4572	; 0x11dc
 80051f0:	484e      	ldr	r0, [pc, #312]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 80051f2:	f7fc ff17 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	2b0f      	cmp	r3, #15
 80051fc:	d904      	bls.n	8005208 <HAL_TIM_ConfigClockSource+0x3fc>
 80051fe:	f241 11dd 	movw	r1, #4573	; 0x11dd
 8005202:	484a      	ldr	r0, [pc, #296]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 8005204:	f7fc ff0e 	bl	8002024 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6818      	ldr	r0, [r3, #0]
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	6859      	ldr	r1, [r3, #4]
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	461a      	mov	r2, r3
 8005216:	f000 f91b 	bl	8005450 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2160      	movs	r1, #96	; 0x60
 8005220:	4618      	mov	r0, r3
 8005222:	f000 f944 	bl	80054ae <TIM_ITRx_SetConfig>
      break;
 8005226:	e06e      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a3c      	ldr	r2, [pc, #240]	; (8005320 <HAL_TIM_ConfigClockSource+0x514>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d013      	beq.n	800525a <HAL_TIM_ConfigClockSource+0x44e>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800523a:	d00e      	beq.n	800525a <HAL_TIM_ConfigClockSource+0x44e>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a38      	ldr	r2, [pc, #224]	; (8005324 <HAL_TIM_ConfigClockSource+0x518>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d009      	beq.n	800525a <HAL_TIM_ConfigClockSource+0x44e>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a37      	ldr	r2, [pc, #220]	; (8005328 <HAL_TIM_ConfigClockSource+0x51c>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d004      	beq.n	800525a <HAL_TIM_ConfigClockSource+0x44e>
 8005250:	f241 11e9 	movw	r1, #4585	; 0x11e9
 8005254:	4835      	ldr	r0, [pc, #212]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 8005256:	f7fc fee5 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005262:	d014      	beq.n	800528e <HAL_TIM_ConfigClockSource+0x482>
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d010      	beq.n	800528e <HAL_TIM_ConfigClockSource+0x482>
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00c      	beq.n	800528e <HAL_TIM_ConfigClockSource+0x482>
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	2b02      	cmp	r3, #2
 800527a:	d008      	beq.n	800528e <HAL_TIM_ConfigClockSource+0x482>
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2b0a      	cmp	r3, #10
 8005282:	d004      	beq.n	800528e <HAL_TIM_ConfigClockSource+0x482>
 8005284:	f241 11ec 	movw	r1, #4588	; 0x11ec
 8005288:	4828      	ldr	r0, [pc, #160]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 800528a:	f7fc fecb 	bl	8002024 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	2b0f      	cmp	r3, #15
 8005294:	d904      	bls.n	80052a0 <HAL_TIM_ConfigClockSource+0x494>
 8005296:	f241 11ed 	movw	r1, #4589	; 0x11ed
 800529a:	4824      	ldr	r0, [pc, #144]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 800529c:	f7fc fec2 	bl	8002024 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6818      	ldr	r0, [r3, #0]
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	6859      	ldr	r1, [r3, #4]
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	461a      	mov	r2, r3
 80052ae:	f000 f8a1 	bl	80053f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2140      	movs	r1, #64	; 0x40
 80052b8:	4618      	mov	r0, r3
 80052ba:	f000 f8f8 	bl	80054ae <TIM_ITRx_SetConfig>
      break;
 80052be:	e022      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a16      	ldr	r2, [pc, #88]	; (8005320 <HAL_TIM_ConfigClockSource+0x514>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d013      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0x4e6>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d2:	d00e      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0x4e6>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a12      	ldr	r2, [pc, #72]	; (8005324 <HAL_TIM_ConfigClockSource+0x518>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d009      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0x4e6>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a11      	ldr	r2, [pc, #68]	; (8005328 <HAL_TIM_ConfigClockSource+0x51c>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d004      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0x4e6>
 80052e8:	f241 11fc 	movw	r1, #4604	; 0x11fc
 80052ec:	480f      	ldr	r0, [pc, #60]	; (800532c <HAL_TIM_ConfigClockSource+0x520>)
 80052ee:	f7fc fe99 	bl	8002024 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4619      	mov	r1, r3
 80052fc:	4610      	mov	r0, r2
 80052fe:	f000 f8d6 	bl	80054ae <TIM_ITRx_SetConfig>
      break;
 8005302:	e000      	b.n	8005306 <HAL_TIM_ConfigClockSource+0x4fa>
      break;
 8005304:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2201      	movs	r2, #1
 800530a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}
 8005320:	40012c00 	.word	0x40012c00
 8005324:	40000400 	.word	0x40000400
 8005328:	40000800 	.word	0x40000800
 800532c:	080063b8 	.word	0x080063b8

08005330 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005330:	b480      	push	{r7}
 8005332:	b085      	sub	sp, #20
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a29      	ldr	r2, [pc, #164]	; (80053e8 <TIM_Base_SetConfig+0xb8>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d00b      	beq.n	8005360 <TIM_Base_SetConfig+0x30>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800534e:	d007      	beq.n	8005360 <TIM_Base_SetConfig+0x30>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a26      	ldr	r2, [pc, #152]	; (80053ec <TIM_Base_SetConfig+0xbc>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d003      	beq.n	8005360 <TIM_Base_SetConfig+0x30>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a25      	ldr	r2, [pc, #148]	; (80053f0 <TIM_Base_SetConfig+0xc0>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d108      	bne.n	8005372 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005366:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	4313      	orrs	r3, r2
 8005370:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a1c      	ldr	r2, [pc, #112]	; (80053e8 <TIM_Base_SetConfig+0xb8>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d00b      	beq.n	8005392 <TIM_Base_SetConfig+0x62>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005380:	d007      	beq.n	8005392 <TIM_Base_SetConfig+0x62>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a19      	ldr	r2, [pc, #100]	; (80053ec <TIM_Base_SetConfig+0xbc>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d003      	beq.n	8005392 <TIM_Base_SetConfig+0x62>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a18      	ldr	r2, [pc, #96]	; (80053f0 <TIM_Base_SetConfig+0xc0>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d108      	bne.n	80053a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005398:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	689a      	ldr	r2, [r3, #8]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a07      	ldr	r2, [pc, #28]	; (80053e8 <TIM_Base_SetConfig+0xb8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d103      	bne.n	80053d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	691a      	ldr	r2, [r3, #16]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	615a      	str	r2, [r3, #20]
}
 80053de:	bf00      	nop
 80053e0:	3714      	adds	r7, #20
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bc80      	pop	{r7}
 80053e6:	4770      	bx	lr
 80053e8:	40012c00 	.word	0x40012c00
 80053ec:	40000400 	.word	0x40000400
 80053f0:	40000800 	.word	0x40000800

080053f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b087      	sub	sp, #28
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6a1b      	ldr	r3, [r3, #32]
 8005404:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	f023 0201 	bic.w	r2, r3, #1
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	699b      	ldr	r3, [r3, #24]
 8005416:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800541e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	011b      	lsls	r3, r3, #4
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	4313      	orrs	r3, r2
 8005428:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f023 030a 	bic.w	r3, r3, #10
 8005430:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	4313      	orrs	r3, r2
 8005438:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	693a      	ldr	r2, [r7, #16]
 800543e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	697a      	ldr	r2, [r7, #20]
 8005444:	621a      	str	r2, [r3, #32]
}
 8005446:	bf00      	nop
 8005448:	371c      	adds	r7, #28
 800544a:	46bd      	mov	sp, r7
 800544c:	bc80      	pop	{r7}
 800544e:	4770      	bx	lr

08005450 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005450:	b480      	push	{r7}
 8005452:	b087      	sub	sp, #28
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6a1b      	ldr	r3, [r3, #32]
 8005460:	f023 0210 	bic.w	r2, r3, #16
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6a1b      	ldr	r3, [r3, #32]
 8005472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800547a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	031b      	lsls	r3, r3, #12
 8005480:	697a      	ldr	r2, [r7, #20]
 8005482:	4313      	orrs	r3, r2
 8005484:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800548c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	011b      	lsls	r3, r3, #4
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	697a      	ldr	r2, [r7, #20]
 800549c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	621a      	str	r2, [r3, #32]
}
 80054a4:	bf00      	nop
 80054a6:	371c      	adds	r7, #28
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bc80      	pop	{r7}
 80054ac:	4770      	bx	lr

080054ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054ae:	b480      	push	{r7}
 80054b0:	b085      	sub	sp, #20
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
 80054b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054c6:	683a      	ldr	r2, [r7, #0]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	f043 0307 	orr.w	r3, r3, #7
 80054d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	609a      	str	r2, [r3, #8]
}
 80054d8:	bf00      	nop
 80054da:	3714      	adds	r7, #20
 80054dc:	46bd      	mov	sp, r7
 80054de:	bc80      	pop	{r7}
 80054e0:	4770      	bx	lr

080054e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054e2:	b480      	push	{r7}
 80054e4:	b087      	sub	sp, #28
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	60f8      	str	r0, [r7, #12]
 80054ea:	60b9      	str	r1, [r7, #8]
 80054ec:	607a      	str	r2, [r7, #4]
 80054ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	021a      	lsls	r2, r3, #8
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	431a      	orrs	r2, r3
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	4313      	orrs	r3, r2
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	4313      	orrs	r3, r2
 800550e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	609a      	str	r2, [r3, #8]
}
 8005516:	bf00      	nop
 8005518:	371c      	adds	r7, #28
 800551a:	46bd      	mov	sp, r7
 800551c:	bc80      	pop	{r7}
 800551e:	4770      	bx	lr

08005520 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a43      	ldr	r2, [pc, #268]	; (800563c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d013      	beq.n	800555c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800553c:	d00e      	beq.n	800555c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a3f      	ldr	r2, [pc, #252]	; (8005640 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d009      	beq.n	800555c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a3d      	ldr	r2, [pc, #244]	; (8005644 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d004      	beq.n	800555c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8005552:	f240 6164 	movw	r1, #1636	; 0x664
 8005556:	483c      	ldr	r0, [pc, #240]	; (8005648 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005558:	f7fc fd64 	bl	8002024 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d020      	beq.n	80055a6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2b10      	cmp	r3, #16
 800556a:	d01c      	beq.n	80055a6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2b20      	cmp	r3, #32
 8005572:	d018      	beq.n	80055a6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2b30      	cmp	r3, #48	; 0x30
 800557a:	d014      	beq.n	80055a6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2b40      	cmp	r3, #64	; 0x40
 8005582:	d010      	beq.n	80055a6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2b50      	cmp	r3, #80	; 0x50
 800558a:	d00c      	beq.n	80055a6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b60      	cmp	r3, #96	; 0x60
 8005592:	d008      	beq.n	80055a6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2b70      	cmp	r3, #112	; 0x70
 800559a:	d004      	beq.n	80055a6 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800559c:	f240 6165 	movw	r1, #1637	; 0x665
 80055a0:	4829      	ldr	r0, [pc, #164]	; (8005648 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80055a2:	f7fc fd3f 	bl	8002024 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	2b80      	cmp	r3, #128	; 0x80
 80055ac:	d008      	beq.n	80055c0 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d004      	beq.n	80055c0 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 80055b6:	f240 6166 	movw	r1, #1638	; 0x666
 80055ba:	4823      	ldr	r0, [pc, #140]	; (8005648 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80055bc:	f7fc fd32 	bl	8002024 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d101      	bne.n	80055ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80055ca:	2302      	movs	r3, #2
 80055cc:	e032      	b.n	8005634 <HAL_TIMEx_MasterConfigSynchronization+0x114>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2202      	movs	r2, #2
 80055da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005606:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	4313      	orrs	r3, r2
 8005610:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3710      	adds	r7, #16
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}
 800563c:	40012c00 	.word	0x40012c00
 8005640:	40000400 	.word	0x40000400
 8005644:	40000800 	.word	0x40000800
 8005648:	080063f0 	.word	0x080063f0

0800564c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e092      	b.n	8005784 <HAL_UART_Init+0x138>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d02c      	beq.n	80056c0 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a48      	ldr	r2, [pc, #288]	; (800578c <HAL_UART_Init+0x140>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d00e      	beq.n	800568e <HAL_UART_Init+0x42>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a46      	ldr	r2, [pc, #280]	; (8005790 <HAL_UART_Init+0x144>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d009      	beq.n	800568e <HAL_UART_Init+0x42>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a45      	ldr	r2, [pc, #276]	; (8005794 <HAL_UART_Init+0x148>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d004      	beq.n	800568e <HAL_UART_Init+0x42>
 8005684:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8005688:	4843      	ldr	r0, [pc, #268]	; (8005798 <HAL_UART_Init+0x14c>)
 800568a:	f7fc fccb 	bl	8002024 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d028      	beq.n	80056e8 <HAL_UART_Init+0x9c>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800569e:	d023      	beq.n	80056e8 <HAL_UART_Init+0x9c>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	699b      	ldr	r3, [r3, #24]
 80056a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056a8:	d01e      	beq.n	80056e8 <HAL_UART_Init+0x9c>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80056b2:	d019      	beq.n	80056e8 <HAL_UART_Init+0x9c>
 80056b4:	f240 1147 	movw	r1, #327	; 0x147
 80056b8:	4837      	ldr	r0, [pc, #220]	; (8005798 <HAL_UART_Init+0x14c>)
 80056ba:	f7fc fcb3 	bl	8002024 <assert_failed>
 80056be:	e013      	b.n	80056e8 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a31      	ldr	r2, [pc, #196]	; (800578c <HAL_UART_Init+0x140>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d00e      	beq.n	80056e8 <HAL_UART_Init+0x9c>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a30      	ldr	r2, [pc, #192]	; (8005790 <HAL_UART_Init+0x144>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d009      	beq.n	80056e8 <HAL_UART_Init+0x9c>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a2e      	ldr	r2, [pc, #184]	; (8005794 <HAL_UART_Init+0x148>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d004      	beq.n	80056e8 <HAL_UART_Init+0x9c>
 80056de:	f240 114b 	movw	r1, #331	; 0x14b
 80056e2:	482d      	ldr	r0, [pc, #180]	; (8005798 <HAL_UART_Init+0x14c>)
 80056e4:	f7fc fc9e 	bl	8002024 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d009      	beq.n	8005704 <HAL_UART_Init+0xb8>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056f8:	d004      	beq.n	8005704 <HAL_UART_Init+0xb8>
 80056fa:	f240 114d 	movw	r1, #333	; 0x14d
 80056fe:	4826      	ldr	r0, [pc, #152]	; (8005798 <HAL_UART_Init+0x14c>)
 8005700:	f7fc fc90 	bl	8002024 <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b00      	cmp	r3, #0
 800570e:	d106      	bne.n	800571e <HAL_UART_Init+0xd2>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f7fc fe89 	bl	8002430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2224      	movs	r2, #36	; 0x24
 8005722:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68da      	ldr	r2, [r3, #12]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005734:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 fa66 	bl	8005c08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	691a      	ldr	r2, [r3, #16]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800574a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	695a      	ldr	r2, [r3, #20]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800575a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68da      	ldr	r2, [r3, #12]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800576a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2220      	movs	r2, #32
 8005776:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2220      	movs	r2, #32
 800577e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3708      	adds	r7, #8
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}
 800578c:	40013800 	.word	0x40013800
 8005790:	40004400 	.word	0x40004400
 8005794:	40004800 	.word	0x40004800
 8005798:	0800642c 	.word	0x0800642c

0800579c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b088      	sub	sp, #32
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80057bc:	2300      	movs	r3, #0
 80057be:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	f003 030f 	and.w	r3, r3, #15
 80057ca:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10d      	bne.n	80057ee <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	f003 0320 	and.w	r3, r3, #32
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d008      	beq.n	80057ee <HAL_UART_IRQHandler+0x52>
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	f003 0320 	and.w	r3, r3, #32
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f98d 	bl	8005b06 <UART_Receive_IT>
      return;
 80057ec:	e0cc      	b.n	8005988 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f000 80ab 	beq.w	800594c <HAL_UART_IRQHandler+0x1b0>
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	f003 0301 	and.w	r3, r3, #1
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d105      	bne.n	800580c <HAL_UART_IRQHandler+0x70>
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 80a0 	beq.w	800594c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00a      	beq.n	800582c <HAL_UART_IRQHandler+0x90>
 8005816:	69bb      	ldr	r3, [r7, #24]
 8005818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800581c:	2b00      	cmp	r3, #0
 800581e:	d005      	beq.n	800582c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005824:	f043 0201 	orr.w	r2, r3, #1
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	f003 0304 	and.w	r3, r3, #4
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00a      	beq.n	800584c <HAL_UART_IRQHandler+0xb0>
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	2b00      	cmp	r3, #0
 800583e:	d005      	beq.n	800584c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005844:	f043 0202 	orr.w	r2, r3, #2
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <HAL_UART_IRQHandler+0xd0>
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f003 0301 	and.w	r3, r3, #1
 800585c:	2b00      	cmp	r3, #0
 800585e:	d005      	beq.n	800586c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005864:	f043 0204 	orr.w	r2, r3, #4
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	f003 0308 	and.w	r3, r3, #8
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00a      	beq.n	800588c <HAL_UART_IRQHandler+0xf0>
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b00      	cmp	r3, #0
 800587e:	d005      	beq.n	800588c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005884:	f043 0208 	orr.w	r2, r3, #8
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005890:	2b00      	cmp	r3, #0
 8005892:	d078      	beq.n	8005986 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005894:	69fb      	ldr	r3, [r7, #28]
 8005896:	f003 0320 	and.w	r3, r3, #32
 800589a:	2b00      	cmp	r3, #0
 800589c:	d007      	beq.n	80058ae <HAL_UART_IRQHandler+0x112>
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	f003 0320 	and.w	r3, r3, #32
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d002      	beq.n	80058ae <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f92c 	bl	8005b06 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	bf14      	ite	ne
 80058bc:	2301      	movne	r3, #1
 80058be:	2300      	moveq	r3, #0
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c8:	f003 0308 	and.w	r3, r3, #8
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d102      	bne.n	80058d6 <HAL_UART_IRQHandler+0x13a>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d031      	beq.n	800593a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 f877 	bl	80059ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	695b      	ldr	r3, [r3, #20]
 80058e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d023      	beq.n	8005932 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	695a      	ldr	r2, [r3, #20]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058f8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d013      	beq.n	800592a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005906:	4a22      	ldr	r2, [pc, #136]	; (8005990 <HAL_UART_IRQHandler+0x1f4>)
 8005908:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800590e:	4618      	mov	r0, r3
 8005910:	f7fd fb56 	bl	8002fc0 <HAL_DMA_Abort_IT>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d016      	beq.n	8005948 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800591e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005924:	4610      	mov	r0, r2
 8005926:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005928:	e00e      	b.n	8005948 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f844 	bl	80059b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005930:	e00a      	b.n	8005948 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f840 	bl	80059b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005938:	e006      	b.n	8005948 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f83c 	bl	80059b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005946:	e01e      	b.n	8005986 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005948:	bf00      	nop
    return;
 800594a:	e01c      	b.n	8005986 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005952:	2b00      	cmp	r3, #0
 8005954:	d008      	beq.n	8005968 <HAL_UART_IRQHandler+0x1cc>
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800595c:	2b00      	cmp	r3, #0
 800595e:	d003      	beq.n	8005968 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 f863 	bl	8005a2c <UART_Transmit_IT>
    return;
 8005966:	e00f      	b.n	8005988 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00a      	beq.n	8005988 <HAL_UART_IRQHandler+0x1ec>
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005978:	2b00      	cmp	r3, #0
 800597a:	d005      	beq.n	8005988 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f8aa 	bl	8005ad6 <UART_EndTransmit_IT>
    return;
 8005982:	bf00      	nop
 8005984:	e000      	b.n	8005988 <HAL_UART_IRQHandler+0x1ec>
    return;
 8005986:	bf00      	nop
  }
}
 8005988:	3720      	adds	r7, #32
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	08005a05 	.word	0x08005a05

08005994 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bc80      	pop	{r7}
 80059a4:	4770      	bx	lr

080059a6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80059a6:	b480      	push	{r7}
 80059a8:	b083      	sub	sp, #12
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bc80      	pop	{r7}
 80059b6:	4770      	bx	lr

080059b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bc80      	pop	{r7}
 80059c8:	4770      	bx	lr

080059ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059ca:	b480      	push	{r7}
 80059cc:	b083      	sub	sp, #12
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80059e0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	695a      	ldr	r2, [r3, #20]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 0201 	bic.w	r2, r2, #1
 80059f0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2220      	movs	r2, #32
 80059f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80059fa:	bf00      	nop
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bc80      	pop	{r7}
 8005a02:	4770      	bx	lr

08005a04 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f7ff ffca 	bl	80059b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a24:	bf00      	nop
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b21      	cmp	r3, #33	; 0x21
 8005a3e:	d144      	bne.n	8005aca <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a48:	d11a      	bne.n	8005a80 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
 8005a4e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	881b      	ldrh	r3, [r3, #0]
 8005a54:	461a      	mov	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a5e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d105      	bne.n	8005a74 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	1c9a      	adds	r2, r3, #2
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	621a      	str	r2, [r3, #32]
 8005a72:	e00e      	b.n	8005a92 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	1c5a      	adds	r2, r3, #1
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	621a      	str	r2, [r3, #32]
 8005a7e:	e008      	b.n	8005a92 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a1b      	ldr	r3, [r3, #32]
 8005a84:	1c59      	adds	r1, r3, #1
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	6211      	str	r1, [r2, #32]
 8005a8a:	781a      	ldrb	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10f      	bne.n	8005ac6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	68da      	ldr	r2, [r3, #12]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ab4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	68da      	ldr	r2, [r3, #12]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ac4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	e000      	b.n	8005acc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005aca:	2302      	movs	r3, #2
  }
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3714      	adds	r7, #20
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bc80      	pop	{r7}
 8005ad4:	4770      	bx	lr

08005ad6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b082      	sub	sp, #8
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68da      	ldr	r2, [r3, #12]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005aec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7ff ff4c 	bl	8005994 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b084      	sub	sp, #16
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b22      	cmp	r3, #34	; 0x22
 8005b18:	d171      	bne.n	8005bfe <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b22:	d123      	bne.n	8005b6c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b28:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10e      	bne.n	8005b50 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b3e:	b29a      	uxth	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b48:	1c9a      	adds	r2, r3, #2
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	629a      	str	r2, [r3, #40]	; 0x28
 8005b4e:	e029      	b.n	8005ba4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	b29a      	uxth	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	629a      	str	r2, [r3, #40]	; 0x28
 8005b6a:	e01b      	b.n	8005ba4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10a      	bne.n	8005b8a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6858      	ldr	r0, [r3, #4]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b7e:	1c59      	adds	r1, r3, #1
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	6291      	str	r1, [r2, #40]	; 0x28
 8005b84:	b2c2      	uxtb	r2, r0
 8005b86:	701a      	strb	r2, [r3, #0]
 8005b88:	e00c      	b.n	8005ba4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	b2da      	uxtb	r2, r3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b96:	1c58      	adds	r0, r3, #1
 8005b98:	6879      	ldr	r1, [r7, #4]
 8005b9a:	6288      	str	r0, [r1, #40]	; 0x28
 8005b9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ba0:	b2d2      	uxtb	r2, r2
 8005ba2:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	3b01      	subs	r3, #1
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d120      	bne.n	8005bfa <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68da      	ldr	r2, [r3, #12]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f022 0220 	bic.w	r2, r2, #32
 8005bc6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68da      	ldr	r2, [r3, #12]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	695a      	ldr	r2, [r3, #20]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f022 0201 	bic.w	r2, r2, #1
 8005be6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2220      	movs	r2, #32
 8005bec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f7ff fed8 	bl	80059a6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	e002      	b.n	8005c00 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	e000      	b.n	8005c00 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005bfe:	2302      	movs	r3, #2
  }
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	4a84      	ldr	r2, [pc, #528]	; (8005e28 <UART_SetConfig+0x220>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d904      	bls.n	8005c24 <UART_SetConfig+0x1c>
 8005c1a:	f640 31fd 	movw	r1, #3069	; 0xbfd
 8005c1e:	4883      	ldr	r0, [pc, #524]	; (8005e2c <UART_SetConfig+0x224>)
 8005c20:	f7fc fa00 	bl	8002024 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d009      	beq.n	8005c40 <UART_SetConfig+0x38>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c34:	d004      	beq.n	8005c40 <UART_SetConfig+0x38>
 8005c36:	f640 31fe 	movw	r1, #3070	; 0xbfe
 8005c3a:	487c      	ldr	r0, [pc, #496]	; (8005e2c <UART_SetConfig+0x224>)
 8005c3c:	f7fc f9f2 	bl	8002024 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00e      	beq.n	8005c66 <UART_SetConfig+0x5e>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c50:	d009      	beq.n	8005c66 <UART_SetConfig+0x5e>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	691b      	ldr	r3, [r3, #16]
 8005c56:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005c5a:	d004      	beq.n	8005c66 <UART_SetConfig+0x5e>
 8005c5c:	f640 31ff 	movw	r1, #3071	; 0xbff
 8005c60:	4872      	ldr	r0, [pc, #456]	; (8005e2c <UART_SetConfig+0x224>)
 8005c62:	f7fc f9df 	bl	8002024 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	695a      	ldr	r2, [r3, #20]
 8005c6a:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8005c6e:	4013      	ands	r3, r2
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d103      	bne.n	8005c7c <UART_SetConfig+0x74>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d104      	bne.n	8005c86 <UART_SetConfig+0x7e>
 8005c7c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005c80:	486a      	ldr	r0, [pc, #424]	; (8005e2c <UART_SetConfig+0x224>)
 8005c82:	f7fc f9cf 	bl	8002024 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	68da      	ldr	r2, [r3, #12]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	689a      	ldr	r2, [r3, #8]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	431a      	orrs	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005cb8:	f023 030c 	bic.w	r3, r3, #12
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	6812      	ldr	r2, [r2, #0]
 8005cc0:	68f9      	ldr	r1, [r7, #12]
 8005cc2:	430b      	orrs	r3, r1
 8005cc4:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	695b      	ldr	r3, [r3, #20]
 8005ccc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	699a      	ldr	r2, [r3, #24]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a53      	ldr	r2, [pc, #332]	; (8005e30 <UART_SetConfig+0x228>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d14e      	bne.n	8005d84 <UART_SetConfig+0x17c>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005ce6:	f7fe fbad 	bl	8004444 <HAL_RCC_GetPCLK2Freq>
 8005cea:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	4613      	mov	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	4413      	add	r3, r2
 8005cf4:	009a      	lsls	r2, r3, #2
 8005cf6:	441a      	add	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d02:	4a4c      	ldr	r2, [pc, #304]	; (8005e34 <UART_SetConfig+0x22c>)
 8005d04:	fba2 2303 	umull	r2, r3, r2, r3
 8005d08:	095b      	lsrs	r3, r3, #5
 8005d0a:	0119      	lsls	r1, r3, #4
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	4413      	add	r3, r2
 8005d14:	009a      	lsls	r2, r3, #2
 8005d16:	441a      	add	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d22:	4b44      	ldr	r3, [pc, #272]	; (8005e34 <UART_SetConfig+0x22c>)
 8005d24:	fba3 0302 	umull	r0, r3, r3, r2
 8005d28:	095b      	lsrs	r3, r3, #5
 8005d2a:	2064      	movs	r0, #100	; 0x64
 8005d2c:	fb00 f303 	mul.w	r3, r0, r3
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	011b      	lsls	r3, r3, #4
 8005d34:	3332      	adds	r3, #50	; 0x32
 8005d36:	4a3f      	ldr	r2, [pc, #252]	; (8005e34 <UART_SetConfig+0x22c>)
 8005d38:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3c:	095b      	lsrs	r3, r3, #5
 8005d3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d42:	4419      	add	r1, r3
 8005d44:	68ba      	ldr	r2, [r7, #8]
 8005d46:	4613      	mov	r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	4413      	add	r3, r2
 8005d4c:	009a      	lsls	r2, r3, #2
 8005d4e:	441a      	add	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d5a:	4b36      	ldr	r3, [pc, #216]	; (8005e34 <UART_SetConfig+0x22c>)
 8005d5c:	fba3 0302 	umull	r0, r3, r3, r2
 8005d60:	095b      	lsrs	r3, r3, #5
 8005d62:	2064      	movs	r0, #100	; 0x64
 8005d64:	fb00 f303 	mul.w	r3, r0, r3
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	011b      	lsls	r3, r3, #4
 8005d6c:	3332      	adds	r3, #50	; 0x32
 8005d6e:	4a31      	ldr	r2, [pc, #196]	; (8005e34 <UART_SetConfig+0x22c>)
 8005d70:	fba2 2303 	umull	r2, r3, r2, r3
 8005d74:	095b      	lsrs	r3, r3, #5
 8005d76:	f003 020f 	and.w	r2, r3, #15
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	440a      	add	r2, r1
 8005d80:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005d82:	e04d      	b.n	8005e20 <UART_SetConfig+0x218>
    pclk = HAL_RCC_GetPCLK1Freq();
 8005d84:	f7fe fb4a 	bl	800441c <HAL_RCC_GetPCLK1Freq>
 8005d88:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d8a:	68ba      	ldr	r2, [r7, #8]
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	4413      	add	r3, r2
 8005d92:	009a      	lsls	r2, r3, #2
 8005d94:	441a      	add	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da0:	4a24      	ldr	r2, [pc, #144]	; (8005e34 <UART_SetConfig+0x22c>)
 8005da2:	fba2 2303 	umull	r2, r3, r2, r3
 8005da6:	095b      	lsrs	r3, r3, #5
 8005da8:	0119      	lsls	r1, r3, #4
 8005daa:	68ba      	ldr	r2, [r7, #8]
 8005dac:	4613      	mov	r3, r2
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	4413      	add	r3, r2
 8005db2:	009a      	lsls	r2, r3, #2
 8005db4:	441a      	add	r2, r3
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005dc0:	4b1c      	ldr	r3, [pc, #112]	; (8005e34 <UART_SetConfig+0x22c>)
 8005dc2:	fba3 0302 	umull	r0, r3, r3, r2
 8005dc6:	095b      	lsrs	r3, r3, #5
 8005dc8:	2064      	movs	r0, #100	; 0x64
 8005dca:	fb00 f303 	mul.w	r3, r0, r3
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	011b      	lsls	r3, r3, #4
 8005dd2:	3332      	adds	r3, #50	; 0x32
 8005dd4:	4a17      	ldr	r2, [pc, #92]	; (8005e34 <UART_SetConfig+0x22c>)
 8005dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dda:	095b      	lsrs	r3, r3, #5
 8005ddc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005de0:	4419      	add	r1, r3
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	4613      	mov	r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	4413      	add	r3, r2
 8005dea:	009a      	lsls	r2, r3, #2
 8005dec:	441a      	add	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005df8:	4b0e      	ldr	r3, [pc, #56]	; (8005e34 <UART_SetConfig+0x22c>)
 8005dfa:	fba3 0302 	umull	r0, r3, r3, r2
 8005dfe:	095b      	lsrs	r3, r3, #5
 8005e00:	2064      	movs	r0, #100	; 0x64
 8005e02:	fb00 f303 	mul.w	r3, r0, r3
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	011b      	lsls	r3, r3, #4
 8005e0a:	3332      	adds	r3, #50	; 0x32
 8005e0c:	4a09      	ldr	r2, [pc, #36]	; (8005e34 <UART_SetConfig+0x22c>)
 8005e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e12:	095b      	lsrs	r3, r3, #5
 8005e14:	f003 020f 	and.w	r2, r3, #15
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	440a      	add	r2, r1
 8005e1e:	609a      	str	r2, [r3, #8]
}
 8005e20:	bf00      	nop
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	0044aa20 	.word	0x0044aa20
 8005e2c:	0800642c 	.word	0x0800642c
 8005e30:	40013800 	.word	0x40013800
 8005e34:	51eb851f 	.word	0x51eb851f

08005e38 <_Znaj>:
 8005e38:	f000 b800 	b.w	8005e3c <_Znwj>

08005e3c <_Znwj>:
 8005e3c:	b510      	push	{r4, lr}
 8005e3e:	2800      	cmp	r0, #0
 8005e40:	bf14      	ite	ne
 8005e42:	4604      	movne	r4, r0
 8005e44:	2401      	moveq	r4, #1
 8005e46:	4620      	mov	r0, r4
 8005e48:	f000 f8ba 	bl	8005fc0 <malloc>
 8005e4c:	b930      	cbnz	r0, 8005e5c <_Znwj+0x20>
 8005e4e:	f000 f807 	bl	8005e60 <_ZSt15get_new_handlerv>
 8005e52:	b908      	cbnz	r0, 8005e58 <_Znwj+0x1c>
 8005e54:	f000 f882 	bl	8005f5c <abort>
 8005e58:	4780      	blx	r0
 8005e5a:	e7f4      	b.n	8005e46 <_Znwj+0xa>
 8005e5c:	bd10      	pop	{r4, pc}
	...

08005e60 <_ZSt15get_new_handlerv>:
 8005e60:	4b02      	ldr	r3, [pc, #8]	; (8005e6c <_ZSt15get_new_handlerv+0xc>)
 8005e62:	6818      	ldr	r0, [r3, #0]
 8005e64:	f3bf 8f5b 	dmb	ish
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop
 8005e6c:	20000494 	.word	0x20000494

08005e70 <_ZNSaIcEC1Ev>:
 8005e70:	4770      	bx	lr

08005e72 <_ZNSaIcED1Ev>:
 8005e72:	4770      	bx	lr

08005e74 <_ZSt19__throw_logic_errorPKc>:
 8005e74:	b508      	push	{r3, lr}
 8005e76:	f000 f871 	bl	8005f5c <abort>

08005e7a <_ZSt20__throw_length_errorPKc>:
 8005e7a:	b508      	push	{r3, lr}
 8005e7c:	f000 f86e 	bl	8005f5c <abort>

08005e80 <_ZNSt11char_traitsIcE4copyEPcPKcj>:
 8005e80:	b10a      	cbz	r2, 8005e86 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x6>
 8005e82:	f000 b8a5 	b.w	8005fd0 <memcpy>
 8005e86:	4770      	bx	lr

08005e88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8005e88:	b508      	push	{r3, lr}
 8005e8a:	680b      	ldr	r3, [r1, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	da02      	bge.n	8005e96 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0xe>
 8005e90:	4809      	ldr	r0, [pc, #36]	; (8005eb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x30>)
 8005e92:	f7ff fff2 	bl	8005e7a <_ZSt20__throw_length_errorPKc>
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d908      	bls.n	8005eac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 8005e9a:	0052      	lsls	r2, r2, #1
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d205      	bcs.n	8005eac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 8005ea0:	2a00      	cmp	r2, #0
 8005ea2:	bfb6      	itet	lt
 8005ea4:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8005ea8:	600a      	strge	r2, [r1, #0]
 8005eaa:	600b      	strlt	r3, [r1, #0]
 8005eac:	6808      	ldr	r0, [r1, #0]
 8005eae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005eb2:	3001      	adds	r0, #1
 8005eb4:	f7ff bfc2 	b.w	8005e3c <_Znwj>
 8005eb8:	08008f62 	.word	0x08008f62

08005ebc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8005ebc:	2a01      	cmp	r2, #1
 8005ebe:	b510      	push	{r4, lr}
 8005ec0:	d102      	bne.n	8005ec8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 8005ec2:	780a      	ldrb	r2, [r1, #0]
 8005ec4:	7002      	strb	r2, [r0, #0]
 8005ec6:	bd10      	pop	{r4, pc}
 8005ec8:	f7ff ffda 	bl	8005e80 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 8005ecc:	e7fb      	b.n	8005ec6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

08005ece <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 8005ece:	b508      	push	{r3, lr}
 8005ed0:	1a52      	subs	r2, r2, r1
 8005ed2:	f7ff fff3 	bl	8005ebc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8005ed6:	bd08      	pop	{r3, pc}

08005ed8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 8005ed8:	f100 0208 	add.w	r2, r0, #8
 8005edc:	6002      	str	r2, [r0, #0]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	6042      	str	r2, [r0, #4]
 8005ee2:	7202      	strb	r2, [r0, #8]
 8005ee4:	4770      	bx	lr
	...

08005ee8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8005ee8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005eea:	4604      	mov	r4, r0
 8005eec:	4616      	mov	r6, r2
 8005eee:	460d      	mov	r5, r1
 8005ef0:	b919      	cbnz	r1, 8005efa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 8005ef2:	b112      	cbz	r2, 8005efa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 8005ef4:	480d      	ldr	r0, [pc, #52]	; (8005f2c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 8005ef6:	f7ff ffbd 	bl	8005e74 <_ZSt19__throw_logic_errorPKc>
 8005efa:	1b73      	subs	r3, r6, r5
 8005efc:	2b0f      	cmp	r3, #15
 8005efe:	9301      	str	r3, [sp, #4]
 8005f00:	d907      	bls.n	8005f12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 8005f02:	2200      	movs	r2, #0
 8005f04:	a901      	add	r1, sp, #4
 8005f06:	4620      	mov	r0, r4
 8005f08:	f7ff ffbe 	bl	8005e88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8005f0c:	9b01      	ldr	r3, [sp, #4]
 8005f0e:	6020      	str	r0, [r4, #0]
 8005f10:	60a3      	str	r3, [r4, #8]
 8005f12:	4632      	mov	r2, r6
 8005f14:	4629      	mov	r1, r5
 8005f16:	6820      	ldr	r0, [r4, #0]
 8005f18:	f7ff ffd9 	bl	8005ece <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	9b01      	ldr	r3, [sp, #4]
 8005f20:	6822      	ldr	r2, [r4, #0]
 8005f22:	6063      	str	r3, [r4, #4]
 8005f24:	54d1      	strb	r1, [r2, r3]
 8005f26:	b002      	add	sp, #8
 8005f28:	bd70      	pop	{r4, r5, r6, pc}
 8005f2a:	bf00      	nop
 8005f2c:	08008f38 	.word	0x08008f38

08005f30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 8005f30:	b538      	push	{r3, r4, r5, lr}
 8005f32:	f100 0308 	add.w	r3, r0, #8
 8005f36:	4604      	mov	r4, r0
 8005f38:	6003      	str	r3, [r0, #0]
 8005f3a:	460d      	mov	r5, r1
 8005f3c:	b159      	cbz	r1, 8005f56 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 8005f3e:	4608      	mov	r0, r1
 8005f40:	f7fa f904 	bl	800014c <strlen>
 8005f44:	182a      	adds	r2, r5, r0
 8005f46:	4620      	mov	r0, r4
 8005f48:	f04f 0300 	mov.w	r3, #0
 8005f4c:	4629      	mov	r1, r5
 8005f4e:	f7ff ffcb 	bl	8005ee8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 8005f52:	4620      	mov	r0, r4
 8005f54:	bd38      	pop	{r3, r4, r5, pc}
 8005f56:	f04f 32ff 	mov.w	r2, #4294967295
 8005f5a:	e7f4      	b.n	8005f46 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

08005f5c <abort>:
 8005f5c:	b508      	push	{r3, lr}
 8005f5e:	2006      	movs	r0, #6
 8005f60:	f000 f8dc 	bl	800611c <raise>
 8005f64:	2001      	movs	r0, #1
 8005f66:	f7fc f95c 	bl	8002222 <_exit>
	...

08005f6c <__errno>:
 8005f6c:	4b01      	ldr	r3, [pc, #4]	; (8005f74 <__errno+0x8>)
 8005f6e:	6818      	ldr	r0, [r3, #0]
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	2000000c 	.word	0x2000000c

08005f78 <__libc_init_array>:
 8005f78:	b570      	push	{r4, r5, r6, lr}
 8005f7a:	2500      	movs	r5, #0
 8005f7c:	4e0c      	ldr	r6, [pc, #48]	; (8005fb0 <__libc_init_array+0x38>)
 8005f7e:	4c0d      	ldr	r4, [pc, #52]	; (8005fb4 <__libc_init_array+0x3c>)
 8005f80:	1ba4      	subs	r4, r4, r6
 8005f82:	10a4      	asrs	r4, r4, #2
 8005f84:	42a5      	cmp	r5, r4
 8005f86:	d109      	bne.n	8005f9c <__libc_init_array+0x24>
 8005f88:	f000 f8e6 	bl	8006158 <_init>
 8005f8c:	2500      	movs	r5, #0
 8005f8e:	4e0a      	ldr	r6, [pc, #40]	; (8005fb8 <__libc_init_array+0x40>)
 8005f90:	4c0a      	ldr	r4, [pc, #40]	; (8005fbc <__libc_init_array+0x44>)
 8005f92:	1ba4      	subs	r4, r4, r6
 8005f94:	10a4      	asrs	r4, r4, #2
 8005f96:	42a5      	cmp	r5, r4
 8005f98:	d105      	bne.n	8005fa6 <__libc_init_array+0x2e>
 8005f9a:	bd70      	pop	{r4, r5, r6, pc}
 8005f9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fa0:	4798      	blx	r3
 8005fa2:	3501      	adds	r5, #1
 8005fa4:	e7ee      	b.n	8005f84 <__libc_init_array+0xc>
 8005fa6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005faa:	4798      	blx	r3
 8005fac:	3501      	adds	r5, #1
 8005fae:	e7f2      	b.n	8005f96 <__libc_init_array+0x1e>
 8005fb0:	08008fdc 	.word	0x08008fdc
 8005fb4:	08008fdc 	.word	0x08008fdc
 8005fb8:	08008fdc 	.word	0x08008fdc
 8005fbc:	08008fe0 	.word	0x08008fe0

08005fc0 <malloc>:
 8005fc0:	4b02      	ldr	r3, [pc, #8]	; (8005fcc <malloc+0xc>)
 8005fc2:	4601      	mov	r1, r0
 8005fc4:	6818      	ldr	r0, [r3, #0]
 8005fc6:	f000 b817 	b.w	8005ff8 <_malloc_r>
 8005fca:	bf00      	nop
 8005fcc:	2000000c 	.word	0x2000000c

08005fd0 <memcpy>:
 8005fd0:	b510      	push	{r4, lr}
 8005fd2:	1e43      	subs	r3, r0, #1
 8005fd4:	440a      	add	r2, r1
 8005fd6:	4291      	cmp	r1, r2
 8005fd8:	d100      	bne.n	8005fdc <memcpy+0xc>
 8005fda:	bd10      	pop	{r4, pc}
 8005fdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fe4:	e7f7      	b.n	8005fd6 <memcpy+0x6>

08005fe6 <memset>:
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	4402      	add	r2, r0
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d100      	bne.n	8005ff0 <memset+0xa>
 8005fee:	4770      	bx	lr
 8005ff0:	f803 1b01 	strb.w	r1, [r3], #1
 8005ff4:	e7f9      	b.n	8005fea <memset+0x4>
	...

08005ff8 <_malloc_r>:
 8005ff8:	b570      	push	{r4, r5, r6, lr}
 8005ffa:	1ccd      	adds	r5, r1, #3
 8005ffc:	f025 0503 	bic.w	r5, r5, #3
 8006000:	3508      	adds	r5, #8
 8006002:	2d0c      	cmp	r5, #12
 8006004:	bf38      	it	cc
 8006006:	250c      	movcc	r5, #12
 8006008:	2d00      	cmp	r5, #0
 800600a:	4606      	mov	r6, r0
 800600c:	db01      	blt.n	8006012 <_malloc_r+0x1a>
 800600e:	42a9      	cmp	r1, r5
 8006010:	d903      	bls.n	800601a <_malloc_r+0x22>
 8006012:	230c      	movs	r3, #12
 8006014:	6033      	str	r3, [r6, #0]
 8006016:	2000      	movs	r0, #0
 8006018:	bd70      	pop	{r4, r5, r6, pc}
 800601a:	f000 f89b 	bl	8006154 <__malloc_lock>
 800601e:	4a21      	ldr	r2, [pc, #132]	; (80060a4 <_malloc_r+0xac>)
 8006020:	6814      	ldr	r4, [r2, #0]
 8006022:	4621      	mov	r1, r4
 8006024:	b991      	cbnz	r1, 800604c <_malloc_r+0x54>
 8006026:	4c20      	ldr	r4, [pc, #128]	; (80060a8 <_malloc_r+0xb0>)
 8006028:	6823      	ldr	r3, [r4, #0]
 800602a:	b91b      	cbnz	r3, 8006034 <_malloc_r+0x3c>
 800602c:	4630      	mov	r0, r6
 800602e:	f000 f83d 	bl	80060ac <_sbrk_r>
 8006032:	6020      	str	r0, [r4, #0]
 8006034:	4629      	mov	r1, r5
 8006036:	4630      	mov	r0, r6
 8006038:	f000 f838 	bl	80060ac <_sbrk_r>
 800603c:	1c43      	adds	r3, r0, #1
 800603e:	d124      	bne.n	800608a <_malloc_r+0x92>
 8006040:	230c      	movs	r3, #12
 8006042:	4630      	mov	r0, r6
 8006044:	6033      	str	r3, [r6, #0]
 8006046:	f000 f886 	bl	8006156 <__malloc_unlock>
 800604a:	e7e4      	b.n	8006016 <_malloc_r+0x1e>
 800604c:	680b      	ldr	r3, [r1, #0]
 800604e:	1b5b      	subs	r3, r3, r5
 8006050:	d418      	bmi.n	8006084 <_malloc_r+0x8c>
 8006052:	2b0b      	cmp	r3, #11
 8006054:	d90f      	bls.n	8006076 <_malloc_r+0x7e>
 8006056:	600b      	str	r3, [r1, #0]
 8006058:	18cc      	adds	r4, r1, r3
 800605a:	50cd      	str	r5, [r1, r3]
 800605c:	4630      	mov	r0, r6
 800605e:	f000 f87a 	bl	8006156 <__malloc_unlock>
 8006062:	f104 000b 	add.w	r0, r4, #11
 8006066:	1d23      	adds	r3, r4, #4
 8006068:	f020 0007 	bic.w	r0, r0, #7
 800606c:	1ac3      	subs	r3, r0, r3
 800606e:	d0d3      	beq.n	8006018 <_malloc_r+0x20>
 8006070:	425a      	negs	r2, r3
 8006072:	50e2      	str	r2, [r4, r3]
 8006074:	e7d0      	b.n	8006018 <_malloc_r+0x20>
 8006076:	684b      	ldr	r3, [r1, #4]
 8006078:	428c      	cmp	r4, r1
 800607a:	bf16      	itet	ne
 800607c:	6063      	strne	r3, [r4, #4]
 800607e:	6013      	streq	r3, [r2, #0]
 8006080:	460c      	movne	r4, r1
 8006082:	e7eb      	b.n	800605c <_malloc_r+0x64>
 8006084:	460c      	mov	r4, r1
 8006086:	6849      	ldr	r1, [r1, #4]
 8006088:	e7cc      	b.n	8006024 <_malloc_r+0x2c>
 800608a:	1cc4      	adds	r4, r0, #3
 800608c:	f024 0403 	bic.w	r4, r4, #3
 8006090:	42a0      	cmp	r0, r4
 8006092:	d005      	beq.n	80060a0 <_malloc_r+0xa8>
 8006094:	1a21      	subs	r1, r4, r0
 8006096:	4630      	mov	r0, r6
 8006098:	f000 f808 	bl	80060ac <_sbrk_r>
 800609c:	3001      	adds	r0, #1
 800609e:	d0cf      	beq.n	8006040 <_malloc_r+0x48>
 80060a0:	6025      	str	r5, [r4, #0]
 80060a2:	e7db      	b.n	800605c <_malloc_r+0x64>
 80060a4:	20000498 	.word	0x20000498
 80060a8:	2000049c 	.word	0x2000049c

080060ac <_sbrk_r>:
 80060ac:	b538      	push	{r3, r4, r5, lr}
 80060ae:	2300      	movs	r3, #0
 80060b0:	4c05      	ldr	r4, [pc, #20]	; (80060c8 <_sbrk_r+0x1c>)
 80060b2:	4605      	mov	r5, r0
 80060b4:	4608      	mov	r0, r1
 80060b6:	6023      	str	r3, [r4, #0]
 80060b8:	f7fc f8be 	bl	8002238 <_sbrk>
 80060bc:	1c43      	adds	r3, r0, #1
 80060be:	d102      	bne.n	80060c6 <_sbrk_r+0x1a>
 80060c0:	6823      	ldr	r3, [r4, #0]
 80060c2:	b103      	cbz	r3, 80060c6 <_sbrk_r+0x1a>
 80060c4:	602b      	str	r3, [r5, #0]
 80060c6:	bd38      	pop	{r3, r4, r5, pc}
 80060c8:	20000600 	.word	0x20000600

080060cc <_raise_r>:
 80060cc:	291f      	cmp	r1, #31
 80060ce:	b538      	push	{r3, r4, r5, lr}
 80060d0:	4604      	mov	r4, r0
 80060d2:	460d      	mov	r5, r1
 80060d4:	d904      	bls.n	80060e0 <_raise_r+0x14>
 80060d6:	2316      	movs	r3, #22
 80060d8:	6003      	str	r3, [r0, #0]
 80060da:	f04f 30ff 	mov.w	r0, #4294967295
 80060de:	bd38      	pop	{r3, r4, r5, pc}
 80060e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80060e2:	b112      	cbz	r2, 80060ea <_raise_r+0x1e>
 80060e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060e8:	b94b      	cbnz	r3, 80060fe <_raise_r+0x32>
 80060ea:	4620      	mov	r0, r4
 80060ec:	f000 f830 	bl	8006150 <_getpid_r>
 80060f0:	462a      	mov	r2, r5
 80060f2:	4601      	mov	r1, r0
 80060f4:	4620      	mov	r0, r4
 80060f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060fa:	f000 b817 	b.w	800612c <_kill_r>
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d00a      	beq.n	8006118 <_raise_r+0x4c>
 8006102:	1c59      	adds	r1, r3, #1
 8006104:	d103      	bne.n	800610e <_raise_r+0x42>
 8006106:	2316      	movs	r3, #22
 8006108:	6003      	str	r3, [r0, #0]
 800610a:	2001      	movs	r0, #1
 800610c:	e7e7      	b.n	80060de <_raise_r+0x12>
 800610e:	2400      	movs	r4, #0
 8006110:	4628      	mov	r0, r5
 8006112:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006116:	4798      	blx	r3
 8006118:	2000      	movs	r0, #0
 800611a:	e7e0      	b.n	80060de <_raise_r+0x12>

0800611c <raise>:
 800611c:	4b02      	ldr	r3, [pc, #8]	; (8006128 <raise+0xc>)
 800611e:	4601      	mov	r1, r0
 8006120:	6818      	ldr	r0, [r3, #0]
 8006122:	f7ff bfd3 	b.w	80060cc <_raise_r>
 8006126:	bf00      	nop
 8006128:	2000000c 	.word	0x2000000c

0800612c <_kill_r>:
 800612c:	b538      	push	{r3, r4, r5, lr}
 800612e:	2300      	movs	r3, #0
 8006130:	4c06      	ldr	r4, [pc, #24]	; (800614c <_kill_r+0x20>)
 8006132:	4605      	mov	r5, r0
 8006134:	4608      	mov	r0, r1
 8006136:	4611      	mov	r1, r2
 8006138:	6023      	str	r3, [r4, #0]
 800613a:	f7fc f862 	bl	8002202 <_kill>
 800613e:	1c43      	adds	r3, r0, #1
 8006140:	d102      	bne.n	8006148 <_kill_r+0x1c>
 8006142:	6823      	ldr	r3, [r4, #0]
 8006144:	b103      	cbz	r3, 8006148 <_kill_r+0x1c>
 8006146:	602b      	str	r3, [r5, #0]
 8006148:	bd38      	pop	{r3, r4, r5, pc}
 800614a:	bf00      	nop
 800614c:	20000600 	.word	0x20000600

08006150 <_getpid_r>:
 8006150:	f7fc b850 	b.w	80021f4 <_getpid>

08006154 <__malloc_lock>:
 8006154:	4770      	bx	lr

08006156 <__malloc_unlock>:
 8006156:	4770      	bx	lr

08006158 <_init>:
 8006158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800615a:	bf00      	nop
 800615c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800615e:	bc08      	pop	{r3}
 8006160:	469e      	mov	lr, r3
 8006162:	4770      	bx	lr

08006164 <_fini>:
 8006164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006166:	bf00      	nop
 8006168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800616a:	bc08      	pop	{r3}
 800616c:	469e      	mov	lr, r3
 800616e:	4770      	bx	lr
