{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683159550174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683159550175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 21:19:10 2023 " "Processing started: Wed May 03 21:19:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683159550175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159550175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_1 -c BDTTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_1 -c BDTTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159550175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683159550653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683159550653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "../firmware/Types.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/Types.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559379 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Types-body " "Found design unit 2: Types-body" {  } { { "../firmware/Types.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/Types.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/tree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/tree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tree-rtl " "Found design unit 1: tree-rtl" {  } { { "../firmware/Tree.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/Tree.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559386 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tree " "Found entity 1: Tree" {  } { { "../firmware/Tree.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/Tree.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/testutil.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/testutil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataType " "Found design unit 1: DataType" {  } { { "../firmware/TestUtil.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/TestUtil.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559388 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DataType-body " "Found design unit 2: DataType-body" {  } { { "../firmware/TestUtil.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/TestUtil.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/simulationoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/simulationoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimulationOutput-rtl " "Found design unit 1: SimulationOutput-rtl" {  } { { "../firmware/SimulationOutput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/SimulationOutput.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559389 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimulationOutput " "Found entity 1: SimulationOutput" {  } { { "../firmware/SimulationOutput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/SimulationOutput.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/simulationinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/simulationinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimulationInput-rtl " "Found design unit 1: SimulationInput-rtl" {  } { { "../firmware/SimulationInput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/SimulationInput.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559391 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimulationInput " "Found entity 1: SimulationInput" {  } { { "../firmware/SimulationInput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/SimulationInput.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constants " "Found design unit 1: Constants" {  } { { "../firmware/Constants.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/Constants.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Constants-body " "Found design unit 2: Constants-body" {  } { { "../firmware/Constants.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/Constants.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/bdttop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/bdttop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BDTTop-rtl " "Found design unit 1: BDTTop-rtl" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559395 ""} { "Info" "ISGN_ENTITY_NAME" "1 BDTTop " "Found entity 1: BDTTop" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/bdttestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/bdttestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-rtl " "Found design unit 1: testbench-rtl" {  } { { "../firmware/BDTTestbench.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTestbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559396 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../firmware/BDTTestbench.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTestbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/bdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/bdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BDT-rtl " "Found design unit 1: BDT-rtl" {  } { { "../firmware/BDT.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDT.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559398 ""} { "Info" "ISGN_ENTITY_NAME" "1 BDT " "Found entity 1: BDT" {  } { { "../firmware/BDT.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDT.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/arrays0.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/arrays0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arrays0 " "Found design unit 1: Arrays0" {  } { { "../firmware/Arrays0.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/Arrays0.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/addreduce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga1_ap_fixed_24,12_/firmware/addreduce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddReduce-behavioral " "Found design unit 1: AddReduce-behavioral" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/AddReduce.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559405 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddReduce " "Found entity 1: AddReduce" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/AddReduce.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159559405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159559405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BDTTop " "Elaborating entity \"BDTTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683159559457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BDT BDT:BDT0 " "Elaborating entity \"BDT\" for hierarchy \"BDT:BDT0\"" {  } { { "../firmware/BDTTop.vhd" "BDT0" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159559675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tree BDT:BDT0\|Tree:\\TreeGen:0:Treei " "Elaborating entity \"Tree\" for hierarchy \"BDT:BDT0\|Tree:\\TreeGen:0:Treei\"" {  } { { "../firmware/BDT.vhd" "\\TreeGen:0:Treei" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159560460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tree BDT:BDT0\|Tree:\\TreeGen:1:Treei " "Elaborating entity \"Tree\" for hierarchy \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\"" {  } { { "../firmware/BDT.vhd" "\\TreeGen:1:Treei" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159561232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tree BDT:BDT0\|Tree:\\TreeGen:2:Treei " "Elaborating entity \"Tree\" for hierarchy \"BDT:BDT0\|Tree:\\TreeGen:2:Treei\"" {  } { { "../firmware/BDT.vhd" "\\TreeGen:2:Treei" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159562032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddReduce BDT:BDT0\|AddReduce:AddTree " "Elaborating entity \"AddReduce\" for hierarchy \"BDT:BDT0\|AddReduce:AddTree\"" {  } { { "../firmware/BDT.vhd" "AddTree" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDT.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159562787 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "AddReduce.vhd(66) " "VHDL Subtype or Type Declaration warning at AddReduce.vhd(66): subtype or type has null range" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/AddReduce.vhd" 66 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1683159562789 "|BDTTop|BDT:BDT0|AddReduce:AddTree"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "AddReduce.vhd(66) " "VHDL warning at AddReduce.vhd(66): ignored assignment of value to null range" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/AddReduce.vhd" 66 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1683159562790 "|BDTTop|BDT:BDT0|AddReduce:AddTree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddReduce BDT:BDT0\|AddReduce:AddTree\|AddReduce:\\GN:Reduce " "Elaborating entity \"AddReduce\" for hierarchy \"BDT:BDT0\|AddReduce:AddTree\|AddReduce:\\GN:Reduce\"" {  } { { "../firmware/AddReduce.vhd" "\\GN:Reduce" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/AddReduce.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159562799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683159564391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[13\] GND " "Pin \"y\[0\]\[13\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[14\] GND " "Pin \"y\[0\]\[14\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[15\] GND " "Pin \"y\[0\]\[15\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[16\] GND " "Pin \"y\[0\]\[16\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[17\] GND " "Pin \"y\[0\]\[17\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[18\] GND " "Pin \"y\[0\]\[18\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[19\] GND " "Pin \"y\[0\]\[19\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[20\] GND " "Pin \"y\[0\]\[20\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[21\] GND " "Pin \"y\[0\]\[21\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[22\] GND " "Pin \"y\[0\]\[22\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[23\] GND " "Pin \"y\[0\]\[23\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159686365 "|BDTTop|y[0][23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683159686365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683159689017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159689017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5183 " "Implemented 5183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683159689431 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683159689431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5084 " "Implemented 5084 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683159689431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683159689431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683159689471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 21:21:29 2023 " "Processing ended: Wed May 03 21:21:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683159689471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683159689471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683159689471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159689471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683159690834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683159690835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 21:21:30 2023 " "Processing started: Wed May 03 21:21:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683159690835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683159690835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_1 -c BDTTop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_1 -c BDTTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683159690835 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683159690923 ""}
{ "Info" "0" "" "Project  = FPGA_1" {  } {  } 0 0 "Project  = FPGA_1" 0 0 "Fitter" 0 0 1683159690923 ""}
{ "Info" "0" "" "Revision = BDTTop" {  } {  } 0 0 "Revision = BDTTop" 0 0 "Fitter" 0 0 1683159690923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683159691066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683159691067 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BDTTop 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"BDTTop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683159691100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683159691134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683159691134 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683159691396 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683159691478 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683159691734 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683159691974 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683159695820 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3517 global CLKCTRL_G10 " "clk~inputCLKENA0 with 3517 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683159696078 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683159696078 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159696078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683159696123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683159696132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683159696150 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683159696163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683159696164 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683159696171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BDTTop.sdc " "Synopsys Design Constraints File file not found: 'BDTTop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683159696796 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683159696796 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683159696844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683159696844 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683159696846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683159697031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683159697037 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683159697037 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159697249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683159699183 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683159699632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159706061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683159711732 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683159717075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159717075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683159718206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683159722380 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683159722380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683159728126 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683159728126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159728128 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.89 " "Total time spent on timing analysis during the Fitter is 3.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683159734602 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683159734640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683159736307 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683159736309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683159737922 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159743992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/Quartus/output_files/BDTTop.fit.smsg " "Generated suppressed messages file C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA1_ap_fixed_24,12_/Quartus/output_files/BDTTop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683159744596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6231 " "Peak virtual memory: 6231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683159745733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 21:22:25 2023 " "Processing ended: Wed May 03 21:22:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683159745733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683159745733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683159745733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683159745733 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683159747193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683159747194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 21:22:27 2023 " "Processing started: Wed May 03 21:22:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683159747194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683159747194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_1 -c BDTTop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_1 -c BDTTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683159747194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683159748112 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683159751261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683159751523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 21:22:31 2023 " "Processing ended: Wed May 03 21:22:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683159751523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683159751523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683159751523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683159751523 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683159752240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683159752938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683159752939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 21:22:32 2023 " "Processing started: Wed May 03 21:22:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683159752939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683159752939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_1 -c BDTTop " "Command: quartus_sta FPGA_1 -c BDTTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683159752939 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683159753034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683159753766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683159753766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159753800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159753800 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BDTTop.sdc " "Synopsys Design Constraints File file not found: 'BDTTop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683159754278 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159754279 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683159754295 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159754295 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683159754321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159754321 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683159754324 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683159754343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683159754480 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683159754480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.830 " "Worst-case setup slack is -10.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159754481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159754481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.830           -3802.515 clk  " "  -10.830           -3802.515 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159754481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159754481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159754492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159754492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 clk  " "    0.273               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159754492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159754492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159754495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159754497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159754500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159754500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -2842.987 clk  " "   -0.538           -2842.987 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159754500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159754500 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 263 synchronizer chains. " "Report Metastability: Found 263 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683159754528 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159754528 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683159754532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683159754567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683159756603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159756819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683159756850 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683159756850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.354 " "Worst-case setup slack is -10.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159756851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159756851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.354           -3708.833 clk  " "  -10.354           -3708.833 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159756851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159756851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159756863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159756863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 clk  " "    0.254               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159756863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159756863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159756865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159756866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159756870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159756870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -2943.353 clk  " "   -0.538           -2943.353 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159756870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159756870 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 263 synchronizer chains. " "Report Metastability: Found 263 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683159756893 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159756893 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683159756896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683159757039 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683159759044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159759239 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683159759248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683159759248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.064 " "Worst-case setup slack is -5.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.064           -1251.089 clk  " "   -5.064           -1251.089 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159759249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clk  " "    0.141               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159759259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159759261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159759263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090            -307.326 clk  " "   -0.090            -307.326 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159759266 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 263 synchronizer chains. " "Report Metastability: Found 263 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683159759290 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159759290 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683159759292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159759515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683159759524 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683159759524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.490 " "Worst-case setup slack is -4.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.490            -947.560 clk  " "   -4.490            -947.560 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159759526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clk  " "    0.128               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159759536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159759538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159759541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093            -323.365 clk  " "   -0.093            -323.365 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159759544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159759544 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 263 synchronizer chains. " "Report Metastability: Found 263 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683159759569 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159759569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683159760832 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683159760840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5114 " "Peak virtual memory: 5114 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683159760917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 21:22:40 2023 " "Processing ended: Wed May 03 21:22:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683159760917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683159760917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683159760917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683159760917 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683159761590 ""}
