Classic Timing Analyzer report for logic
Sun Jun 04 21:56:40 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.570 ns                                       ; cam_finished ; state.s_cam  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.802 ns                                       ; mode[0]~reg0 ; mode[0]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.386 ns                                       ; act_finished ; state.s_cam  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[0]  ; state.s_idle ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F672C8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[0]  ; state.s_cam  ; clk        ; clk      ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[0]  ; state.s_idle ; clk        ; clk      ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[1]  ; state.s_cam  ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[1]  ; state.s_idle ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_act  ; state.s_cam  ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_act  ; state.s_idle ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_idle ; mode_cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 1.713 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_idle ; mode_cnt[0]  ; clk        ; clk      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_cam  ; state.s_cam  ; clk        ; clk      ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[1]  ; mode[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_act  ; mode_cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_act  ; mode_cnt[0]  ; clk        ; clk      ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_idle ; state.s_cam  ; clk        ; clk      ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_cam  ; state.s_act  ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_cam  ; mode[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_cam  ; mode[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[0]  ; mode_cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[0]  ; mode[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_act  ; mode[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_act  ; mode[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_act  ; act~reg0     ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode[0]~reg0 ; mode[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[0]  ; mode_cnt[0]  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_act  ; state.s_act  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode_cnt[1]  ; mode_cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; state.s_idle ; state.s_idle ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; mode[1]~reg0 ; mode[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; act~reg0     ; act~reg0     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+--------------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To           ; To Clock ;
+-------+--------------+------------+--------------+--------------+----------+
; N/A   ; None         ; 4.570 ns   ; cam_finished ; state.s_cam  ; clk      ;
; N/A   ; None         ; 3.579 ns   ; cam_finished ; state.s_act  ; clk      ;
; N/A   ; None         ; 1.953 ns   ; reset        ; mode_cnt[1]  ; clk      ;
; N/A   ; None         ; 1.950 ns   ; reset        ; mode_cnt[0]  ; clk      ;
; N/A   ; None         ; 1.887 ns   ; reset        ; act~reg0     ; clk      ;
; N/A   ; None         ; 1.148 ns   ; act_finished ; state.s_cam  ; clk      ;
; N/A   ; None         ; 1.148 ns   ; act_finished ; state.s_idle ; clk      ;
; N/A   ; None         ; 0.759 ns   ; act_finished ; mode_cnt[1]  ; clk      ;
; N/A   ; None         ; 0.757 ns   ; act_finished ; mode_cnt[0]  ; clk      ;
; N/A   ; None         ; 0.742 ns   ; btn          ; state.s_cam  ; clk      ;
; N/A   ; None         ; 0.679 ns   ; btn          ; mode_cnt[1]  ; clk      ;
; N/A   ; None         ; 0.677 ns   ; btn          ; mode_cnt[0]  ; clk      ;
; N/A   ; None         ; 0.190 ns   ; act_finished ; act~reg0     ; clk      ;
; N/A   ; None         ; 0.175 ns   ; btn          ; state.s_idle ; clk      ;
; N/A   ; None         ; 0.064 ns   ; act_finished ; state.s_act  ; clk      ;
+-------+--------------+------------+--------------+--------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 7.802 ns   ; mode[0]~reg0 ; mode[0] ; clk        ;
; N/A   ; None         ; 7.771 ns   ; mode[1]~reg0 ; mode[1] ; clk        ;
; N/A   ; None         ; 7.769 ns   ; act~reg0     ; act     ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+--------------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To           ; To Clock ;
+---------------+-------------+-----------+--------------+--------------+----------+
; N/A           ; None        ; 0.386 ns  ; act_finished ; state.s_cam  ; clk      ;
; N/A           ; None        ; 0.202 ns  ; act_finished ; state.s_act  ; clk      ;
; N/A           ; None        ; 0.091 ns  ; btn          ; state.s_idle ; clk      ;
; N/A           ; None        ; 0.076 ns  ; act_finished ; act~reg0     ; clk      ;
; N/A           ; None        ; -0.184 ns ; act_finished ; state.s_idle ; clk      ;
; N/A           ; None        ; -0.411 ns ; btn          ; mode_cnt[0]  ; clk      ;
; N/A           ; None        ; -0.413 ns ; btn          ; mode_cnt[1]  ; clk      ;
; N/A           ; None        ; -0.476 ns ; btn          ; state.s_cam  ; clk      ;
; N/A           ; None        ; -0.491 ns ; act_finished ; mode_cnt[0]  ; clk      ;
; N/A           ; None        ; -0.493 ns ; act_finished ; mode_cnt[1]  ; clk      ;
; N/A           ; None        ; -1.621 ns ; reset        ; act~reg0     ; clk      ;
; N/A           ; None        ; -1.684 ns ; reset        ; mode_cnt[0]  ; clk      ;
; N/A           ; None        ; -1.687 ns ; reset        ; mode_cnt[1]  ; clk      ;
; N/A           ; None        ; -3.313 ns ; cam_finished ; state.s_act  ; clk      ;
; N/A           ; None        ; -4.304 ns ; cam_finished ; state.s_cam  ; clk      ;
+---------------+-------------+-----------+--------------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Jun 04 21:56:40 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off logic -c logic --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "mode_cnt[0]" and destination register "state.s_cam"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.131 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y50_N15; Fanout = 4; REG Node = 'mode_cnt[0]'
            Info: 2: + IC(0.448 ns) + CELL(0.577 ns) = 1.025 ns; Loc. = LCCOMB_X42_Y50_N26; Fanout = 2; COMB Node = 'Selector2~0'
            Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 2.023 ns; Loc. = LCCOMB_X42_Y50_N16; Fanout = 1; COMB Node = 'Selector3~3'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.131 ns; Loc. = LCFF_X42_Y50_N17; Fanout = 4; REG Node = 'state.s_cam'
            Info: Total cell delay = 1.309 ns ( 61.43 % )
            Info: Total interconnect delay = 0.822 ns ( 38.57 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.361 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.460 ns) + CELL(0.666 ns) = 3.361 ns; Loc. = LCFF_X42_Y50_N17; Fanout = 4; REG Node = 'state.s_cam'
                Info: Total cell delay = 1.766 ns ( 52.54 % )
                Info: Total interconnect delay = 1.595 ns ( 47.46 % )
            Info: - Longest clock path from clock "clk" to source register is 3.361 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.460 ns) + CELL(0.666 ns) = 3.361 ns; Loc. = LCFF_X42_Y50_N15; Fanout = 4; REG Node = 'mode_cnt[0]'
                Info: Total cell delay = 1.766 ns ( 52.54 % )
                Info: Total interconnect delay = 1.595 ns ( 47.46 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "state.s_cam" (data pin = "cam_finished", clock pin = "clk") is 4.570 ns
    Info: + Longest pin to register delay is 7.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C11; Fanout = 2; PIN Node = 'cam_finished'
        Info: 2: + IC(5.748 ns) + CELL(0.623 ns) = 7.295 ns; Loc. = LCCOMB_X42_Y50_N12; Fanout = 1; COMB Node = 'Selector3~2'
        Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 7.863 ns; Loc. = LCCOMB_X42_Y50_N16; Fanout = 1; COMB Node = 'Selector3~3'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.971 ns; Loc. = LCFF_X42_Y50_N17; Fanout = 4; REG Node = 'state.s_cam'
        Info: Total cell delay = 1.861 ns ( 23.35 % )
        Info: Total interconnect delay = 6.110 ns ( 76.65 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.361 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.460 ns) + CELL(0.666 ns) = 3.361 ns; Loc. = LCFF_X42_Y50_N17; Fanout = 4; REG Node = 'state.s_cam'
        Info: Total cell delay = 1.766 ns ( 52.54 % )
        Info: Total interconnect delay = 1.595 ns ( 47.46 % )
Info: tco from clock "clk" to destination pin "mode[0]" through register "mode[0]~reg0" is 7.802 ns
    Info: + Longest clock path from clock "clk" to source register is 3.361 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.460 ns) + CELL(0.666 ns) = 3.361 ns; Loc. = LCFF_X42_Y50_N25; Fanout = 2; REG Node = 'mode[0]~reg0'
        Info: Total cell delay = 1.766 ns ( 52.54 % )
        Info: Total interconnect delay = 1.595 ns ( 47.46 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.137 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y50_N25; Fanout = 2; REG Node = 'mode[0]~reg0'
        Info: 2: + IC(0.911 ns) + CELL(3.226 ns) = 4.137 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'mode[0]'
        Info: Total cell delay = 3.226 ns ( 77.98 % )
        Info: Total interconnect delay = 0.911 ns ( 22.02 % )
Info: th for register "state.s_cam" (data pin = "act_finished", clock pin = "clk") is 0.386 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.361 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.460 ns) + CELL(0.666 ns) = 3.361 ns; Loc. = LCFF_X42_Y50_N17; Fanout = 4; REG Node = 'state.s_cam'
        Info: Total cell delay = 1.766 ns ( 52.54 % )
        Info: Total interconnect delay = 1.595 ns ( 47.46 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.281 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'act_finished'
        Info: 2: + IC(1.713 ns) + CELL(0.370 ns) = 3.173 ns; Loc. = LCCOMB_X42_Y50_N16; Fanout = 1; COMB Node = 'Selector3~3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.281 ns; Loc. = LCFF_X42_Y50_N17; Fanout = 4; REG Node = 'state.s_cam'
        Info: Total cell delay = 1.568 ns ( 47.79 % )
        Info: Total interconnect delay = 1.713 ns ( 52.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Sun Jun 04 21:56:40 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


