Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 25 14:48:51 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_drc -file Block_design_wrapper_drc_routed.rpt -pb Block_design_wrapper_drc_routed.pb -rpx Block_design_wrapper_drc_routed.rpx
| Design       : Block_design_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 95
+--------+----------+-------------------------+------------+
| Rule   | Severity | Description             | Violations |
+--------+----------+-------------------------+------------+
| DPIP-1 | Warning  | Input pipelining        | 33         |
| DPOP-1 | Warning  | PREG Output pipelining  | 30         |
| DPOP-2 | Warning  | MREG Output pipelining  | 30         |
| DPOR-1 | Warning  | Asynchronous load check | 2          |
+--------+----------+-------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__0 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__0 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__1 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__2 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp_1 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp_1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp_2 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_1 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_2 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_2 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_3 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_1 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_2 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp_1 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_2 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_3 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_1 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_2 input Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__0 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__0 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__1 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__2 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp_2 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_1 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_2 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_2 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_3 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_1 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_2 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp_1 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp_1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_2 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_3 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_1 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_2 output Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__0 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain1_mul_temp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__0 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__1 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__2 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain2_mul_temp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp_2 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_add_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain3_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_1 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_2 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain5_mul_temp_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Gain_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_2 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_3 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_1_mul_temp_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_1 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_2 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_2_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp_1 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain6_dotp_3_mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_2 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_3 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_0_mul_temp_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_1 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_2 multiplier stage Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/mul_Gain8_dotp_1_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-1#1 Warning
Asynchronous load check  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp output is connected to registers with an asynchronous reset (Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#2 Warning
Asynchronous load check  
DSP Block_design_i/acs_crane_ip_0/U0/u_acs_crane_ip_dut_inst/u_acs_crane_ip_src_Subsystem1/Multiply_mul_temp output is connected to registers with an asynchronous reset (Block_design_i/pwm_prog_0/U0/r_pwm_width_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>


