

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Mon Oct 17 23:07:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  14.308 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                     |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_runTest_fu_1348  |runTest  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    233|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    -|    9334|  10671|    0|
|Memory           |       48|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1053|    -|
|Register         |        -|    -|    2093|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    0|   11427|  11957|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    0|      10|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+------+------+-----+
    |       Instance      |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U      |control_s_axi  |       16|   0|  1912|  3494|    0|
    |gmem_m_axi_U         |gmem_m_axi     |        0|   0|  1621|  2323|    0|
    |mux_21_32_1_1_U150   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U151   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U152   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U153   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U154   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_21_32_1_1_U155   |mux_21_32_1_1  |        0|   0|     0|     9|    0|
    |mux_648_8_1_1_U156   |mux_648_8_1_1  |        0|   0|     0|   273|    0|
    |grp_runTest_fu_1348  |runTest        |        0|   0|  5801|  4527|    0|
    +---------------------+---------------+---------+----+------+------+-----+
    |Total                |               |       16|   0|  9334| 10671|    0|
    +---------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |regions_U    |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_2_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_4_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_1_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_3_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_5_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                       |       48|  0|   0|    0| 24576|  192|     6|       786432|
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln785_fu_2054_p2                   |         +|   0|  0|  12|          12|          12|
    |add_ln788_fu_1599_p2                   |         +|   0|  0|  12|          12|          12|
    |ap_block_state6_on_subcall_done        |       and|   0|  0|   2|           1|           1|
    |grp_runTest_fu_1348_failedTask_ap_ack  |       and|   0|  0|   2|           1|           1|
    |s_axi_control_flush_done               |       and|   0|  0|   2|           1|           0|
    |icmp_ln784_fu_1567_p2                  |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln787_fu_1577_p2                  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln790_fu_2520_p2                  |      icmp|   0|  0|  11|           8|           2|
    |ap_rst_int                             |        or|   0|  0|   2|           1|           1|
    |or_ln785_1_fu_2092_p2                  |        or|   0|  0|  12|          12|           2|
    |or_ln785_2_fu_2108_p2                  |        or|   0|  0|  12|          12|           2|
    |or_ln785_3_fu_2124_p2                  |        or|   0|  0|  12|          12|           3|
    |or_ln785_4_fu_2140_p2                  |        or|   0|  0|  12|          12|           3|
    |or_ln785_5_fu_2156_p2                  |        or|   0|  0|  12|          12|           3|
    |or_ln785_6_fu_2172_p2                  |        or|   0|  0|  12|          12|           3|
    |or_ln785_fu_2076_p2                    |        or|   0|  0|  12|          12|           1|
    |or_ln788_1_fu_2526_p2                  |        or|   0|  0|  12|          12|           2|
    |or_ln788_2_fu_2541_p2                  |        or|   0|  0|  12|          12|           2|
    |or_ln788_3_fu_2556_p2                  |        or|   0|  0|  12|          12|           3|
    |or_ln788_4_fu_2571_p2                  |        or|   0|  0|  12|          12|           3|
    |or_ln788_5_fu_2586_p2                  |        or|   0|  0|  12|          12|           3|
    |or_ln788_6_fu_2601_p2                  |        or|   0|  0|  12|          12|           3|
    |or_ln788_fu_1621_p2                    |        or|   0|  0|  12|          12|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 233|         220|          66|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         16|    1|         16|
    |data_in_vld_o       |   9|          2|    8|         16|
    |gmem_ARVALID        |   9|          2|    1|          2|
    |gmem_RREADY         |   9|          2|    1|          2|
    |n_regions_in_o      |   9|          2|    8|         16|
    |regions_1_address0  |  53|         10|   12|        120|
    |regions_1_address1  |  48|          9|   12|        108|
    |regions_1_ce0       |  14|          3|    1|          3|
    |regions_1_d0        |  25|          5|   32|        160|
    |regions_1_d1        |  25|          5|   32|        160|
    |regions_2_address0  |  53|         10|   12|        120|
    |regions_2_address1  |  48|          9|   12|        108|
    |regions_2_ce0       |  14|          3|    1|          3|
    |regions_2_d0        |  25|          5|   32|        160|
    |regions_2_d1        |  25|          5|   32|        160|
    |regions_3_address0  |  53|         10|   12|        120|
    |regions_3_address1  |  48|          9|   12|        108|
    |regions_3_ce0       |  14|          3|    1|          3|
    |regions_3_d0        |  25|          5|   32|        160|
    |regions_3_d1        |  25|          5|   32|        160|
    |regions_4_address0  |  48|          9|   12|        108|
    |regions_4_address1  |  48|          9|   12|        108|
    |regions_4_d0        |  25|          5|   32|        160|
    |regions_4_d1        |  25|          5|   32|        160|
    |regions_5_address0  |  48|          9|   12|        108|
    |regions_5_address1  |  48|          9|   12|        108|
    |regions_5_d0        |  25|          5|   32|        160|
    |regions_5_d1        |  25|          5|   32|        160|
    |regions_address0    |  53|         10|   12|        120|
    |regions_address1    |  48|          9|   12|        108|
    |regions_ce0         |  14|          3|    1|          3|
    |regions_d0          |  25|          5|   32|        160|
    |regions_d1          |  25|          5|   32|        160|
    +--------------------+----+-----------+-----+-----------+
    |Total               |1053|        208|  551|       3328|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  15|   0|   15|          0|
    |ap_rst_n_inv                      |   1|   0|    1|          0|
    |ap_rst_reg_1                      |   1|   0|    1|          0|
    |ap_rst_reg_2                      |   1|   0|    1|          0|
    |bitcast_ln785_10_reg_3448         |  32|   0|   32|          0|
    |bitcast_ln785_11_reg_3454         |  32|   0|   32|          0|
    |bitcast_ln785_12_reg_3460         |  32|   0|   32|          0|
    |bitcast_ln785_13_reg_3466         |  32|   0|   32|          0|
    |bitcast_ln785_14_reg_3472         |  32|   0|   32|          0|
    |bitcast_ln785_15_reg_3478         |  32|   0|   32|          0|
    |bitcast_ln785_18_reg_3484         |  32|   0|   32|          0|
    |bitcast_ln785_19_reg_3490         |  32|   0|   32|          0|
    |bitcast_ln785_20_reg_3496         |  32|   0|   32|          0|
    |bitcast_ln785_21_reg_3502         |  32|   0|   32|          0|
    |bitcast_ln785_22_reg_3508         |  32|   0|   32|          0|
    |bitcast_ln785_23_reg_3514         |  32|   0|   32|          0|
    |bitcast_ln785_2_reg_3412          |  32|   0|   32|          0|
    |bitcast_ln785_3_reg_3418          |  32|   0|   32|          0|
    |bitcast_ln785_4_reg_3424          |  32|   0|   32|          0|
    |bitcast_ln785_5_reg_3430          |  32|   0|   32|          0|
    |bitcast_ln785_6_reg_3436          |  32|   0|   32|          0|
    |bitcast_ln785_7_reg_3442          |  32|   0|   32|          0|
    |grp_runTest_fu_1348_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln784_reg_3134               |   1|   0|    1|          0|
    |icmp_ln787_reg_3158               |   1|   0|    1|          0|
    |icmp_ln790_reg_3520               |   1|   0|    1|          0|
    |inputData_read_reg_3143           |  64|   0|   64|          0|
    |n_regions_in_o_preg               |   8|   0|    8|          0|
    |p_ZL9n_regions_0                  |   8|   0|    8|          0|
    |p_ZL9n_regions_1                  |   8|   0|    8|          0|
    |p_ZL9n_regions_10                 |   8|   0|    8|          0|
    |p_ZL9n_regions_11                 |   8|   0|    8|          0|
    |p_ZL9n_regions_12                 |   8|   0|    8|          0|
    |p_ZL9n_regions_13                 |   8|   0|    8|          0|
    |p_ZL9n_regions_14                 |   8|   0|    8|          0|
    |p_ZL9n_regions_15                 |   8|   0|    8|          0|
    |p_ZL9n_regions_16                 |   8|   0|    8|          0|
    |p_ZL9n_regions_17                 |   8|   0|    8|          0|
    |p_ZL9n_regions_18                 |   8|   0|    8|          0|
    |p_ZL9n_regions_19                 |   8|   0|    8|          0|
    |p_ZL9n_regions_2                  |   8|   0|    8|          0|
    |p_ZL9n_regions_20                 |   8|   0|    8|          0|
    |p_ZL9n_regions_21                 |   8|   0|    8|          0|
    |p_ZL9n_regions_22                 |   8|   0|    8|          0|
    |p_ZL9n_regions_23                 |   8|   0|    8|          0|
    |p_ZL9n_regions_24                 |   8|   0|    8|          0|
    |p_ZL9n_regions_25                 |   8|   0|    8|          0|
    |p_ZL9n_regions_26                 |   8|   0|    8|          0|
    |p_ZL9n_regions_27                 |   8|   0|    8|          0|
    |p_ZL9n_regions_28                 |   8|   0|    8|          0|
    |p_ZL9n_regions_29                 |   8|   0|    8|          0|
    |p_ZL9n_regions_3                  |   8|   0|    8|          0|
    |p_ZL9n_regions_30                 |   8|   0|    8|          0|
    |p_ZL9n_regions_31                 |   8|   0|    8|          0|
    |p_ZL9n_regions_32                 |   8|   0|    8|          0|
    |p_ZL9n_regions_33                 |   8|   0|    8|          0|
    |p_ZL9n_regions_34                 |   8|   0|    8|          0|
    |p_ZL9n_regions_35                 |   8|   0|    8|          0|
    |p_ZL9n_regions_36                 |   8|   0|    8|          0|
    |p_ZL9n_regions_37                 |   8|   0|    8|          0|
    |p_ZL9n_regions_38                 |   8|   0|    8|          0|
    |p_ZL9n_regions_39                 |   8|   0|    8|          0|
    |p_ZL9n_regions_4                  |   8|   0|    8|          0|
    |p_ZL9n_regions_40                 |   8|   0|    8|          0|
    |p_ZL9n_regions_41                 |   8|   0|    8|          0|
    |p_ZL9n_regions_42                 |   8|   0|    8|          0|
    |p_ZL9n_regions_43                 |   8|   0|    8|          0|
    |p_ZL9n_regions_44                 |   8|   0|    8|          0|
    |p_ZL9n_regions_45                 |   8|   0|    8|          0|
    |p_ZL9n_regions_46                 |   8|   0|    8|          0|
    |p_ZL9n_regions_47                 |   8|   0|    8|          0|
    |p_ZL9n_regions_48                 |   8|   0|    8|          0|
    |p_ZL9n_regions_49                 |   8|   0|    8|          0|
    |p_ZL9n_regions_5                  |   8|   0|    8|          0|
    |p_ZL9n_regions_50                 |   8|   0|    8|          0|
    |p_ZL9n_regions_51                 |   8|   0|    8|          0|
    |p_ZL9n_regions_52                 |   8|   0|    8|          0|
    |p_ZL9n_regions_53                 |   8|   0|    8|          0|
    |p_ZL9n_regions_54                 |   8|   0|    8|          0|
    |p_ZL9n_regions_55                 |   8|   0|    8|          0|
    |p_ZL9n_regions_56                 |   8|   0|    8|          0|
    |p_ZL9n_regions_57                 |   8|   0|    8|          0|
    |p_ZL9n_regions_58                 |   8|   0|    8|          0|
    |p_ZL9n_regions_59                 |   8|   0|    8|          0|
    |p_ZL9n_regions_6                  |   8|   0|    8|          0|
    |p_ZL9n_regions_60                 |   8|   0|    8|          0|
    |p_ZL9n_regions_61                 |   8|   0|    8|          0|
    |p_ZL9n_regions_62                 |   8|   0|    8|          0|
    |p_ZL9n_regions_63                 |   8|   0|    8|          0|
    |p_ZL9n_regions_7                  |   8|   0|    8|          0|
    |p_ZL9n_regions_8                  |   8|   0|    8|          0|
    |p_ZL9n_regions_9                  |   8|   0|    8|          0|
    |regions_1_addr_2_reg_3262         |   9|   0|   12|          3|
    |regions_1_addr_3_reg_3267         |   9|   0|   12|          3|
    |regions_1_addr_4_reg_3272         |   9|   0|   12|          3|
    |regions_1_addr_5_reg_3277         |   9|   0|   12|          3|
    |regions_1_addr_6_reg_3282         |   9|   0|   12|          3|
    |regions_1_addr_7_reg_3287         |   9|   0|   12|          3|
    |regions_2_addr_2_reg_3292         |   9|   0|   12|          3|
    |regions_2_addr_3_reg_3297         |   9|   0|   12|          3|
    |regions_2_addr_4_reg_3302         |   9|   0|   12|          3|
    |regions_2_addr_5_reg_3307         |   9|   0|   12|          3|
    |regions_2_addr_6_reg_3312         |   9|   0|   12|          3|
    |regions_2_addr_7_reg_3317         |   9|   0|   12|          3|
    |regions_3_addr_2_reg_3322         |   9|   0|   12|          3|
    |regions_3_addr_3_reg_3327         |   9|   0|   12|          3|
    |regions_3_addr_4_reg_3332         |   9|   0|   12|          3|
    |regions_3_addr_5_reg_3337         |   9|   0|   12|          3|
    |regions_3_addr_6_reg_3342         |   9|   0|   12|          3|
    |regions_3_addr_7_reg_3347         |   9|   0|   12|          3|
    |regions_4_addr_2_reg_3352         |   9|   0|   12|          3|
    |regions_4_addr_3_reg_3357         |   9|   0|   12|          3|
    |regions_4_addr_4_reg_3362         |   9|   0|   12|          3|
    |regions_4_addr_5_reg_3367         |   9|   0|   12|          3|
    |regions_4_addr_6_reg_3372         |   9|   0|   12|          3|
    |regions_4_addr_7_reg_3377         |   9|   0|   12|          3|
    |regions_5_addr_2_reg_3382         |   9|   0|   12|          3|
    |regions_5_addr_3_reg_3387         |   9|   0|   12|          3|
    |regions_5_addr_4_reg_3392         |   9|   0|   12|          3|
    |regions_5_addr_5_reg_3397         |   9|   0|   12|          3|
    |regions_5_addr_6_reg_3402         |   9|   0|   12|          3|
    |regions_5_addr_7_reg_3407         |   9|   0|   12|          3|
    |regions_addr_2_reg_3232           |   9|   0|   12|          3|
    |regions_addr_3_reg_3237           |   9|   0|   12|          3|
    |regions_addr_4_reg_3242           |   9|   0|   12|          3|
    |regions_addr_5_reg_3247           |   9|   0|   12|          3|
    |regions_addr_6_reg_3252           |   9|   0|   12|          3|
    |regions_addr_7_reg_3257           |   9|   0|   12|          3|
    |s_axi_control_flush_done          |   1|   0|    1|          0|
    |shl_ln788_reg_3162                |   9|   0|   12|          3|
    |tmp_22_reg_3584                   |  32|   0|   32|          0|
    |tmp_23_reg_3589                   |  32|   0|   32|          0|
    |tmp_24_reg_3674                   |  32|   0|   32|          0|
    |tmp_25_reg_3679                   |  32|   0|   32|          0|
    |tmp_26_reg_3764                   |  32|   0|   32|          0|
    |tmp_27_reg_3769                   |  32|   0|   32|          0|
    |tmp_30_reg_3594                   |  32|   0|   32|          0|
    |tmp_31_reg_3599                   |  32|   0|   32|          0|
    |tmp_32_reg_3684                   |  32|   0|   32|          0|
    |tmp_33_reg_3689                   |  32|   0|   32|          0|
    |tmp_34_reg_3774                   |  32|   0|   32|          0|
    |tmp_35_reg_3779                   |  32|   0|   32|          0|
    |tmp_38_reg_3604                   |  32|   0|   32|          0|
    |tmp_39_reg_3609                   |  32|   0|   32|          0|
    |tmp_40_reg_3694                   |  32|   0|   32|          0|
    |tmp_41_reg_3699                   |  32|   0|   32|          0|
    |tmp_42_reg_3784                   |  32|   0|   32|          0|
    |tmp_43_reg_3789                   |  32|   0|   32|          0|
    |trunc_ln753_reg_3148              |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2093|   0| 2204|        111|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           run|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           run|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           run|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|failedTask             |  out|   16|       ap_hs|    failedTask|       pointer|
|failedTask_ap_vld      |  out|    1|       ap_hs|    failedTask|       pointer|
|failedTask_ap_ack      |   in|    1|       ap_hs|    failedTask|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

