# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/shift64.vhd" \
"../../../../Lab3.srcs/sources_1/new/shift32.vhd" \
"../../../../Lab3.srcs/sources_1/new/adder64.vhd" \
"../../../../Lab3.srcs/sources_1/new/control_unit.vhd" \
"../../../../Lab3.srcs/sources_1/imports/new/adder1.vhd" \
"../../../../Lab3.srcs/sources_1/imports/Lab3/flipflop.vhd" \
"../../../../Lab3.srcs/sources_1/new/mux.vhd" \
"../../../../Lab3.srcs/sources_1/new/Multi_Unit.vhd" \
"../../../../Lab3.ip_user_files/bd/design_1/ipshared/5a01/src/mm_regmap.vhd" \
"../../../../Lab3.ip_user_files/bd/design_1/ipshared/5a01/src/axi_regmap.vhd" \
"../../../../Lab3.ip_user_files/bd/design_1/ip/design_1_axi_regmap_0_0/sim/design_1_axi_regmap_0_0.vhd" \
"../../../../Lab3.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../../Lab3.ip_user_files/bd/design_1/ip/design_1_Multi_Unit_0_0/sim/design_1_Multi_Unit_0_0.vhd" \
"../../../../Lab3.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Lab3.srcs/sim_1/new/control_tb.vhd" \
"../../../../Lab3.srcs/sim_1/new/multi_tb.vhd" \
"../../../../Lab3.srcs/sim_1/new/shift32_tb.vhd" \
"../../../../Lab3.srcs/sim_1/new/shift64_tb.vhd" \

# Do not sort compile order
nosort
