Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Oct  5 14:28:28 2024
| Host         : LAPTOP-16OE0O8T running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                          Violations  
--------  --------  -----------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                      4           
SYNTH-15  Warning   Byte wide write enable not inferred  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.341        0.000                      0                11112        0.048        0.000                      0                11112        3.000        0.000                       0                  4311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.341        0.000                      0                11112        0.048        0.000                      0                11112        8.750        0.000                       0                  4307  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 2.947ns (19.590%)  route 12.097ns (80.410%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.816    14.132    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X33Y102        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.505    18.484    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X33Y102        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[19]/C
                         clock pessimism              0.480    18.965    
                         clock uncertainty           -0.084    18.881    
    SLICE_X33Y102        FDRE (Setup_fdre_C_CE)      -0.408    18.473    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[19]
  -------------------------------------------------------------------
                         required time                         18.473    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 2.947ns (19.590%)  route 12.097ns (80.410%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.816    14.132    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X33Y102        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.505    18.484    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X33Y102        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[25]/C
                         clock pessimism              0.480    18.965    
                         clock uncertainty           -0.084    18.881    
    SLICE_X33Y102        FDRE (Setup_fdre_C_CE)      -0.408    18.473    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[25]
  -------------------------------------------------------------------
                         required time                         18.473    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.041ns  (logic 2.947ns (19.593%)  route 12.094ns (80.407%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.813    14.129    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.503    18.482    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[16]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X34Y103        FDRE (Setup_fdre_C_CE)      -0.372    18.507    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[16]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.041ns  (logic 2.947ns (19.593%)  route 12.094ns (80.407%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.813    14.129    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.503    18.482    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[23]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X34Y103        FDRE (Setup_fdre_C_CE)      -0.372    18.507    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.041ns  (logic 2.947ns (19.593%)  route 12.094ns (80.407%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.813    14.129    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.503    18.482    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[24]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X34Y103        FDRE (Setup_fdre_C_CE)      -0.372    18.507    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[24]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.041ns  (logic 2.947ns (19.593%)  route 12.094ns (80.407%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.813    14.129    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.503    18.482    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[26]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X34Y103        FDRE (Setup_fdre_C_CE)      -0.372    18.507    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[26]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.041ns  (logic 2.947ns (19.593%)  route 12.094ns (80.407%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.813    14.129    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.503    18.482    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[27]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X34Y103        FDRE (Setup_fdre_C_CE)      -0.372    18.507    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[27]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.041ns  (logic 2.947ns (19.593%)  route 12.094ns (80.407%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.813    14.129    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.503    18.482    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[30]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X34Y103        FDRE (Setup_fdre_C_CE)      -0.372    18.507    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[30]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.041ns  (logic 2.947ns (19.593%)  route 12.094ns (80.407%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.813    14.129    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.503    18.482    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X34Y103        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[31]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X34Y103        FDRE (Setup_fdre_C_CE)      -0.372    18.507    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[31]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.000ns  (logic 2.947ns (19.647%)  route 12.053ns (80.353%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.628    -0.912    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X62Y87         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  Aquila_SoC/RISCV_CORE0/Decode/rs2_addr2fwd_o_reg[0]/Q
                         net (fo=5, routed)           1.608     1.214    Aquila_SoC/RISCV_CORE0/Decode/csr_addr2fwd_o_reg[11]_0[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.338 r  Aquila_SoC/RISCV_CORE0/Decode/mul00_i_67/O
                         net (fo=1, routed)           0.607     1.945    Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o_reg[0]_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.069 r  Aquila_SoC/RISCV_CORE0/Execute/mul00_i_49/O
                         net (fo=44, routed)          1.805     3.873    Aquila_SoC/RISCV_CORE0/Execute/rs2_EXE_MEM_fwd
    SLICE_X33Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.997 r  Aquila_SoC/RISCV_CORE0/Execute/rs2_data_o[28]_i_1/O
                         net (fo=13, routed)          1.249     5.246    Aquila_SoC/RISCV_CORE0/Execute/p_data_o_reg[31]_0[27]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.370 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77/O
                         net (fo=1, routed)           0.000     5.370    Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_77_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.940 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood_reg[63][1]_i_19/CO[2]
                         net (fo=1, routed)           0.883     6.823    Aquila_SoC/RISCV_CORE0/Execute/BCU/result_beq
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.313     7.136 r  Aquila_SoC/RISCV_CORE0/Execute/branch_likelihood[63][1]_i_7/O
                         net (fo=1, routed)           0.695     7.831    Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood_reg[0][0]_2
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.955 r  Aquila_SoC/RISCV_CORE0/Decode/branch_likelihood[63][1]_i_2/O
                         net (fo=135, routed)         1.312     9.266    Aquila_SoC/RISCV_CORE0/Decode/exe_branch_taken
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.117     9.383 f  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3/O
                         net (fo=4, routed)           1.007    10.391    Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_3_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.348    10.739 r  Aquila_SoC/RISCV_CORE0/Decode/flush_delay_i_1/O
                         net (fo=7, routed)           0.646    11.385    Aquila_SoC/RISCV_CORE0/Fetch/flush_i0
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.117    11.502 r  Aquila_SoC/RISCV_CORE0/Fetch/rs1_addr2fwd_o[4]_i_1/O
                         net (fo=11, routed)          0.470    11.972    Aquila_SoC/RISCV_CORE0/Fetch/pc_o1
    SLICE_X63Y90         LUT2 (Prop_lut2_I0_O)        0.344    12.316 r  Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]_i_2__0/O
                         net (fo=32, routed)          1.772    14.088    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[0]_1
    SLICE_X37Y104        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.503    18.482    Aquila_SoC/RISCV_CORE0/Decode/clk_out1
    SLICE_X37Y104        FDRE                                         r  Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[18]/C
                         clock pessimism              0.480    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X37Y104        FDRE (Setup_fdre_C_CE)      -0.408    18.471    Aquila_SoC/RISCV_CORE0/Decode/pc_o_reg[18]
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  4.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Execute/MulDiv/muldiv_result_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.730%)  route 0.221ns (54.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.563    -0.601    Aquila_SoC/RISCV_CORE0/Execute/MulDiv/clk_out1
    SLICE_X55Y91         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result_reg[25]/Q
                         net (fo=4, routed)           0.221    -0.240    Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result_reg_n_0_[25]
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.195 r  Aquila_SoC/RISCV_CORE0/Execute/MulDiv/muldiv_result_o[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Aquila_SoC/RISCV_CORE0/Execute/MulDiv/muldiv_result_o[25]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Execute/MulDiv/muldiv_result_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.835    -0.838    Aquila_SoC/RISCV_CORE0/Execute/MulDiv/clk_out1
    SLICE_X51Y95         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Execute/MulDiv/muldiv_result_o_reg[25]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.092    -0.242    Aquila_SoC/RISCV_CORE0/Execute/MulDiv/muldiv_result_o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/Execute/csr_we_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/Memory/csr_we_data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.193%)  route 0.260ns (64.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.561    -0.603    Aquila_SoC/RISCV_CORE0/Execute/clk_out1
    SLICE_X51Y86         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Execute/csr_we_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Aquila_SoC/RISCV_CORE0/Execute/csr_we_data_o_reg[1]/Q
                         net (fo=2, routed)           0.260    -0.203    Aquila_SoC/RISCV_CORE0/Memory/csr_we_data_o_reg[31]_2[1]
    SLICE_X55Y93         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Memory/csr_we_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.834    -0.839    Aquila_SoC/RISCV_CORE0/Memory/clk_out1
    SLICE_X55Y93         FDRE                                         r  Aquila_SoC/RISCV_CORE0/Memory/csr_we_data_o_reg[1]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.070    -0.265    Aquila_SoC/RISCV_CORE0/Memory/csr_we_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.356ns (81.683%)  route 0.080ns (18.317%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.569    -0.595    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X67Y99         FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]/Q
                         net (fo=3, routed)           0.079    -0.375    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[4][0]_0[3]
    SLICE_X67Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.214 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.213    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]_i_1_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.159 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.159    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][4]_i_1_n_7
    SLICE_X67Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.835    -0.838    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X67Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][4]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.356ns (81.683%)  route 0.080ns (18.317%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.596    -0.568    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X73Y99         FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]/Q
                         net (fo=3, routed)           0.079    -0.348    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[4][0]_0[1]
    SLICE_X73Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.187 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]_i_1_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.132 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.132    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][4]_i_1_n_7
    SLICE_X73Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.862    -0.811    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X73Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][4]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.386ns (82.863%)  route 0.080ns (17.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.569    -0.595    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X66Y99         FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][0]/Q
                         net (fo=3, routed)           0.079    -0.352    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[4][0]_0[1]
    SLICE_X66Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.183 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.182    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][0]_i_1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.129 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.129    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][4]_i_1_n_7
    SLICE_X66Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.835    -0.838    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X66Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][4]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.356ns (81.683%)  route 0.080ns (18.317%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.567    -0.597    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X49Y99         FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][0]/Q
                         net (fo=3, routed)           0.079    -0.377    Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[4][0]_0[1]
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.216 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.215    Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][0]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.161 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.161    Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][4]_i_1_n_7
    SLICE_X49Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.832    -0.841    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X49Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.356ns (81.683%)  route 0.080ns (18.317%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.567    -0.597    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X61Y99         FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][0]/Q
                         net (fo=3, routed)           0.079    -0.377    Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][0]_0[4]
    SLICE_X61Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.216 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.215    Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][0]_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.161 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.161    Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][4]_i_1_n_7
    SLICE_X61Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.832    -0.841    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X61Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_load_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.356ns (79.953%)  route 0.089ns (20.047%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.596    -0.568    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X72Y99         FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][0]/Q
                         net (fo=3, routed)           0.089    -0.339    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[4][0]_0[0]
    SLICE_X72Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.178 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][0]_i_1_n_0
    SLICE_X72Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.123 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.123    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][4]_i_1_n_7
    SLICE_X72Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.862    -0.811    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X72Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][4]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.367ns (82.134%)  route 0.080ns (17.866%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.569    -0.595    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X67Y99         FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]/Q
                         net (fo=3, routed)           0.079    -0.375    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[4][0]_0[3]
    SLICE_X67Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.214 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.213    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][0]_i_1_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.148 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.148    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][4]_i_1_n_5
    SLICE_X67Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.835    -0.838    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X67Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][6]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    Aquila_SoC/RISCV_CORE0/profile_unit_i/computation_cycle_cnt_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.367ns (82.134%)  route 0.080ns (17.866%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.596    -0.568    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X73Y99         FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]/Q
                         net (fo=3, routed)           0.079    -0.348    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[4][0]_0[1]
    SLICE_X73Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.187 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.186    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][0]_i_1_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.121 r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][4]_i_1_n_5
    SLICE_X73Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.862    -0.811    Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_out1
    SLICE_X73Y100        FDRE                                         r  Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][6]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    Aquila_SoC/RISCV_CORE0/profile_unit_i/stall_data_hazard_cnt_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clock_Generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y35      Aquila_SoC/RISCV_CORE0/Execute/MulDiv/mul0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y37      Aquila_SoC/RISCV_CORE0/Execute/MulDiv/mul0_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13     Aquila_SoC/TCM/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13     Aquila_SoC/TCM/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     Aquila_SoC/TCM/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     Aquila_SoC/TCM/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14     Aquila_SoC/TCM/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14     Aquila_SoC/TCM/RAM_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12     Aquila_SoC/TCM/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12     Aquila_SoC/TCM/RAM_reg_0_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y96     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y96     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y95     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y96     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y96     Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/BPU_BHT/RAM_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Clock_Generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/uart_xstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.871ns  (logic 4.475ns (34.764%)  route 8.396ns (65.236%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.626    -0.914    UART/clk_out1
    SLICE_X39Y70         FDRE                                         r  UART/uart_xstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  UART/uart_xstate_reg[0]/Q
                         net (fo=12, routed)          0.901     0.443    UART/uart_xstate_reg[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I0_O)        0.124     0.567 r  UART/uart_tx_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.670     1.238    UART/uart_tx_OBUF_inst_i_7_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.362 r  UART/uart_tx_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.640     2.002    UART/uart_tx_OBUF_inst_i_6_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.126 r  UART/uart_tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.608     2.734    UART/uart_tx_OBUF_inst_i_4_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.124     2.858 r  UART/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.577     8.435    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    11.957 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.957    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/uart_xstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.733ns  (logic 1.409ns (37.757%)  route 2.323ns (62.243%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.559    -0.605    UART/clk_out1
    SLICE_X39Y70         FDRE                                         r  UART/uart_xstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 f  UART/uart_xstate_reg[0]/Q
                         net (fo=12, routed)          0.191    -0.274    UART/uart_xstate_reg[0]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  UART/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.133     1.904    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.128 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.128    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Generator/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    Clock_Generator/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    Clock_Generator/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  Clock_Generator/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    Clock_Generator/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  Clock_Generator/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Generator/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Clock_Generator/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  Clock_Generator/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    Clock_Generator/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Clock_Generator/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    Clock_Generator/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  Clock_Generator/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            UART/uart_rxdff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 1.526ns (23.751%)  route 4.900ns (76.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           4.900     6.427    UART/D[0]
    SLICE_X37Y72         FDRE                                         r  UART/uart_rxdff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.505    -1.515    UART/clk_out1
    SLICE_X37Y72         FDRE                                         r  UART/uart_rxdff_reg[0]/C

Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 1.631ns (26.977%)  route 4.415ns (73.023%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           3.281     4.788    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.912 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           1.135     6.047    usr_reset
    SLICE_X53Y89         FDSE                                         r  rst_sr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.502    -1.518    clk
    SLICE_X53Y89         FDSE                                         r  rst_sr_reg[4]/C

Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.904ns  (logic 1.631ns (27.630%)  route 4.273ns (72.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           3.281     4.788    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.912 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           0.992     5.904    usr_reset
    SLICE_X53Y84         FDSE                                         r  rst_sr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.498    -1.522    clk
    SLICE_X53Y84         FDSE                                         r  rst_sr_reg[3]/C

Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.631ns (29.798%)  route 3.843ns (70.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           3.281     4.788    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.912 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           0.562     5.474    usr_reset
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.495    -1.525    clk
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[0]/C

Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.631ns (29.798%)  route 3.843ns (70.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           3.281     4.788    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.912 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           0.562     5.474    usr_reset
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.495    -1.525    clk
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[1]/C

Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.631ns (29.798%)  route 3.843ns (70.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           3.281     4.788    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.912 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           0.562     5.474    usr_reset
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        1.495    -1.525    clk
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.320ns (16.284%)  route 1.644ns (83.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           1.444     1.719    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           0.200     1.964    usr_reset
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.824    -0.849    clk
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[0]/C

Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.320ns (16.284%)  route 1.644ns (83.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           1.444     1.719    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           0.200     1.964    usr_reset
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.824    -0.849    clk
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[1]/C

Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.320ns (16.284%)  route 1.644ns (83.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           1.444     1.719    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           0.200     1.964    usr_reset
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.824    -0.849    clk
    SLICE_X59Y77         FDSE                                         r  rst_sr_reg[2]/C

Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.153ns  (logic 0.320ns (14.851%)  route 1.834ns (85.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           1.444     1.719    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           0.390     2.153    usr_reset
    SLICE_X53Y84         FDSE                                         r  rst_sr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.828    -0.845    clk
    SLICE_X53Y84         FDSE                                         r  rst_sr_reg[3]/C

Slack:                    inf
  Source:                 resetn_i
                            (input port)
  Destination:            rst_sr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.208ns  (logic 0.320ns (14.482%)  route 1.888ns (85.518%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  resetn_i (IN)
                         net (fo=0)                   0.000     0.000    resetn_i
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  resetn_i_IBUF_inst/O
                         net (fo=1, routed)           1.444     1.719    resetn_i_IBUF
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  rst_sr[4]_i_1/O
                         net (fo=5, routed)           0.445     2.208    usr_reset
    SLICE_X53Y89         FDSE                                         r  rst_sr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.832    -0.841    clk
    SLICE_X53Y89         FDSE                                         r  rst_sr_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            UART/uart_rxdff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.419ns  (logic 0.294ns (12.145%)  route 2.125ns (87.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.125     2.419    UART/D[0]
    SLICE_X37Y72         FDRE                                         r  UART/uart_rxdff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Clock_Generator/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_Generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clock_Generator/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clock_Generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clock_Generator/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clock_Generator/inst/clkout1_buf/O
                         net (fo=4307, routed)        0.828    -0.845    UART/clk_out1
    SLICE_X37Y72         FDRE                                         r  UART/uart_rxdff_reg[0]/C





