
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-116-generic) on Sun Aug 04 13:50:08 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGeneration/atax_MEDIUM_tree_red'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 239.871 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:71:33)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:71:51)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:71:67)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:71:83)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:85:35)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:85:53)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:85:69)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:85:85)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:99:68)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:99:86)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:99:102)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:99:118)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:120:68)
WARNING: [HLS 207-5292] unused parameter 'vx' (code_generated.cpp:120:86)
WARNING: [HLS 207-5292] unused parameter 'vy' (code_generated.cpp:120:102)
WARNING: [HLS 207-5292] unused parameter 'vtmp' (code_generated.cpp:120:118)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.89 seconds. CPU system time: 0.68 seconds. Elapsed time: 12.16 seconds; current allocated memory: 243.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 608 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,720 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,814 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,589 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,529 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 849,570 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,038 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,040 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,101 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,497 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 20,115 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,713 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,713 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,713 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,729 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,762 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGeneration/atax_MEDIUM_tree_red/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:127:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:129:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:106:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_108_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:108:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_3' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:90:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_3' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_4' (code_generated.cpp:127:20) in function 'task3' completely with a factor of 2 (code_generated.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_5' (code_generated.cpp:129:20) in function 'task3' completely with a factor of 130 (code_generated.cpp:120:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_4' (code_generated.cpp:106:20) in function 'task2' completely with a factor of 390 (code_generated.cpp:99:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_5' (code_generated.cpp:108:20) in function 'task2' completely with a factor of 2 (code_generated.cpp:99:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_3' (code_generated.cpp:90:19) in function 'task1' completely with a factor of 195 (code_generated.cpp:85:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_3' (code_generated.cpp:76:19) in function 'task0' completely with a factor of 205 (code_generated.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 2ul>::_S_ref(float const (&) [2], unsigned long)' into 'std::array<float, 2ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_y(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_tmp(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_A(float (*) [410], hls::vector<float, 2ul>*)' (code_generated.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_x(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_tmp(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_y(float*, hls::vector<float, 2ul>*)' (code_generated.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'y': Complete partitioning on dimension 1. (code_generated.cpp:153:8)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (code_generated.cpp:154:11)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 2 on dimension 1. (code_generated.cpp:155:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Complete partitioning on dimension 1. (code_generated.cpp:156:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vx' with compact=none mode in 64-bits (code_generated.cpp:141:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy' with compact=none mode in 64-bits (code_generated.cpp:141:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vtmp' with compact=none mode in 64-bits (code_generated.cpp:141:0)
INFO: [HLS 214-115] Multiple burst reads of length 205 and bit width 64 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_y'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 195 and bit width 64 in loop 'VITIS_LOOP_23_1'(code_generated.cpp:23:19) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:23:19)
INFO: [HLS 214-115] Multiple burst reads of length 79950 and bit width 64 in loop 'VITIS_LOOP_32_1'(code_generated.cpp:32:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 205 and bit width 64 in loop 'VITIS_LOOP_43_1'(code_generated.cpp:43:19) has been inferred on bundle 'kernel_x'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:43:19)
INFO: [HLS 214-115] Multiple burst writes of length 195 and bit width 64 in loop 'VITIS_LOOP_62_1'(code_generated.cpp:62:19) has been inferred on bundle 'kernel_tmp'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:62:19)
INFO: [HLS 214-115] Multiple burst writes of length 205 and bit width 64 in loop 'VITIS_LOOP_52_1'(code_generated.cpp:52:19) has been inferred on bundle 'kernel_y'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:52:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 74.38 seconds. CPU system time: 1.36 seconds. Elapsed time: 84.29 seconds; current allocated memory: 249.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 249.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 24.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 24.93 seconds; current allocated memory: 269.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.35 seconds; current allocated memory: 302.266 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'task3' (code_generated.cpp:124:31)...518 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 67.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 68 seconds; current allocated memory: 347.992 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_124_2'(code_generated.cpp:124:27) and 'VITIS_LOOP_125_3'(code_generated.cpp:125:31) in function 'task3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_124_2' (code_generated.cpp:124:27) in function 'task3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (code_generated.cpp:32:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 67.31 seconds. CPU system time: 0.24 seconds. Elapsed time: 67.58 seconds; current allocated memory: 732.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.94 seconds. CPU system time: 0.11 seconds. Elapsed time: 15.92 seconds; current allocated memory: 745.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.89 seconds; current allocated memory: 745.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 745.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 5.01 seconds; current allocated memory: 745.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tmp_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.63 seconds; current allocated memory: 755.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 755.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 755.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 755.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 6 seconds; current allocated memory: 789.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.07 seconds; current allocated memory: 789.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 3.95 seconds; current allocated memory: 789.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 4 seconds; current allocated memory: 789.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.16 seconds; current allocated memory: 789.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 5.1 seconds; current allocated memory: 789.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 3.14 seconds; current allocated memory: 789.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.83 seconds; current allocated memory: 789.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.95 seconds; current allocated memory: 789.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 789.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_88_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 789.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 3.72 seconds; current allocated memory: 789.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_104_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln112', code_generated.cpp:112) of variable 'add28_s', code_generated.cpp:112 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:112) on local variable 'tmp_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_104_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln112', code_generated.cpp:112) of variable 'add28_s', code_generated.cpp:112 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:112) on local variable 'tmp_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_104_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln112', code_generated.cpp:112) of variable 'add28_s', code_generated.cpp:112 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:112) on local variable 'tmp_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_104_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln112', code_generated.cpp:112) of variable 'add28_s', code_generated.cpp:112 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:112) on local variable 'tmp_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task2' (loop 'VITIS_LOOP_104_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('tmp_0_0_write_ln112', code_generated.cpp:112) of variable 'add28_s', code_generated.cpp:112 on local variable 'tmp_0_0' and 'load' operation 32 bit ('tmp_0_0_load', code_generated.cpp:112) on local variable 'tmp_0_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 25, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 83.19 seconds. CPU system time: 0.1 seconds. Elapsed time: 97.95 seconds; current allocated memory: 852.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.98 seconds; current allocated memory: 852.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'.
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write operation ('y_0_write_ln133', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133) and wire read operation ('y_0_read', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write operation ('y_0_write_ln133', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133) and wire read operation ('y_0_read', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write operation ('y_0_write_ln133', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133) and wire read operation ('y_0_read', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write operation ('y_0_write_ln133', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133) and wire read operation ('y_0_read', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between wire write operation ('y_0_write_ln133', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133) and wire read operation ('y_0_read', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between wire write operation ('y_0_write_ln133', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133) and wire read operation ('y_0_read', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between wire write operation ('y_0_write_ln133', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133) and wire read operation ('y_0_read', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'task3' (loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between wire write operation ('y_0_write_ln133', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133) and wire read operation ('y_0_read', code_generated.cpp:133) on port 'y_0' (code_generated.cpp:133).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 98, loop 'VITIS_LOOP_124_2_VITIS_LOOP_125_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 112.29 seconds. CPU system time: 0.13 seconds. Elapsed time: 118.52 seconds; current allocated memory: 931.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.95 seconds; current allocated memory: 931.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tmp_Pipeline_VITIS_LOOP_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.67 seconds; current allocated memory: 931.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 10.69 seconds; current allocated memory: 931.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.87 seconds; current allocated memory: 933.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.29 seconds; current allocated memory: 935.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_y_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 7.69 seconds; current allocated memory: 939.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.18 seconds; current allocated memory: 939.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.52 seconds; current allocated memory: 941.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 9.75 seconds; current allocated memory: 943.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.8 seconds; current allocated memory: 969.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.38 seconds; current allocated memory: 969.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_y_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_y_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 30.82 seconds; current allocated memory: 976.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.11 seconds; current allocated memory: 994.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tmp_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_tmp_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_tmp_Pipeline_VITIS_LOOP_23_1/m_axi_kernel_tmp_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tmp_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 15.93 seconds; current allocated memory: 1005.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1023.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' is 31200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 32760 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_x_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x_Pipeline_VITIS_LOOP_43_1/m_axi_kernel_x_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 6765, found 2 HDL expressions with this fanout: ((trunc_ln74_fu_4152_p1 == 1'd0) & (icmp_ln74_fu_4140_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)), ((trunc_ln74_fu_4152_p1 == 1'd1) & (icmp_ln74_fu_4140_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 6435, found 2 HDL expressions with this fanout: ((trunc_ln88_fu_3952_p1 == 1'd0) & (icmp_ln88_fu_3940_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)), ((trunc_ln88_fu_3952_p1 == 1'd1) & (icmp_ln88_fu_3940_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task2' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task2' is 25024 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 130 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.42 seconds. CPU system time: 0.36 seconds. Elapsed time: 11.33 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3' pipeline 'VITIS_LOOP_124_2_VITIS_LOOP_125_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 10400 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_411_8_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 390 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.55 seconds. CPU system time: 0.22 seconds. Elapsed time: 8.45 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tmp_Pipeline_VITIS_LOOP_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_tmp_Pipeline_VITIS_LOOP_62_1' pipeline 'VITIS_LOOP_62_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_tmp_Pipeline_VITIS_LOOP_62_1/m_axi_kernel_tmp_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_391_9_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tmp_Pipeline_VITIS_LOOP_62_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.15 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_y_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_y_Pipeline_VITIS_LOOP_52_1' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_y_Pipeline_VITIS_LOOP_52_1/m_axi_kernel_y_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_411_9_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_y_Pipeline_VITIS_LOOP_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.01 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_tmp' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vtmp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vA', 'vx', 'vy', 'vtmp' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 12480 from HDL expression: ((grp_task2_fu_8858_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.17 seconds. CPU system time: 0.25 seconds. Elapsed time: 5.04 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.99 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.71 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.88 seconds. CPU system time: 0.12 seconds. Elapsed time: 9.14 seconds; current allocated memory: 2.181 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 502.89 seconds. CPU system time: 4.91 seconds. Elapsed time: 799.55 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1334.191 ; gain = 133.875 ; free physical = 302997 ; free virtual = 435487
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Aug  4 14:05:05 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 41.98 seconds. CPU system time: 2.36 seconds. Elapsed time: 89.2 seconds; current allocated memory: 9.059 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 547.23 seconds. Total CPU system time: 7.92 seconds. Total elapsed time: 915.5 seconds; peak allocated memory: 2.181 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Aug  4 14:05:22 2024...
