INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/musta/Documents/Vivado/Counter/Counter.srcs/sources_1/imports/Up_Counter/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/musta/Documents/Vivado/Counter/Counter.srcs/sources_1/imports/Up_Counter/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/musta/Documents/Vivado/Counter/Counter.srcs/sim_1/imports/Up_Counter/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
