
NUCLEO_TFG_v1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084b8  08000254  08000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800870c  0800870c  0000970c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800874c  0800874c  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800874c  0800874c  0000974c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008754  08008754  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008754  08008754  00009754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008758  08008758  00009758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800875c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  20000010  0800876c  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  0800876c  0000a2a0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000163f9  00000000  00000000  0000a046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025e0  00000000  00000000  0002043f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a8  00000000  00000000  00022a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cbd  00000000  00000000  00023ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d661  00000000  00000000  00024785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015249  00000000  00000000  00051de6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00121fcc  00000000  00000000  0006702f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00188ffb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000472c  00000000  00000000  00189040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0018d76c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000254 <__do_global_dtors_aux>:
 8000254:	b510      	push	{r4, lr}
 8000256:	4c05      	ldr	r4, [pc, #20]	@ (800026c <__do_global_dtors_aux+0x18>)
 8000258:	7823      	ldrb	r3, [r4, #0]
 800025a:	b933      	cbnz	r3, 800026a <__do_global_dtors_aux+0x16>
 800025c:	4b04      	ldr	r3, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x1c>)
 800025e:	b113      	cbz	r3, 8000266 <__do_global_dtors_aux+0x12>
 8000260:	4804      	ldr	r0, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x20>)
 8000262:	f3af 8000 	nop.w
 8000266:	2301      	movs	r3, #1
 8000268:	7023      	strb	r3, [r4, #0]
 800026a:	bd10      	pop	{r4, pc}
 800026c:	20000010 	.word	0x20000010
 8000270:	00000000 	.word	0x00000000
 8000274:	080086f4 	.word	0x080086f4

08000278 <frame_dummy>:
 8000278:	b508      	push	{r3, lr}
 800027a:	4b03      	ldr	r3, [pc, #12]	@ (8000288 <frame_dummy+0x10>)
 800027c:	b11b      	cbz	r3, 8000286 <frame_dummy+0xe>
 800027e:	4903      	ldr	r1, [pc, #12]	@ (800028c <frame_dummy+0x14>)
 8000280:	4803      	ldr	r0, [pc, #12]	@ (8000290 <frame_dummy+0x18>)
 8000282:	f3af 8000 	nop.w
 8000286:	bd08      	pop	{r3, pc}
 8000288:	00000000 	.word	0x00000000
 800028c:	20000014 	.word	0x20000014
 8000290:	080086f4 	.word	0x080086f4

08000294 <__aeabi_uldivmod>:
 8000294:	b953      	cbnz	r3, 80002ac <__aeabi_uldivmod+0x18>
 8000296:	b94a      	cbnz	r2, 80002ac <__aeabi_uldivmod+0x18>
 8000298:	2900      	cmp	r1, #0
 800029a:	bf08      	it	eq
 800029c:	2800      	cmpeq	r0, #0
 800029e:	bf1c      	itt	ne
 80002a0:	f04f 31ff 	movne.w	r1, #4294967295
 80002a4:	f04f 30ff 	movne.w	r0, #4294967295
 80002a8:	f000 b9b0 	b.w	800060c <__aeabi_idiv0>
 80002ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b4:	f000 f806 	bl	80002c4 <__udivmoddi4>
 80002b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c0:	b004      	add	sp, #16
 80002c2:	4770      	bx	lr

080002c4 <__udivmoddi4>:
 80002c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ca:	4688      	mov	r8, r1
 80002cc:	4604      	mov	r4, r0
 80002ce:	468e      	mov	lr, r1
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d14a      	bne.n	800036a <__udivmoddi4+0xa6>
 80002d4:	428a      	cmp	r2, r1
 80002d6:	4617      	mov	r7, r2
 80002d8:	d95f      	bls.n	800039a <__udivmoddi4+0xd6>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	b14e      	cbz	r6, 80002f4 <__udivmoddi4+0x30>
 80002e0:	f1c6 0320 	rsb	r3, r6, #32
 80002e4:	fa01 fe06 	lsl.w	lr, r1, r6
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	40b4      	lsls	r4, r6
 80002ec:	fa20 f303 	lsr.w	r3, r0, r3
 80002f0:	ea43 0e0e 	orr.w	lr, r3, lr
 80002f4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f8:	fa1f fc87 	uxth.w	ip, r7
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fbbe f1f8 	udiv	r1, lr, r8
 8000302:	fb08 ee11 	mls	lr, r8, r1, lr
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x5e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f101 30ff 	add.w	r0, r1, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x5c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 8154 	bhi.w	80005c8 <__udivmoddi4+0x304>
 8000320:	4601      	mov	r1, r0
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	b2a2      	uxth	r2, r4
 8000326:	fbb3 f0f8 	udiv	r0, r3, r8
 800032a:	fb08 3310 	mls	r3, r8, r0, r3
 800032e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000332:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000336:	4594      	cmp	ip, r2
 8000338:	d90b      	bls.n	8000352 <__udivmoddi4+0x8e>
 800033a:	18ba      	adds	r2, r7, r2
 800033c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000340:	bf2c      	ite	cs
 8000342:	2401      	movcs	r4, #1
 8000344:	2400      	movcc	r4, #0
 8000346:	4594      	cmp	ip, r2
 8000348:	d902      	bls.n	8000350 <__udivmoddi4+0x8c>
 800034a:	2c00      	cmp	r4, #0
 800034c:	f000 813f 	beq.w	80005ce <__udivmoddi4+0x30a>
 8000350:	4618      	mov	r0, r3
 8000352:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000356:	eba2 020c 	sub.w	r2, r2, ip
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa2>
 800035e:	40f2      	lsrs	r2, r6
 8000360:	2300      	movs	r3, #0
 8000362:	e9c5 2300 	strd	r2, r3, [r5]
 8000366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xb6>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb0>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa2>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d14e      	bne.n	8000420 <__udivmoddi4+0x15c>
 8000382:	4543      	cmp	r3, r8
 8000384:	f0c0 8112 	bcc.w	80005ac <__udivmoddi4+0x2e8>
 8000388:	4282      	cmp	r2, r0
 800038a:	f240 810f 	bls.w	80005ac <__udivmoddi4+0x2e8>
 800038e:	4608      	mov	r0, r1
 8000390:	2d00      	cmp	r5, #0
 8000392:	d0e8      	beq.n	8000366 <__udivmoddi4+0xa2>
 8000394:	e9c5 4e00 	strd	r4, lr, [r5]
 8000398:	e7e5      	b.n	8000366 <__udivmoddi4+0xa2>
 800039a:	2a00      	cmp	r2, #0
 800039c:	f000 80ac 	beq.w	80004f8 <__udivmoddi4+0x234>
 80003a0:	fab2 f682 	clz	r6, r2
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	f040 80bb 	bne.w	8000520 <__udivmoddi4+0x25c>
 80003aa:	1a8b      	subs	r3, r1, r2
 80003ac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003b0:	b2bc      	uxth	r4, r7
 80003b2:	2101      	movs	r1, #1
 80003b4:	0c02      	lsrs	r2, r0, #16
 80003b6:	b280      	uxth	r0, r0
 80003b8:	fbb3 fcfe 	udiv	ip, r3, lr
 80003bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003c4:	fb04 f20c 	mul.w	r2, r4, ip
 80003c8:	429a      	cmp	r2, r3
 80003ca:	d90e      	bls.n	80003ea <__udivmoddi4+0x126>
 80003cc:	18fb      	adds	r3, r7, r3
 80003ce:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d2:	bf2c      	ite	cs
 80003d4:	f04f 0901 	movcs.w	r9, #1
 80003d8:	f04f 0900 	movcc.w	r9, #0
 80003dc:	429a      	cmp	r2, r3
 80003de:	d903      	bls.n	80003e8 <__udivmoddi4+0x124>
 80003e0:	f1b9 0f00 	cmp.w	r9, #0
 80003e4:	f000 80ec 	beq.w	80005c0 <__udivmoddi4+0x2fc>
 80003e8:	46c4      	mov	ip, r8
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80003f4:	fb04 f408 	mul.w	r4, r4, r8
 80003f8:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003fc:	4294      	cmp	r4, r2
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x154>
 8000400:	18ba      	adds	r2, r7, r2
 8000402:	f108 33ff 	add.w	r3, r8, #4294967295
 8000406:	bf2c      	ite	cs
 8000408:	2001      	movcs	r0, #1
 800040a:	2000      	movcc	r0, #0
 800040c:	4294      	cmp	r4, r2
 800040e:	d902      	bls.n	8000416 <__udivmoddi4+0x152>
 8000410:	2800      	cmp	r0, #0
 8000412:	f000 80d1 	beq.w	80005b8 <__udivmoddi4+0x2f4>
 8000416:	4698      	mov	r8, r3
 8000418:	1b12      	subs	r2, r2, r4
 800041a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 800041e:	e79d      	b.n	800035c <__udivmoddi4+0x98>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa08 f401 	lsl.w	r4, r8, r1
 800042a:	fa00 f901 	lsl.w	r9, r0, r1
 800042e:	fa22 f706 	lsr.w	r7, r2, r6
 8000432:	fa28 f806 	lsr.w	r8, r8, r6
 8000436:	408a      	lsls	r2, r1
 8000438:	431f      	orrs	r7, r3
 800043a:	fa20 f306 	lsr.w	r3, r0, r6
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	4323      	orrs	r3, r4
 8000442:	fa1f fc87 	uxth.w	ip, r7
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fbb8 fef0 	udiv	lr, r8, r0
 800044c:	fb00 881e 	mls	r8, r0, lr, r8
 8000450:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000454:	fb0e f80c 	mul.w	r8, lr, ip
 8000458:	45a0      	cmp	r8, r4
 800045a:	d90e      	bls.n	800047a <__udivmoddi4+0x1b6>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000462:	bf2c      	ite	cs
 8000464:	f04f 0b01 	movcs.w	fp, #1
 8000468:	f04f 0b00 	movcc.w	fp, #0
 800046c:	45a0      	cmp	r8, r4
 800046e:	d903      	bls.n	8000478 <__udivmoddi4+0x1b4>
 8000470:	f1bb 0f00 	cmp.w	fp, #0
 8000474:	f000 80b8 	beq.w	80005e8 <__udivmoddi4+0x324>
 8000478:	46d6      	mov	lr, sl
 800047a:	eba4 0408 	sub.w	r4, r4, r8
 800047e:	fa1f f883 	uxth.w	r8, r3
 8000482:	fbb4 f3f0 	udiv	r3, r4, r0
 8000486:	fb00 4413 	mls	r4, r0, r3, r4
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000492:	45a4      	cmp	ip, r4
 8000494:	d90e      	bls.n	80004b4 <__udivmoddi4+0x1f0>
 8000496:	193c      	adds	r4, r7, r4
 8000498:	f103 30ff 	add.w	r0, r3, #4294967295
 800049c:	bf2c      	ite	cs
 800049e:	f04f 0801 	movcs.w	r8, #1
 80004a2:	f04f 0800 	movcc.w	r8, #0
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d903      	bls.n	80004b2 <__udivmoddi4+0x1ee>
 80004aa:	f1b8 0f00 	cmp.w	r8, #0
 80004ae:	f000 809f 	beq.w	80005f0 <__udivmoddi4+0x32c>
 80004b2:	4603      	mov	r3, r0
 80004b4:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b8:	eba4 040c 	sub.w	r4, r4, ip
 80004bc:	fba0 ec02 	umull	lr, ip, r0, r2
 80004c0:	4564      	cmp	r4, ip
 80004c2:	4673      	mov	r3, lr
 80004c4:	46e0      	mov	r8, ip
 80004c6:	d302      	bcc.n	80004ce <__udivmoddi4+0x20a>
 80004c8:	d107      	bne.n	80004da <__udivmoddi4+0x216>
 80004ca:	45f1      	cmp	r9, lr
 80004cc:	d205      	bcs.n	80004da <__udivmoddi4+0x216>
 80004ce:	ebbe 0302 	subs.w	r3, lr, r2
 80004d2:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004d6:	3801      	subs	r0, #1
 80004d8:	46e0      	mov	r8, ip
 80004da:	b15d      	cbz	r5, 80004f4 <__udivmoddi4+0x230>
 80004dc:	ebb9 0203 	subs.w	r2, r9, r3
 80004e0:	eb64 0408 	sbc.w	r4, r4, r8
 80004e4:	fa04 f606 	lsl.w	r6, r4, r6
 80004e8:	fa22 f301 	lsr.w	r3, r2, r1
 80004ec:	40cc      	lsrs	r4, r1
 80004ee:	431e      	orrs	r6, r3
 80004f0:	e9c5 6400 	strd	r6, r4, [r5]
 80004f4:	2100      	movs	r1, #0
 80004f6:	e736      	b.n	8000366 <__udivmoddi4+0xa2>
 80004f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80004fc:	0c01      	lsrs	r1, r0, #16
 80004fe:	4614      	mov	r4, r2
 8000500:	b280      	uxth	r0, r0
 8000502:	4696      	mov	lr, r2
 8000504:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000508:	2620      	movs	r6, #32
 800050a:	4690      	mov	r8, r2
 800050c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000510:	4610      	mov	r0, r2
 8000512:	fbb1 f1f2 	udiv	r1, r1, r2
 8000516:	eba3 0308 	sub.w	r3, r3, r8
 800051a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051e:	e74b      	b.n	80003b8 <__udivmoddi4+0xf4>
 8000520:	40b7      	lsls	r7, r6
 8000522:	f1c6 0320 	rsb	r3, r6, #32
 8000526:	fa01 f206 	lsl.w	r2, r1, r6
 800052a:	fa21 f803 	lsr.w	r8, r1, r3
 800052e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000532:	fa20 f303 	lsr.w	r3, r0, r3
 8000536:	b2bc      	uxth	r4, r7
 8000538:	40b0      	lsls	r0, r6
 800053a:	4313      	orrs	r3, r2
 800053c:	0c02      	lsrs	r2, r0, #16
 800053e:	0c19      	lsrs	r1, r3, #16
 8000540:	b280      	uxth	r0, r0
 8000542:	fbb8 f9fe 	udiv	r9, r8, lr
 8000546:	fb0e 8819 	mls	r8, lr, r9, r8
 800054a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	4588      	cmp	r8, r1
 8000554:	d951      	bls.n	80005fa <__udivmoddi4+0x336>
 8000556:	1879      	adds	r1, r7, r1
 8000558:	f109 3cff 	add.w	ip, r9, #4294967295
 800055c:	bf2c      	ite	cs
 800055e:	f04f 0a01 	movcs.w	sl, #1
 8000562:	f04f 0a00 	movcc.w	sl, #0
 8000566:	4588      	cmp	r8, r1
 8000568:	d902      	bls.n	8000570 <__udivmoddi4+0x2ac>
 800056a:	f1ba 0f00 	cmp.w	sl, #0
 800056e:	d031      	beq.n	80005d4 <__udivmoddi4+0x310>
 8000570:	eba1 0108 	sub.w	r1, r1, r8
 8000574:	fbb1 f9fe 	udiv	r9, r1, lr
 8000578:	fb09 f804 	mul.w	r8, r9, r4
 800057c:	fb0e 1119 	mls	r1, lr, r9, r1
 8000580:	b29b      	uxth	r3, r3
 8000582:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000586:	4543      	cmp	r3, r8
 8000588:	d235      	bcs.n	80005f6 <__udivmoddi4+0x332>
 800058a:	18fb      	adds	r3, r7, r3
 800058c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000590:	bf2c      	ite	cs
 8000592:	f04f 0a01 	movcs.w	sl, #1
 8000596:	f04f 0a00 	movcc.w	sl, #0
 800059a:	4543      	cmp	r3, r8
 800059c:	d2bb      	bcs.n	8000516 <__udivmoddi4+0x252>
 800059e:	f1ba 0f00 	cmp.w	sl, #0
 80005a2:	d1b8      	bne.n	8000516 <__udivmoddi4+0x252>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e7b4      	b.n	8000516 <__udivmoddi4+0x252>
 80005ac:	1a84      	subs	r4, r0, r2
 80005ae:	eb68 0203 	sbc.w	r2, r8, r3
 80005b2:	2001      	movs	r0, #1
 80005b4:	4696      	mov	lr, r2
 80005b6:	e6eb      	b.n	8000390 <__udivmoddi4+0xcc>
 80005b8:	443a      	add	r2, r7
 80005ba:	f1a8 0802 	sub.w	r8, r8, #2
 80005be:	e72b      	b.n	8000418 <__udivmoddi4+0x154>
 80005c0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c4:	443b      	add	r3, r7
 80005c6:	e710      	b.n	80003ea <__udivmoddi4+0x126>
 80005c8:	3902      	subs	r1, #2
 80005ca:	443b      	add	r3, r7
 80005cc:	e6a9      	b.n	8000322 <__udivmoddi4+0x5e>
 80005ce:	443a      	add	r2, r7
 80005d0:	3802      	subs	r0, #2
 80005d2:	e6be      	b.n	8000352 <__udivmoddi4+0x8e>
 80005d4:	eba7 0808 	sub.w	r8, r7, r8
 80005d8:	f1a9 0c02 	sub.w	ip, r9, #2
 80005dc:	4441      	add	r1, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c9      	b.n	800057c <__udivmoddi4+0x2b8>
 80005e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80005ec:	443c      	add	r4, r7
 80005ee:	e744      	b.n	800047a <__udivmoddi4+0x1b6>
 80005f0:	3b02      	subs	r3, #2
 80005f2:	443c      	add	r4, r7
 80005f4:	e75e      	b.n	80004b4 <__udivmoddi4+0x1f0>
 80005f6:	4649      	mov	r1, r9
 80005f8:	e78d      	b.n	8000516 <__udivmoddi4+0x252>
 80005fa:	eba1 0108 	sub.w	r1, r1, r8
 80005fe:	46cc      	mov	ip, r9
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7b8      	b.n	800057c <__udivmoddi4+0x2b8>
 800060a:	bf00      	nop

0800060c <__aeabi_idiv0>:
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop

08000610 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000616:	463b      	mov	r3, r7
 8000618:	2220      	movs	r2, #32
 800061a:	2100      	movs	r1, #0
 800061c:	4618      	mov	r0, r3
 800061e:	f008 f83c 	bl	800869a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000622:	4b2a      	ldr	r3, [pc, #168]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000624:	4a2a      	ldr	r2, [pc, #168]	@ (80006d0 <MX_ADC1_Init+0xc0>)
 8000626:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000628:	4b28      	ldr	r3, [pc, #160]	@ (80006cc <MX_ADC1_Init+0xbc>)
 800062a:	2200      	movs	r2, #0
 800062c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800062e:	4b27      	ldr	r3, [pc, #156]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000630:	2200      	movs	r2, #0
 8000632:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000634:	4b25      	ldr	r3, [pc, #148]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000636:	2200      	movs	r2, #0
 8000638:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800063a:	4b24      	ldr	r3, [pc, #144]	@ (80006cc <MX_ADC1_Init+0xbc>)
 800063c:	2200      	movs	r2, #0
 800063e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000640:	4b22      	ldr	r3, [pc, #136]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000642:	2204      	movs	r2, #4
 8000644:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000646:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000648:	2200      	movs	r2, #0
 800064a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800064c:	4b1f      	ldr	r3, [pc, #124]	@ (80006cc <MX_ADC1_Init+0xbc>)
 800064e:	2200      	movs	r2, #0
 8000650:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000652:	4b1e      	ldr	r3, [pc, #120]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000654:	2201      	movs	r2, #1
 8000656:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000658:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <MX_ADC1_Init+0xbc>)
 800065a:	2200      	movs	r2, #0
 800065c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000660:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000662:	2200      	movs	r2, #0
 8000664:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000666:	4b19      	ldr	r3, [pc, #100]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000668:	2200      	movs	r2, #0
 800066a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800066c:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <MX_ADC1_Init+0xbc>)
 800066e:	2200      	movs	r2, #0
 8000670:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000676:	2200      	movs	r2, #0
 8000678:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <MX_ADC1_Init+0xbc>)
 800067c:	2200      	movs	r2, #0
 800067e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <MX_ADC1_Init+0xbc>)
 8000682:	2200      	movs	r2, #0
 8000684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000688:	4810      	ldr	r0, [pc, #64]	@ (80006cc <MX_ADC1_Init+0xbc>)
 800068a:	f001 f94f 	bl	800192c <HAL_ADC_Init>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8000694:	f000 fc32 	bl	8000efc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000698:	4b0e      	ldr	r3, [pc, #56]	@ (80006d4 <MX_ADC1_Init+0xc4>)
 800069a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800069c:	2306      	movs	r3, #6
 800069e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006a0:	2300      	movs	r3, #0
 80006a2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006a4:	237f      	movs	r3, #127	@ 0x7f
 80006a6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006a8:	2304      	movs	r3, #4
 80006aa:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b0:	463b      	mov	r3, r7
 80006b2:	4619      	mov	r1, r3
 80006b4:	4805      	ldr	r0, [pc, #20]	@ (80006cc <MX_ADC1_Init+0xbc>)
 80006b6:	f001 fc61 	bl	8001f7c <HAL_ADC_ConfigChannel>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80006c0:	f000 fc1c 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006c4:	bf00      	nop
 80006c6:	3720      	adds	r7, #32
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	2000002c 	.word	0x2000002c
 80006d0:	42028000 	.word	0x42028000
 80006d4:	25b00200 	.word	0x25b00200

080006d8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b088      	sub	sp, #32
 80006dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006de:	463b      	mov	r3, r7
 80006e0:	2220      	movs	r2, #32
 80006e2:	2100      	movs	r1, #0
 80006e4:	4618      	mov	r0, r3
 80006e6:	f007 ffd8 	bl	800869a <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000794 <MX_ADC2_Init+0xbc>)
 80006ec:	4a2a      	ldr	r2, [pc, #168]	@ (8000798 <MX_ADC2_Init+0xc0>)
 80006ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006f0:	4b28      	ldr	r3, [pc, #160]	@ (8000794 <MX_ADC2_Init+0xbc>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006f6:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <MX_ADC2_Init+0xbc>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006fc:	4b25      	ldr	r3, [pc, #148]	@ (8000794 <MX_ADC2_Init+0xbc>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000702:	4b24      	ldr	r3, [pc, #144]	@ (8000794 <MX_ADC2_Init+0xbc>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000708:	4b22      	ldr	r3, [pc, #136]	@ (8000794 <MX_ADC2_Init+0xbc>)
 800070a:	2204      	movs	r2, #4
 800070c:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800070e:	4b21      	ldr	r3, [pc, #132]	@ (8000794 <MX_ADC2_Init+0xbc>)
 8000710:	2200      	movs	r2, #0
 8000712:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000714:	4b1f      	ldr	r3, [pc, #124]	@ (8000794 <MX_ADC2_Init+0xbc>)
 8000716:	2200      	movs	r2, #0
 8000718:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800071a:	4b1e      	ldr	r3, [pc, #120]	@ (8000794 <MX_ADC2_Init+0xbc>)
 800071c:	2201      	movs	r2, #1
 800071e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000720:	4b1c      	ldr	r3, [pc, #112]	@ (8000794 <MX_ADC2_Init+0xbc>)
 8000722:	2200      	movs	r2, #0
 8000724:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000728:	4b1a      	ldr	r3, [pc, #104]	@ (8000794 <MX_ADC2_Init+0xbc>)
 800072a:	2200      	movs	r2, #0
 800072c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800072e:	4b19      	ldr	r3, [pc, #100]	@ (8000794 <MX_ADC2_Init+0xbc>)
 8000730:	2200      	movs	r2, #0
 8000732:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000734:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_ADC2_Init+0xbc>)
 8000736:	2200      	movs	r2, #0
 8000738:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc2.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <MX_ADC2_Init+0xbc>)
 800073e:	2200      	movs	r2, #0
 8000740:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_ADC2_Init+0xbc>)
 8000744:	2200      	movs	r2, #0
 8000746:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc2.Init.OversamplingMode = DISABLE;
 8000748:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <MX_ADC2_Init+0xbc>)
 800074a:	2200      	movs	r2, #0
 800074c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000750:	4810      	ldr	r0, [pc, #64]	@ (8000794 <MX_ADC2_Init+0xbc>)
 8000752:	f001 f8eb 	bl	800192c <HAL_ADC_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 800075c:	f000 fbce 	bl	8000efc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000760:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <MX_ADC2_Init+0xc4>)
 8000762:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000764:	2306      	movs	r3, #6
 8000766:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000768:	2300      	movs	r3, #0
 800076a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800076c:	237f      	movs	r3, #127	@ 0x7f
 800076e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000770:	2304      	movs	r3, #4
 8000772:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000774:	2300      	movs	r3, #0
 8000776:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000778:	463b      	mov	r3, r7
 800077a:	4619      	mov	r1, r3
 800077c:	4805      	ldr	r0, [pc, #20]	@ (8000794 <MX_ADC2_Init+0xbc>)
 800077e:	f001 fbfd 	bl	8001f7c <HAL_ADC_ConfigChannel>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
 8000788:	f000 fbb8 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	3720      	adds	r7, #32
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000094 	.word	0x20000094
 8000798:	42028100 	.word	0x42028100
 800079c:	04300002 	.word	0x04300002

080007a0 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b0c0      	sub	sp, #256	@ 0x100
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007b8:	f107 0318 	add.w	r3, r7, #24
 80007bc:	22d0      	movs	r2, #208	@ 0xd0
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f007 ff6a 	bl	800869a <memset>
  if(adcHandle->Instance==ADC1)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a50      	ldr	r2, [pc, #320]	@ (800090c <HAL_ADC_MspInit+0x16c>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d149      	bne.n	8000864 <HAL_ADC_MspInit+0xc4>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80007d0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80007d4:	f04f 0300 	mov.w	r3, #0
 80007d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80007dc:	2300      	movs	r3, #0
 80007de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007e2:	f107 0318 	add.w	r3, r7, #24
 80007e6:	4618      	mov	r0, r3
 80007e8:	f004 f8ac 	bl	8004944 <HAL_RCCEx_PeriphCLKConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <HAL_ADC_MspInit+0x56>
    {
      Error_Handler();
 80007f2:	f000 fb83 	bl	8000efc <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80007f6:	4b46      	ldr	r3, [pc, #280]	@ (8000910 <HAL_ADC_MspInit+0x170>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	3301      	adds	r3, #1
 80007fc:	4a44      	ldr	r2, [pc, #272]	@ (8000910 <HAL_ADC_MspInit+0x170>)
 80007fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000800:	4b43      	ldr	r3, [pc, #268]	@ (8000910 <HAL_ADC_MspInit+0x170>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2b01      	cmp	r3, #1
 8000806:	d10e      	bne.n	8000826 <HAL_ADC_MspInit+0x86>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000808:	4b42      	ldr	r3, [pc, #264]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 800080a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800080e:	4a41      	ldr	r2, [pc, #260]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 8000810:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000814:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000818:	4b3e      	ldr	r3, [pc, #248]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 800081a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800081e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000822:	617b      	str	r3, [r7, #20]
 8000824:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000826:	4b3b      	ldr	r3, [pc, #236]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 8000828:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800082c:	4a39      	ldr	r2, [pc, #228]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 800082e:	f043 0302 	orr.w	r3, r3, #2
 8000832:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000836:	4b37      	ldr	r3, [pc, #220]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 8000838:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800083c:	f003 0302 	and.w	r3, r3, #2
 8000840:	613b      	str	r3, [r7, #16]
 8000842:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000844:	2303      	movs	r3, #3
 8000846:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800084a:	2303      	movs	r3, #3
 800084c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000856:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800085a:	4619      	mov	r1, r3
 800085c:	482e      	ldr	r0, [pc, #184]	@ (8000918 <HAL_ADC_MspInit+0x178>)
 800085e:	f002 ff99 	bl	8003794 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000862:	e04d      	b.n	8000900 <HAL_ADC_MspInit+0x160>
  else if(adcHandle->Instance==ADC2)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a2c      	ldr	r2, [pc, #176]	@ (800091c <HAL_ADC_MspInit+0x17c>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d148      	bne.n	8000900 <HAL_ADC_MspInit+0x160>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800086e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000872:	f04f 0300 	mov.w	r3, #0
 8000876:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 800087a:	2300      	movs	r3, #0
 800087c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000880:	f107 0318 	add.w	r3, r7, #24
 8000884:	4618      	mov	r0, r3
 8000886:	f004 f85d 	bl	8004944 <HAL_RCCEx_PeriphCLKConfig>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <HAL_ADC_MspInit+0xf4>
      Error_Handler();
 8000890:	f000 fb34 	bl	8000efc <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 8000894:	4b1e      	ldr	r3, [pc, #120]	@ (8000910 <HAL_ADC_MspInit+0x170>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	3301      	adds	r3, #1
 800089a:	4a1d      	ldr	r2, [pc, #116]	@ (8000910 <HAL_ADC_MspInit+0x170>)
 800089c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800089e:	4b1c      	ldr	r3, [pc, #112]	@ (8000910 <HAL_ADC_MspInit+0x170>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d10e      	bne.n	80008c4 <HAL_ADC_MspInit+0x124>
      __HAL_RCC_ADC_CLK_ENABLE();
 80008a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 80008a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008ac:	4a19      	ldr	r2, [pc, #100]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 80008ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008b6:	4b17      	ldr	r3, [pc, #92]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 80008b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008c0:	60fb      	str	r3, [r7, #12]
 80008c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c4:	4b13      	ldr	r3, [pc, #76]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 80008c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008ca:	4a12      	ldr	r2, [pc, #72]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 80008cc:	f043 0301 	orr.w	r3, r3, #1
 80008d0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <HAL_ADC_MspInit+0x174>)
 80008d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008da:	f003 0301 	and.w	r3, r3, #1
 80008de:	60bb      	str	r3, [r7, #8]
 80008e0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008e2:	2302      	movs	r3, #2
 80008e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008e8:	2303      	movs	r3, #3
 80008ea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80008f8:	4619      	mov	r1, r3
 80008fa:	4809      	ldr	r0, [pc, #36]	@ (8000920 <HAL_ADC_MspInit+0x180>)
 80008fc:	f002 ff4a 	bl	8003794 <HAL_GPIO_Init>
}
 8000900:	bf00      	nop
 8000902:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	42028000 	.word	0x42028000
 8000910:	200000fc 	.word	0x200000fc
 8000914:	44020c00 	.word	0x44020c00
 8000918:	42020400 	.word	0x42020400
 800091c:	42028100 	.word	0x42028100
 8000920:	42020000 	.word	0x42020000

08000924 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000928:	4b20      	ldr	r3, [pc, #128]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 800092a:	4a21      	ldr	r2, [pc, #132]	@ (80009b0 <MX_FDCAN2_Init+0x8c>)
 800092c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800092e:	4b1f      	ldr	r3, [pc, #124]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000930:	2200      	movs	r2, #0
 8000932:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8000934:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000936:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800093a:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_EXTERNAL_LOOPBACK;
 800093c:	4b1b      	ldr	r3, [pc, #108]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 800093e:	2204      	movs	r2, #4
 8000940:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000942:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000944:	2200      	movs	r2, #0
 8000946:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000948:	4b18      	ldr	r3, [pc, #96]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 800094a:	2200      	movs	r2, #0
 800094c:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800094e:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000950:	2200      	movs	r2, #0
 8000952:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8000954:	4b15      	ldr	r3, [pc, #84]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000956:	2201      	movs	r2, #1
 8000958:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 13;
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 800095c:	220d      	movs	r2, #13
 800095e:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 86;
 8000960:	4b12      	ldr	r3, [pc, #72]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000962:	2256      	movs	r2, #86	@ 0x56
 8000964:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 13;
 8000966:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000968:	220d      	movs	r2, #13
 800096a:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 2;
 800096c:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 800096e:	2202      	movs	r2, #2
 8000970:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 12;
 8000972:	4b0e      	ldr	r3, [pc, #56]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000974:	220c      	movs	r2, #12
 8000976:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 12;
 8000978:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 800097a:	220c      	movs	r2, #12
 800097c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 12;
 800097e:	4b0b      	ldr	r3, [pc, #44]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000980:	220c      	movs	r2, #12
 8000982:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8000984:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000986:	2201      	movs	r2, #1
 8000988:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 800098a:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 800098c:	2200      	movs	r2, #0
 800098e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000990:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000992:	2200      	movs	r2, #0
 8000994:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000996:	4805      	ldr	r0, [pc, #20]	@ (80009ac <MX_FDCAN2_Init+0x88>)
 8000998:	f002 fad8 	bl	8002f4c <HAL_FDCAN_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_FDCAN2_Init+0x82>
  {
    Error_Handler();
 80009a2:	f000 faab 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	20000100 	.word	0x20000100
 80009b0:	4000a800 	.word	0x4000a800

080009b4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b0c0      	sub	sp, #256	@ 0x100
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009bc:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
 80009ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009cc:	f107 0318 	add.w	r3, r7, #24
 80009d0:	22d0      	movs	r2, #208	@ 0xd0
 80009d2:	2100      	movs	r1, #0
 80009d4:	4618      	mov	r0, r3
 80009d6:	f007 fe60 	bl	800869a <memset>
  if(fdcanHandle->Instance==FDCAN2)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a3a      	ldr	r2, [pc, #232]	@ (8000ac8 <HAL_FDCAN_MspInit+0x114>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d16b      	bne.n	8000abc <HAL_FDCAN_MspInit+0x108>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80009e4:	f04f 0200 	mov.w	r2, #0
 80009e8:	f04f 0304 	mov.w	r3, #4
 80009ec:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 80009f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009f8:	f107 0318 	add.w	r3, r7, #24
 80009fc:	4618      	mov	r0, r3
 80009fe:	f003 ffa1 	bl	8004944 <HAL_RCCEx_PeriphCLKConfig>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000a08:	f000 fa78 	bl	8000efc <Error_Handler>
    }

    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a0c:	4b2f      	ldr	r3, [pc, #188]	@ (8000acc <HAL_FDCAN_MspInit+0x118>)
 8000a0e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000a12:	4a2e      	ldr	r2, [pc, #184]	@ (8000acc <HAL_FDCAN_MspInit+0x118>)
 8000a14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a18:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8000acc <HAL_FDCAN_MspInit+0x118>)
 8000a1e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000a22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	4b28      	ldr	r3, [pc, #160]	@ (8000acc <HAL_FDCAN_MspInit+0x118>)
 8000a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a30:	4a26      	ldr	r2, [pc, #152]	@ (8000acc <HAL_FDCAN_MspInit+0x118>)
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a3a:	4b24      	ldr	r3, [pc, #144]	@ (8000acc <HAL_FDCAN_MspInit+0x118>)
 8000a3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a40:	f003 0301 	and.w	r3, r3, #1
 8000a44:	613b      	str	r3, [r7, #16]
 8000a46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a48:	4b20      	ldr	r3, [pc, #128]	@ (8000acc <HAL_FDCAN_MspInit+0x118>)
 8000a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8000acc <HAL_FDCAN_MspInit+0x118>)
 8000a50:	f043 0302 	orr.w	r3, r3, #2
 8000a54:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a58:	4b1c      	ldr	r3, [pc, #112]	@ (8000acc <HAL_FDCAN_MspInit+0x118>)
 8000a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PA0     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a66:	2301      	movs	r3, #1
 8000a68:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000a7e:	2309      	movs	r3, #9
 8000a80:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a84:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4811      	ldr	r0, [pc, #68]	@ (8000ad0 <HAL_FDCAN_MspInit+0x11c>)
 8000a8c:	f002 fe82 	bl	8003794 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a90:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a94:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000aaa:	2309      	movs	r3, #9
 8000aac:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4807      	ldr	r0, [pc, #28]	@ (8000ad4 <HAL_FDCAN_MspInit+0x120>)
 8000ab8:	f002 fe6c 	bl	8003794 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000abc:	bf00      	nop
 8000abe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	4000a800 	.word	0x4000a800
 8000acc:	44020c00 	.word	0x44020c00
 8000ad0:	42020000 	.word	0x42020000
 8000ad4:	42020400 	.word	0x42020400

08000ad8 <MX_GPIO_Init>:
     PA14(JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PA15(JTDI)   ------> DEBUG_JTDI
     PB3(JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ade:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <MX_GPIO_Init+0x50>)
 8000ae0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ae4:	4a10      	ldr	r2, [pc, #64]	@ (8000b28 <MX_GPIO_Init+0x50>)
 8000ae6:	f043 0301 	orr.w	r3, r3, #1
 8000aea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000aee:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <MX_GPIO_Init+0x50>)
 8000af0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afc:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <MX_GPIO_Init+0x50>)
 8000afe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b02:	4a09      	ldr	r2, [pc, #36]	@ (8000b28 <MX_GPIO_Init+0x50>)
 8000b04:	f043 0302 	orr.w	r3, r3, #2
 8000b08:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <MX_GPIO_Init+0x50>)
 8000b0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b12:	f003 0302 	and.w	r3, r3, #2
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	683b      	ldr	r3, [r7, #0]

}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	44020c00 	.word	0x44020c00

08000b2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b32:	f000 fb9d 	bl	8001270 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b36:	f000 f91b 	bl	8000d70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b3a:	f7ff ffcd 	bl	8000ad8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b3e:	f7ff fd67 	bl	8000610 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000b42:	f7ff fdc9 	bl	80006d8 <MX_ADC2_Init>
  MX_FDCAN2_Init();
 8000b46:	f7ff feed 	bl	8000924 <MX_FDCAN2_Init>

  /* USER CODE BEGIN 2 */
  // Calibrate ADCs for better accuracy
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000b4a:	217f      	movs	r1, #127	@ 0x7f
 8000b4c:	487b      	ldr	r0, [pc, #492]	@ (8000d3c <main+0x210>)
 8000b4e:	f001 ffef 	bl	8002b30 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8000b52:	217f      	movs	r1, #127	@ 0x7f
 8000b54:	487a      	ldr	r0, [pc, #488]	@ (8000d40 <main+0x214>)
 8000b56:	f001 ffeb 	bl	8002b30 <HAL_ADCEx_Calibration_Start>



  // Filtro: solo ID 0x111 a FIFO0
    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000b5a:	4b7a      	ldr	r3, [pc, #488]	@ (8000d44 <main+0x218>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
    sFilterConfig.FilterIndex = 0;
 8000b60:	4b78      	ldr	r3, [pc, #480]	@ (8000d44 <main+0x218>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000b66:	4b77      	ldr	r3, [pc, #476]	@ (8000d44 <main+0x218>)
 8000b68:	2202      	movs	r2, #2
 8000b6a:	609a      	str	r2, [r3, #8]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000b6c:	4b75      	ldr	r3, [pc, #468]	@ (8000d44 <main+0x218>)
 8000b6e:	2201      	movs	r2, #1
 8000b70:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterID1 = 0x111;
 8000b72:	4b74      	ldr	r3, [pc, #464]	@ (8000d44 <main+0x218>)
 8000b74:	f240 1211 	movw	r2, #273	@ 0x111
 8000b78:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterID2 = 0x7FF;
 8000b7a:	4b72      	ldr	r3, [pc, #456]	@ (8000d44 <main+0x218>)
 8000b7c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000b80:	615a      	str	r2, [r3, #20]

    if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) Error_Handler();
 8000b82:	4970      	ldr	r1, [pc, #448]	@ (8000d44 <main+0x218>)
 8000b84:	4870      	ldr	r0, [pc, #448]	@ (8000d48 <main+0x21c>)
 8000b86:	f002 fb3b 	bl	8003200 <HAL_FDCAN_ConfigFilter>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <main+0x68>
 8000b90:	f000 f9b4 	bl	8000efc <Error_Handler>

    // Header TX
    TxHeader.Identifier = 0x111;
 8000b94:	4b6d      	ldr	r3, [pc, #436]	@ (8000d4c <main+0x220>)
 8000b96:	f240 1211 	movw	r2, #273	@ 0x111
 8000b9a:	601a      	str	r2, [r3, #0]
    TxHeader.IdType = FDCAN_STANDARD_ID;
 8000b9c:	4b6b      	ldr	r3, [pc, #428]	@ (8000d4c <main+0x220>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	605a      	str	r2, [r3, #4]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000ba2:	4b6a      	ldr	r3, [pc, #424]	@ (8000d4c <main+0x220>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
    TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8000ba8:	4b68      	ldr	r3, [pc, #416]	@ (8000d4c <main+0x220>)
 8000baa:	2209      	movs	r2, #9
 8000bac:	60da      	str	r2, [r3, #12]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000bae:	4b67      	ldr	r3, [pc, #412]	@ (8000d4c <main+0x220>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	611a      	str	r2, [r3, #16]
    TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000bb4:	4b65      	ldr	r3, [pc, #404]	@ (8000d4c <main+0x220>)
 8000bb6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000bba:	615a      	str	r2, [r3, #20]
    TxHeader.FDFormat = FDCAN_FD_CAN;
 8000bbc:	4b63      	ldr	r3, [pc, #396]	@ (8000d4c <main+0x220>)
 8000bbe:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000bc2:	619a      	str	r2, [r3, #24]
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000bc4:	4b61      	ldr	r3, [pc, #388]	@ (8000d4c <main+0x220>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	61da      	str	r2, [r3, #28]
    TxHeader.MessageMarker = 0;
 8000bca:	4b60      	ldr	r3, [pc, #384]	@ (8000d4c <main+0x220>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	621a      	str	r2, [r3, #32]

    //Arrancar CAN
    if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) Error_Handler();
 8000bd0:	485d      	ldr	r0, [pc, #372]	@ (8000d48 <main+0x21c>)
 8000bd2:	f002 fb6f 	bl	80032b4 <HAL_FDCAN_Start>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <main+0xb4>
 8000bdc:	f000 f98e 	bl	8000efc <Error_Handler>

  /* USER CODE END 2 */


  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000be0:	4b5b      	ldr	r3, [pc, #364]	@ (8000d50 <main+0x224>)
 8000be2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000be6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000be8:	4b59      	ldr	r3, [pc, #356]	@ (8000d50 <main+0x224>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000bee:	4b58      	ldr	r3, [pc, #352]	@ (8000d50 <main+0x224>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000bf4:	4b56      	ldr	r3, [pc, #344]	@ (8000d50 <main+0x224>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000bfa:	4b55      	ldr	r3, [pc, #340]	@ (8000d50 <main+0x224>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000c00:	4953      	ldr	r1, [pc, #332]	@ (8000d50 <main+0x224>)
 8000c02:	2000      	movs	r0, #0
 8000c04:	f000 fa7a 	bl	80010fc <BSP_COM_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <main+0xe6>
  {
    Error_Handler();
 8000c0e:	f000 f975 	bl	8000efc <Error_Handler>
  while (1)
  {
	  static uint32_t slow_counter = 0;

	  //ACELERADOR
	  ADC_Select_S1();
 8000c12:	f000 f923 	bl	8000e5c <ADC_Select_S1>
	  HAL_ADC_Start(&hadc1);
 8000c16:	4849      	ldr	r0, [pc, #292]	@ (8000d3c <main+0x210>)
 8000c18:	f000 ffdc 	bl	8001bd4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c20:	4846      	ldr	r0, [pc, #280]	@ (8000d3c <main+0x210>)
 8000c22:	f001 f8c5 	bl	8001db0 <HAL_ADC_PollForConversion>
	  raw = HAL_ADC_GetValue(&hadc1);
 8000c26:	4845      	ldr	r0, [pc, #276]	@ (8000d3c <main+0x210>)
 8000c28:	f001 f99a 	bl	8001f60 <HAL_ADC_GetValue>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	b29a      	uxth	r2, r3
 8000c30:	4b48      	ldr	r3, [pc, #288]	@ (8000d54 <main+0x228>)
 8000c32:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 8000c34:	4841      	ldr	r0, [pc, #260]	@ (8000d3c <main+0x210>)
 8000c36:	f001 f887 	bl	8001d48 <HAL_ADC_Stop>

	  ADC_Select_S2();
 8000c3a:	f000 f937 	bl	8000eac <ADC_Select_S2>
	  HAL_ADC_Start(&hadc1);
 8000c3e:	483f      	ldr	r0, [pc, #252]	@ (8000d3c <main+0x210>)
 8000c40:	f000 ffc8 	bl	8001bd4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000c44:	f04f 31ff 	mov.w	r1, #4294967295
 8000c48:	483c      	ldr	r0, [pc, #240]	@ (8000d3c <main+0x210>)
 8000c4a:	f001 f8b1 	bl	8001db0 <HAL_ADC_PollForConversion>
	  raw2 = HAL_ADC_GetValue(&hadc1);
 8000c4e:	483b      	ldr	r0, [pc, #236]	@ (8000d3c <main+0x210>)
 8000c50:	f001 f986 	bl	8001f60 <HAL_ADC_GetValue>
 8000c54:	4603      	mov	r3, r0
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	4b3f      	ldr	r3, [pc, #252]	@ (8000d58 <main+0x22c>)
 8000c5a:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 8000c5c:	4837      	ldr	r0, [pc, #220]	@ (8000d3c <main+0x210>)
 8000c5e:	f001 f873 	bl	8001d48 <HAL_ADC_Stop>

	  //FRENO
	  HAL_ADC_Start(&hadc2);
 8000c62:	4837      	ldr	r0, [pc, #220]	@ (8000d40 <main+0x214>)
 8000c64:	f000 ffb6 	bl	8001bd4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8000c68:	f04f 31ff 	mov.w	r1, #4294967295
 8000c6c:	4834      	ldr	r0, [pc, #208]	@ (8000d40 <main+0x214>)
 8000c6e:	f001 f89f 	bl	8001db0 <HAL_ADC_PollForConversion>
	  brake_sensor = HAL_ADC_GetValue(&hadc2);
 8000c72:	4833      	ldr	r0, [pc, #204]	@ (8000d40 <main+0x214>)
 8000c74:	f001 f974 	bl	8001f60 <HAL_ADC_GetValue>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	4b37      	ldr	r3, [pc, #220]	@ (8000d5c <main+0x230>)
 8000c7e:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc2);
 8000c80:	482f      	ldr	r0, [pc, #188]	@ (8000d40 <main+0x214>)
 8000c82:	f001 f861 	bl	8001d48 <HAL_ADC_Stop>

	  //EMPAQUETAR CAN
	  TxData[0] = (raw >> 8) & 0xFF;
 8000c86:	4b33      	ldr	r3, [pc, #204]	@ (8000d54 <main+0x228>)
 8000c88:	881b      	ldrh	r3, [r3, #0]
 8000c8a:	0a1b      	lsrs	r3, r3, #8
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	4b33      	ldr	r3, [pc, #204]	@ (8000d60 <main+0x234>)
 8000c92:	701a      	strb	r2, [r3, #0]
	  TxData[1] = raw & 0xFF;
 8000c94:	4b2f      	ldr	r3, [pc, #188]	@ (8000d54 <main+0x228>)
 8000c96:	881b      	ldrh	r3, [r3, #0]
 8000c98:	b2da      	uxtb	r2, r3
 8000c9a:	4b31      	ldr	r3, [pc, #196]	@ (8000d60 <main+0x234>)
 8000c9c:	705a      	strb	r2, [r3, #1]

	  TxData[2] = (raw2 >> 8) & 0xFF;
 8000c9e:	4b2e      	ldr	r3, [pc, #184]	@ (8000d58 <main+0x22c>)
 8000ca0:	881b      	ldrh	r3, [r3, #0]
 8000ca2:	0a1b      	lsrs	r3, r3, #8
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8000d60 <main+0x234>)
 8000caa:	709a      	strb	r2, [r3, #2]
	  TxData[3] = raw2 & 0xFF;
 8000cac:	4b2a      	ldr	r3, [pc, #168]	@ (8000d58 <main+0x22c>)
 8000cae:	881b      	ldrh	r3, [r3, #0]
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8000d60 <main+0x234>)
 8000cb4:	70da      	strb	r2, [r3, #3]

	  TxData[4] = (brake_sensor >> 8) & 0xFF;
 8000cb6:	4b29      	ldr	r3, [pc, #164]	@ (8000d5c <main+0x230>)
 8000cb8:	881b      	ldrh	r3, [r3, #0]
 8000cba:	0a1b      	lsrs	r3, r3, #8
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	b2da      	uxtb	r2, r3
 8000cc0:	4b27      	ldr	r3, [pc, #156]	@ (8000d60 <main+0x234>)
 8000cc2:	711a      	strb	r2, [r3, #4]
	  TxData[5] = brake_sensor & 0xFF;
 8000cc4:	4b25      	ldr	r3, [pc, #148]	@ (8000d5c <main+0x230>)
 8000cc6:	881b      	ldrh	r3, [r3, #0]
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	4b25      	ldr	r3, [pc, #148]	@ (8000d60 <main+0x234>)
 8000ccc:	715a      	strb	r2, [r3, #5]


	  //Envio
	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, TxData) != HAL_OK) Error_Handler();
 8000cce:	4a24      	ldr	r2, [pc, #144]	@ (8000d60 <main+0x234>)
 8000cd0:	491e      	ldr	r1, [pc, #120]	@ (8000d4c <main+0x220>)
 8000cd2:	481d      	ldr	r0, [pc, #116]	@ (8000d48 <main+0x21c>)
 8000cd4:	f002 fb16 	bl	8003304 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <main+0x1b6>
 8000cde:	f000 f90d 	bl	8000efc <Error_Handler>

	  // Esperar RX (loopback)
	  while (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan2, FDCAN_RX_FIFO0) == 0) { }
 8000ce2:	bf00      	nop
 8000ce4:	2140      	movs	r1, #64	@ 0x40
 8000ce6:	4818      	ldr	r0, [pc, #96]	@ (8000d48 <main+0x21c>)
 8000ce8:	f002 fc58 	bl	800359c <HAL_FDCAN_GetRxFifoFillLevel>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d0f8      	beq.n	8000ce4 <main+0x1b8>

	  //Leer RX
	  if (HAL_FDCAN_GetRxMessage(&hfdcan2, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) Error_Handler();
 8000cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d64 <main+0x238>)
 8000cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8000d68 <main+0x23c>)
 8000cf6:	2140      	movs	r1, #64	@ 0x40
 8000cf8:	4813      	ldr	r0, [pc, #76]	@ (8000d48 <main+0x21c>)
 8000cfa:	f002 fb47 	bl	800338c <HAL_FDCAN_GetRxMessage>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <main+0x1dc>
 8000d04:	f000 f8fa 	bl	8000efc <Error_Handler>

	  uint16_t received;
	  received = (RxData[0] << 8) | RxData[1];
 8000d08:	4b16      	ldr	r3, [pc, #88]	@ (8000d64 <main+0x238>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	b21b      	sxth	r3, r3
 8000d0e:	021b      	lsls	r3, r3, #8
 8000d10:	b21a      	sxth	r2, r3
 8000d12:	4b14      	ldr	r3, [pc, #80]	@ (8000d64 <main+0x238>)
 8000d14:	785b      	ldrb	r3, [r3, #1]
 8000d16:	b21b      	sxth	r3, r3
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	80fb      	strh	r3, [r7, #6]

	  //SENSORES SECUNDARIOS (cada 20 ciclos)
	  if (++slow_counter >= 20)
 8000d1e:	4b13      	ldr	r3, [pc, #76]	@ (8000d6c <main+0x240>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	3301      	adds	r3, #1
 8000d24:	4a11      	ldr	r2, [pc, #68]	@ (8000d6c <main+0x240>)
 8000d26:	6013      	str	r3, [r2, #0]
 8000d28:	4b10      	ldr	r3, [pc, #64]	@ (8000d6c <main+0x240>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b13      	cmp	r3, #19
 8000d2e:	f67f af70 	bls.w	8000c12 <main+0xe6>
	  {
	      slow_counter = 0;
 8000d32:	4b0e      	ldr	r3, [pc, #56]	@ (8000d6c <main+0x240>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
  {
 8000d38:	e76b      	b.n	8000c12 <main+0xe6>
 8000d3a:	bf00      	nop
 8000d3c:	2000002c 	.word	0x2000002c
 8000d40:	20000094 	.word	0x20000094
 8000d44:	2000017c 	.word	0x2000017c
 8000d48:	20000100 	.word	0x20000100
 8000d4c:	20000194 	.word	0x20000194
 8000d50:	20000164 	.word	0x20000164
 8000d54:	20000174 	.word	0x20000174
 8000d58:	20000176 	.word	0x20000176
 8000d5c:	20000178 	.word	0x20000178
 8000d60:	200001e0 	.word	0x200001e0
 8000d64:	200001ec 	.word	0x200001ec
 8000d68:	200001b8 	.word	0x200001b8
 8000d6c:	200001f8 	.word	0x200001f8

08000d70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b09c      	sub	sp, #112	@ 0x70
 8000d74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d76:	f107 0320 	add.w	r3, r7, #32
 8000d7a:	2250      	movs	r2, #80	@ 0x50
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f007 fc8b 	bl	800869a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d84:	f107 0308 	add.w	r3, r7, #8
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
 8000d92:	611a      	str	r2, [r3, #16]
 8000d94:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d96:	4b2f      	ldr	r3, [pc, #188]	@ (8000e54 <SystemClock_Config+0xe4>)
 8000d98:	691b      	ldr	r3, [r3, #16]
 8000d9a:	4a2e      	ldr	r2, [pc, #184]	@ (8000e54 <SystemClock_Config+0xe4>)
 8000d9c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000da0:	6113      	str	r3, [r2, #16]
 8000da2:	4b2c      	ldr	r3, [pc, #176]	@ (8000e54 <SystemClock_Config+0xe4>)
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000dae:	bf00      	nop
 8000db0:	4b28      	ldr	r3, [pc, #160]	@ (8000e54 <SystemClock_Config+0xe4>)
 8000db2:	695b      	ldr	r3, [r3, #20]
 8000db4:	f003 0308 	and.w	r3, r3, #8
 8000db8:	2b08      	cmp	r3, #8
 8000dba:	d1f9      	bne.n	8000db0 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_CSI;
 8000dbc:	2312      	movs	r3, #18
 8000dbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8000dc4:	2308      	movs	r3, #8
 8000dc6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc8:	2340      	movs	r3, #64	@ 0x40
 8000dca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000dcc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000dd2:	2320      	movs	r3, #32
 8000dd4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000dde:	2301      	movs	r3, #1
 8000de0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000de2:	2332      	movs	r3, #50	@ 0x32
 8000de4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000de6:	2302      	movs	r3, #2
 8000de8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000dea:	2304      	movs	r3, #4
 8000dec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000dee:	2302      	movs	r3, #2
 8000df0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8000df2:	2308      	movs	r3, #8
 8000df4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dfe:	f107 0320 	add.w	r3, r7, #32
 8000e02:	4618      	mov	r0, r3
 8000e04:	f002 fe24 	bl	8003a50 <HAL_RCC_OscConfig>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000e0e:	f000 f875 	bl	8000efc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e12:	231f      	movs	r3, #31
 8000e14:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e2a:	f107 0308 	add.w	r3, r7, #8
 8000e2e:	2101      	movs	r1, #1
 8000e30:	4618      	mov	r0, r3
 8000e32:	f003 fa45 	bl	80042c0 <HAL_RCC_ClockConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000e3c:	f000 f85e 	bl	8000efc <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 8000e40:	4b05      	ldr	r3, [pc, #20]	@ (8000e58 <SystemClock_Config+0xe8>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a04      	ldr	r2, [pc, #16]	@ (8000e58 <SystemClock_Config+0xe8>)
 8000e46:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000e4a:	6013      	str	r3, [r2, #0]
}
 8000e4c:	bf00      	nop
 8000e4e:	3770      	adds	r7, #112	@ 0x70
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	44020800 	.word	0x44020800
 8000e58:	40022000 	.word	0x40022000

08000e5c <ADC_Select_S1>:

/* USER CODE BEGIN 4 */
void ADC_Select_S1 (void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000e62:	463b      	mov	r3, r7
 8000e64:	2220      	movs	r2, #32
 8000e66:	2100      	movs	r1, #0
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f007 fc16 	bl	800869a <memset>
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_9;
 8000e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea4 <ADC_Select_S1+0x48>)
 8000e70:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e72:	2306      	movs	r3, #6
 8000e74:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e7a:	237f      	movs	r3, #127	@ 0x7f
 8000e7c:	60fb      	str	r3, [r7, #12]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e7e:	2304      	movs	r3, #4
 8000e80:	613b      	str	r3, [r7, #16]
	  sConfig.Offset = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e86:	463b      	mov	r3, r7
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4807      	ldr	r0, [pc, #28]	@ (8000ea8 <ADC_Select_S1+0x4c>)
 8000e8c:	f001 f876 	bl	8001f7c <HAL_ADC_ConfigChannel>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <ADC_Select_S1+0x3e>
	  {
	    Error_Handler();
 8000e96:	f000 f831 	bl	8000efc <Error_Handler>
	  }
}
 8000e9a:	bf00      	nop
 8000e9c:	3720      	adds	r7, #32
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	25b00200 	.word	0x25b00200
 8000ea8:	2000002c 	.word	0x2000002c

08000eac <ADC_Select_S2>:

void ADC_Select_S2 (void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b088      	sub	sp, #32
 8000eb0:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000eb2:	463b      	mov	r3, r7
 8000eb4:	2220      	movs	r2, #32
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f007 fbee 	bl	800869a <memset>
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_5;
 8000ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef4 <ADC_Select_S2+0x48>)
 8000ec0:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ec2:	2306      	movs	r3, #6
 8000ec4:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60bb      	str	r3, [r7, #8]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000eca:	237f      	movs	r3, #127	@ 0x7f
 8000ecc:	60fb      	str	r3, [r7, #12]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ece:	2304      	movs	r3, #4
 8000ed0:	613b      	str	r3, [r7, #16]
	  sConfig.Offset = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4807      	ldr	r0, [pc, #28]	@ (8000ef8 <ADC_Select_S2+0x4c>)
 8000edc:	f001 f84e 	bl	8001f7c <HAL_ADC_ConfigChannel>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <ADC_Select_S2+0x3e>
	  {
	    Error_Handler();
 8000ee6:	f000 f809 	bl	8000efc <Error_Handler>
	  }
}
 8000eea:	bf00      	nop
 8000eec:	3720      	adds	r7, #32
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	14f00020 	.word	0x14f00020
 8000ef8:	2000002c 	.word	0x2000002c

08000efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f00:	b672      	cpsid	i
}
 8000f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <Error_Handler+0x8>

08000f08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f16:	b480      	push	{r7}
 8000f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f1a:	bf00      	nop
 8000f1c:	e7fd      	b.n	8000f1a <NMI_Handler+0x4>

08000f1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f22:	bf00      	nop
 8000f24:	e7fd      	b.n	8000f22 <HardFault_Handler+0x4>

08000f26 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f2a:	bf00      	nop
 8000f2c:	e7fd      	b.n	8000f2a <MemManage_Handler+0x4>

08000f2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f32:	bf00      	nop
 8000f34:	e7fd      	b.n	8000f32 <BusFault_Handler+0x4>

08000f36 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f36:	b480      	push	{r7}
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f3a:	bf00      	nop
 8000f3c:	e7fd      	b.n	8000f3a <UsageFault_Handler+0x4>

08000f3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f42:	bf00      	nop
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f6c:	f000 fa1e 	bl	80013ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f000 f8a9 	bl	80010d0 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f8a:	4b35      	ldr	r3, [pc, #212]	@ (8001060 <SystemInit+0xdc>)
 8000f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f90:	4a33      	ldr	r2, [pc, #204]	@ (8001060 <SystemInit+0xdc>)
 8000f92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f96:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000f9a:	4b32      	ldr	r3, [pc, #200]	@ (8001064 <SystemInit+0xe0>)
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000fa0:	4b30      	ldr	r3, [pc, #192]	@ (8001064 <SystemInit+0xe0>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000fa6:	4b2f      	ldr	r3, [pc, #188]	@ (8001064 <SystemInit+0xe0>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000fac:	4b2d      	ldr	r3, [pc, #180]	@ (8001064 <SystemInit+0xe0>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	492c      	ldr	r1, [pc, #176]	@ (8001064 <SystemInit+0xe0>)
 8000fb2:	4b2d      	ldr	r3, [pc, #180]	@ (8001068 <SystemInit+0xe4>)
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000fb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001064 <SystemInit+0xe0>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000fbe:	4b29      	ldr	r3, [pc, #164]	@ (8001064 <SystemInit+0xe0>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000fc4:	4b27      	ldr	r3, [pc, #156]	@ (8001064 <SystemInit+0xe0>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000fca:	4b26      	ldr	r3, [pc, #152]	@ (8001064 <SystemInit+0xe0>)
 8000fcc:	4a27      	ldr	r2, [pc, #156]	@ (800106c <SystemInit+0xe8>)
 8000fce:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000fd0:	4b24      	ldr	r3, [pc, #144]	@ (8001064 <SystemInit+0xe0>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000fd6:	4b23      	ldr	r3, [pc, #140]	@ (8001064 <SystemInit+0xe0>)
 8000fd8:	4a24      	ldr	r2, [pc, #144]	@ (800106c <SystemInit+0xe8>)
 8000fda:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000fdc:	4b21      	ldr	r3, [pc, #132]	@ (8001064 <SystemInit+0xe0>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000fe2:	4b20      	ldr	r3, [pc, #128]	@ (8001064 <SystemInit+0xe0>)
 8000fe4:	4a21      	ldr	r2, [pc, #132]	@ (800106c <SystemInit+0xe8>)
 8000fe6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000fe8:	4b1e      	ldr	r3, [pc, #120]	@ (8001064 <SystemInit+0xe0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000fee:	4b1d      	ldr	r3, [pc, #116]	@ (8001064 <SystemInit+0xe0>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a1c      	ldr	r2, [pc, #112]	@ (8001064 <SystemInit+0xe0>)
 8000ff4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ff8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8001064 <SystemInit+0xe0>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001000:	4b17      	ldr	r3, [pc, #92]	@ (8001060 <SystemInit+0xdc>)
 8001002:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001006:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001008:	4b19      	ldr	r3, [pc, #100]	@ (8001070 <SystemInit+0xec>)
 800100a:	699b      	ldr	r3, [r3, #24]
 800100c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001010:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001018:	d003      	beq.n	8001022 <SystemInit+0x9e>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001020:	d117      	bne.n	8001052 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001022:	4b13      	ldr	r3, [pc, #76]	@ (8001070 <SystemInit+0xec>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	2b00      	cmp	r3, #0
 800102c:	d005      	beq.n	800103a <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <SystemInit+0xec>)
 8001030:	4a10      	ldr	r2, [pc, #64]	@ (8001074 <SystemInit+0xf0>)
 8001032:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001034:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <SystemInit+0xec>)
 8001036:	4a10      	ldr	r2, [pc, #64]	@ (8001078 <SystemInit+0xf4>)
 8001038:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800103a:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <SystemInit+0xec>)
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	4a0c      	ldr	r2, [pc, #48]	@ (8001070 <SystemInit+0xec>)
 8001040:	f043 0302 	orr.w	r3, r3, #2
 8001044:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001046:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <SystemInit+0xec>)
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	4a09      	ldr	r2, [pc, #36]	@ (8001070 <SystemInit+0xec>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	61d3      	str	r3, [r2, #28]
  }
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	e000ed00 	.word	0xe000ed00
 8001064:	44020c00 	.word	0x44020c00
 8001068:	eae2eae3 	.word	0xeae2eae3
 800106c:	01010280 	.word	0x01010280
 8001070:	40022000 	.word	0x40022000
 8001074:	08192a3b 	.word	0x08192a3b
 8001078:	4c5d6e7f 	.word	0x4c5d6e7f

0800107c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800107c:	480d      	ldr	r0, [pc, #52]	@ (80010b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800107e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001080:	f7ff ff80 	bl	8000f84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001084:	480c      	ldr	r0, [pc, #48]	@ (80010b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001086:	490d      	ldr	r1, [pc, #52]	@ (80010bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001088:	4a0d      	ldr	r2, [pc, #52]	@ (80010c0 <LoopForever+0xe>)
  movs r3, #0
 800108a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800108c:	e002      	b.n	8001094 <LoopCopyDataInit>

0800108e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800108e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001092:	3304      	adds	r3, #4

08001094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001098:	d3f9      	bcc.n	800108e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800109a:	4a0a      	ldr	r2, [pc, #40]	@ (80010c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800109c:	4c0a      	ldr	r4, [pc, #40]	@ (80010c8 <LoopForever+0x16>)
  movs r3, #0
 800109e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a0:	e001      	b.n	80010a6 <LoopFillZerobss>

080010a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a4:	3204      	adds	r2, #4

080010a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a8:	d3fb      	bcc.n	80010a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010aa:	f007 faff 	bl	80086ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010ae:	f7ff fd3d 	bl	8000b2c <main>

080010b2 <LoopForever>:

LoopForever:
    b LoopForever
 80010b2:	e7fe      	b.n	80010b2 <LoopForever>
  ldr   r0, =_estack
 80010b4:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 80010b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010bc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80010c0:	0800875c 	.word	0x0800875c
  ldr r2, =_sbss
 80010c4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80010c8:	200002a0 	.word	0x200002a0

080010cc <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010cc:	e7fe      	b.n	80010cc <ADC1_IRQHandler>
	...

080010d0 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80010da:	79fa      	ldrb	r2, [r7, #7]
 80010dc:	4613      	mov	r3, r2
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	4413      	add	r3, r2
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	4a04      	ldr	r2, [pc, #16]	@ (80010f8 <BSP_PB_IRQHandler+0x28>)
 80010e6:	4413      	add	r3, r2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f001 fee7 	bl	8002ebc <HAL_EXTI_IRQHandler>
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200001fc 	.word	0x200001fc

080010fc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	6039      	str	r1, [r7, #0]
 8001106:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]

  if (COM >= COM_NBR)
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001112:	f06f 0301 	mvn.w	r3, #1
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	e018      	b.n	800114c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	2294      	movs	r2, #148	@ 0x94
 800111e:	fb02 f303 	mul.w	r3, r2, r3
 8001122:	4a0d      	ldr	r2, [pc, #52]	@ (8001158 <BSP_COM_Init+0x5c>)
 8001124:	4413      	add	r3, r2
 8001126:	4618      	mov	r0, r3
 8001128:	f000 f84c 	bl	80011c4 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	2294      	movs	r2, #148	@ 0x94
 8001130:	fb02 f303 	mul.w	r3, r2, r3
 8001134:	4a08      	ldr	r2, [pc, #32]	@ (8001158 <BSP_COM_Init+0x5c>)
 8001136:	4413      	add	r3, r2
 8001138:	6839      	ldr	r1, [r7, #0]
 800113a:	4618      	mov	r0, r3
 800113c:	f000 f80e 	bl	800115c <MX_USART_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d002      	beq.n	800114c <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001146:	f06f 0303 	mvn.w	r3, #3
 800114a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800114c:	68fb      	ldr	r3, [r7, #12]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000208 	.word	0x20000208

0800115c <MX_USART_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 8001166:	4b16      	ldr	r3, [pc, #88]	@ (80011c0 <MX_USART_Init+0x64>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	220c      	movs	r2, #12
 800117a:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	895b      	ldrh	r3, [r3, #10]
 8001180:	461a      	mov	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685a      	ldr	r2, [r3, #4]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	891b      	ldrh	r3, [r3, #8]
 8001192:	461a      	mov	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	899b      	ldrh	r3, [r3, #12]
 800119c:	461a      	mov	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011a8:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2200      	movs	r2, #0
 80011ae:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f006 fe4b 	bl	8007e4c <HAL_UART_Init>
 80011b6:	4603      	mov	r3, r0
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000004 	.word	0x20000004

080011c4 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	@ 0x28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80011cc:	4b26      	ldr	r3, [pc, #152]	@ (8001268 <COM1_MspInit+0xa4>)
 80011ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011d2:	4a25      	ldr	r2, [pc, #148]	@ (8001268 <COM1_MspInit+0xa4>)
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011dc:	4b22      	ldr	r3, [pc, #136]	@ (8001268 <COM1_MspInit+0xa4>)
 80011de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80011ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001268 <COM1_MspInit+0xa4>)
 80011ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001268 <COM1_MspInit+0xa4>)
 80011f2:	f043 0301 	orr.w	r3, r3, #1
 80011f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001268 <COM1_MspInit+0xa4>)
 80011fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001208:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <COM1_MspInit+0xa4>)
 800120a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800120e:	4a16      	ldr	r2, [pc, #88]	@ (8001268 <COM1_MspInit+0xa4>)
 8001210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001214:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001218:	4b13      	ldr	r3, [pc, #76]	@ (8001268 <COM1_MspInit+0xa4>)
 800121a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800121e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001222:	60bb      	str	r3, [r7, #8]
 8001224:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8001226:	2304      	movs	r3, #4
 8001228:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800122e:	2302      	movs	r3, #2
 8001230:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001232:	2301      	movs	r3, #1
 8001234:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001236:	2307      	movs	r3, #7
 8001238:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	4619      	mov	r1, r3
 8001240:	480a      	ldr	r0, [pc, #40]	@ (800126c <COM1_MspInit+0xa8>)
 8001242:	f002 faa7 	bl	8003794 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8001246:	2308      	movs	r3, #8
 8001248:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800124e:	2307      	movs	r3, #7
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001252:	f107 0314 	add.w	r3, r7, #20
 8001256:	4619      	mov	r1, r3
 8001258:	4804      	ldr	r0, [pc, #16]	@ (800126c <COM1_MspInit+0xa8>)
 800125a:	f002 fa9b 	bl	8003794 <HAL_GPIO_Init>
}
 800125e:	bf00      	nop
 8001260:	3728      	adds	r7, #40	@ 0x28
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	44020c00 	.word	0x44020c00
 800126c:	42020000 	.word	0x42020000

08001270 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001274:	2003      	movs	r0, #3
 8001276:	f001 fd4c 	bl	8002d12 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800127a:	f003 f9d9 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 800127e:	4602      	mov	r2, r0
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <HAL_Init+0x44>)
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	f003 030f 	and.w	r3, r3, #15
 8001288:	490b      	ldr	r1, [pc, #44]	@ (80012b8 <HAL_Init+0x48>)
 800128a:	5ccb      	ldrb	r3, [r1, r3]
 800128c:	fa22 f303 	lsr.w	r3, r2, r3
 8001290:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <HAL_Init+0x4c>)
 8001292:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001294:	2004      	movs	r0, #4
 8001296:	f001 fd83 	bl	8002da0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800129a:	200f      	movs	r0, #15
 800129c:	f000 f810 	bl	80012c0 <HAL_InitTick>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e002      	b.n	80012b0 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012aa:	f7ff fe2d 	bl	8000f08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	44020c00 	.word	0x44020c00
 80012b8:	0800870c 	.word	0x0800870c
 80012bc:	20000000 	.word	0x20000000

080012c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80012cc:	4b33      	ldr	r3, [pc, #204]	@ (800139c <HAL_InitTick+0xdc>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d101      	bne.n	80012d8 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e05c      	b.n	8001392 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80012d8:	4b31      	ldr	r3, [pc, #196]	@ (80013a0 <HAL_InitTick+0xe0>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0304 	and.w	r3, r3, #4
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	d10c      	bne.n	80012fe <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80012e4:	4b2f      	ldr	r3, [pc, #188]	@ (80013a4 <HAL_InitTick+0xe4>)
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	4b2c      	ldr	r3, [pc, #176]	@ (800139c <HAL_InitTick+0xdc>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	4619      	mov	r1, r3
 80012ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	e037      	b.n	800136e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80012fe:	f001 fda7 	bl	8002e50 <HAL_SYSTICK_GetCLKSourceConfig>
 8001302:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2b02      	cmp	r3, #2
 8001308:	d023      	beq.n	8001352 <HAL_InitTick+0x92>
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	2b02      	cmp	r3, #2
 800130e:	d82d      	bhi.n	800136c <HAL_InitTick+0xac>
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <HAL_InitTick+0x5e>
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d00d      	beq.n	8001338 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800131c:	e026      	b.n	800136c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800131e:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <HAL_InitTick+0xe4>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <HAL_InitTick+0xdc>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	4619      	mov	r1, r3
 8001328:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800132c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001330:	fbb2 f3f3 	udiv	r3, r2, r3
 8001334:	60fb      	str	r3, [r7, #12]
        break;
 8001336:	e01a      	b.n	800136e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001338:	4b18      	ldr	r3, [pc, #96]	@ (800139c <HAL_InitTick+0xdc>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	461a      	mov	r2, r3
 800133e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001342:	fbb3 f3f2 	udiv	r3, r3, r2
 8001346:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800134a:	fbb2 f3f3 	udiv	r3, r2, r3
 800134e:	60fb      	str	r3, [r7, #12]
        break;
 8001350:	e00d      	b.n	800136e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001352:	4b12      	ldr	r3, [pc, #72]	@ (800139c <HAL_InitTick+0xdc>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	461a      	mov	r2, r3
 8001358:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800135c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001360:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001364:	fbb2 f3f3 	udiv	r3, r2, r3
 8001368:	60fb      	str	r3, [r7, #12]
        break;
 800136a:	e000      	b.n	800136e <HAL_InitTick+0xae>
        break;
 800136c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800136e:	68f8      	ldr	r0, [r7, #12]
 8001370:	f001 fcf4 	bl	8002d5c <HAL_SYSTICK_Config>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e009      	b.n	8001392 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800137e:	2200      	movs	r2, #0
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	f04f 30ff 	mov.w	r0, #4294967295
 8001386:	f001 fccf 	bl	8002d28 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800138a:	4a07      	ldr	r2, [pc, #28]	@ (80013a8 <HAL_InitTick+0xe8>)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000000c 	.word	0x2000000c
 80013a0:	e000e010 	.word	0xe000e010
 80013a4:	20000000 	.word	0x20000000
 80013a8:	20000008 	.word	0x20000008

080013ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013b0:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <HAL_IncTick+0x20>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <HAL_IncTick+0x24>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	4a04      	ldr	r2, [pc, #16]	@ (80013d0 <HAL_IncTick+0x24>)
 80013be:	6013      	str	r3, [r2, #0]
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	2000000c 	.word	0x2000000c
 80013d0:	2000029c 	.word	0x2000029c

080013d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  return uwTick;
 80013d8:	4b03      	ldr	r3, [pc, #12]	@ (80013e8 <HAL_GetTick+0x14>)
 80013da:	681b      	ldr	r3, [r3, #0]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	2000029c 	.word	0x2000029c

080013ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	431a      	orrs	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	609a      	str	r2, [r3, #8]
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr

08001412 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001412:	b480      	push	{r7}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
 800141a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	431a      	orrs	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	609a      	str	r2, [r3, #8]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001462:	f043 0201 	orr.w	r2, r3, #1
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8001480:	4b06      	ldr	r3, [pc, #24]	@ (800149c <LL_ADC_EnableChannel0_GPIO+0x24>)
 8001482:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001486:	4a05      	ldr	r2, [pc, #20]	@ (800149c <LL_ADC_EnableChannel0_GPIO+0x24>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	42028000 	.word	0x42028000

080014a0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b087      	sub	sp, #28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
 80014ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	3360      	adds	r3, #96	@ 0x60
 80014b2:	461a      	mov	r2, r3
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <LL_ADC_SetOffset+0x44>)
 80014c2:	4013      	ands	r3, r2
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80014ca:	683a      	ldr	r2, [r7, #0]
 80014cc:	430a      	orrs	r2, r1
 80014ce:	4313      	orrs	r3, r2
 80014d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80014d8:	bf00      	nop
 80014da:	371c      	adds	r7, #28
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	03fff000 	.word	0x03fff000

080014e8 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3360      	adds	r3, #96	@ 0x60
 80014f6:	461a      	mov	r2, r3
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	4413      	add	r3, r2
 80014fe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001508:	4618      	mov	r0, r3
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001514:	b480      	push	{r7}
 8001516:	b087      	sub	sp, #28
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	3360      	adds	r3, #96	@ 0x60
 8001524:	461a      	mov	r2, r3
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	431a      	orrs	r2, r3
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800153e:	bf00      	nop
 8001540:	371c      	adds	r7, #28
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr

0800154a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800154a:	b480      	push	{r7}
 800154c:	b087      	sub	sp, #28
 800154e:	af00      	add	r7, sp, #0
 8001550:	60f8      	str	r0, [r7, #12]
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	3360      	adds	r3, #96	@ 0x60
 800155a:	461a      	mov	r2, r3
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	431a      	orrs	r2, r3
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001574:	bf00      	nop
 8001576:	371c      	adds	r7, #28
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001580:	b480      	push	{r7}
 8001582:	b087      	sub	sp, #28
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	3360      	adds	r3, #96	@ 0x60
 8001590:	461a      	mov	r2, r3
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	4413      	add	r3, r2
 8001598:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	431a      	orrs	r2, r3
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80015aa:	bf00      	nop
 80015ac:	371c      	adds	r7, #28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr

080015b6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b083      	sub	sp, #12
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
 80015be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	431a      	orrs	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	615a      	str	r2, [r3, #20]
}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d101      	bne.n	80015f4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80015f0:	2301      	movs	r3, #1
 80015f2:	e000      	b.n	80015f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001602:	b480      	push	{r7}
 8001604:	b087      	sub	sp, #28
 8001606:	af00      	add	r7, sp, #0
 8001608:	60f8      	str	r0, [r7, #12]
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	3330      	adds	r3, #48	@ 0x30
 8001612:	461a      	mov	r2, r3
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	0a1b      	lsrs	r3, r3, #8
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	f003 030c 	and.w	r3, r3, #12
 800161e:	4413      	add	r3, r2
 8001620:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	f003 031f 	and.w	r3, r3, #31
 800162c:	211f      	movs	r1, #31
 800162e:	fa01 f303 	lsl.w	r3, r1, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	401a      	ands	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	0e9b      	lsrs	r3, r3, #26
 800163a:	f003 011f 	and.w	r1, r3, #31
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	f003 031f 	and.w	r3, r3, #31
 8001644:	fa01 f303 	lsl.w	r3, r1, r3
 8001648:	431a      	orrs	r2, r3
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800164e:	bf00      	nop
 8001650:	371c      	adds	r7, #28
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800165a:	b480      	push	{r7}
 800165c:	b087      	sub	sp, #28
 800165e:	af00      	add	r7, sp, #0
 8001660:	60f8      	str	r0, [r7, #12]
 8001662:	60b9      	str	r1, [r7, #8]
 8001664:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	3314      	adds	r3, #20
 800166a:	461a      	mov	r2, r3
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	0e5b      	lsrs	r3, r3, #25
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	f003 0304 	and.w	r3, r3, #4
 8001676:	4413      	add	r3, r2
 8001678:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	0d1b      	lsrs	r3, r3, #20
 8001682:	f003 031f 	and.w	r3, r3, #31
 8001686:	2107      	movs	r1, #7
 8001688:	fa01 f303 	lsl.w	r3, r1, r3
 800168c:	43db      	mvns	r3, r3
 800168e:	401a      	ands	r2, r3
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	0d1b      	lsrs	r3, r3, #20
 8001694:	f003 031f 	and.w	r3, r3, #31
 8001698:	6879      	ldr	r1, [r7, #4]
 800169a:	fa01 f303 	lsl.w	r3, r1, r3
 800169e:	431a      	orrs	r2, r3
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80016a4:	bf00      	nop
 80016a6:	371c      	adds	r7, #28
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016c8:	43db      	mvns	r3, r3
 80016ca:	401a      	ands	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f003 0318 	and.w	r3, r3, #24
 80016d2:	4908      	ldr	r1, [pc, #32]	@ (80016f4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80016d4:	40d9      	lsrs	r1, r3
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	400b      	ands	r3, r1
 80016da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016de:	431a      	orrs	r2, r3
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80016e6:	bf00      	nop
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	000fffff 	.word	0x000fffff

080016f8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	f003 031f 	and.w	r3, r3, #31
}
 8001708:	4618      	mov	r0, r3
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001724:	4618      	mov	r0, r3
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001740:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	6093      	str	r3, [r2, #8]
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001764:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001768:	d101      	bne.n	800176e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800176a:	2301      	movs	r3, #1
 800176c:	e000      	b.n	8001770 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800176e:	2300      	movs	r3, #0
}
 8001770:	4618      	mov	r0, r3
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800178c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001790:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80017b8:	d101      	bne.n	80017be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80017ba:	2301      	movs	r3, #1
 80017bc:	e000      	b.n	80017c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80017be:	2300      	movs	r3, #0
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	370c      	adds	r7, #12
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80017dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017e0:	f043 0201 	orr.w	r2, r3, #1
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001804:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001808:	f043 0202 	orr.w	r2, r3, #2
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001810:	bf00      	nop
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	2b01      	cmp	r3, #1
 800182e:	d101      	bne.n	8001834 <LL_ADC_IsEnabled+0x18>
 8001830:	2301      	movs	r3, #1
 8001832:	e000      	b.n	8001836 <LL_ADC_IsEnabled+0x1a>
 8001834:	2300      	movs	r3, #0
}
 8001836:	4618      	mov	r0, r3
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b02      	cmp	r3, #2
 8001854:	d101      	bne.n	800185a <LL_ADC_IsDisableOngoing+0x18>
 8001856:	2301      	movs	r3, #1
 8001858:	e000      	b.n	800185c <LL_ADC_IsDisableOngoing+0x1a>
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001878:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800187c:	f043 0204 	orr.w	r2, r3, #4
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018a4:	f043 0210 	orr.w	r2, r3, #16
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	2b04      	cmp	r3, #4
 80018ca:	d101      	bne.n	80018d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80018cc:	2301      	movs	r3, #1
 80018ce:	e000      	b.n	80018d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018f2:	f043 0220 	orr.w	r2, r3, #32
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr

08001906 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 0308 	and.w	r3, r3, #8
 8001916:	2b08      	cmp	r3, #8
 8001918:	d101      	bne.n	800191e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800191a:	2301      	movs	r3, #1
 800191c:	e000      	b.n	8001920 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800192c:	b590      	push	{r4, r7, lr}
 800192e:	b089      	sub	sp, #36	@ 0x24
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001934:	2300      	movs	r3, #0
 8001936:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d101      	bne.n	8001946 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e136      	b.n	8001bb4 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001950:	2b00      	cmp	r3, #0
 8001952:	d109      	bne.n	8001968 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f7fe ff23 	bl	80007a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fef1 	bl	8001754 <LL_ADC_IsDeepPowerDownEnabled>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d004      	beq.n	8001982 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff fed7 	bl	8001730 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff ff0c 	bl	80017a4 <LL_ADC_IsInternalRegulatorEnabled>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d115      	bne.n	80019be <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff fef0 	bl	800177c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800199c:	4b87      	ldr	r3, [pc, #540]	@ (8001bbc <HAL_ADC_Init+0x290>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	099b      	lsrs	r3, r3, #6
 80019a2:	4a87      	ldr	r2, [pc, #540]	@ (8001bc0 <HAL_ADC_Init+0x294>)
 80019a4:	fba2 2303 	umull	r2, r3, r2, r3
 80019a8:	099b      	lsrs	r3, r3, #6
 80019aa:	3301      	adds	r3, #1
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80019b0:	e002      	b.n	80019b8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1f9      	bne.n	80019b2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff feee 	bl	80017a4 <LL_ADC_IsInternalRegulatorEnabled>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d10d      	bne.n	80019ea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d2:	f043 0210 	orr.w	r2, r3, #16
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019de:	f043 0201 	orr.w	r2, r3, #1
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff ff62 	bl	80018b8 <LL_ADC_REG_IsConversionOngoing>
 80019f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fa:	f003 0310 	and.w	r3, r3, #16
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f040 80cf 	bne.w	8001ba2 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f040 80cb 	bne.w	8001ba2 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a10:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a14:	f043 0202 	orr.w	r2, r3, #2
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff fefb 	bl	800181c <LL_ADC_IsEnabled>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d110      	bne.n	8001a4e <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a2c:	4865      	ldr	r0, [pc, #404]	@ (8001bc4 <HAL_ADC_Init+0x298>)
 8001a2e:	f7ff fef5 	bl	800181c <LL_ADC_IsEnabled>
 8001a32:	4604      	mov	r4, r0
 8001a34:	4864      	ldr	r0, [pc, #400]	@ (8001bc8 <HAL_ADC_Init+0x29c>)
 8001a36:	f7ff fef1 	bl	800181c <LL_ADC_IsEnabled>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	4323      	orrs	r3, r4
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d105      	bne.n	8001a4e <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	4619      	mov	r1, r3
 8001a48:	4860      	ldr	r0, [pc, #384]	@ (8001bcc <HAL_ADC_Init+0x2a0>)
 8001a4a:	f7ff fccf 	bl	80013ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	7e5b      	ldrb	r3, [r3, #25]
 8001a52:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a58:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001a5e:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001a64:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a6c:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d106      	bne.n	8001a8a <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a80:	3b01      	subs	r3, #1
 8001a82:	045b      	lsls	r3, r3, #17
 8001a84:	69ba      	ldr	r2, [r7, #24]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d009      	beq.n	8001aa6 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a96:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a9e:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	68da      	ldr	r2, [r3, #12]
 8001aac:	4b48      	ldr	r3, [pc, #288]	@ (8001bd0 <HAL_ADC_Init+0x2a4>)
 8001aae:	4013      	ands	r3, r2
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	6812      	ldr	r2, [r2, #0]
 8001ab4:	69b9      	ldr	r1, [r7, #24]
 8001ab6:	430b      	orrs	r3, r1
 8001ab8:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	430a      	orrs	r2, r1
 8001ace:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff16 	bl	8001906 <LL_ADC_INJ_IsConversionOngoing>
 8001ada:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d13d      	bne.n	8001b5e <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d13a      	bne.n	8001b5e <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	7e1b      	ldrb	r3, [r3, #24]
 8001aec:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001af4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8001af6:	4313      	orrs	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b04:	f023 0302 	bic.w	r3, r3, #2
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	6812      	ldr	r2, [r2, #0]
 8001b0c:	69b9      	ldr	r1, [r7, #24]
 8001b0e:	430b      	orrs	r3, r1
 8001b10:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d118      	bne.n	8001b4e <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001b26:	f023 0304 	bic.w	r3, r3, #4
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001b32:	4311      	orrs	r1, r2
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001b38:	4311      	orrs	r1, r2
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	431a      	orrs	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0201 	orr.w	r2, r2, #1
 8001b4a:	611a      	str	r2, [r3, #16]
 8001b4c:	e007      	b.n	8001b5e <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	691a      	ldr	r2, [r3, #16]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f022 0201 	bic.w	r2, r2, #1
 8001b5c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d10c      	bne.n	8001b80 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6c:	f023 010f 	bic.w	r1, r3, #15
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	1e5a      	subs	r2, r3, #1
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b7e:	e007      	b.n	8001b90 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f022 020f 	bic.w	r2, r2, #15
 8001b8e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b94:	f023 0303 	bic.w	r3, r3, #3
 8001b98:	f043 0201 	orr.w	r2, r3, #1
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ba0:	e007      	b.n	8001bb2 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba6:	f043 0210 	orr.w	r2, r3, #16
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bb2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3724      	adds	r7, #36	@ 0x24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd90      	pop	{r4, r7, pc}
 8001bbc:	20000000 	.word	0x20000000
 8001bc0:	053e2d63 	.word	0x053e2d63
 8001bc4:	42028000 	.word	0x42028000
 8001bc8:	42028100 	.word	0x42028100
 8001bcc:	42028300 	.word	0x42028300
 8001bd0:	fff04007 	.word	0xfff04007

08001bd4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001bdc:	4857      	ldr	r0, [pc, #348]	@ (8001d3c <HAL_ADC_Start+0x168>)
 8001bde:	f7ff fd8b 	bl	80016f8 <LL_ADC_GetMultimode>
 8001be2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fe65 	bl	80018b8 <LL_ADC_REG_IsConversionOngoing>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	f040 809c 	bne.w	8001d2e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d101      	bne.n	8001c04 <HAL_ADC_Start+0x30>
 8001c00:	2302      	movs	r3, #2
 8001c02:	e097      	b.n	8001d34 <HAL_ADC_Start+0x160>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 fe81 	bl	8002914 <ADC_Enable>
 8001c12:	4603      	mov	r3, r0
 8001c14:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c16:	7dfb      	ldrb	r3, [r7, #23]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f040 8083 	bne.w	8001d24 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c22:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c26:	f023 0301 	bic.w	r3, r3, #1
 8001c2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a42      	ldr	r2, [pc, #264]	@ (8001d40 <HAL_ADC_Start+0x16c>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d002      	beq.n	8001c42 <HAL_ADC_Start+0x6e>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	e000      	b.n	8001c44 <HAL_ADC_Start+0x70>
 8001c42:	4b40      	ldr	r3, [pc, #256]	@ (8001d44 <HAL_ADC_Start+0x170>)
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6812      	ldr	r2, [r2, #0]
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d002      	beq.n	8001c52 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d105      	bne.n	8001c5e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c56:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c6a:	d106      	bne.n	8001c7a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c70:	f023 0206 	bic.w	r2, r3, #6
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c78:	e002      	b.n	8001c80 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	221c      	movs	r2, #28
 8001c86:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a2a      	ldr	r2, [pc, #168]	@ (8001d40 <HAL_ADC_Start+0x16c>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d002      	beq.n	8001ca0 <HAL_ADC_Start+0xcc>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	e000      	b.n	8001ca2 <HAL_ADC_Start+0xce>
 8001ca0:	4b28      	ldr	r3, [pc, #160]	@ (8001d44 <HAL_ADC_Start+0x170>)
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6812      	ldr	r2, [r2, #0]
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d008      	beq.n	8001cbc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d005      	beq.n	8001cbc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	2b05      	cmp	r3, #5
 8001cb4:	d002      	beq.n	8001cbc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	2b09      	cmp	r3, #9
 8001cba:	d114      	bne.n	8001ce6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d007      	beq.n	8001cda <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cd2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fdc2 	bl	8001868 <LL_ADC_REG_StartConversion>
 8001ce4:	e025      	b.n	8001d32 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a12      	ldr	r2, [pc, #72]	@ (8001d40 <HAL_ADC_Start+0x16c>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d002      	beq.n	8001d02 <HAL_ADC_Start+0x12e>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	e000      	b.n	8001d04 <HAL_ADC_Start+0x130>
 8001d02:	4b10      	ldr	r3, [pc, #64]	@ (8001d44 <HAL_ADC_Start+0x170>)
 8001d04:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00f      	beq.n	8001d32 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d16:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d1a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d22:	e006      	b.n	8001d32 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001d2c:	e001      	b.n	8001d32 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	42028300 	.word	0x42028300
 8001d40:	42028100 	.word	0x42028100
 8001d44:	42028000 	.word	0x42028000

08001d48 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d101      	bne.n	8001d5e <HAL_ADC_Stop+0x16>
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	e023      	b.n	8001da6 <HAL_ADC_Stop+0x5e>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2201      	movs	r2, #1
 8001d62:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001d66:	2103      	movs	r1, #3
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f000 fd17 	bl	800279c <ADC_ConversionStop>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001d72:	7bfb      	ldrb	r3, [r7, #15]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d111      	bne.n	8001d9c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f000 fe4d 	bl	8002a18 <ADC_Disable>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d109      	bne.n	8001d9c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d8c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d90:	f023 0301 	bic.w	r3, r3, #1
 8001d94:	f043 0201 	orr.w	r2, r3, #1
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8001da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001dba:	4866      	ldr	r0, [pc, #408]	@ (8001f54 <HAL_ADC_PollForConversion+0x1a4>)
 8001dbc:	f7ff fc9c 	bl	80016f8 <LL_ADC_GetMultimode>
 8001dc0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d102      	bne.n	8001dd0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001dca:	2308      	movs	r3, #8
 8001dcc:	61fb      	str	r3, [r7, #28]
 8001dce:	e02a      	b.n	8001e26 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d005      	beq.n	8001de2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	2b05      	cmp	r3, #5
 8001dda:	d002      	beq.n	8001de2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	2b09      	cmp	r3, #9
 8001de0:	d111      	bne.n	8001e06 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d007      	beq.n	8001e00 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df4:	f043 0220 	orr.w	r2, r3, #32
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e0a4      	b.n	8001f4a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001e00:	2304      	movs	r3, #4
 8001e02:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001e04:	e00f      	b.n	8001e26 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001e06:	4853      	ldr	r0, [pc, #332]	@ (8001f54 <HAL_ADC_PollForConversion+0x1a4>)
 8001e08:	f7ff fc84 	bl	8001714 <LL_ADC_GetMultiDMATransfer>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d007      	beq.n	8001e22 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e16:	f043 0220 	orr.w	r2, r3, #32
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e093      	b.n	8001f4a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001e22:	2304      	movs	r3, #4
 8001e24:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001e26:	f7ff fad5 	bl	80013d4 <HAL_GetTick>
 8001e2a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e2c:	e021      	b.n	8001e72 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e34:	d01d      	beq.n	8001e72 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001e36:	f7ff facd 	bl	80013d4 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d302      	bcc.n	8001e4c <HAL_ADC_PollForConversion+0x9c>
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d112      	bne.n	8001e72 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	4013      	ands	r3, r2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10b      	bne.n	8001e72 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5e:	f043 0204 	orr.w	r2, r3, #4
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e06b      	b.n	8001f4a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d0d6      	beq.n	8001e2e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff fba3 	bl	80015dc <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d01c      	beq.n	8001ed6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	7e5b      	ldrb	r3, [r3, #25]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d118      	bne.n	8001ed6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0308 	and.w	r3, r3, #8
 8001eae:	2b08      	cmp	r3, #8
 8001eb0:	d111      	bne.n	8001ed6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d105      	bne.n	8001ed6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ece:	f043 0201 	orr.w	r2, r3, #1
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a1f      	ldr	r2, [pc, #124]	@ (8001f58 <HAL_ADC_PollForConversion+0x1a8>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d002      	beq.n	8001ee6 <HAL_ADC_PollForConversion+0x136>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	e000      	b.n	8001ee8 <HAL_ADC_PollForConversion+0x138>
 8001ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f5c <HAL_ADC_PollForConversion+0x1ac>)
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	6812      	ldr	r2, [r2, #0]
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d008      	beq.n	8001f02 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d005      	beq.n	8001f02 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	2b05      	cmp	r3, #5
 8001efa:	d002      	beq.n	8001f02 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	2b09      	cmp	r3, #9
 8001f00:	d104      	bne.n	8001f0c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	61bb      	str	r3, [r7, #24]
 8001f0a:	e00c      	b.n	8001f26 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a11      	ldr	r2, [pc, #68]	@ (8001f58 <HAL_ADC_PollForConversion+0x1a8>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d002      	beq.n	8001f1c <HAL_ADC_PollForConversion+0x16c>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	e000      	b.n	8001f1e <HAL_ADC_PollForConversion+0x16e>
 8001f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f5c <HAL_ADC_PollForConversion+0x1ac>)
 8001f1e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d104      	bne.n	8001f36 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2208      	movs	r2, #8
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	e008      	b.n	8001f48 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d103      	bne.n	8001f48 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	220c      	movs	r2, #12
 8001f46:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3720      	adds	r7, #32
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	42028300 	.word	0x42028300
 8001f58:	42028100 	.word	0x42028100
 8001f5c:	42028000 	.word	0x42028000

08001f60 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
	...

08001f7c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b0b6      	sub	sp, #216	@ 0xd8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f86:	2300      	movs	r3, #0
 8001f88:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d101      	bne.n	8001f9e <HAL_ADC_ConfigChannel+0x22>
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	e3e6      	b.n	800276c <HAL_ADC_ConfigChannel+0x7f0>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff fc84 	bl	80018b8 <LL_ADC_REG_IsConversionOngoing>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	f040 83cb 	bne.w	800274e <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d009      	beq.n	8001fd4 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4ab0      	ldr	r2, [pc, #704]	@ (8002288 <HAL_ADC_ConfigChannel+0x30c>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d109      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x62>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	4aaf      	ldr	r2, [pc, #700]	@ (800228c <HAL_ADC_ConfigChannel+0x310>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d104      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff fa4d 	bl	8001478 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6818      	ldr	r0, [r3, #0]
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	6859      	ldr	r1, [r3, #4]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	461a      	mov	r2, r3
 8001fec:	f7ff fb09 	bl	8001602 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff fc5f 	bl	80018b8 <LL_ADC_REG_IsConversionOngoing>
 8001ffa:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fc7f 	bl	8001906 <LL_ADC_INJ_IsConversionOngoing>
 8002008:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800200c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002010:	2b00      	cmp	r3, #0
 8002012:	f040 81dd 	bne.w	80023d0 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002016:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800201a:	2b00      	cmp	r3, #0
 800201c:	f040 81d8 	bne.w	80023d0 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002028:	d10f      	bne.n	800204a <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6818      	ldr	r0, [r3, #0]
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2200      	movs	r2, #0
 8002034:	4619      	mov	r1, r3
 8002036:	f7ff fb10 	bl	800165a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff fab7 	bl	80015b6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002048:	e00e      	b.n	8002068 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6818      	ldr	r0, [r3, #0]
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	6819      	ldr	r1, [r3, #0]
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	461a      	mov	r2, r3
 8002058:	f7ff faff 	bl	800165a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2100      	movs	r1, #0
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff faa7 	bl	80015b6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	695a      	ldr	r2, [r3, #20]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	08db      	lsrs	r3, r3, #3
 8002074:	f003 0303 	and.w	r3, r3, #3
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	2b04      	cmp	r3, #4
 8002088:	d022      	beq.n	80020d0 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6818      	ldr	r0, [r3, #0]
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	6919      	ldr	r1, [r3, #16]
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800209a:	f7ff fa01 	bl	80014a0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6818      	ldr	r0, [r3, #0]
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	6919      	ldr	r1, [r3, #16]
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	699b      	ldr	r3, [r3, #24]
 80020aa:	461a      	mov	r2, r3
 80020ac:	f7ff fa4d 	bl	800154a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6818      	ldr	r0, [r3, #0]
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d102      	bne.n	80020c6 <HAL_ADC_ConfigChannel+0x14a>
 80020c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020c4:	e000      	b.n	80020c8 <HAL_ADC_ConfigChannel+0x14c>
 80020c6:	2300      	movs	r3, #0
 80020c8:	461a      	mov	r2, r3
 80020ca:	f7ff fa59 	bl	8001580 <LL_ADC_SetOffsetSaturation>
 80020ce:	e17f      	b.n	80023d0 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2100      	movs	r1, #0
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff fa06 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 80020dc:	4603      	mov	r3, r0
 80020de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10a      	bne.n	80020fc <HAL_ADC_ConfigChannel+0x180>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2100      	movs	r1, #0
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff f9fb 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 80020f2:	4603      	mov	r3, r0
 80020f4:	0e9b      	lsrs	r3, r3, #26
 80020f6:	f003 021f 	and.w	r2, r3, #31
 80020fa:	e01e      	b.n	800213a <HAL_ADC_ConfigChannel+0x1be>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2100      	movs	r1, #0
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff f9f0 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 8002108:	4603      	mov	r3, r0
 800210a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002112:	fa93 f3a3 	rbit	r3, r3
 8002116:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 800211a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800211e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8002122:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 800212a:	2320      	movs	r3, #32
 800212c:	e004      	b.n	8002138 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 800212e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002132:	fab3 f383 	clz	r3, r3
 8002136:	b2db      	uxtb	r3, r3
 8002138:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002142:	2b00      	cmp	r3, #0
 8002144:	d105      	bne.n	8002152 <HAL_ADC_ConfigChannel+0x1d6>
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	0e9b      	lsrs	r3, r3, #26
 800214c:	f003 031f 	and.w	r3, r3, #31
 8002150:	e018      	b.n	8002184 <HAL_ADC_ConfigChannel+0x208>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800215e:	fa93 f3a3 	rbit	r3, r3
 8002162:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002166:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800216a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800216e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8002176:	2320      	movs	r3, #32
 8002178:	e004      	b.n	8002184 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 800217a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800217e:	fab3 f383 	clz	r3, r3
 8002182:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002184:	429a      	cmp	r2, r3
 8002186:	d106      	bne.n	8002196 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2200      	movs	r2, #0
 800218e:	2100      	movs	r1, #0
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff f9bf 	bl	8001514 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2101      	movs	r1, #1
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff f9a3 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 80021a2:	4603      	mov	r3, r0
 80021a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10a      	bne.n	80021c2 <HAL_ADC_ConfigChannel+0x246>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2101      	movs	r1, #1
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff f998 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 80021b8:	4603      	mov	r3, r0
 80021ba:	0e9b      	lsrs	r3, r3, #26
 80021bc:	f003 021f 	and.w	r2, r3, #31
 80021c0:	e01e      	b.n	8002200 <HAL_ADC_ConfigChannel+0x284>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2101      	movs	r1, #1
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff f98d 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 80021ce:	4603      	mov	r3, r0
 80021d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021d8:	fa93 f3a3 	rbit	r3, r3
 80021dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80021e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80021e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80021e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 80021f0:	2320      	movs	r3, #32
 80021f2:	e004      	b.n	80021fe <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 80021f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80021f8:	fab3 f383 	clz	r3, r3
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002208:	2b00      	cmp	r3, #0
 800220a:	d105      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x29c>
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	0e9b      	lsrs	r3, r3, #26
 8002212:	f003 031f 	and.w	r3, r3, #31
 8002216:	e018      	b.n	800224a <HAL_ADC_ConfigChannel+0x2ce>
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002220:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002224:	fa93 f3a3 	rbit	r3, r3
 8002228:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800222c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002230:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002234:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002238:	2b00      	cmp	r3, #0
 800223a:	d101      	bne.n	8002240 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 800223c:	2320      	movs	r3, #32
 800223e:	e004      	b.n	800224a <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8002240:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002244:	fab3 f383 	clz	r3, r3
 8002248:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800224a:	429a      	cmp	r2, r3
 800224c:	d106      	bne.n	800225c <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2200      	movs	r2, #0
 8002254:	2101      	movs	r1, #1
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff f95c 	bl	8001514 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2102      	movs	r1, #2
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff f940 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 8002268:	4603      	mov	r3, r0
 800226a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800226e:	2b00      	cmp	r3, #0
 8002270:	d10e      	bne.n	8002290 <HAL_ADC_ConfigChannel+0x314>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2102      	movs	r1, #2
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff f935 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 800227e:	4603      	mov	r3, r0
 8002280:	0e9b      	lsrs	r3, r3, #26
 8002282:	f003 021f 	and.w	r2, r3, #31
 8002286:	e022      	b.n	80022ce <HAL_ADC_ConfigChannel+0x352>
 8002288:	04300002 	.word	0x04300002
 800228c:	407f0000 	.word	0x407f0000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2102      	movs	r1, #2
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff f926 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 800229c:	4603      	mov	r3, r0
 800229e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022a6:	fa93 f3a3 	rbit	r3, r3
 80022aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80022ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80022b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80022b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 80022be:	2320      	movs	r3, #32
 80022c0:	e004      	b.n	80022cc <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 80022c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80022c6:	fab3 f383 	clz	r3, r3
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d105      	bne.n	80022e6 <HAL_ADC_ConfigChannel+0x36a>
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	0e9b      	lsrs	r3, r3, #26
 80022e0:	f003 031f 	and.w	r3, r3, #31
 80022e4:	e016      	b.n	8002314 <HAL_ADC_ConfigChannel+0x398>
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022f2:	fa93 f3a3 	rbit	r3, r3
 80022f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80022f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80022fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80022fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8002306:	2320      	movs	r3, #32
 8002308:	e004      	b.n	8002314 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 800230a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800230e:	fab3 f383 	clz	r3, r3
 8002312:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002314:	429a      	cmp	r2, r3
 8002316:	d106      	bne.n	8002326 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2200      	movs	r2, #0
 800231e:	2102      	movs	r1, #2
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff f8f7 	bl	8001514 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2103      	movs	r1, #3
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff f8db 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 8002332:	4603      	mov	r3, r0
 8002334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10a      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x3d6>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2103      	movs	r1, #3
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff f8d0 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 8002348:	4603      	mov	r3, r0
 800234a:	0e9b      	lsrs	r3, r3, #26
 800234c:	f003 021f 	and.w	r2, r3, #31
 8002350:	e017      	b.n	8002382 <HAL_ADC_ConfigChannel+0x406>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2103      	movs	r1, #3
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff f8c5 	bl	80014e8 <LL_ADC_GetOffsetChannel>
 800235e:	4603      	mov	r3, r0
 8002360:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002362:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002364:	fa93 f3a3 	rbit	r3, r3
 8002368:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800236a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800236c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800236e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002370:	2b00      	cmp	r3, #0
 8002372:	d101      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002374:	2320      	movs	r3, #32
 8002376:	e003      	b.n	8002380 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002378:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800237a:	fab3 f383 	clz	r3, r3
 800237e:	b2db      	uxtb	r3, r3
 8002380:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800238a:	2b00      	cmp	r3, #0
 800238c:	d105      	bne.n	800239a <HAL_ADC_ConfigChannel+0x41e>
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	0e9b      	lsrs	r3, r3, #26
 8002394:	f003 031f 	and.w	r3, r3, #31
 8002398:	e011      	b.n	80023be <HAL_ADC_ConfigChannel+0x442>
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023a2:	fa93 f3a3 	rbit	r3, r3
 80023a6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80023a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80023aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80023ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 80023b2:	2320      	movs	r3, #32
 80023b4:	e003      	b.n	80023be <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 80023b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023b8:	fab3 f383 	clz	r3, r3
 80023bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023be:	429a      	cmp	r2, r3
 80023c0:	d106      	bne.n	80023d0 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2200      	movs	r2, #0
 80023c8:	2103      	movs	r1, #3
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff f8a2 	bl	8001514 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff fa21 	bl	800181c <LL_ADC_IsEnabled>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f040 813f 	bne.w	8002660 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6818      	ldr	r0, [r3, #0]
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	6819      	ldr	r1, [r3, #0]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	461a      	mov	r2, r3
 80023f0:	f7ff f95e 	bl	80016b0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	4a8e      	ldr	r2, [pc, #568]	@ (8002634 <HAL_ADC_ConfigChannel+0x6b8>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	f040 8130 	bne.w	8002660 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800240c:	2b00      	cmp	r3, #0
 800240e:	d10b      	bne.n	8002428 <HAL_ADC_ConfigChannel+0x4ac>
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	0e9b      	lsrs	r3, r3, #26
 8002416:	3301      	adds	r3, #1
 8002418:	f003 031f 	and.w	r3, r3, #31
 800241c:	2b09      	cmp	r3, #9
 800241e:	bf94      	ite	ls
 8002420:	2301      	movls	r3, #1
 8002422:	2300      	movhi	r3, #0
 8002424:	b2db      	uxtb	r3, r3
 8002426:	e019      	b.n	800245c <HAL_ADC_ConfigChannel+0x4e0>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800242e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002430:	fa93 f3a3 	rbit	r3, r3
 8002434:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002436:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002438:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800243a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800243c:	2b00      	cmp	r3, #0
 800243e:	d101      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8002440:	2320      	movs	r3, #32
 8002442:	e003      	b.n	800244c <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8002444:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002446:	fab3 f383 	clz	r3, r3
 800244a:	b2db      	uxtb	r3, r3
 800244c:	3301      	adds	r3, #1
 800244e:	f003 031f 	and.w	r3, r3, #31
 8002452:	2b09      	cmp	r3, #9
 8002454:	bf94      	ite	ls
 8002456:	2301      	movls	r3, #1
 8002458:	2300      	movhi	r3, #0
 800245a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800245c:	2b00      	cmp	r3, #0
 800245e:	d079      	beq.n	8002554 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002468:	2b00      	cmp	r3, #0
 800246a:	d107      	bne.n	800247c <HAL_ADC_ConfigChannel+0x500>
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	0e9b      	lsrs	r3, r3, #26
 8002472:	3301      	adds	r3, #1
 8002474:	069b      	lsls	r3, r3, #26
 8002476:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800247a:	e015      	b.n	80024a8 <HAL_ADC_ConfigChannel+0x52c>
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002482:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002484:	fa93 f3a3 	rbit	r3, r3
 8002488:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800248a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800248c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800248e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002490:	2b00      	cmp	r3, #0
 8002492:	d101      	bne.n	8002498 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8002494:	2320      	movs	r3, #32
 8002496:	e003      	b.n	80024a0 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8002498:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800249a:	fab3 f383 	clz	r3, r3
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	3301      	adds	r3, #1
 80024a2:	069b      	lsls	r3, r3, #26
 80024a4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d109      	bne.n	80024c8 <HAL_ADC_ConfigChannel+0x54c>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	0e9b      	lsrs	r3, r3, #26
 80024ba:	3301      	adds	r3, #1
 80024bc:	f003 031f 	and.w	r3, r3, #31
 80024c0:	2101      	movs	r1, #1
 80024c2:	fa01 f303 	lsl.w	r3, r1, r3
 80024c6:	e017      	b.n	80024f8 <HAL_ADC_ConfigChannel+0x57c>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024d0:	fa93 f3a3 	rbit	r3, r3
 80024d4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80024d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80024da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d101      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 80024e0:	2320      	movs	r3, #32
 80024e2:	e003      	b.n	80024ec <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 80024e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024e6:	fab3 f383 	clz	r3, r3
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	3301      	adds	r3, #1
 80024ee:	f003 031f 	and.w	r3, r3, #31
 80024f2:	2101      	movs	r1, #1
 80024f4:	fa01 f303 	lsl.w	r3, r1, r3
 80024f8:	ea42 0103 	orr.w	r1, r2, r3
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002504:	2b00      	cmp	r3, #0
 8002506:	d10a      	bne.n	800251e <HAL_ADC_ConfigChannel+0x5a2>
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	0e9b      	lsrs	r3, r3, #26
 800250e:	3301      	adds	r3, #1
 8002510:	f003 021f 	and.w	r2, r3, #31
 8002514:	4613      	mov	r3, r2
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	4413      	add	r3, r2
 800251a:	051b      	lsls	r3, r3, #20
 800251c:	e018      	b.n	8002550 <HAL_ADC_ConfigChannel+0x5d4>
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002526:	fa93 f3a3 	rbit	r3, r3
 800252a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800252c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800252e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002530:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8002536:	2320      	movs	r3, #32
 8002538:	e003      	b.n	8002542 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 800253a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800253c:	fab3 f383 	clz	r3, r3
 8002540:	b2db      	uxtb	r3, r3
 8002542:	3301      	adds	r3, #1
 8002544:	f003 021f 	and.w	r2, r3, #31
 8002548:	4613      	mov	r3, r2
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	4413      	add	r3, r2
 800254e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002550:	430b      	orrs	r3, r1
 8002552:	e080      	b.n	8002656 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800255c:	2b00      	cmp	r3, #0
 800255e:	d107      	bne.n	8002570 <HAL_ADC_ConfigChannel+0x5f4>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	0e9b      	lsrs	r3, r3, #26
 8002566:	3301      	adds	r3, #1
 8002568:	069b      	lsls	r3, r3, #26
 800256a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800256e:	e015      	b.n	800259c <HAL_ADC_ConfigChannel+0x620>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002578:	fa93 f3a3 	rbit	r3, r3
 800257c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800257e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002580:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8002588:	2320      	movs	r3, #32
 800258a:	e003      	b.n	8002594 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 800258c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800258e:	fab3 f383 	clz	r3, r3
 8002592:	b2db      	uxtb	r3, r3
 8002594:	3301      	adds	r3, #1
 8002596:	069b      	lsls	r3, r3, #26
 8002598:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d109      	bne.n	80025bc <HAL_ADC_ConfigChannel+0x640>
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	0e9b      	lsrs	r3, r3, #26
 80025ae:	3301      	adds	r3, #1
 80025b0:	f003 031f 	and.w	r3, r3, #31
 80025b4:	2101      	movs	r1, #1
 80025b6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ba:	e017      	b.n	80025ec <HAL_ADC_ConfigChannel+0x670>
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c2:	6a3b      	ldr	r3, [r7, #32]
 80025c4:	fa93 f3a3 	rbit	r3, r3
 80025c8:	61fb      	str	r3, [r7, #28]
  return result;
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 80025d4:	2320      	movs	r3, #32
 80025d6:	e003      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 80025d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025da:	fab3 f383 	clz	r3, r3
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	3301      	adds	r3, #1
 80025e2:	f003 031f 	and.w	r3, r3, #31
 80025e6:	2101      	movs	r1, #1
 80025e8:	fa01 f303 	lsl.w	r3, r1, r3
 80025ec:	ea42 0103 	orr.w	r1, r2, r3
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10d      	bne.n	8002618 <HAL_ADC_ConfigChannel+0x69c>
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	0e9b      	lsrs	r3, r3, #26
 8002602:	3301      	adds	r3, #1
 8002604:	f003 021f 	and.w	r2, r3, #31
 8002608:	4613      	mov	r3, r2
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	4413      	add	r3, r2
 800260e:	3b1e      	subs	r3, #30
 8002610:	051b      	lsls	r3, r3, #20
 8002612:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002616:	e01d      	b.n	8002654 <HAL_ADC_ConfigChannel+0x6d8>
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	fa93 f3a3 	rbit	r3, r3
 8002624:	613b      	str	r3, [r7, #16]
  return result;
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d103      	bne.n	8002638 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8002630:	2320      	movs	r3, #32
 8002632:	e005      	b.n	8002640 <HAL_ADC_ConfigChannel+0x6c4>
 8002634:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	fab3 f383 	clz	r3, r3
 800263e:	b2db      	uxtb	r3, r3
 8002640:	3301      	adds	r3, #1
 8002642:	f003 021f 	and.w	r2, r3, #31
 8002646:	4613      	mov	r3, r2
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4413      	add	r3, r2
 800264c:	3b1e      	subs	r3, #30
 800264e:	051b      	lsls	r3, r3, #20
 8002650:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002654:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800265a:	4619      	mov	r1, r3
 800265c:	f7fe fffd 	bl	800165a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4b43      	ldr	r3, [pc, #268]	@ (8002774 <HAL_ADC_ConfigChannel+0x7f8>)
 8002666:	4013      	ands	r3, r2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d079      	beq.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800266c:	4842      	ldr	r0, [pc, #264]	@ (8002778 <HAL_ADC_ConfigChannel+0x7fc>)
 800266e:	f7fe fee3 	bl	8001438 <LL_ADC_GetCommonPathInternalCh>
 8002672:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a40      	ldr	r2, [pc, #256]	@ (800277c <HAL_ADC_ConfigChannel+0x800>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d124      	bne.n	80026ca <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002680:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002684:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d11e      	bne.n	80026ca <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a3b      	ldr	r2, [pc, #236]	@ (8002780 <HAL_ADC_ConfigChannel+0x804>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d164      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002696:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800269a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800269e:	4619      	mov	r1, r3
 80026a0:	4835      	ldr	r0, [pc, #212]	@ (8002778 <HAL_ADC_ConfigChannel+0x7fc>)
 80026a2:	f7fe feb6 	bl	8001412 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026a6:	4b37      	ldr	r3, [pc, #220]	@ (8002784 <HAL_ADC_ConfigChannel+0x808>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	099b      	lsrs	r3, r3, #6
 80026ac:	4a36      	ldr	r2, [pc, #216]	@ (8002788 <HAL_ADC_ConfigChannel+0x80c>)
 80026ae:	fba2 2303 	umull	r2, r3, r2, r3
 80026b2:	099b      	lsrs	r3, r3, #6
 80026b4:	3301      	adds	r3, #1
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80026ba:	e002      	b.n	80026c2 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	3b01      	subs	r3, #1
 80026c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d1f9      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026c8:	e04a      	b.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a2f      	ldr	r2, [pc, #188]	@ (800278c <HAL_ADC_ConfigChannel+0x810>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d113      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80026d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d10d      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a2a      	ldr	r2, [pc, #168]	@ (8002790 <HAL_ADC_ConfigChannel+0x814>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d13a      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026f2:	4619      	mov	r1, r3
 80026f4:	4820      	ldr	r0, [pc, #128]	@ (8002778 <HAL_ADC_ConfigChannel+0x7fc>)
 80026f6:	f7fe fe8c 	bl	8001412 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026fa:	e031      	b.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a24      	ldr	r2, [pc, #144]	@ (8002794 <HAL_ADC_ConfigChannel+0x818>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d113      	bne.n	800272e <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002706:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800270a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10d      	bne.n	800272e <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a1a      	ldr	r2, [pc, #104]	@ (8002780 <HAL_ADC_ConfigChannel+0x804>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d121      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800271c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002720:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002724:	4619      	mov	r1, r3
 8002726:	4814      	ldr	r0, [pc, #80]	@ (8002778 <HAL_ADC_ConfigChannel+0x7fc>)
 8002728:	f7fe fe73 	bl	8001412 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 800272c:	e018      	b.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a19      	ldr	r2, [pc, #100]	@ (8002798 <HAL_ADC_ConfigChannel+0x81c>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d113      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a10      	ldr	r2, [pc, #64]	@ (8002780 <HAL_ADC_ConfigChannel+0x804>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d00e      	beq.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f7fe fe84 	bl	8001454 <LL_ADC_EnableChannelVDDcore>
 800274c:	e008      	b.n	8002760 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002752:	f043 0220 	orr.w	r2, r3, #32
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002768:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800276c:	4618      	mov	r0, r3
 800276e:	37d8      	adds	r7, #216	@ 0xd8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	80080000 	.word	0x80080000
 8002778:	42028300 	.word	0x42028300
 800277c:	c3210000 	.word	0xc3210000
 8002780:	42028000 	.word	0x42028000
 8002784:	20000000 	.word	0x20000000
 8002788:	053e2d63 	.word	0x053e2d63
 800278c:	43290000 	.word	0x43290000
 8002790:	42028100 	.word	0x42028100
 8002794:	c7520000 	.word	0xc7520000
 8002798:	475a0000 	.word	0x475a0000

0800279c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b088      	sub	sp, #32
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80027a6:	2300      	movs	r3, #0
 80027a8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff f880 	bl	80018b8 <LL_ADC_REG_IsConversionOngoing>
 80027b8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff f8a1 	bl	8001906 <LL_ADC_INJ_IsConversionOngoing>
 80027c4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d103      	bne.n	80027d4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	f000 8098 	beq.w	8002904 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d02a      	beq.n	8002838 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	7e5b      	ldrb	r3, [r3, #25]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d126      	bne.n	8002838 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	7e1b      	ldrb	r3, [r3, #24]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d122      	bne.n	8002838 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80027f2:	2301      	movs	r3, #1
 80027f4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80027f6:	e014      	b.n	8002822 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	4a45      	ldr	r2, [pc, #276]	@ (8002910 <ADC_ConversionStop+0x174>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d90d      	bls.n	800281c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002804:	f043 0210 	orr.w	r2, r3, #16
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002810:	f043 0201 	orr.w	r2, r3, #1
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e074      	b.n	8002906 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	3301      	adds	r3, #1
 8002820:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800282c:	2b40      	cmp	r3, #64	@ 0x40
 800282e:	d1e3      	bne.n	80027f8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2240      	movs	r2, #64	@ 0x40
 8002836:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	2b02      	cmp	r3, #2
 800283c:	d014      	beq.n	8002868 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff f838 	bl	80018b8 <LL_ADC_REG_IsConversionOngoing>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00c      	beq.n	8002868 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4618      	mov	r0, r3
 8002854:	f7fe fff5 	bl	8001842 <LL_ADC_IsDisableOngoing>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d104      	bne.n	8002868 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff f814 	bl	8001890 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d014      	beq.n	8002898 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff f847 	bl	8001906 <LL_ADC_INJ_IsConversionOngoing>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00c      	beq.n	8002898 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7fe ffdd 	bl	8001842 <LL_ADC_IsDisableOngoing>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d104      	bne.n	8002898 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff f823 	bl	80018de <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	2b02      	cmp	r3, #2
 800289c:	d005      	beq.n	80028aa <ADC_ConversionStop+0x10e>
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2b03      	cmp	r3, #3
 80028a2:	d105      	bne.n	80028b0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80028a4:	230c      	movs	r3, #12
 80028a6:	617b      	str	r3, [r7, #20]
        break;
 80028a8:	e005      	b.n	80028b6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80028aa:	2308      	movs	r3, #8
 80028ac:	617b      	str	r3, [r7, #20]
        break;
 80028ae:	e002      	b.n	80028b6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80028b0:	2304      	movs	r3, #4
 80028b2:	617b      	str	r3, [r7, #20]
        break;
 80028b4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80028b6:	f7fe fd8d 	bl	80013d4 <HAL_GetTick>
 80028ba:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80028bc:	e01b      	b.n	80028f6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80028be:	f7fe fd89 	bl	80013d4 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b05      	cmp	r3, #5
 80028ca:	d914      	bls.n	80028f6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689a      	ldr	r2, [r3, #8]
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	4013      	ands	r3, r2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00d      	beq.n	80028f6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028de:	f043 0210 	orr.w	r2, r3, #16
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ea:	f043 0201 	orr.w	r2, r3, #1
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e007      	b.n	8002906 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	4013      	ands	r3, r2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1dc      	bne.n	80028be <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3720      	adds	r7, #32
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	a33fffff 	.word	0xa33fffff

08002914 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800291c:	2300      	movs	r3, #0
 800291e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f7fe ff79 	bl	800181c <LL_ADC_IsEnabled>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d166      	bne.n	80029fe <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	4b34      	ldr	r3, [pc, #208]	@ (8002a08 <ADC_Enable+0xf4>)
 8002938:	4013      	ands	r3, r2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00d      	beq.n	800295a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002942:	f043 0210 	orr.w	r2, r3, #16
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294e:	f043 0201 	orr.w	r2, r3, #1
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e052      	b.n	8002a00 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f7fe ff34 	bl	80017cc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002964:	4829      	ldr	r0, [pc, #164]	@ (8002a0c <ADC_Enable+0xf8>)
 8002966:	f7fe fd67 	bl	8001438 <LL_ADC_GetCommonPathInternalCh>
 800296a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800296c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002970:	2b00      	cmp	r3, #0
 8002972:	d010      	beq.n	8002996 <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002974:	4b26      	ldr	r3, [pc, #152]	@ (8002a10 <ADC_Enable+0xfc>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	099b      	lsrs	r3, r3, #6
 800297a:	4a26      	ldr	r2, [pc, #152]	@ (8002a14 <ADC_Enable+0x100>)
 800297c:	fba2 2303 	umull	r2, r3, r2, r3
 8002980:	099b      	lsrs	r3, r3, #6
 8002982:	3301      	adds	r3, #1
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002988:	e002      	b.n	8002990 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	3b01      	subs	r3, #1
 800298e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1f9      	bne.n	800298a <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002996:	f7fe fd1d 	bl	80013d4 <HAL_GetTick>
 800299a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800299c:	e028      	b.n	80029f0 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fe ff3a 	bl	800181c <LL_ADC_IsEnabled>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d104      	bne.n	80029b8 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fe ff0a 	bl	80017cc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029b8:	f7fe fd0c 	bl	80013d4 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d914      	bls.n	80029f0 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d00d      	beq.n	80029f0 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d8:	f043 0210 	orr.w	r2, r3, #16
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e4:	f043 0201 	orr.w	r2, r3, #1
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e007      	b.n	8002a00 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d1cf      	bne.n	800299e <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	8000003f 	.word	0x8000003f
 8002a0c:	42028300 	.word	0x42028300
 8002a10:	20000000 	.word	0x20000000
 8002a14:	053e2d63 	.word	0x053e2d63

08002a18 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fe ff0c 	bl	8001842 <LL_ADC_IsDisableOngoing>
 8002a2a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fe fef3 	bl	800181c <LL_ADC_IsEnabled>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d047      	beq.n	8002acc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d144      	bne.n	8002acc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f003 030d 	and.w	r3, r3, #13
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d10c      	bne.n	8002a6a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7fe fecd 	bl	80017f4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2203      	movs	r2, #3
 8002a60:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a62:	f7fe fcb7 	bl	80013d4 <HAL_GetTick>
 8002a66:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a68:	e029      	b.n	8002abe <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6e:	f043 0210 	orr.w	r2, r3, #16
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7a:	f043 0201 	orr.w	r2, r3, #1
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e023      	b.n	8002ace <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a86:	f7fe fca5 	bl	80013d4 <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d914      	bls.n	8002abe <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00d      	beq.n	8002abe <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa6:	f043 0210 	orr.w	r2, r3, #16
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab2:	f043 0201 	orr.w	r2, r3, #1
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e007      	b.n	8002ace <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1dc      	bne.n	8002a86 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <LL_ADC_StartCalibration>:
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b083      	sub	sp, #12
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002ae8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002af2:	4313      	orrs	r3, r2
 8002af4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	609a      	str	r2, [r3, #8]
}
 8002afc:	bf00      	nop
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <LL_ADC_IsCalibrationOnGoing>:
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b1c:	d101      	bne.n	8002b22 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e000      	b.n	8002b24 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d101      	bne.n	8002b4c <HAL_ADCEx_Calibration_Start+0x1c>
 8002b48:	2302      	movs	r3, #2
 8002b4a:	e04d      	b.n	8002be8 <HAL_ADCEx_Calibration_Start+0xb8>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7ff ff5f 	bl	8002a18 <ADC_Disable>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002b5e:	7bfb      	ldrb	r3, [r7, #15]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d136      	bne.n	8002bd2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b68:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b6c:	f023 0302 	bic.w	r3, r3, #2
 8002b70:	f043 0202 	orr.w	r2, r3, #2
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	6839      	ldr	r1, [r7, #0]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff ffa9 	bl	8002ad6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002b84:	e014      	b.n	8002bb0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	4a18      	ldr	r2, [pc, #96]	@ (8002bf0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d30d      	bcc.n	8002bb0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b98:	f023 0312 	bic.w	r3, r3, #18
 8002b9c:	f043 0210 	orr.w	r2, r3, #16
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e01b      	b.n	8002be8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff ffa7 	bl	8002b08 <LL_ADC_IsCalibrationOnGoing>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d1e2      	bne.n	8002b86 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc4:	f023 0303 	bic.w	r3, r3, #3
 8002bc8:	f043 0201 	orr.w	r2, r3, #1
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bd0:	e005      	b.n	8002bde <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd6:	f043 0210 	orr.w	r2, r3, #16
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	25c3f800 	.word	0x25c3f800

08002bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c04:	4b0c      	ldr	r3, [pc, #48]	@ (8002c38 <__NVIC_SetPriorityGrouping+0x44>)
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c0a:	68ba      	ldr	r2, [r7, #8]
 8002c0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c10:	4013      	ands	r3, r2
 8002c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c26:	4a04      	ldr	r2, [pc, #16]	@ (8002c38 <__NVIC_SetPriorityGrouping+0x44>)
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	60d3      	str	r3, [r2, #12]
}
 8002c2c:	bf00      	nop
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr
 8002c38:	e000ed00 	.word	0xe000ed00

08002c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c40:	4b04      	ldr	r3, [pc, #16]	@ (8002c54 <__NVIC_GetPriorityGrouping+0x18>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	0a1b      	lsrs	r3, r3, #8
 8002c46:	f003 0307 	and.w	r3, r3, #7
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	e000ed00 	.word	0xe000ed00

08002c58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	6039      	str	r1, [r7, #0]
 8002c62:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	db0a      	blt.n	8002c82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	b2da      	uxtb	r2, r3
 8002c70:	490c      	ldr	r1, [pc, #48]	@ (8002ca4 <__NVIC_SetPriority+0x4c>)
 8002c72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c76:	0112      	lsls	r2, r2, #4
 8002c78:	b2d2      	uxtb	r2, r2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c80:	e00a      	b.n	8002c98 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	b2da      	uxtb	r2, r3
 8002c86:	4908      	ldr	r1, [pc, #32]	@ (8002ca8 <__NVIC_SetPriority+0x50>)
 8002c88:	88fb      	ldrh	r3, [r7, #6]
 8002c8a:	f003 030f 	and.w	r3, r3, #15
 8002c8e:	3b04      	subs	r3, #4
 8002c90:	0112      	lsls	r2, r2, #4
 8002c92:	b2d2      	uxtb	r2, r2
 8002c94:	440b      	add	r3, r1
 8002c96:	761a      	strb	r2, [r3, #24]
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	e000e100 	.word	0xe000e100
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b089      	sub	sp, #36	@ 0x24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f003 0307 	and.w	r3, r3, #7
 8002cbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	f1c3 0307 	rsb	r3, r3, #7
 8002cc6:	2b04      	cmp	r3, #4
 8002cc8:	bf28      	it	cs
 8002cca:	2304      	movcs	r3, #4
 8002ccc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	3304      	adds	r3, #4
 8002cd2:	2b06      	cmp	r3, #6
 8002cd4:	d902      	bls.n	8002cdc <NVIC_EncodePriority+0x30>
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	3b03      	subs	r3, #3
 8002cda:	e000      	b.n	8002cde <NVIC_EncodePriority+0x32>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43da      	mvns	r2, r3
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	401a      	ands	r2, r3
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfe:	43d9      	mvns	r1, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d04:	4313      	orrs	r3, r2
         );
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3724      	adds	r7, #36	@ 0x24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b082      	sub	sp, #8
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f7ff ff6a 	bl	8002bf4 <__NVIC_SetPriorityGrouping>
}
 8002d20:	bf00      	nop
 8002d22:	3708      	adds	r7, #8
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]
 8002d34:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d36:	f7ff ff81 	bl	8002c3c <__NVIC_GetPriorityGrouping>
 8002d3a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	68b9      	ldr	r1, [r7, #8]
 8002d40:	6978      	ldr	r0, [r7, #20]
 8002d42:	f7ff ffb3 	bl	8002cac <NVIC_EncodePriority>
 8002d46:	4602      	mov	r2, r0
 8002d48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d4c:	4611      	mov	r1, r2
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff ff82 	bl	8002c58 <__NVIC_SetPriority>
}
 8002d54:	bf00      	nop
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3b01      	subs	r3, #1
 8002d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d6c:	d301      	bcc.n	8002d72 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e00d      	b.n	8002d8e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002d72:	4a0a      	ldr	r2, [pc, #40]	@ (8002d9c <HAL_SYSTICK_Config+0x40>)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	3b01      	subs	r3, #1
 8002d78:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002d7a:	4b08      	ldr	r3, [pc, #32]	@ (8002d9c <HAL_SYSTICK_Config+0x40>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002d80:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <HAL_SYSTICK_Config+0x40>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a05      	ldr	r2, [pc, #20]	@ (8002d9c <HAL_SYSTICK_Config+0x40>)
 8002d86:	f043 0303 	orr.w	r3, r3, #3
 8002d8a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	e000e010 	.word	0xe000e010

08002da0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b04      	cmp	r3, #4
 8002dac:	d844      	bhi.n	8002e38 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002dae:	a201      	add	r2, pc, #4	@ (adr r2, 8002db4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db4:	08002dd7 	.word	0x08002dd7
 8002db8:	08002df5 	.word	0x08002df5
 8002dbc:	08002e17 	.word	0x08002e17
 8002dc0:	08002e39 	.word	0x08002e39
 8002dc4:	08002dc9 	.word	0x08002dc9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8002e48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a1e      	ldr	r2, [pc, #120]	@ (8002e48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002dce:	f043 0304 	orr.w	r3, r3, #4
 8002dd2:	6013      	str	r3, [r2, #0]
      break;
 8002dd4:	e031      	b.n	8002e3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a1b      	ldr	r2, [pc, #108]	@ (8002e48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002ddc:	f023 0304 	bic.w	r3, r3, #4
 8002de0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8002de2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002de4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002de8:	4a18      	ldr	r2, [pc, #96]	@ (8002e4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002dea:	f023 030c 	bic.w	r3, r3, #12
 8002dee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002df2:	e022      	b.n	8002e3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002df4:	4b14      	ldr	r3, [pc, #80]	@ (8002e48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a13      	ldr	r2, [pc, #76]	@ (8002e48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002dfa:	f023 0304 	bic.w	r3, r3, #4
 8002dfe:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8002e00:	4b12      	ldr	r3, [pc, #72]	@ (8002e4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002e02:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002e06:	f023 030c 	bic.w	r3, r3, #12
 8002e0a:	4a10      	ldr	r2, [pc, #64]	@ (8002e4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002e0c:	f043 0304 	orr.w	r3, r3, #4
 8002e10:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002e14:	e011      	b.n	8002e3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8002e16:	4b0c      	ldr	r3, [pc, #48]	@ (8002e48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a0b      	ldr	r2, [pc, #44]	@ (8002e48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002e1c:	f023 0304 	bic.w	r3, r3, #4
 8002e20:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8002e22:	4b0a      	ldr	r3, [pc, #40]	@ (8002e4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002e24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002e28:	f023 030c 	bic.w	r3, r3, #12
 8002e2c:	4a07      	ldr	r2, [pc, #28]	@ (8002e4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002e2e:	f043 0308 	orr.w	r3, r3, #8
 8002e32:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8002e36:	e000      	b.n	8002e3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002e38:	bf00      	nop
  }
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	e000e010 	.word	0xe000e010
 8002e4c:	44020c00 	.word	0x44020c00

08002e50 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002e56:	4b17      	ldr	r3, [pc, #92]	@ (8002eb4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d002      	beq.n	8002e68 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002e62:	2304      	movs	r3, #4
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	e01e      	b.n	8002ea6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8002e68:	4b13      	ldr	r3, [pc, #76]	@ (8002eb8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8002e6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002e6e:	f003 030c 	and.w	r3, r3, #12
 8002e72:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	2b08      	cmp	r3, #8
 8002e78:	d00f      	beq.n	8002e9a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b08      	cmp	r3, #8
 8002e7e:	d80f      	bhi.n	8002ea0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	2b04      	cmp	r3, #4
 8002e8a:	d003      	beq.n	8002e94 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002e8c:	e008      	b.n	8002ea0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	607b      	str	r3, [r7, #4]
        break;
 8002e92:	e008      	b.n	8002ea6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002e94:	2301      	movs	r3, #1
 8002e96:	607b      	str	r3, [r7, #4]
        break;
 8002e98:	e005      	b.n	8002ea6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	607b      	str	r3, [r7, #4]
        break;
 8002e9e:	e002      	b.n	8002ea6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	607b      	str	r3, [r7, #4]
        break;
 8002ea4:	bf00      	nop
    }
  }
  return systick_source;
 8002ea6:	687b      	ldr	r3, [r7, #4]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	e000e010 	.word	0xe000e010
 8002eb8:	44020c00 	.word	0x44020c00

08002ebc <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	0c1b      	lsrs	r3, r3, #16
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 031f 	and.w	r3, r3, #31
 8002ed8:	2201      	movs	r2, #1
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	015a      	lsls	r2, r3, #5
 8002ee4:	4b17      	ldr	r3, [pc, #92]	@ (8002f44 <HAL_EXTI_IRQHandler+0x88>)
 8002ee6:	4413      	add	r3, r2
 8002ee8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	693a      	ldr	r2, [r7, #16]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d009      	beq.n	8002f0e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d002      	beq.n	8002f0e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	015a      	lsls	r2, r3, #5
 8002f12:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <HAL_EXTI_IRQHandler+0x8c>)
 8002f14:	4413      	add	r3, r2
 8002f16:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	4013      	ands	r3, r2
 8002f20:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d009      	beq.n	8002f3c <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d002      	beq.n	8002f3c <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	4798      	blx	r3
    }
  }
}
 8002f3c:	bf00      	nop
 8002f3e:	3718      	adds	r7, #24
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	4402200c 	.word	0x4402200c
 8002f48:	44022010 	.word	0x44022010

08002f4c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e147      	b.n	80031ee <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d106      	bne.n	8002f78 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7fd fd1e 	bl	80009b4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 0210 	bic.w	r2, r2, #16
 8002f86:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f88:	f7fe fa24 	bl	80013d4 <HAL_GetTick>
 8002f8c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002f8e:	e012      	b.n	8002fb6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002f90:	f7fe fa20 	bl	80013d4 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b0a      	cmp	r3, #10
 8002f9c:	d90b      	bls.n	8002fb6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fa2:	f043 0201 	orr.w	r2, r3, #1
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2203      	movs	r2, #3
 8002fae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e11b      	b.n	80031ee <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	f003 0308 	and.w	r3, r3, #8
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d0e5      	beq.n	8002f90 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	699a      	ldr	r2, [r3, #24]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f042 0201 	orr.w	r2, r2, #1
 8002fd2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fd4:	f7fe f9fe 	bl	80013d4 <HAL_GetTick>
 8002fd8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002fda:	e012      	b.n	8003002 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002fdc:	f7fe f9fa 	bl	80013d4 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b0a      	cmp	r3, #10
 8002fe8:	d90b      	bls.n	8003002 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fee:	f043 0201 	orr.w	r2, r3, #1
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2203      	movs	r2, #3
 8002ffa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e0f5      	b.n	80031ee <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0e5      	beq.n	8002fdc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	699a      	ldr	r2, [r3, #24]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 0202 	orr.w	r2, r2, #2
 800301e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a74      	ldr	r2, [pc, #464]	@ (80031f8 <HAL_FDCAN_Init+0x2ac>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d103      	bne.n	8003032 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800302a:	4a74      	ldr	r2, [pc, #464]	@ (80031fc <HAL_FDCAN_Init+0x2b0>)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	7c1b      	ldrb	r3, [r3, #16]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d108      	bne.n	800304c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699a      	ldr	r2, [r3, #24]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003048:	619a      	str	r2, [r3, #24]
 800304a:	e007      	b.n	800305c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	699a      	ldr	r2, [r3, #24]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800305a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	7c5b      	ldrb	r3, [r3, #17]
 8003060:	2b01      	cmp	r3, #1
 8003062:	d108      	bne.n	8003076 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	699a      	ldr	r2, [r3, #24]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003072:	619a      	str	r2, [r3, #24]
 8003074:	e007      	b.n	8003086 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	699a      	ldr	r2, [r3, #24]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003084:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	7c9b      	ldrb	r3, [r3, #18]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d108      	bne.n	80030a0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	699a      	ldr	r2, [r3, #24]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800309c:	619a      	str	r2, [r3, #24]
 800309e:	e007      	b.n	80030b0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	699a      	ldr	r2, [r3, #24]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80030ae:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	699b      	ldr	r3, [r3, #24]
 80030b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	430a      	orrs	r2, r1
 80030c4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	699a      	ldr	r2, [r3, #24]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80030d4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	691a      	ldr	r2, [r3, #16]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 0210 	bic.w	r2, r2, #16
 80030e4:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d108      	bne.n	8003100 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	699a      	ldr	r2, [r3, #24]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f042 0204 	orr.w	r2, r2, #4
 80030fc:	619a      	str	r2, [r3, #24]
 80030fe:	e02c      	b.n	800315a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d028      	beq.n	800315a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	2b02      	cmp	r3, #2
 800310e:	d01c      	beq.n	800314a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	699a      	ldr	r2, [r3, #24]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800311e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	691a      	ldr	r2, [r3, #16]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0210 	orr.w	r2, r2, #16
 800312e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	2b03      	cmp	r3, #3
 8003136:	d110      	bne.n	800315a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	699a      	ldr	r2, [r3, #24]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0220 	orr.w	r2, r2, #32
 8003146:	619a      	str	r2, [r3, #24]
 8003148:	e007      	b.n	800315a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	699a      	ldr	r2, [r3, #24]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 0220 	orr.w	r2, r2, #32
 8003158:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	3b01      	subs	r3, #1
 8003160:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	3b01      	subs	r3, #1
 8003168:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800316a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a1b      	ldr	r3, [r3, #32]
 8003170:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003172:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	3b01      	subs	r3, #1
 800317c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003182:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003184:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800318e:	d115      	bne.n	80031bc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003194:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319a:	3b01      	subs	r3, #1
 800319c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800319e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a4:	3b01      	subs	r3, #1
 80031a6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80031a8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b0:	3b01      	subs	r3, #1
 80031b2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80031b8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80031ba:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	430a      	orrs	r2, r1
 80031ce:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 fa00 	bl	80035d8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	4000a400 	.word	0x4000a400
 80031fc:	4000a500 	.word	0x4000a500

08003200 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003200:	b480      	push	{r7}
 8003202:	b087      	sub	sp, #28
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003210:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003212:	7dfb      	ldrb	r3, [r7, #23]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d002      	beq.n	800321e <HAL_FDCAN_ConfigFilter+0x1e>
 8003218:	7dfb      	ldrb	r3, [r7, #23]
 800321a:	2b02      	cmp	r3, #2
 800321c:	d13d      	bne.n	800329a <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d119      	bne.n	800325a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003232:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800323a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003240:	4313      	orrs	r3, r2
 8003242:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	4413      	add	r3, r2
 8003250:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	601a      	str	r2, [r3, #0]
 8003258:	e01d      	b.n	8003296 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	075a      	lsls	r2, r3, #29
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	691b      	ldr	r3, [r3, #16]
 8003264:	4313      	orrs	r3, r2
 8003266:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	079a      	lsls	r2, r3, #30
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	4313      	orrs	r3, r2
 8003274:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	4413      	add	r3, r2
 8003282:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	3304      	adds	r3, #4
 800328e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	68fa      	ldr	r2, [r7, #12]
 8003294:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8003296:	2300      	movs	r3, #0
 8003298:	e006      	b.n	80032a8 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800329e:	f043 0202 	orr.w	r2, r3, #2
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
  }
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	371c      	adds	r7, #28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d110      	bne.n	80032ea <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2202      	movs	r2, #2
 80032cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	699a      	ldr	r2, [r3, #24]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f022 0201 	bic.w	r2, r2, #1
 80032de:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80032e6:	2300      	movs	r3, #0
 80032e8:	e006      	b.n	80032f8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032ee:	f043 0204 	orr.w	r2, r3, #4
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
  }
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b086      	sub	sp, #24
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003316:	b2db      	uxtb	r3, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d12c      	bne.n	8003376 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003324:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d007      	beq.n	800333c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003330:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e023      	b.n	8003384 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003344:	0c1b      	lsrs	r3, r3, #16
 8003346:	f003 0303 	and.w	r3, r3, #3
 800334a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	68b9      	ldr	r1, [r7, #8]
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 f9a2 	bl	800369c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2101      	movs	r1, #1
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	fa01 f202 	lsl.w	r2, r1, r2
 8003364:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003368:	2201      	movs	r2, #1
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	409a      	lsls	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003372:	2300      	movs	r3, #0
 8003374:	e006      	b.n	8003384 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800337a:	f043 0208 	orr.w	r2, r3, #8
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
  }
}
 8003384:	4618      	mov	r0, r3
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800338c:	b480      	push	{r7}
 800338e:	b08b      	sub	sp, #44	@ 0x2c
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
 8003398:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800339a:	2300      	movs	r3, #0
 800339c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80033a4:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80033a6:	7efb      	ldrb	r3, [r7, #27]
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	f040 80e8 	bne.w	800357e <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b40      	cmp	r3, #64	@ 0x40
 80033b2:	d137      	bne.n	8003424 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033bc:	f003 030f 	and.w	r3, r3, #15
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d107      	bne.n	80033d4 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e0db      	b.n	800358c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033e4:	d10a      	bne.n	80033fc <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033f6:	d101      	bne.n	80033fc <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80033f8:	2301      	movs	r3, #1
 80033fa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003404:	0a1b      	lsrs	r3, r3, #8
 8003406:	f003 0303 	and.w	r3, r3, #3
 800340a:	69fa      	ldr	r2, [r7, #28]
 800340c:	4413      	add	r3, r2
 800340e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003414:	69fa      	ldr	r2, [r7, #28]
 8003416:	4613      	mov	r3, r2
 8003418:	00db      	lsls	r3, r3, #3
 800341a:	4413      	add	r3, r2
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	440b      	add	r3, r1
 8003420:	627b      	str	r3, [r7, #36]	@ 0x24
 8003422:	e036      	b.n	8003492 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800342c:	f003 030f 	and.w	r3, r3, #15
 8003430:	2b00      	cmp	r3, #0
 8003432:	d107      	bne.n	8003444 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003438:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e0a3      	b.n	800358c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800344c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003450:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003454:	d10a      	bne.n	800346c <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800345e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003466:	d101      	bne.n	800346c <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003468:	2301      	movs	r3, #1
 800346a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003474:	0a1b      	lsrs	r3, r3, #8
 8003476:	f003 0303 	and.w	r3, r3, #3
 800347a:	69fa      	ldr	r2, [r7, #28]
 800347c:	4413      	add	r3, r2
 800347e:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003484:	69fa      	ldr	r2, [r7, #28]
 8003486:	4613      	mov	r3, r2
 8003488:	00db      	lsls	r3, r3, #3
 800348a:	4413      	add	r3, r2
 800348c:	00db      	lsls	r3, r3, #3
 800348e:	440b      	add	r3, r1
 8003490:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d107      	bne.n	80034b6 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80034a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	0c9b      	lsrs	r3, r3, #18
 80034ac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	e005      	b.n	80034c2 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80034b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80034ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80034da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034dc:	3304      	adds	r3, #4
 80034de:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80034e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80034ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	0c1b      	lsrs	r3, r3, #16
 80034f0:	f003 020f 	and.w	r2, r3, #15
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80034f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8003510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	0e1b      	lsrs	r3, r3, #24
 8003516:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800351e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	0fda      	lsrs	r2, r3, #31
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	3304      	adds	r3, #4
 800352c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800352e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003530:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003532:	2300      	movs	r3, #0
 8003534:	623b      	str	r3, [r7, #32]
 8003536:	e00a      	b.n	800354e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	6a3b      	ldr	r3, [r7, #32]
 800353c:	441a      	add	r2, r3
 800353e:	6839      	ldr	r1, [r7, #0]
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	440b      	add	r3, r1
 8003544:	7812      	ldrb	r2, [r2, #0]
 8003546:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	3301      	adds	r3, #1
 800354c:	623b      	str	r3, [r7, #32]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	4a11      	ldr	r2, [pc, #68]	@ (8003598 <HAL_FDCAN_GetRxMessage+0x20c>)
 8003554:	5cd3      	ldrb	r3, [r2, r3]
 8003556:	461a      	mov	r2, r3
 8003558:	6a3b      	ldr	r3, [r7, #32]
 800355a:	4293      	cmp	r3, r2
 800355c:	d3ec      	bcc.n	8003538 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	2b40      	cmp	r3, #64	@ 0x40
 8003562:	d105      	bne.n	8003570 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	69fa      	ldr	r2, [r7, #28]
 800356a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800356e:	e004      	b.n	800357a <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	69fa      	ldr	r2, [r7, #28]
 8003576:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e006      	b.n	800358c <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003582:	f043 0208 	orr.w	r2, r3, #8
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
  }
}
 800358c:	4618      	mov	r0, r3
 800358e:	372c      	adds	r7, #44	@ 0x2c
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr
 8003598:	08008724 	.word	0x08008724

0800359c <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	2b40      	cmp	r3, #64	@ 0x40
 80035aa:	d107      	bne.n	80035bc <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b4:	f003 030f 	and.w	r3, r3, #15
 80035b8:	60fb      	str	r3, [r7, #12]
 80035ba:	e006      	b.n	80035ca <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035c4:	f003 030f 	and.w	r3, r3, #15
 80035c8:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 80035ca:	68fb      	ldr	r3, [r7, #12]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3714      	adds	r7, #20
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80035e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003694 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 80035e2:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a2b      	ldr	r2, [pc, #172]	@ (8003698 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d103      	bne.n	80035f6 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80035f4:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003604:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800360c:	041a      	lsls	r2, r3, #16
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800362a:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003632:	061a      	lsls	r2, r3, #24
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	430a      	orrs	r2, r1
 800363a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	60fb      	str	r3, [r7, #12]
 800366a:	e005      	b.n	8003678 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	3304      	adds	r3, #4
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	429a      	cmp	r2, r3
 8003682:	d3f3      	bcc.n	800366c <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8003684:	bf00      	nop
 8003686:	bf00      	nop
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	4000ac00 	.word	0x4000ac00
 8003698:	4000a800 	.word	0x4000a800

0800369c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800369c:	b480      	push	{r7}
 800369e:	b089      	sub	sp, #36	@ 0x24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
 80036a8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10a      	bne.n	80036c8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80036ba:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80036c2:	4313      	orrs	r3, r2
 80036c4:	61fb      	str	r3, [r7, #28]
 80036c6:	e00a      	b.n	80036de <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80036d0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80036d6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80036d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80036dc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80036e8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80036ee:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80036f4:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	4613      	mov	r3, r2
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	4413      	add	r3, r2
 800370c:	00db      	lsls	r3, r3, #3
 800370e:	440b      	add	r3, r1
 8003710:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	69fa      	ldr	r2, [r7, #28]
 8003716:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	3304      	adds	r3, #4
 800371c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	3304      	adds	r3, #4
 8003728:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800372a:	2300      	movs	r3, #0
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	e020      	b.n	8003772 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	3303      	adds	r3, #3
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	4413      	add	r3, r2
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	3302      	adds	r3, #2
 8003740:	6879      	ldr	r1, [r7, #4]
 8003742:	440b      	add	r3, r1
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003748:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	3301      	adds	r3, #1
 800374e:	6879      	ldr	r1, [r7, #4]
 8003750:	440b      	add	r3, r1
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003756:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	697a      	ldr	r2, [r7, #20]
 800375c:	440a      	add	r2, r1
 800375e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003760:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	3304      	adds	r3, #4
 800376a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	3304      	adds	r3, #4
 8003770:	617b      	str	r3, [r7, #20]
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	4a06      	ldr	r2, [pc, #24]	@ (8003790 <FDCAN_CopyMessageToRAM+0xf4>)
 8003778:	5cd3      	ldrb	r3, [r2, r3]
 800377a:	461a      	mov	r2, r3
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	4293      	cmp	r3, r2
 8003780:	d3d6      	bcc.n	8003730 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8003782:	bf00      	nop
 8003784:	bf00      	nop
 8003786:	3724      	adds	r7, #36	@ 0x24
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	08008724 	.word	0x08008724

08003794 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800379e:	2300      	movs	r3, #0
 80037a0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80037a2:	e142      	b.n	8003a2a <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	2101      	movs	r1, #1
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	fa01 f303 	lsl.w	r3, r1, r3
 80037b0:	4013      	ands	r3, r2
 80037b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	f000 8134 	beq.w	8003a24 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d003      	beq.n	80037cc <HAL_GPIO_Init+0x38>
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	2b12      	cmp	r3, #18
 80037ca:	d125      	bne.n	8003818 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	08da      	lsrs	r2, r3, #3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3208      	adds	r2, #8
 80037d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037d8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	220f      	movs	r2, #15
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	4013      	ands	r3, r2
 80037ee:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	f003 020f 	and.w	r2, r3, #15
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	4313      	orrs	r3, r2
 8003808:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	08da      	lsrs	r2, r3, #3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3208      	adds	r2, #8
 8003812:	6979      	ldr	r1, [r7, #20]
 8003814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	2203      	movs	r2, #3
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	43db      	mvns	r3, r3
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4013      	ands	r3, r2
 800382e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f003 0203 	and.w	r2, r3, #3
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	4313      	orrs	r3, r2
 8003844:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	2b01      	cmp	r3, #1
 8003852:	d00b      	beq.n	800386c <HAL_GPIO_Init+0xd8>
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	2b02      	cmp	r3, #2
 800385a:	d007      	beq.n	800386c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003860:	2b11      	cmp	r3, #17
 8003862:	d003      	beq.n	800386c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b12      	cmp	r3, #18
 800386a:	d130      	bne.n	80038ce <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	005b      	lsls	r3, r3, #1
 8003876:	2203      	movs	r2, #3
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	4013      	ands	r3, r2
 8003882:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	68da      	ldr	r2, [r3, #12]
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	4313      	orrs	r3, r2
 8003894:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038a2:	2201      	movs	r2, #1
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	43db      	mvns	r3, r3
 80038ac:	697a      	ldr	r2, [r7, #20]
 80038ae:	4013      	ands	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	091b      	lsrs	r3, r3, #4
 80038b8:	f003 0201 	and.w	r2, r3, #1
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	fa02 f303 	lsl.w	r3, r2, r3
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	697a      	ldr	r2, [r7, #20]
 80038cc:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f003 0303 	and.w	r3, r3, #3
 80038d6:	2b03      	cmp	r3, #3
 80038d8:	d109      	bne.n	80038ee <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	d11b      	bne.n	800391e <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d017      	beq.n	800391e <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	005b      	lsls	r3, r3, #1
 80038f8:	2203      	movs	r2, #3
 80038fa:	fa02 f303 	lsl.w	r3, r2, r3
 80038fe:	43db      	mvns	r3, r3
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	4013      	ands	r3, r2
 8003904:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	689a      	ldr	r2, [r3, #8]
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	4313      	orrs	r3, r2
 8003916:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d07c      	beq.n	8003a24 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800392a:	4a47      	ldr	r2, [pc, #284]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	089b      	lsrs	r3, r3, #2
 8003930:	3318      	adds	r3, #24
 8003932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003936:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	220f      	movs	r2, #15
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	43db      	mvns	r3, r3
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	4013      	ands	r3, r2
 800394c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	0a9a      	lsrs	r2, r3, #10
 8003952:	4b3e      	ldr	r3, [pc, #248]	@ (8003a4c <HAL_GPIO_Init+0x2b8>)
 8003954:	4013      	ands	r3, r2
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	f002 0203 	and.w	r2, r2, #3
 800395c:	00d2      	lsls	r2, r2, #3
 800395e:	4093      	lsls	r3, r2
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	4313      	orrs	r3, r2
 8003964:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003966:	4938      	ldr	r1, [pc, #224]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	089b      	lsrs	r3, r3, #2
 800396c:	3318      	adds	r3, #24
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003974:	4b34      	ldr	r3, [pc, #208]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	43db      	mvns	r3, r3
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	4013      	ands	r3, r2
 8003982:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d003      	beq.n	8003998 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	4313      	orrs	r3, r2
 8003996:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003998:	4a2b      	ldr	r2, [pc, #172]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800399e:	4b2a      	ldr	r3, [pc, #168]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	43db      	mvns	r3, r3
 80039a8:	697a      	ldr	r2, [r7, #20]
 80039aa:	4013      	ands	r3, r2
 80039ac:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	4313      	orrs	r3, r2
 80039c0:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80039c2:	4a21      	ldr	r2, [pc, #132]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80039c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 80039ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039ce:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	43db      	mvns	r3, r3
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	4013      	ands	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80039ee:	4a16      	ldr	r2, [pc, #88]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80039f6:	4b14      	ldr	r3, [pc, #80]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 80039f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039fc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	43db      	mvns	r3, r3
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	4013      	ands	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d003      	beq.n	8003a1c <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8003a14:	697a      	ldr	r2, [r7, #20]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8003a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003a48 <HAL_GPIO_Init+0x2b4>)
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	3301      	adds	r3, #1
 8003a28:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	fa22 f303 	lsr.w	r3, r2, r3
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f47f aeb5 	bne.w	80037a4 <HAL_GPIO_Init+0x10>
  }
}
 8003a3a:	bf00      	nop
 8003a3c:	bf00      	nop
 8003a3e:	371c      	adds	r7, #28
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	44022000 	.word	0x44022000
 8003a4c:	002f7f7f 	.word	0x002f7f7f

08003a50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b088      	sub	sp, #32
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d102      	bne.n	8003a64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	f000 bc28 	b.w	80042b4 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a64:	4b94      	ldr	r3, [pc, #592]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003a66:	69db      	ldr	r3, [r3, #28]
 8003a68:	f003 0318 	and.w	r3, r3, #24
 8003a6c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003a6e:	4b92      	ldr	r3, [pc, #584]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a72:	f003 0303 	and.w	r3, r3, #3
 8003a76:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0310 	and.w	r3, r3, #16
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d05b      	beq.n	8003b3c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	2b08      	cmp	r3, #8
 8003a88:	d005      	beq.n	8003a96 <HAL_RCC_OscConfig+0x46>
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	2b18      	cmp	r3, #24
 8003a8e:	d114      	bne.n	8003aba <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d111      	bne.n	8003aba <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69db      	ldr	r3, [r3, #28]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d102      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	f000 bc08 	b.w	80042b4 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003aa4:	4b84      	ldr	r3, [pc, #528]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a1b      	ldr	r3, [r3, #32]
 8003ab0:	041b      	lsls	r3, r3, #16
 8003ab2:	4981      	ldr	r1, [pc, #516]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003ab8:	e040      	b.n	8003b3c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	69db      	ldr	r3, [r3, #28]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d023      	beq.n	8003b0a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003ac2:	4b7d      	ldr	r3, [pc, #500]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a7c      	ldr	r2, [pc, #496]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003acc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ace:	f7fd fc81 	bl	80013d4 <HAL_GetTick>
 8003ad2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003ad4:	e008      	b.n	8003ae8 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003ad6:	f7fd fc7d 	bl	80013d4 <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d901      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e3e5      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003ae8:	4b73      	ldr	r3, [pc, #460]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d0f0      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003af4:	4b70      	ldr	r3, [pc, #448]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	041b      	lsls	r3, r3, #16
 8003b02:	496d      	ldr	r1, [pc, #436]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	618b      	str	r3, [r1, #24]
 8003b08:	e018      	b.n	8003b3c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003b0a:	4b6b      	ldr	r3, [pc, #428]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a6a      	ldr	r2, [pc, #424]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b16:	f7fd fc5d 	bl	80013d4 <HAL_GetTick>
 8003b1a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003b1e:	f7fd fc59 	bl	80013d4 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e3c1      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003b30:	4b61      	ldr	r3, [pc, #388]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1f0      	bne.n	8003b1e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0301 	and.w	r3, r3, #1
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f000 80a0 	beq.w	8003c8a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	2b10      	cmp	r3, #16
 8003b4e:	d005      	beq.n	8003b5c <HAL_RCC_OscConfig+0x10c>
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	2b18      	cmp	r3, #24
 8003b54:	d109      	bne.n	8003b6a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	2b03      	cmp	r3, #3
 8003b5a:	d106      	bne.n	8003b6a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f040 8092 	bne.w	8003c8a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e3a4      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b72:	d106      	bne.n	8003b82 <HAL_RCC_OscConfig+0x132>
 8003b74:	4b50      	ldr	r3, [pc, #320]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a4f      	ldr	r2, [pc, #316]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b7e:	6013      	str	r3, [r2, #0]
 8003b80:	e058      	b.n	8003c34 <HAL_RCC_OscConfig+0x1e4>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d112      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x160>
 8003b8a:	4b4b      	ldr	r3, [pc, #300]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a4a      	ldr	r2, [pc, #296]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b94:	6013      	str	r3, [r2, #0]
 8003b96:	4b48      	ldr	r3, [pc, #288]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a47      	ldr	r2, [pc, #284]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003b9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	4b45      	ldr	r3, [pc, #276]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a44      	ldr	r2, [pc, #272]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003ba8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	e041      	b.n	8003c34 <HAL_RCC_OscConfig+0x1e4>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bb8:	d112      	bne.n	8003be0 <HAL_RCC_OscConfig+0x190>
 8003bba:	4b3f      	ldr	r3, [pc, #252]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a3e      	ldr	r2, [pc, #248]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bc4:	6013      	str	r3, [r2, #0]
 8003bc6:	4b3c      	ldr	r3, [pc, #240]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a3b      	ldr	r2, [pc, #236]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bcc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	4b39      	ldr	r3, [pc, #228]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a38      	ldr	r2, [pc, #224]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	e029      	b.n	8003c34 <HAL_RCC_OscConfig+0x1e4>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003be8:	d112      	bne.n	8003c10 <HAL_RCC_OscConfig+0x1c0>
 8003bea:	4b33      	ldr	r3, [pc, #204]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a32      	ldr	r2, [pc, #200]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bf4:	6013      	str	r3, [r2, #0]
 8003bf6:	4b30      	ldr	r3, [pc, #192]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a2f      	ldr	r2, [pc, #188]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003bfc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	4b2d      	ldr	r3, [pc, #180]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a2c      	ldr	r2, [pc, #176]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	e011      	b.n	8003c34 <HAL_RCC_OscConfig+0x1e4>
 8003c10:	4b29      	ldr	r3, [pc, #164]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a28      	ldr	r2, [pc, #160]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	4b26      	ldr	r3, [pc, #152]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a25      	ldr	r2, [pc, #148]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c26:	6013      	str	r3, [r2, #0]
 8003c28:	4b23      	ldr	r3, [pc, #140]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a22      	ldr	r2, [pc, #136]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c2e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003c32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d013      	beq.n	8003c64 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c3c:	f7fd fbca 	bl	80013d4 <HAL_GetTick>
 8003c40:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003c44:	f7fd fbc6 	bl	80013d4 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b64      	cmp	r3, #100	@ 0x64
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e32e      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c56:	4b18      	ldr	r3, [pc, #96]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d0f0      	beq.n	8003c44 <HAL_RCC_OscConfig+0x1f4>
 8003c62:	e012      	b.n	8003c8a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c64:	f7fd fbb6 	bl	80013d4 <HAL_GetTick>
 8003c68:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003c6c:	f7fd fbb2 	bl	80013d4 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b64      	cmp	r3, #100	@ 0x64
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e31a      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb8 <HAL_RCC_OscConfig+0x268>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1f0      	bne.n	8003c6c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 809a 	beq.w	8003dcc <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d005      	beq.n	8003caa <HAL_RCC_OscConfig+0x25a>
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	2b18      	cmp	r3, #24
 8003ca2:	d149      	bne.n	8003d38 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d146      	bne.n	8003d38 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d104      	bne.n	8003cbc <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e2fe      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
 8003cb6:	bf00      	nop
 8003cb8:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d11c      	bne.n	8003cfc <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8003cc2:	4b9a      	ldr	r3, [pc, #616]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0218 	and.w	r2, r3, #24
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d014      	beq.n	8003cfc <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003cd2:	4b96      	ldr	r3, [pc, #600]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f023 0218 	bic.w	r2, r3, #24
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	4993      	ldr	r1, [pc, #588]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8003ce4:	f000 fdd0 	bl	8004888 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ce8:	4b91      	ldr	r3, [pc, #580]	@ (8003f30 <HAL_RCC_OscConfig+0x4e0>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7fd fae7 	bl	80012c0 <HAL_InitTick>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e2db      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cfc:	f7fd fb6a 	bl	80013d4 <HAL_GetTick>
 8003d00:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003d04:	f7fd fb66 	bl	80013d4 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e2ce      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d16:	4b85      	ldr	r3, [pc, #532]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d0f0      	beq.n	8003d04 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003d22:	4b82      	ldr	r3, [pc, #520]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	041b      	lsls	r3, r3, #16
 8003d30:	497e      	ldr	r1, [pc, #504]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003d36:	e049      	b.n	8003dcc <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d02c      	beq.n	8003d9a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003d40:	4b7a      	ldr	r3, [pc, #488]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f023 0218 	bic.w	r2, r3, #24
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	4977      	ldr	r1, [pc, #476]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003d52:	4b76      	ldr	r3, [pc, #472]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a75      	ldr	r2, [pc, #468]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d58:	f043 0301 	orr.w	r3, r3, #1
 8003d5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5e:	f7fd fb39 	bl	80013d4 <HAL_GetTick>
 8003d62:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d64:	e008      	b.n	8003d78 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003d66:	f7fd fb35 	bl	80013d4 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e29d      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d78:	4b6c      	ldr	r3, [pc, #432]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d0f0      	beq.n	8003d66 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003d84:	4b69      	ldr	r3, [pc, #420]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	041b      	lsls	r3, r3, #16
 8003d92:	4966      	ldr	r1, [pc, #408]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	610b      	str	r3, [r1, #16]
 8003d98:	e018      	b.n	8003dcc <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d9a:	4b64      	ldr	r3, [pc, #400]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a63      	ldr	r2, [pc, #396]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003da0:	f023 0301 	bic.w	r3, r3, #1
 8003da4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da6:	f7fd fb15 	bl	80013d4 <HAL_GetTick>
 8003daa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dac:	e008      	b.n	8003dc0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003dae:	f7fd fb11 	bl	80013d4 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d901      	bls.n	8003dc0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e279      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dc0:	4b5a      	ldr	r3, [pc, #360]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1f0      	bne.n	8003dae <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0308 	and.w	r3, r3, #8
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d03c      	beq.n	8003e52 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d01c      	beq.n	8003e1a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003de0:	4b52      	ldr	r3, [pc, #328]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003de2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003de6:	4a51      	ldr	r2, [pc, #324]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003de8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003dec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df0:	f7fd faf0 	bl	80013d4 <HAL_GetTick>
 8003df4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003df8:	f7fd faec 	bl	80013d4 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e254      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003e0a:	4b48      	ldr	r3, [pc, #288]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003e0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d0ef      	beq.n	8003df8 <HAL_RCC_OscConfig+0x3a8>
 8003e18:	e01b      	b.n	8003e52 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e1a:	4b44      	ldr	r3, [pc, #272]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003e1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e20:	4a42      	ldr	r2, [pc, #264]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003e22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e2a:	f7fd fad3 	bl	80013d4 <HAL_GetTick>
 8003e2e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003e32:	f7fd facf 	bl	80013d4 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e237      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003e44:	4b39      	ldr	r3, [pc, #228]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003e46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1ef      	bne.n	8003e32 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0304 	and.w	r3, r3, #4
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	f000 80d2 	beq.w	8004004 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003e60:	4b34      	ldr	r3, [pc, #208]	@ (8003f34 <HAL_RCC_OscConfig+0x4e4>)
 8003e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e64:	f003 0301 	and.w	r3, r3, #1
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d118      	bne.n	8003e9e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003e6c:	4b31      	ldr	r3, [pc, #196]	@ (8003f34 <HAL_RCC_OscConfig+0x4e4>)
 8003e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e70:	4a30      	ldr	r2, [pc, #192]	@ (8003f34 <HAL_RCC_OscConfig+0x4e4>)
 8003e72:	f043 0301 	orr.w	r3, r3, #1
 8003e76:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e78:	f7fd faac 	bl	80013d4 <HAL_GetTick>
 8003e7c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003e7e:	e008      	b.n	8003e92 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e80:	f7fd faa8 	bl	80013d4 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e210      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003e92:	4b28      	ldr	r3, [pc, #160]	@ (8003f34 <HAL_RCC_OscConfig+0x4e4>)
 8003e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0f0      	beq.n	8003e80 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d108      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x468>
 8003ea6:	4b21      	ldr	r3, [pc, #132]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003ea8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003eac:	4a1f      	ldr	r2, [pc, #124]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003eb6:	e074      	b.n	8003fa2 <HAL_RCC_OscConfig+0x552>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d118      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x4a2>
 8003ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003ec2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ec6:	4a19      	ldr	r2, [pc, #100]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003ec8:	f023 0301 	bic.w	r3, r3, #1
 8003ecc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ed0:	4b16      	ldr	r3, [pc, #88]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003ed2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ed6:	4a15      	ldr	r2, [pc, #84]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003ed8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003edc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ee0:	4b12      	ldr	r3, [pc, #72]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003ee2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ee6:	4a11      	ldr	r2, [pc, #68]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003ee8:	f023 0304 	bic.w	r3, r3, #4
 8003eec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ef0:	e057      	b.n	8003fa2 <HAL_RCC_OscConfig+0x552>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	2b05      	cmp	r3, #5
 8003ef8:	d11e      	bne.n	8003f38 <HAL_RCC_OscConfig+0x4e8>
 8003efa:	4b0c      	ldr	r3, [pc, #48]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003efc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f00:	4a0a      	ldr	r2, [pc, #40]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003f02:	f043 0304 	orr.w	r3, r3, #4
 8003f06:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f0a:	4b08      	ldr	r3, [pc, #32]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003f0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f10:	4a06      	ldr	r2, [pc, #24]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003f12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f16:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f1a:	4b04      	ldr	r3, [pc, #16]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003f1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f20:	4a02      	ldr	r2, [pc, #8]	@ (8003f2c <HAL_RCC_OscConfig+0x4dc>)
 8003f22:	f043 0301 	orr.w	r3, r3, #1
 8003f26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f2a:	e03a      	b.n	8003fa2 <HAL_RCC_OscConfig+0x552>
 8003f2c:	44020c00 	.word	0x44020c00
 8003f30:	20000008 	.word	0x20000008
 8003f34:	44020800 	.word	0x44020800
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	2b85      	cmp	r3, #133	@ 0x85
 8003f3e:	d118      	bne.n	8003f72 <HAL_RCC_OscConfig+0x522>
 8003f40:	4ba2      	ldr	r3, [pc, #648]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f46:	4aa1      	ldr	r2, [pc, #644]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f48:	f043 0304 	orr.w	r3, r3, #4
 8003f4c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f50:	4b9e      	ldr	r3, [pc, #632]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f56:	4a9d      	ldr	r2, [pc, #628]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f60:	4b9a      	ldr	r3, [pc, #616]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f66:	4a99      	ldr	r2, [pc, #612]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f68:	f043 0301 	orr.w	r3, r3, #1
 8003f6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f70:	e017      	b.n	8003fa2 <HAL_RCC_OscConfig+0x552>
 8003f72:	4b96      	ldr	r3, [pc, #600]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f78:	4a94      	ldr	r2, [pc, #592]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f7a:	f023 0301 	bic.w	r3, r3, #1
 8003f7e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f82:	4b92      	ldr	r3, [pc, #584]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f88:	4a90      	ldr	r2, [pc, #576]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f8a:	f023 0304 	bic.w	r3, r3, #4
 8003f8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f92:	4b8e      	ldr	r3, [pc, #568]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f98:	4a8c      	ldr	r2, [pc, #560]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003f9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d016      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003faa:	f7fd fa13 	bl	80013d4 <HAL_GetTick>
 8003fae:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fb0:	e00a      	b.n	8003fc8 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb2:	f7fd fa0f 	bl	80013d4 <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d901      	bls.n	8003fc8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e175      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fc8:	4b80      	ldr	r3, [pc, #512]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003fca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d0ed      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x562>
 8003fd6:	e015      	b.n	8004004 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd8:	f7fd f9fc 	bl	80013d4 <HAL_GetTick>
 8003fdc:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe0:	f7fd f9f8 	bl	80013d4 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e15e      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ff6:	4b75      	ldr	r3, [pc, #468]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8003ff8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1ed      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0320 	and.w	r3, r3, #32
 800400c:	2b00      	cmp	r3, #0
 800400e:	d036      	beq.n	800407e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	2b00      	cmp	r3, #0
 8004016:	d019      	beq.n	800404c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004018:	4b6c      	ldr	r3, [pc, #432]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a6b      	ldr	r2, [pc, #428]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 800401e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004022:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004024:	f7fd f9d6 	bl	80013d4 <HAL_GetTick>
 8004028:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800402c:	f7fd f9d2 	bl	80013d4 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e13a      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800403e:	4b63      	ldr	r3, [pc, #396]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d0f0      	beq.n	800402c <HAL_RCC_OscConfig+0x5dc>
 800404a:	e018      	b.n	800407e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800404c:	4b5f      	ldr	r3, [pc, #380]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a5e      	ldr	r2, [pc, #376]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004052:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004056:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004058:	f7fd f9bc 	bl	80013d4 <HAL_GetTick>
 800405c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800405e:	e008      	b.n	8004072 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8004060:	f7fd f9b8 	bl	80013d4 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b02      	cmp	r3, #2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e120      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004072:	4b56      	ldr	r3, [pc, #344]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1f0      	bne.n	8004060 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004082:	2b00      	cmp	r3, #0
 8004084:	f000 8115 	beq.w	80042b2 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	2b18      	cmp	r3, #24
 800408c:	f000 80af 	beq.w	80041ee <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004094:	2b02      	cmp	r3, #2
 8004096:	f040 8086 	bne.w	80041a6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800409a:	4b4c      	ldr	r3, [pc, #304]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a4b      	ldr	r2, [pc, #300]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 80040a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a6:	f7fd f995 	bl	80013d4 <HAL_GetTick>
 80040aa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80040ae:	f7fd f991 	bl	80013d4 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e0f9      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80040c0:	4b42      	ldr	r3, [pc, #264]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d1f0      	bne.n	80040ae <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80040cc:	4b3f      	ldr	r3, [pc, #252]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 80040ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80040d4:	f023 0303 	bic.w	r3, r3, #3
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80040e0:	0212      	lsls	r2, r2, #8
 80040e2:	430a      	orrs	r2, r1
 80040e4:	4939      	ldr	r1, [pc, #228]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	628b      	str	r3, [r1, #40]	@ 0x28
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ee:	3b01      	subs	r3, #1
 80040f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f8:	3b01      	subs	r3, #1
 80040fa:	025b      	lsls	r3, r3, #9
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	431a      	orrs	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004104:	3b01      	subs	r3, #1
 8004106:	041b      	lsls	r3, r3, #16
 8004108:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800410c:	431a      	orrs	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	3b01      	subs	r3, #1
 8004114:	061b      	lsls	r3, r3, #24
 8004116:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800411a:	492c      	ldr	r1, [pc, #176]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 800411c:	4313      	orrs	r3, r2
 800411e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004120:	4b2a      	ldr	r3, [pc, #168]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004124:	4a29      	ldr	r2, [pc, #164]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004126:	f023 0310 	bic.w	r3, r3, #16
 800412a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004130:	4a26      	ldr	r2, [pc, #152]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004136:	4b25      	ldr	r3, [pc, #148]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413a:	4a24      	ldr	r2, [pc, #144]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 800413c:	f043 0310 	orr.w	r3, r3, #16
 8004140:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8004142:	4b22      	ldr	r3, [pc, #136]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004146:	f023 020c 	bic.w	r2, r3, #12
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414e:	491f      	ldr	r1, [pc, #124]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004150:	4313      	orrs	r3, r2
 8004152:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8004154:	4b1d      	ldr	r3, [pc, #116]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004158:	f023 0220 	bic.w	r2, r3, #32
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004160:	491a      	ldr	r1, [pc, #104]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004162:	4313      	orrs	r3, r2
 8004164:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004166:	4b19      	ldr	r3, [pc, #100]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416a:	4a18      	ldr	r2, [pc, #96]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 800416c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004170:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8004172:	4b16      	ldr	r3, [pc, #88]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a15      	ldr	r2, [pc, #84]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 8004178:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800417c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417e:	f7fd f929 	bl	80013d4 <HAL_GetTick>
 8004182:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004184:	e008      	b.n	8004198 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004186:	f7fd f925 	bl	80013d4 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	2b02      	cmp	r3, #2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e08d      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004198:	4b0c      	ldr	r3, [pc, #48]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0f0      	beq.n	8004186 <HAL_RCC_OscConfig+0x736>
 80041a4:	e085      	b.n	80042b2 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80041a6:	4b09      	ldr	r3, [pc, #36]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a08      	ldr	r2, [pc, #32]	@ (80041cc <HAL_RCC_OscConfig+0x77c>)
 80041ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b2:	f7fd f90f 	bl	80013d4 <HAL_GetTick>
 80041b6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80041b8:	e00a      	b.n	80041d0 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80041ba:	f7fd f90b 	bl	80013d4 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d903      	bls.n	80041d0 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e073      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
 80041cc:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80041d0:	4b3a      	ldr	r3, [pc, #232]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1ee      	bne.n	80041ba <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80041dc:	4b37      	ldr	r3, [pc, #220]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 80041de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e0:	4a36      	ldr	r2, [pc, #216]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 80041e2:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80041e6:	f023 0303 	bic.w	r3, r3, #3
 80041ea:	6293      	str	r3, [r2, #40]	@ 0x28
 80041ec:	e061      	b.n	80042b2 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80041ee:	4b33      	ldr	r3, [pc, #204]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 80041f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80041f4:	4b31      	ldr	r3, [pc, #196]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 80041f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f8:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d031      	beq.n	8004266 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	f003 0203 	and.w	r2, r3, #3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800420c:	429a      	cmp	r2, r3
 800420e:	d12a      	bne.n	8004266 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	0a1b      	lsrs	r3, r3, #8
 8004214:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800421c:	429a      	cmp	r2, r3
 800421e:	d122      	bne.n	8004266 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800422a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800422c:	429a      	cmp	r2, r3
 800422e:	d11a      	bne.n	8004266 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	0a5b      	lsrs	r3, r3, #9
 8004234:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800423c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800423e:	429a      	cmp	r2, r3
 8004240:	d111      	bne.n	8004266 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	0c1b      	lsrs	r3, r3, #16
 8004246:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004250:	429a      	cmp	r2, r3
 8004252:	d108      	bne.n	8004266 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	0e1b      	lsrs	r3, r3, #24
 8004258:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004260:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8004262:	429a      	cmp	r2, r3
 8004264:	d001      	beq.n	800426a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e024      	b.n	80042b4 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800426a:	4b14      	ldr	r3, [pc, #80]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 800426c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426e:	08db      	lsrs	r3, r3, #3
 8004270:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004278:	429a      	cmp	r2, r3
 800427a:	d01a      	beq.n	80042b2 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800427c:	4b0f      	ldr	r3, [pc, #60]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 800427e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004280:	4a0e      	ldr	r2, [pc, #56]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 8004282:	f023 0310 	bic.w	r3, r3, #16
 8004286:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004288:	f7fd f8a4 	bl	80013d4 <HAL_GetTick>
 800428c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800428e:	bf00      	nop
 8004290:	f7fd f8a0 	bl	80013d4 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	4293      	cmp	r3, r2
 800429a:	d0f9      	beq.n	8004290 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a0:	4a06      	ldr	r2, [pc, #24]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80042a6:	4b05      	ldr	r3, [pc, #20]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 80042a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042aa:	4a04      	ldr	r2, [pc, #16]	@ (80042bc <HAL_RCC_OscConfig+0x86c>)
 80042ac:	f043 0310 	orr.w	r3, r3, #16
 80042b0:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3720      	adds	r7, #32
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	44020c00 	.word	0x44020c00

080042c0 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e19e      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042d4:	4b83      	ldr	r3, [pc, #524]	@ (80044e4 <HAL_RCC_ClockConfig+0x224>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 030f 	and.w	r3, r3, #15
 80042dc:	683a      	ldr	r2, [r7, #0]
 80042de:	429a      	cmp	r2, r3
 80042e0:	d910      	bls.n	8004304 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042e2:	4b80      	ldr	r3, [pc, #512]	@ (80044e4 <HAL_RCC_ClockConfig+0x224>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f023 020f 	bic.w	r2, r3, #15
 80042ea:	497e      	ldr	r1, [pc, #504]	@ (80044e4 <HAL_RCC_ClockConfig+0x224>)
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042f2:	4b7c      	ldr	r3, [pc, #496]	@ (80044e4 <HAL_RCC_ClockConfig+0x224>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	683a      	ldr	r2, [r7, #0]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d001      	beq.n	8004304 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e186      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0310 	and.w	r3, r3, #16
 800430c:	2b00      	cmp	r3, #0
 800430e:	d012      	beq.n	8004336 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	695a      	ldr	r2, [r3, #20]
 8004314:	4b74      	ldr	r3, [pc, #464]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	0a1b      	lsrs	r3, r3, #8
 800431a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800431e:	429a      	cmp	r2, r3
 8004320:	d909      	bls.n	8004336 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004322:	4b71      	ldr	r3, [pc, #452]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	021b      	lsls	r3, r3, #8
 8004330:	496d      	ldr	r1, [pc, #436]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004332:	4313      	orrs	r3, r2
 8004334:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d012      	beq.n	8004368 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691a      	ldr	r2, [r3, #16]
 8004346:	4b68      	ldr	r3, [pc, #416]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004348:	6a1b      	ldr	r3, [r3, #32]
 800434a:	091b      	lsrs	r3, r3, #4
 800434c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004350:	429a      	cmp	r2, r3
 8004352:	d909      	bls.n	8004368 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8004354:	4b64      	ldr	r3, [pc, #400]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	011b      	lsls	r3, r3, #4
 8004362:	4961      	ldr	r1, [pc, #388]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004364:	4313      	orrs	r3, r2
 8004366:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0304 	and.w	r3, r3, #4
 8004370:	2b00      	cmp	r3, #0
 8004372:	d010      	beq.n	8004396 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68da      	ldr	r2, [r3, #12]
 8004378:	4b5b      	ldr	r3, [pc, #364]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 800437a:	6a1b      	ldr	r3, [r3, #32]
 800437c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004380:	429a      	cmp	r2, r3
 8004382:	d908      	bls.n	8004396 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004384:	4b58      	ldr	r3, [pc, #352]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004386:	6a1b      	ldr	r3, [r3, #32]
 8004388:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	4955      	ldr	r1, [pc, #340]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004392:	4313      	orrs	r3, r2
 8004394:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d010      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689a      	ldr	r2, [r3, #8]
 80043a6:	4b50      	ldr	r3, [pc, #320]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	f003 030f 	and.w	r3, r3, #15
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d908      	bls.n	80043c4 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80043b2:	4b4d      	ldr	r3, [pc, #308]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 80043b4:	6a1b      	ldr	r3, [r3, #32]
 80043b6:	f023 020f 	bic.w	r2, r3, #15
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	494a      	ldr	r1, [pc, #296]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	f000 8093 	beq.w	80044f8 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	2b03      	cmp	r3, #3
 80043d8:	d107      	bne.n	80043ea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80043da:	4b43      	ldr	r3, [pc, #268]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d121      	bne.n	800442a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e113      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d107      	bne.n	8004402 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043f2:	4b3d      	ldr	r3, [pc, #244]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d115      	bne.n	800442a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e107      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d107      	bne.n	800441a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800440a:	4b37      	ldr	r3, [pc, #220]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004412:	2b00      	cmp	r3, #0
 8004414:	d109      	bne.n	800442a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e0fb      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800441a:	4b33      	ldr	r3, [pc, #204]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e0f3      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800442a:	4b2f      	ldr	r3, [pc, #188]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 800442c:	69db      	ldr	r3, [r3, #28]
 800442e:	f023 0203 	bic.w	r2, r3, #3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	492c      	ldr	r1, [pc, #176]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004438:	4313      	orrs	r3, r2
 800443a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800443c:	f7fc ffca 	bl	80013d4 <HAL_GetTick>
 8004440:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b03      	cmp	r3, #3
 8004448:	d112      	bne.n	8004470 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800444a:	e00a      	b.n	8004462 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800444c:	f7fc ffc2 	bl	80013d4 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	f241 3288 	movw	r2, #5000	@ 0x1388
 800445a:	4293      	cmp	r3, r2
 800445c:	d901      	bls.n	8004462 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e0d7      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004462:	4b21      	ldr	r3, [pc, #132]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	f003 0318 	and.w	r3, r3, #24
 800446a:	2b18      	cmp	r3, #24
 800446c:	d1ee      	bne.n	800444c <HAL_RCC_ClockConfig+0x18c>
 800446e:	e043      	b.n	80044f8 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	2b02      	cmp	r3, #2
 8004476:	d112      	bne.n	800449e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004478:	e00a      	b.n	8004490 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800447a:	f7fc ffab 	bl	80013d4 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004488:	4293      	cmp	r3, r2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e0c0      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004490:	4b15      	ldr	r3, [pc, #84]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 8004492:	69db      	ldr	r3, [r3, #28]
 8004494:	f003 0318 	and.w	r3, r3, #24
 8004498:	2b10      	cmp	r3, #16
 800449a:	d1ee      	bne.n	800447a <HAL_RCC_ClockConfig+0x1ba>
 800449c:	e02c      	b.n	80044f8 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d122      	bne.n	80044ec <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80044a6:	e00a      	b.n	80044be <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80044a8:	f7fc ff94 	bl	80013d4 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e0a9      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80044be:	4b0a      	ldr	r3, [pc, #40]	@ (80044e8 <HAL_RCC_ClockConfig+0x228>)
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	f003 0318 	and.w	r3, r3, #24
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d1ee      	bne.n	80044a8 <HAL_RCC_ClockConfig+0x1e8>
 80044ca:	e015      	b.n	80044f8 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80044cc:	f7fc ff82 	bl	80013d4 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044da:	4293      	cmp	r3, r2
 80044dc:	d906      	bls.n	80044ec <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e097      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
 80044e2:	bf00      	nop
 80044e4:	40022000 	.word	0x40022000
 80044e8:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80044ec:	4b4b      	ldr	r3, [pc, #300]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	f003 0318 	and.w	r3, r3, #24
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1e9      	bne.n	80044cc <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d010      	beq.n	8004526 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	4b44      	ldr	r3, [pc, #272]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 800450a:	6a1b      	ldr	r3, [r3, #32]
 800450c:	f003 030f 	and.w	r3, r3, #15
 8004510:	429a      	cmp	r2, r3
 8004512:	d208      	bcs.n	8004526 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004514:	4b41      	ldr	r3, [pc, #260]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	f023 020f 	bic.w	r2, r3, #15
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	493e      	ldr	r1, [pc, #248]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 8004522:	4313      	orrs	r3, r2
 8004524:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004526:	4b3e      	ldr	r3, [pc, #248]	@ (8004620 <HAL_RCC_ClockConfig+0x360>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 030f 	and.w	r3, r3, #15
 800452e:	683a      	ldr	r2, [r7, #0]
 8004530:	429a      	cmp	r2, r3
 8004532:	d210      	bcs.n	8004556 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004534:	4b3a      	ldr	r3, [pc, #232]	@ (8004620 <HAL_RCC_ClockConfig+0x360>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f023 020f 	bic.w	r2, r3, #15
 800453c:	4938      	ldr	r1, [pc, #224]	@ (8004620 <HAL_RCC_ClockConfig+0x360>)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	4313      	orrs	r3, r2
 8004542:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004544:	4b36      	ldr	r3, [pc, #216]	@ (8004620 <HAL_RCC_ClockConfig+0x360>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 030f 	and.w	r3, r3, #15
 800454c:	683a      	ldr	r2, [r7, #0]
 800454e:	429a      	cmp	r2, r3
 8004550:	d001      	beq.n	8004556 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e05d      	b.n	8004612 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0304 	and.w	r3, r3, #4
 800455e:	2b00      	cmp	r3, #0
 8004560:	d010      	beq.n	8004584 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68da      	ldr	r2, [r3, #12]
 8004566:	4b2d      	ldr	r3, [pc, #180]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800456e:	429a      	cmp	r2, r3
 8004570:	d208      	bcs.n	8004584 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8004572:	4b2a      	ldr	r3, [pc, #168]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	4927      	ldr	r1, [pc, #156]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 8004580:	4313      	orrs	r3, r2
 8004582:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0308 	and.w	r3, r3, #8
 800458c:	2b00      	cmp	r3, #0
 800458e:	d012      	beq.n	80045b6 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	691a      	ldr	r2, [r3, #16]
 8004594:	4b21      	ldr	r3, [pc, #132]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	091b      	lsrs	r3, r3, #4
 800459a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800459e:	429a      	cmp	r2, r3
 80045a0:	d209      	bcs.n	80045b6 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80045a2:	4b1e      	ldr	r3, [pc, #120]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	011b      	lsls	r3, r3, #4
 80045b0:	491a      	ldr	r1, [pc, #104]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0310 	and.w	r3, r3, #16
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d012      	beq.n	80045e8 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	695a      	ldr	r2, [r3, #20]
 80045c6:	4b15      	ldr	r3, [pc, #84]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	0a1b      	lsrs	r3, r3, #8
 80045cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d209      	bcs.n	80045e8 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80045d4:	4b11      	ldr	r3, [pc, #68]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	021b      	lsls	r3, r3, #8
 80045e2:	490e      	ldr	r1, [pc, #56]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80045e8:	f000 f822 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 80045ec:	4602      	mov	r2, r0
 80045ee:	4b0b      	ldr	r3, [pc, #44]	@ (800461c <HAL_RCC_ClockConfig+0x35c>)
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	f003 030f 	and.w	r3, r3, #15
 80045f6:	490b      	ldr	r1, [pc, #44]	@ (8004624 <HAL_RCC_ClockConfig+0x364>)
 80045f8:	5ccb      	ldrb	r3, [r1, r3]
 80045fa:	fa22 f303 	lsr.w	r3, r2, r3
 80045fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004628 <HAL_RCC_ClockConfig+0x368>)
 8004600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004602:	4b0a      	ldr	r3, [pc, #40]	@ (800462c <HAL_RCC_ClockConfig+0x36c>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4618      	mov	r0, r3
 8004608:	f7fc fe5a 	bl	80012c0 <HAL_InitTick>
 800460c:	4603      	mov	r3, r0
 800460e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004610:	7afb      	ldrb	r3, [r7, #11]
}
 8004612:	4618      	mov	r0, r3
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	44020c00 	.word	0x44020c00
 8004620:	40022000 	.word	0x40022000
 8004624:	0800870c 	.word	0x0800870c
 8004628:	20000000 	.word	0x20000000
 800462c:	20000008 	.word	0x20000008

08004630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004630:	b480      	push	{r7}
 8004632:	b089      	sub	sp, #36	@ 0x24
 8004634:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8004636:	4b8c      	ldr	r3, [pc, #560]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	f003 0318 	and.w	r3, r3, #24
 800463e:	2b08      	cmp	r3, #8
 8004640:	d102      	bne.n	8004648 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004642:	4b8a      	ldr	r3, [pc, #552]	@ (800486c <HAL_RCC_GetSysClockFreq+0x23c>)
 8004644:	61fb      	str	r3, [r7, #28]
 8004646:	e107      	b.n	8004858 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004648:	4b87      	ldr	r3, [pc, #540]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 800464a:	69db      	ldr	r3, [r3, #28]
 800464c:	f003 0318 	and.w	r3, r3, #24
 8004650:	2b00      	cmp	r3, #0
 8004652:	d112      	bne.n	800467a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004654:	4b84      	ldr	r3, [pc, #528]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0320 	and.w	r3, r3, #32
 800465c:	2b00      	cmp	r3, #0
 800465e:	d009      	beq.n	8004674 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004660:	4b81      	ldr	r3, [pc, #516]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	08db      	lsrs	r3, r3, #3
 8004666:	f003 0303 	and.w	r3, r3, #3
 800466a:	4a81      	ldr	r2, [pc, #516]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x240>)
 800466c:	fa22 f303 	lsr.w	r3, r2, r3
 8004670:	61fb      	str	r3, [r7, #28]
 8004672:	e0f1      	b.n	8004858 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004674:	4b7e      	ldr	r3, [pc, #504]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x240>)
 8004676:	61fb      	str	r3, [r7, #28]
 8004678:	e0ee      	b.n	8004858 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800467a:	4b7b      	ldr	r3, [pc, #492]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	f003 0318 	and.w	r3, r3, #24
 8004682:	2b10      	cmp	r3, #16
 8004684:	d102      	bne.n	800468c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004686:	4b7b      	ldr	r3, [pc, #492]	@ (8004874 <HAL_RCC_GetSysClockFreq+0x244>)
 8004688:	61fb      	str	r3, [r7, #28]
 800468a:	e0e5      	b.n	8004858 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800468c:	4b76      	ldr	r3, [pc, #472]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 800468e:	69db      	ldr	r3, [r3, #28]
 8004690:	f003 0318 	and.w	r3, r3, #24
 8004694:	2b18      	cmp	r3, #24
 8004696:	f040 80dd 	bne.w	8004854 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800469a:	4b73      	ldr	r3, [pc, #460]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 800469c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469e:	f003 0303 	and.w	r3, r3, #3
 80046a2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80046a4:	4b70      	ldr	r3, [pc, #448]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 80046a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a8:	0a1b      	lsrs	r3, r3, #8
 80046aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046ae:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80046b0:	4b6d      	ldr	r3, [pc, #436]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 80046b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b4:	091b      	lsrs	r3, r3, #4
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80046bc:	4b6a      	ldr	r3, [pc, #424]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 80046be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80046c0:	08db      	lsrs	r3, r3, #3
 80046c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	fb02 f303 	mul.w	r3, r2, r3
 80046cc:	ee07 3a90 	vmov	s15, r3
 80046d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046d4:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 80b7 	beq.w	800484e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d003      	beq.n	80046ee <HAL_RCC_GetSysClockFreq+0xbe>
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2b03      	cmp	r3, #3
 80046ea:	d056      	beq.n	800479a <HAL_RCC_GetSysClockFreq+0x16a>
 80046ec:	e077      	b.n	80047de <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80046ee:	4b5e      	ldr	r3, [pc, #376]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0320 	and.w	r3, r3, #32
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d02d      	beq.n	8004756 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80046fa:	4b5b      	ldr	r3, [pc, #364]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	08db      	lsrs	r3, r3, #3
 8004700:	f003 0303 	and.w	r3, r3, #3
 8004704:	4a5a      	ldr	r2, [pc, #360]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x240>)
 8004706:	fa22 f303 	lsr.w	r3, r2, r3
 800470a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	ee07 3a90 	vmov	s15, r3
 8004712:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	ee07 3a90 	vmov	s15, r3
 800471c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004720:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004724:	4b50      	ldr	r3, [pc, #320]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 8004726:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800472c:	ee07 3a90 	vmov	s15, r3
 8004730:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004734:	ed97 6a02 	vldr	s12, [r7, #8]
 8004738:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004878 <HAL_RCC_GetSysClockFreq+0x248>
 800473c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004740:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004744:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004748:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800474c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004750:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004754:	e065      	b.n	8004822 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	ee07 3a90 	vmov	s15, r3
 800475c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004760:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800487c <HAL_RCC_GetSysClockFreq+0x24c>
 8004764:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004768:	4b3f      	ldr	r3, [pc, #252]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 800476a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800476c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004770:	ee07 3a90 	vmov	s15, r3
 8004774:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004778:	ed97 6a02 	vldr	s12, [r7, #8]
 800477c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004878 <HAL_RCC_GetSysClockFreq+0x248>
 8004780:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004784:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004788:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800478c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004794:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004798:	e043      	b.n	8004822 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	ee07 3a90 	vmov	s15, r3
 80047a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047a4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004880 <HAL_RCC_GetSysClockFreq+0x250>
 80047a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047ac:	4b2e      	ldr	r3, [pc, #184]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 80047ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047b4:	ee07 3a90 	vmov	s15, r3
 80047b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80047bc:	ed97 6a02 	vldr	s12, [r7, #8]
 80047c0:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004878 <HAL_RCC_GetSysClockFreq+0x248>
 80047c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80047cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047d8:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80047dc:	e021      	b.n	8004822 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	ee07 3a90 	vmov	s15, r3
 80047e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004884 <HAL_RCC_GetSysClockFreq+0x254>
 80047ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 80047f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047f8:	ee07 3a90 	vmov	s15, r3
 80047fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004800:	ed97 6a02 	vldr	s12, [r7, #8]
 8004804:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004878 <HAL_RCC_GetSysClockFreq+0x248>
 8004808:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800480c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004810:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004814:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800481c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004820:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004822:	4b11      	ldr	r3, [pc, #68]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x238>)
 8004824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004826:	0a5b      	lsrs	r3, r3, #9
 8004828:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800482c:	3301      	adds	r3, #1
 800482e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	ee07 3a90 	vmov	s15, r3
 8004836:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800483a:	edd7 6a06 	vldr	s13, [r7, #24]
 800483e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004846:	ee17 3a90 	vmov	r3, s15
 800484a:	61fb      	str	r3, [r7, #28]
 800484c:	e004      	b.n	8004858 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800484e:	2300      	movs	r3, #0
 8004850:	61fb      	str	r3, [r7, #28]
 8004852:	e001      	b.n	8004858 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004854:	4b06      	ldr	r3, [pc, #24]	@ (8004870 <HAL_RCC_GetSysClockFreq+0x240>)
 8004856:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004858:	69fb      	ldr	r3, [r7, #28]
}
 800485a:	4618      	mov	r0, r3
 800485c:	3724      	adds	r7, #36	@ 0x24
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	44020c00 	.word	0x44020c00
 800486c:	003d0900 	.word	0x003d0900
 8004870:	03d09000 	.word	0x03d09000
 8004874:	017d7840 	.word	0x017d7840
 8004878:	46000000 	.word	0x46000000
 800487c:	4c742400 	.word	0x4c742400
 8004880:	4bbebc20 	.word	0x4bbebc20
 8004884:	4a742400 	.word	0x4a742400

08004888 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800488c:	f7ff fed0 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 8004890:	4602      	mov	r2, r0
 8004892:	4b08      	ldr	r3, [pc, #32]	@ (80048b4 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004894:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004896:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800489a:	4907      	ldr	r1, [pc, #28]	@ (80048b8 <HAL_RCC_GetHCLKFreq+0x30>)
 800489c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800489e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80048a2:	fa22 f303 	lsr.w	r3, r2, r3
 80048a6:	4a05      	ldr	r2, [pc, #20]	@ (80048bc <HAL_RCC_GetHCLKFreq+0x34>)
 80048a8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80048aa:	4b04      	ldr	r3, [pc, #16]	@ (80048bc <HAL_RCC_GetHCLKFreq+0x34>)
 80048ac:	681b      	ldr	r3, [r3, #0]
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	44020c00 	.word	0x44020c00
 80048b8:	0800870c 	.word	0x0800870c
 80048bc:	20000000 	.word	0x20000000

080048c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80048c4:	f7ff ffe0 	bl	8004888 <HAL_RCC_GetHCLKFreq>
 80048c8:	4602      	mov	r2, r0
 80048ca:	4b06      	ldr	r3, [pc, #24]	@ (80048e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	091b      	lsrs	r3, r3, #4
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	4904      	ldr	r1, [pc, #16]	@ (80048e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80048d6:	5ccb      	ldrb	r3, [r1, r3]
 80048d8:	f003 031f 	and.w	r3, r3, #31
 80048dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	44020c00 	.word	0x44020c00
 80048e8:	0800871c 	.word	0x0800871c

080048ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80048f0:	f7ff ffca 	bl	8004888 <HAL_RCC_GetHCLKFreq>
 80048f4:	4602      	mov	r2, r0
 80048f6:	4b06      	ldr	r3, [pc, #24]	@ (8004910 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	0a1b      	lsrs	r3, r3, #8
 80048fc:	f003 0307 	and.w	r3, r3, #7
 8004900:	4904      	ldr	r1, [pc, #16]	@ (8004914 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004902:	5ccb      	ldrb	r3, [r1, r3]
 8004904:	f003 031f 	and.w	r3, r3, #31
 8004908:	fa22 f303 	lsr.w	r3, r2, r3
}
 800490c:	4618      	mov	r0, r3
 800490e:	bd80      	pop	{r7, pc}
 8004910:	44020c00 	.word	0x44020c00
 8004914:	0800871c 	.word	0x0800871c

08004918 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800491c:	f7ff ffb4 	bl	8004888 <HAL_RCC_GetHCLKFreq>
 8004920:	4602      	mov	r2, r0
 8004922:	4b06      	ldr	r3, [pc, #24]	@ (800493c <HAL_RCC_GetPCLK3Freq+0x24>)
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	0b1b      	lsrs	r3, r3, #12
 8004928:	f003 0307 	and.w	r3, r3, #7
 800492c:	4904      	ldr	r1, [pc, #16]	@ (8004940 <HAL_RCC_GetPCLK3Freq+0x28>)
 800492e:	5ccb      	ldrb	r3, [r1, r3]
 8004930:	f003 031f 	and.w	r3, r3, #31
 8004934:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004938:	4618      	mov	r0, r3
 800493a:	bd80      	pop	{r7, pc}
 800493c:	44020c00 	.word	0x44020c00
 8004940:	0800871c 	.word	0x0800871c

08004944 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004948:	b0ba      	sub	sp, #232	@ 0xe8
 800494a:	af00      	add	r7, sp, #0
 800494c:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004950:	2300      	movs	r3, #0
 8004952:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004956:	2300      	movs	r3, #0
 8004958:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800495c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004964:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004968:	2500      	movs	r5, #0
 800496a:	ea54 0305 	orrs.w	r3, r4, r5
 800496e:	d00b      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004970:	4bcd      	ldr	r3, [pc, #820]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004972:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004976:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800497a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800497e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004980:	4ac9      	ldr	r2, [pc, #804]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004982:	430b      	orrs	r3, r1
 8004984:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004988:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800498c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004990:	f002 0801 	and.w	r8, r2, #1
 8004994:	f04f 0900 	mov.w	r9, #0
 8004998:	ea58 0309 	orrs.w	r3, r8, r9
 800499c:	d042      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800499e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a4:	2b05      	cmp	r3, #5
 80049a6:	d823      	bhi.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80049a8:	a201      	add	r2, pc, #4	@ (adr r2, 80049b0 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80049aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ae:	bf00      	nop
 80049b0:	080049f9 	.word	0x080049f9
 80049b4:	080049c9 	.word	0x080049c9
 80049b8:	080049dd 	.word	0x080049dd
 80049bc:	080049f9 	.word	0x080049f9
 80049c0:	080049f9 	.word	0x080049f9
 80049c4:	080049f9 	.word	0x080049f9
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80049c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049cc:	3308      	adds	r3, #8
 80049ce:	4618      	mov	r0, r3
 80049d0:	f003 f90c 	bl	8007bec <RCCEx_PLL2_Config>
 80049d4:	4603      	mov	r3, r0
 80049d6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 80049da:	e00e      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80049dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049e0:	3330      	adds	r3, #48	@ 0x30
 80049e2:	4618      	mov	r0, r3
 80049e4:	f003 f99a 	bl	8007d1c <RCCEx_PLL3_Config>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 80049ee:	e004      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80049f6:	e000      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80049f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049fa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d10c      	bne.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004a02:	4ba9      	ldr	r3, [pc, #676]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004a04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a08:	f023 0107 	bic.w	r1, r3, #7
 8004a0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a12:	4aa5      	ldr	r2, [pc, #660]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004a14:	430b      	orrs	r3, r1
 8004a16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004a1a:	e003      	b.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a1c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004a20:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2c:	f002 0a02 	and.w	sl, r2, #2
 8004a30:	f04f 0b00 	mov.w	fp, #0
 8004a34:	ea5a 030b 	orrs.w	r3, sl, fp
 8004a38:	f000 8088 	beq.w	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004a3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a42:	2b28      	cmp	r3, #40	@ 0x28
 8004a44:	d868      	bhi.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004a46:	a201      	add	r2, pc, #4	@ (adr r2, 8004a4c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8004a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4c:	08004b21 	.word	0x08004b21
 8004a50:	08004b19 	.word	0x08004b19
 8004a54:	08004b19 	.word	0x08004b19
 8004a58:	08004b19 	.word	0x08004b19
 8004a5c:	08004b19 	.word	0x08004b19
 8004a60:	08004b19 	.word	0x08004b19
 8004a64:	08004b19 	.word	0x08004b19
 8004a68:	08004b19 	.word	0x08004b19
 8004a6c:	08004af1 	.word	0x08004af1
 8004a70:	08004b19 	.word	0x08004b19
 8004a74:	08004b19 	.word	0x08004b19
 8004a78:	08004b19 	.word	0x08004b19
 8004a7c:	08004b19 	.word	0x08004b19
 8004a80:	08004b19 	.word	0x08004b19
 8004a84:	08004b19 	.word	0x08004b19
 8004a88:	08004b19 	.word	0x08004b19
 8004a8c:	08004b05 	.word	0x08004b05
 8004a90:	08004b19 	.word	0x08004b19
 8004a94:	08004b19 	.word	0x08004b19
 8004a98:	08004b19 	.word	0x08004b19
 8004a9c:	08004b19 	.word	0x08004b19
 8004aa0:	08004b19 	.word	0x08004b19
 8004aa4:	08004b19 	.word	0x08004b19
 8004aa8:	08004b19 	.word	0x08004b19
 8004aac:	08004b21 	.word	0x08004b21
 8004ab0:	08004b19 	.word	0x08004b19
 8004ab4:	08004b19 	.word	0x08004b19
 8004ab8:	08004b19 	.word	0x08004b19
 8004abc:	08004b19 	.word	0x08004b19
 8004ac0:	08004b19 	.word	0x08004b19
 8004ac4:	08004b19 	.word	0x08004b19
 8004ac8:	08004b19 	.word	0x08004b19
 8004acc:	08004b21 	.word	0x08004b21
 8004ad0:	08004b19 	.word	0x08004b19
 8004ad4:	08004b19 	.word	0x08004b19
 8004ad8:	08004b19 	.word	0x08004b19
 8004adc:	08004b19 	.word	0x08004b19
 8004ae0:	08004b19 	.word	0x08004b19
 8004ae4:	08004b19 	.word	0x08004b19
 8004ae8:	08004b19 	.word	0x08004b19
 8004aec:	08004b21 	.word	0x08004b21
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004af0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004af4:	3308      	adds	r3, #8
 8004af6:	4618      	mov	r0, r3
 8004af8:	f003 f878 	bl	8007bec <RCCEx_PLL2_Config>
 8004afc:	4603      	mov	r3, r0
 8004afe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8004b02:	e00e      	b.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b08:	3330      	adds	r3, #48	@ 0x30
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f003 f906 	bl	8007d1c <RCCEx_PLL3_Config>
 8004b10:	4603      	mov	r3, r0
 8004b12:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8004b16:	e004      	b.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004b1e:	e000      	b.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8004b20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b22:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10c      	bne.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004b2a:	4b5f      	ldr	r3, [pc, #380]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004b2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b30:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004b34:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b3a:	4a5b      	ldr	r2, [pc, #364]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004b3c:	430b      	orrs	r3, r1
 8004b3e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004b42:	e003      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b44:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004b48:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b54:	f002 0304 	and.w	r3, r2, #4
 8004b58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b62:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004b66:	460b      	mov	r3, r1
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	d04e      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004b6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b72:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004b76:	d02c      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8004b78:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004b7c:	d825      	bhi.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004b7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b82:	d028      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004b84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b88:	d81f      	bhi.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004b8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b8c:	d025      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x296>
 8004b8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b90:	d81b      	bhi.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004b92:	2b80      	cmp	r3, #128	@ 0x80
 8004b94:	d00f      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004b96:	2b80      	cmp	r3, #128	@ 0x80
 8004b98:	d817      	bhi.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d01f      	beq.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8004b9e:	2b40      	cmp	r3, #64	@ 0x40
 8004ba0:	d113      	bne.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ba2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ba6:	3308      	adds	r3, #8
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f003 f81f 	bl	8007bec <RCCEx_PLL2_Config>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8004bb4:	e014      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004bb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bba:	3330      	adds	r3, #48	@ 0x30
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f003 f8ad 	bl	8007d1c <RCCEx_PLL3_Config>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8004bc8:	e00a      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004bd0:	e006      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004bd2:	bf00      	nop
 8004bd4:	e004      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004bd6:	bf00      	nop
 8004bd8:	e002      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004bda:	bf00      	nop
 8004bdc:	e000      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004bde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004be0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d10c      	bne.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004be8:	4b2f      	ldr	r3, [pc, #188]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004bea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bee:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004bf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bf6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bf8:	4a2b      	ldr	r2, [pc, #172]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004bfa:	430b      	orrs	r3, r1
 8004bfc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004c00:	e003      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c02:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004c06:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c12:	f002 0308 	and.w	r3, r2, #8
 8004c16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c24:	460b      	mov	r3, r1
 8004c26:	4313      	orrs	r3, r2
 8004c28:	d056      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8004c2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c2e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c30:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004c34:	d031      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004c36:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004c3a:	d82a      	bhi.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004c3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c40:	d02d      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8004c42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c46:	d824      	bhi.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004c48:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c4c:	d029      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8004c4e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c52:	d81e      	bhi.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004c54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c58:	d011      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8004c5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c5e:	d818      	bhi.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d023      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004c64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c68:	d113      	bne.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c6e:	3308      	adds	r3, #8
 8004c70:	4618      	mov	r0, r3
 8004c72:	f002 ffbb 	bl	8007bec <RCCEx_PLL2_Config>
 8004c76:	4603      	mov	r3, r0
 8004c78:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8004c7c:	e017      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c82:	3330      	adds	r3, #48	@ 0x30
 8004c84:	4618      	mov	r0, r3
 8004c86:	f003 f849 	bl	8007d1c <RCCEx_PLL3_Config>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8004c90:	e00d      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004c98:	e009      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004c9a:	bf00      	nop
 8004c9c:	e007      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004c9e:	bf00      	nop
 8004ca0:	e005      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8004ca2:	bf00      	nop
 8004ca4:	e003      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004ca6:	bf00      	nop
 8004ca8:	44020c00 	.word	0x44020c00
        break;
 8004cac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10c      	bne.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004cb6:	4bb9      	ldr	r3, [pc, #740]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004cb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004cbc:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004cc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cc6:	4ab5      	ldr	r2, [pc, #724]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004cc8:	430b      	orrs	r3, r1
 8004cca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004cce:	e003      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004cd4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004cd8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce0:	f002 0310 	and.w	r3, r2, #16
 8004ce4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004cee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	d053      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004cf8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cfe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004d02:	d031      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004d04:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004d08:	d82a      	bhi.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004d0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d0e:	d02d      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004d10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d14:	d824      	bhi.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004d16:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d1a:	d029      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8004d1c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d20:	d81e      	bhi.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004d22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d26:	d011      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004d28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d2c:	d818      	bhi.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d020      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8004d32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d36:	d113      	bne.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004d38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d3c:	3308      	adds	r3, #8
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f002 ff54 	bl	8007bec <RCCEx_PLL2_Config>
 8004d44:	4603      	mov	r3, r0
 8004d46:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8004d4a:	e014      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d50:	3330      	adds	r3, #48	@ 0x30
 8004d52:	4618      	mov	r0, r3
 8004d54:	f002 ffe2 	bl	8007d1c <RCCEx_PLL3_Config>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8004d5e:	e00a      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004d66:	e006      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004d68:	bf00      	nop
 8004d6a:	e004      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004d6c:	bf00      	nop
 8004d6e:	e002      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004d70:	bf00      	nop
 8004d72:	e000      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8004d74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d76:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10c      	bne.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004d7e:	4b87      	ldr	r3, [pc, #540]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004d80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004d84:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004d88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d8e:	4a83      	ldr	r2, [pc, #524]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004d90:	430b      	orrs	r3, r1
 8004d92:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004d96:	e003      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d98:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004d9c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004da0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da8:	f002 0320 	and.w	r3, r2, #32
 8004dac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004db0:	2300      	movs	r3, #0
 8004db2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004db6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004dba:	460b      	mov	r3, r1
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	d053      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8004dc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc6:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004dca:	d031      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8004dcc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004dd0:	d82a      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004dd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dd6:	d02d      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004dd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ddc:	d824      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004dde:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004de2:	d029      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004de4:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004de8:	d81e      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004dea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dee:	d011      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004df4:	d818      	bhi.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d020      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8004dfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dfe:	d113      	bne.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e04:	3308      	adds	r3, #8
 8004e06:	4618      	mov	r0, r3
 8004e08:	f002 fef0 	bl	8007bec <RCCEx_PLL2_Config>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8004e12:	e014      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e14:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e18:	3330      	adds	r3, #48	@ 0x30
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f002 ff7e 	bl	8007d1c <RCCEx_PLL3_Config>
 8004e20:	4603      	mov	r3, r0
 8004e22:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8004e26:	e00a      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004e2e:	e006      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004e30:	bf00      	nop
 8004e32:	e004      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004e34:	bf00      	nop
 8004e36:	e002      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004e38:	bf00      	nop
 8004e3a:	e000      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004e3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e3e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10c      	bne.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8004e46:	4b55      	ldr	r3, [pc, #340]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004e48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004e4c:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8004e50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e56:	4a51      	ldr	r2, [pc, #324]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004e58:	430b      	orrs	r3, r1
 8004e5a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004e5e:	e003      	b.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e60:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004e64:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e70:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004e74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e78:	2300      	movs	r3, #0
 8004e7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e7e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e82:	460b      	mov	r3, r1
 8004e84:	4313      	orrs	r3, r2
 8004e86:	d053      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004e88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e8e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004e92:	d031      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8004e94:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004e98:	d82a      	bhi.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004e9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e9e:	d02d      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8004ea0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ea4:	d824      	bhi.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004ea6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004eaa:	d029      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004eac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004eb0:	d81e      	bhi.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004eb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004eb6:	d011      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004eb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ebc:	d818      	bhi.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d020      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004ec2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ec6:	d113      	bne.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ec8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ecc:	3308      	adds	r3, #8
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f002 fe8c 	bl	8007bec <RCCEx_PLL2_Config>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004eda:	e014      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004edc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ee0:	3330      	adds	r3, #48	@ 0x30
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f002 ff1a 	bl	8007d1c <RCCEx_PLL3_Config>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004eee:	e00a      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004ef6:	e006      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004ef8:	bf00      	nop
 8004efa:	e004      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004efc:	bf00      	nop
 8004efe:	e002      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004f00:	bf00      	nop
 8004f02:	e000      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004f04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f06:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d10c      	bne.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004f0e:	4b23      	ldr	r3, [pc, #140]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f14:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004f18:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f1e:	4a1f      	ldr	r2, [pc, #124]	@ (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004f20:	430b      	orrs	r3, r1
 8004f22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f26:	e003      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f28:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004f2c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004f3c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f40:	2300      	movs	r3, #0
 8004f42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f46:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	d03d      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004f50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f5a:	d01b      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8004f5c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f60:	d814      	bhi.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x648>
 8004f62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f66:	d017      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8004f68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f6c:	d80e      	bhi.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x648>
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d016      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 8004f72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f76:	d109      	bne.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f7c:	3330      	adds	r3, #48	@ 0x30
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f002 fecc 	bl	8007d1c <RCCEx_PLL3_Config>
 8004f84:	4603      	mov	r3, r0
 8004f86:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004f8a:	e00a      	b.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004f92:	e006      	b.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8004f94:	bf00      	nop
 8004f96:	e004      	b.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8004f98:	bf00      	nop
 8004f9a:	e002      	b.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8004f9c:	44020c00 	.word	0x44020c00
        break;
 8004fa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fa2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10c      	bne.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004faa:	4b99      	ldr	r3, [pc, #612]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004fac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004fb0:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004fb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004fba:	4a95      	ldr	r2, [pc, #596]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004fbc:	430b      	orrs	r3, r1
 8004fbe:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004fc2:	e003      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fc4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004fc8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fcc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004fd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004fdc:	2300      	movs	r3, #0
 8004fde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004fe2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	d03b      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004fec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ff0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ff2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ff6:	d01b      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8004ff8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ffc:	d814      	bhi.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8004ffe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005002:	d017      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8005004:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005008:	d80e      	bhi.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 800500a:	2b00      	cmp	r3, #0
 800500c:	d014      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 800500e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005012:	d109      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005014:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005018:	3330      	adds	r3, #48	@ 0x30
 800501a:	4618      	mov	r0, r3
 800501c:	f002 fe7e 	bl	8007d1c <RCCEx_PLL3_Config>
 8005020:	4603      	mov	r3, r0
 8005022:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8005026:	e008      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800502e:	e004      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8005030:	bf00      	nop
 8005032:	e002      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8005034:	bf00      	nop
 8005036:	e000      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8005038:	bf00      	nop
    }

    if (ret == HAL_OK)
 800503a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10c      	bne.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005042:	4b73      	ldr	r3, [pc, #460]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005044:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005048:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800504c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005050:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005052:	4a6f      	ldr	r2, [pc, #444]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005054:	430b      	orrs	r3, r1
 8005056:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800505a:	e003      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005060:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005064:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005070:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005074:	2300      	movs	r3, #0
 8005076:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800507a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800507e:	460b      	mov	r3, r1
 8005080:	4313      	orrs	r3, r2
 8005082:	d03d      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8005084:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005088:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800508c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005090:	d01b      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x786>
 8005092:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005096:	d814      	bhi.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8005098:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800509c:	d017      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x78a>
 800509e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050a2:	d80e      	bhi.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d014      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x78e>
 80050a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050ac:	d109      	bne.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80050ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050b2:	3330      	adds	r3, #48	@ 0x30
 80050b4:	4618      	mov	r0, r3
 80050b6:	f002 fe31 	bl	8007d1c <RCCEx_PLL3_Config>
 80050ba:	4603      	mov	r3, r0
 80050bc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 80050c0:	e008      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80050c8:	e004      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80050ca:	bf00      	nop
 80050cc:	e002      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80050ce:	bf00      	nop
 80050d0:	e000      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80050d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050d4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10d      	bne.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80050dc:	4b4c      	ldr	r3, [pc, #304]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80050de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80050e2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80050e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050ee:	4a48      	ldr	r2, [pc, #288]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80050f0:	430b      	orrs	r3, r1
 80050f2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80050f6:	e003      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050f8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80050fc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8005100:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005108:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800510c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005110:	2300      	movs	r3, #0
 8005112:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005116:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800511a:	460b      	mov	r3, r1
 800511c:	4313      	orrs	r3, r2
 800511e:	d035      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8005120:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005124:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005128:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800512c:	d015      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x816>
 800512e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005132:	d80e      	bhi.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x80e>
 8005134:	2b00      	cmp	r3, #0
 8005136:	d012      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8005138:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800513c:	d109      	bne.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800513e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005142:	3330      	adds	r3, #48	@ 0x30
 8005144:	4618      	mov	r0, r3
 8005146:	f002 fde9 	bl	8007d1c <RCCEx_PLL3_Config>
 800514a:	4603      	mov	r3, r0
 800514c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8005150:	e006      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005158:	e002      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 800515a:	bf00      	nop
 800515c:	e000      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 800515e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005160:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005164:	2b00      	cmp	r3, #0
 8005166:	d10d      	bne.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8005168:	4b29      	ldr	r3, [pc, #164]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800516a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800516e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8005172:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005176:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800517a:	4a25      	ldr	r2, [pc, #148]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800517c:	430b      	orrs	r3, r1
 800517e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005182:	e003      	b.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005184:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005188:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 800518c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	2100      	movs	r1, #0
 8005196:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800519a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800519e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80051a2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80051a6:	460b      	mov	r3, r1
 80051a8:	4313      	orrs	r3, r2
 80051aa:	d037      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 80051ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051b8:	d015      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 80051ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051be:	d80e      	bhi.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x89a>
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d012      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 80051c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051c8:	d109      	bne.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80051ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051ce:	3330      	adds	r3, #48	@ 0x30
 80051d0:	4618      	mov	r0, r3
 80051d2:	f002 fda3 	bl	8007d1c <RCCEx_PLL3_Config>
 80051d6:	4603      	mov	r3, r0
 80051d8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 80051dc:	e006      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80051e4:	e002      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 80051e6:	bf00      	nop
 80051e8:	e000      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 80051ea:	bf00      	nop
    }
    if (ret == HAL_OK)
 80051ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10f      	bne.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 80051f4:	4b06      	ldr	r3, [pc, #24]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80051f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80051fa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80051fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005206:	4a02      	ldr	r2, [pc, #8]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005208:	430b      	orrs	r3, r1
 800520a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800520e:	e005      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8005210:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005214:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005218:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800521c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005224:	2100      	movs	r1, #0
 8005226:	67b9      	str	r1, [r7, #120]	@ 0x78
 8005228:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800522c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800522e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005232:	460b      	mov	r3, r1
 8005234:	4313      	orrs	r3, r2
 8005236:	d00e      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005238:	4bb8      	ldr	r3, [pc, #736]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800523a:	69db      	ldr	r3, [r3, #28]
 800523c:	4ab7      	ldr	r2, [pc, #732]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800523e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005242:	61d3      	str	r3, [r2, #28]
 8005244:	4bb5      	ldr	r3, [pc, #724]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005246:	69d9      	ldr	r1, [r3, #28]
 8005248:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800524c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005250:	4ab2      	ldr	r2, [pc, #712]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005252:	430b      	orrs	r3, r1
 8005254:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005256:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800525a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005262:	673b      	str	r3, [r7, #112]	@ 0x70
 8005264:	2300      	movs	r3, #0
 8005266:	677b      	str	r3, [r7, #116]	@ 0x74
 8005268:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800526c:	460b      	mov	r3, r1
 800526e:	4313      	orrs	r3, r2
 8005270:	d055      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8005272:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005276:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800527a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800527e:	d031      	beq.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8005280:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005284:	d82a      	bhi.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x998>
 8005286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800528a:	d02d      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 800528c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005290:	d824      	bhi.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x998>
 8005292:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005296:	d029      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8005298:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800529c:	d81e      	bhi.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x998>
 800529e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052a2:	d011      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80052a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052a8:	d818      	bhi.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x998>
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d020      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 80052ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052b2:	d113      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052b8:	3308      	adds	r3, #8
 80052ba:	4618      	mov	r0, r3
 80052bc:	f002 fc96 	bl	8007bec <RCCEx_PLL2_Config>
 80052c0:	4603      	mov	r3, r0
 80052c2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80052c6:	e014      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052cc:	3330      	adds	r3, #48	@ 0x30
 80052ce:	4618      	mov	r0, r3
 80052d0:	f002 fd24 	bl	8007d1c <RCCEx_PLL3_Config>
 80052d4:	4603      	mov	r3, r0
 80052d6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80052da:	e00a      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80052e2:	e006      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80052e4:	bf00      	nop
 80052e6:	e004      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80052e8:	bf00      	nop
 80052ea:	e002      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80052ec:	bf00      	nop
 80052ee:	e000      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80052f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052f2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10d      	bne.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80052fa:	4b88      	ldr	r3, [pc, #544]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80052fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005300:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005304:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005308:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800530c:	4a83      	ldr	r2, [pc, #524]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800530e:	430b      	orrs	r3, r1
 8005310:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005314:	e003      	b.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005316:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800531a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800531e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005326:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800532a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800532c:	2300      	movs	r3, #0
 800532e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005330:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005334:	460b      	mov	r3, r1
 8005336:	4313      	orrs	r3, r2
 8005338:	d055      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800533a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800533e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005342:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005346:	d031      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8005348:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800534c:	d82a      	bhi.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800534e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005352:	d02d      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8005354:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005358:	d824      	bhi.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800535a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800535e:	d029      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005360:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005364:	d81e      	bhi.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8005366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800536a:	d011      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800536c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005370:	d818      	bhi.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8005372:	2b00      	cmp	r3, #0
 8005374:	d020      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8005376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800537a:	d113      	bne.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800537c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005380:	3308      	adds	r3, #8
 8005382:	4618      	mov	r0, r3
 8005384:	f002 fc32 	bl	8007bec <RCCEx_PLL2_Config>
 8005388:	4603      	mov	r3, r0
 800538a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800538e:	e014      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005390:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005394:	3330      	adds	r3, #48	@ 0x30
 8005396:	4618      	mov	r0, r3
 8005398:	f002 fcc0 	bl	8007d1c <RCCEx_PLL3_Config>
 800539c:	4603      	mov	r3, r0
 800539e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80053a2:	e00a      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80053aa:	e006      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80053ac:	bf00      	nop
 80053ae:	e004      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80053b0:	bf00      	nop
 80053b2:	e002      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80053b4:	bf00      	nop
 80053b6:	e000      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80053b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053ba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d10d      	bne.n	80053de <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80053c2:	4b56      	ldr	r3, [pc, #344]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80053c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80053c8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80053cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053d4:	4a51      	ldr	r2, [pc, #324]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80053d6:	430b      	orrs	r3, r1
 80053d8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80053dc:	e003      	b.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80053e2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80053e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ee:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80053f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80053f4:	2300      	movs	r3, #0
 80053f6:	667b      	str	r3, [r7, #100]	@ 0x64
 80053f8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80053fc:	460b      	mov	r3, r1
 80053fe:	4313      	orrs	r3, r2
 8005400:	d032      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005402:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005406:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800540a:	2b05      	cmp	r3, #5
 800540c:	d80f      	bhi.n	800542e <HAL_RCCEx_PeriphCLKConfig+0xaea>
 800540e:	2b03      	cmp	r3, #3
 8005410:	d211      	bcs.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8005412:	2b01      	cmp	r3, #1
 8005414:	d911      	bls.n	800543a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8005416:	2b02      	cmp	r3, #2
 8005418:	d109      	bne.n	800542e <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800541a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800541e:	3308      	adds	r3, #8
 8005420:	4618      	mov	r0, r3
 8005422:	f002 fbe3 	bl	8007bec <RCCEx_PLL2_Config>
 8005426:	4603      	mov	r3, r0
 8005428:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800542c:	e006      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005434:	e002      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8005436:	bf00      	nop
 8005438:	e000      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 800543a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800543c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10d      	bne.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005444:	4b35      	ldr	r3, [pc, #212]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005446:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800544a:	f023 0107 	bic.w	r1, r3, #7
 800544e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005452:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005456:	4a31      	ldr	r2, [pc, #196]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8005458:	430b      	orrs	r3, r1
 800545a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800545e:	e003      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005460:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005464:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005468:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800546c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005470:	2100      	movs	r1, #0
 8005472:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005474:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005478:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800547a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800547e:	460b      	mov	r3, r1
 8005480:	4313      	orrs	r3, r2
 8005482:	d024      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005484:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005488:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800548c:	2b00      	cmp	r3, #0
 800548e:	d005      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xb58>
 8005490:	2b08      	cmp	r3, #8
 8005492:	d005      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800549a:	e002      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 800549c:	bf00      	nop
 800549e:	e000      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 80054a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054a2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d10d      	bne.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80054aa:	4b1c      	ldr	r3, [pc, #112]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80054ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054b0:	f023 0108 	bic.w	r1, r3, #8
 80054b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80054bc:	4a17      	ldr	r2, [pc, #92]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80054be:	430b      	orrs	r3, r1
 80054c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80054c4:	e003      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80054ca:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d6:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80054da:	653b      	str	r3, [r7, #80]	@ 0x50
 80054dc:	2300      	movs	r3, #0
 80054de:	657b      	str	r3, [r7, #84]	@ 0x54
 80054e0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80054e4:	460b      	mov	r3, r1
 80054e6:	4313      	orrs	r3, r2
 80054e8:	f000 80b9 	beq.w	800565e <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80054ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 80054ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f0:	4a0b      	ldr	r2, [pc, #44]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 80054f2:	f043 0301 	orr.w	r3, r3, #1
 80054f6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80054f8:	f7fb ff6c 	bl	80013d4 <HAL_GetTick>
 80054fc:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005500:	e010      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005502:	f7fb ff67 	bl	80013d4 <HAL_GetTick>
 8005506:	4602      	mov	r2, r0
 8005508:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	2b02      	cmp	r3, #2
 8005510:	d908      	bls.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005518:	e00a      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 800551a:	bf00      	nop
 800551c:	44020c00 	.word	0x44020c00
 8005520:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005524:	4bba      	ldr	r3, [pc, #744]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 8005526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b00      	cmp	r3, #0
 800552e:	d0e8      	beq.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 8005530:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005534:	2b00      	cmp	r3, #0
 8005536:	f040 808e 	bne.w	8005656 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800553a:	4bb6      	ldr	r3, [pc, #728]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800553c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005540:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005544:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800554c:	2b00      	cmp	r3, #0
 800554e:	d023      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8005550:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005554:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8005558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800555c:	4293      	cmp	r3, r2
 800555e:	d01b      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005560:	4bac      	ldr	r3, [pc, #688]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005562:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005566:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800556a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800556e:	4ba9      	ldr	r3, [pc, #676]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005570:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005574:	4aa7      	ldr	r2, [pc, #668]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005576:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800557a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800557e:	4ba5      	ldr	r3, [pc, #660]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005580:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005584:	4aa3      	ldr	r2, [pc, #652]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005586:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800558a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800558e:	4aa1      	ldr	r2, [pc, #644]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005594:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800559c:	f003 0301 	and.w	r3, r3, #1
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d019      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a4:	f7fb ff16 	bl	80013d4 <HAL_GetTick>
 80055a8:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055ac:	e00d      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ae:	f7fb ff11 	bl	80013d4 <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055b8:	1ad2      	subs	r2, r2, r3
 80055ba:	f241 3388 	movw	r3, #5000	@ 0x1388
 80055be:	429a      	cmp	r2, r3
 80055c0:	d903      	bls.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 80055c8:	e006      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055ca:	4b92      	ldr	r3, [pc, #584]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80055cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055d0:	f003 0302 	and.w	r3, r3, #2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d0ea      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 80055d8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d135      	bne.n	800564c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80055e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055e4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80055e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055f0:	d110      	bne.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 80055f2:	4b88      	ldr	r3, [pc, #544]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80055fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005602:	091b      	lsrs	r3, r3, #4
 8005604:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005608:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800560c:	4a81      	ldr	r2, [pc, #516]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800560e:	430b      	orrs	r3, r1
 8005610:	61d3      	str	r3, [r2, #28]
 8005612:	e005      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8005614:	4b7f      	ldr	r3, [pc, #508]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005616:	69db      	ldr	r3, [r3, #28]
 8005618:	4a7e      	ldr	r2, [pc, #504]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800561a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800561e:	61d3      	str	r3, [r2, #28]
 8005620:	4b7c      	ldr	r3, [pc, #496]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005626:	4a7b      	ldr	r2, [pc, #492]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005628:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800562c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005630:	4b78      	ldr	r3, [pc, #480]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005632:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005636:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800563a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800563e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005642:	4a74      	ldr	r2, [pc, #464]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005644:	430b      	orrs	r3, r1
 8005646:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800564a:	e008      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800564c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005650:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8005654:	e003      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005656:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800565a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800565e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005666:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800566a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800566c:	2300      	movs	r3, #0
 800566e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005670:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005674:	460b      	mov	r3, r1
 8005676:	4313      	orrs	r3, r2
 8005678:	d035      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800567a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800567e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005682:	2b30      	cmp	r3, #48	@ 0x30
 8005684:	d014      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 8005686:	2b30      	cmp	r3, #48	@ 0x30
 8005688:	d80e      	bhi.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 800568a:	2b20      	cmp	r3, #32
 800568c:	d012      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 800568e:	2b20      	cmp	r3, #32
 8005690:	d80a      	bhi.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8005692:	2b00      	cmp	r3, #0
 8005694:	d010      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 8005696:	2b10      	cmp	r3, #16
 8005698:	d106      	bne.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800569a:	4b5e      	ldr	r3, [pc, #376]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800569c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800569e:	4a5d      	ldr	r2, [pc, #372]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80056a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056a4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80056a6:	e008      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80056ae:	e004      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80056b0:	bf00      	nop
 80056b2:	e002      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80056b4:	bf00      	nop
 80056b6:	e000      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80056b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056ba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d10d      	bne.n	80056de <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80056c2:	4b54      	ldr	r3, [pc, #336]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80056c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056c8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80056cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056d4:	4a4f      	ldr	r2, [pc, #316]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80056d6:	430b      	orrs	r3, r1
 80056d8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80056dc:	e003      	b.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80056e2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80056e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ee:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80056f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80056f4:	2300      	movs	r3, #0
 80056f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80056f8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80056fc:	460b      	mov	r3, r1
 80056fe:	4313      	orrs	r3, r2
 8005700:	d033      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8005702:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005706:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800570a:	2b00      	cmp	r3, #0
 800570c:	d002      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 800570e:	2b40      	cmp	r3, #64	@ 0x40
 8005710:	d007      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005712:	e010      	b.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005714:	4b3f      	ldr	r3, [pc, #252]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005718:	4a3e      	ldr	r2, [pc, #248]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800571a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800571e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005720:	e00d      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005722:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005726:	3308      	adds	r3, #8
 8005728:	4618      	mov	r0, r3
 800572a:	f002 fa5f 	bl	8007bec <RCCEx_PLL2_Config>
 800572e:	4603      	mov	r3, r0
 8005730:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005734:	e003      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800573c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800573e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10d      	bne.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005746:	4b33      	ldr	r3, [pc, #204]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005748:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800574c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8005750:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005754:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005758:	4a2e      	ldr	r2, [pc, #184]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800575a:	430b      	orrs	r3, r1
 800575c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005760:	e003      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005762:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005766:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800576a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800576e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005772:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005776:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005778:	2300      	movs	r3, #0
 800577a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800577c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005780:	460b      	mov	r3, r1
 8005782:	4313      	orrs	r3, r2
 8005784:	d04c      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8005786:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800578a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800578e:	2b04      	cmp	r3, #4
 8005790:	d827      	bhi.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8005792:	a201      	add	r2, pc, #4	@ (adr r2, 8005798 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 8005794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005798:	080057ad 	.word	0x080057ad
 800579c:	080057bb 	.word	0x080057bb
 80057a0:	080057cf 	.word	0x080057cf
 80057a4:	080057eb 	.word	0x080057eb
 80057a8:	080057eb 	.word	0x080057eb
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057ac:	4b19      	ldr	r3, [pc, #100]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80057ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b0:	4a18      	ldr	r2, [pc, #96]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80057b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057b6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80057b8:	e018      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057be:	3308      	adds	r3, #8
 80057c0:	4618      	mov	r0, r3
 80057c2:	f002 fa13 	bl	8007bec <RCCEx_PLL2_Config>
 80057c6:	4603      	mov	r3, r0
 80057c8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80057cc:	e00e      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057d2:	3330      	adds	r3, #48	@ 0x30
 80057d4:	4618      	mov	r0, r3
 80057d6:	f002 faa1 	bl	8007d1c <RCCEx_PLL3_Config>
 80057da:	4603      	mov	r3, r0
 80057dc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80057e0:	e004      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80057e8:	e000      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 80057ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d111      	bne.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80057f4:	4b07      	ldr	r3, [pc, #28]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80057f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057fa:	f023 0107 	bic.w	r1, r3, #7
 80057fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005802:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005806:	4a03      	ldr	r2, [pc, #12]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8005808:	430b      	orrs	r3, r1
 800580a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800580e:	e007      	b.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 8005810:	44020800 	.word	0x44020800
 8005814:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005818:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800581c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005820:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005828:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800582c:	633b      	str	r3, [r7, #48]	@ 0x30
 800582e:	2300      	movs	r3, #0
 8005830:	637b      	str	r3, [r7, #52]	@ 0x34
 8005832:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005836:	460b      	mov	r3, r1
 8005838:	4313      	orrs	r3, r2
 800583a:	f000 8081 	beq.w	8005940 <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800583e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005842:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005846:	2b20      	cmp	r3, #32
 8005848:	d85f      	bhi.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 800584a:	a201      	add	r2, pc, #4	@ (adr r2, 8005850 <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 800584c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005850:	080058d5 	.word	0x080058d5
 8005854:	0800590b 	.word	0x0800590b
 8005858:	0800590b 	.word	0x0800590b
 800585c:	0800590b 	.word	0x0800590b
 8005860:	0800590b 	.word	0x0800590b
 8005864:	0800590b 	.word	0x0800590b
 8005868:	0800590b 	.word	0x0800590b
 800586c:	0800590b 	.word	0x0800590b
 8005870:	080058e3 	.word	0x080058e3
 8005874:	0800590b 	.word	0x0800590b
 8005878:	0800590b 	.word	0x0800590b
 800587c:	0800590b 	.word	0x0800590b
 8005880:	0800590b 	.word	0x0800590b
 8005884:	0800590b 	.word	0x0800590b
 8005888:	0800590b 	.word	0x0800590b
 800588c:	0800590b 	.word	0x0800590b
 8005890:	080058f7 	.word	0x080058f7
 8005894:	0800590b 	.word	0x0800590b
 8005898:	0800590b 	.word	0x0800590b
 800589c:	0800590b 	.word	0x0800590b
 80058a0:	0800590b 	.word	0x0800590b
 80058a4:	0800590b 	.word	0x0800590b
 80058a8:	0800590b 	.word	0x0800590b
 80058ac:	0800590b 	.word	0x0800590b
 80058b0:	08005913 	.word	0x08005913
 80058b4:	0800590b 	.word	0x0800590b
 80058b8:	0800590b 	.word	0x0800590b
 80058bc:	0800590b 	.word	0x0800590b
 80058c0:	0800590b 	.word	0x0800590b
 80058c4:	0800590b 	.word	0x0800590b
 80058c8:	0800590b 	.word	0x0800590b
 80058cc:	0800590b 	.word	0x0800590b
 80058d0:	08005913 	.word	0x08005913
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058d4:	4bb9      	ldr	r3, [pc, #740]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80058d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d8:	4ab8      	ldr	r2, [pc, #736]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80058da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058de:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80058e0:	e018      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80058e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058e6:	3308      	adds	r3, #8
 80058e8:	4618      	mov	r0, r3
 80058ea:	f002 f97f 	bl	8007bec <RCCEx_PLL2_Config>
 80058ee:	4603      	mov	r3, r0
 80058f0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80058f4:	e00e      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058fa:	3330      	adds	r3, #48	@ 0x30
 80058fc:	4618      	mov	r0, r3
 80058fe:	f002 fa0d 	bl	8007d1c <RCCEx_PLL3_Config>
 8005902:	4603      	mov	r3, r0
 8005904:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005908:	e004      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005910:	e000      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 8005912:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005914:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10d      	bne.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800591c:	4ba7      	ldr	r3, [pc, #668]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800591e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005922:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005926:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800592a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800592e:	4aa3      	ldr	r2, [pc, #652]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005930:	430b      	orrs	r3, r1
 8005932:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005936:	e003      	b.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005938:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800593c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005940:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005948:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800594c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800594e:	2300      	movs	r3, #0
 8005950:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005952:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005956:	460b      	mov	r3, r1
 8005958:	4313      	orrs	r3, r2
 800595a:	d04e      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 800595c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005960:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005964:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005968:	d02e      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800596a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800596e:	d827      	bhi.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005970:	2bc0      	cmp	r3, #192	@ 0xc0
 8005972:	d02b      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x1088>
 8005974:	2bc0      	cmp	r3, #192	@ 0xc0
 8005976:	d823      	bhi.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005978:	2b80      	cmp	r3, #128	@ 0x80
 800597a:	d017      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x1068>
 800597c:	2b80      	cmp	r3, #128	@ 0x80
 800597e:	d81f      	bhi.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005980:	2b00      	cmp	r3, #0
 8005982:	d002      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x1046>
 8005984:	2b40      	cmp	r3, #64	@ 0x40
 8005986:	d007      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 8005988:	e01a      	b.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800598a:	4b8c      	ldr	r3, [pc, #560]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800598c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800598e:	4a8b      	ldr	r2, [pc, #556]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005990:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005994:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005996:	e01a      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005998:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800599c:	3308      	adds	r3, #8
 800599e:	4618      	mov	r0, r3
 80059a0:	f002 f924 	bl	8007bec <RCCEx_PLL2_Config>
 80059a4:	4603      	mov	r3, r0
 80059a6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80059aa:	e010      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80059ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059b0:	3330      	adds	r3, #48	@ 0x30
 80059b2:	4618      	mov	r0, r3
 80059b4:	f002 f9b2 	bl	8007d1c <RCCEx_PLL3_Config>
 80059b8:	4603      	mov	r3, r0
 80059ba:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80059be:	e006      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80059c6:	e002      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 80059c8:	bf00      	nop
 80059ca:	e000      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 80059cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059ce:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10d      	bne.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80059d6:	4b79      	ldr	r3, [pc, #484]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80059d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059dc:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 80059e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80059e8:	4974      	ldr	r1, [pc, #464]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80059f0:	e003      	b.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059f2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80059f6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80059fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a02:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005a06:	623b      	str	r3, [r7, #32]
 8005a08:	2300      	movs	r3, #0
 8005a0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a0c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005a10:	460b      	mov	r3, r1
 8005a12:	4313      	orrs	r3, r2
 8005a14:	d055      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8005a16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a1a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005a1e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005a22:	d031      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 8005a24:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005a28:	d82a      	bhi.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8005a2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a2e:	d02d      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1148>
 8005a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a34:	d824      	bhi.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8005a36:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005a3a:	d029      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x114c>
 8005a3c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005a40:	d81e      	bhi.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8005a42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a46:	d011      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8005a48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a4c:	d818      	bhi.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d020      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x1150>
 8005a52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a56:	d113      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a5c:	3308      	adds	r3, #8
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f002 f8c4 	bl	8007bec <RCCEx_PLL2_Config>
 8005a64:	4603      	mov	r3, r0
 8005a66:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005a6a:	e014      	b.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005a6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a70:	3330      	adds	r3, #48	@ 0x30
 8005a72:	4618      	mov	r0, r3
 8005a74:	f002 f952 	bl	8007d1c <RCCEx_PLL3_Config>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005a7e:	e00a      	b.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005a86:	e006      	b.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8005a88:	bf00      	nop
 8005a8a:	e004      	b.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8005a8c:	bf00      	nop
 8005a8e:	e002      	b.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8005a90:	bf00      	nop
 8005a92:	e000      	b.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8005a94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a96:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d10d      	bne.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8005a9e:	4b47      	ldr	r3, [pc, #284]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005aa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005aa4:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 8005aa8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005aac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005ab0:	4942      	ldr	r1, [pc, #264]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005ab8:	e003      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005abe:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005ac2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	2100      	movs	r1, #0
 8005acc:	61b9      	str	r1, [r7, #24]
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	61fb      	str	r3, [r7, #28]
 8005ad4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005ad8:	460b      	mov	r3, r1
 8005ada:	4313      	orrs	r3, r2
 8005adc:	d03c      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8005ade:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ae2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005ae6:	2b03      	cmp	r3, #3
 8005ae8:	d81b      	bhi.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x11de>
 8005aea:	a201      	add	r2, pc, #4	@ (adr r2, 8005af0 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 8005aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af0:	08005b2b 	.word	0x08005b2b
 8005af4:	08005b01 	.word	0x08005b01
 8005af8:	08005b0f 	.word	0x08005b0f
 8005afc:	08005b2b 	.word	0x08005b2b
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b00:	4b2e      	ldr	r3, [pc, #184]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b04:	4a2d      	ldr	r2, [pc, #180]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005b06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b0a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005b0c:	e00e      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b12:	3308      	adds	r3, #8
 8005b14:	4618      	mov	r0, r3
 8005b16:	f002 f869 	bl	8007bec <RCCEx_PLL2_Config>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8005b20:	e004      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005b28:	e000      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 8005b2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b2c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d10d      	bne.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005b34:	4b21      	ldr	r3, [pc, #132]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005b36:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b3a:	f023 0203 	bic.w	r2, r3, #3
 8005b3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b42:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005b46:	491d      	ldr	r1, [pc, #116]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005b4e:	e003      	b.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b50:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005b54:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005b58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b60:	2100      	movs	r1, #0
 8005b62:	6139      	str	r1, [r7, #16]
 8005b64:	f003 0304 	and.w	r3, r3, #4
 8005b68:	617b      	str	r3, [r7, #20]
 8005b6a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005b6e:	460b      	mov	r3, r1
 8005b70:	4313      	orrs	r3, r2
 8005b72:	d03c      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8005b74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b80:	d00e      	beq.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8005b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b86:	d815      	bhi.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x1270>
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d019      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x127c>
 8005b8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b90:	d110      	bne.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b92:	4b0a      	ldr	r3, [pc, #40]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b96:	4a09      	ldr	r2, [pc, #36]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8005b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b9c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005b9e:	e010      	b.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ba0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ba4:	3308      	adds	r3, #8
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f002 f820 	bl	8007bec <RCCEx_PLL2_Config>
 8005bac:	4603      	mov	r3, r0
 8005bae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005bb2:	e006      	b.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005bba:	e002      	b.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x127e>
 8005bbc:	44020c00 	.word	0x44020c00
        break;
 8005bc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bc2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d10d      	bne.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8005bca:	4b3d      	ldr	r3, [pc, #244]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005bcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005bd0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005bd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bdc:	4938      	ldr	r1, [pc, #224]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005bde:	4313      	orrs	r3, r2
 8005be0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005be4:	e003      	b.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005be6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005bea:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005bee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	f003 0310 	and.w	r3, r3, #16
 8005bfe:	60fb      	str	r3, [r7, #12]
 8005c00:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005c04:	460b      	mov	r3, r1
 8005c06:	4313      	orrs	r3, r2
 8005c08:	d038      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8005c0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c0e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005c12:	2b30      	cmp	r3, #48	@ 0x30
 8005c14:	d01b      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x130a>
 8005c16:	2b30      	cmp	r3, #48	@ 0x30
 8005c18:	d815      	bhi.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x1302>
 8005c1a:	2b10      	cmp	r3, #16
 8005c1c:	d002      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 8005c1e:	2b20      	cmp	r3, #32
 8005c20:	d007      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 8005c22:	e010      	b.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c24:	4b26      	ldr	r3, [pc, #152]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c28:	4a25      	ldr	r2, [pc, #148]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005c2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c2e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8005c30:	e00e      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c36:	3330      	adds	r3, #48	@ 0x30
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f002 f86f 	bl	8007d1c <RCCEx_PLL3_Config>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8005c44:	e004      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005c4c:	e000      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 8005c4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c50:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d10d      	bne.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8005c58:	4b19      	ldr	r3, [pc, #100]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005c5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c5e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005c62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c66:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005c6a:	4915      	ldr	r1, [pc, #84]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005c72:	e003      	b.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c74:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005c78:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005c7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c84:	2100      	movs	r1, #0
 8005c86:	6039      	str	r1, [r7, #0]
 8005c88:	f003 0308 	and.w	r3, r3, #8
 8005c8c:	607b      	str	r3, [r7, #4]
 8005c8e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005c92:	460b      	mov	r3, r1
 8005c94:	4313      	orrs	r3, r2
 8005c96:	d00c      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8005c98:	4b09      	ldr	r3, [pc, #36]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005c9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c9e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005ca2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ca6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005caa:	4905      	ldr	r1, [pc, #20]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8005cb2:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	37e8      	adds	r7, #232	@ 0xe8
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cc0:	44020c00 	.word	0x44020c00

08005cc4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b08b      	sub	sp, #44	@ 0x2c
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005ccc:	4bae      	ldr	r3, [pc, #696]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cd4:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005cd6:	4bac      	ldr	r3, [pc, #688]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cda:	f003 0303 	and.w	r3, r3, #3
 8005cde:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8005ce0:	4ba9      	ldr	r3, [pc, #676]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce4:	0a1b      	lsrs	r3, r3, #8
 8005ce6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005cea:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005cec:	4ba6      	ldr	r3, [pc, #664]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf0:	091b      	lsrs	r3, r3, #4
 8005cf2:	f003 0301 	and.w	r3, r3, #1
 8005cf6:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005cf8:	4ba3      	ldr	r3, [pc, #652]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cfc:	08db      	lsrs	r3, r3, #3
 8005cfe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	fb02 f303 	mul.w	r3, r2, r3
 8005d08:	ee07 3a90 	vmov	s15, r3
 8005d0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d10:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f000 8126 	beq.w	8005f68 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	2b03      	cmp	r3, #3
 8005d20:	d053      	beq.n	8005dca <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	2b03      	cmp	r3, #3
 8005d26:	d86f      	bhi.n	8005e08 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d003      	beq.n	8005d36 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d02b      	beq.n	8005d8c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005d34:	e068      	b.n	8005e08 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005d36:	4b94      	ldr	r3, [pc, #592]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	08db      	lsrs	r3, r3, #3
 8005d3c:	f003 0303 	and.w	r3, r3, #3
 8005d40:	4a92      	ldr	r2, [pc, #584]	@ (8005f8c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005d42:	fa22 f303 	lsr.w	r3, r2, r3
 8005d46:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	ee07 3a90 	vmov	s15, r3
 8005d4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	ee07 3a90 	vmov	s15, r3
 8005d58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	ee07 3a90 	vmov	s15, r3
 8005d66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d6a:	ed97 6a04 	vldr	s12, [r7, #16]
 8005d6e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8005f90 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005d72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d86:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005d8a:	e068      	b.n	8005e5e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	ee07 3a90 	vmov	s15, r3
 8005d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d96:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8005f94 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8005d9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
 8005da0:	ee07 3a90 	vmov	s15, r3
 8005da4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005da8:	ed97 6a04 	vldr	s12, [r7, #16]
 8005dac:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005f90 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005db0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005db4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005db8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dc4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005dc8:	e049      	b.n	8005e5e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	ee07 3a90 	vmov	s15, r3
 8005dd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dd4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8005f98 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8005dd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ddc:	6a3b      	ldr	r3, [r7, #32]
 8005dde:	ee07 3a90 	vmov	s15, r3
 8005de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005de6:	ed97 6a04 	vldr	s12, [r7, #16]
 8005dea:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8005f90 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e02:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8005e06:	e02a      	b.n	8005e5e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005e08:	4b5f      	ldr	r3, [pc, #380]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	08db      	lsrs	r3, r3, #3
 8005e0e:	f003 0303 	and.w	r3, r3, #3
 8005e12:	4a5e      	ldr	r2, [pc, #376]	@ (8005f8c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005e14:	fa22 f303 	lsr.w	r3, r2, r3
 8005e18:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	ee07 3a90 	vmov	s15, r3
 8005e20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	ee07 3a90 	vmov	s15, r3
 8005e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e32:	6a3b      	ldr	r3, [r7, #32]
 8005e34:	ee07 3a90 	vmov	s15, r3
 8005e38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e3c:	ed97 6a04 	vldr	s12, [r7, #16]
 8005e40:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8005f90 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8005e44:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e48:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e4c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e50:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e58:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8005e5c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e6a:	d121      	bne.n	8005eb0 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005e6c:	4b46      	ldr	r3, [pc, #280]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d017      	beq.n	8005ea8 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005e78:	4b43      	ldr	r3, [pc, #268]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e7c:	0a5b      	lsrs	r3, r3, #9
 8005e7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e82:	ee07 3a90 	vmov	s15, r3
 8005e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8005e8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e8e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005e92:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005e96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e9e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	601a      	str	r2, [r3, #0]
 8005ea6:	e006      	b.n	8005eb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	601a      	str	r2, [r3, #0]
 8005eae:	e002      	b.n	8005eb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005eb6:	4b34      	ldr	r3, [pc, #208]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ebe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ec2:	d121      	bne.n	8005f08 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005ec4:	4b30      	ldr	r3, [pc, #192]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d017      	beq.n	8005f00 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ed4:	0c1b      	lsrs	r3, r3, #16
 8005ed6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005eda:	ee07 3a90 	vmov	s15, r3
 8005ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005ee2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ee6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005eea:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ef6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	605a      	str	r2, [r3, #4]
 8005efe:	e006      	b.n	8005f0e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	605a      	str	r2, [r3, #4]
 8005f06:	e002      	b.n	8005f0e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f1a:	d121      	bne.n	8005f60 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d017      	beq.n	8005f58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005f28:	4b17      	ldr	r3, [pc, #92]	@ (8005f88 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8005f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f2c:	0e1b      	lsrs	r3, r3, #24
 8005f2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f32:	ee07 3a90 	vmov	s15, r3
 8005f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8005f3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f3e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8005f42:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8005f46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f4e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005f56:	e010      	b.n	8005f7a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	609a      	str	r2, [r3, #8]
}
 8005f5e:	e00c      	b.n	8005f7a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	609a      	str	r2, [r3, #8]
}
 8005f66:	e008      	b.n	8005f7a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	609a      	str	r2, [r3, #8]
}
 8005f7a:	bf00      	nop
 8005f7c:	372c      	adds	r7, #44	@ 0x2c
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	44020c00 	.word	0x44020c00
 8005f8c:	03d09000 	.word	0x03d09000
 8005f90:	46000000 	.word	0x46000000
 8005f94:	4a742400 	.word	0x4a742400
 8005f98:	4bbebc20 	.word	0x4bbebc20

08005f9c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b08b      	sub	sp, #44	@ 0x2c
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005fa4:	4bae      	ldr	r3, [pc, #696]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fac:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005fae:	4bac      	ldr	r3, [pc, #688]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb2:	f003 0303 	and.w	r3, r3, #3
 8005fb6:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8005fb8:	4ba9      	ldr	r3, [pc, #676]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fbc:	0a1b      	lsrs	r3, r3, #8
 8005fbe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fc2:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005fc4:	4ba6      	ldr	r3, [pc, #664]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fc8:	091b      	lsrs	r3, r3, #4
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005fd0:	4ba3      	ldr	r3, [pc, #652]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8005fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd4:	08db      	lsrs	r3, r3, #3
 8005fd6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005fda:	697a      	ldr	r2, [r7, #20]
 8005fdc:	fb02 f303 	mul.w	r3, r2, r3
 8005fe0:	ee07 3a90 	vmov	s15, r3
 8005fe4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fe8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f000 8126 	beq.w	8006240 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	2b03      	cmp	r3, #3
 8005ff8:	d053      	beq.n	80060a2 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	2b03      	cmp	r3, #3
 8005ffe:	d86f      	bhi.n	80060e0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	2b01      	cmp	r3, #1
 8006004:	d003      	beq.n	800600e <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	2b02      	cmp	r3, #2
 800600a:	d02b      	beq.n	8006064 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800600c:	e068      	b.n	80060e0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800600e:	4b94      	ldr	r3, [pc, #592]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	08db      	lsrs	r3, r3, #3
 8006014:	f003 0303 	and.w	r3, r3, #3
 8006018:	4a92      	ldr	r2, [pc, #584]	@ (8006264 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800601a:	fa22 f303 	lsr.w	r3, r2, r3
 800601e:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	ee07 3a90 	vmov	s15, r3
 8006026:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	ee07 3a90 	vmov	s15, r3
 8006030:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006034:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006038:	6a3b      	ldr	r3, [r7, #32]
 800603a:	ee07 3a90 	vmov	s15, r3
 800603e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006042:	ed97 6a04 	vldr	s12, [r7, #16]
 8006046:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006268 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800604a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800604e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006052:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800605a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800605e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006062:	e068      	b.n	8006136 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	ee07 3a90 	vmov	s15, r3
 800606a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800606e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800626c <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006076:	6a3b      	ldr	r3, [r7, #32]
 8006078:	ee07 3a90 	vmov	s15, r3
 800607c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006080:	ed97 6a04 	vldr	s12, [r7, #16]
 8006084:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006268 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006088:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800608c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006090:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006094:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006098:	ee67 7a27 	vmul.f32	s15, s14, s15
 800609c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80060a0:	e049      	b.n	8006136 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	ee07 3a90 	vmov	s15, r3
 80060a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ac:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006270 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80060b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060b4:	6a3b      	ldr	r3, [r7, #32]
 80060b6:	ee07 3a90 	vmov	s15, r3
 80060ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060be:	ed97 6a04 	vldr	s12, [r7, #16]
 80060c2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006268 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80060c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80060de:	e02a      	b.n	8006136 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80060e0:	4b5f      	ldr	r3, [pc, #380]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	08db      	lsrs	r3, r3, #3
 80060e6:	f003 0303 	and.w	r3, r3, #3
 80060ea:	4a5e      	ldr	r2, [pc, #376]	@ (8006264 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80060ec:	fa22 f303 	lsr.w	r3, r2, r3
 80060f0:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	ee07 3a90 	vmov	s15, r3
 80060f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	ee07 3a90 	vmov	s15, r3
 8006102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006106:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800610a:	6a3b      	ldr	r3, [r7, #32]
 800610c:	ee07 3a90 	vmov	s15, r3
 8006110:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006114:	ed97 6a04 	vldr	s12, [r7, #16]
 8006118:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006268 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800611c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006120:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006124:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006128:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800612c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006130:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006134:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006136:	4b4a      	ldr	r3, [pc, #296]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800613e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006142:	d121      	bne.n	8006188 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006144:	4b46      	ldr	r3, [pc, #280]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d017      	beq.n	8006180 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006150:	4b43      	ldr	r3, [pc, #268]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006154:	0a5b      	lsrs	r3, r3, #9
 8006156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800615a:	ee07 3a90 	vmov	s15, r3
 800615e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006162:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006166:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800616a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800616e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006176:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	601a      	str	r2, [r3, #0]
 800617e:	e006      	b.n	800618e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	601a      	str	r2, [r3, #0]
 8006186:	e002      	b.n	800618e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800618e:	4b34      	ldr	r3, [pc, #208]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006196:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800619a:	d121      	bne.n	80061e0 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800619c:	4b30      	ldr	r3, [pc, #192]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800619e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d017      	beq.n	80061d8 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80061a8:	4b2d      	ldr	r3, [pc, #180]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80061aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ac:	0c1b      	lsrs	r3, r3, #16
 80061ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061b2:	ee07 3a90 	vmov	s15, r3
 80061b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80061ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80061be:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80061c2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80061c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061ce:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	605a      	str	r2, [r3, #4]
 80061d6:	e006      	b.n	80061e6 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	605a      	str	r2, [r3, #4]
 80061de:	e002      	b.n	80061e6 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80061e6:	4b1e      	ldr	r3, [pc, #120]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061f2:	d121      	bne.n	8006238 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80061f4:	4b1a      	ldr	r3, [pc, #104]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80061f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d017      	beq.n	8006230 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006200:	4b17      	ldr	r3, [pc, #92]	@ (8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006204:	0e1b      	lsrs	r3, r3, #24
 8006206:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800620a:	ee07 3a90 	vmov	s15, r3
 800620e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8006212:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006216:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800621a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800621e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006222:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006226:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800622e:	e010      	b.n	8006252 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	609a      	str	r2, [r3, #8]
}
 8006236:	e00c      	b.n	8006252 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	609a      	str	r2, [r3, #8]
}
 800623e:	e008      	b.n	8006252 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	609a      	str	r2, [r3, #8]
}
 8006252:	bf00      	nop
 8006254:	372c      	adds	r7, #44	@ 0x2c
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	44020c00 	.word	0x44020c00
 8006264:	03d09000 	.word	0x03d09000
 8006268:	46000000 	.word	0x46000000
 800626c:	4a742400 	.word	0x4a742400
 8006270:	4bbebc20 	.word	0x4bbebc20

08006274 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006274:	b480      	push	{r7}
 8006276:	b08b      	sub	sp, #44	@ 0x2c
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800627c:	4bae      	ldr	r3, [pc, #696]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800627e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006280:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006284:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006286:	4bac      	ldr	r3, [pc, #688]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800628a:	f003 0303 	and.w	r3, r3, #3
 800628e:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006290:	4ba9      	ldr	r3, [pc, #676]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006294:	0a1b      	lsrs	r3, r3, #8
 8006296:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800629a:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800629c:	4ba6      	ldr	r3, [pc, #664]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800629e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a0:	091b      	lsrs	r3, r3, #4
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80062a8:	4ba3      	ldr	r3, [pc, #652]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80062aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062ac:	08db      	lsrs	r3, r3, #3
 80062ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	fb02 f303 	mul.w	r3, r2, r3
 80062b8:	ee07 3a90 	vmov	s15, r3
 80062bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062c0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	f000 8126 	beq.w	8006518 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	2b03      	cmp	r3, #3
 80062d0:	d053      	beq.n	800637a <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	2b03      	cmp	r3, #3
 80062d6:	d86f      	bhi.n	80063b8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d003      	beq.n	80062e6 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	2b02      	cmp	r3, #2
 80062e2:	d02b      	beq.n	800633c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80062e4:	e068      	b.n	80063b8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80062e6:	4b94      	ldr	r3, [pc, #592]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	08db      	lsrs	r3, r3, #3
 80062ec:	f003 0303 	and.w	r3, r3, #3
 80062f0:	4a92      	ldr	r2, [pc, #584]	@ (800653c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80062f2:	fa22 f303 	lsr.w	r3, r2, r3
 80062f6:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	ee07 3a90 	vmov	s15, r3
 80062fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	ee07 3a90 	vmov	s15, r3
 8006308:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800630c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	ee07 3a90 	vmov	s15, r3
 8006316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800631a:	ed97 6a04 	vldr	s12, [r7, #16]
 800631e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800632a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800632e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006336:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800633a:	e068      	b.n	800640e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	ee07 3a90 	vmov	s15, r3
 8006342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006346:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006544 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800634a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800634e:	6a3b      	ldr	r3, [r7, #32]
 8006350:	ee07 3a90 	vmov	s15, r3
 8006354:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006358:	ed97 6a04 	vldr	s12, [r7, #16]
 800635c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006360:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006364:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006368:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800636c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006370:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006374:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006378:	e049      	b.n	800640e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	ee07 3a90 	vmov	s15, r3
 8006380:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006384:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006548 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8006388:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800638c:	6a3b      	ldr	r3, [r7, #32]
 800638e:	ee07 3a90 	vmov	s15, r3
 8006392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006396:	ed97 6a04 	vldr	s12, [r7, #16]
 800639a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800639e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80063b6:	e02a      	b.n	800640e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063b8:	4b5f      	ldr	r3, [pc, #380]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	08db      	lsrs	r3, r3, #3
 80063be:	f003 0303 	and.w	r3, r3, #3
 80063c2:	4a5e      	ldr	r2, [pc, #376]	@ (800653c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80063c4:	fa22 f303 	lsr.w	r3, r2, r3
 80063c8:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	ee07 3a90 	vmov	s15, r3
 80063d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	ee07 3a90 	vmov	s15, r3
 80063da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063e2:	6a3b      	ldr	r3, [r7, #32]
 80063e4:	ee07 3a90 	vmov	s15, r3
 80063e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063ec:	ed97 6a04 	vldr	s12, [r7, #16]
 80063f0:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006540 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80063f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006400:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006408:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800640c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800640e:	4b4a      	ldr	r3, [pc, #296]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006416:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800641a:	d121      	bne.n	8006460 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800641c:	4b46      	ldr	r3, [pc, #280]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800641e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006424:	2b00      	cmp	r3, #0
 8006426:	d017      	beq.n	8006458 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006428:	4b43      	ldr	r3, [pc, #268]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800642a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800642c:	0a5b      	lsrs	r3, r3, #9
 800642e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006432:	ee07 3a90 	vmov	s15, r3
 8006436:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800643a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800643e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006442:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006446:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800644a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800644e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	601a      	str	r2, [r3, #0]
 8006456:	e006      	b.n	8006466 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	601a      	str	r2, [r3, #0]
 800645e:	e002      	b.n	8006466 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006466:	4b34      	ldr	r3, [pc, #208]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800646e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006472:	d121      	bne.n	80064b8 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006474:	4b30      	ldr	r3, [pc, #192]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800647c:	2b00      	cmp	r3, #0
 800647e:	d017      	beq.n	80064b0 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006480:	4b2d      	ldr	r3, [pc, #180]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006484:	0c1b      	lsrs	r3, r3, #16
 8006486:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800648a:	ee07 3a90 	vmov	s15, r3
 800648e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006492:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006496:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800649a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800649e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064a6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	605a      	str	r2, [r3, #4]
 80064ae:	e006      	b.n	80064be <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	605a      	str	r2, [r3, #4]
 80064b6:	e002      	b.n	80064be <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80064be:	4b1e      	ldr	r3, [pc, #120]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064ca:	d121      	bne.n	8006510 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80064cc:	4b1a      	ldr	r3, [pc, #104]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80064ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d017      	beq.n	8006508 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80064d8:	4b17      	ldr	r3, [pc, #92]	@ (8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80064da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064dc:	0e1b      	lsrs	r3, r3, #24
 80064de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80064ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064ee:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80064f2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80064f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064fe:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8006506:	e010      	b.n	800652a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	609a      	str	r2, [r3, #8]
}
 800650e:	e00c      	b.n	800652a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	609a      	str	r2, [r3, #8]
}
 8006516:	e008      	b.n	800652a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	609a      	str	r2, [r3, #8]
}
 800652a:	bf00      	nop
 800652c:	372c      	adds	r7, #44	@ 0x2c
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	44020c00 	.word	0x44020c00
 800653c:	03d09000 	.word	0x03d09000
 8006540:	46000000 	.word	0x46000000
 8006544:	4a742400 	.word	0x4a742400
 8006548:	4bbebc20 	.word	0x4bbebc20

0800654c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800654c:	b590      	push	{r4, r7, lr}
 800654e:	b08f      	sub	sp, #60	@ 0x3c
 8006550:	af00      	add	r7, sp, #0
 8006552:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006556:	e9d7 0100 	ldrd	r0, r1, [r7]
 800655a:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800655e:	4321      	orrs	r1, r4
 8006560:	d150      	bne.n	8006604 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006562:	4b26      	ldr	r3, [pc, #152]	@ (80065fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006564:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006568:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800656c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800656e:	4b23      	ldr	r3, [pc, #140]	@ (80065fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006570:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b02      	cmp	r3, #2
 800657a:	d108      	bne.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800657c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800657e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006582:	d104      	bne.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006584:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006588:	637b      	str	r3, [r7, #52]	@ 0x34
 800658a:	f001 bb20 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800658e:	4b1b      	ldr	r3, [pc, #108]	@ (80065fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006590:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006594:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006598:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800659c:	d108      	bne.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800659e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065a4:	d104      	bne.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80065a6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80065aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ac:	f001 bb0f 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80065b0:	4b12      	ldr	r3, [pc, #72]	@ (80065fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065bc:	d119      	bne.n	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80065be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065c4:	d115      	bne.n	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80065c6:	4b0d      	ldr	r3, [pc, #52]	@ (80065fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80065ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065d2:	d30a      	bcc.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80065d4:	4b09      	ldr	r3, [pc, #36]	@ (80065fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065d6:	69db      	ldr	r3, [r3, #28]
 80065d8:	0a1b      	lsrs	r3, r3, #8
 80065da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065de:	4a08      	ldr	r2, [pc, #32]	@ (8006600 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80065e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80065e6:	f001 baf2 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
      }
      else
      {
        frequency = 0U;
 80065ea:	2300      	movs	r3, #0
 80065ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80065ee:	f001 baee 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80065f2:	2300      	movs	r3, #0
 80065f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80065f6:	f001 baea 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80065fa:	bf00      	nop
 80065fc:	44020c00 	.word	0x44020c00
 8006600:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006604:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006608:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
 800660c:	ea50 0104 	orrs.w	r1, r0, r4
 8006610:	f000 8615 	beq.w	800723e <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
 8006614:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006618:	2801      	cmp	r0, #1
 800661a:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
 800661e:	f081 82d3 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006622:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006626:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 800662a:	ea50 0104 	orrs.w	r1, r0, r4
 800662e:	f000 84d8 	beq.w	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 8006632:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006636:	2801      	cmp	r0, #1
 8006638:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 800663c:	f081 82c4 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006640:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006644:	f1a1 0410 	sub.w	r4, r1, #16
 8006648:	ea50 0104 	orrs.w	r1, r0, r4
 800664c:	f001 8288 	beq.w	8007b60 <HAL_RCCEx_GetPeriphCLKFreq+0x1614>
 8006650:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006654:	2801      	cmp	r0, #1
 8006656:	f171 0110 	sbcs.w	r1, r1, #16
 800665a:	f081 82b5 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800665e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006662:	f1a1 0408 	sub.w	r4, r1, #8
 8006666:	ea50 0104 	orrs.w	r1, r0, r4
 800666a:	f001 81fe 	beq.w	8007a6a <HAL_RCCEx_GetPeriphCLKFreq+0x151e>
 800666e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006672:	2801      	cmp	r0, #1
 8006674:	f171 0108 	sbcs.w	r1, r1, #8
 8006678:	f081 82a6 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800667c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006680:	1f0c      	subs	r4, r1, #4
 8006682:	ea50 0104 	orrs.w	r1, r0, r4
 8006686:	f000 8753 	beq.w	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
 800668a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800668e:	2801      	cmp	r0, #1
 8006690:	f171 0104 	sbcs.w	r1, r1, #4
 8006694:	f081 8298 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006698:	e9d7 0100 	ldrd	r0, r1, [r7]
 800669c:	1e8c      	subs	r4, r1, #2
 800669e:	ea50 0104 	orrs.w	r1, r0, r4
 80066a2:	f001 8173 	beq.w	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x1440>
 80066a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066aa:	2801      	cmp	r0, #1
 80066ac:	f171 0102 	sbcs.w	r1, r1, #2
 80066b0:	f081 828a 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80066b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066b8:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 80066bc:	4321      	orrs	r1, r4
 80066be:	f001 80fe 	beq.w	80078be <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 80066c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066c6:	4ccb      	ldr	r4, [pc, #812]	@ (80069f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 80066c8:	42a0      	cmp	r0, r4
 80066ca:	f171 0100 	sbcs.w	r1, r1, #0
 80066ce:	f081 827b 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80066d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066d6:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 80066da:	4321      	orrs	r1, r4
 80066dc:	f001 8076 	beq.w	80077cc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>
 80066e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066e4:	4cc4      	ldr	r4, [pc, #784]	@ (80069f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 80066e6:	42a0      	cmp	r0, r4
 80066e8:	f171 0100 	sbcs.w	r1, r1, #0
 80066ec:	f081 826c 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80066f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066f4:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 80066f8:	4321      	orrs	r1, r4
 80066fa:	f000 87b5 	beq.w	8007668 <HAL_RCCEx_GetPeriphCLKFreq+0x111c>
 80066fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006702:	4cbe      	ldr	r4, [pc, #760]	@ (80069fc <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>)
 8006704:	42a0      	cmp	r0, r4
 8006706:	f171 0100 	sbcs.w	r1, r1, #0
 800670a:	f081 825d 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800670e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006712:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006716:	4321      	orrs	r1, r4
 8006718:	f000 8738 	beq.w	800758c <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 800671c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006720:	4cb7      	ldr	r4, [pc, #732]	@ (8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>)
 8006722:	42a0      	cmp	r0, r4
 8006724:	f171 0100 	sbcs.w	r1, r1, #0
 8006728:	f081 824e 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800672c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006730:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006734:	4321      	orrs	r1, r4
 8006736:	f001 81cd 	beq.w	8007ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x1588>
 800673a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800673e:	4cb1      	ldr	r4, [pc, #708]	@ (8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>)
 8006740:	42a0      	cmp	r0, r4
 8006742:	f171 0100 	sbcs.w	r1, r1, #0
 8006746:	f081 823f 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800674a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800674e:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006752:	4321      	orrs	r1, r4
 8006754:	f000 80d9 	beq.w	800690a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006758:	e9d7 0100 	ldrd	r0, r1, [r7]
 800675c:	4caa      	ldr	r4, [pc, #680]	@ (8006a08 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>)
 800675e:	42a0      	cmp	r0, r4
 8006760:	f171 0100 	sbcs.w	r1, r1, #0
 8006764:	f081 8230 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006768:	e9d7 0100 	ldrd	r0, r1, [r7]
 800676c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006770:	4321      	orrs	r1, r4
 8006772:	f000 83da 	beq.w	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8006776:	e9d7 0100 	ldrd	r0, r1, [r7]
 800677a:	4ca4      	ldr	r4, [pc, #656]	@ (8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>)
 800677c:	42a0      	cmp	r0, r4
 800677e:	f171 0100 	sbcs.w	r1, r1, #0
 8006782:	f081 8221 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006786:	e9d7 0100 	ldrd	r0, r1, [r7]
 800678a:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 800678e:	4321      	orrs	r1, r4
 8006790:	f000 8627 	beq.w	80073e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
 8006794:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006798:	4c9d      	ldr	r4, [pc, #628]	@ (8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>)
 800679a:	42a0      	cmp	r0, r4
 800679c:	f171 0100 	sbcs.w	r1, r1, #0
 80067a0:	f081 8212 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80067a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067a8:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80067ac:	4321      	orrs	r1, r4
 80067ae:	f000 857a 	beq.w	80072a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80067b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067b6:	4c97      	ldr	r4, [pc, #604]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>)
 80067b8:	42a0      	cmp	r0, r4
 80067ba:	f171 0100 	sbcs.w	r1, r1, #0
 80067be:	f081 8203 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80067c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067c6:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80067ca:	4321      	orrs	r1, r4
 80067cc:	f000 84fb 	beq.w	80071c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 80067d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067d4:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 80067d8:	f171 0100 	sbcs.w	r1, r1, #0
 80067dc:	f081 81f4 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80067e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067e4:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 80067e8:	4321      	orrs	r1, r4
 80067ea:	f000 84a9 	beq.w	8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 80067ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067f2:	f248 0401 	movw	r4, #32769	@ 0x8001
 80067f6:	42a0      	cmp	r0, r4
 80067f8:	f171 0100 	sbcs.w	r1, r1, #0
 80067fc:	f081 81e4 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006800:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006804:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8006808:	4321      	orrs	r1, r4
 800680a:	f000 8456 	beq.w	80070ba <HAL_RCCEx_GetPeriphCLKFreq+0xb6e>
 800680e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006812:	f244 0401 	movw	r4, #16385	@ 0x4001
 8006816:	42a0      	cmp	r0, r4
 8006818:	f171 0100 	sbcs.w	r1, r1, #0
 800681c:	f081 81d4 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006820:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006824:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8006828:	4321      	orrs	r1, r4
 800682a:	f000 8403 	beq.w	8007034 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800682e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006832:	f242 0401 	movw	r4, #8193	@ 0x2001
 8006836:	42a0      	cmp	r0, r4
 8006838:	f171 0100 	sbcs.w	r1, r1, #0
 800683c:	f081 81c4 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006840:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006844:	2821      	cmp	r0, #33	@ 0x21
 8006846:	f171 0100 	sbcs.w	r1, r1, #0
 800684a:	d255      	bcs.n	80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 800684c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006850:	4301      	orrs	r1, r0
 8006852:	f001 81b9 	beq.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006856:	e9d7 0100 	ldrd	r0, r1, [r7]
 800685a:	1e42      	subs	r2, r0, #1
 800685c:	f141 33ff 	adc.w	r3, r1, #4294967295
 8006860:	2a20      	cmp	r2, #32
 8006862:	f173 0100 	sbcs.w	r1, r3, #0
 8006866:	f081 81af 	bcs.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800686a:	2a1f      	cmp	r2, #31
 800686c:	f201 81ac 	bhi.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8006870:	a101      	add	r1, pc, #4	@ (adr r1, 8006878 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8006872:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006876:	bf00      	nop
 8006878:	0800694f 	.word	0x0800694f
 800687c:	08006a4d 	.word	0x08006a4d
 8006880:	08007bc9 	.word	0x08007bc9
 8006884:	08006b0d 	.word	0x08006b0d
 8006888:	08007bc9 	.word	0x08007bc9
 800688c:	08007bc9 	.word	0x08007bc9
 8006890:	08007bc9 	.word	0x08007bc9
 8006894:	08006bdd 	.word	0x08006bdd
 8006898:	08007bc9 	.word	0x08007bc9
 800689c:	08007bc9 	.word	0x08007bc9
 80068a0:	08007bc9 	.word	0x08007bc9
 80068a4:	08007bc9 	.word	0x08007bc9
 80068a8:	08007bc9 	.word	0x08007bc9
 80068ac:	08007bc9 	.word	0x08007bc9
 80068b0:	08007bc9 	.word	0x08007bc9
 80068b4:	08006cc1 	.word	0x08006cc1
 80068b8:	08007bc9 	.word	0x08007bc9
 80068bc:	08007bc9 	.word	0x08007bc9
 80068c0:	08007bc9 	.word	0x08007bc9
 80068c4:	08007bc9 	.word	0x08007bc9
 80068c8:	08007bc9 	.word	0x08007bc9
 80068cc:	08007bc9 	.word	0x08007bc9
 80068d0:	08007bc9 	.word	0x08007bc9
 80068d4:	08007bc9 	.word	0x08007bc9
 80068d8:	08007bc9 	.word	0x08007bc9
 80068dc:	08007bc9 	.word	0x08007bc9
 80068e0:	08007bc9 	.word	0x08007bc9
 80068e4:	08007bc9 	.word	0x08007bc9
 80068e8:	08007bc9 	.word	0x08007bc9
 80068ec:	08007bc9 	.word	0x08007bc9
 80068f0:	08007bc9 	.word	0x08007bc9
 80068f4:	08006d97 	.word	0x08006d97
 80068f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068fc:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006900:	430b      	orrs	r3, r1
 8006902:	f000 82b3 	beq.w	8006e6c <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 8006906:	f001 b95f 	b.w	8007bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
        break;
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800690a:	4b43      	ldr	r3, [pc, #268]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 800690c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006914:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8006916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006918:	2b00      	cmp	r3, #0
 800691a:	d108      	bne.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800691c:	f107 0320 	add.w	r3, r7, #32
 8006920:	4618      	mov	r0, r3
 8006922:	f7ff f9cf 	bl	8005cc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006928:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800692a:	f001 b950 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800692e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006930:	2b40      	cmp	r3, #64	@ 0x40
 8006932:	d108      	bne.n	8006946 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006934:	f107 0314 	add.w	r3, r7, #20
 8006938:	4618      	mov	r0, r3
 800693a:	f7ff fb2f 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006942:	f001 b944 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8006946:	2300      	movs	r3, #0
 8006948:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800694a:	f001 b940 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800694e:	4b32      	ldr	r3, [pc, #200]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8006950:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006954:	f003 0307 	and.w	r3, r3, #7
 8006958:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800695a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695c:	2b00      	cmp	r3, #0
 800695e:	d104      	bne.n	800696a <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8006960:	f7fd ffc4 	bl	80048ec <HAL_RCC_GetPCLK2Freq>
 8006964:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006966:	f001 b932 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800696a:	4b2b      	ldr	r3, [pc, #172]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006972:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006976:	d10a      	bne.n	800698e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8006978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800697a:	2b01      	cmp	r3, #1
 800697c:	d107      	bne.n	800698e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800697e:	f107 0314 	add.w	r3, r7, #20
 8006982:	4618      	mov	r0, r3
 8006984:	f7ff fb0a 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	637b      	str	r3, [r7, #52]	@ 0x34
 800698c:	e05c      	b.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800698e:	4b22      	ldr	r3, [pc, #136]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006996:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800699a:	d10a      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800699c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800699e:	2b02      	cmp	r3, #2
 80069a0:	d107      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069a2:	f107 0308 	add.w	r3, r7, #8
 80069a6:	4618      	mov	r0, r3
 80069a8:	f7ff fc64 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80069b0:	e04a      	b.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80069b2:	4b19      	ldr	r3, [pc, #100]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 0302 	and.w	r3, r3, #2
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d10c      	bne.n	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
 80069be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c0:	2b03      	cmp	r3, #3
 80069c2:	d109      	bne.n	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80069c4:	4b14      	ldr	r3, [pc, #80]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	08db      	lsrs	r3, r3, #3
 80069ca:	f003 0303 	and.w	r3, r3, #3
 80069ce:	4a13      	ldr	r2, [pc, #76]	@ (8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>)
 80069d0:	fa22 f303 	lsr.w	r3, r2, r3
 80069d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80069d6:	e037      	b.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 80069d8:	4b0f      	ldr	r3, [pc, #60]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069e4:	d11e      	bne.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 80069e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e8:	2b04      	cmp	r3, #4
 80069ea:	d11b      	bne.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
          frequency = CSI_VALUE;
 80069ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 80069ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80069f0:	e02a      	b.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
 80069f2:	bf00      	nop
 80069f4:	40000001 	.word	0x40000001
 80069f8:	20000001 	.word	0x20000001
 80069fc:	10000001 	.word	0x10000001
 8006a00:	08000001 	.word	0x08000001
 8006a04:	04000001 	.word	0x04000001
 8006a08:	00400001 	.word	0x00400001
 8006a0c:	00200001 	.word	0x00200001
 8006a10:	00040001 	.word	0x00040001
 8006a14:	00020001 	.word	0x00020001
 8006a18:	44020c00 	.word	0x44020c00
 8006a1c:	03d09000 	.word	0x03d09000
 8006a20:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006a24:	4ba3      	ldr	r3, [pc, #652]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006a26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d106      	bne.n	8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 8006a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a34:	2b05      	cmp	r3, #5
 8006a36:	d103      	bne.n	8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          frequency = LSE_VALUE;
 8006a38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a3e:	e003      	b.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          frequency = 0U;
 8006a40:	2300      	movs	r3, #0
 8006a42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a44:	f001 b8c3 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006a48:	f001 b8c1 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006a4c:	4b99      	ldr	r3, [pc, #612]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006a4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006a52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a56:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d104      	bne.n	8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006a5e:	f7fd ff2f 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 8006a62:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8006a64:	f001 b8b3 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8006a68:	4b92      	ldr	r3, [pc, #584]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a74:	d10a      	bne.n	8006a8c <HAL_RCCEx_GetPeriphCLKFreq+0x540>
 8006a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a78:	2b08      	cmp	r3, #8
 8006a7a:	d107      	bne.n	8006a8c <HAL_RCCEx_GetPeriphCLKFreq+0x540>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a7c:	f107 0314 	add.w	r3, r7, #20
 8006a80:	4618      	mov	r0, r3
 8006a82:	f7ff fa8b 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a8a:	e03d      	b.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8006a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8e:	2b10      	cmp	r3, #16
 8006a90:	d108      	bne.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a92:	f107 0308 	add.w	r3, r7, #8
 8006a96:	4618      	mov	r0, r3
 8006a98:	f7ff fbec 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006aa0:	f001 b895 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8006aa4:	4b83      	ldr	r3, [pc, #524]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 0302 	and.w	r3, r3, #2
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d10c      	bne.n	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8006ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab2:	2b18      	cmp	r3, #24
 8006ab4:	d109      	bne.n	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ab6:	4b7f      	ldr	r3, [pc, #508]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	08db      	lsrs	r3, r3, #3
 8006abc:	f003 0303 	and.w	r3, r3, #3
 8006ac0:	4a7d      	ldr	r2, [pc, #500]	@ (8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8006ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ac8:	e01e      	b.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8006aca:	4b7a      	ldr	r3, [pc, #488]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ad2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ad6:	d105      	bne.n	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8006ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ada:	2b20      	cmp	r3, #32
 8006adc:	d102      	bne.n	8006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = CSI_VALUE;
 8006ade:	4b77      	ldr	r3, [pc, #476]	@ (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8006ae0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ae2:	e011      	b.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8006ae4:	4b73      	ldr	r3, [pc, #460]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006ae6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006aea:	f003 0302 	and.w	r3, r3, #2
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d106      	bne.n	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8006af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af4:	2b28      	cmp	r3, #40	@ 0x28
 8006af6:	d103      	bne.n	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
          frequency = LSE_VALUE;
 8006af8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006afe:	e003      	b.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
          frequency = 0U;
 8006b00:	2300      	movs	r3, #0
 8006b02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b04:	f001 b863 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006b08:	f001 b861 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006b0c:	4b69      	ldr	r3, [pc, #420]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006b0e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006b12:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006b16:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d104      	bne.n	8006b28 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006b1e:	f7fd fecf 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 8006b22:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8006b24:	f001 b853 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8006b28:	4b62      	ldr	r3, [pc, #392]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b34:	d10a      	bne.n	8006b4c <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 8006b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b38:	2b40      	cmp	r3, #64	@ 0x40
 8006b3a:	d107      	bne.n	8006b4c <HAL_RCCEx_GetPeriphCLKFreq+0x600>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b3c:	f107 0314 	add.w	r3, r7, #20
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7ff fa2b 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b4a:	e045      	b.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8006b4c:	4b59      	ldr	r3, [pc, #356]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b58:	d10a      	bne.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8006b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5c:	2b80      	cmp	r3, #128	@ 0x80
 8006b5e:	d107      	bne.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b60:	f107 0308 	add.w	r3, r7, #8
 8006b64:	4618      	mov	r0, r3
 8006b66:	f7ff fb85 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b6e:	e033      	b.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006b70:	4b50      	ldr	r3, [pc, #320]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0302 	and.w	r3, r3, #2
 8006b78:	2b02      	cmp	r3, #2
 8006b7a:	d10c      	bne.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 8006b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006b80:	d109      	bne.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b82:	4b4c      	ldr	r3, [pc, #304]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	08db      	lsrs	r3, r3, #3
 8006b88:	f003 0303 	and.w	r3, r3, #3
 8006b8c:	4a4a      	ldr	r2, [pc, #296]	@ (8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8006b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b92:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b94:	e020      	b.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8006b96:	4b47      	ldr	r3, [pc, #284]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ba2:	d106      	bne.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
 8006ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006baa:	d102      	bne.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          frequency = CSI_VALUE;
 8006bac:	4b43      	ldr	r3, [pc, #268]	@ (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8006bae:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bb0:	e012      	b.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8006bb2:	4b40      	ldr	r3, [pc, #256]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006bb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bb8:	f003 0302 	and.w	r3, r3, #2
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	d107      	bne.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8006bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006bc6:	d103      	bne.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
          frequency = LSE_VALUE;
 8006bc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bce:	e003      	b.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
          frequency = 0U;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006bd4:	f000 bffb 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006bd8:	f000 bff9 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006bdc:	4b35      	ldr	r3, [pc, #212]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006bde:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006be2:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8006be6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d104      	bne.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006bee:	f7fd fe67 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 8006bf2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8006bf4:	f000 bfeb 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8006bf8:	4b2e      	ldr	r3, [pc, #184]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c04:	d10b      	bne.n	8006c1e <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c0c:	d107      	bne.n	8006c1e <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c0e:	f107 0314 	add.w	r3, r7, #20
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7ff f9c2 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006c18:	69bb      	ldr	r3, [r7, #24]
 8006c1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c1c:	e047      	b.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8006c1e:	4b25      	ldr	r3, [pc, #148]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c2a:	d10b      	bne.n	8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8006c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c32:	d107      	bne.n	8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c34:	f107 0308 	add.w	r3, r7, #8
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7ff fb1b 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c42:	e034      	b.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006c44:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0302 	and.w	r3, r3, #2
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d10d      	bne.n	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8006c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c52:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006c56:	d109      	bne.n	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006c58:	4b16      	ldr	r3, [pc, #88]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	08db      	lsrs	r3, r3, #3
 8006c5e:	f003 0303 	and.w	r3, r3, #3
 8006c62:	4a15      	ldr	r2, [pc, #84]	@ (8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8006c64:	fa22 f303 	lsr.w	r3, r2, r3
 8006c68:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c6a:	e020      	b.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8006c6c:	4b11      	ldr	r3, [pc, #68]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c78:	d106      	bne.n	8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8006c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c80:	d102      	bne.n	8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
          frequency = CSI_VALUE;
 8006c82:	4b0e      	ldr	r3, [pc, #56]	@ (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8006c84:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c86:	e012      	b.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006c88:	4b0a      	ldr	r3, [pc, #40]	@ (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8006c8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c8e:	f003 0302 	and.w	r3, r3, #2
 8006c92:	2b02      	cmp	r3, #2
 8006c94:	d107      	bne.n	8006ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8006c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c98:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006c9c:	d103      	bne.n	8006ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
          frequency = LSE_VALUE;
 8006c9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ca2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ca4:	e003      	b.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          frequency = 0U;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006caa:	f000 bf90 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006cae:	f000 bf8e 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006cb2:	bf00      	nop
 8006cb4:	44020c00 	.word	0x44020c00
 8006cb8:	03d09000 	.word	0x03d09000
 8006cbc:	003d0900 	.word	0x003d0900
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006cc0:	4ba5      	ldr	r3, [pc, #660]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006cc2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006cc6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006cca:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d104      	bne.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x790>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006cd2:	f7fd fdf5 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 8006cd6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8006cd8:	f000 bf79 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8006cdc:	4b9e      	ldr	r3, [pc, #632]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ce4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ce8:	d10b      	bne.n	8006d02 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8006cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cf0:	d107      	bne.n	8006d02 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006cf2:	f107 0314 	add.w	r3, r7, #20
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7ff f950 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d00:	e047      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8006d02:	4b95      	ldr	r3, [pc, #596]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d0e:	d10b      	bne.n	8006d28 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8006d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d16:	d107      	bne.n	8006d28 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d18:	f107 0308 	add.w	r3, r7, #8
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7ff faa9 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d26:	e034      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8006d28:	4b8b      	ldr	r3, [pc, #556]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0302 	and.w	r3, r3, #2
 8006d30:	2b02      	cmp	r3, #2
 8006d32:	d10d      	bne.n	8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
 8006d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d36:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d3a:	d109      	bne.n	8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006d3c:	4b86      	ldr	r3, [pc, #536]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	08db      	lsrs	r3, r3, #3
 8006d42:	f003 0303 	and.w	r3, r3, #3
 8006d46:	4a85      	ldr	r2, [pc, #532]	@ (8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8006d48:	fa22 f303 	lsr.w	r3, r2, r3
 8006d4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d4e:	e020      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8006d50:	4b81      	ldr	r3, [pc, #516]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d5c:	d106      	bne.n	8006d6c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d64:	d102      	bne.n	8006d6c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
          frequency = CSI_VALUE;
 8006d66:	4b7e      	ldr	r3, [pc, #504]	@ (8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8006d68:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d6a:	e012      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006d6c:	4b7a      	ldr	r3, [pc, #488]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006d6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d72:	f003 0302 	and.w	r3, r3, #2
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d107      	bne.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 8006d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006d80:	d103      	bne.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          frequency = LSE_VALUE;
 8006d82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d86:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d88:	e003      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0U;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d8e:	f000 bf1e 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006d92:	f000 bf1c 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8006d96:	4b70      	ldr	r3, [pc, #448]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006d98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006d9c:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8006da0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8006da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d104      	bne.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006da8:	f7fd fd8a 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 8006dac:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8006dae:	f000 bf0e 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8006db2:	4b69      	ldr	r3, [pc, #420]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dbe:	d10b      	bne.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8006dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dc6:	d107      	bne.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dc8:	f107 0314 	add.w	r3, r7, #20
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f7ff f8e5 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dd6:	e047      	b.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8006dd8:	4b5f      	ldr	r3, [pc, #380]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006de0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006de4:	d10b      	bne.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8006de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dec:	d107      	bne.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006dee:	f107 0308 	add.w	r3, r7, #8
 8006df2:	4618      	mov	r0, r3
 8006df4:	f7ff fa3e 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dfc:	e034      	b.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8006dfe:	4b56      	ldr	r3, [pc, #344]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	2b02      	cmp	r3, #2
 8006e08:	d10d      	bne.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006e10:	d109      	bne.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006e12:	4b51      	ldr	r3, [pc, #324]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	08db      	lsrs	r3, r3, #3
 8006e18:	f003 0303 	and.w	r3, r3, #3
 8006e1c:	4a4f      	ldr	r2, [pc, #316]	@ (8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8006e1e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e22:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e24:	e020      	b.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8006e26:	4b4c      	ldr	r3, [pc, #304]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e32:	d106      	bne.n	8006e42 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
 8006e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e3a:	d102      	bne.n	8006e42 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = CSI_VALUE;
 8006e3c:	4b48      	ldr	r3, [pc, #288]	@ (8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8006e3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e40:	e012      	b.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8006e42:	4b45      	ldr	r3, [pc, #276]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006e44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e48:	f003 0302 	and.w	r3, r3, #2
 8006e4c:	2b02      	cmp	r3, #2
 8006e4e:	d107      	bne.n	8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8006e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e52:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006e56:	d103      	bne.n	8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8006e58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e5e:	e003      	b.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e64:	f000 beb3 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006e68:	f000 beb1 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006e6c:	4b3a      	ldr	r3, [pc, #232]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e72:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006e76:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d104      	bne.n	8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006e7e:	f7fd fd4b 	bl	8004918 <HAL_RCC_GetPCLK3Freq>
 8006e82:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8006e84:	f000 bea3 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8006e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e8e:	d108      	bne.n	8006ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e90:	f107 0314 	add.w	r3, r7, #20
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7ff f881 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e9e:	f000 be96 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8006ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ea8:	d108      	bne.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x970>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006eaa:	f107 0308 	add.w	r3, r7, #8
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f7ff f9e0 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006eb8:	f000 be89 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006ebc:	4b26      	ldr	r3, [pc, #152]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 0302 	and.w	r3, r3, #2
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d10d      	bne.n	8006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 8006ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006ece:	d109      	bne.n	8006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ed0:	4b21      	ldr	r3, [pc, #132]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	08db      	lsrs	r3, r3, #3
 8006ed6:	f003 0303 	and.w	r3, r3, #3
 8006eda:	4a20      	ldr	r2, [pc, #128]	@ (8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8006edc:	fa22 f303 	lsr.w	r3, r2, r3
 8006ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ee2:	e020      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8006ee4:	4b1c      	ldr	r3, [pc, #112]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ef0:	d106      	bne.n	8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ef8:	d102      	bne.n	8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
          frequency = CSI_VALUE;
 8006efa:	4b19      	ldr	r3, [pc, #100]	@ (8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8006efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006efe:	e012      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006f00:	4b15      	ldr	r3, [pc, #84]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006f02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f06:	f003 0302 	and.w	r3, r3, #2
 8006f0a:	2b02      	cmp	r3, #2
 8006f0c:	d107      	bne.n	8006f1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f10:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006f14:	d103      	bne.n	8006f1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          frequency = LSE_VALUE;
 8006f16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f1c:	e003      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          frequency = 0U;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f22:	f000 be54 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006f26:	f000 be52 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8006f2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006f30:	f003 0307 	and.w	r3, r3, #7
 8006f34:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d104      	bne.n	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8006f3c:	f7fd fca4 	bl	8004888 <HAL_RCC_GetHCLKFreq>
 8006f40:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8006f42:	f000 be44 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d10b      	bne.n	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetSysClockFreq();
 8006f4c:	f7fd fb70 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 8006f50:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006f52:	f000 be3c 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006f56:	bf00      	nop
 8006f58:	44020c00 	.word	0x44020c00
 8006f5c:	03d09000 	.word	0x03d09000
 8006f60:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8006f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f66:	2b02      	cmp	r3, #2
 8006f68:	d108      	bne.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f6a:	f107 0314 	add.w	r3, r7, #20
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7ff f814 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f78:	f000 be29 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006f7c:	4b9f      	ldr	r3, [pc, #636]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f88:	d105      	bne.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8c:	2b03      	cmp	r3, #3
 8006f8e:	d102      	bne.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
          frequency = HSE_VALUE;
 8006f90:	4b9b      	ldr	r3, [pc, #620]	@ (8007200 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>)
 8006f92:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f94:	e023      	b.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006f96:	4b99      	ldr	r3, [pc, #612]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0302 	and.w	r3, r3, #2
 8006f9e:	2b02      	cmp	r3, #2
 8006fa0:	d10c      	bne.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8006fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa4:	2b04      	cmp	r3, #4
 8006fa6:	d109      	bne.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006fa8:	4b94      	ldr	r3, [pc, #592]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	08db      	lsrs	r3, r3, #3
 8006fae:	f003 0303 	and.w	r3, r3, #3
 8006fb2:	4a94      	ldr	r2, [pc, #592]	@ (8007204 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8006fb4:	fa22 f303 	lsr.w	r3, r2, r3
 8006fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fba:	e010      	b.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8006fbc:	4b8f      	ldr	r3, [pc, #572]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fc8:	d105      	bne.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 8006fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fcc:	2b05      	cmp	r3, #5
 8006fce:	d102      	bne.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          frequency = CSI_VALUE;
 8006fd0:	4b8d      	ldr	r3, [pc, #564]	@ (8007208 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8006fd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fd4:	e003      	b.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = 0U;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fda:	f000 bdf8 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8006fde:	f000 bdf6 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8006fe2:	4b86      	ldr	r3, [pc, #536]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006fe4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006fe8:	f003 0308 	and.w	r3, r3, #8
 8006fec:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8006fee:	4b83      	ldr	r3, [pc, #524]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8006ff0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ff4:	f003 0302 	and.w	r3, r3, #2
 8006ff8:	2b02      	cmp	r3, #2
 8006ffa:	d106      	bne.n	800700a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8006ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d103      	bne.n	800700a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
        {
          frequency = LSE_VALUE;
 8007002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007006:	637b      	str	r3, [r7, #52]	@ 0x34
 8007008:	e012      	b.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800700a:	4b7c      	ldr	r3, [pc, #496]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800700c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007010:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007014:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007018:	d106      	bne.n	8007028 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 800701a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701c:	2b08      	cmp	r3, #8
 800701e:	d103      	bne.n	8007028 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
        {
          frequency = LSI_VALUE;
 8007020:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007024:	637b      	str	r3, [r7, #52]	@ 0x34
 8007026:	e003      	b.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8007028:	2300      	movs	r3, #0
 800702a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800702c:	f000 bdcf 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007030:	f000 bdcd 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007034:	4b71      	ldr	r3, [pc, #452]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007036:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800703a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800703e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007042:	2b00      	cmp	r3, #0
 8007044:	d104      	bne.n	8007050 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007046:	f7fd fc3b 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 800704a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800704c:	f000 bdbf 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8007050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007052:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007056:	d108      	bne.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007058:	f107 0308 	add.w	r3, r7, #8
 800705c:	4618      	mov	r0, r3
 800705e:	f7ff f909 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007066:	f000 bdb2 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800706a:	4b64      	ldr	r3, [pc, #400]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0302 	and.w	r3, r3, #2
 8007072:	2b02      	cmp	r3, #2
 8007074:	d10d      	bne.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
 8007076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007078:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800707c:	d109      	bne.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800707e:	4b5f      	ldr	r3, [pc, #380]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	08db      	lsrs	r3, r3, #3
 8007084:	f003 0303 	and.w	r3, r3, #3
 8007088:	4a5e      	ldr	r2, [pc, #376]	@ (8007204 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 800708a:	fa22 f303 	lsr.w	r3, r2, r3
 800708e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007090:	e011      	b.n	80070b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007092:	4b5a      	ldr	r3, [pc, #360]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800709a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800709e:	d106      	bne.n	80070ae <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
 80070a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80070a6:	d102      	bne.n	80070ae <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
          frequency = CSI_VALUE;
 80070a8:	4b57      	ldr	r3, [pc, #348]	@ (8007208 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 80070aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ac:	e003      	b.n	80070b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = 0U;
 80070ae:	2300      	movs	r3, #0
 80070b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070b2:	f000 bd8c 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80070b6:	f000 bd8a 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80070ba:	4b50      	ldr	r3, [pc, #320]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80070bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80070c0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80070c4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d104      	bne.n	80070d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb8a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80070cc:	f7fd fbf8 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 80070d0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80070d2:	f000 bd7c 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 80070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80070dc:	d108      	bne.n	80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070de:	f107 0308 	add.w	r3, r7, #8
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7ff f8c6 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070ec:	f000 bd6f 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80070f0:	4b42      	ldr	r3, [pc, #264]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 0302 	and.w	r3, r3, #2
 80070f8:	2b02      	cmp	r3, #2
 80070fa:	d10d      	bne.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
 80070fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007102:	d109      	bne.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007104:	4b3d      	ldr	r3, [pc, #244]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	08db      	lsrs	r3, r3, #3
 800710a:	f003 0303 	and.w	r3, r3, #3
 800710e:	4a3d      	ldr	r2, [pc, #244]	@ (8007204 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8007110:	fa22 f303 	lsr.w	r3, r2, r3
 8007114:	637b      	str	r3, [r7, #52]	@ 0x34
 8007116:	e011      	b.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8007118:	4b38      	ldr	r3, [pc, #224]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007124:	d106      	bne.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
 8007126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007128:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800712c:	d102      	bne.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
          frequency = CSI_VALUE;
 800712e:	4b36      	ldr	r3, [pc, #216]	@ (8007208 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8007130:	637b      	str	r3, [r7, #52]	@ 0x34
 8007132:	e003      	b.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
          frequency = 0U;
 8007134:	2300      	movs	r3, #0
 8007136:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007138:	f000 bd49 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800713c:	f000 bd47 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007140:	4b2e      	ldr	r3, [pc, #184]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007142:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007146:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800714a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800714c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714e:	2b00      	cmp	r3, #0
 8007150:	d104      	bne.n	800715c <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007152:	f7fd fbe1 	bl	8004918 <HAL_RCC_GetPCLK3Freq>
 8007156:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007158:	f000 bd39 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800715c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007162:	d108      	bne.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007164:	f107 0308 	add.w	r3, r7, #8
 8007168:	4618      	mov	r0, r3
 800716a:	f7ff f883 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007172:	f000 bd2c 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8007176:	4b21      	ldr	r3, [pc, #132]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	2b02      	cmp	r3, #2
 8007180:	d10d      	bne.n	800719e <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8007182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007184:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007188:	d109      	bne.n	800719e <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800718a:	4b1c      	ldr	r3, [pc, #112]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	08db      	lsrs	r3, r3, #3
 8007190:	f003 0303 	and.w	r3, r3, #3
 8007194:	4a1b      	ldr	r2, [pc, #108]	@ (8007204 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8007196:	fa22 f303 	lsr.w	r3, r2, r3
 800719a:	637b      	str	r3, [r7, #52]	@ 0x34
 800719c:	e011      	b.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800719e:	4b17      	ldr	r3, [pc, #92]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071aa:	d106      	bne.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
 80071ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80071b2:	d102      	bne.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
          frequency = CSI_VALUE;
 80071b4:	4b14      	ldr	r3, [pc, #80]	@ (8007208 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 80071b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80071b8:	e003      	b.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
          frequency = 0U;
 80071ba:	2300      	movs	r3, #0
 80071bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80071be:	f000 bd06 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80071c2:	f000 bd04 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80071c6:	4b0d      	ldr	r3, [pc, #52]	@ (80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80071c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80071cc:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80071d0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80071d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d104      	bne.n	80071e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80071d8:	f7fd fb72 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 80071dc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80071de:	f000 bcf6 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80071e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071e8:	d110      	bne.n	800720c <HAL_RCCEx_GetPeriphCLKFreq+0xcc0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ea:	f107 0308 	add.w	r3, r7, #8
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7ff f840 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80071f8:	f000 bce9 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80071fc:	44020c00 	.word	0x44020c00
 8007200:	017d7840 	.word	0x017d7840
 8007204:	03d09000 	.word	0x03d09000
 8007208:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800720c:	4ba4      	ldr	r3, [pc, #656]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f003 0302 	and.w	r3, r3, #2
 8007214:	2b02      	cmp	r3, #2
 8007216:	d10e      	bne.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
 8007218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800721e:	d10a      	bne.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007220:	4b9f      	ldr	r3, [pc, #636]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	08db      	lsrs	r3, r3, #3
 8007226:	f003 0303 	and.w	r3, r3, #3
 800722a:	4a9e      	ldr	r2, [pc, #632]	@ (80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 800722c:	fa22 f303 	lsr.w	r3, r2, r3
 8007230:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007232:	f000 bccc 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8007236:	2300      	movs	r3, #0
 8007238:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800723a:	f000 bcc8 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 800723e:	4b98      	ldr	r3, [pc, #608]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007240:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007244:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007248:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 800724a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724c:	2b00      	cmp	r3, #0
 800724e:	d104      	bne.n	800725a <HAL_RCCEx_GetPeriphCLKFreq+0xd0e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007250:	f7fd fb62 	bl	8004918 <HAL_RCC_GetPCLK3Freq>
 8007254:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007256:	f000 bcba 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL3R)
 800725a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007260:	d108      	bne.n	8007274 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007262:	f107 0308 	add.w	r3, r7, #8
 8007266:	4618      	mov	r0, r3
 8007268:	f7ff f804 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007270:	f000 bcad 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8007274:	4b8a      	ldr	r3, [pc, #552]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f003 0302 	and.w	r3, r3, #2
 800727c:	2b02      	cmp	r3, #2
 800727e:	d10e      	bne.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 8007280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007282:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007286:	d10a      	bne.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007288:	4b85      	ldr	r3, [pc, #532]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	08db      	lsrs	r3, r3, #3
 800728e:	f003 0303 	and.w	r3, r3, #3
 8007292:	4a84      	ldr	r2, [pc, #528]	@ (80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 8007294:	fa22 f303 	lsr.w	r3, r2, r3
 8007298:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800729a:	f000 bc98 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 800729e:	2300      	movs	r3, #0
 80072a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072a2:	f000 bc94 	b.w	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80072a6:	4b7e      	ldr	r3, [pc, #504]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80072a8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80072ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80072b0:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80072b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80072b8:	d056      	beq.n	8007368 <HAL_RCCEx_GetPeriphCLKFreq+0xe1c>
 80072ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072bc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80072c0:	f200 808b 	bhi.w	80073da <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 80072c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072ca:	d03e      	beq.n	800734a <HAL_RCCEx_GetPeriphCLKFreq+0xdfe>
 80072cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072d2:	f200 8082 	bhi.w	80073da <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 80072d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072dc:	d027      	beq.n	800732e <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 80072de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072e4:	d879      	bhi.n	80073da <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 80072e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072ec:	d017      	beq.n	800731e <HAL_RCCEx_GetPeriphCLKFreq+0xdd2>
 80072ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072f4:	d871      	bhi.n	80073da <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 80072f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d004      	beq.n	8007306 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 80072fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007302:	d004      	beq.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0xdc2>
 8007304:	e069      	b.n	80073da <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8007306:	f7fd fb07 	bl	8004918 <HAL_RCC_GetPCLK3Freq>
 800730a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800730c:	e068      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800730e:	f107 0314 	add.w	r3, r7, #20
 8007312:	4618      	mov	r0, r3
 8007314:	f7fe fe42 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800731c:	e060      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800731e:	f107 0308 	add.w	r3, r7, #8
 8007322:	4618      	mov	r0, r3
 8007324:	f7fe ffa6 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800732c:	e058      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800732e:	4b5c      	ldr	r3, [pc, #368]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007330:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007334:	f003 0302 	and.w	r3, r3, #2
 8007338:	2b02      	cmp	r3, #2
 800733a:	d103      	bne.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
            {
              frequency = LSE_VALUE;
 800733c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007340:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007342:	e04d      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 8007344:	2300      	movs	r3, #0
 8007346:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007348:	e04a      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800734a:	4b55      	ldr	r3, [pc, #340]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800734c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007350:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007354:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007358:	d103      	bne.n	8007362 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            {
              frequency = LSI_VALUE;
 800735a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800735e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007360:	e03e      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 8007362:	2300      	movs	r3, #0
 8007364:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007366:	e03b      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007368:	4b4d      	ldr	r3, [pc, #308]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800736a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800736e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007372:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007374:	4b4a      	ldr	r3, [pc, #296]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0302 	and.w	r3, r3, #2
 800737c:	2b02      	cmp	r3, #2
 800737e:	d10c      	bne.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
 8007380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007382:	2b00      	cmp	r3, #0
 8007384:	d109      	bne.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007386:	4b46      	ldr	r3, [pc, #280]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	08db      	lsrs	r3, r3, #3
 800738c:	f003 0303 	and.w	r3, r3, #3
 8007390:	4a44      	ldr	r2, [pc, #272]	@ (80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 8007392:	fa22 f303 	lsr.w	r3, r2, r3
 8007396:	637b      	str	r3, [r7, #52]	@ 0x34
 8007398:	e01e      	b.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800739a:	4b41      	ldr	r3, [pc, #260]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073a6:	d106      	bne.n	80073b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80073a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073ae:	d102      	bne.n	80073b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80073b0:	4b3d      	ldr	r3, [pc, #244]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xf5c>)
 80073b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b4:	e010      	b.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80073b6:	4b3a      	ldr	r3, [pc, #232]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073c2:	d106      	bne.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
 80073c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073ca:	d102      	bne.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80073cc:	4b37      	ldr	r3, [pc, #220]	@ (80074ac <HAL_RCCEx_GetPeriphCLKFreq+0xf60>)
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80073d0:	e002      	b.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80073d2:	2300      	movs	r3, #0
 80073d4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80073d6:	e003      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
 80073d8:	e002      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          default :
          {
            frequency = 0U;
 80073da:	2300      	movs	r3, #0
 80073dc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80073de:	bf00      	nop
          }
        }
        break;
 80073e0:	e3f5      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80073e2:	4b2f      	ldr	r3, [pc, #188]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80073e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80073e8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80073ec:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80073ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80073f4:	d05f      	beq.n	80074b6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6a>
 80073f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80073fc:	f200 8094 	bhi.w	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007402:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007406:	d03f      	beq.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 8007408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800740e:	f200 808b 	bhi.w	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007418:	d028      	beq.n	800746c <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 800741a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007420:	f200 8082 	bhi.w	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007426:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800742a:	d017      	beq.n	800745c <HAL_RCCEx_GetPeriphCLKFreq+0xf10>
 800742c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007432:	d879      	bhi.n	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007436:	2b00      	cmp	r3, #0
 8007438:	d004      	beq.n	8007444 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800743a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007440:	d004      	beq.n	800744c <HAL_RCCEx_GetPeriphCLKFreq+0xf00>
 8007442:	e071      	b.n	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8007444:	f7fd fa3c 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 8007448:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800744a:	e070      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800744c:	f107 0314 	add.w	r3, r7, #20
 8007450:	4618      	mov	r0, r3
 8007452:	f7fe fda3 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800745a:	e068      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800745c:	f107 0308 	add.w	r3, r7, #8
 8007460:	4618      	mov	r0, r3
 8007462:	f7fe ff07 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800746a:	e060      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800746c:	4b0c      	ldr	r3, [pc, #48]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800746e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007472:	f003 0302 	and.w	r3, r3, #2
 8007476:	2b02      	cmp	r3, #2
 8007478:	d103      	bne.n	8007482 <HAL_RCCEx_GetPeriphCLKFreq+0xf36>
            {
              frequency = LSE_VALUE;
 800747a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800747e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8007480:	e055      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
              frequency = 0;
 8007482:	2300      	movs	r3, #0
 8007484:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007486:	e052      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8007488:	4b05      	ldr	r3, [pc, #20]	@ (80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800748a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800748e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007492:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007496:	d10b      	bne.n	80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
            {
              frequency = LSI_VALUE;
 8007498:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800749c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800749e:	e046      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 80074a0:	44020c00 	.word	0x44020c00
 80074a4:	03d09000 	.word	0x03d09000
 80074a8:	003d0900 	.word	0x003d0900
 80074ac:	017d7840 	.word	0x017d7840
              frequency = 0;
 80074b0:	2300      	movs	r3, #0
 80074b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80074b4:	e03b      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80074b6:	4bae      	ldr	r3, [pc, #696]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80074b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80074bc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80074c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074c2:	4bab      	ldr	r3, [pc, #684]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0302 	and.w	r3, r3, #2
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d10c      	bne.n	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
 80074ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d109      	bne.n	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80074d4:	4ba6      	ldr	r3, [pc, #664]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	08db      	lsrs	r3, r3, #3
 80074da:	f003 0303 	and.w	r3, r3, #3
 80074de:	4aa5      	ldr	r2, [pc, #660]	@ (8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 80074e0:	fa22 f303 	lsr.w	r3, r2, r3
 80074e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80074e6:	e01e      	b.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074e8:	4ba1      	ldr	r3, [pc, #644]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074f4:	d106      	bne.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
 80074f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074fc:	d102      	bne.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80074fe:	4b9e      	ldr	r3, [pc, #632]	@ (8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8007500:	637b      	str	r3, [r7, #52]	@ 0x34
 8007502:	e010      	b.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007504:	4b9a      	ldr	r3, [pc, #616]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800750c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007510:	d106      	bne.n	8007520 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
 8007512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007514:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007518:	d102      	bne.n	8007520 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800751a:	4b98      	ldr	r3, [pc, #608]	@ (800777c <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 800751c:	637b      	str	r3, [r7, #52]	@ 0x34
 800751e:	e002      	b.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007520:	2300      	movs	r3, #0
 8007522:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007524:	e003      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 8007526:	e002      	b.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          default :
          {
            frequency = 0U;
 8007528:	2300      	movs	r3, #0
 800752a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800752c:	bf00      	nop
          }
        }
        break;
 800752e:	e34e      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007530:	4b8f      	ldr	r3, [pc, #572]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007532:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007536:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800753a:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800753c:	4b8c      	ldr	r3, [pc, #560]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007544:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007548:	d105      	bne.n	8007556 <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
 800754a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754c:	2b00      	cmp	r3, #0
 800754e:	d102      	bne.n	8007556 <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
        {
          frequency = HSE_VALUE;
 8007550:	4b8a      	ldr	r3, [pc, #552]	@ (800777c <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8007552:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8007554:	e33b      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800755c:	d107      	bne.n	800756e <HAL_RCCEx_GetPeriphCLKFreq+0x1022>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800755e:	f107 0320 	add.w	r3, r7, #32
 8007562:	4618      	mov	r0, r3
 8007564:	f7fe fbae 	bl	8005cc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800756c:	e32f      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800756e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007570:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007574:	d107      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007576:	f107 0314 	add.w	r3, r7, #20
 800757a:	4618      	mov	r0, r3
 800757c:	f7fe fd0e 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007584:	e323      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8007586:	2300      	movs	r3, #0
 8007588:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800758a:	e320      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800758c:	4b78      	ldr	r3, [pc, #480]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800758e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007592:	f003 0307 	and.w	r3, r3, #7
 8007596:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8007598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759a:	2b04      	cmp	r3, #4
 800759c:	d860      	bhi.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0x1114>
 800759e:	a201      	add	r2, pc, #4	@ (adr r2, 80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>)
 80075a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a4:	080075b9 	.word	0x080075b9
 80075a8:	080075c9 	.word	0x080075c9
 80075ac:	080075d9 	.word	0x080075d9
 80075b0:	080075e9 	.word	0x080075e9
 80075b4:	080075ef 	.word	0x080075ef
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075b8:	f107 0320 	add.w	r3, r7, #32
 80075bc:	4618      	mov	r0, r3
 80075be:	f7fe fb81 	bl	8005cc4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80075c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80075c6:	e04e      	b.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075c8:	f107 0314 	add.w	r3, r7, #20
 80075cc:	4618      	mov	r0, r3
 80075ce:	f7fe fce5 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80075d6:	e046      	b.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075d8:	f107 0308 	add.w	r3, r7, #8
 80075dc:	4618      	mov	r0, r3
 80075de:	f7fe fe49 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80075e6:	e03e      	b.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80075e8:	4b65      	ldr	r3, [pc, #404]	@ (8007780 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 80075ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80075ec:	e03b      	b.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80075ee:	4b60      	ldr	r3, [pc, #384]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80075f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80075f4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80075f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80075fa:	4b5d      	ldr	r3, [pc, #372]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 0302 	and.w	r3, r3, #2
 8007602:	2b02      	cmp	r3, #2
 8007604:	d10c      	bne.n	8007620 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 8007606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007608:	2b00      	cmp	r3, #0
 800760a:	d109      	bne.n	8007620 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800760c:	4b58      	ldr	r3, [pc, #352]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	08db      	lsrs	r3, r3, #3
 8007612:	f003 0303 	and.w	r3, r3, #3
 8007616:	4a57      	ldr	r2, [pc, #348]	@ (8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8007618:	fa22 f303 	lsr.w	r3, r2, r3
 800761c:	637b      	str	r3, [r7, #52]	@ 0x34
 800761e:	e01e      	b.n	800765e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007620:	4b53      	ldr	r3, [pc, #332]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007628:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800762c:	d106      	bne.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
 800762e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007630:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007634:	d102      	bne.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007636:	4b50      	ldr	r3, [pc, #320]	@ (8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8007638:	637b      	str	r3, [r7, #52]	@ 0x34
 800763a:	e010      	b.n	800765e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800763c:	4b4c      	ldr	r3, [pc, #304]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007644:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007648:	d106      	bne.n	8007658 <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
 800764a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800764c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007650:	d102      	bne.n	8007658 <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007652:	4b4a      	ldr	r3, [pc, #296]	@ (800777c <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8007654:	637b      	str	r3, [r7, #52]	@ 0x34
 8007656:	e002      	b.n	800765e <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007658:	2300      	movs	r3, #0
 800765a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800765c:	e003      	b.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 800765e:	e002      	b.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          default:
          {
            frequency = 0;
 8007660:	2300      	movs	r3, #0
 8007662:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007664:	bf00      	nop
          }
        }
        break;
 8007666:	e2b2      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8007668:	4b41      	ldr	r3, [pc, #260]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800766a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800766e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007672:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8007674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007676:	2b20      	cmp	r3, #32
 8007678:	f200 80a4 	bhi.w	80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>
 800767c:	a201      	add	r2, pc, #4	@ (adr r2, 8007684 <HAL_RCCEx_GetPeriphCLKFreq+0x1138>)
 800767e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007682:	bf00      	nop
 8007684:	08007709 	.word	0x08007709
 8007688:	080077c5 	.word	0x080077c5
 800768c:	080077c5 	.word	0x080077c5
 8007690:	080077c5 	.word	0x080077c5
 8007694:	080077c5 	.word	0x080077c5
 8007698:	080077c5 	.word	0x080077c5
 800769c:	080077c5 	.word	0x080077c5
 80076a0:	080077c5 	.word	0x080077c5
 80076a4:	08007719 	.word	0x08007719
 80076a8:	080077c5 	.word	0x080077c5
 80076ac:	080077c5 	.word	0x080077c5
 80076b0:	080077c5 	.word	0x080077c5
 80076b4:	080077c5 	.word	0x080077c5
 80076b8:	080077c5 	.word	0x080077c5
 80076bc:	080077c5 	.word	0x080077c5
 80076c0:	080077c5 	.word	0x080077c5
 80076c4:	08007729 	.word	0x08007729
 80076c8:	080077c5 	.word	0x080077c5
 80076cc:	080077c5 	.word	0x080077c5
 80076d0:	080077c5 	.word	0x080077c5
 80076d4:	080077c5 	.word	0x080077c5
 80076d8:	080077c5 	.word	0x080077c5
 80076dc:	080077c5 	.word	0x080077c5
 80076e0:	080077c5 	.word	0x080077c5
 80076e4:	08007739 	.word	0x08007739
 80076e8:	080077c5 	.word	0x080077c5
 80076ec:	080077c5 	.word	0x080077c5
 80076f0:	080077c5 	.word	0x080077c5
 80076f4:	080077c5 	.word	0x080077c5
 80076f8:	080077c5 	.word	0x080077c5
 80076fc:	080077c5 	.word	0x080077c5
 8007700:	080077c5 	.word	0x080077c5
 8007704:	0800773f 	.word	0x0800773f
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007708:	f107 0320 	add.w	r3, r7, #32
 800770c:	4618      	mov	r0, r3
 800770e:	f7fe fad9 	bl	8005cc4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007714:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007716:	e058      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007718:	f107 0314 	add.w	r3, r7, #20
 800771c:	4618      	mov	r0, r3
 800771e:	f7fe fc3d 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007726:	e050      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007728:	f107 0308 	add.w	r3, r7, #8
 800772c:	4618      	mov	r0, r3
 800772e:	f7fe fda1 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007736:	e048      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007738:	4b11      	ldr	r3, [pc, #68]	@ (8007780 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 800773a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800773c:	e045      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800773e:	4b0c      	ldr	r3, [pc, #48]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8007740:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007744:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007748:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800774a:	4b09      	ldr	r3, [pc, #36]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f003 0302 	and.w	r3, r3, #2
 8007752:	2b02      	cmp	r3, #2
 8007754:	d116      	bne.n	8007784 <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
 8007756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007758:	2b00      	cmp	r3, #0
 800775a:	d113      	bne.n	8007784 <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800775c:	4b04      	ldr	r3, [pc, #16]	@ (8007770 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	08db      	lsrs	r3, r3, #3
 8007762:	f003 0303 	and.w	r3, r3, #3
 8007766:	4a03      	ldr	r2, [pc, #12]	@ (8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8007768:	fa22 f303 	lsr.w	r3, r2, r3
 800776c:	637b      	str	r3, [r7, #52]	@ 0x34
 800776e:	e028      	b.n	80077c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
 8007770:	44020c00 	.word	0x44020c00
 8007774:	03d09000 	.word	0x03d09000
 8007778:	003d0900 	.word	0x003d0900
 800777c:	017d7840 	.word	0x017d7840
 8007780:	00bb8000 	.word	0x00bb8000
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007784:	4b95      	ldr	r3, [pc, #596]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800778c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007790:	d106      	bne.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
 8007792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007794:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007798:	d102      	bne.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800779a:	4b91      	ldr	r3, [pc, #580]	@ (80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 800779c:	637b      	str	r3, [r7, #52]	@ 0x34
 800779e:	e010      	b.n	80077c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80077a0:	4b8e      	ldr	r3, [pc, #568]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077ac:	d106      	bne.n	80077bc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
 80077ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80077b4:	d102      	bne.n	80077bc <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80077b6:	4b8b      	ldr	r3, [pc, #556]	@ (80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80077b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80077ba:	e002      	b.n	80077c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80077bc:	2300      	movs	r3, #0
 80077be:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80077c0:	e003      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
 80077c2:	e002      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          default:
          {
            frequency = 0;
 80077c4:	2300      	movs	r3, #0
 80077c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80077c8:	bf00      	nop
          }
        }
        break;
 80077ca:	e200      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80077cc:	4b83      	ldr	r3, [pc, #524]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80077ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80077d2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80077d6:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80077d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077de:	d031      	beq.n	8007844 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 80077e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077e6:	d866      	bhi.n	80078b6 <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 80077e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80077ec:	d027      	beq.n	800783e <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
 80077ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f0:	2bc0      	cmp	r3, #192	@ 0xc0
 80077f2:	d860      	bhi.n	80078b6 <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 80077f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f6:	2b80      	cmp	r3, #128	@ 0x80
 80077f8:	d019      	beq.n	800782e <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>
 80077fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fc:	2b80      	cmp	r3, #128	@ 0x80
 80077fe:	d85a      	bhi.n	80078b6 <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8007800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007802:	2b00      	cmp	r3, #0
 8007804:	d003      	beq.n	800780e <HAL_RCCEx_GetPeriphCLKFreq+0x12c2>
 8007806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007808:	2b40      	cmp	r3, #64	@ 0x40
 800780a:	d008      	beq.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x12d2>
 800780c:	e053      	b.n	80078b6 <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800780e:	f107 0320 	add.w	r3, r7, #32
 8007812:	4618      	mov	r0, r3
 8007814:	f7fe fa56 	bl	8005cc4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800781c:	e04e      	b.n	80078bc <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800781e:	f107 0314 	add.w	r3, r7, #20
 8007822:	4618      	mov	r0, r3
 8007824:	f7fe fbba 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800782c:	e046      	b.n	80078bc <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800782e:	f107 0308 	add.w	r3, r7, #8
 8007832:	4618      	mov	r0, r3
 8007834:	f7fe fd1e 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800783c:	e03e      	b.n	80078bc <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800783e:	4b6a      	ldr	r3, [pc, #424]	@ (80079e8 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>)
 8007840:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007842:	e03b      	b.n	80078bc <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007844:	4b65      	ldr	r3, [pc, #404]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007846:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800784a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800784e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007850:	4b62      	ldr	r3, [pc, #392]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0302 	and.w	r3, r3, #2
 8007858:	2b02      	cmp	r3, #2
 800785a:	d10c      	bne.n	8007876 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 800785c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800785e:	2b00      	cmp	r3, #0
 8007860:	d109      	bne.n	8007876 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007862:	4b5e      	ldr	r3, [pc, #376]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	08db      	lsrs	r3, r3, #3
 8007868:	f003 0303 	and.w	r3, r3, #3
 800786c:	4a5f      	ldr	r2, [pc, #380]	@ (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 800786e:	fa22 f303 	lsr.w	r3, r2, r3
 8007872:	637b      	str	r3, [r7, #52]	@ 0x34
 8007874:	e01e      	b.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007876:	4b59      	ldr	r3, [pc, #356]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800787e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007882:	d106      	bne.n	8007892 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 8007884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800788a:	d102      	bne.n	8007892 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800788c:	4b54      	ldr	r3, [pc, #336]	@ (80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 800788e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007890:	e010      	b.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007892:	4b52      	ldr	r3, [pc, #328]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800789a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800789e:	d106      	bne.n	80078ae <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
 80078a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078a6:	d102      	bne.n	80078ae <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80078a8:	4b4e      	ldr	r3, [pc, #312]	@ (80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80078aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80078ac:	e002      	b.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80078ae:	2300      	movs	r3, #0
 80078b0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80078b2:	e003      	b.n	80078bc <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
 80078b4:	e002      	b.n	80078bc <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          default:
          {
            frequency = 0;
 80078b6:	2300      	movs	r3, #0
 80078b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80078ba:	bf00      	nop
          }
        }
        break;
 80078bc:	e187      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 80078be:	4b47      	ldr	r3, [pc, #284]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80078c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80078c4:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 80078c8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 80078ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d103      	bne.n	80078d8 <HAL_RCCEx_GetPeriphCLKFreq+0x138c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80078d0:	f7fd f80c 	bl	80048ec <HAL_RCC_GetPCLK2Freq>
 80078d4:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 80078d6:	e17a      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 80078d8:	4b40      	ldr	r3, [pc, #256]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078e4:	d10b      	bne.n	80078fe <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 80078e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078ec:	d107      	bne.n	80078fe <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078ee:	f107 0314 	add.w	r3, r7, #20
 80078f2:	4618      	mov	r0, r3
 80078f4:	f7fe fb52 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80078fc:	e045      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 80078fe:	4b37      	ldr	r3, [pc, #220]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007906:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800790a:	d10b      	bne.n	8007924 <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
 800790c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007912:	d107      	bne.n	8007924 <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007914:	f107 0308 	add.w	r3, r7, #8
 8007918:	4618      	mov	r0, r3
 800791a:	f7fe fcab 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	637b      	str	r3, [r7, #52]	@ 0x34
 8007922:	e032      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8007924:	4b2d      	ldr	r3, [pc, #180]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f003 0302 	and.w	r3, r3, #2
 800792c:	2b02      	cmp	r3, #2
 800792e:	d10d      	bne.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
 8007930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007932:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007936:	d109      	bne.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007938:	4b28      	ldr	r3, [pc, #160]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	08db      	lsrs	r3, r3, #3
 800793e:	f003 0303 	and.w	r3, r3, #3
 8007942:	4a2a      	ldr	r2, [pc, #168]	@ (80079ec <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 8007944:	fa22 f303 	lsr.w	r3, r2, r3
 8007948:	637b      	str	r3, [r7, #52]	@ 0x34
 800794a:	e01e      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800794c:	4b23      	ldr	r3, [pc, #140]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007954:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007958:	d106      	bne.n	8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
 800795a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800795c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007960:	d102      	bne.n	8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
          frequency = CSI_VALUE;
 8007962:	4b1f      	ldr	r3, [pc, #124]	@ (80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 8007964:	637b      	str	r3, [r7, #52]	@ 0x34
 8007966:	e010      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8007968:	4b1c      	ldr	r3, [pc, #112]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007974:	d106      	bne.n	8007984 <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
 8007976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007978:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800797c:	d102      	bne.n	8007984 <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
          frequency = HSE_VALUE;
 800797e:	4b19      	ldr	r3, [pc, #100]	@ (80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 8007980:	637b      	str	r3, [r7, #52]	@ 0x34
 8007982:	e002      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
          frequency = 0U;
 8007984:	2300      	movs	r3, #0
 8007986:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007988:	e121      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800798a:	e120      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800798c:	4b13      	ldr	r3, [pc, #76]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800798e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007992:	f003 0303 	and.w	r3, r3, #3
 8007996:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799a:	2b03      	cmp	r3, #3
 800799c:	d861      	bhi.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x1516>
 800799e:	a201      	add	r2, pc, #4	@ (adr r2, 80079a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1458>)
 80079a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a4:	080079b5 	.word	0x080079b5
 80079a8:	080079bd 	.word	0x080079bd
 80079ac:	080079cd 	.word	0x080079cd
 80079b0:	080079f1 	.word	0x080079f1
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80079b4:	f7fc ff68 	bl	8004888 <HAL_RCC_GetHCLKFreq>
 80079b8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80079ba:	e055      	b.n	8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80079bc:	f107 0320 	add.w	r3, r7, #32
 80079c0:	4618      	mov	r0, r3
 80079c2:	f7fe f97f 	bl	8005cc4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80079c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80079ca:	e04d      	b.n	8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079cc:	f107 0314 	add.w	r3, r7, #20
 80079d0:	4618      	mov	r0, r3
 80079d2:	f7fe fae3 	bl	8005f9c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80079da:	e045      	b.n	8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 80079dc:	44020c00 	.word	0x44020c00
 80079e0:	003d0900 	.word	0x003d0900
 80079e4:	017d7840 	.word	0x017d7840
 80079e8:	00bb8000 	.word	0x00bb8000
 80079ec:	03d09000 	.word	0x03d09000
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80079f0:	4b79      	ldr	r3, [pc, #484]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80079f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80079f6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80079fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80079fc:	4b76      	ldr	r3, [pc, #472]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0302 	and.w	r3, r3, #2
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	d10c      	bne.n	8007a22 <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
 8007a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d109      	bne.n	8007a22 <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a0e:	4b72      	ldr	r3, [pc, #456]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	08db      	lsrs	r3, r3, #3
 8007a14:	f003 0303 	and.w	r3, r3, #3
 8007a18:	4a70      	ldr	r2, [pc, #448]	@ (8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1690>)
 8007a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8007a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a20:	e01e      	b.n	8007a60 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007a22:	4b6d      	ldr	r3, [pc, #436]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a2e:	d106      	bne.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
 8007a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a36:	d102      	bne.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007a38:	4b69      	ldr	r3, [pc, #420]	@ (8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0x1694>)
 8007a3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a3c:	e010      	b.n	8007a60 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007a3e:	4b66      	ldr	r3, [pc, #408]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a4a:	d106      	bne.n	8007a5a <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
 8007a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a52:	d102      	bne.n	8007a5a <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007a54:	4b63      	ldr	r3, [pc, #396]	@ (8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>)
 8007a56:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a58:	e002      	b.n	8007a60 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007a5e:	e003      	b.n	8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8007a60:	e002      	b.n	8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          default:
          {
            frequency = 0U;
 8007a62:	2300      	movs	r3, #0
 8007a64:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007a66:	bf00      	nop
          }
        }
        break;
 8007a68:	e0b1      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8007a6a:	4b5b      	ldr	r3, [pc, #364]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007a6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a70:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007a74:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8007a76:	4b58      	ldr	r3, [pc, #352]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007a78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a7c:	f003 0302 	and.w	r3, r3, #2
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	d106      	bne.n	8007a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
 8007a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d103      	bne.n	8007a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
        {
          frequency = LSE_VALUE;
 8007a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a90:	e01f      	b.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8007a92:	4b51      	ldr	r3, [pc, #324]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007a94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007aa0:	d106      	bne.n	8007ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
 8007aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa4:	2b40      	cmp	r3, #64	@ 0x40
 8007aa6:	d103      	bne.n	8007ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
        {
          frequency = LSI_VALUE;
 8007aa8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007aac:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aae:	e010      	b.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 8007ab0:	4b49      	ldr	r3, [pc, #292]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007abc:	d106      	bne.n	8007acc <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
 8007abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac0:	2b80      	cmp	r3, #128	@ 0x80
 8007ac2:	d103      	bne.n	8007acc <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
        {
          frequency = CSI_VALUE / 122U;
 8007ac4:	f248 0312 	movw	r3, #32786	@ 0x8012
 8007ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aca:	e002      	b.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8007acc:	2300      	movs	r3, #0
 8007ace:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007ad0:	e07d      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007ad2:	e07c      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007ad4:	4b40      	ldr	r3, [pc, #256]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007ad6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ada:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007ade:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8007ae0:	4b3d      	ldr	r3, [pc, #244]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ae8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007aec:	d105      	bne.n	8007afa <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
 8007aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d102      	bne.n	8007afa <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        {
          frequency = HSI48_VALUE;
 8007af4:	4b3c      	ldr	r3, [pc, #240]	@ (8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 8007af6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007af8:	e031      	b.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8007afa:	4b37      	ldr	r3, [pc, #220]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b06:	d10a      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 8007b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0a:	2b10      	cmp	r3, #16
 8007b0c:	d107      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b0e:	f107 0320 	add.w	r3, r7, #32
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7fe f8d6 	bl	8005cc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b1c:	e01f      	b.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8007b1e:	4b2e      	ldr	r3, [pc, #184]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007b20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b24:	f003 0302 	and.w	r3, r3, #2
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d106      	bne.n	8007b3a <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	2b20      	cmp	r3, #32
 8007b30:	d103      	bne.n	8007b3a <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = LSE_VALUE;
 8007b32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b36:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b38:	e011      	b.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8007b3a:	4b27      	ldr	r3, [pc, #156]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007b3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b48:	d106      	bne.n	8007b58 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
 8007b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4c:	2b30      	cmp	r3, #48	@ 0x30
 8007b4e:	d103      	bne.n	8007b58 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
        {
          frequency = LSI_VALUE;
 8007b50:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007b54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b56:	e002      	b.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007b5c:	e037      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007b5e:	e036      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8007b60:	4b1d      	ldr	r3, [pc, #116]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007b62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b66:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007b6a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8007b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6e:	2b10      	cmp	r3, #16
 8007b70:	d107      	bne.n	8007b82 <HAL_RCCEx_GetPeriphCLKFreq+0x1636>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b72:	f107 0320 	add.w	r3, r7, #32
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7fe f8a4 	bl	8005cc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007b80:	e025      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8007b82:	4b15      	ldr	r3, [pc, #84]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b8e:	d10a      	bne.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
 8007b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b92:	2b20      	cmp	r3, #32
 8007b94:	d107      	bne.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b96:	f107 0308 	add.w	r3, r7, #8
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f7fe fb6a 	bl	8006274 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ba4:	e00f      	b.n	8007bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8007ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007bae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bb2:	d105      	bne.n	8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
 8007bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb6:	2b30      	cmp	r3, #48	@ 0x30
 8007bb8:	d102      	bne.n	8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        {
          frequency = HSI48_VALUE;
 8007bba:	4b0b      	ldr	r3, [pc, #44]	@ (8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 8007bbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bbe:	e002      	b.n	8007bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8007bc4:	e003      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8007bc6:	e002      	b.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      default:
        frequency = 0U;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bcc:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8007bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	373c      	adds	r7, #60	@ 0x3c
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd90      	pop	{r4, r7, pc}
 8007bd8:	44020c00 	.word	0x44020c00
 8007bdc:	03d09000 	.word	0x03d09000
 8007be0:	003d0900 	.word	0x003d0900
 8007be4:	017d7840 	.word	0x017d7840
 8007be8:	02dc6c00 	.word	0x02dc6c00

08007bec <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8007bf4:	4b48      	ldr	r3, [pc, #288]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a47      	ldr	r2, [pc, #284]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007bfa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007bfe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007c00:	f7f9 fbe8 	bl	80013d4 <HAL_GetTick>
 8007c04:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007c06:	e008      	b.n	8007c1a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007c08:	f7f9 fbe4 	bl	80013d4 <HAL_GetTick>
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	1ad3      	subs	r3, r2, r3
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d901      	bls.n	8007c1a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007c16:	2303      	movs	r3, #3
 8007c18:	e07a      	b.n	8007d10 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007c1a:	4b3f      	ldr	r3, [pc, #252]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1f0      	bne.n	8007c08 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007c26:	4b3c      	ldr	r3, [pc, #240]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007c2e:	f023 0303 	bic.w	r3, r3, #3
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	6811      	ldr	r1, [r2, #0]
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	6852      	ldr	r2, [r2, #4]
 8007c3a:	0212      	lsls	r2, r2, #8
 8007c3c:	430a      	orrs	r2, r1
 8007c3e:	4936      	ldr	r1, [pc, #216]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007c40:	4313      	orrs	r3, r2
 8007c42:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	3b01      	subs	r3, #1
 8007c54:	025b      	lsls	r3, r3, #9
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	431a      	orrs	r2, r3
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	041b      	lsls	r3, r3, #16
 8007c62:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007c66:	431a      	orrs	r2, r3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	3b01      	subs	r3, #1
 8007c6e:	061b      	lsls	r3, r3, #24
 8007c70:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007c74:	4928      	ldr	r1, [pc, #160]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007c76:	4313      	orrs	r3, r2
 8007c78:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007c7a:	4b27      	ldr	r3, [pc, #156]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c7e:	f023 020c 	bic.w	r2, r3, #12
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	4924      	ldr	r1, [pc, #144]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8007c8c:	4b22      	ldr	r3, [pc, #136]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c90:	f023 0220 	bic.w	r2, r3, #32
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	69db      	ldr	r3, [r3, #28]
 8007c98:	491f      	ldr	r1, [pc, #124]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca6:	491c      	ldr	r1, [pc, #112]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8007cac:	4b1a      	ldr	r3, [pc, #104]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cb0:	4a19      	ldr	r2, [pc, #100]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007cb2:	f023 0310 	bic.w	r3, r3, #16
 8007cb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8007cb8:	4b17      	ldr	r3, [pc, #92]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cbc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007cc0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	6a12      	ldr	r2, [r2, #32]
 8007cc8:	00d2      	lsls	r2, r2, #3
 8007cca:	4913      	ldr	r1, [pc, #76]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8007cd0:	4b11      	ldr	r3, [pc, #68]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd4:	4a10      	ldr	r2, [pc, #64]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007cd6:	f043 0310 	orr.w	r3, r3, #16
 8007cda:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8007cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007ce2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ce6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007ce8:	f7f9 fb74 	bl	80013d4 <HAL_GetTick>
 8007cec:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007cee:	e008      	b.n	8007d02 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007cf0:	f7f9 fb70 	bl	80013d4 <HAL_GetTick>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	1ad3      	subs	r3, r2, r3
 8007cfa:	2b02      	cmp	r3, #2
 8007cfc:	d901      	bls.n	8007d02 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8007cfe:	2303      	movs	r3, #3
 8007d00:	e006      	b.n	8007d10 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007d02:	4b05      	ldr	r3, [pc, #20]	@ (8007d18 <RCCEx_PLL2_Config+0x12c>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d0f0      	beq.n	8007cf0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8007d0e:	2300      	movs	r3, #0

}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3710      	adds	r7, #16
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	44020c00 	.word	0x44020c00

08007d1c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8007d24:	4b48      	ldr	r3, [pc, #288]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a47      	ldr	r2, [pc, #284]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007d2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d2e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007d30:	f7f9 fb50 	bl	80013d4 <HAL_GetTick>
 8007d34:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007d36:	e008      	b.n	8007d4a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007d38:	f7f9 fb4c 	bl	80013d4 <HAL_GetTick>
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	1ad3      	subs	r3, r2, r3
 8007d42:	2b02      	cmp	r3, #2
 8007d44:	d901      	bls.n	8007d4a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007d46:	2303      	movs	r3, #3
 8007d48:	e07a      	b.n	8007e40 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007d4a:	4b3f      	ldr	r3, [pc, #252]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d1f0      	bne.n	8007d38 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007d56:	4b3c      	ldr	r3, [pc, #240]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d5a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007d5e:	f023 0303 	bic.w	r3, r3, #3
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	6811      	ldr	r1, [r2, #0]
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	6852      	ldr	r2, [r2, #4]
 8007d6a:	0212      	lsls	r2, r2, #8
 8007d6c:	430a      	orrs	r2, r1
 8007d6e:	4936      	ldr	r1, [pc, #216]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007d70:	4313      	orrs	r3, r2
 8007d72:	630b      	str	r3, [r1, #48]	@ 0x30
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	3b01      	subs	r3, #1
 8007d7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	3b01      	subs	r3, #1
 8007d84:	025b      	lsls	r3, r3, #9
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	041b      	lsls	r3, r3, #16
 8007d92:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007d96:	431a      	orrs	r2, r3
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	695b      	ldr	r3, [r3, #20]
 8007d9c:	3b01      	subs	r3, #1
 8007d9e:	061b      	lsls	r3, r3, #24
 8007da0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007da4:	4928      	ldr	r1, [pc, #160]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007da6:	4313      	orrs	r3, r2
 8007da8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007daa:	4b27      	ldr	r3, [pc, #156]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dae:	f023 020c 	bic.w	r2, r3, #12
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	4924      	ldr	r1, [pc, #144]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007db8:	4313      	orrs	r3, r2
 8007dba:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8007dbc:	4b22      	ldr	r3, [pc, #136]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dc0:	f023 0220 	bic.w	r2, r3, #32
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	69db      	ldr	r3, [r3, #28]
 8007dc8:	491f      	ldr	r1, [pc, #124]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007dce:	4b1e      	ldr	r3, [pc, #120]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007dd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd6:	491c      	ldr	r1, [pc, #112]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8007ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007de0:	4a19      	ldr	r2, [pc, #100]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007de2:	f023 0310 	bic.w	r3, r3, #16
 8007de6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8007de8:	4b17      	ldr	r3, [pc, #92]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007dea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007df0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	6a12      	ldr	r2, [r2, #32]
 8007df8:	00d2      	lsls	r2, r2, #3
 8007dfa:	4913      	ldr	r1, [pc, #76]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8007e00:	4b11      	ldr	r3, [pc, #68]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e04:	4a10      	ldr	r2, [pc, #64]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007e06:	f043 0310 	orr.w	r3, r3, #16
 8007e0a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8007e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a0d      	ldr	r2, [pc, #52]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e16:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007e18:	f7f9 fadc 	bl	80013d4 <HAL_GetTick>
 8007e1c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007e1e:	e008      	b.n	8007e32 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007e20:	f7f9 fad8 	bl	80013d4 <HAL_GetTick>
 8007e24:	4602      	mov	r2, r0
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d901      	bls.n	8007e32 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8007e2e:	2303      	movs	r3, #3
 8007e30:	e006      	b.n	8007e40 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007e32:	4b05      	ldr	r3, [pc, #20]	@ (8007e48 <RCCEx_PLL3_Config+0x12c>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d0f0      	beq.n	8007e20 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8007e3e:	2300      	movs	r3, #0
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3710      	adds	r7, #16
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}
 8007e48:	44020c00 	.word	0x44020c00

08007e4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b082      	sub	sp, #8
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d101      	bne.n	8007e5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e042      	b.n	8007ee4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d106      	bne.n	8007e76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 f83b 	bl	8007eec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2224      	movs	r2, #36	@ 0x24
 8007e7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f022 0201 	bic.w	r2, r2, #1
 8007e8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d002      	beq.n	8007e9c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f000 f9e0 	bl	800825c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 f82f 	bl	8007f00 <UART_SetConfig>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d101      	bne.n	8007eac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e01b      	b.n	8007ee4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	685a      	ldr	r2, [r3, #4]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007eba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689a      	ldr	r2, [r3, #8]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007eca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f042 0201 	orr.w	r2, r2, #1
 8007eda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 fa5f 	bl	80083a0 <UART_CheckIdleState>
 8007ee2:	4603      	mov	r3, r0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3708      	adds	r7, #8
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007ef4:	bf00      	nop
 8007ef6:	370c      	adds	r7, #12
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f04:	b094      	sub	sp, #80	@ 0x50
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	4b83      	ldr	r3, [pc, #524]	@ (8008124 <UART_SetConfig+0x224>)
 8007f16:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f1a:	689a      	ldr	r2, [r3, #8]
 8007f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f1e:	691b      	ldr	r3, [r3, #16]
 8007f20:	431a      	orrs	r2, r3
 8007f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f24:	695b      	ldr	r3, [r3, #20]
 8007f26:	431a      	orrs	r2, r3
 8007f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f2a:	69db      	ldr	r3, [r3, #28]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	497c      	ldr	r1, [pc, #496]	@ (8008128 <UART_SetConfig+0x228>)
 8007f38:	4019      	ands	r1, r3
 8007f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f3c:	681a      	ldr	r2, [r3, #0]
 8007f3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f40:	430b      	orrs	r3, r1
 8007f42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f50:	68d9      	ldr	r1, [r3, #12]
 8007f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	ea40 0301 	orr.w	r3, r0, r1
 8007f5a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f5e:	699b      	ldr	r3, [r3, #24]
 8007f60:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	4b6f      	ldr	r3, [pc, #444]	@ (8008124 <UART_SetConfig+0x224>)
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d009      	beq.n	8007f80 <UART_SetConfig+0x80>
 8007f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	4b6e      	ldr	r3, [pc, #440]	@ (800812c <UART_SetConfig+0x22c>)
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d004      	beq.n	8007f80 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f78:	6a1a      	ldr	r2, [r3, #32]
 8007f7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007f8a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f94:	430b      	orrs	r3, r1
 8007f96:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f9e:	f023 000f 	bic.w	r0, r3, #15
 8007fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa8:	681a      	ldr	r2, [r3, #0]
 8007faa:	ea40 0301 	orr.w	r3, r0, r1
 8007fae:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fb2:	681a      	ldr	r2, [r3, #0]
 8007fb4:	4b5e      	ldr	r3, [pc, #376]	@ (8008130 <UART_SetConfig+0x230>)
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d102      	bne.n	8007fc0 <UART_SetConfig+0xc0>
 8007fba:	2301      	movs	r3, #1
 8007fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fbe:	e032      	b.n	8008026 <UART_SetConfig+0x126>
 8007fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	4b5b      	ldr	r3, [pc, #364]	@ (8008134 <UART_SetConfig+0x234>)
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d102      	bne.n	8007fd0 <UART_SetConfig+0xd0>
 8007fca:	2302      	movs	r3, #2
 8007fcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fce:	e02a      	b.n	8008026 <UART_SetConfig+0x126>
 8007fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	4b58      	ldr	r3, [pc, #352]	@ (8008138 <UART_SetConfig+0x238>)
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d102      	bne.n	8007fe0 <UART_SetConfig+0xe0>
 8007fda:	2304      	movs	r3, #4
 8007fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fde:	e022      	b.n	8008026 <UART_SetConfig+0x126>
 8007fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	4b55      	ldr	r3, [pc, #340]	@ (800813c <UART_SetConfig+0x23c>)
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d102      	bne.n	8007ff0 <UART_SetConfig+0xf0>
 8007fea:	2308      	movs	r3, #8
 8007fec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fee:	e01a      	b.n	8008026 <UART_SetConfig+0x126>
 8007ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	4b52      	ldr	r3, [pc, #328]	@ (8008140 <UART_SetConfig+0x240>)
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d102      	bne.n	8008000 <UART_SetConfig+0x100>
 8007ffa:	2310      	movs	r3, #16
 8007ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ffe:	e012      	b.n	8008026 <UART_SetConfig+0x126>
 8008000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	4b4f      	ldr	r3, [pc, #316]	@ (8008144 <UART_SetConfig+0x244>)
 8008006:	429a      	cmp	r2, r3
 8008008:	d102      	bne.n	8008010 <UART_SetConfig+0x110>
 800800a:	2320      	movs	r3, #32
 800800c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800800e:	e00a      	b.n	8008026 <UART_SetConfig+0x126>
 8008010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	4b43      	ldr	r3, [pc, #268]	@ (8008124 <UART_SetConfig+0x224>)
 8008016:	429a      	cmp	r2, r3
 8008018:	d103      	bne.n	8008022 <UART_SetConfig+0x122>
 800801a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800801e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008020:	e001      	b.n	8008026 <UART_SetConfig+0x126>
 8008022:	2300      	movs	r3, #0
 8008024:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	4b3e      	ldr	r3, [pc, #248]	@ (8008124 <UART_SetConfig+0x224>)
 800802c:	429a      	cmp	r2, r3
 800802e:	d005      	beq.n	800803c <UART_SetConfig+0x13c>
 8008030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008032:	681a      	ldr	r2, [r3, #0]
 8008034:	4b3d      	ldr	r3, [pc, #244]	@ (800812c <UART_SetConfig+0x22c>)
 8008036:	429a      	cmp	r2, r3
 8008038:	f040 8088 	bne.w	800814c <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800803c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800803e:	2200      	movs	r2, #0
 8008040:	623b      	str	r3, [r7, #32]
 8008042:	627a      	str	r2, [r7, #36]	@ 0x24
 8008044:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008048:	f7fe fa80 	bl	800654c <HAL_RCCEx_GetPeriphCLKFreq>
 800804c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800804e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008050:	2b00      	cmp	r3, #0
 8008052:	f000 80eb 	beq.w	800822c <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800805a:	4a3b      	ldr	r2, [pc, #236]	@ (8008148 <UART_SetConfig+0x248>)
 800805c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008060:	461a      	mov	r2, r3
 8008062:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008064:	fbb3 f3f2 	udiv	r3, r3, r2
 8008068:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800806a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	4613      	mov	r3, r2
 8008070:	005b      	lsls	r3, r3, #1
 8008072:	4413      	add	r3, r2
 8008074:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008076:	429a      	cmp	r2, r3
 8008078:	d305      	bcc.n	8008086 <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800807a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008080:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008082:	429a      	cmp	r2, r3
 8008084:	d903      	bls.n	800808e <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800808c:	e048      	b.n	8008120 <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800808e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008090:	2200      	movs	r2, #0
 8008092:	61bb      	str	r3, [r7, #24]
 8008094:	61fa      	str	r2, [r7, #28]
 8008096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800809a:	4a2b      	ldr	r2, [pc, #172]	@ (8008148 <UART_SetConfig+0x248>)
 800809c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	2200      	movs	r2, #0
 80080a4:	613b      	str	r3, [r7, #16]
 80080a6:	617a      	str	r2, [r7, #20]
 80080a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80080ac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80080b0:	f7f8 f8f0 	bl	8000294 <__aeabi_uldivmod>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	4610      	mov	r0, r2
 80080ba:	4619      	mov	r1, r3
 80080bc:	f04f 0200 	mov.w	r2, #0
 80080c0:	f04f 0300 	mov.w	r3, #0
 80080c4:	020b      	lsls	r3, r1, #8
 80080c6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80080ca:	0202      	lsls	r2, r0, #8
 80080cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080ce:	6849      	ldr	r1, [r1, #4]
 80080d0:	0849      	lsrs	r1, r1, #1
 80080d2:	2000      	movs	r0, #0
 80080d4:	460c      	mov	r4, r1
 80080d6:	4605      	mov	r5, r0
 80080d8:	eb12 0804 	adds.w	r8, r2, r4
 80080dc:	eb43 0905 	adc.w	r9, r3, r5
 80080e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	60bb      	str	r3, [r7, #8]
 80080e8:	60fa      	str	r2, [r7, #12]
 80080ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80080ee:	4640      	mov	r0, r8
 80080f0:	4649      	mov	r1, r9
 80080f2:	f7f8 f8cf 	bl	8000294 <__aeabi_uldivmod>
 80080f6:	4602      	mov	r2, r0
 80080f8:	460b      	mov	r3, r1
 80080fa:	4613      	mov	r3, r2
 80080fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80080fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008100:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008104:	d308      	bcc.n	8008118 <UART_SetConfig+0x218>
 8008106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008108:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800810c:	d204      	bcs.n	8008118 <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 800810e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008114:	60da      	str	r2, [r3, #12]
 8008116:	e003      	b.n	8008120 <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800811e:	e085      	b.n	800822c <UART_SetConfig+0x32c>
 8008120:	e084      	b.n	800822c <UART_SetConfig+0x32c>
 8008122:	bf00      	nop
 8008124:	44002400 	.word	0x44002400
 8008128:	cfff69f3 	.word	0xcfff69f3
 800812c:	54002400 	.word	0x54002400
 8008130:	40013800 	.word	0x40013800
 8008134:	40004400 	.word	0x40004400
 8008138:	40004800 	.word	0x40004800
 800813c:	40004c00 	.word	0x40004c00
 8008140:	40005000 	.word	0x40005000
 8008144:	40006400 	.word	0x40006400
 8008148:	08008734 	.word	0x08008734
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800814c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800814e:	69db      	ldr	r3, [r3, #28]
 8008150:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008154:	d13c      	bne.n	80081d0 <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008156:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008158:	2200      	movs	r2, #0
 800815a:	603b      	str	r3, [r7, #0]
 800815c:	607a      	str	r2, [r7, #4]
 800815e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008162:	f7fe f9f3 	bl	800654c <HAL_RCCEx_GetPeriphCLKFreq>
 8008166:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008168:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800816a:	2b00      	cmp	r3, #0
 800816c:	d05e      	beq.n	800822c <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800816e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008172:	4a39      	ldr	r2, [pc, #228]	@ (8008258 <UART_SetConfig+0x358>)
 8008174:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008178:	461a      	mov	r2, r3
 800817a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800817c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008180:	005a      	lsls	r2, r3, #1
 8008182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	085b      	lsrs	r3, r3, #1
 8008188:	441a      	add	r2, r3
 800818a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008192:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008196:	2b0f      	cmp	r3, #15
 8008198:	d916      	bls.n	80081c8 <UART_SetConfig+0x2c8>
 800819a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800819c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081a0:	d212      	bcs.n	80081c8 <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	f023 030f 	bic.w	r3, r3, #15
 80081aa:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081ae:	085b      	lsrs	r3, r3, #1
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	f003 0307 	and.w	r3, r3, #7
 80081b6:	b29a      	uxth	r2, r3
 80081b8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80081ba:	4313      	orrs	r3, r2
 80081bc:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80081be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80081c4:	60da      	str	r2, [r3, #12]
 80081c6:	e031      	b.n	800822c <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80081ce:	e02d      	b.n	800822c <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80081d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081d2:	2200      	movs	r2, #0
 80081d4:	469a      	mov	sl, r3
 80081d6:	4693      	mov	fp, r2
 80081d8:	4650      	mov	r0, sl
 80081da:	4659      	mov	r1, fp
 80081dc:	f7fe f9b6 	bl	800654c <HAL_RCCEx_GetPeriphCLKFreq>
 80081e0:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80081e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d021      	beq.n	800822c <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ec:	4a1a      	ldr	r2, [pc, #104]	@ (8008258 <UART_SetConfig+0x358>)
 80081ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081f2:	461a      	mov	r2, r3
 80081f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80081fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	085b      	lsrs	r3, r3, #1
 8008200:	441a      	add	r2, r3
 8008202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	fbb2 f3f3 	udiv	r3, r2, r3
 800820a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800820c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800820e:	2b0f      	cmp	r3, #15
 8008210:	d909      	bls.n	8008226 <UART_SetConfig+0x326>
 8008212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008218:	d205      	bcs.n	8008226 <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800821a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800821c:	b29a      	uxth	r2, r3
 800821e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	60da      	str	r2, [r3, #12]
 8008224:	e002      	b.n	800822c <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800822c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800822e:	2201      	movs	r2, #1
 8008230:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008236:	2201      	movs	r2, #1
 8008238:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800823c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800823e:	2200      	movs	r2, #0
 8008240:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008244:	2200      	movs	r2, #0
 8008246:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008248:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800824c:	4618      	mov	r0, r3
 800824e:	3750      	adds	r7, #80	@ 0x50
 8008250:	46bd      	mov	sp, r7
 8008252:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008256:	bf00      	nop
 8008258:	08008734 	.word	0x08008734

0800825c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800825c:	b480      	push	{r7}
 800825e:	b083      	sub	sp, #12
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008268:	f003 0308 	and.w	r3, r3, #8
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00a      	beq.n	8008286 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	430a      	orrs	r2, r1
 8008284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800828a:	f003 0301 	and.w	r3, r3, #1
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00a      	beq.n	80082a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	430a      	orrs	r2, r1
 80082a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ac:	f003 0302 	and.w	r3, r3, #2
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d00a      	beq.n	80082ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	430a      	orrs	r2, r1
 80082c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ce:	f003 0304 	and.w	r3, r3, #4
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00a      	beq.n	80082ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	430a      	orrs	r2, r1
 80082ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f0:	f003 0310 	and.w	r3, r3, #16
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d00a      	beq.n	800830e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	430a      	orrs	r2, r1
 800830c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008312:	f003 0320 	and.w	r3, r3, #32
 8008316:	2b00      	cmp	r3, #0
 8008318:	d00a      	beq.n	8008330 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	430a      	orrs	r2, r1
 800832e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008338:	2b00      	cmp	r3, #0
 800833a:	d01a      	beq.n	8008372 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	430a      	orrs	r2, r1
 8008350:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800835a:	d10a      	bne.n	8008372 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	430a      	orrs	r2, r1
 8008370:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800837a:	2b00      	cmp	r3, #0
 800837c:	d00a      	beq.n	8008394 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	430a      	orrs	r2, r1
 8008392:	605a      	str	r2, [r3, #4]
  }
}
 8008394:	bf00      	nop
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b098      	sub	sp, #96	@ 0x60
 80083a4:	af02      	add	r7, sp, #8
 80083a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083b0:	f7f9 f810 	bl	80013d4 <HAL_GetTick>
 80083b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f003 0308 	and.w	r3, r3, #8
 80083c0:	2b08      	cmp	r3, #8
 80083c2:	d12f      	bne.n	8008424 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083cc:	2200      	movs	r2, #0
 80083ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 f88e 	bl	80084f4 <UART_WaitOnFlagUntilTimeout>
 80083d8:	4603      	mov	r3, r0
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d022      	beq.n	8008424 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e6:	e853 3f00 	ldrex	r3, [r3]
 80083ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	461a      	mov	r2, r3
 80083fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80083fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008400:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008402:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008404:	e841 2300 	strex	r3, r2, [r1]
 8008408:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800840a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1e6      	bne.n	80083de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2220      	movs	r2, #32
 8008414:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	e063      	b.n	80084ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0304 	and.w	r3, r3, #4
 800842e:	2b04      	cmp	r3, #4
 8008430:	d149      	bne.n	80084c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008432:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800843a:	2200      	movs	r2, #0
 800843c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 f857 	bl	80084f4 <UART_WaitOnFlagUntilTimeout>
 8008446:	4603      	mov	r3, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d03c      	beq.n	80084c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008454:	e853 3f00 	ldrex	r3, [r3]
 8008458:	623b      	str	r3, [r7, #32]
   return(result);
 800845a:	6a3b      	ldr	r3, [r7, #32]
 800845c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008460:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	461a      	mov	r2, r3
 8008468:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800846a:	633b      	str	r3, [r7, #48]	@ 0x30
 800846c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008470:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008472:	e841 2300 	strex	r3, r2, [r1]
 8008476:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1e6      	bne.n	800844c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	3308      	adds	r3, #8
 8008484:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	e853 3f00 	ldrex	r3, [r3]
 800848c:	60fb      	str	r3, [r7, #12]
   return(result);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f023 0301 	bic.w	r3, r3, #1
 8008494:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	3308      	adds	r3, #8
 800849c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800849e:	61fa      	str	r2, [r7, #28]
 80084a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a2:	69b9      	ldr	r1, [r7, #24]
 80084a4:	69fa      	ldr	r2, [r7, #28]
 80084a6:	e841 2300 	strex	r3, r2, [r1]
 80084aa:	617b      	str	r3, [r7, #20]
   return(result);
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d1e5      	bne.n	800847e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2220      	movs	r2, #32
 80084b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084c2:	2303      	movs	r3, #3
 80084c4:	e012      	b.n	80084ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2220      	movs	r2, #32
 80084ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2220      	movs	r2, #32
 80084d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80084ea:	2300      	movs	r3, #0
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3758      	adds	r7, #88	@ 0x58
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}

080084f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b084      	sub	sp, #16
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	60b9      	str	r1, [r7, #8]
 80084fe:	603b      	str	r3, [r7, #0]
 8008500:	4613      	mov	r3, r2
 8008502:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008504:	e04f      	b.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008506:	69bb      	ldr	r3, [r7, #24]
 8008508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800850c:	d04b      	beq.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800850e:	f7f8 ff61 	bl	80013d4 <HAL_GetTick>
 8008512:	4602      	mov	r2, r0
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	1ad3      	subs	r3, r2, r3
 8008518:	69ba      	ldr	r2, [r7, #24]
 800851a:	429a      	cmp	r2, r3
 800851c:	d302      	bcc.n	8008524 <UART_WaitOnFlagUntilTimeout+0x30>
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d101      	bne.n	8008528 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008524:	2303      	movs	r3, #3
 8008526:	e04e      	b.n	80085c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f003 0304 	and.w	r3, r3, #4
 8008532:	2b00      	cmp	r3, #0
 8008534:	d037      	beq.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	2b80      	cmp	r3, #128	@ 0x80
 800853a:	d034      	beq.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	2b40      	cmp	r3, #64	@ 0x40
 8008540:	d031      	beq.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	69db      	ldr	r3, [r3, #28]
 8008548:	f003 0308 	and.w	r3, r3, #8
 800854c:	2b08      	cmp	r3, #8
 800854e:	d110      	bne.n	8008572 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2208      	movs	r2, #8
 8008556:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008558:	68f8      	ldr	r0, [r7, #12]
 800855a:	f000 f838 	bl	80085ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2208      	movs	r2, #8
 8008562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2200      	movs	r2, #0
 800856a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	e029      	b.n	80085c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	69db      	ldr	r3, [r3, #28]
 8008578:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800857c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008580:	d111      	bne.n	80085a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800858a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f000 f81e 	bl	80085ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2220      	movs	r2, #32
 8008596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2200      	movs	r2, #0
 800859e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80085a2:	2303      	movs	r3, #3
 80085a4:	e00f      	b.n	80085c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	69da      	ldr	r2, [r3, #28]
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	4013      	ands	r3, r2
 80085b0:	68ba      	ldr	r2, [r7, #8]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	bf0c      	ite	eq
 80085b6:	2301      	moveq	r3, #1
 80085b8:	2300      	movne	r3, #0
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	461a      	mov	r2, r3
 80085be:	79fb      	ldrb	r3, [r7, #7]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d0a0      	beq.n	8008506 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3710      	adds	r7, #16
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}

080085ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085ce:	b480      	push	{r7}
 80085d0:	b095      	sub	sp, #84	@ 0x54
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085de:	e853 3f00 	ldrex	r3, [r3]
 80085e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	461a      	mov	r2, r3
 80085f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80085f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085fc:	e841 2300 	strex	r3, r2, [r1]
 8008600:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008604:	2b00      	cmp	r3, #0
 8008606:	d1e6      	bne.n	80085d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3308      	adds	r3, #8
 800860e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008610:	6a3b      	ldr	r3, [r7, #32]
 8008612:	e853 3f00 	ldrex	r3, [r3]
 8008616:	61fb      	str	r3, [r7, #28]
   return(result);
 8008618:	69fb      	ldr	r3, [r7, #28]
 800861a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800861e:	f023 0301 	bic.w	r3, r3, #1
 8008622:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3308      	adds	r3, #8
 800862a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800862c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800862e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008630:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008634:	e841 2300 	strex	r3, r2, [r1]
 8008638:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800863a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863c:	2b00      	cmp	r3, #0
 800863e:	d1e3      	bne.n	8008608 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008644:	2b01      	cmp	r3, #1
 8008646:	d118      	bne.n	800867a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	e853 3f00 	ldrex	r3, [r3]
 8008654:	60bb      	str	r3, [r7, #8]
   return(result);
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	f023 0310 	bic.w	r3, r3, #16
 800865c:	647b      	str	r3, [r7, #68]	@ 0x44
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	461a      	mov	r2, r3
 8008664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008666:	61bb      	str	r3, [r7, #24]
 8008668:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866a:	6979      	ldr	r1, [r7, #20]
 800866c:	69ba      	ldr	r2, [r7, #24]
 800866e:	e841 2300 	strex	r3, r2, [r1]
 8008672:	613b      	str	r3, [r7, #16]
   return(result);
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1e6      	bne.n	8008648 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2220      	movs	r2, #32
 800867e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800868e:	bf00      	nop
 8008690:	3754      	adds	r7, #84	@ 0x54
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr

0800869a <memset>:
 800869a:	4402      	add	r2, r0
 800869c:	4603      	mov	r3, r0
 800869e:	4293      	cmp	r3, r2
 80086a0:	d100      	bne.n	80086a4 <memset+0xa>
 80086a2:	4770      	bx	lr
 80086a4:	f803 1b01 	strb.w	r1, [r3], #1
 80086a8:	e7f9      	b.n	800869e <memset+0x4>
	...

080086ac <__libc_init_array>:
 80086ac:	b570      	push	{r4, r5, r6, lr}
 80086ae:	4d0d      	ldr	r5, [pc, #52]	@ (80086e4 <__libc_init_array+0x38>)
 80086b0:	2600      	movs	r6, #0
 80086b2:	4c0d      	ldr	r4, [pc, #52]	@ (80086e8 <__libc_init_array+0x3c>)
 80086b4:	1b64      	subs	r4, r4, r5
 80086b6:	10a4      	asrs	r4, r4, #2
 80086b8:	42a6      	cmp	r6, r4
 80086ba:	d109      	bne.n	80086d0 <__libc_init_array+0x24>
 80086bc:	4d0b      	ldr	r5, [pc, #44]	@ (80086ec <__libc_init_array+0x40>)
 80086be:	2600      	movs	r6, #0
 80086c0:	4c0b      	ldr	r4, [pc, #44]	@ (80086f0 <__libc_init_array+0x44>)
 80086c2:	f000 f817 	bl	80086f4 <_init>
 80086c6:	1b64      	subs	r4, r4, r5
 80086c8:	10a4      	asrs	r4, r4, #2
 80086ca:	42a6      	cmp	r6, r4
 80086cc:	d105      	bne.n	80086da <__libc_init_array+0x2e>
 80086ce:	bd70      	pop	{r4, r5, r6, pc}
 80086d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80086d4:	3601      	adds	r6, #1
 80086d6:	4798      	blx	r3
 80086d8:	e7ee      	b.n	80086b8 <__libc_init_array+0xc>
 80086da:	f855 3b04 	ldr.w	r3, [r5], #4
 80086de:	3601      	adds	r6, #1
 80086e0:	4798      	blx	r3
 80086e2:	e7f2      	b.n	80086ca <__libc_init_array+0x1e>
 80086e4:	08008754 	.word	0x08008754
 80086e8:	08008754 	.word	0x08008754
 80086ec:	08008754 	.word	0x08008754
 80086f0:	08008758 	.word	0x08008758

080086f4 <_init>:
 80086f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086f6:	bf00      	nop
 80086f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086fa:	bc08      	pop	{r3}
 80086fc:	469e      	mov	lr, r3
 80086fe:	4770      	bx	lr

08008700 <_fini>:
 8008700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008702:	bf00      	nop
 8008704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008706:	bc08      	pop	{r3}
 8008708:	469e      	mov	lr, r3
 800870a:	4770      	bx	lr
