Actel Designer Software
Version: 9.1.0.18
Release: v9.1


 Netlist Reading Time = 0.0 seconds
Imported the files:
   E:\WORKSPACES\ACTIVEHDL\02_BCD7SEGDECODER_ACTEL\synthesis\DM74LS47.edn
   E:\WORKSPACES\ACTIVEHDL\02_BCD7SEGDECODER_ACTEL\synthesis\DM74LS47_sdc.sdc

The Import command succeeded ( 00:00:06 )
Info: The design E:\WORKSPACES\ACTIVEHDL\02_BCD7SEGDECODER_ACTEL\DESIGNER\IMPL1\DM74LS47.adb was
      last modified by software version 9.1.0.18.
Opened an existing Libero design
E:\WORKSPACES\ACTIVEHDL\02_BCD7SEGDECODER_ACTEL\DESIGNER\IMPL1\DM74LS47.adb.
'BA_NAME' set to 'DM74LS47_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'E:\workspaces\activehdl\02_bcd7segdecoder_actel\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:01 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P250
Package     : 208 PQFP
Source      : E:\WORKSPACES\ACTIVEHDL\02_BCD7SEGDECODER_ACTEL\synthesis\DM74LS47.edn
              E:\WORKSPACES\ACTIVEHDL\02_BCD7SEGDECODER_ACTEL\synthesis\DM74LS47_sdc.sdc
Format      : EDIF
Topcell     : DM74LS47
Speed grade : -2
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...


Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  0

There were 0 error(s) and 0 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:     25  Total:   6144   (0.41%)
    IO (W/ clocks)             Used:     11  Total:    151   (7.28%)
    Differential IO            Used:      0  Total:     34   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 0      | 6  (0.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 25           | 25
    SEQ     | 0            | 0

I/O Function:

    Type                          | w/o register  | w/ register  | w/ DDR register
    ------------------------------|---------------|--------------|----------------
    Input I/O                     | 4             | 0            | 0
    Output I/O                    | 7             | 0            | 0
    Bidirectional I/O             | 0             | 0            | 0
    Differential Input I/O Pairs  | 0             | 0            | 0
    Differential Output I/O Pairs | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 4     | 7      | 0

I/O Placement:

    Locked  :  11 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    12      INT_NET       Net   : Ain_c
                          Driver: Ain_pad
    9       INT_NET       Net   : Bin_c
                          Driver: Bin_pad
    9       INT_NET       Net   : Cin_c
                          Driver: Cin_pad
    9       INT_NET       Net   : Din_c
                          Driver: Din_pad
    3       INT_NET       Net   : N_16
                          Driver: mergedbits_out_1_0_0_o2[1]
    3       INT_NET       Net   : N_13
                          Driver: mergedbits_out_1_i_i_o2[2]
    2       INT_NET       Net   : N_17
                          Driver: mergedbits_out_1_i_0_o2[5]
    2       INT_NET       Net   : N_28
                          Driver: mergedbits_out_1_i_0_a3_0[6]
    2       INT_NET       Net   : N_62
                          Driver: mergedbits_out_1_i_i_a2[0]
    2       INT_NET       Net   : N_15_i_i_0
                          Driver: mergedbits_out_1_i_i_x2[0]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    12      INT_NET       Net   : Ain_c
                          Driver: Ain_pad
    9       INT_NET       Net   : Bin_c
                          Driver: Bin_pad
    9       INT_NET       Net   : Cin_c
                          Driver: Cin_pad
    9       INT_NET       Net   : Din_c
                          Driver: Din_pad
    3       INT_NET       Net   : N_16
                          Driver: mergedbits_out_1_0_0_o2[1]
    3       INT_NET       Net   : N_13
                          Driver: mergedbits_out_1_i_i_o2[2]
    2       INT_NET       Net   : N_17
                          Driver: mergedbits_out_1_i_0_o2[5]
    2       INT_NET       Net   : N_28
                          Driver: mergedbits_out_1_i_0_a3_0[6]
    2       INT_NET       Net   : N_62
                          Driver: mergedbits_out_1_i_i_a2[0]
    2       INT_NET       Net   : N_15_i_i_0
                          Driver: mergedbits_out_1_i_i_x2[0]


SDC Import: Begin processing constraints...



SDC Import: End processing constraints


The Compile command succeeded ( 00:00:04 )
Design saved to file
E:\WORKSPACES\ACTIVEHDL\02_BCD7SEGDECODER_ACTEL\DESIGNER\IMPL1\DM74LS47.adb.
Design closed.

