Running: xsim.dir/Functions_In_Verilog_behav/xsimk.exe -simmode gui -wdb Functions_In_Verilog_behav.wdb -simrunnum 0 -socket 55714
Design successfully loaded
Design Loading Memory Usage: 7252 KB (Peak: 7252 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 7876 KB (Peak: 7876 KB)
Simulation CPU Usage: 78 ms
