INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment13/Assignment13.srcs/sources_1/new/mode_sel_bcd_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_sel_bcd_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment13/Assignment13.srcs/sim_1/new/tb_bcd_up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bcd_up_counter
