<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › pinmux-sh7786.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pinmux-sh7786.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7786 Pinmux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008, 2009  Renesas Solutions Corp.</span>
<span class="cm"> * Kuninori Morimoto &lt;morimoto.kuninori@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Based on SH7785 pinmux</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7786.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">,</span>
	<span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA0_DATA</span><span class="p">,</span>
	<span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">,</span>
	<span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB0_DATA</span><span class="p">,</span>
	<span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">,</span>
	<span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC0_DATA</span><span class="p">,</span>
	<span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">,</span>
	<span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD0_DATA</span><span class="p">,</span>
	<span class="n">PE7_DATA</span><span class="p">,</span> <span class="n">PE6_DATA</span><span class="p">,</span>
	<span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">,</span>
	<span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF0_DATA</span><span class="p">,</span>
	<span class="n">PG7_DATA</span><span class="p">,</span> <span class="n">PG6_DATA</span><span class="p">,</span> <span class="n">PG5_DATA</span><span class="p">,</span>
	<span class="n">PH7_DATA</span><span class="p">,</span> <span class="n">PH6_DATA</span><span class="p">,</span> <span class="n">PH5_DATA</span><span class="p">,</span> <span class="n">PH4_DATA</span><span class="p">,</span>
	<span class="n">PH3_DATA</span><span class="p">,</span> <span class="n">PH2_DATA</span><span class="p">,</span> <span class="n">PH1_DATA</span><span class="p">,</span> <span class="n">PH0_DATA</span><span class="p">,</span>
	<span class="n">PJ7_DATA</span><span class="p">,</span> <span class="n">PJ6_DATA</span><span class="p">,</span> <span class="n">PJ5_DATA</span><span class="p">,</span> <span class="n">PJ4_DATA</span><span class="p">,</span>
	<span class="n">PJ3_DATA</span><span class="p">,</span> <span class="n">PJ2_DATA</span><span class="p">,</span> <span class="n">PJ1_DATA</span><span class="p">,</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span>
	<span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span>
	<span class="n">PB7_IN</span><span class="p">,</span> <span class="n">PB6_IN</span><span class="p">,</span> <span class="n">PB5_IN</span><span class="p">,</span> <span class="n">PB4_IN</span><span class="p">,</span>
	<span class="n">PB3_IN</span><span class="p">,</span> <span class="n">PB2_IN</span><span class="p">,</span> <span class="n">PB1_IN</span><span class="p">,</span> <span class="n">PB0_IN</span><span class="p">,</span>
	<span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span>
	<span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span>
	<span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span>
	<span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span>
	<span class="n">PE7_IN</span><span class="p">,</span> <span class="n">PE6_IN</span><span class="p">,</span>
	<span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span>
	<span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span>
	<span class="n">PG7_IN</span><span class="p">,</span> <span class="n">PG6_IN</span><span class="p">,</span> <span class="n">PG5_IN</span><span class="p">,</span>
	<span class="n">PH7_IN</span><span class="p">,</span> <span class="n">PH6_IN</span><span class="p">,</span> <span class="n">PH5_IN</span><span class="p">,</span> <span class="n">PH4_IN</span><span class="p">,</span>
	<span class="n">PH3_IN</span><span class="p">,</span> <span class="n">PH2_IN</span><span class="p">,</span> <span class="n">PH1_IN</span><span class="p">,</span> <span class="n">PH0_IN</span><span class="p">,</span>
	<span class="n">PJ7_IN</span><span class="p">,</span> <span class="n">PJ6_IN</span><span class="p">,</span> <span class="n">PJ5_IN</span><span class="p">,</span> <span class="n">PJ4_IN</span><span class="p">,</span>
	<span class="n">PJ3_IN</span><span class="p">,</span> <span class="n">PJ2_IN</span><span class="p">,</span> <span class="n">PJ1_IN</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_IN_PU</span><span class="p">,</span> <span class="n">PA6_IN_PU</span><span class="p">,</span> <span class="n">PA5_IN_PU</span><span class="p">,</span> <span class="n">PA4_IN_PU</span><span class="p">,</span>
	<span class="n">PA3_IN_PU</span><span class="p">,</span> <span class="n">PA2_IN_PU</span><span class="p">,</span> <span class="n">PA1_IN_PU</span><span class="p">,</span> <span class="n">PA0_IN_PU</span><span class="p">,</span>
	<span class="n">PB7_IN_PU</span><span class="p">,</span> <span class="n">PB6_IN_PU</span><span class="p">,</span> <span class="n">PB5_IN_PU</span><span class="p">,</span> <span class="n">PB4_IN_PU</span><span class="p">,</span>
	<span class="n">PB3_IN_PU</span><span class="p">,</span> <span class="n">PB2_IN_PU</span><span class="p">,</span> <span class="n">PB1_IN_PU</span><span class="p">,</span> <span class="n">PB0_IN_PU</span><span class="p">,</span>
	<span class="n">PC7_IN_PU</span><span class="p">,</span> <span class="n">PC6_IN_PU</span><span class="p">,</span> <span class="n">PC5_IN_PU</span><span class="p">,</span> <span class="n">PC4_IN_PU</span><span class="p">,</span>
	<span class="n">PC3_IN_PU</span><span class="p">,</span> <span class="n">PC2_IN_PU</span><span class="p">,</span> <span class="n">PC1_IN_PU</span><span class="p">,</span> <span class="n">PC0_IN_PU</span><span class="p">,</span>
	<span class="n">PD7_IN_PU</span><span class="p">,</span> <span class="n">PD6_IN_PU</span><span class="p">,</span> <span class="n">PD5_IN_PU</span><span class="p">,</span> <span class="n">PD4_IN_PU</span><span class="p">,</span>
	<span class="n">PD3_IN_PU</span><span class="p">,</span> <span class="n">PD2_IN_PU</span><span class="p">,</span> <span class="n">PD1_IN_PU</span><span class="p">,</span> <span class="n">PD0_IN_PU</span><span class="p">,</span>
	<span class="n">PE7_IN_PU</span><span class="p">,</span> <span class="n">PE6_IN_PU</span><span class="p">,</span>
	<span class="n">PF7_IN_PU</span><span class="p">,</span> <span class="n">PF6_IN_PU</span><span class="p">,</span> <span class="n">PF5_IN_PU</span><span class="p">,</span> <span class="n">PF4_IN_PU</span><span class="p">,</span>
	<span class="n">PF3_IN_PU</span><span class="p">,</span> <span class="n">PF2_IN_PU</span><span class="p">,</span> <span class="n">PF1_IN_PU</span><span class="p">,</span> <span class="n">PF0_IN_PU</span><span class="p">,</span>
	<span class="n">PG7_IN_PU</span><span class="p">,</span> <span class="n">PG6_IN_PU</span><span class="p">,</span> <span class="n">PG5_IN_PU</span><span class="p">,</span>
	<span class="n">PH7_IN_PU</span><span class="p">,</span> <span class="n">PH6_IN_PU</span><span class="p">,</span> <span class="n">PH5_IN_PU</span><span class="p">,</span> <span class="n">PH4_IN_PU</span><span class="p">,</span>
	<span class="n">PH3_IN_PU</span><span class="p">,</span> <span class="n">PH2_IN_PU</span><span class="p">,</span> <span class="n">PH1_IN_PU</span><span class="p">,</span> <span class="n">PH0_IN_PU</span><span class="p">,</span>
	<span class="n">PJ7_IN_PU</span><span class="p">,</span> <span class="n">PJ6_IN_PU</span><span class="p">,</span> <span class="n">PJ5_IN_PU</span><span class="p">,</span> <span class="n">PJ4_IN_PU</span><span class="p">,</span>
	<span class="n">PJ3_IN_PU</span><span class="p">,</span> <span class="n">PJ2_IN_PU</span><span class="p">,</span> <span class="n">PJ1_IN_PU</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_OUT</span><span class="p">,</span> <span class="n">PA6_OUT</span><span class="p">,</span> <span class="n">PA5_OUT</span><span class="p">,</span> <span class="n">PA4_OUT</span><span class="p">,</span>
	<span class="n">PA3_OUT</span><span class="p">,</span> <span class="n">PA2_OUT</span><span class="p">,</span> <span class="n">PA1_OUT</span><span class="p">,</span> <span class="n">PA0_OUT</span><span class="p">,</span>
	<span class="n">PB7_OUT</span><span class="p">,</span> <span class="n">PB6_OUT</span><span class="p">,</span> <span class="n">PB5_OUT</span><span class="p">,</span> <span class="n">PB4_OUT</span><span class="p">,</span>
	<span class="n">PB3_OUT</span><span class="p">,</span> <span class="n">PB2_OUT</span><span class="p">,</span> <span class="n">PB1_OUT</span><span class="p">,</span> <span class="n">PB0_OUT</span><span class="p">,</span>
	<span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span>
	<span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span>
	<span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span>
	<span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span>
	<span class="n">PE7_OUT</span><span class="p">,</span> <span class="n">PE6_OUT</span><span class="p">,</span>
	<span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span>
	<span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span>
	<span class="n">PG7_OUT</span><span class="p">,</span> <span class="n">PG6_OUT</span><span class="p">,</span> <span class="n">PG5_OUT</span><span class="p">,</span>
	<span class="n">PH7_OUT</span><span class="p">,</span> <span class="n">PH6_OUT</span><span class="p">,</span> <span class="n">PH5_OUT</span><span class="p">,</span> <span class="n">PH4_OUT</span><span class="p">,</span>
	<span class="n">PH3_OUT</span><span class="p">,</span> <span class="n">PH2_OUT</span><span class="p">,</span> <span class="n">PH1_OUT</span><span class="p">,</span> <span class="n">PH0_OUT</span><span class="p">,</span>
	<span class="n">PJ7_OUT</span><span class="p">,</span> <span class="n">PJ6_OUT</span><span class="p">,</span> <span class="n">PJ5_OUT</span><span class="p">,</span> <span class="n">PJ4_OUT</span><span class="p">,</span>
	<span class="n">PJ3_OUT</span><span class="p">,</span> <span class="n">PJ2_OUT</span><span class="p">,</span> <span class="n">PJ1_OUT</span><span class="p">,</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_FN</span><span class="p">,</span> <span class="n">PA6_FN</span><span class="p">,</span> <span class="n">PA5_FN</span><span class="p">,</span> <span class="n">PA4_FN</span><span class="p">,</span>
	<span class="n">PA3_FN</span><span class="p">,</span> <span class="n">PA2_FN</span><span class="p">,</span> <span class="n">PA1_FN</span><span class="p">,</span> <span class="n">PA0_FN</span><span class="p">,</span>
	<span class="n">PB7_FN</span><span class="p">,</span> <span class="n">PB6_FN</span><span class="p">,</span> <span class="n">PB5_FN</span><span class="p">,</span> <span class="n">PB4_FN</span><span class="p">,</span>
	<span class="n">PB3_FN</span><span class="p">,</span> <span class="n">PB2_FN</span><span class="p">,</span> <span class="n">PB1_FN</span><span class="p">,</span> <span class="n">PB0_FN</span><span class="p">,</span>
	<span class="n">PC7_FN</span><span class="p">,</span> <span class="n">PC6_FN</span><span class="p">,</span> <span class="n">PC5_FN</span><span class="p">,</span> <span class="n">PC4_FN</span><span class="p">,</span>
	<span class="n">PC3_FN</span><span class="p">,</span> <span class="n">PC2_FN</span><span class="p">,</span> <span class="n">PC1_FN</span><span class="p">,</span> <span class="n">PC0_FN</span><span class="p">,</span>
	<span class="n">PD7_FN</span><span class="p">,</span> <span class="n">PD6_FN</span><span class="p">,</span> <span class="n">PD5_FN</span><span class="p">,</span> <span class="n">PD4_FN</span><span class="p">,</span>
	<span class="n">PD3_FN</span><span class="p">,</span> <span class="n">PD2_FN</span><span class="p">,</span> <span class="n">PD1_FN</span><span class="p">,</span> <span class="n">PD0_FN</span><span class="p">,</span>
	<span class="n">PE7_FN</span><span class="p">,</span> <span class="n">PE6_FN</span><span class="p">,</span>
	<span class="n">PF7_FN</span><span class="p">,</span> <span class="n">PF6_FN</span><span class="p">,</span> <span class="n">PF5_FN</span><span class="p">,</span> <span class="n">PF4_FN</span><span class="p">,</span>
	<span class="n">PF3_FN</span><span class="p">,</span> <span class="n">PF2_FN</span><span class="p">,</span> <span class="n">PF1_FN</span><span class="p">,</span> <span class="n">PF0_FN</span><span class="p">,</span>
	<span class="n">PG7_FN</span><span class="p">,</span> <span class="n">PG6_FN</span><span class="p">,</span> <span class="n">PG5_FN</span><span class="p">,</span>
	<span class="n">PH7_FN</span><span class="p">,</span> <span class="n">PH6_FN</span><span class="p">,</span> <span class="n">PH5_FN</span><span class="p">,</span> <span class="n">PH4_FN</span><span class="p">,</span>
	<span class="n">PH3_FN</span><span class="p">,</span> <span class="n">PH2_FN</span><span class="p">,</span> <span class="n">PH1_FN</span><span class="p">,</span> <span class="n">PH0_FN</span><span class="p">,</span>
	<span class="n">PJ7_FN</span><span class="p">,</span> <span class="n">PJ6_FN</span><span class="p">,</span> <span class="n">PJ5_FN</span><span class="p">,</span> <span class="n">PJ4_FN</span><span class="p">,</span>
	<span class="n">PJ3_FN</span><span class="p">,</span> <span class="n">PJ2_FN</span><span class="p">,</span> <span class="n">PJ1_FN</span><span class="p">,</span>
	<span class="n">P1MSEL14_0</span><span class="p">,</span> <span class="n">P1MSEL14_1</span><span class="p">,</span>
	<span class="n">P1MSEL13_0</span><span class="p">,</span> <span class="n">P1MSEL13_1</span><span class="p">,</span>
	<span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">P1MSEL12_1</span><span class="p">,</span>
	<span class="n">P1MSEL11_0</span><span class="p">,</span> <span class="n">P1MSEL11_1</span><span class="p">,</span>
	<span class="n">P1MSEL10_0</span><span class="p">,</span> <span class="n">P1MSEL10_1</span><span class="p">,</span>
	<span class="n">P1MSEL9_0</span><span class="p">,</span> <span class="n">P1MSEL9_1</span><span class="p">,</span>
	<span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL8_1</span><span class="p">,</span>
	<span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">P1MSEL7_1</span><span class="p">,</span>
	<span class="n">P1MSEL6_0</span><span class="p">,</span> <span class="n">P1MSEL6_1</span><span class="p">,</span>
	<span class="n">P1MSEL5_0</span><span class="p">,</span> <span class="n">P1MSEL5_1</span><span class="p">,</span>
	<span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL4_1</span><span class="p">,</span>
	<span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">P1MSEL3_1</span><span class="p">,</span>
	<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">P1MSEL2_1</span><span class="p">,</span>
	<span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">P1MSEL1_1</span><span class="p">,</span>
	<span class="n">P1MSEL0_0</span><span class="p">,</span> <span class="n">P1MSEL0_1</span><span class="p">,</span>

	<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL15_1</span><span class="p">,</span>
	<span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">P2MSEL14_1</span><span class="p">,</span>
	<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL13_1</span><span class="p">,</span>
	<span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">P2MSEL12_1</span><span class="p">,</span>
	<span class="n">P2MSEL11_0</span><span class="p">,</span> <span class="n">P2MSEL11_1</span><span class="p">,</span>
	<span class="n">P2MSEL10_0</span><span class="p">,</span> <span class="n">P2MSEL10_1</span><span class="p">,</span>
	<span class="n">P2MSEL9_0</span><span class="p">,</span> <span class="n">P2MSEL9_1</span><span class="p">,</span>
	<span class="n">P2MSEL8_0</span><span class="p">,</span> <span class="n">P2MSEL8_1</span><span class="p">,</span>
	<span class="n">P2MSEL7_0</span><span class="p">,</span> <span class="n">P2MSEL7_1</span><span class="p">,</span>
	<span class="n">P2MSEL6_0</span><span class="p">,</span> <span class="n">P2MSEL6_1</span><span class="p">,</span>
	<span class="n">P2MSEL5_0</span><span class="p">,</span> <span class="n">P2MSEL5_1</span><span class="p">,</span>
	<span class="n">P2MSEL4_0</span><span class="p">,</span> <span class="n">P2MSEL4_1</span><span class="p">,</span>
	<span class="n">P2MSEL3_0</span><span class="p">,</span> <span class="n">P2MSEL3_1</span><span class="p">,</span>
	<span class="n">P2MSEL2_0</span><span class="p">,</span> <span class="n">P2MSEL2_1</span><span class="p">,</span>
	<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL1_1</span><span class="p">,</span>
	<span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">P2MSEL0_1</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="n">DCLKIN_MARK</span><span class="p">,</span> <span class="n">DCLKOUT_MARK</span><span class="p">,</span> <span class="n">ODDF_MARK</span><span class="p">,</span>
	<span class="n">VSYNC_MARK</span><span class="p">,</span> <span class="n">HSYNC_MARK</span><span class="p">,</span> <span class="n">CDE_MARK</span><span class="p">,</span> <span class="n">DISP_MARK</span><span class="p">,</span>
	<span class="n">DR0_MARK</span><span class="p">,</span> <span class="n">DR1_MARK</span><span class="p">,</span> <span class="n">DR2_MARK</span><span class="p">,</span> <span class="n">DR3_MARK</span><span class="p">,</span> <span class="n">DR4_MARK</span><span class="p">,</span> <span class="n">DR5_MARK</span><span class="p">,</span>
	<span class="n">DG0_MARK</span><span class="p">,</span> <span class="n">DG1_MARK</span><span class="p">,</span> <span class="n">DG2_MARK</span><span class="p">,</span> <span class="n">DG3_MARK</span><span class="p">,</span> <span class="n">DG4_MARK</span><span class="p">,</span> <span class="n">DG5_MARK</span><span class="p">,</span>
	<span class="n">DB0_MARK</span><span class="p">,</span> <span class="n">DB1_MARK</span><span class="p">,</span> <span class="n">DB2_MARK</span><span class="p">,</span> <span class="n">DB3_MARK</span><span class="p">,</span> <span class="n">DB4_MARK</span><span class="p">,</span> <span class="n">DB5_MARK</span><span class="p">,</span>
	<span class="n">ETH_MAGIC_MARK</span><span class="p">,</span> <span class="n">ETH_LINK_MARK</span><span class="p">,</span> <span class="n">ETH_TX_ER_MARK</span><span class="p">,</span> <span class="n">ETH_TX_EN_MARK</span><span class="p">,</span>
	<span class="n">ETH_MDIO_MARK</span><span class="p">,</span> <span class="n">ETH_RX_CLK_MARK</span><span class="p">,</span> <span class="n">ETH_MDC_MARK</span><span class="p">,</span> <span class="n">ETH_COL_MARK</span><span class="p">,</span>
	<span class="n">ETH_TX_CLK_MARK</span><span class="p">,</span> <span class="n">ETH_CRS_MARK</span><span class="p">,</span> <span class="n">ETH_RX_DV_MARK</span><span class="p">,</span> <span class="n">ETH_RX_ER_MARK</span><span class="p">,</span>
	<span class="n">ETH_TXD3_MARK</span><span class="p">,</span> <span class="n">ETH_TXD2_MARK</span><span class="p">,</span> <span class="n">ETH_TXD1_MARK</span><span class="p">,</span> <span class="n">ETH_TXD0_MARK</span><span class="p">,</span>
	<span class="n">ETH_RXD3_MARK</span><span class="p">,</span> <span class="n">ETH_RXD2_MARK</span><span class="p">,</span> <span class="n">ETH_RXD1_MARK</span><span class="p">,</span> <span class="n">ETH_RXD0_MARK</span><span class="p">,</span>
	<span class="n">HSPI_CLK_MARK</span><span class="p">,</span> <span class="n">HSPI_CS_MARK</span><span class="p">,</span> <span class="n">HSPI_RX_MARK</span><span class="p">,</span> <span class="n">HSPI_TX_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_CTS_MARK</span><span class="p">,</span> <span class="n">SCIF0_RTS_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF0_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF0_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF1_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF1_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF3_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF3_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF3_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF4_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF4_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF4_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF5_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF5_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF5_TXD_MARK</span><span class="p">,</span>
	<span class="n">BREQ_MARK</span><span class="p">,</span> <span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">CE2B_MARK</span><span class="p">,</span> <span class="n">CE2A_MARK</span><span class="p">,</span> <span class="n">BACK_MARK</span><span class="p">,</span>
	<span class="n">FALE_MARK</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">,</span> <span class="n">FSTATUS_MARK</span><span class="p">,</span>
	<span class="n">FSE_MARK</span><span class="p">,</span> <span class="n">FCLE_MARK</span><span class="p">,</span>
	<span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">DACK3_MARK</span><span class="p">,</span>
	<span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">DREQ3_MARK</span><span class="p">,</span>
	<span class="n">DRAK0_MARK</span><span class="p">,</span> <span class="n">DRAK1_MARK</span><span class="p">,</span> <span class="n">DRAK2_MARK</span><span class="p">,</span> <span class="n">DRAK3_MARK</span><span class="p">,</span>
	<span class="n">USB_OVC1_MARK</span><span class="p">,</span> <span class="n">USB_OVC0_MARK</span><span class="p">,</span>
	<span class="n">USB_PENC1_MARK</span><span class="p">,</span> <span class="n">USB_PENC0_MARK</span><span class="p">,</span>
	<span class="n">HAC_RES_MARK</span><span class="p">,</span>
	<span class="n">HAC1_SDOUT_MARK</span><span class="p">,</span> <span class="n">HAC1_SDIN_MARK</span><span class="p">,</span> <span class="n">HAC1_SYNC_MARK</span><span class="p">,</span> <span class="n">HAC1_BITCLK_MARK</span><span class="p">,</span>
	<span class="n">HAC0_SDOUT_MARK</span><span class="p">,</span> <span class="n">HAC0_SDIN_MARK</span><span class="p">,</span> <span class="n">HAC0_SYNC_MARK</span><span class="p">,</span> <span class="n">HAC0_BITCLK_MARK</span><span class="p">,</span>
	<span class="n">SSI0_SDATA_MARK</span><span class="p">,</span> <span class="n">SSI0_SCK_MARK</span><span class="p">,</span> <span class="n">SSI0_WS_MARK</span><span class="p">,</span> <span class="n">SSI0_CLK_MARK</span><span class="p">,</span>
	<span class="n">SSI1_SDATA_MARK</span><span class="p">,</span> <span class="n">SSI1_SCK_MARK</span><span class="p">,</span> <span class="n">SSI1_WS_MARK</span><span class="p">,</span> <span class="n">SSI1_CLK_MARK</span><span class="p">,</span>
	<span class="n">SSI2_SDATA_MARK</span><span class="p">,</span> <span class="n">SSI2_SCK_MARK</span><span class="p">,</span> <span class="n">SSI2_WS_MARK</span><span class="p">,</span>
	<span class="n">SSI3_SDATA_MARK</span><span class="p">,</span> <span class="n">SSI3_SCK_MARK</span><span class="p">,</span> <span class="n">SSI3_WS_MARK</span><span class="p">,</span>
	<span class="n">SDIF1CMD_MARK</span><span class="p">,</span> <span class="n">SDIF1CD_MARK</span><span class="p">,</span> <span class="n">SDIF1WP_MARK</span><span class="p">,</span> <span class="n">SDIF1CLK_MARK</span><span class="p">,</span>
	<span class="n">SDIF1D3_MARK</span><span class="p">,</span> <span class="n">SDIF1D2_MARK</span><span class="p">,</span> <span class="n">SDIF1D1_MARK</span><span class="p">,</span> <span class="n">SDIF1D0_MARK</span><span class="p">,</span>
	<span class="n">SDIF0CMD_MARK</span><span class="p">,</span> <span class="n">SDIF0CD_MARK</span><span class="p">,</span> <span class="n">SDIF0WP_MARK</span><span class="p">,</span> <span class="n">SDIF0CLK_MARK</span><span class="p">,</span>
	<span class="n">SDIF0D3_MARK</span><span class="p">,</span> <span class="n">SDIF0D2_MARK</span><span class="p">,</span> <span class="n">SDIF0D1_MARK</span><span class="p">,</span> <span class="n">SDIF0D0_MARK</span><span class="p">,</span>
	<span class="n">TCLK_MARK</span><span class="p">,</span>
	<span class="n">IRL7_MARK</span><span class="p">,</span> <span class="n">IRL6_MARK</span><span class="p">,</span> <span class="n">IRL5_MARK</span><span class="p">,</span> <span class="n">IRL4_MARK</span><span class="p">,</span>
	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="cm">/* PA GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA7_OUT</span><span class="p">,</span> <span class="n">PA7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA6_OUT</span><span class="p">,</span> <span class="n">PA6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA5_OUT</span><span class="p">,</span> <span class="n">PA5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA4_DATA</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span> <span class="n">PA4_OUT</span><span class="p">,</span> <span class="n">PA4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA3_OUT</span><span class="p">,</span> <span class="n">PA3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA2_OUT</span><span class="p">,</span> <span class="n">PA2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA1_OUT</span><span class="p">,</span> <span class="n">PA1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA0_DATA</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span> <span class="n">PA0_OUT</span><span class="p">,</span> <span class="n">PA0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PB GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB7_IN</span><span class="p">,</span> <span class="n">PB7_OUT</span><span class="p">,</span> <span class="n">PB7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB6_IN</span><span class="p">,</span> <span class="n">PB6_OUT</span><span class="p">,</span> <span class="n">PB6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB5_IN</span><span class="p">,</span> <span class="n">PB5_OUT</span><span class="p">,</span> <span class="n">PB5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB4_DATA</span><span class="p">,</span> <span class="n">PB4_IN</span><span class="p">,</span> <span class="n">PB4_OUT</span><span class="p">,</span> <span class="n">PB4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB3_IN</span><span class="p">,</span> <span class="n">PB3_OUT</span><span class="p">,</span> <span class="n">PB3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB2_IN</span><span class="p">,</span> <span class="n">PB2_OUT</span><span class="p">,</span> <span class="n">PB2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB1_IN</span><span class="p">,</span> <span class="n">PB1_OUT</span><span class="p">,</span> <span class="n">PB1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB0_DATA</span><span class="p">,</span> <span class="n">PB0_IN</span><span class="p">,</span> <span class="n">PB0_OUT</span><span class="p">,</span> <span class="n">PB0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PC GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC4_DATA</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span> <span class="n">PC4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC0_DATA</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span> <span class="n">PC0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PD GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD4_DATA</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span> <span class="n">PD4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD0_DATA</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span> <span class="n">PD0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PE GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE7_DATA</span><span class="p">,</span> <span class="n">PE7_IN</span><span class="p">,</span> <span class="n">PE7_OUT</span><span class="p">,</span> <span class="n">PE7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE6_DATA</span><span class="p">,</span> <span class="n">PE6_IN</span><span class="p">,</span> <span class="n">PE6_OUT</span><span class="p">,</span> <span class="n">PE6_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PF GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF4_DATA</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span> <span class="n">PF4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF0_DATA</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span> <span class="n">PF0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PG GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG7_DATA</span><span class="p">,</span> <span class="n">PG7_IN</span><span class="p">,</span> <span class="n">PG7_OUT</span><span class="p">,</span> <span class="n">PG7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG6_DATA</span><span class="p">,</span> <span class="n">PG6_IN</span><span class="p">,</span> <span class="n">PG6_OUT</span><span class="p">,</span> <span class="n">PG6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG5_DATA</span><span class="p">,</span> <span class="n">PG5_IN</span><span class="p">,</span> <span class="n">PG5_OUT</span><span class="p">,</span> <span class="n">PG5_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PH GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH7_DATA</span><span class="p">,</span> <span class="n">PH7_IN</span><span class="p">,</span> <span class="n">PH7_OUT</span><span class="p">,</span> <span class="n">PH7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH6_DATA</span><span class="p">,</span> <span class="n">PH6_IN</span><span class="p">,</span> <span class="n">PH6_OUT</span><span class="p">,</span> <span class="n">PH6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH5_DATA</span><span class="p">,</span> <span class="n">PH5_IN</span><span class="p">,</span> <span class="n">PH5_OUT</span><span class="p">,</span> <span class="n">PH5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH4_DATA</span><span class="p">,</span> <span class="n">PH4_IN</span><span class="p">,</span> <span class="n">PH4_OUT</span><span class="p">,</span> <span class="n">PH4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH3_DATA</span><span class="p">,</span> <span class="n">PH3_IN</span><span class="p">,</span> <span class="n">PH3_OUT</span><span class="p">,</span> <span class="n">PH3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH2_DATA</span><span class="p">,</span> <span class="n">PH2_IN</span><span class="p">,</span> <span class="n">PH2_OUT</span><span class="p">,</span> <span class="n">PH2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH1_DATA</span><span class="p">,</span> <span class="n">PH1_IN</span><span class="p">,</span> <span class="n">PH1_OUT</span><span class="p">,</span> <span class="n">PH1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH0_DATA</span><span class="p">,</span> <span class="n">PH0_IN</span><span class="p">,</span> <span class="n">PH0_OUT</span><span class="p">,</span> <span class="n">PH0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PJ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ7_DATA</span><span class="p">,</span> <span class="n">PJ7_IN</span><span class="p">,</span> <span class="n">PJ7_OUT</span><span class="p">,</span> <span class="n">PJ7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ6_DATA</span><span class="p">,</span> <span class="n">PJ6_IN</span><span class="p">,</span> <span class="n">PJ6_OUT</span><span class="p">,</span> <span class="n">PJ6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ5_DATA</span><span class="p">,</span> <span class="n">PJ5_IN</span><span class="p">,</span> <span class="n">PJ5_OUT</span><span class="p">,</span> <span class="n">PJ5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ4_DATA</span><span class="p">,</span> <span class="n">PJ4_IN</span><span class="p">,</span> <span class="n">PJ4_OUT</span><span class="p">,</span> <span class="n">PJ4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ3_DATA</span><span class="p">,</span> <span class="n">PJ3_IN</span><span class="p">,</span> <span class="n">PJ3_OUT</span><span class="p">,</span> <span class="n">PJ3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ2_DATA</span><span class="p">,</span> <span class="n">PJ2_IN</span><span class="p">,</span> <span class="n">PJ2_OUT</span><span class="p">,</span> <span class="n">PJ2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ1_DATA</span><span class="p">,</span> <span class="n">PJ1_IN</span><span class="p">,</span> <span class="n">PJ1_OUT</span><span class="p">,</span> <span class="n">PJ1_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PA FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CDE_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PA7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DISP_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PA6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DR5_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PA5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DR4_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PA4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DR3_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PA3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DR2_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PA2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DR1_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PA1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DR0_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PA0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_MAGIC_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PA7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_LINK_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PA6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_TX_ER_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PA5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_TX_EN_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PA4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_TXD3_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PA3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_TXD2_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PA2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_TXD1_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PA1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_TXD0_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PA0_FN</span><span class="p">),</span>

	<span class="cm">/* PB FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VSYNC_MARK</span><span class="p">,</span>		<span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PB7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ODDF_MARK</span><span class="p">,</span>		<span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PB6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DG5_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PB5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DG4_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PB4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DG3_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PB3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DG2_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PB2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DG1_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PB1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DG0_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PB0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSPI_CLK_MARK</span><span class="p">,</span>	<span class="n">P1MSEL3_1</span><span class="p">,</span> <span class="n">PB7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSPI_CS_MARK</span><span class="p">,</span>	<span class="n">P1MSEL3_1</span><span class="p">,</span> <span class="n">PB6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_MDIO_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PB5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_RX_CLK_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PB4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_MDC_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PB3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_COL_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PB2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_TX_CLK_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PB1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_CRS_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PB0_FN</span><span class="p">),</span>

	<span class="cm">/* PC FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DCLKIN_MARK</span><span class="p">,</span>	<span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PC7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSYNC_MARK</span><span class="p">,</span>		<span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PC6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DB5_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DB4_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PC4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DB3_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PC3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DB2_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PC2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DB1_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PC1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DB0_MARK</span><span class="p">,</span>		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PC0_FN</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSPI_RX_MARK</span><span class="p">,</span>	<span class="n">P1MSEL3_1</span><span class="p">,</span> <span class="n">PC7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSPI_TX_MARK</span><span class="p">,</span>	<span class="n">P1MSEL3_1</span><span class="p">,</span> <span class="n">PC6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_RXD3_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_RXD2_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PC4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_RXD1_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PC3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_RXD0_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PC2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_RX_DV_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PC1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ETH_RX_ER_MARK</span><span class="p">,</span>	<span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">PC0_FN</span><span class="p">),</span>

	<span class="cm">/* PD FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DCLKOUT_MARK</span><span class="p">,</span>	<span class="n">PD7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_SCK_MARK</span><span class="p">,</span>	<span class="n">PD6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_RXD_MARK</span><span class="p">,</span>	<span class="n">PD5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_TXD_MARK</span><span class="p">,</span>	<span class="n">PD4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_MARK</span><span class="p">,</span>		<span class="n">P1MSEL13_1</span><span class="p">,</span> <span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">PD3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BACK_MARK</span><span class="p">,</span>		<span class="n">P1MSEL13_0</span><span class="p">,</span> <span class="n">P1MSEL12_1</span><span class="p">,</span> <span class="n">PD3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FALE_MARK</span><span class="p">,</span>		<span class="n">P1MSEL13_0</span><span class="p">,</span> <span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">PD3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK0_MARK</span><span class="p">,</span>		<span class="n">P1MSEL14_1</span><span class="p">,</span> <span class="n">PD2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCLE_MARK</span><span class="p">,</span>		<span class="n">P1MSEL14_0</span><span class="p">,</span> <span class="n">PD2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span>		<span class="n">P1MSEL10_0</span><span class="p">,</span> <span class="n">P1MSEL9_1</span><span class="p">,</span> <span class="n">PD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BREQ_MARK</span><span class="p">,</span>		<span class="n">P1MSEL10_1</span><span class="p">,</span> <span class="n">P1MSEL9_0</span><span class="p">,</span> <span class="n">PD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB_OVC1_MARK</span><span class="p">,</span>	<span class="n">P1MSEL10_0</span><span class="p">,</span> <span class="n">P1MSEL9_0</span><span class="p">,</span> <span class="n">PD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_MARK</span><span class="p">,</span>		<span class="n">P1MSEL11_1</span><span class="p">,</span> <span class="n">PD0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB_OVC0_MARK</span><span class="p">,</span>	<span class="n">P1MSEL11_0</span><span class="p">,</span> <span class="n">PD0_FN</span><span class="p">),</span>

	<span class="cm">/* PE FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB_PENC1_MARK</span><span class="p">,</span>	<span class="n">PE7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USB_PENC0_MARK</span><span class="p">,</span>	<span class="n">PE6_FN</span><span class="p">),</span>

	<span class="cm">/* PF FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC1_SDOUT_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">PF7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC1_SDIN_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">PF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC1_SYNC_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">PF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC1_BITCLK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">PF4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC0_SDOUT_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">PF3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC0_SDIN_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">PF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC0_SYNC_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">PF1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC0_BITCLK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">PF0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_SDATA_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL14_1</span><span class="p">,</span> <span class="n">PF7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_SCK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL14_1</span><span class="p">,</span> <span class="n">PF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_WS_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL14_1</span><span class="p">,</span> <span class="n">PF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_CLK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL14_1</span><span class="p">,</span> <span class="n">PF4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_SDATA_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL12_1</span><span class="p">,</span> <span class="n">PF3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_SCK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL12_1</span><span class="p">,</span> <span class="n">PF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_WS_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL12_1</span><span class="p">,</span> <span class="n">PF1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_CLK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL12_1</span><span class="p">,</span> <span class="n">PF0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF1CMD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_1</span><span class="p">,</span> <span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">PF7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF1CD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_1</span><span class="p">,</span> <span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">PF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF1WP_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_1</span><span class="p">,</span> <span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">PF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF1CLK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL15_1</span><span class="p">,</span> <span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">PF4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF1D3_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_1</span><span class="p">,</span> <span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">PF3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF1D2_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_1</span><span class="p">,</span> <span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">PF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF1D1_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_1</span><span class="p">,</span> <span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">PF1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF1D0_MARK</span><span class="p">,</span>	<span class="n">P2MSEL13_1</span><span class="p">,</span> <span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">PF0_FN</span><span class="p">),</span>

	<span class="cm">/* PG FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_SCK_MARK</span><span class="p">,</span>	<span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">PG7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI2_SDATA_MARK</span><span class="p">,</span>	<span class="n">P1MSEL8_1</span><span class="p">,</span> <span class="n">PG7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_RXD_MARK</span><span class="p">,</span>	<span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">P1MSEL6_0</span><span class="p">,</span> <span class="n">PG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI2_SCK_MARK</span><span class="p">,</span>	<span class="n">P1MSEL7_1</span><span class="p">,</span> <span class="n">P1MSEL6_0</span><span class="p">,</span> <span class="n">PG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLK_MARK</span><span class="p">,</span>		<span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">P1MSEL6_1</span><span class="p">,</span> <span class="n">PG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_TXD_MARK</span><span class="p">,</span>	<span class="n">P1MSEL5_0</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">PG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI2_WS_MARK</span><span class="p">,</span>	<span class="n">P1MSEL5_1</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">PG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC_RES_MARK</span><span class="p">,</span>	<span class="n">P1MSEL5_0</span><span class="p">,</span> <span class="n">P1MSEL4_1</span><span class="p">,</span> <span class="n">PG5_FN</span><span class="p">),</span>

	<span class="cm">/* PH FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK3_MARK</span><span class="p">,</span>		<span class="n">P2MSEL4_0</span><span class="p">,</span> <span class="n">PH7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF0CMD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL4_1</span><span class="p">,</span> <span class="n">PH7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK2_MARK</span><span class="p">,</span>		<span class="n">P2MSEL4_0</span><span class="p">,</span> <span class="n">PH6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF0CD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL4_1</span><span class="p">,</span> <span class="n">PH6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ3_MARK</span><span class="p">,</span>		<span class="n">P2MSEL4_0</span><span class="p">,</span> <span class="n">PH5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF0WP_MARK</span><span class="p">,</span>	<span class="n">P2MSEL4_1</span><span class="p">,</span> <span class="n">PH5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ2_MARK</span><span class="p">,</span>		<span class="n">P2MSEL3_0</span><span class="p">,</span> <span class="n">P2MSEL2_1</span><span class="p">,</span> <span class="n">PH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF0CLK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL3_1</span><span class="p">,</span> <span class="n">P2MSEL2_0</span><span class="p">,</span> <span class="n">PH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_CTS_MARK</span><span class="p">,</span>	<span class="n">P2MSEL3_0</span><span class="p">,</span> <span class="n">P2MSEL2_0</span><span class="p">,</span> <span class="n">PH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF0D3_MARK</span><span class="p">,</span>	<span class="n">P2MSEL1_1</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_RTS_MARK</span><span class="p">,</span>	<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL7_MARK</span><span class="p">,</span>		<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL0_1</span><span class="p">,</span> <span class="n">PH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF0D2_MARK</span><span class="p">,</span>	<span class="n">P2MSEL1_1</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_SCK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL6_MARK</span><span class="p">,</span>		<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL0_1</span><span class="p">,</span> <span class="n">PH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF0D1_MARK</span><span class="p">,</span>	<span class="n">P2MSEL1_1</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_RXD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL5_MARK</span><span class="p">,</span>		<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL0_1</span><span class="p">,</span> <span class="n">PH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDIF0D0_MARK</span><span class="p">,</span>	<span class="n">P2MSEL1_1</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PH0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_TXD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PH0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL4_MARK</span><span class="p">,</span>		<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL0_1</span><span class="p">,</span> <span class="n">PH0_FN</span><span class="p">),</span>

	<span class="cm">/* PJ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_SCK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL11_1</span><span class="p">,</span> <span class="n">PJ7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRB_MARK</span><span class="p">,</span>		<span class="n">P2MSEL11_0</span><span class="p">,</span> <span class="n">PJ7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_RXD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL10_0</span><span class="p">,</span> <span class="n">PJ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IOIS16_MARK</span><span class="p">,</span>	<span class="n">P2MSEL10_1</span><span class="p">,</span> <span class="n">PJ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_TXD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL10_0</span><span class="p">,</span> <span class="n">PJ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CE2B_MARK</span><span class="p">,</span>		<span class="n">P2MSEL10_1</span><span class="p">,</span> <span class="n">PJ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK3_MARK</span><span class="p">,</span>		<span class="n">P2MSEL7_0</span><span class="p">,</span> <span class="n">PJ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CE2A_MARK</span><span class="p">,</span>		<span class="n">P2MSEL7_1</span><span class="p">,</span> <span class="n">PJ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_SCK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL9_0</span><span class="p">,</span> <span class="n">P2MSEL8_0</span><span class="p">,</span> <span class="n">PJ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK2_MARK</span><span class="p">,</span>		<span class="n">P2MSEL9_0</span><span class="p">,</span> <span class="n">P2MSEL8_1</span><span class="p">,</span> <span class="n">PJ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI3_WS_MARK</span><span class="p">,</span>	<span class="n">P2MSEL9_1</span><span class="p">,</span> <span class="n">P2MSEL8_0</span><span class="p">,</span> <span class="n">PJ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_RXD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL6_1</span><span class="p">,</span> <span class="n">P2MSEL5_0</span><span class="p">,</span> <span class="n">PJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK1_MARK</span><span class="p">,</span>		<span class="n">P2MSEL6_0</span><span class="p">,</span> <span class="n">P2MSEL5_1</span><span class="p">,</span> <span class="n">PJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSTATUS_MARK</span><span class="p">,</span>	<span class="n">P2MSEL6_0</span><span class="p">,</span> <span class="n">P2MSEL5_0</span><span class="p">,</span> <span class="n">PJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI3_SDATA_MARK</span><span class="p">,</span>	<span class="n">P2MSEL6_1</span><span class="p">,</span> <span class="n">P2MSEL5_1</span><span class="p">,</span> <span class="n">PJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_TXD_MARK</span><span class="p">,</span>	<span class="n">P2MSEL6_1</span><span class="p">,</span> <span class="n">P2MSEL5_0</span><span class="p">,</span> <span class="n">PJ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK0_MARK</span><span class="p">,</span>		<span class="n">P2MSEL6_0</span><span class="p">,</span> <span class="n">P2MSEL5_1</span><span class="p">,</span> <span class="n">PJ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSE_MARK</span><span class="p">,</span>		<span class="n">P2MSEL6_0</span><span class="p">,</span> <span class="n">P2MSEL5_0</span><span class="p">,</span> <span class="n">PJ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI3_SCK_MARK</span><span class="p">,</span>	<span class="n">P2MSEL6_1</span><span class="p">,</span> <span class="n">P2MSEL5_1</span><span class="p">,</span> <span class="n">PJ1_FN</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA7</span><span class="p">,</span> <span class="n">PA7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA6</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA5</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA4</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA3</span><span class="p">,</span> <span class="n">PA3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA2</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA1</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA0</span><span class="p">,</span> <span class="n">PA0_DATA</span><span class="p">),</span>

	<span class="cm">/* PB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB7</span><span class="p">,</span> <span class="n">PB7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB6</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB5</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB4</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB3</span><span class="p">,</span> <span class="n">PB3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB2</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB1</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB0</span><span class="p">,</span> <span class="n">PB0_DATA</span><span class="p">),</span>

	<span class="cm">/* PC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC7</span><span class="p">,</span> <span class="n">PC7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC6</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC5</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC4</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC3</span><span class="p">,</span> <span class="n">PC3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC2</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC1</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC0</span><span class="p">,</span> <span class="n">PC0_DATA</span><span class="p">),</span>

	<span class="cm">/* PD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD7</span><span class="p">,</span> <span class="n">PD7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD6</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD5</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD4</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD3</span><span class="p">,</span> <span class="n">PD3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD2</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD1</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD0</span><span class="p">,</span> <span class="n">PD0_DATA</span><span class="p">),</span>

	<span class="cm">/* PE */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE5</span><span class="p">,</span> <span class="n">PE7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE4</span><span class="p">,</span> <span class="n">PE6_DATA</span><span class="p">),</span>

	<span class="cm">/* PF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF7</span><span class="p">,</span> <span class="n">PF7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF6</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF5</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF4</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF3</span><span class="p">,</span> <span class="n">PF3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF2</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF1</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF0</span><span class="p">,</span> <span class="n">PF0_DATA</span><span class="p">),</span>

	<span class="cm">/* PG */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG7</span><span class="p">,</span> <span class="n">PG7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG6</span><span class="p">,</span> <span class="n">PG6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG5</span><span class="p">,</span> <span class="n">PG5_DATA</span><span class="p">),</span>

	<span class="cm">/* PH */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH7</span><span class="p">,</span> <span class="n">PH7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH6</span><span class="p">,</span> <span class="n">PH6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH5</span><span class="p">,</span> <span class="n">PH5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH4</span><span class="p">,</span> <span class="n">PH4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH3</span><span class="p">,</span> <span class="n">PH3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH2</span><span class="p">,</span> <span class="n">PH2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH1</span><span class="p">,</span> <span class="n">PH1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH0</span><span class="p">,</span> <span class="n">PH0_DATA</span><span class="p">),</span>

	<span class="cm">/* PJ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ7</span><span class="p">,</span> <span class="n">PJ7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ6</span><span class="p">,</span> <span class="n">PJ6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ5</span><span class="p">,</span> <span class="n">PJ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ4</span><span class="p">,</span> <span class="n">PJ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ3</span><span class="p">,</span> <span class="n">PJ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ2</span><span class="p">,</span> <span class="n">PJ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ1</span><span class="p">,</span> <span class="n">PJ1_DATA</span><span class="p">),</span>

	<span class="cm">/* FN */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CDE</span><span class="p">,</span>		<span class="n">CDE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_MAGIC</span><span class="p">,</span>		<span class="n">ETH_MAGIC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DISP</span><span class="p">,</span>		<span class="n">DISP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_LINK</span><span class="p">,</span>		<span class="n">ETH_LINK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DR5</span><span class="p">,</span>		<span class="n">DR5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_TX_ER</span><span class="p">,</span>		<span class="n">ETH_TX_ER_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DR4</span><span class="p">,</span>		<span class="n">DR4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_TX_EN</span><span class="p">,</span>		<span class="n">ETH_TX_EN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DR3</span><span class="p">,</span>		<span class="n">DR3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_TXD3</span><span class="p">,</span>		<span class="n">ETH_TXD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DR2</span><span class="p">,</span>		<span class="n">DR2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_TXD2</span><span class="p">,</span>		<span class="n">ETH_TXD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DR1</span><span class="p">,</span>		<span class="n">DR1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_TXD1</span><span class="p">,</span>		<span class="n">ETH_TXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DR0</span><span class="p">,</span>		<span class="n">DR0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_TXD0</span><span class="p">,</span>		<span class="n">ETH_TXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VSYNC</span><span class="p">,</span>		<span class="n">VSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HSPI_CLK</span><span class="p">,</span>		<span class="n">HSPI_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ODDF</span><span class="p">,</span>		<span class="n">ODDF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HSPI_CS</span><span class="p">,</span>		<span class="n">HSPI_CS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DG5</span><span class="p">,</span>		<span class="n">DG5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_MDIO</span><span class="p">,</span>		<span class="n">ETH_MDIO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DG4</span><span class="p">,</span>		<span class="n">DG4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_RX_CLK</span><span class="p">,</span>		<span class="n">ETH_RX_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DG3</span><span class="p">,</span>		<span class="n">DG3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_MDC</span><span class="p">,</span>		<span class="n">ETH_MDC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DG2</span><span class="p">,</span>		<span class="n">DG2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_COL</span><span class="p">,</span>		<span class="n">ETH_COL_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DG1</span><span class="p">,</span>		<span class="n">DG1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_TX_CLK</span><span class="p">,</span>		<span class="n">ETH_TX_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DG0</span><span class="p">,</span>		<span class="n">DG0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_CRS</span><span class="p">,</span>		<span class="n">ETH_CRS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DCLKIN</span><span class="p">,</span>		<span class="n">DCLKIN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HSPI_RX</span><span class="p">,</span>		<span class="n">HSPI_RX_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HSYNC</span><span class="p">,</span>		<span class="n">HSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HSPI_TX</span><span class="p">,</span>		<span class="n">HSPI_TX_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DB5</span><span class="p">,</span>		<span class="n">DB5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_RXD3</span><span class="p">,</span>		<span class="n">ETH_RXD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DB4</span><span class="p">,</span>		<span class="n">DB4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_RXD2</span><span class="p">,</span>		<span class="n">ETH_RXD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DB3</span><span class="p">,</span>		<span class="n">DB3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_RXD1</span><span class="p">,</span>		<span class="n">ETH_RXD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DB2</span><span class="p">,</span>		<span class="n">DB2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_RXD0</span><span class="p">,</span>		<span class="n">ETH_RXD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DB1</span><span class="p">,</span>		<span class="n">DB1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_RX_DV</span><span class="p">,</span>		<span class="n">ETH_RX_DV_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DB0</span><span class="p">,</span>		<span class="n">DB0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ETH_RX_ER</span><span class="p">,</span>		<span class="n">ETH_RX_ER_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DCLKOUT</span><span class="p">,</span>		<span class="n">DCLKOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_SCK</span><span class="p">,</span>		<span class="n">SCIF1_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_RXD</span><span class="p">,</span>		<span class="n">SCIF1_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_TXD</span><span class="p">,</span>		<span class="n">SCIF1_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK1</span><span class="p">,</span>		<span class="n">DACK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BACK</span><span class="p">,</span>		<span class="n">BACK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FALE</span><span class="p">,</span>		<span class="n">FALE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK0</span><span class="p">,</span>		<span class="n">DACK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FCLE</span><span class="p">,</span>		<span class="n">FCLE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ1</span><span class="p">,</span>		<span class="n">DREQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BREQ</span><span class="p">,</span>		<span class="n">BREQ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB_OVC1</span><span class="p">,</span>		<span class="n">USB_OVC1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ0</span><span class="p">,</span>		<span class="n">DREQ0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB_OVC0</span><span class="p">,</span>		<span class="n">USB_OVC0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB_PENC1</span><span class="p">,</span>		<span class="n">USB_PENC1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_USB_PENC0</span><span class="p">,</span>		<span class="n">USB_PENC0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC1_SDOUT</span><span class="p">,</span>		<span class="n">HAC1_SDOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_SDATA</span><span class="p">,</span>		<span class="n">SSI1_SDATA_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF1CMD</span><span class="p">,</span>		<span class="n">SDIF1CMD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC1_SDIN</span><span class="p">,</span>		<span class="n">HAC1_SDIN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_SCK</span><span class="p">,</span>		<span class="n">SSI1_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF1CD</span><span class="p">,</span>		<span class="n">SDIF1CD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC1_SYNC</span><span class="p">,</span>		<span class="n">HAC1_SYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_WS</span><span class="p">,</span>		<span class="n">SSI1_WS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF1WP</span><span class="p">,</span>		<span class="n">SDIF1WP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC1_BITCLK</span><span class="p">,</span>	<span class="n">HAC1_BITCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_CLK</span><span class="p">,</span>		<span class="n">SSI1_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF1CLK</span><span class="p">,</span>		<span class="n">SDIF1CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC0_SDOUT</span><span class="p">,</span>		<span class="n">HAC0_SDOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_SDATA</span><span class="p">,</span>		<span class="n">SSI0_SDATA_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF1D3</span><span class="p">,</span>		<span class="n">SDIF1D3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC0_SDIN</span><span class="p">,</span>		<span class="n">HAC0_SDIN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_SCK</span><span class="p">,</span>		<span class="n">SSI0_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF1D2</span><span class="p">,</span>		<span class="n">SDIF1D2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC0_SYNC</span><span class="p">,</span>		<span class="n">HAC0_SYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_WS</span><span class="p">,</span>		<span class="n">SSI0_WS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF1D1</span><span class="p">,</span>		<span class="n">SDIF1D1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC0_BITCLK</span><span class="p">,</span>	<span class="n">HAC0_BITCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_CLK</span><span class="p">,</span>		<span class="n">SSI0_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF1D0</span><span class="p">,</span>		<span class="n">SDIF1D0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_SCK</span><span class="p">,</span>		<span class="n">SCIF3_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI2_SDATA</span><span class="p">,</span>		<span class="n">SSI2_SDATA_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_RXD</span><span class="p">,</span>		<span class="n">SCIF3_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLK</span><span class="p">,</span>		<span class="n">TCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI2_SCK</span><span class="p">,</span>		<span class="n">SSI2_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_TXD</span><span class="p">,</span>		<span class="n">SCIF3_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC_RES</span><span class="p">,</span>		<span class="n">HAC_RES_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI2_WS</span><span class="p">,</span>		<span class="n">SSI2_WS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK3</span><span class="p">,</span>		<span class="n">DACK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF0CMD</span><span class="p">,</span>		<span class="n">SDIF0CMD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK2</span><span class="p">,</span>		<span class="n">DACK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF0CD</span><span class="p">,</span>		<span class="n">SDIF0CD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ3</span><span class="p">,</span>		<span class="n">DREQ3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF0WP</span><span class="p">,</span>		<span class="n">SDIF0WP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_CTS</span><span class="p">,</span>		<span class="n">SCIF0_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ2</span><span class="p">,</span>		<span class="n">DREQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF0CLK</span><span class="p">,</span>		<span class="n">SDIF0CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_RTS</span><span class="p">,</span>		<span class="n">SCIF0_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL7</span><span class="p">,</span>		<span class="n">IRL7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF0D3</span><span class="p">,</span>		<span class="n">SDIF0D3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_SCK</span><span class="p">,</span>		<span class="n">SCIF0_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL6</span><span class="p">,</span>		<span class="n">IRL6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF0D2</span><span class="p">,</span>		<span class="n">SDIF0D2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_RXD</span><span class="p">,</span>		<span class="n">SCIF0_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL5</span><span class="p">,</span>		<span class="n">IRL5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF0D1</span><span class="p">,</span>		<span class="n">SDIF0D1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_TXD</span><span class="p">,</span>		<span class="n">SCIF0_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL4</span><span class="p">,</span>		<span class="n">IRL4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDIF0D0</span><span class="p">,</span>		<span class="n">SDIF0D0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_SCK</span><span class="p">,</span>		<span class="n">SCIF5_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FRB</span><span class="p">,</span>		<span class="n">FRB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_RXD</span><span class="p">,</span>		<span class="n">SCIF5_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IOIS16</span><span class="p">,</span>		<span class="n">IOIS16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_TXD</span><span class="p">,</span>		<span class="n">SCIF5_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CE2B</span><span class="p">,</span>		<span class="n">CE2B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK3</span><span class="p">,</span>		<span class="n">DRAK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CE2A</span><span class="p">,</span>		<span class="n">CE2A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_SCK</span><span class="p">,</span>		<span class="n">SCIF4_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK2</span><span class="p">,</span>		<span class="n">DRAK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI3_WS</span><span class="p">,</span>		<span class="n">SSI3_WS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_RXD</span><span class="p">,</span>		<span class="n">SCIF4_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK1</span><span class="p">,</span>		<span class="n">DRAK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI3_SDATA</span><span class="p">,</span>		<span class="n">SSI3_SDATA_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FSTATUS</span><span class="p">,</span>		<span class="n">FSTATUS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_TXD</span><span class="p">,</span>		<span class="n">SCIF4_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK0</span><span class="p">,</span>		<span class="n">DRAK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI3_SCK</span><span class="p">,</span>		<span class="n">SSI3_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FSE</span><span class="p">,</span>		<span class="n">FSE_MARK</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PACR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0000</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PA7_FN</span><span class="p">,</span> <span class="n">PA7_OUT</span><span class="p">,</span> <span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA7_IN_PU</span><span class="p">,</span>
		<span class="n">PA6_FN</span><span class="p">,</span> <span class="n">PA6_OUT</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA6_IN_PU</span><span class="p">,</span>
		<span class="n">PA5_FN</span><span class="p">,</span> <span class="n">PA5_OUT</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA5_IN_PU</span><span class="p">,</span>
		<span class="n">PA4_FN</span><span class="p">,</span> <span class="n">PA4_OUT</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span> <span class="n">PA4_IN_PU</span><span class="p">,</span>
		<span class="n">PA3_FN</span><span class="p">,</span> <span class="n">PA3_OUT</span><span class="p">,</span> <span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA3_IN_PU</span><span class="p">,</span>
		<span class="n">PA2_FN</span><span class="p">,</span> <span class="n">PA2_OUT</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA2_IN_PU</span><span class="p">,</span>
		<span class="n">PA1_FN</span><span class="p">,</span> <span class="n">PA1_OUT</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA1_IN_PU</span><span class="p">,</span>
		<span class="n">PA0_FN</span><span class="p">,</span> <span class="n">PA0_OUT</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span> <span class="n">PA0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0002</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PB7_FN</span><span class="p">,</span> <span class="n">PB7_OUT</span><span class="p">,</span> <span class="n">PB7_IN</span><span class="p">,</span> <span class="n">PB7_IN_PU</span><span class="p">,</span>
		<span class="n">PB6_FN</span><span class="p">,</span> <span class="n">PB6_OUT</span><span class="p">,</span> <span class="n">PB6_IN</span><span class="p">,</span> <span class="n">PB6_IN_PU</span><span class="p">,</span>
		<span class="n">PB5_FN</span><span class="p">,</span> <span class="n">PB5_OUT</span><span class="p">,</span> <span class="n">PB5_IN</span><span class="p">,</span> <span class="n">PB5_IN_PU</span><span class="p">,</span>
		<span class="n">PB4_FN</span><span class="p">,</span> <span class="n">PB4_OUT</span><span class="p">,</span> <span class="n">PB4_IN</span><span class="p">,</span> <span class="n">PB4_IN_PU</span><span class="p">,</span>
		<span class="n">PB3_FN</span><span class="p">,</span> <span class="n">PB3_OUT</span><span class="p">,</span> <span class="n">PB3_IN</span><span class="p">,</span> <span class="n">PB3_IN_PU</span><span class="p">,</span>
		<span class="n">PB2_FN</span><span class="p">,</span> <span class="n">PB2_OUT</span><span class="p">,</span> <span class="n">PB2_IN</span><span class="p">,</span> <span class="n">PB2_IN_PU</span><span class="p">,</span>
		<span class="n">PB1_FN</span><span class="p">,</span> <span class="n">PB1_OUT</span><span class="p">,</span> <span class="n">PB1_IN</span><span class="p">,</span> <span class="n">PB1_IN_PU</span><span class="p">,</span>
		<span class="n">PB0_FN</span><span class="p">,</span> <span class="n">PB0_OUT</span><span class="p">,</span> <span class="n">PB0_IN</span><span class="p">,</span> <span class="n">PB0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0004</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PC7_FN</span><span class="p">,</span> <span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC7_IN_PU</span><span class="p">,</span>
		<span class="n">PC6_FN</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC6_IN_PU</span><span class="p">,</span>
		<span class="n">PC5_FN</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC5_IN_PU</span><span class="p">,</span>
		<span class="n">PC4_FN</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span> <span class="n">PC4_IN_PU</span><span class="p">,</span>
		<span class="n">PC3_FN</span><span class="p">,</span> <span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC3_IN_PU</span><span class="p">,</span>
		<span class="n">PC2_FN</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC2_IN_PU</span><span class="p">,</span>
		<span class="n">PC1_FN</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC1_IN_PU</span><span class="p">,</span>
		<span class="n">PC0_FN</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span> <span class="n">PC0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0006</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD7_FN</span><span class="p">,</span> <span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD7_IN_PU</span><span class="p">,</span>
		<span class="n">PD6_FN</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD6_IN_PU</span><span class="p">,</span>
		<span class="n">PD5_FN</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD5_IN_PU</span><span class="p">,</span>
		<span class="n">PD4_FN</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span> <span class="n">PD4_IN_PU</span><span class="p">,</span>
		<span class="n">PD3_FN</span><span class="p">,</span> <span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD3_IN_PU</span><span class="p">,</span>
		<span class="n">PD2_FN</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD2_IN_PU</span><span class="p">,</span>
		<span class="n">PD1_FN</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD1_IN_PU</span><span class="p">,</span>
		<span class="n">PD0_FN</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span> <span class="n">PD0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0008</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PE7_FN</span><span class="p">,</span> <span class="n">PE7_OUT</span><span class="p">,</span> <span class="n">PE7_IN</span><span class="p">,</span> <span class="n">PE7_IN_PU</span><span class="p">,</span>
		<span class="n">PE6_FN</span><span class="p">,</span> <span class="n">PE6_OUT</span><span class="p">,</span> <span class="n">PE6_IN</span><span class="p">,</span> <span class="n">PE6_IN_PU</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCR&quot;</span><span class="p">,</span> <span class="mh">0xffcc000a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF7_FN</span><span class="p">,</span> <span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF7_IN_PU</span><span class="p">,</span>
		<span class="n">PF6_FN</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF6_IN_PU</span><span class="p">,</span>
		<span class="n">PF5_FN</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF5_IN_PU</span><span class="p">,</span>
		<span class="n">PF4_FN</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span> <span class="n">PF4_IN_PU</span><span class="p">,</span>
		<span class="n">PF3_FN</span><span class="p">,</span> <span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF3_IN_PU</span><span class="p">,</span>
		<span class="n">PF2_FN</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF2_IN_PU</span><span class="p">,</span>
		<span class="n">PF1_FN</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF1_IN_PU</span><span class="p">,</span>
		<span class="n">PF0_FN</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span> <span class="n">PF0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PGCR&quot;</span><span class="p">,</span> <span class="mh">0xffcc000c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PG7_FN</span><span class="p">,</span> <span class="n">PG7_OUT</span><span class="p">,</span> <span class="n">PG7_IN</span><span class="p">,</span> <span class="n">PG7_IN_PU</span><span class="p">,</span>
		<span class="n">PG6_FN</span><span class="p">,</span> <span class="n">PG6_OUT</span><span class="p">,</span> <span class="n">PG6_IN</span><span class="p">,</span> <span class="n">PG6_IN_PU</span><span class="p">,</span>
		<span class="n">PG5_FN</span><span class="p">,</span> <span class="n">PG5_OUT</span><span class="p">,</span> <span class="n">PG5_IN</span><span class="p">,</span> <span class="n">PG5_IN_PU</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PHCR&quot;</span><span class="p">,</span> <span class="mh">0xffcc000e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PH7_FN</span><span class="p">,</span> <span class="n">PH7_OUT</span><span class="p">,</span> <span class="n">PH7_IN</span><span class="p">,</span> <span class="n">PH7_IN_PU</span><span class="p">,</span>
		<span class="n">PH6_FN</span><span class="p">,</span> <span class="n">PH6_OUT</span><span class="p">,</span> <span class="n">PH6_IN</span><span class="p">,</span> <span class="n">PH6_IN_PU</span><span class="p">,</span>
		<span class="n">PH5_FN</span><span class="p">,</span> <span class="n">PH5_OUT</span><span class="p">,</span> <span class="n">PH5_IN</span><span class="p">,</span> <span class="n">PH5_IN_PU</span><span class="p">,</span>
		<span class="n">PH4_FN</span><span class="p">,</span> <span class="n">PH4_OUT</span><span class="p">,</span> <span class="n">PH4_IN</span><span class="p">,</span> <span class="n">PH4_IN_PU</span><span class="p">,</span>
		<span class="n">PH3_FN</span><span class="p">,</span> <span class="n">PH3_OUT</span><span class="p">,</span> <span class="n">PH3_IN</span><span class="p">,</span> <span class="n">PH3_IN_PU</span><span class="p">,</span>
		<span class="n">PH2_FN</span><span class="p">,</span> <span class="n">PH2_OUT</span><span class="p">,</span> <span class="n">PH2_IN</span><span class="p">,</span> <span class="n">PH2_IN_PU</span><span class="p">,</span>
		<span class="n">PH1_FN</span><span class="p">,</span> <span class="n">PH1_OUT</span><span class="p">,</span> <span class="n">PH1_IN</span><span class="p">,</span> <span class="n">PH1_IN_PU</span><span class="p">,</span>
		<span class="n">PH0_FN</span><span class="p">,</span> <span class="n">PH0_OUT</span><span class="p">,</span> <span class="n">PH0_IN</span><span class="p">,</span> <span class="n">PH0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PJCR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0010</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PJ7_FN</span><span class="p">,</span> <span class="n">PJ7_OUT</span><span class="p">,</span> <span class="n">PJ7_IN</span><span class="p">,</span> <span class="n">PJ7_IN_PU</span><span class="p">,</span>
		<span class="n">PJ6_FN</span><span class="p">,</span> <span class="n">PJ6_OUT</span><span class="p">,</span> <span class="n">PJ6_IN</span><span class="p">,</span> <span class="n">PJ6_IN_PU</span><span class="p">,</span>
		<span class="n">PJ5_FN</span><span class="p">,</span> <span class="n">PJ5_OUT</span><span class="p">,</span> <span class="n">PJ5_IN</span><span class="p">,</span> <span class="n">PJ5_IN_PU</span><span class="p">,</span>
		<span class="n">PJ4_FN</span><span class="p">,</span> <span class="n">PJ4_OUT</span><span class="p">,</span> <span class="n">PJ4_IN</span><span class="p">,</span> <span class="n">PJ4_IN_PU</span><span class="p">,</span>
		<span class="n">PJ3_FN</span><span class="p">,</span> <span class="n">PJ3_OUT</span><span class="p">,</span> <span class="n">PJ3_IN</span><span class="p">,</span> <span class="n">PJ3_IN_PU</span><span class="p">,</span>
		<span class="n">PJ2_FN</span><span class="p">,</span> <span class="n">PJ2_OUT</span><span class="p">,</span> <span class="n">PJ2_IN</span><span class="p">,</span> <span class="n">PJ2_IN_PU</span><span class="p">,</span>
		<span class="n">PJ1_FN</span><span class="p">,</span> <span class="n">PJ1_OUT</span><span class="p">,</span> <span class="n">PJ1_IN</span><span class="p">,</span> <span class="n">PJ1_IN_PU</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;P1MSELR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0080</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">P1MSEL14_0</span><span class="p">,</span> <span class="n">P1MSEL14_1</span><span class="p">,</span>
		<span class="n">P1MSEL13_0</span><span class="p">,</span> <span class="n">P1MSEL13_1</span><span class="p">,</span>
		<span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">P1MSEL12_1</span><span class="p">,</span>
		<span class="n">P1MSEL11_0</span><span class="p">,</span> <span class="n">P1MSEL11_1</span><span class="p">,</span>
		<span class="n">P1MSEL10_0</span><span class="p">,</span> <span class="n">P1MSEL10_1</span><span class="p">,</span>
		<span class="n">P1MSEL9_0</span><span class="p">,</span>  <span class="n">P1MSEL9_1</span><span class="p">,</span>
		<span class="n">P1MSEL8_0</span><span class="p">,</span>  <span class="n">P1MSEL8_1</span><span class="p">,</span>
		<span class="n">P1MSEL7_0</span><span class="p">,</span>  <span class="n">P1MSEL7_1</span><span class="p">,</span>
		<span class="n">P1MSEL6_0</span><span class="p">,</span>  <span class="n">P1MSEL6_1</span><span class="p">,</span>
		<span class="n">P1MSEL5_0</span><span class="p">,</span>  <span class="n">P1MSEL5_1</span><span class="p">,</span>
		<span class="n">P1MSEL4_0</span><span class="p">,</span>  <span class="n">P1MSEL4_1</span><span class="p">,</span>
		<span class="n">P1MSEL3_0</span><span class="p">,</span>  <span class="n">P1MSEL3_1</span><span class="p">,</span>
		<span class="n">P1MSEL2_0</span><span class="p">,</span>  <span class="n">P1MSEL2_1</span><span class="p">,</span>
		<span class="n">P1MSEL1_0</span><span class="p">,</span>  <span class="n">P1MSEL1_1</span><span class="p">,</span>
		<span class="n">P1MSEL0_0</span><span class="p">,</span>  <span class="n">P1MSEL0_1</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;P2MSELR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0082</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">P2MSEL15_0</span><span class="p">,</span> <span class="n">P2MSEL15_1</span><span class="p">,</span>
		<span class="n">P2MSEL14_0</span><span class="p">,</span> <span class="n">P2MSEL14_1</span><span class="p">,</span>
		<span class="n">P2MSEL13_0</span><span class="p">,</span> <span class="n">P2MSEL13_1</span><span class="p">,</span>
		<span class="n">P2MSEL12_0</span><span class="p">,</span> <span class="n">P2MSEL12_1</span><span class="p">,</span>
		<span class="n">P2MSEL11_0</span><span class="p">,</span> <span class="n">P2MSEL11_1</span><span class="p">,</span>
		<span class="n">P2MSEL10_0</span><span class="p">,</span> <span class="n">P2MSEL10_1</span><span class="p">,</span>
		<span class="n">P2MSEL9_0</span><span class="p">,</span>  <span class="n">P2MSEL9_1</span><span class="p">,</span>
		<span class="n">P2MSEL8_0</span><span class="p">,</span>  <span class="n">P2MSEL8_1</span><span class="p">,</span>
		<span class="n">P2MSEL7_0</span><span class="p">,</span>  <span class="n">P2MSEL7_1</span><span class="p">,</span>
		<span class="n">P2MSEL6_0</span><span class="p">,</span>  <span class="n">P2MSEL6_1</span><span class="p">,</span>
		<span class="n">P2MSEL5_0</span><span class="p">,</span>  <span class="n">P2MSEL5_1</span><span class="p">,</span>
		<span class="n">P2MSEL4_0</span><span class="p">,</span>  <span class="n">P2MSEL4_1</span><span class="p">,</span>
		<span class="n">P2MSEL3_0</span><span class="p">,</span>  <span class="n">P2MSEL3_1</span><span class="p">,</span>
		<span class="n">P2MSEL2_0</span><span class="p">,</span>  <span class="n">P2MSEL2_1</span><span class="p">,</span>
		<span class="n">P2MSEL1_0</span><span class="p">,</span>  <span class="n">P2MSEL1_1</span><span class="p">,</span>
		<span class="n">P2MSEL0_0</span><span class="p">,</span>  <span class="n">P2MSEL0_1</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PADR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0020</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">,</span>
		<span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PBDR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0022</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">,</span>
		<span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PCDR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0024</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">,</span>
		<span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PDDR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0026</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">,</span>
		<span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PEDR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0028</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PE7_DATA</span><span class="p">,</span> <span class="n">PE6_DATA</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PFDR&quot;</span><span class="p">,</span> <span class="mh">0xffcc002a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">,</span>
		<span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PGDR&quot;</span><span class="p">,</span> <span class="mh">0xffcc002c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PG7_DATA</span><span class="p">,</span> <span class="n">PG6_DATA</span><span class="p">,</span> <span class="n">PG5_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PHDR&quot;</span><span class="p">,</span> <span class="mh">0xffcc002e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PH7_DATA</span><span class="p">,</span> <span class="n">PH6_DATA</span><span class="p">,</span> <span class="n">PH5_DATA</span><span class="p">,</span> <span class="n">PH4_DATA</span><span class="p">,</span>
		<span class="n">PH3_DATA</span><span class="p">,</span> <span class="n">PH2_DATA</span><span class="p">,</span> <span class="n">PH1_DATA</span><span class="p">,</span> <span class="n">PH0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PJDR&quot;</span><span class="p">,</span> <span class="mh">0xffcc0030</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PJ7_DATA</span><span class="p">,</span> <span class="n">PJ6_DATA</span><span class="p">,</span> <span class="n">PJ5_DATA</span><span class="p">,</span> <span class="n">PJ4_DATA</span><span class="p">,</span>
		<span class="n">PJ3_DATA</span><span class="p">,</span> <span class="n">PJ2_DATA</span><span class="p">,</span> <span class="n">PJ1_DATA</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7786_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7786_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PA7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_FSE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">plat_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7786_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">plat_pinmux_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
