Metric,Value
detailedplace__design__instance__displacement__total,250.862
detailedplace__design__instance__displacement__mean,2.64
detailedplace__design__instance__displacement__max,5.396
detailedplace__route__wirelength__estimated,1211.08
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.2646
detailedplace__timing__drv__max_slew_limit,0.952015
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.94997
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,3.65931e-06
detailedplace__power__switching__total,1.05799e-06
detailedplace__power__leakage__total,1.30323e-08
detailedplace__power__total,4.73034e-06
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,95
detailedplace__design__instance__area,988.848
detailedplace__design__instance__count__stdcell,95
detailedplace__design__instance__area__stdcell,988.848
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0324985
detailedplace__design__instance__utilization__stdcell,0.0324985
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.4158
globalplace__power__internal__total,3.38435e-06
globalplace__power__switching__total,9.26394e-07
globalplace__power__leakage__total,1.11213e-08
globalplace__power__total,4.32187e-06
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,64
globalplace__design__instance__area,782.006
globalplace__design__instance__count__stdcell,64
globalplace__design__instance__area__stdcell,782.006
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.0257007
globalplace__design__instance__utilization__stdcell,0.0257007
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.2651
placeopt__timing__drv__max_slew_limit,0.952132
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.94944
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,3.65928e-06
placeopt__power__switching__total,1.05848e-06
placeopt__power__leakage__total,1.30323e-08
placeopt__power__total,4.7308e-06
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,95
placeopt__design__instance__area,988.848
placeopt__design__instance__count__stdcell,95
placeopt__design__instance__area__stdcell,988.848
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0324985
placeopt__design__instance__utilization__stdcell,0.0324985
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,1129.3
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,11.2375
globalroute__clock__skew__setup,0
globalroute__clock__skew__hold,0
globalroute__timing__drv__max_slew_limit,0.952421
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.942751
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,3.66072e-06
globalroute__power__switching__total,1.23069e-06
globalroute__power__leakage__total,1.30323e-08
globalroute__power__total,4.90444e-06
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,95
globalroute__design__instance__area,988.848
globalroute__design__instance__count__stdcell,95
globalroute__design__instance__area__stdcell,988.848
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0324985
globalroute__design__instance__utilization__stdcell,0.0324985
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,1129.3
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.2634
cts__clock__skew__setup,0
cts__clock__skew__hold,0
cts__timing__drv__max_slew_limit,0.952029
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.949716
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,3.65932e-06
cts__power__switching__total,1.06228e-06
cts__power__leakage__total,1.30323e-08
cts__power__total,4.73463e-06
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,95
cts__design__instance__area,988.848
cts__design__instance__count__stdcell,95
cts__design__instance__area__stdcell,988.848
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0324985
cts__design__instance__utilization__stdcell,0.0324985
cts__flow__warnings__count,3
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,1.87168e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,2.24441e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,1.25894e-07
finish__design_powergrid__drop__worst__net:VGND__corner:default,2.24441e-06
finish__design__instance__count__class:fill_cell,113
finish__design__instance__count__class:other,2299
finish__design__instance__count__class:buffer,26
finish__design__instance__count__class:timing_repair_buffer,12
finish__design__instance__count__class:inverter,1
finish__design__instance__count__class:sequential_cell,4
finish__design__instance__count__class:multi_input_combinational_cell,52
finish__timing__setup__tns,0
finish__timing__setup__ws,11.1897
finish__clock__skew__setup,0
finish__clock__skew__hold,0
finish__timing__drv__max_slew_limit,0.94309
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.928944
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,3.66017e-06
finish__power__switching__total,1.42426e-06
finish__power__leakage__total,1.8272e-06
finish__power__total,6.91163e-06
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2394
finish__design__instance__area,30122.7
finish__design__instance__count__stdcell,2394
finish__design__instance__area__stdcell,30122.7
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.989982
finish__design__instance__utilization__stdcell,0.989982
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,118
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,22
detailedroute__route__wirelength__iter:1,1201
detailedroute__route__drc_errors__iter:2,7
detailedroute__route__wirelength__iter:2,1200
detailedroute__route__drc_errors__iter:3,11
detailedroute__route__wirelength__iter:3,1203
detailedroute__route__drc_errors__iter:4,0
detailedroute__route__wirelength__iter:4,1193
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,1193
detailedroute__route__vias,442
detailedroute__route__vias__singlecut,442
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,11.4185
floorplan__power__internal__total,3.38382e-06
floorplan__power__switching__total,8.8686e-07
floorplan__power__leakage__total,1.11213e-08
floorplan__power__total,4.28181e-06
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,64
floorplan__design__instance__area,782.006
floorplan__design__instance__count__stdcell,64
floorplan__design__instance__area__stdcell,782.006
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.0257007
floorplan__design__instance__utilization__stdcell,0.0257007
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
