# Generated by vmake version 2.2

# Define path to each library
LIB_UNISIM = /opt/Xilinx/14.7/ISE_DS/ISE/vhdl/mti_se/10.1b/lin64/unisim
LIB_STD = /opt/modeltech/linux_x86_64/../std
LIB_IEEE = /opt/modeltech/linux_x86_64/../ieee
LIB_WORK = hdl4fpga
LIB_HDL4FPGA = hdl4fpga

# Define path to each design unit
UNISIM__vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
IEEE__std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
HDL4FPGA__videopkg__body = $(LIB_HDL4FPGA)/videopkg/body.dat
HDL4FPGA__videopkg = $(LIB_HDL4FPGA)/videopkg/_primary.dat
HDL4FPGA__videobox_layout__def = $(LIB_HDL4FPGA)/videobox_layout/def.dat
HDL4FPGA__videobox_layout = $(LIB_HDL4FPGA)/videobox_layout/_primary.dat
HDL4FPGA__videobox__def = $(LIB_HDL4FPGA)/videobox/def.dat
HDL4FPGA__videobox = $(LIB_HDL4FPGA)/videobox/_primary.dat
HDL4FPGA__video_sync__mix = $(LIB_HDL4FPGA)/video_sync/mix.dat
HDL4FPGA__video_sync = $(LIB_HDL4FPGA)/video_sync/_primary.dat
HDL4FPGA__udp4_tx__def = $(LIB_HDL4FPGA)/udp4_tx/def.dat
HDL4FPGA__udp4_tx = $(LIB_HDL4FPGA)/udp4_tx/_primary.dat
HDL4FPGA__std__body = $(LIB_HDL4FPGA)/std/body.dat
HDL4FPGA__std = $(LIB_HDL4FPGA)/std/_primary.dat
HDL4FPGA__serdes__def = $(LIB_HDL4FPGA)/serdes/def.dat
HDL4FPGA__serdes = $(LIB_HDL4FPGA)/serdes/_primary.dat
HDL4FPGA__rom__def = $(LIB_HDL4FPGA)/rom/def.dat
HDL4FPGA__rom = $(LIB_HDL4FPGA)/rom/_primary.dat
HDL4FPGA__modeline_calculator__body = $(LIB_HDL4FPGA)/modeline_calculator/body.dat
HDL4FPGA__modeline_calculator = $(LIB_HDL4FPGA)/modeline_calculator/_primary.dat
HDL4FPGA__mii_rxpre__def = $(LIB_HDL4FPGA)/mii_rxpre/def.dat
HDL4FPGA__mii_rxpre = $(LIB_HDL4FPGA)/mii_rxpre/_primary.dat
HDL4FPGA__mii_romcmp__def = $(LIB_HDL4FPGA)/mii_romcmp/def.dat
HDL4FPGA__mii_romcmp = $(LIB_HDL4FPGA)/mii_romcmp/_primary.dat
HDL4FPGA__mii_rom__def = $(LIB_HDL4FPGA)/mii_rom/def.dat
HDL4FPGA__mii_rom = $(LIB_HDL4FPGA)/mii_rom/_primary.dat
HDL4FPGA__mii_ramcmp__def = $(LIB_HDL4FPGA)/mii_ramcmp/def.dat
HDL4FPGA__mii_ramcmp = $(LIB_HDL4FPGA)/mii_ramcmp/_primary.dat
HDL4FPGA__mii_ram__def = $(LIB_HDL4FPGA)/mii_ram/def.dat
HDL4FPGA__mii_ram = $(LIB_HDL4FPGA)/mii_ram/_primary.dat
HDL4FPGA__mii_mux__def = $(LIB_HDL4FPGA)/mii_mux/def.dat
HDL4FPGA__mii_mux = $(LIB_HDL4FPGA)/mii_mux/_primary.dat
HDL4FPGA__mii_latency__def = $(LIB_HDL4FPGA)/mii_latency/def.dat
HDL4FPGA__mii_latency = $(LIB_HDL4FPGA)/mii_latency/_primary.dat
HDL4FPGA__mii_display__struct = $(LIB_HDL4FPGA)/mii_display/struct.dat
HDL4FPGA__mii_display = $(LIB_HDL4FPGA)/mii_display/_primary.dat
HDL4FPGA__mii_debug__struct = $(LIB_HDL4FPGA)/mii_debug/struct.dat
HDL4FPGA__mii_debug = $(LIB_HDL4FPGA)/mii_debug/_primary.dat
HDL4FPGA__mii_1chksum__beh = $(LIB_HDL4FPGA)/mii_1chksum/beh.dat
HDL4FPGA__mii_1chksum = $(LIB_HDL4FPGA)/mii_1chksum/_primary.dat
HDL4FPGA__ipoepkg = $(LIB_HDL4FPGA)/ipoepkg/_primary.dat
HDL4FPGA__ip_tx__def = $(LIB_HDL4FPGA)/ip_tx/def.dat
HDL4FPGA__ip_tx = $(LIB_HDL4FPGA)/ip_tx/_primary.dat
HDL4FPGA__fifo__def = $(LIB_HDL4FPGA)/fifo/def.dat
HDL4FPGA__fifo = $(LIB_HDL4FPGA)/fifo/_primary.dat
HDL4FPGA__ethpkg__body = $(LIB_HDL4FPGA)/ethpkg/body.dat
HDL4FPGA__ethpkg = $(LIB_HDL4FPGA)/ethpkg/_primary.dat
HDL4FPGA__eth_tx__def = $(LIB_HDL4FPGA)/eth_tx/def.dat
HDL4FPGA__eth_tx = $(LIB_HDL4FPGA)/eth_tx/_primary.dat
HDL4FPGA__eth_rx__def = $(LIB_HDL4FPGA)/eth_rx/def.dat
HDL4FPGA__eth_rx = $(LIB_HDL4FPGA)/eth_rx/_primary.dat
HDL4FPGA__eth_dll__mix = $(LIB_HDL4FPGA)/eth_dll/mix.dat
HDL4FPGA__eth_dll = $(LIB_HDL4FPGA)/eth_dll/_primary.dat
HDL4FPGA__eth_crc32__def = $(LIB_HDL4FPGA)/eth_crc32/def.dat
HDL4FPGA__eth_crc32 = $(LIB_HDL4FPGA)/eth_crc32/_primary.dat
HDL4FPGA__draw_vline__def = $(LIB_HDL4FPGA)/draw_vline/def.dat
HDL4FPGA__draw_vline = $(LIB_HDL4FPGA)/draw_vline/_primary.dat
HDL4FPGA__draw_line__def = $(LIB_HDL4FPGA)/draw_line/def.dat
HDL4FPGA__draw_line = $(LIB_HDL4FPGA)/draw_line/_primary.dat
HDL4FPGA__dpram__def = $(LIB_HDL4FPGA)/dpram/def.dat
HDL4FPGA__dpram = $(LIB_HDL4FPGA)/dpram/_primary.dat
HDL4FPGA__dhcp_dscb__def = $(LIB_HDL4FPGA)/dhcp_dscb/def.dat
HDL4FPGA__dhcp_dscb = $(LIB_HDL4FPGA)/dhcp_dscb/_primary.dat
HDL4FPGA__dfs__xilinx = $(LIB_HDL4FPGA)/dfs/xilinx.dat
HDL4FPGA__dfs = $(LIB_HDL4FPGA)/dfs/_primary.dat
HDL4FPGA__ddrto__spartan3 = $(LIB_HDL4FPGA)/ddrto/spartan3.dat
HDL4FPGA__ddrto = $(LIB_HDL4FPGA)/ddrto/_primary.dat
HDL4FPGA__ddro__spartan3 = $(LIB_HDL4FPGA)/ddro/spartan3.dat
HDL4FPGA__ddro = $(LIB_HDL4FPGA)/ddro/_primary.dat
HDL4FPGA__cp850x8x8x128to255 = $(LIB_HDL4FPGA)/cp850x8x8x128to255/_primary.dat
HDL4FPGA__cp850x8x8x0to127 = $(LIB_HDL4FPGA)/cp850x8x8x0to127/_primary.dat
HDL4FPGA__cp850x8x16x128to255 = $(LIB_HDL4FPGA)/cp850x8x16x128to255/_primary.dat
HDL4FPGA__cp850x8x16x0to127 = $(LIB_HDL4FPGA)/cp850x8x16x0to127/_primary.dat
HDL4FPGA__cgafonts__body = $(LIB_HDL4FPGA)/cgafonts/body.dat
HDL4FPGA__cgafonts = $(LIB_HDL4FPGA)/cgafonts/_primary.dat
HDL4FPGA__cga_rom__beh = $(LIB_HDL4FPGA)/cga_rom/beh.dat
HDL4FPGA__cga_rom = $(LIB_HDL4FPGA)/cga_rom/_primary.dat
HDL4FPGA__cga_adapter__struct = $(LIB_HDL4FPGA)/cga_adapter/struct.dat
HDL4FPGA__cga_adapter = $(LIB_HDL4FPGA)/cga_adapter/_primary.dat
HDL4FPGA__box_edges__def = $(LIB_HDL4FPGA)/box_edges/def.dat
HDL4FPGA__box_edges = $(LIB_HDL4FPGA)/box_edges/_primary.dat
HDL4FPGA__bcdfonts = $(LIB_HDL4FPGA)/bcdfonts/_primary.dat
HDL4FPGA__arp_tx__def = $(LIB_HDL4FPGA)/arp_tx/def.dat
HDL4FPGA__arp_tx = $(LIB_HDL4FPGA)/arp_tx/_primary.dat
HDL4FPGA__arp_rx__def = $(LIB_HDL4FPGA)/arp_rx/def.dat
HDL4FPGA__arp_rx = $(LIB_HDL4FPGA)/arp_rx/_primary.dat
HDL4FPGA__align__arch = $(LIB_HDL4FPGA)/align/arch.dat
HDL4FPGA__align = $(LIB_HDL4FPGA)/align/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(HDL4FPGA__videopkg__body) \
    $(HDL4FPGA__videopkg) \
    $(HDL4FPGA__videobox_layout__def) \
    $(HDL4FPGA__videobox_layout) \
    $(HDL4FPGA__videobox__def) \
    $(HDL4FPGA__videobox) \
    $(HDL4FPGA__video_sync__mix) \
    $(HDL4FPGA__video_sync) \
    $(HDL4FPGA__udp4_tx__def) \
    $(HDL4FPGA__udp4_tx) \
    $(HDL4FPGA__std__body) \
    $(HDL4FPGA__std) \
    $(HDL4FPGA__serdes__def) \
    $(HDL4FPGA__serdes) \
    $(HDL4FPGA__rom__def) \
    $(HDL4FPGA__rom) \
    $(HDL4FPGA__modeline_calculator__body) \
    $(HDL4FPGA__modeline_calculator) \
    $(HDL4FPGA__mii_rxpre__def) \
    $(HDL4FPGA__mii_rxpre) \
    $(HDL4FPGA__mii_romcmp__def) \
    $(HDL4FPGA__mii_romcmp) \
    $(HDL4FPGA__mii_rom__def) \
    $(HDL4FPGA__mii_rom) \
    $(HDL4FPGA__mii_ramcmp__def) \
    $(HDL4FPGA__mii_ramcmp) \
    $(HDL4FPGA__mii_ram__def) \
    $(HDL4FPGA__mii_ram) \
    $(HDL4FPGA__mii_mux__def) \
    $(HDL4FPGA__mii_mux) \
    $(HDL4FPGA__mii_latency__def) \
    $(HDL4FPGA__mii_latency) \
    $(HDL4FPGA__mii_display__struct) \
    $(HDL4FPGA__mii_display) \
    $(HDL4FPGA__mii_debug__struct) \
    $(HDL4FPGA__mii_debug) \
    $(HDL4FPGA__mii_1chksum__beh) \
    $(HDL4FPGA__mii_1chksum) \
    $(HDL4FPGA__ipoepkg) \
    $(HDL4FPGA__ip_tx__def) \
    $(HDL4FPGA__ip_tx) \
    $(HDL4FPGA__fifo__def) \
    $(HDL4FPGA__fifo) \
    $(HDL4FPGA__ethpkg__body) \
    $(HDL4FPGA__ethpkg) \
    $(HDL4FPGA__eth_tx__def) \
    $(HDL4FPGA__eth_tx) \
    $(HDL4FPGA__eth_rx__def) \
    $(HDL4FPGA__eth_rx) \
    $(HDL4FPGA__eth_dll__mix) \
    $(HDL4FPGA__eth_dll) \
    $(HDL4FPGA__eth_crc32__def) \
    $(HDL4FPGA__eth_crc32) \
    $(HDL4FPGA__draw_vline__def) \
    $(HDL4FPGA__draw_vline) \
    $(HDL4FPGA__draw_line__def) \
    $(HDL4FPGA__draw_line) \
    $(HDL4FPGA__dpram__def) \
    $(HDL4FPGA__dpram) \
    $(HDL4FPGA__dhcp_dscb__def) \
    $(HDL4FPGA__dhcp_dscb) \
    $(HDL4FPGA__dfs__xilinx) \
    $(HDL4FPGA__dfs) \
    $(HDL4FPGA__ddrto__spartan3) \
    $(HDL4FPGA__ddrto) \
    $(HDL4FPGA__ddro__spartan3) \
    $(HDL4FPGA__ddro) \
    $(HDL4FPGA__cp850x8x8x128to255) \
    $(HDL4FPGA__cp850x8x8x0to127) \
    $(HDL4FPGA__cp850x8x16x128to255) \
    $(HDL4FPGA__cp850x8x16x0to127) \
    $(HDL4FPGA__cgafonts__body) \
    $(HDL4FPGA__cgafonts) \
    $(HDL4FPGA__cga_rom__beh) \
    $(HDL4FPGA__cga_rom) \
    $(HDL4FPGA__cga_adapter__struct) \
    $(HDL4FPGA__cga_adapter) \
    $(HDL4FPGA__box_edges__def) \
    $(HDL4FPGA__box_edges) \
    $(HDL4FPGA__bcdfonts) \
    $(HDL4FPGA__arp_tx__def) \
    $(HDL4FPGA__arp_tx) \
    $(HDL4FPGA__arp_rx__def) \
    $(HDL4FPGA__arp_rx) \
    $(HDL4FPGA__align__arch) \
    $(HDL4FPGA__align)

$(HDL4FPGA__align) \
$(HDL4FPGA__align__arch) : ../common/align.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/align.vhd

$(HDL4FPGA__arp_rx) \
$(HDL4FPGA__arp_rx__def) : ../mii/arp_rx.vhd \
		$(HDL4FPGA__mii_ramcmp) \
		$(HDL4FPGA__mii_romcmp) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/arp_rx.vhd

$(HDL4FPGA__arp_tx) \
$(HDL4FPGA__arp_tx__def) : ../mii/arp_tx.vhd \
		$(HDL4FPGA__mii_rom) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__ipoepkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/arp_tx.vhd

$(HDL4FPGA__bcdfonts) : ../video/fonts/bcdfonts.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/bcdfonts.vhd

$(HDL4FPGA__cga_adapter) \
$(HDL4FPGA__cga_adapter__struct) : ../video/cga_adapter.vhd \
		$(HDL4FPGA__cga_rom) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__dpram) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/cga_adapter.vhd

$(HDL4FPGA__cga_rom) \
$(HDL4FPGA__cga_rom__beh) : ../video/cga_rom.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__rom) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/cga_rom.vhd

$(HDL4FPGA__cgafonts) \
$(HDL4FPGA__cgafonts__body) : ../video/cgafonts.vhd \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/cgafonts.vhd

$(HDL4FPGA__cp850x8x16x0to127) : ../video/fonts/cp850x8x16x0to127.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x16x0to127.vhd

$(HDL4FPGA__cp850x8x16x128to255) : ../video/fonts/cp850x8x16x128to255.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x16x128to255.vhd

$(HDL4FPGA__cp850x8x8x0to127) : ../video/fonts/cp850x8x8x0to127.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x8x0to127.vhd

$(HDL4FPGA__cp850x8x8x128to255) : ../video/fonts/cp850x8x8x128to255.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/fonts/cp850x8x8x128to255.vhd

$(HDL4FPGA__ddro) \
$(HDL4FPGA__ddro__spartan3) \
$(HDL4FPGA__ddrto) \
$(HDL4FPGA__ddrto__spartan3) : ../xilinx/spartan3/ddro.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(UNISIM__vcomponents)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/spartan3/ddro.vhd

$(HDL4FPGA__dfs) \
$(HDL4FPGA__dfs__xilinx) : ../xilinx/dfs.vhd \
		$(UNISIM__vcomponents) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../xilinx/dfs.vhd

$(HDL4FPGA__dhcp_dscb) \
$(HDL4FPGA__dhcp_dscb__def) : ../mii/dhcp_dscb.vhd \
		$(HDL4FPGA__mii_rom) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/dhcp_dscb.vhd

$(HDL4FPGA__dpram) \
$(HDL4FPGA__dpram__def) : ../common/dpram.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/dpram.vhd

$(HDL4FPGA__eth_crc32) \
$(HDL4FPGA__eth_crc32__def) : ../mii/eth_crc32.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/eth_crc32.vhd

$(HDL4FPGA__eth_dll) \
$(HDL4FPGA__eth_dll__mix) : ../mii/eth_dll.vhd \
		$(HDL4FPGA__eth_crc32) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__mii_rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/eth_dll.vhd

$(HDL4FPGA__eth_rx) \
$(HDL4FPGA__eth_rx__def) : ../mii/eth_rx.vhd \
		$(HDL4FPGA__mii_romcmp) \
		$(HDL4FPGA__mii_rxpre) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/eth_rx.vhd

$(HDL4FPGA__eth_tx) \
$(HDL4FPGA__eth_tx__def) : ../mii/eth_tx.vhd \
		$(HDL4FPGA__eth_dll) \
		$(HDL4FPGA__mii_rom) \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/eth_tx.vhd

$(HDL4FPGA__ethpkg) \
$(HDL4FPGA__ethpkg__body) : ../mii/ethpkg.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/ethpkg.vhd

$(HDL4FPGA__fifo) \
$(HDL4FPGA__fifo__def) : ../common/fifo.vhd \
		$(HDL4FPGA__align) \
		$(HDL4FPGA__dpram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/fifo.vhd

$(HDL4FPGA__ip_tx) \
$(HDL4FPGA__ip_tx__def) : /home/msagre/work/hdl4fpga.work/library/mii/ip_tx.vhd \
		$(HDL4FPGA__mii_1chksum) \
		$(HDL4FPGA__mii_latency) \
		$(HDL4FPGA__mii_mux) \
		$(HDL4FPGA__mii_rom) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga /home/msagre/work/hdl4fpga.work/library/mii/ip_tx.vhd

$(HDL4FPGA__ipoepkg) : ../mii/ipoepkg.vhd \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/ipoepkg.vhd

$(HDL4FPGA__mii_1chksum) \
$(HDL4FPGA__mii_1chksum__beh) : ../mii/mii_1chksum.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_1chksum.vhd

$(HDL4FPGA__mii_debug) \
$(HDL4FPGA__mii_debug__struct) : ../mii/mii_debug.vhd \
		$(HDL4FPGA__mii_display) \
		$(HDL4FPGA__fifo) \
		$(HDL4FPGA__eth_tx) \
		$(HDL4FPGA__ip_tx) \
		$(HDL4FPGA__udp4_tx) \
		$(HDL4FPGA__dhcp_dscb) \
		$(HDL4FPGA__arp_tx) \
		$(HDL4FPGA__mii_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__arp_rx) \
		$(HDL4FPGA__ethpkg) \
		$(HDL4FPGA__eth_rx) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_debug.vhd

$(HDL4FPGA__mii_display) \
$(HDL4FPGA__mii_display__struct) : ../mii/mii_display.vhd \
		$(HDL4FPGA__cga_adapter) \
		$(HDL4FPGA__serdes) \
		$(HDL4FPGA__video_sync) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(HDL4FPGA__bcdfonts) \
		$(HDL4FPGA__cp850x8x16x128to255) \
		$(HDL4FPGA__cp850x8x16x0to127) \
		$(HDL4FPGA__cp850x8x8x128to255) \
		$(HDL4FPGA__cp850x8x8x0to127) \
		$(HDL4FPGA__cgafonts) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_display.vhd

$(HDL4FPGA__mii_latency) \
$(HDL4FPGA__mii_latency__def) : /home/msagre/work/hdl4fpga.work/library/mii/mii_latency.vhd \
		$(HDL4FPGA__align) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga /home/msagre/work/hdl4fpga.work/library/mii/mii_latency.vhd

$(HDL4FPGA__mii_mux) \
$(HDL4FPGA__mii_mux__def) : /home/msagre/work/hdl4fpga.work/library/mii/mii_mux.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga /home/msagre/work/hdl4fpga.work/library/mii/mii_mux.vhd

$(HDL4FPGA__mii_ram) \
$(HDL4FPGA__mii_ram__def) : ../mii/mii_ram.vhd \
		$(HDL4FPGA__dpram) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_ram.vhd

$(HDL4FPGA__mii_ramcmp) \
$(HDL4FPGA__mii_ramcmp__def) : ../mii/mii_ramcmp.vhd \
		$(HDL4FPGA__mii_ram) \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(HDL4FPGA__std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_ramcmp.vhd

$(HDL4FPGA__mii_rom) \
$(HDL4FPGA__mii_rom__def) : ../mii/mii_rom.vhd \
		$(HDL4FPGA__rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_rom.vhd

$(HDL4FPGA__mii_romcmp) \
$(HDL4FPGA__mii_romcmp__def) : ../mii/mii_romcmp.vhd \
		$(HDL4FPGA__mii_rom) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_romcmp.vhd

$(HDL4FPGA__mii_rxpre) \
$(HDL4FPGA__mii_rxpre__def) : ../mii/mii_rxpre.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../mii/mii_rxpre.vhd

$(HDL4FPGA__modeline_calculator) \
$(HDL4FPGA__modeline_calculator__body) : ../video/modeline_calculator.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/modeline_calculator.vhd

$(HDL4FPGA__rom) \
$(HDL4FPGA__rom__def) : ../common/rom.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(HDL4FPGA__std)
	$(VCOM) -2002 -work hdl4fpga ../common/rom.vhd

$(HDL4FPGA__serdes) \
$(HDL4FPGA__serdes__def) : ../common/serdes.vhd \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../common/serdes.vhd

$(HDL4FPGA__std) \
$(HDL4FPGA__std__body) : ../common/std.vhd \
		$(IEEE__std_logic_textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../common/std.vhd

$(HDL4FPGA__udp4_tx) \
$(HDL4FPGA__udp4_tx__def) : ../mii/udp_tx.vhd \
		$(HDL4FPGA__mii_latency) \
		$(HDL4FPGA__mii_mux) \
		$(HDL4FPGA__ipoepkg) \
		$(HDL4FPGA__ethpkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -2002 -work hdl4fpga ../mii/udp_tx.vhd

$(HDL4FPGA__box_edges) \
$(HDL4FPGA__box_edges__def) \
$(HDL4FPGA__draw_line) \
$(HDL4FPGA__draw_line__def) \
$(HDL4FPGA__draw_vline) \
$(HDL4FPGA__draw_vline__def) \
$(HDL4FPGA__video_sync) \
$(HDL4FPGA__video_sync__mix) \
$(HDL4FPGA__videobox) \
$(HDL4FPGA__videobox__def) \
$(HDL4FPGA__videobox_layout) \
$(HDL4FPGA__videobox_layout__def) : ../video/video.vhd \
		$(HDL4FPGA__rom) \
		$(HDL4FPGA__modeline_calculator) \
		$(HDL4FPGA__videopkg) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/video.vhd

$(HDL4FPGA__videopkg) \
$(HDL4FPGA__videopkg__body) : ../video/videopkg.vhd \
		$(HDL4FPGA__modeline_calculator) \
		$(IEEE__std_logic_textio) \
		$(HDL4FPGA__std) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work hdl4fpga ../video/videopkg.vhd

