
projeto_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004560  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  0800466c  0800466c  0001466c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bc8  08004bc8  00020244  2**0
                  CONTENTS
  4 .ARM          00000008  08004bc8  08004bc8  00014bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004bd0  08004bd0  00020244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bd0  08004bd0  00014bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004bd4  08004bd4  00014bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  08004bd8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000244  08004e1c  00020244  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08004e1c  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008650  00000000  00000000  0002026d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001bef  00000000  00000000  000288bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000690  00000000  00000000  0002a4b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000588  00000000  00000000  0002ab40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001889c  00000000  00000000  0002b0c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007a88  00000000  00000000  00043964  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00086353  00000000  00000000  0004b3ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d173f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002464  00000000  00000000  000d17bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         00000024  00000000  00000000  000d3c20  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  000d3c44  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000244 	.word	0x20000244
 8000128:	00000000 	.word	0x00000000
 800012c:	08004654 	.word	0x08004654

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000248 	.word	0x20000248
 8000148:	08004654 	.word	0x08004654

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <strcmp>:
 800015c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000160:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000164:	2a01      	cmp	r2, #1
 8000166:	bf28      	it	cs
 8000168:	429a      	cmpcs	r2, r3
 800016a:	d0f7      	beq.n	800015c <strcmp>
 800016c:	1ad0      	subs	r0, r2, r3
 800016e:	4770      	bx	lr

08000170 <__aeabi_ldivmod>:
 8000170:	b97b      	cbnz	r3, 8000192 <__aeabi_ldivmod+0x22>
 8000172:	b972      	cbnz	r2, 8000192 <__aeabi_ldivmod+0x22>
 8000174:	2900      	cmp	r1, #0
 8000176:	bfbe      	ittt	lt
 8000178:	2000      	movlt	r0, #0
 800017a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800017e:	e006      	blt.n	800018e <__aeabi_ldivmod+0x1e>
 8000180:	bf08      	it	eq
 8000182:	2800      	cmpeq	r0, #0
 8000184:	bf1c      	itt	ne
 8000186:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800018a:	f04f 30ff 	movne.w	r0, #4294967295
 800018e:	f000 b9a7 	b.w	80004e0 <__aeabi_idiv0>
 8000192:	f1ad 0c08 	sub.w	ip, sp, #8
 8000196:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019a:	2900      	cmp	r1, #0
 800019c:	db09      	blt.n	80001b2 <__aeabi_ldivmod+0x42>
 800019e:	2b00      	cmp	r3, #0
 80001a0:	db1a      	blt.n	80001d8 <__aeabi_ldivmod+0x68>
 80001a2:	f000 f835 	bl	8000210 <__udivmoddi4>
 80001a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ae:	b004      	add	sp, #16
 80001b0:	4770      	bx	lr
 80001b2:	4240      	negs	r0, r0
 80001b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	db1b      	blt.n	80001f4 <__aeabi_ldivmod+0x84>
 80001bc:	f000 f828 	bl	8000210 <__udivmoddi4>
 80001c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001c8:	b004      	add	sp, #16
 80001ca:	4240      	negs	r0, r0
 80001cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d0:	4252      	negs	r2, r2
 80001d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001d6:	4770      	bx	lr
 80001d8:	4252      	negs	r2, r2
 80001da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001de:	f000 f817 	bl	8000210 <__udivmoddi4>
 80001e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ea:	b004      	add	sp, #16
 80001ec:	4240      	negs	r0, r0
 80001ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f2:	4770      	bx	lr
 80001f4:	4252      	negs	r2, r2
 80001f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001fa:	f000 f809 	bl	8000210 <__udivmoddi4>
 80001fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000206:	b004      	add	sp, #16
 8000208:	4252      	negs	r2, r2
 800020a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	468c      	mov	ip, r1
 8000216:	4604      	mov	r4, r0
 8000218:	9e08      	ldr	r6, [sp, #32]
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0c03 	orr.w	ip, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	fbbc f7fe 	udiv	r7, ip, lr
 8000246:	fa1f f885 	uxth.w	r8, r5
 800024a:	fb0e c317 	mls	r3, lr, r7, ip
 800024e:	fb07 f908 	mul.w	r9, r7, r8
 8000252:	0c21      	lsrs	r1, r4, #16
 8000254:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000258:	4599      	cmp	r9, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000262:	f080 811c 	bcs.w	800049e <__udivmoddi4+0x28e>
 8000266:	4599      	cmp	r9, r3
 8000268:	f240 8119 	bls.w	800049e <__udivmoddi4+0x28e>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	eba3 0309 	sub.w	r3, r3, r9
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	fb00 f108 	mul.w	r1, r0, r8
 8000280:	b2a4      	uxth	r4, r4
 8000282:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000286:	42a1      	cmp	r1, r4
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	192c      	adds	r4, r5, r4
 800028c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000290:	f080 8107 	bcs.w	80004a2 <__udivmoddi4+0x292>
 8000294:	42a1      	cmp	r1, r4
 8000296:	f240 8104 	bls.w	80004a2 <__udivmoddi4+0x292>
 800029a:	3802      	subs	r0, #2
 800029c:	442c      	add	r4, r5
 800029e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a2:	2700      	movs	r7, #0
 80002a4:	1a64      	subs	r4, r4, r1
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	2300      	movs	r3, #0
 80002aa:	40d4      	lsrs	r4, r2
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80ec 	beq.w	8000498 <__udivmoddi4+0x288>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d148      	bne.n	8000368 <__udivmoddi4+0x158>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fb 	bhi.w	80004d6 <__udivmoddi4+0x2c6>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	469c      	mov	ip, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4c00 	strd	r4, ip, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	2701      	movs	r7, #1
 8000304:	1b49      	subs	r1, r1, r5
 8000306:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800030a:	fa1f f985 	uxth.w	r9, r5
 800030e:	fbb1 fef8 	udiv	lr, r1, r8
 8000312:	fb08 111e 	mls	r1, r8, lr, r1
 8000316:	fb09 f00e 	mul.w	r0, r9, lr
 800031a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800031e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000322:	4298      	cmp	r0, r3
 8000324:	d907      	bls.n	8000336 <__udivmoddi4+0x126>
 8000326:	18eb      	adds	r3, r5, r3
 8000328:	f10e 31ff 	add.w	r1, lr, #4294967295
 800032c:	d202      	bcs.n	8000334 <__udivmoddi4+0x124>
 800032e:	4298      	cmp	r0, r3
 8000330:	f200 80cd 	bhi.w	80004ce <__udivmoddi4+0x2be>
 8000334:	468e      	mov	lr, r1
 8000336:	1a1b      	subs	r3, r3, r0
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	fb09 f900 	mul.w	r9, r9, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800034a:	45a1      	cmp	r9, r4
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x14e>
 800034e:	192c      	adds	r4, r5, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x14c>
 8000356:	45a1      	cmp	r9, r4
 8000358:	f200 80b6 	bhi.w	80004c8 <__udivmoddi4+0x2b8>
 800035c:	4618      	mov	r0, r3
 800035e:	eba4 0409 	sub.w	r4, r4, r9
 8000362:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000366:	e79e      	b.n	80002a6 <__udivmoddi4+0x96>
 8000368:	f1c7 0520 	rsb	r5, r7, #32
 800036c:	40bb      	lsls	r3, r7
 800036e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa21 f405 	lsr.w	r4, r1, r5
 800037a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800037e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000382:	fa1f f88c 	uxth.w	r8, ip
 8000386:	fb0e 4419 	mls	r4, lr, r9, r4
 800038a:	fa20 f305 	lsr.w	r3, r0, r5
 800038e:	40b9      	lsls	r1, r7
 8000390:	fb09 fa08 	mul.w	sl, r9, r8
 8000394:	4319      	orrs	r1, r3
 8000396:	0c0b      	lsrs	r3, r1, #16
 8000398:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800039c:	45a2      	cmp	sl, r4
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f307 	lsl.w	r3, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2b4>
 80003b4:	45a2      	cmp	sl, r4
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2b4>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4464      	add	r4, ip
 80003c0:	eba4 040a 	sub.w	r4, r4, sl
 80003c4:	fbb4 f0fe 	udiv	r0, r4, lr
 80003c8:	fb0e 4410 	mls	r4, lr, r0, r4
 80003cc:	fb00 fa08 	mul.w	sl, r0, r8
 80003d0:	b289      	uxth	r1, r1
 80003d2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80003d6:	45a2      	cmp	sl, r4
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x1dc>
 80003da:	eb1c 0404 	adds.w	r4, ip, r4
 80003de:	f100 31ff 	add.w	r1, r0, #4294967295
 80003e2:	d26b      	bcs.n	80004bc <__udivmoddi4+0x2ac>
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d969      	bls.n	80004bc <__udivmoddi4+0x2ac>
 80003e8:	3802      	subs	r0, #2
 80003ea:	4464      	add	r4, ip
 80003ec:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003f0:	fba0 8902 	umull	r8, r9, r0, r2
 80003f4:	eba4 040a 	sub.w	r4, r4, sl
 80003f8:	454c      	cmp	r4, r9
 80003fa:	4641      	mov	r1, r8
 80003fc:	46ce      	mov	lr, r9
 80003fe:	d354      	bcc.n	80004aa <__udivmoddi4+0x29a>
 8000400:	d051      	beq.n	80004a6 <__udivmoddi4+0x296>
 8000402:	2e00      	cmp	r6, #0
 8000404:	d069      	beq.n	80004da <__udivmoddi4+0x2ca>
 8000406:	1a5a      	subs	r2, r3, r1
 8000408:	eb64 040e 	sbc.w	r4, r4, lr
 800040c:	fa04 f505 	lsl.w	r5, r4, r5
 8000410:	fa22 f307 	lsr.w	r3, r2, r7
 8000414:	40fc      	lsrs	r4, r7
 8000416:	431d      	orrs	r5, r3
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	4095      	lsls	r5, r2
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	fa21 f003 	lsr.w	r0, r1, r3
 800042a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800042e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000432:	fa1f f985 	uxth.w	r9, r5
 8000436:	fb08 0017 	mls	r0, r8, r7, r0
 800043a:	fa24 f303 	lsr.w	r3, r4, r3
 800043e:	4091      	lsls	r1, r2
 8000440:	fb07 fc09 	mul.w	ip, r7, r9
 8000444:	430b      	orrs	r3, r1
 8000446:	0c19      	lsrs	r1, r3, #16
 8000448:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800044c:	458c      	cmp	ip, r1
 800044e:	fa04 f402 	lsl.w	r4, r4, r2
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x254>
 8000454:	1869      	adds	r1, r5, r1
 8000456:	f107 30ff 	add.w	r0, r7, #4294967295
 800045a:	d231      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 800045c:	458c      	cmp	ip, r1
 800045e:	d92f      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000460:	3f02      	subs	r7, #2
 8000462:	4429      	add	r1, r5
 8000464:	eba1 010c 	sub.w	r1, r1, ip
 8000468:	fbb1 f0f8 	udiv	r0, r1, r8
 800046c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000470:	fb00 fe09 	mul.w	lr, r0, r9
 8000474:	b299      	uxth	r1, r3
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	458e      	cmp	lr, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 33ff 	add.w	r3, r0, #4294967295
 8000484:	d218      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000486:	458e      	cmp	lr, r1
 8000488:	d916      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	eba1 010e 	sub.w	r1, r1, lr
 8000492:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000496:	e73a      	b.n	800030e <__udivmoddi4+0xfe>
 8000498:	4637      	mov	r7, r6
 800049a:	4630      	mov	r0, r6
 800049c:	e708      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049e:	460f      	mov	r7, r1
 80004a0:	e6e6      	b.n	8000270 <__udivmoddi4+0x60>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e6fb      	b.n	800029e <__udivmoddi4+0x8e>
 80004a6:	4543      	cmp	r3, r8
 80004a8:	d2ab      	bcs.n	8000402 <__udivmoddi4+0x1f2>
 80004aa:	ebb8 0102 	subs.w	r1, r8, r2
 80004ae:	eb69 020c 	sbc.w	r2, r9, ip
 80004b2:	3801      	subs	r0, #1
 80004b4:	4696      	mov	lr, r2
 80004b6:	e7a4      	b.n	8000402 <__udivmoddi4+0x1f2>
 80004b8:	4618      	mov	r0, r3
 80004ba:	e7e8      	b.n	800048e <__udivmoddi4+0x27e>
 80004bc:	4608      	mov	r0, r1
 80004be:	e795      	b.n	80003ec <__udivmoddi4+0x1dc>
 80004c0:	4607      	mov	r7, r0
 80004c2:	e7cf      	b.n	8000464 <__udivmoddi4+0x254>
 80004c4:	4681      	mov	r9, r0
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c8:	3802      	subs	r0, #2
 80004ca:	442c      	add	r4, r5
 80004cc:	e747      	b.n	800035e <__udivmoddi4+0x14e>
 80004ce:	f1ae 0e02 	sub.w	lr, lr, #2
 80004d2:	442b      	add	r3, r5
 80004d4:	e72f      	b.n	8000336 <__udivmoddi4+0x126>
 80004d6:	4638      	mov	r0, r7
 80004d8:	e707      	b.n	80002ea <__udivmoddi4+0xda>
 80004da:	4637      	mov	r7, r6
 80004dc:	e6e8      	b.n	80002b0 <__udivmoddi4+0xa0>
 80004de:	bf00      	nop

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <LCD_Send>:
 *
 * Aciona pino enable, espera 15ms, desaciona pino enable
 *
 * @retval Nenhum
 */
void LCD_Send() {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CTRL_PINS, EN, 1);
 80004e8:	2201      	movs	r2, #1
 80004ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004ee:	4807      	ldr	r0, [pc, #28]	; (800050c <LCD_Send+0x28>)
 80004f0:	f001 f97b 	bl	80017ea <HAL_GPIO_WritePin>
	HAL_Delay(15);
 80004f4:	200f      	movs	r0, #15
 80004f6:	f000 fcf7 	bl	8000ee8 <HAL_Delay>
	HAL_GPIO_WritePin(CTRL_PINS, EN, 0);
 80004fa:	2200      	movs	r2, #0
 80004fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000500:	4802      	ldr	r0, [pc, #8]	; (800050c <LCD_Send+0x28>)
 8000502:	f001 f972 	bl	80017ea <HAL_GPIO_WritePin>
}
 8000506:	bf00      	nop
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40010c00 	.word	0x40010c00

08000510 <LCD_Write>:
 *
 * @retval Nenhum
 * @param[in] data byte a ser enviado
 * @param[in] is_data 1 se for dado, 0 se for instrução
 */
void LCD_Write(uint8_t data, bool is_data) {
 8000510:	b580      	push	{r7, lr}
 8000512:	b084      	sub	sp, #16
 8000514:	af00      	add	r7, sp, #0
 8000516:	4603      	mov	r3, r0
 8000518:	460a      	mov	r2, r1
 800051a:	71fb      	strb	r3, [r7, #7]
 800051c:	4613      	mov	r3, r2
 800051e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(CTRL_PINS, RS, is_data);  //instrução / data
 8000520:	79bb      	ldrb	r3, [r7, #6]
 8000522:	461a      	mov	r2, r3
 8000524:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000528:	4825      	ldr	r0, [pc, #148]	; (80005c0 <LCD_Write+0xb0>)
 800052a:	f001 f95e 	bl	80017ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CTRL_PINS, RW, 0);		//escrita
 800052e:	2200      	movs	r2, #0
 8000530:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000534:	4822      	ldr	r0, [pc, #136]	; (80005c0 <LCD_Write+0xb0>)
 8000536:	f001 f958 	bl	80017ea <HAL_GPIO_WritePin>

	for (uint8_t i = 0; i < 4; i++) //nibble mais significativo
 800053a:	2300      	movs	r3, #0
 800053c:	73fb      	strb	r3, [r7, #15]
 800053e:	e017      	b.n	8000570 <LCD_Write+0x60>
			{
		HAL_GPIO_WritePin(DATA_PINS,  (uint16_t) FRST_PIN << i,
 8000540:	7bfb      	ldrb	r3, [r7, #15]
 8000542:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000546:	fa02 f303 	lsl.w	r3, r2, r3
 800054a:	b299      	uxth	r1, r3
				data & (1 << (i + 4)));
 800054c:	7bfb      	ldrb	r3, [r7, #15]
 800054e:	3304      	adds	r3, #4
 8000550:	2201      	movs	r2, #1
 8000552:	fa02 f303 	lsl.w	r3, r2, r3
 8000556:	b25a      	sxtb	r2, r3
 8000558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055c:	4013      	ands	r3, r2
 800055e:	b25b      	sxtb	r3, r3
		HAL_GPIO_WritePin(DATA_PINS,  (uint16_t) FRST_PIN << i,
 8000560:	b2db      	uxtb	r3, r3
 8000562:	461a      	mov	r2, r3
 8000564:	4816      	ldr	r0, [pc, #88]	; (80005c0 <LCD_Write+0xb0>)
 8000566:	f001 f940 	bl	80017ea <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 4; i++) //nibble mais significativo
 800056a:	7bfb      	ldrb	r3, [r7, #15]
 800056c:	3301      	adds	r3, #1
 800056e:	73fb      	strb	r3, [r7, #15]
 8000570:	7bfb      	ldrb	r3, [r7, #15]
 8000572:	2b03      	cmp	r3, #3
 8000574:	d9e4      	bls.n	8000540 <LCD_Write+0x30>
		//00100111
	}

	LCD_Send();
 8000576:	f7ff ffb5 	bl	80004e4 <LCD_Send>

	for (uint8_t i = 0; i < 4; i++) //nibble menos significativo
 800057a:	2300      	movs	r3, #0
 800057c:	73bb      	strb	r3, [r7, #14]
 800057e:	e016      	b.n	80005ae <LCD_Write+0x9e>
			{
		HAL_GPIO_WritePin(DATA_PINS, (uint16_t) FRST_PIN << i, data & (1 << i));
 8000580:	7bbb      	ldrb	r3, [r7, #14]
 8000582:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	b299      	uxth	r1, r3
 800058c:	7bbb      	ldrb	r3, [r7, #14]
 800058e:	2201      	movs	r2, #1
 8000590:	fa02 f303 	lsl.w	r3, r2, r3
 8000594:	b25a      	sxtb	r2, r3
 8000596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059a:	4013      	ands	r3, r2
 800059c:	b25b      	sxtb	r3, r3
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	461a      	mov	r2, r3
 80005a2:	4807      	ldr	r0, [pc, #28]	; (80005c0 <LCD_Write+0xb0>)
 80005a4:	f001 f921 	bl	80017ea <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 4; i++) //nibble menos significativo
 80005a8:	7bbb      	ldrb	r3, [r7, #14]
 80005aa:	3301      	adds	r3, #1
 80005ac:	73bb      	strb	r3, [r7, #14]
 80005ae:	7bbb      	ldrb	r3, [r7, #14]
 80005b0:	2b03      	cmp	r3, #3
 80005b2:	d9e5      	bls.n	8000580 <LCD_Write+0x70>
	}

	LCD_Send();
 80005b4:	f7ff ff96 	bl	80004e4 <LCD_Send>
}
 80005b8:	bf00      	nop
 80005ba:	3710      	adds	r7, #16
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	40010c00 	.word	0x40010c00

080005c4 <LCD_Write_Buffer>:
 *
 *
 * @retval Nenhum
 * @param[in] *data string a ser enviado
 */
void LCD_Write_Buffer(uint8_t *data) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < *data!= '\0'; ++i) {
 80005cc:	2300      	movs	r3, #0
 80005ce:	73fb      	strb	r3, [r7, #15]
 80005d0:	e069      	b.n	80006a6 <LCD_Write_Buffer+0xe2>
		if(i == 17)
 80005d2:	7bfb      	ldrb	r3, [r7, #15]
 80005d4:	2b11      	cmp	r3, #17
 80005d6:	d103      	bne.n	80005e0 <LCD_Write_Buffer+0x1c>
		{
			LCD_Write(0xC0, 0);
 80005d8:	2100      	movs	r1, #0
 80005da:	20c0      	movs	r0, #192	; 0xc0
 80005dc:	f7ff ff98 	bl	8000510 <LCD_Write>
		}
		//caracter espciais
		switch (*data) {
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2bc3      	cmp	r3, #195	; 0xc3
 80005e6:	d152      	bne.n	800068e <LCD_Write_Buffer+0xca>
			case 195:
				data++;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	3301      	adds	r3, #1
 80005ec:	607b      	str	r3, [r7, #4]
				switch (*data) {
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	3ba1      	subs	r3, #161	; 0xa1
 80005f4:	2b14      	cmp	r3, #20
 80005f6:	d846      	bhi.n	8000686 <LCD_Write_Buffer+0xc2>
 80005f8:	a201      	add	r2, pc, #4	; (adr r2, 8000600 <LCD_Write_Buffer+0x3c>)
 80005fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005fe:	bf00      	nop
 8000600:	08000655 	.word	0x08000655
 8000604:	08000687 	.word	0x08000687
 8000608:	08000673 	.word	0x08000673
 800060c:	08000687 	.word	0x08000687
 8000610:	08000687 	.word	0x08000687
 8000614:	08000687 	.word	0x08000687
 8000618:	08000669 	.word	0x08000669
 800061c:	08000687 	.word	0x08000687
 8000620:	0800065f 	.word	0x0800065f
 8000624:	08000687 	.word	0x08000687
 8000628:	08000687 	.word	0x08000687
 800062c:	08000687 	.word	0x08000687
 8000630:	08000687 	.word	0x08000687
 8000634:	08000687 	.word	0x08000687
 8000638:	08000687 	.word	0x08000687
 800063c:	08000687 	.word	0x08000687
 8000640:	08000687 	.word	0x08000687
 8000644:	08000687 	.word	0x08000687
 8000648:	08000687 	.word	0x08000687
 800064c:	08000687 	.word	0x08000687
 8000650:	0800067d 	.word	0x0800067d
					case 161:
						LCD_Write(0, 1);
 8000654:	2101      	movs	r1, #1
 8000656:	2000      	movs	r0, #0
 8000658:	f7ff ff5a 	bl	8000510 <LCD_Write>
						break;
 800065c:	e013      	b.n	8000686 <LCD_Write_Buffer+0xc2>
					case 169:
						LCD_Write(1, 1);
 800065e:	2101      	movs	r1, #1
 8000660:	2001      	movs	r0, #1
 8000662:	f7ff ff55 	bl	8000510 <LCD_Write>
						break;
 8000666:	e00e      	b.n	8000686 <LCD_Write_Buffer+0xc2>
					case 167:
						LCD_Write(2, 1);
 8000668:	2101      	movs	r1, #1
 800066a:	2002      	movs	r0, #2
 800066c:	f7ff ff50 	bl	8000510 <LCD_Write>
						break;
 8000670:	e009      	b.n	8000686 <LCD_Write_Buffer+0xc2>
					case 163:
						LCD_Write(3, 1);
 8000672:	2101      	movs	r1, #1
 8000674:	2003      	movs	r0, #3
 8000676:	f7ff ff4b 	bl	8000510 <LCD_Write>
						break;
 800067a:	e004      	b.n	8000686 <LCD_Write_Buffer+0xc2>
					case 181:
						LCD_Write(4, 1);
 800067c:	2101      	movs	r1, #1
 800067e:	2004      	movs	r0, #4
 8000680:	f7ff ff46 	bl	8000510 <LCD_Write>
						break;
 8000684:	bf00      	nop
				}
				data++;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	3301      	adds	r3, #1
 800068a:	607b      	str	r3, [r7, #4]
				break;
 800068c:	e008      	b.n	80006a0 <LCD_Write_Buffer+0xdc>
			default:
				LCD_Write(*data++, 1);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	1c5a      	adds	r2, r3, #1
 8000692:	607a      	str	r2, [r7, #4]
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2101      	movs	r1, #1
 8000698:	4618      	mov	r0, r3
 800069a:	f7ff ff39 	bl	8000510 <LCD_Write>
				break;
 800069e:	bf00      	nop
	for (uint8_t i = 0; i < *data!= '\0'; ++i) {
 80006a0:	7bfb      	ldrb	r3, [r7, #15]
 80006a2:	3301      	adds	r3, #1
 80006a4:	73fb      	strb	r3, [r7, #15]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	7bfa      	ldrb	r2, [r7, #15]
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d390      	bcc.n	80005d2 <LCD_Write_Buffer+0xe>
		}
	}
}
 80006b0:	bf00      	nop
 80006b2:	3710      	adds	r7, #16
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <LCD_Clear>:
/**
 * @brief limpa display e retorna cursor para primeira linha
 *
 * @retval Nenhum
 */
void LCD_Clear(){
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
	LCD_Write(0x01, 0);
 80006bc:	2100      	movs	r1, #0
 80006be:	2001      	movs	r0, #1
 80006c0:	f7ff ff26 	bl	8000510 <LCD_Write>
}
 80006c4:	bf00      	nop
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <LCD_Create_Custom_Char>:
 *
 * @retval Nenhum
 * @param[in] loc localização para escrever o caracter
 * @param[in] *c ponteiro para o vetor de 8 bytes do caracter
 */
void LCD_Create_Custom_Char(uint8_t loc, uint8_t *c) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	6039      	str	r1, [r7, #0]
 80006d2:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	if (loc < 8) {
 80006d4:	79fb      	ldrb	r3, [r7, #7]
 80006d6:	2b07      	cmp	r3, #7
 80006d8:	d819      	bhi.n	800070e <LCD_Create_Custom_Char+0x46>
		LCD_Write(0x40 + (loc * 8), 0); /* aponta para 0x40 + loc * 8 */
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	3308      	adds	r3, #8
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	00db      	lsls	r3, r3, #3
 80006e2:	b2db      	uxtb	r3, r3
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ff12 	bl	8000510 <LCD_Write>
		for (i = 0; i < 8; i++) /* escreve 8 bytes de cada caracter */
 80006ec:	2300      	movs	r3, #0
 80006ee:	73fb      	strb	r3, [r7, #15]
 80006f0:	e00a      	b.n	8000708 <LCD_Create_Custom_Char+0x40>
			LCD_Write(c[i], 1);
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	683a      	ldr	r2, [r7, #0]
 80006f6:	4413      	add	r3, r2
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	2101      	movs	r1, #1
 80006fc:	4618      	mov	r0, r3
 80006fe:	f7ff ff07 	bl	8000510 <LCD_Write>
		for (i = 0; i < 8; i++) /* escreve 8 bytes de cada caracter */
 8000702:	7bfb      	ldrb	r3, [r7, #15]
 8000704:	3301      	adds	r3, #1
 8000706:	73fb      	strb	r3, [r7, #15]
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	2b07      	cmp	r3, #7
 800070c:	d9f1      	bls.n	80006f2 <LCD_Create_Custom_Char+0x2a>
	}
}
 800070e:	bf00      	nop
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
	...

08000718 <LCD_Init_Custom_Characters>:
 *
 *	Define vetor de caracteres customizados e escreve na CGRAM
 *
 * @retval Nenhum
 */
void LCD_Init_Custom_Characters() {
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	; 0x28
 800071c:	af00      	add	r7, sp, #0
	uint8_t character1[8] = { 0x02, 0x04, 0x0E, 0x01, 0x0F, 0x11, 0x0F,
 800071e:	4a21      	ldr	r2, [pc, #132]	; (80007a4 <LCD_Init_Custom_Characters+0x8c>)
 8000720:	f107 0320 	add.w	r3, r7, #32
 8000724:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000728:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	uint8_t character2[8] = { 0x02, 0x04, 0x0E, 0x11, 0x1F, 0x10, 0x0E,
 800072c:	4a1e      	ldr	r2, [pc, #120]	; (80007a8 <LCD_Init_Custom_Characters+0x90>)
 800072e:	f107 0318 	add.w	r3, r7, #24
 8000732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000736:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	uint8_t character3[8] = { 0x00, 0x0E, 0x10, 0x10, 0x11, 0x0E, 0x04,
 800073a:	4a1c      	ldr	r2, [pc, #112]	; (80007ac <LCD_Init_Custom_Characters+0x94>)
 800073c:	f107 0310 	add.w	r3, r7, #16
 8000740:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000744:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	uint8_t character4[8] = { 0x1F, 0x00, 0x0E, 0x01, 0x0F, 0x11, 0x0F,
 8000748:	4a19      	ldr	r2, [pc, #100]	; (80007b0 <LCD_Init_Custom_Characters+0x98>)
 800074a:	f107 0308 	add.w	r3, r7, #8
 800074e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000752:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	uint8_t character5[8] = { 0x1F, 0x00, 0x0E, 0x11, 0x11, 0x11, 0x0E,
 8000756:	4a17      	ldr	r2, [pc, #92]	; (80007b4 <LCD_Init_Custom_Characters+0x9c>)
 8000758:	463b      	mov	r3, r7
 800075a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800075e:	e883 0003 	stmia.w	r3, {r0, r1}
			0x00 };
	LCD_Create_Custom_Char(0, character1);
 8000762:	f107 0320 	add.w	r3, r7, #32
 8000766:	4619      	mov	r1, r3
 8000768:	2000      	movs	r0, #0
 800076a:	f7ff ffad 	bl	80006c8 <LCD_Create_Custom_Char>
	LCD_Create_Custom_Char(1, character2);
 800076e:	f107 0318 	add.w	r3, r7, #24
 8000772:	4619      	mov	r1, r3
 8000774:	2001      	movs	r0, #1
 8000776:	f7ff ffa7 	bl	80006c8 <LCD_Create_Custom_Char>
	LCD_Create_Custom_Char(2, character3);
 800077a:	f107 0310 	add.w	r3, r7, #16
 800077e:	4619      	mov	r1, r3
 8000780:	2002      	movs	r0, #2
 8000782:	f7ff ffa1 	bl	80006c8 <LCD_Create_Custom_Char>
	LCD_Create_Custom_Char(3, character4);
 8000786:	f107 0308 	add.w	r3, r7, #8
 800078a:	4619      	mov	r1, r3
 800078c:	2003      	movs	r0, #3
 800078e:	f7ff ff9b 	bl	80006c8 <LCD_Create_Custom_Char>
	LCD_Create_Custom_Char(4, character5);
 8000792:	463b      	mov	r3, r7
 8000794:	4619      	mov	r1, r3
 8000796:	2004      	movs	r0, #4
 8000798:	f7ff ff96 	bl	80006c8 <LCD_Create_Custom_Char>
}
 800079c:	bf00      	nop
 800079e:	3728      	adds	r7, #40	; 0x28
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	08004670 	.word	0x08004670
 80007a8:	08004678 	.word	0x08004678
 80007ac:	08004680 	.word	0x08004680
 80007b0:	08004688 	.word	0x08004688
 80007b4:	08004690 	.word	0x08004690

080007b8 <LCD_Init>:
 *	Escreve deslocando a mensagem para a esquerda
 *	Inicializa caracteres especiais
 *
 * @retval Nenhum
 */
void LCD_Init() {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	HAL_Delay(15);
 80007bc:	200f      	movs	r0, #15
 80007be:	f000 fb93 	bl	8000ee8 <HAL_Delay>
	LCD_Write(0x03, 0); // 1
 80007c2:	2100      	movs	r1, #0
 80007c4:	2003      	movs	r0, #3
 80007c6:	f7ff fea3 	bl	8000510 <LCD_Write>
	LCD_Write(0x03, 0); // 2
 80007ca:	2100      	movs	r1, #0
 80007cc:	2003      	movs	r0, #3
 80007ce:	f7ff fe9f 	bl	8000510 <LCD_Write>
	LCD_Write(0x03, 0); // 3
 80007d2:	2100      	movs	r1, #0
 80007d4:	2003      	movs	r0, #3
 80007d6:	f7ff fe9b 	bl	8000510 <LCD_Write>
	LCD_Write(0x02, 0); // 4
 80007da:	2100      	movs	r1, #0
 80007dc:	2002      	movs	r0, #2
 80007de:	f7ff fe97 	bl	8000510 <LCD_Write>
	LCD_Write(0x02, 0); // 5
 80007e2:	2100      	movs	r1, #0
 80007e4:	2002      	movs	r0, #2
 80007e6:	f7ff fe93 	bl	8000510 <LCD_Write>
	LCD_Write(0x08, 0); // 6
 80007ea:	2100      	movs	r1, #0
 80007ec:	2008      	movs	r0, #8
 80007ee:	f7ff fe8f 	bl	8000510 <LCD_Write>
	LCD_Write(0x00, 0); // 7
 80007f2:	2100      	movs	r1, #0
 80007f4:	2000      	movs	r0, #0
 80007f6:	f7ff fe8b 	bl	8000510 <LCD_Write>
	LCD_Write(0x08, 0); // 8
 80007fa:	2100      	movs	r1, #0
 80007fc:	2008      	movs	r0, #8
 80007fe:	f7ff fe87 	bl	8000510 <LCD_Write>
	LCD_Write(0x00, 0); // 9
 8000802:	2100      	movs	r1, #0
 8000804:	2000      	movs	r0, #0
 8000806:	f7ff fe83 	bl	8000510 <LCD_Write>
	LCD_Write(0x01, 0); // 10
 800080a:	2100      	movs	r1, #0
 800080c:	2001      	movs	r0, #1
 800080e:	f7ff fe7f 	bl	8000510 <LCD_Write>
	LCD_Write(0x00, 0); // 11
 8000812:	2100      	movs	r1, #0
 8000814:	2000      	movs	r0, #0
 8000816:	f7ff fe7b 	bl	8000510 <LCD_Write>
	LCD_Write(0x01, 0); // 12
 800081a:	2100      	movs	r1, #0
 800081c:	2001      	movs	r0, #1
 800081e:	f7ff fe77 	bl	8000510 <LCD_Write>

	LCD_Write(0x28, 0); //2 linhas 5x7 (4 bits)
 8000822:	2100      	movs	r1, #0
 8000824:	2028      	movs	r0, #40	; 0x28
 8000826:	f7ff fe73 	bl	8000510 <LCD_Write>
	LCD_Write(0x0E, 0); //Display aceso c/ cursor fixo
 800082a:	2100      	movs	r1, #0
 800082c:	200e      	movs	r0, #14
 800082e:	f7ff fe6f 	bl	8000510 <LCD_Write>
	LCD_Write(0x06, 0); //Escreve deslocando a mensagem para a esquerda
 8000832:	2100      	movs	r1, #0
 8000834:	2006      	movs	r0, #6
 8000836:	f7ff fe6b 	bl	8000510 <LCD_Write>

	LCD_Init_Custom_Characters();
 800083a:	f7ff ff6d 	bl	8000718 <LCD_Init_Custom_Characters>
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
	...

08000844 <CAPSULE_Verify_Insertion>:
//	WATER_Type water_type;
//	float water_time;
//	float water_temp;
//	float co2_time;
CAPSULE_Recipe_TypeDef CAPSULE_Verify_Insertion()
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b08b      	sub	sp, #44	; 0x2c
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	uint8_t bit_0 = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_BN1_BIT_0);
 800084c:	2108      	movs	r1, #8
 800084e:	481c      	ldr	r0, [pc, #112]	; (80008c0 <CAPSULE_Verify_Insertion+0x7c>)
 8000850:	f000 ffb4 	bl	80017bc <HAL_GPIO_ReadPin>
 8000854:	4603      	mov	r3, r0
 8000856:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t bit_1 = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_BN1_BIT_1);
 800085a:	2110      	movs	r1, #16
 800085c:	4818      	ldr	r0, [pc, #96]	; (80008c0 <CAPSULE_Verify_Insertion+0x7c>)
 800085e:	f000 ffad 	bl	80017bc <HAL_GPIO_ReadPin>
 8000862:	4603      	mov	r3, r0
 8000864:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t bit_2 = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_BN1_BIT_2);
 8000868:	2120      	movs	r1, #32
 800086a:	4815      	ldr	r0, [pc, #84]	; (80008c0 <CAPSULE_Verify_Insertion+0x7c>)
 800086c:	f000 ffa6 	bl	80017bc <HAL_GPIO_ReadPin>
 8000870:	4603      	mov	r3, r0
 8000872:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	CAPSULE_Type recipe_type = bit_0 | (bit_1 << 1) | (bit_2 << 2);
 8000876:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800087a:	005b      	lsls	r3, r3, #1
 800087c:	b25a      	sxtb	r2, r3
 800087e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000882:	4313      	orrs	r3, r2
 8000884:	b25a      	sxtb	r2, r3
 8000886:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	b25b      	sxtb	r3, r3
 800088e:	4313      	orrs	r3, r2
 8000890:	b25b      	sxtb	r3, r3
 8000892:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
//			RECIPE_SPARKLINK_WATER_DATA(recipe);
//			break;
//		default:
//			break;
//	}
	INIT_EMPLOYEE (emp);
 8000896:	2300      	movs	r3, #0
 8000898:	61fb      	str	r3, [r7, #28]
 800089a:	4b0a      	ldr	r3, [pc, #40]	; (80008c4 <CAPSULE_Verify_Insertion+0x80>)
 800089c:	623b      	str	r3, [r7, #32]
	RECIPE_SPARKLINK_WATER_DATA(recipe);
 800089e:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <CAPSULE_Verify_Insertion+0x84>)
 80008a0:	f107 040c 	add.w	r4, r7, #12
 80008a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	return recipe;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	461c      	mov	r4, r3
 80008ae:	f107 030c 	add.w	r3, r7, #12
 80008b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	372c      	adds	r7, #44	; 0x2c
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd90      	pop	{r4, r7, pc}
 80008c0:	40010c00 	.word	0x40010c00
 80008c4:	08004698 	.word	0x08004698
 80008c8:	080046a0 	.word	0x080046a0

080008cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008d2:	f000 faa7 	bl	8000e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008d6:	f000 f829 	bl	800092c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008da:	f000 f8bd 	bl	8000a58 <MX_GPIO_Init>
  MX_ADC1_Init();
 80008de:	f000 f87d 	bl	80009dc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  //inicializa LCD em modo 4 bits
  LCD_Init();
 80008e2:	f7ff ff69 	bl	80007b8 <LCD_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint8_t current_state = STATE_SHOWING_CLOCK;
 80008e6:	2300      	movs	r3, #0
 80008e8:	75fb      	strb	r3, [r7, #23]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	switch (current_state) {
 80008ea:	7dfb      	ldrb	r3, [r7, #23]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d002      	beq.n	80008f6 <main+0x2a>
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d007      	beq.n	8000904 <main+0x38>
			break;
		case STATE_STARTING_PROCESS:
			current_state = STATE_Start_Process(capsule);
			break;
		default:
			break;
 80008f4:	e00d      	b.n	8000912 <main+0x46>
			capsule = STATE_Show_Clock();
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	4618      	mov	r0, r3
 80008fa:	f000 f931 	bl	8000b60 <STATE_Show_Clock>
			current_state = STATE_STARTING_PROCESS;
 80008fe:	2301      	movs	r3, #1
 8000900:	75fb      	strb	r3, [r7, #23]
			break;
 8000902:	e006      	b.n	8000912 <main+0x46>
			current_state = STATE_Start_Process(capsule);
 8000904:	1d3b      	adds	r3, r7, #4
 8000906:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000908:	f000 f962 	bl	8000bd0 <STATE_Start_Process>
 800090c:	4603      	mov	r3, r0
 800090e:	75fb      	strb	r3, [r7, #23]
			break;
 8000910:	bf00      	nop
	}
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000912:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000916:	4804      	ldr	r0, [pc, #16]	; (8000928 <main+0x5c>)
 8000918:	f000 ff7f 	bl	800181a <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 800091c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000920:	f000 fae2 	bl	8000ee8 <HAL_Delay>
	switch (current_state) {
 8000924:	e7e1      	b.n	80008ea <main+0x1e>
 8000926:	bf00      	nop
 8000928:	40011000 	.word	0x40011000

0800092c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b094      	sub	sp, #80	; 0x50
 8000930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000932:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000936:	2228      	movs	r2, #40	; 0x28
 8000938:	2100      	movs	r1, #0
 800093a:	4618      	mov	r0, r3
 800093c:	f001 fd1e 	bl	800237c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000950:	1d3b      	adds	r3, r7, #4
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
 800095a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800095c:	2302      	movs	r3, #2
 800095e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000960:	2301      	movs	r3, #1
 8000962:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000964:	2310      	movs	r3, #16
 8000966:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000968:	2302      	movs	r3, #2
 800096a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800096c:	2300      	movs	r3, #0
 800096e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000970:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000974:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000976:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800097a:	4618      	mov	r0, r3
 800097c:	f000 ff66 	bl	800184c <HAL_RCC_OscConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000986:	f000 f8e5 	bl	8000b54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800098a:	230f      	movs	r3, #15
 800098c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800098e:	2302      	movs	r3, #2
 8000990:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000992:	2300      	movs	r3, #0
 8000994:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800099a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009a0:	f107 0314 	add.w	r3, r7, #20
 80009a4:	2102      	movs	r1, #2
 80009a6:	4618      	mov	r0, r3
 80009a8:	f001 f9d0 	bl	8001d4c <HAL_RCC_ClockConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80009b2:	f000 f8cf 	bl	8000b54 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009b6:	2302      	movs	r3, #2
 80009b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80009ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009be:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	4618      	mov	r0, r3
 80009c4:	f001 fb2c 	bl	8002020 <HAL_RCCEx_PeriphCLKConfig>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80009ce:	f000 f8c1 	bl	8000b54 <Error_Handler>
  }
}
 80009d2:	bf00      	nop
 80009d4:	3750      	adds	r7, #80	; 0x50
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80009ec:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <MX_ADC1_Init+0x74>)
 80009ee:	4a19      	ldr	r2, [pc, #100]	; (8000a54 <MX_ADC1_Init+0x78>)
 80009f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009f2:	4b17      	ldr	r3, [pc, #92]	; (8000a50 <MX_ADC1_Init+0x74>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009f8:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <MX_ADC1_Init+0x74>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009fe:	4b14      	ldr	r3, [pc, #80]	; (8000a50 <MX_ADC1_Init+0x74>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a04:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <MX_ADC1_Init+0x74>)
 8000a06:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a0a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a0c:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <MX_ADC1_Init+0x74>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000a12:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <MX_ADC1_Init+0x74>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a18:	480d      	ldr	r0, [pc, #52]	; (8000a50 <MX_ADC1_Init+0x74>)
 8000a1a:	f000 fa87 	bl	8000f2c <HAL_ADC_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000a24:	f000 f896 	bl	8000b54 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a30:	2300      	movs	r3, #0
 8000a32:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	4619      	mov	r1, r3
 8000a38:	4805      	ldr	r0, [pc, #20]	; (8000a50 <MX_ADC1_Init+0x74>)
 8000a3a:	f000 fb4f 	bl	80010dc <HAL_ADC_ConfigChannel>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000a44:	f000 f886 	bl	8000b54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a48:	bf00      	nop
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20000294 	.word	0x20000294
 8000a54:	40012400 	.word	0x40012400

08000a58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b088      	sub	sp, #32
 8000a5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5e:	f107 0310 	add.w	r3, r7, #16
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	609a      	str	r2, [r3, #8]
 8000a6a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6c:	4b35      	ldr	r3, [pc, #212]	; (8000b44 <MX_GPIO_Init+0xec>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	4a34      	ldr	r2, [pc, #208]	; (8000b44 <MX_GPIO_Init+0xec>)
 8000a72:	f043 0310 	orr.w	r3, r3, #16
 8000a76:	6193      	str	r3, [r2, #24]
 8000a78:	4b32      	ldr	r3, [pc, #200]	; (8000b44 <MX_GPIO_Init+0xec>)
 8000a7a:	699b      	ldr	r3, [r3, #24]
 8000a7c:	f003 0310 	and.w	r3, r3, #16
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a84:	4b2f      	ldr	r3, [pc, #188]	; (8000b44 <MX_GPIO_Init+0xec>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	4a2e      	ldr	r2, [pc, #184]	; (8000b44 <MX_GPIO_Init+0xec>)
 8000a8a:	f043 0304 	orr.w	r3, r3, #4
 8000a8e:	6193      	str	r3, [r2, #24]
 8000a90:	4b2c      	ldr	r3, [pc, #176]	; (8000b44 <MX_GPIO_Init+0xec>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	f003 0304 	and.w	r3, r3, #4
 8000a98:	60bb      	str	r3, [r7, #8]
 8000a9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9c:	4b29      	ldr	r3, [pc, #164]	; (8000b44 <MX_GPIO_Init+0xec>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	4a28      	ldr	r2, [pc, #160]	; (8000b44 <MX_GPIO_Init+0xec>)
 8000aa2:	f043 0308 	orr.w	r3, r3, #8
 8000aa6:	6193      	str	r3, [r2, #24]
 8000aa8:	4b26      	ldr	r3, [pc, #152]	; (8000b44 <MX_GPIO_Init+0xec>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f003 0308 	and.w	r3, r3, #8
 8000ab0:	607b      	str	r3, [r7, #4]
 8000ab2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000aba:	4823      	ldr	r0, [pc, #140]	; (8000b48 <MX_GPIO_Init+0xf0>)
 8000abc:	f000 fe95 	bl	80017ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_RW_Pin|Display_EN_Pin|Display_D4_Pin|Display_D5_Pin
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 8000ac6:	4821      	ldr	r0, [pc, #132]	; (8000b4c <MX_GPIO_Init+0xf4>)
 8000ac8:	f000 fe8f 	bl	80017ea <HAL_GPIO_WritePin>
                          |Display_D6_Pin|Display_D7_Pin|Display_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000acc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ad0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2302      	movs	r3, #2
 8000adc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ade:	f107 0310 	add.w	r3, r7, #16
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4818      	ldr	r0, [pc, #96]	; (8000b48 <MX_GPIO_Init+0xf0>)
 8000ae6:	f000 fd0f 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_Cancelar_Pin Button_Decrease_Pin Button_Increase_Pin Button_Confirmar_Pin */
  GPIO_InitStruct.Pin = Button_Cancelar_Pin|Button_Decrease_Pin|Button_Increase_Pin|Button_Confirmar_Pin;
 8000aea:	f44f 53c3 	mov.w	r3, #6240	; 0x1860
 8000aee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af0:	2300      	movs	r3, #0
 8000af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af8:	f107 0310 	add.w	r3, r7, #16
 8000afc:	4619      	mov	r1, r3
 8000afe:	4814      	ldr	r0, [pc, #80]	; (8000b50 <MX_GPIO_Init+0xf8>)
 8000b00:	f000 fd02 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pins : Display_RW_Pin Display_EN_Pin Display_D4_Pin Display_D5_Pin
                           Display_D6_Pin Display_D7_Pin Display_RS_Pin */
  GPIO_InitStruct.Pin = Display_RW_Pin|Display_EN_Pin|Display_D4_Pin|Display_D5_Pin
 8000b04:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 8000b08:	613b      	str	r3, [r7, #16]
                          |Display_D6_Pin|Display_D7_Pin|Display_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b12:	2302      	movs	r3, #2
 8000b14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b16:	f107 0310 	add.w	r3, r7, #16
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	480b      	ldr	r0, [pc, #44]	; (8000b4c <MX_GPIO_Init+0xf4>)
 8000b1e:	f000 fcf3 	bl	8001508 <HAL_GPIO_Init>

  /*Configure GPIO pins : BN1_Bit_0_Pin BN1_bit_1_Pin BN1_bit_2_Pin Inserir_Capsula_Pin */
  GPIO_InitStruct.Pin = BN1_Bit_0_Pin|BN1_bit_1_Pin|BN1_bit_2_Pin|Inserir_Capsula_Pin;
 8000b22:	f44f 739c 	mov.w	r3, #312	; 0x138
 8000b26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b30:	f107 0310 	add.w	r3, r7, #16
 8000b34:	4619      	mov	r1, r3
 8000b36:	4805      	ldr	r0, [pc, #20]	; (8000b4c <MX_GPIO_Init+0xf4>)
 8000b38:	f000 fce6 	bl	8001508 <HAL_GPIO_Init>

}
 8000b3c:	bf00      	nop
 8000b3e:	3720      	adds	r7, #32
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40021000 	.word	0x40021000
 8000b48:	40011000 	.word	0x40011000
 8000b4c:	40010c00 	.word	0x40010c00
 8000b50:	40010800 	.word	0x40010800

08000b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr

08000b60 <STATE_Show_Clock>:

#include "states.h"


CAPSULE_Recipe_TypeDef STATE_Show_Clock()
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b08b      	sub	sp, #44	; 0x2c
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
	char hour[10];
	CAPSULE_Recipe_TypeDef capsule;
	uint8_t insert_button = 0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	while(1)
	{
		UTILS_get_Hour(hour);
 8000b6e:	f107 031c 	add.w	r3, r7, #28
 8000b72:	4618      	mov	r0, r3
 8000b74:	f000 f912 	bl	8000d9c <UTILS_get_Hour>
		LCD_Clear();
 8000b78:	f7ff fd9e 	bl	80006b8 <LCD_Clear>
		LCD_Write_Buffer(hour);
 8000b7c:	f107 031c 	add.w	r3, r7, #28
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff fd1f 	bl	80005c4 <LCD_Write_Buffer>

		//se botão de inserir capsula for inserido, verificar qual é a receita
		insert_button = HAL_GPIO_ReadPin(CAPSULE_BN1_PORT, CAPSULE_INSERT_BUTTON);
 8000b86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b8a:	4810      	ldr	r0, [pc, #64]	; (8000bcc <STATE_Show_Clock+0x6c>)
 8000b8c:	f000 fe16 	bl	80017bc <HAL_GPIO_ReadPin>
 8000b90:	4603      	mov	r3, r0
 8000b92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if(insert_button)
 8000b96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d004      	beq.n	8000ba8 <STATE_Show_Clock+0x48>
		{
			capsule = CAPSULE_Verify_Insertion();
 8000b9e:	f107 030c 	add.w	r3, r7, #12
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff fe4e 	bl	8000844 <CAPSULE_Verify_Insertion>
		}
		HAL_Delay(200);
 8000ba8:	20c8      	movs	r0, #200	; 0xc8
 8000baa:	f000 f99d 	bl	8000ee8 <HAL_Delay>

		//se tiver uma receita, retorna
		if(capsule.capsule_type != NONE_CAPSULE_TYPE ){
 8000bae:	7b3b      	ldrb	r3, [r7, #12]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d0dc      	beq.n	8000b6e <STATE_Show_Clock+0xe>

			return capsule;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	461c      	mov	r4, r3
 8000bb8:	f107 030c 	add.w	r3, r7, #12
 8000bbc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bbe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		}
	}
}
 8000bc2:	6878      	ldr	r0, [r7, #4]
 8000bc4:	372c      	adds	r7, #44	; 0x2c
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd90      	pop	{r4, r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40010c00 	.word	0x40010c00

08000bd0 <STATE_Start_Process>:


uint8_t STATE_Start_Process(CAPSULE_Recipe_TypeDef capsule)
{
 8000bd0:	b590      	push	{r4, r7, lr}
 8000bd2:	b085      	sub	sp, #20
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	463c      	mov	r4, r7
 8000bd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000bdc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000be0:	4803      	ldr	r0, [pc, #12]	; (8000bf0 <STATE_Start_Process+0x20>)
 8000be2:	f000 fe1a 	bl	800181a <HAL_GPIO_TogglePin>
		HAL_Delay(2000);
 8000be6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000bea:	f000 f97d 	bl	8000ee8 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000bee:	e7f5      	b.n	8000bdc <STATE_Start_Process+0xc>
 8000bf0:	40011000 	.word	0x40011000

08000bf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bfa:	4b15      	ldr	r3, [pc, #84]	; (8000c50 <HAL_MspInit+0x5c>)
 8000bfc:	699b      	ldr	r3, [r3, #24]
 8000bfe:	4a14      	ldr	r2, [pc, #80]	; (8000c50 <HAL_MspInit+0x5c>)
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	6193      	str	r3, [r2, #24]
 8000c06:	4b12      	ldr	r3, [pc, #72]	; (8000c50 <HAL_MspInit+0x5c>)
 8000c08:	699b      	ldr	r3, [r3, #24]
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	60bb      	str	r3, [r7, #8]
 8000c10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c12:	4b0f      	ldr	r3, [pc, #60]	; (8000c50 <HAL_MspInit+0x5c>)
 8000c14:	69db      	ldr	r3, [r3, #28]
 8000c16:	4a0e      	ldr	r2, [pc, #56]	; (8000c50 <HAL_MspInit+0x5c>)
 8000c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c1c:	61d3      	str	r3, [r2, #28]
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <HAL_MspInit+0x5c>)
 8000c20:	69db      	ldr	r3, [r3, #28]
 8000c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c2a:	4b0a      	ldr	r3, [pc, #40]	; (8000c54 <HAL_MspInit+0x60>)
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	4a04      	ldr	r2, [pc, #16]	; (8000c54 <HAL_MspInit+0x60>)
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bc80      	pop	{r7}
 8000c4e:	4770      	bx	lr
 8000c50:	40021000 	.word	0x40021000
 8000c54:	40010000 	.word	0x40010000

08000c58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c60:	f107 0310 	add.w	r3, r7, #16
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a14      	ldr	r2, [pc, #80]	; (8000cc4 <HAL_ADC_MspInit+0x6c>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d121      	bne.n	8000cbc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c78:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <HAL_ADC_MspInit+0x70>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a12      	ldr	r2, [pc, #72]	; (8000cc8 <HAL_ADC_MspInit+0x70>)
 8000c7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b10      	ldr	r3, [pc, #64]	; (8000cc8 <HAL_ADC_MspInit+0x70>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c90:	4b0d      	ldr	r3, [pc, #52]	; (8000cc8 <HAL_ADC_MspInit+0x70>)
 8000c92:	699b      	ldr	r3, [r3, #24]
 8000c94:	4a0c      	ldr	r2, [pc, #48]	; (8000cc8 <HAL_ADC_MspInit+0x70>)
 8000c96:	f043 0304 	orr.w	r3, r3, #4
 8000c9a:	6193      	str	r3, [r2, #24]
 8000c9c:	4b0a      	ldr	r3, [pc, #40]	; (8000cc8 <HAL_ADC_MspInit+0x70>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	f003 0304 	and.w	r3, r3, #4
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC1_IN0____P1_Pin|ADC1_IN1____T1_Pin|ADC1_IN2____T2_Pin|GPIO_PIN_3
 8000ca8:	231f      	movs	r3, #31
 8000caa:	613b      	str	r3, [r7, #16]
                          |ADC1_IN4____Buttons_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cac:	2303      	movs	r3, #3
 8000cae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb0:	f107 0310 	add.w	r3, r7, #16
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4805      	ldr	r0, [pc, #20]	; (8000ccc <HAL_ADC_MspInit+0x74>)
 8000cb8:	f000 fc26 	bl	8001508 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cbc:	bf00      	nop
 8000cbe:	3720      	adds	r7, #32
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40012400 	.word	0x40012400
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	40010800 	.word	0x40010800

08000cd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bc80      	pop	{r7}
 8000cda:	4770      	bx	lr

08000cdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce0:	e7fe      	b.n	8000ce0 <HardFault_Handler+0x4>

08000ce2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce6:	e7fe      	b.n	8000ce6 <MemManage_Handler+0x4>

08000ce8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cec:	e7fe      	b.n	8000cec <BusFault_Handler+0x4>

08000cee <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf2:	e7fe      	b.n	8000cf2 <UsageFault_Handler+0x4>

08000cf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr

08000d00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr

08000d0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr

08000d18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d1c:	f000 f8c8 	bl	8000eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d20:	bf00      	nop
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d2c:	4a14      	ldr	r2, [pc, #80]	; (8000d80 <_sbrk+0x5c>)
 8000d2e:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <_sbrk+0x60>)
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d38:	4b13      	ldr	r3, [pc, #76]	; (8000d88 <_sbrk+0x64>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d102      	bne.n	8000d46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d40:	4b11      	ldr	r3, [pc, #68]	; (8000d88 <_sbrk+0x64>)
 8000d42:	4a12      	ldr	r2, [pc, #72]	; (8000d8c <_sbrk+0x68>)
 8000d44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d46:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <_sbrk+0x64>)
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d207      	bcs.n	8000d64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d54:	f001 fa1a 	bl	800218c <__errno>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	230c      	movs	r3, #12
 8000d5c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d62:	e009      	b.n	8000d78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d64:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <_sbrk+0x64>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d6a:	4b07      	ldr	r3, [pc, #28]	; (8000d88 <_sbrk+0x64>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	4a05      	ldr	r2, [pc, #20]	; (8000d88 <_sbrk+0x64>)
 8000d74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d76:	68fb      	ldr	r3, [r7, #12]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3718      	adds	r7, #24
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20005000 	.word	0x20005000
 8000d84:	00000400 	.word	0x00000400
 8000d88:	20000264 	.word	0x20000264
 8000d8c:	200002d0 	.word	0x200002d0

08000d90 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr

08000d9c <UTILS_get_Hour>:
 *      Author: sandr
 */
#include "utils.h"

void UTILS_get_Hour(char* hour)
{
 8000d9c:	b590      	push	{r4, r7, lr}
 8000d9e:	b087      	sub	sp, #28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
	  struct tm *sTm;

	  time_t now = time (0);
 8000da4:	2000      	movs	r0, #0
 8000da6:	f002 f9c1 	bl	800312c <time>
 8000daa:	4603      	mov	r3, r0
 8000dac:	460c      	mov	r4, r1
 8000dae:	e9c7 3402 	strd	r3, r4, [r7, #8]
	  sTm = gmtime (&now);
 8000db2:	f107 0308 	add.w	r3, r7, #8
 8000db6:	4618      	mov	r0, r3
 8000db8:	f001 f9ee 	bl	8002198 <gmtime>
 8000dbc:	6178      	str	r0, [r7, #20]

	  strftime (hour, 9, "%H:%M:%S", sTm);
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	4a04      	ldr	r2, [pc, #16]	; (8000dd4 <UTILS_get_Hour+0x38>)
 8000dc2:	2109      	movs	r1, #9
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f002 f8fd 	bl	8002fc4 <strftime>
	  return;
 8000dca:	bf00      	nop
}
 8000dcc:	371c      	adds	r7, #28
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd90      	pop	{r4, r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	080046b0 	.word	0x080046b0

08000dd8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000dd8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000dda:	e003      	b.n	8000de4 <LoopCopyDataInit>

08000ddc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000ddc:	4b0b      	ldr	r3, [pc, #44]	; (8000e0c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000dde:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000de0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000de2:	3104      	adds	r1, #4

08000de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000de4:	480a      	ldr	r0, [pc, #40]	; (8000e10 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000de6:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000de8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000dea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000dec:	d3f6      	bcc.n	8000ddc <CopyDataInit>
  ldr r2, =_sbss
 8000dee:	4a0a      	ldr	r2, [pc, #40]	; (8000e18 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000df0:	e002      	b.n	8000df8 <LoopFillZerobss>

08000df2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000df2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000df4:	f842 3b04 	str.w	r3, [r2], #4

08000df8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000df8:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000dfa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000dfc:	d3f9      	bcc.n	8000df2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000dfe:	f7ff ffc7 	bl	8000d90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e02:	f001 fa87 	bl	8002314 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e06:	f7ff fd61 	bl	80008cc <main>
  bx lr
 8000e0a:	4770      	bx	lr
  ldr r3, =_sidata
 8000e0c:	08004bd8 	.word	0x08004bd8
  ldr r0, =_sdata
 8000e10:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000e14:	20000244 	.word	0x20000244
  ldr r2, =_sbss
 8000e18:	20000244 	.word	0x20000244
  ldr r3, = _ebss
 8000e1c:	200002cc 	.word	0x200002cc

08000e20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e20:	e7fe      	b.n	8000e20 <ADC1_2_IRQHandler>
	...

08000e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <HAL_Init+0x28>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a07      	ldr	r2, [pc, #28]	; (8000e4c <HAL_Init+0x28>)
 8000e2e:	f043 0310 	orr.w	r3, r3, #16
 8000e32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e34:	2003      	movs	r0, #3
 8000e36:	f000 fb33 	bl	80014a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f000 f808 	bl	8000e50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e40:	f7ff fed8 	bl	8000bf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e44:	2300      	movs	r3, #0
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40022000 	.word	0x40022000

08000e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e58:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <HAL_InitTick+0x54>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b12      	ldr	r3, [pc, #72]	; (8000ea8 <HAL_InitTick+0x58>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	4619      	mov	r1, r3
 8000e62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 fb3d 	bl	80014ee <HAL_SYSTICK_Config>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e00e      	b.n	8000e9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2b0f      	cmp	r3, #15
 8000e82:	d80a      	bhi.n	8000e9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e84:	2200      	movs	r2, #0
 8000e86:	6879      	ldr	r1, [r7, #4]
 8000e88:	f04f 30ff 	mov.w	r0, #4294967295
 8000e8c:	f000 fb13 	bl	80014b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e90:	4a06      	ldr	r2, [pc, #24]	; (8000eac <HAL_InitTick+0x5c>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e96:	2300      	movs	r3, #0
 8000e98:	e000      	b.n	8000e9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000004 	.word	0x20000004
 8000ea8:	2000000c 	.word	0x2000000c
 8000eac:	20000008 	.word	0x20000008

08000eb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb4:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <HAL_IncTick+0x1c>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4b05      	ldr	r3, [pc, #20]	; (8000ed0 <HAL_IncTick+0x20>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	4a03      	ldr	r2, [pc, #12]	; (8000ed0 <HAL_IncTick+0x20>)
 8000ec2:	6013      	str	r3, [r2, #0]
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr
 8000ecc:	2000000c 	.word	0x2000000c
 8000ed0:	200002c4 	.word	0x200002c4

08000ed4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed8:	4b02      	ldr	r3, [pc, #8]	; (8000ee4 <HAL_GetTick+0x10>)
 8000eda:	681b      	ldr	r3, [r3, #0]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr
 8000ee4:	200002c4 	.word	0x200002c4

08000ee8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ef0:	f7ff fff0 	bl	8000ed4 <HAL_GetTick>
 8000ef4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f00:	d005      	beq.n	8000f0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f02:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <HAL_Delay+0x40>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	461a      	mov	r2, r3
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f0e:	bf00      	nop
 8000f10:	f7ff ffe0 	bl	8000ed4 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d8f7      	bhi.n	8000f10 <HAL_Delay+0x28>
  {
  }
}
 8000f20:	bf00      	nop
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	2000000c 	.word	0x2000000c

08000f2c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f34:	2300      	movs	r3, #0
 8000f36:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d101      	bne.n	8000f4e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e0be      	b.n	80010cc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d109      	bne.n	8000f70 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2200      	movs	r2, #0
 8000f60:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff fe74 	bl	8000c58 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f000 f9ab 	bl	80012cc <ADC_ConversionStop_Disable>
 8000f76:	4603      	mov	r3, r0
 8000f78:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f7e:	f003 0310 	and.w	r3, r3, #16
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	f040 8099 	bne.w	80010ba <HAL_ADC_Init+0x18e>
 8000f88:	7dfb      	ldrb	r3, [r7, #23]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	f040 8095 	bne.w	80010ba <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f94:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f98:	f023 0302 	bic.w	r3, r3, #2
 8000f9c:	f043 0202 	orr.w	r2, r3, #2
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000fac:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	7b1b      	ldrb	r3, [r3, #12]
 8000fb2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000fb4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000fc4:	d003      	beq.n	8000fce <HAL_ADC_Init+0xa2>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d102      	bne.n	8000fd4 <HAL_ADC_Init+0xa8>
 8000fce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fd2:	e000      	b.n	8000fd6 <HAL_ADC_Init+0xaa>
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	7d1b      	ldrb	r3, [r3, #20]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d119      	bne.n	8001018 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	7b1b      	ldrb	r3, [r3, #12]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d109      	bne.n	8001000 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	3b01      	subs	r3, #1
 8000ff2:	035a      	lsls	r2, r3, #13
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ffc:	613b      	str	r3, [r7, #16]
 8000ffe:	e00b      	b.n	8001018 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001004:	f043 0220 	orr.w	r2, r3, #32
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001010:	f043 0201 	orr.w	r2, r3, #1
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	430a      	orrs	r2, r1
 800102a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	689a      	ldr	r2, [r3, #8]
 8001032:	4b28      	ldr	r3, [pc, #160]	; (80010d4 <HAL_ADC_Init+0x1a8>)
 8001034:	4013      	ands	r3, r2
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	6812      	ldr	r2, [r2, #0]
 800103a:	68b9      	ldr	r1, [r7, #8]
 800103c:	430b      	orrs	r3, r1
 800103e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001048:	d003      	beq.n	8001052 <HAL_ADC_Init+0x126>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	2b01      	cmp	r3, #1
 8001050:	d104      	bne.n	800105c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	691b      	ldr	r3, [r3, #16]
 8001056:	3b01      	subs	r3, #1
 8001058:	051b      	lsls	r3, r3, #20
 800105a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001062:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	68fa      	ldr	r2, [r7, #12]
 800106c:	430a      	orrs	r2, r1
 800106e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	689a      	ldr	r2, [r3, #8]
 8001076:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <HAL_ADC_Init+0x1ac>)
 8001078:	4013      	ands	r3, r2
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	429a      	cmp	r2, r3
 800107e:	d10b      	bne.n	8001098 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800108a:	f023 0303 	bic.w	r3, r3, #3
 800108e:	f043 0201 	orr.w	r2, r3, #1
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001096:	e018      	b.n	80010ca <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800109c:	f023 0312 	bic.w	r3, r3, #18
 80010a0:	f043 0210 	orr.w	r2, r3, #16
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ac:	f043 0201 	orr.w	r2, r3, #1
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80010b4:	2301      	movs	r3, #1
 80010b6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80010b8:	e007      	b.n	80010ca <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010be:	f043 0210 	orr.w	r2, r3, #16
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80010ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	ffe1f7fd 	.word	0xffe1f7fd
 80010d8:	ff1f0efe 	.word	0xff1f0efe

080010dc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010e6:	2300      	movs	r3, #0
 80010e8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d101      	bne.n	80010fc <HAL_ADC_ConfigChannel+0x20>
 80010f8:	2302      	movs	r3, #2
 80010fa:	e0dc      	b.n	80012b6 <HAL_ADC_ConfigChannel+0x1da>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2201      	movs	r2, #1
 8001100:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b06      	cmp	r3, #6
 800110a:	d81c      	bhi.n	8001146 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	4613      	mov	r3, r2
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	4413      	add	r3, r2
 800111c:	3b05      	subs	r3, #5
 800111e:	221f      	movs	r2, #31
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	4019      	ands	r1, r3
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	6818      	ldr	r0, [r3, #0]
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685a      	ldr	r2, [r3, #4]
 8001130:	4613      	mov	r3, r2
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	4413      	add	r3, r2
 8001136:	3b05      	subs	r3, #5
 8001138:	fa00 f203 	lsl.w	r2, r0, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	430a      	orrs	r2, r1
 8001142:	635a      	str	r2, [r3, #52]	; 0x34
 8001144:	e03c      	b.n	80011c0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b0c      	cmp	r3, #12
 800114c:	d81c      	bhi.n	8001188 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685a      	ldr	r2, [r3, #4]
 8001158:	4613      	mov	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	3b23      	subs	r3, #35	; 0x23
 8001160:	221f      	movs	r2, #31
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	43db      	mvns	r3, r3
 8001168:	4019      	ands	r1, r3
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	6818      	ldr	r0, [r3, #0]
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685a      	ldr	r2, [r3, #4]
 8001172:	4613      	mov	r3, r2
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	4413      	add	r3, r2
 8001178:	3b23      	subs	r3, #35	; 0x23
 800117a:	fa00 f203 	lsl.w	r2, r0, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	430a      	orrs	r2, r1
 8001184:	631a      	str	r2, [r3, #48]	; 0x30
 8001186:	e01b      	b.n	80011c0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	4613      	mov	r3, r2
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	4413      	add	r3, r2
 8001198:	3b41      	subs	r3, #65	; 0x41
 800119a:	221f      	movs	r2, #31
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	4019      	ands	r1, r3
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685a      	ldr	r2, [r3, #4]
 80011ac:	4613      	mov	r3, r2
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	4413      	add	r3, r2
 80011b2:	3b41      	subs	r3, #65	; 0x41
 80011b4:	fa00 f203 	lsl.w	r2, r0, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	430a      	orrs	r2, r1
 80011be:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b09      	cmp	r3, #9
 80011c6:	d91c      	bls.n	8001202 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	68d9      	ldr	r1, [r3, #12]
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	4613      	mov	r3, r2
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	4413      	add	r3, r2
 80011d8:	3b1e      	subs	r3, #30
 80011da:	2207      	movs	r2, #7
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	4019      	ands	r1, r3
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	6898      	ldr	r0, [r3, #8]
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4613      	mov	r3, r2
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	4413      	add	r3, r2
 80011f2:	3b1e      	subs	r3, #30
 80011f4:	fa00 f203 	lsl.w	r2, r0, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	430a      	orrs	r2, r1
 80011fe:	60da      	str	r2, [r3, #12]
 8001200:	e019      	b.n	8001236 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	6919      	ldr	r1, [r3, #16]
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4613      	mov	r3, r2
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	4413      	add	r3, r2
 8001212:	2207      	movs	r2, #7
 8001214:	fa02 f303 	lsl.w	r3, r2, r3
 8001218:	43db      	mvns	r3, r3
 800121a:	4019      	ands	r1, r3
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	6898      	ldr	r0, [r3, #8]
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	4613      	mov	r3, r2
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	4413      	add	r3, r2
 800122a:	fa00 f203 	lsl.w	r2, r0, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	430a      	orrs	r2, r1
 8001234:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2b10      	cmp	r3, #16
 800123c:	d003      	beq.n	8001246 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001242:	2b11      	cmp	r3, #17
 8001244:	d132      	bne.n	80012ac <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a1d      	ldr	r2, [pc, #116]	; (80012c0 <HAL_ADC_ConfigChannel+0x1e4>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d125      	bne.n	800129c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d126      	bne.n	80012ac <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	689a      	ldr	r2, [r3, #8]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800126c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2b10      	cmp	r3, #16
 8001274:	d11a      	bne.n	80012ac <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001276:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a13      	ldr	r2, [pc, #76]	; (80012c8 <HAL_ADC_ConfigChannel+0x1ec>)
 800127c:	fba2 2303 	umull	r2, r3, r2, r3
 8001280:	0c9a      	lsrs	r2, r3, #18
 8001282:	4613      	mov	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800128c:	e002      	b.n	8001294 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	3b01      	subs	r3, #1
 8001292:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d1f9      	bne.n	800128e <HAL_ADC_ConfigChannel+0x1b2>
 800129a:	e007      	b.n	80012ac <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012a0:	f043 0220 	orr.w	r2, r3, #32
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3714      	adds	r7, #20
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr
 80012c0:	40012400 	.word	0x40012400
 80012c4:	20000004 	.word	0x20000004
 80012c8:	431bde83 	.word	0x431bde83

080012cc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012d4:	2300      	movs	r3, #0
 80012d6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d127      	bne.n	8001336 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	689a      	ldr	r2, [r3, #8]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f022 0201 	bic.w	r2, r2, #1
 80012f4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80012f6:	f7ff fded 	bl	8000ed4 <HAL_GetTick>
 80012fa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80012fc:	e014      	b.n	8001328 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80012fe:	f7ff fde9 	bl	8000ed4 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d90d      	bls.n	8001328 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001310:	f043 0210 	orr.w	r2, r3, #16
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800131c:	f043 0201 	orr.w	r2, r3, #1
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	e007      	b.n	8001338 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	2b01      	cmp	r3, #1
 8001334:	d0e3      	beq.n	80012fe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001350:	4b0c      	ldr	r3, [pc, #48]	; (8001384 <__NVIC_SetPriorityGrouping+0x44>)
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001356:	68ba      	ldr	r2, [r7, #8]
 8001358:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800135c:	4013      	ands	r3, r2
 800135e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001368:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800136c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001370:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001372:	4a04      	ldr	r2, [pc, #16]	; (8001384 <__NVIC_SetPriorityGrouping+0x44>)
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	60d3      	str	r3, [r2, #12]
}
 8001378:	bf00      	nop
 800137a:	3714      	adds	r7, #20
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <__NVIC_GetPriorityGrouping+0x18>)
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	0a1b      	lsrs	r3, r3, #8
 8001392:	f003 0307 	and.w	r3, r3, #7
}
 8001396:	4618      	mov	r0, r3
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000ed00 	.word	0xe000ed00

080013a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	6039      	str	r1, [r7, #0]
 80013ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	db0a      	blt.n	80013ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	490c      	ldr	r1, [pc, #48]	; (80013f0 <__NVIC_SetPriority+0x4c>)
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	0112      	lsls	r2, r2, #4
 80013c4:	b2d2      	uxtb	r2, r2
 80013c6:	440b      	add	r3, r1
 80013c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013cc:	e00a      	b.n	80013e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	4908      	ldr	r1, [pc, #32]	; (80013f4 <__NVIC_SetPriority+0x50>)
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	f003 030f 	and.w	r3, r3, #15
 80013da:	3b04      	subs	r3, #4
 80013dc:	0112      	lsls	r2, r2, #4
 80013de:	b2d2      	uxtb	r2, r2
 80013e0:	440b      	add	r3, r1
 80013e2:	761a      	strb	r2, [r3, #24]
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	e000e100 	.word	0xe000e100
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b089      	sub	sp, #36	; 0x24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	60b9      	str	r1, [r7, #8]
 8001402:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f003 0307 	and.w	r3, r3, #7
 800140a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	f1c3 0307 	rsb	r3, r3, #7
 8001412:	2b04      	cmp	r3, #4
 8001414:	bf28      	it	cs
 8001416:	2304      	movcs	r3, #4
 8001418:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	3304      	adds	r3, #4
 800141e:	2b06      	cmp	r3, #6
 8001420:	d902      	bls.n	8001428 <NVIC_EncodePriority+0x30>
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	3b03      	subs	r3, #3
 8001426:	e000      	b.n	800142a <NVIC_EncodePriority+0x32>
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800142c:	f04f 32ff 	mov.w	r2, #4294967295
 8001430:	69bb      	ldr	r3, [r7, #24]
 8001432:	fa02 f303 	lsl.w	r3, r2, r3
 8001436:	43da      	mvns	r2, r3
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	401a      	ands	r2, r3
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001440:	f04f 31ff 	mov.w	r1, #4294967295
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	fa01 f303 	lsl.w	r3, r1, r3
 800144a:	43d9      	mvns	r1, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001450:	4313      	orrs	r3, r2
         );
}
 8001452:	4618      	mov	r0, r3
 8001454:	3724      	adds	r7, #36	; 0x24
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr

0800145c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3b01      	subs	r3, #1
 8001468:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800146c:	d301      	bcc.n	8001472 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800146e:	2301      	movs	r3, #1
 8001470:	e00f      	b.n	8001492 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001472:	4a0a      	ldr	r2, [pc, #40]	; (800149c <SysTick_Config+0x40>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3b01      	subs	r3, #1
 8001478:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800147a:	210f      	movs	r1, #15
 800147c:	f04f 30ff 	mov.w	r0, #4294967295
 8001480:	f7ff ff90 	bl	80013a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001484:	4b05      	ldr	r3, [pc, #20]	; (800149c <SysTick_Config+0x40>)
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800148a:	4b04      	ldr	r3, [pc, #16]	; (800149c <SysTick_Config+0x40>)
 800148c:	2207      	movs	r2, #7
 800148e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001490:	2300      	movs	r3, #0
}
 8001492:	4618      	mov	r0, r3
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	e000e010 	.word	0xe000e010

080014a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff ff49 	bl	8001340 <__NVIC_SetPriorityGrouping>
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b086      	sub	sp, #24
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	4603      	mov	r3, r0
 80014be:	60b9      	str	r1, [r7, #8]
 80014c0:	607a      	str	r2, [r7, #4]
 80014c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014c8:	f7ff ff5e 	bl	8001388 <__NVIC_GetPriorityGrouping>
 80014cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	68b9      	ldr	r1, [r7, #8]
 80014d2:	6978      	ldr	r0, [r7, #20]
 80014d4:	f7ff ff90 	bl	80013f8 <NVIC_EncodePriority>
 80014d8:	4602      	mov	r2, r0
 80014da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014de:	4611      	mov	r1, r2
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff ff5f 	bl	80013a4 <__NVIC_SetPriority>
}
 80014e6:	bf00      	nop
 80014e8:	3718      	adds	r7, #24
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b082      	sub	sp, #8
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff ffb0 	bl	800145c <SysTick_Config>
 80014fc:	4603      	mov	r3, r0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001508:	b480      	push	{r7}
 800150a:	b08b      	sub	sp, #44	; 0x2c
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001516:	2300      	movs	r3, #0
 8001518:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800151a:	e127      	b.n	800176c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800151c:	2201      	movs	r2, #1
 800151e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	69fa      	ldr	r2, [r7, #28]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	429a      	cmp	r2, r3
 8001536:	f040 8116 	bne.w	8001766 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	2b12      	cmp	r3, #18
 8001540:	d034      	beq.n	80015ac <HAL_GPIO_Init+0xa4>
 8001542:	2b12      	cmp	r3, #18
 8001544:	d80d      	bhi.n	8001562 <HAL_GPIO_Init+0x5a>
 8001546:	2b02      	cmp	r3, #2
 8001548:	d02b      	beq.n	80015a2 <HAL_GPIO_Init+0x9a>
 800154a:	2b02      	cmp	r3, #2
 800154c:	d804      	bhi.n	8001558 <HAL_GPIO_Init+0x50>
 800154e:	2b00      	cmp	r3, #0
 8001550:	d031      	beq.n	80015b6 <HAL_GPIO_Init+0xae>
 8001552:	2b01      	cmp	r3, #1
 8001554:	d01c      	beq.n	8001590 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001556:	e048      	b.n	80015ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001558:	2b03      	cmp	r3, #3
 800155a:	d043      	beq.n	80015e4 <HAL_GPIO_Init+0xdc>
 800155c:	2b11      	cmp	r3, #17
 800155e:	d01b      	beq.n	8001598 <HAL_GPIO_Init+0x90>
          break;
 8001560:	e043      	b.n	80015ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001562:	4a89      	ldr	r2, [pc, #548]	; (8001788 <HAL_GPIO_Init+0x280>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d026      	beq.n	80015b6 <HAL_GPIO_Init+0xae>
 8001568:	4a87      	ldr	r2, [pc, #540]	; (8001788 <HAL_GPIO_Init+0x280>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d806      	bhi.n	800157c <HAL_GPIO_Init+0x74>
 800156e:	4a87      	ldr	r2, [pc, #540]	; (800178c <HAL_GPIO_Init+0x284>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d020      	beq.n	80015b6 <HAL_GPIO_Init+0xae>
 8001574:	4a86      	ldr	r2, [pc, #536]	; (8001790 <HAL_GPIO_Init+0x288>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d01d      	beq.n	80015b6 <HAL_GPIO_Init+0xae>
          break;
 800157a:	e036      	b.n	80015ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800157c:	4a85      	ldr	r2, [pc, #532]	; (8001794 <HAL_GPIO_Init+0x28c>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d019      	beq.n	80015b6 <HAL_GPIO_Init+0xae>
 8001582:	4a85      	ldr	r2, [pc, #532]	; (8001798 <HAL_GPIO_Init+0x290>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d016      	beq.n	80015b6 <HAL_GPIO_Init+0xae>
 8001588:	4a84      	ldr	r2, [pc, #528]	; (800179c <HAL_GPIO_Init+0x294>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d013      	beq.n	80015b6 <HAL_GPIO_Init+0xae>
          break;
 800158e:	e02c      	b.n	80015ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	623b      	str	r3, [r7, #32]
          break;
 8001596:	e028      	b.n	80015ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	3304      	adds	r3, #4
 800159e:	623b      	str	r3, [r7, #32]
          break;
 80015a0:	e023      	b.n	80015ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	3308      	adds	r3, #8
 80015a8:	623b      	str	r3, [r7, #32]
          break;
 80015aa:	e01e      	b.n	80015ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	330c      	adds	r3, #12
 80015b2:	623b      	str	r3, [r7, #32]
          break;
 80015b4:	e019      	b.n	80015ea <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d102      	bne.n	80015c4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015be:	2304      	movs	r3, #4
 80015c0:	623b      	str	r3, [r7, #32]
          break;
 80015c2:	e012      	b.n	80015ea <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d105      	bne.n	80015d8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015cc:	2308      	movs	r3, #8
 80015ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	69fa      	ldr	r2, [r7, #28]
 80015d4:	611a      	str	r2, [r3, #16]
          break;
 80015d6:	e008      	b.n	80015ea <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015d8:	2308      	movs	r3, #8
 80015da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	69fa      	ldr	r2, [r7, #28]
 80015e0:	615a      	str	r2, [r3, #20]
          break;
 80015e2:	e002      	b.n	80015ea <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015e4:	2300      	movs	r3, #0
 80015e6:	623b      	str	r3, [r7, #32]
          break;
 80015e8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	2bff      	cmp	r3, #255	; 0xff
 80015ee:	d801      	bhi.n	80015f4 <HAL_GPIO_Init+0xec>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	e001      	b.n	80015f8 <HAL_GPIO_Init+0xf0>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3304      	adds	r3, #4
 80015f8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	2bff      	cmp	r3, #255	; 0xff
 80015fe:	d802      	bhi.n	8001606 <HAL_GPIO_Init+0xfe>
 8001600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	e002      	b.n	800160c <HAL_GPIO_Init+0x104>
 8001606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001608:	3b08      	subs	r3, #8
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	210f      	movs	r1, #15
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	43db      	mvns	r3, r3
 800161c:	401a      	ands	r2, r3
 800161e:	6a39      	ldr	r1, [r7, #32]
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	fa01 f303 	lsl.w	r3, r1, r3
 8001626:	431a      	orrs	r2, r3
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001634:	2b00      	cmp	r3, #0
 8001636:	f000 8096 	beq.w	8001766 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800163a:	4b59      	ldr	r3, [pc, #356]	; (80017a0 <HAL_GPIO_Init+0x298>)
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	4a58      	ldr	r2, [pc, #352]	; (80017a0 <HAL_GPIO_Init+0x298>)
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	6193      	str	r3, [r2, #24]
 8001646:	4b56      	ldr	r3, [pc, #344]	; (80017a0 <HAL_GPIO_Init+0x298>)
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	60bb      	str	r3, [r7, #8]
 8001650:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001652:	4a54      	ldr	r2, [pc, #336]	; (80017a4 <HAL_GPIO_Init+0x29c>)
 8001654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001656:	089b      	lsrs	r3, r3, #2
 8001658:	3302      	adds	r3, #2
 800165a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800165e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001662:	f003 0303 	and.w	r3, r3, #3
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	220f      	movs	r2, #15
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43db      	mvns	r3, r3
 8001670:	68fa      	ldr	r2, [r7, #12]
 8001672:	4013      	ands	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a4b      	ldr	r2, [pc, #300]	; (80017a8 <HAL_GPIO_Init+0x2a0>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d013      	beq.n	80016a6 <HAL_GPIO_Init+0x19e>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a4a      	ldr	r2, [pc, #296]	; (80017ac <HAL_GPIO_Init+0x2a4>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d00d      	beq.n	80016a2 <HAL_GPIO_Init+0x19a>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a49      	ldr	r2, [pc, #292]	; (80017b0 <HAL_GPIO_Init+0x2a8>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d007      	beq.n	800169e <HAL_GPIO_Init+0x196>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a48      	ldr	r2, [pc, #288]	; (80017b4 <HAL_GPIO_Init+0x2ac>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d101      	bne.n	800169a <HAL_GPIO_Init+0x192>
 8001696:	2303      	movs	r3, #3
 8001698:	e006      	b.n	80016a8 <HAL_GPIO_Init+0x1a0>
 800169a:	2304      	movs	r3, #4
 800169c:	e004      	b.n	80016a8 <HAL_GPIO_Init+0x1a0>
 800169e:	2302      	movs	r3, #2
 80016a0:	e002      	b.n	80016a8 <HAL_GPIO_Init+0x1a0>
 80016a2:	2301      	movs	r3, #1
 80016a4:	e000      	b.n	80016a8 <HAL_GPIO_Init+0x1a0>
 80016a6:	2300      	movs	r3, #0
 80016a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016aa:	f002 0203 	and.w	r2, r2, #3
 80016ae:	0092      	lsls	r2, r2, #2
 80016b0:	4093      	lsls	r3, r2
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016b8:	493a      	ldr	r1, [pc, #232]	; (80017a4 <HAL_GPIO_Init+0x29c>)
 80016ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016bc:	089b      	lsrs	r3, r3, #2
 80016be:	3302      	adds	r3, #2
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d006      	beq.n	80016e0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016d2:	4b39      	ldr	r3, [pc, #228]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	4938      	ldr	r1, [pc, #224]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	4313      	orrs	r3, r2
 80016dc:	600b      	str	r3, [r1, #0]
 80016de:	e006      	b.n	80016ee <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016e0:	4b35      	ldr	r3, [pc, #212]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	43db      	mvns	r3, r3
 80016e8:	4933      	ldr	r1, [pc, #204]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 80016ea:	4013      	ands	r3, r2
 80016ec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d006      	beq.n	8001708 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016fa:	4b2f      	ldr	r3, [pc, #188]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	492e      	ldr	r1, [pc, #184]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	4313      	orrs	r3, r2
 8001704:	604b      	str	r3, [r1, #4]
 8001706:	e006      	b.n	8001716 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001708:	4b2b      	ldr	r3, [pc, #172]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 800170a:	685a      	ldr	r2, [r3, #4]
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	43db      	mvns	r3, r3
 8001710:	4929      	ldr	r1, [pc, #164]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 8001712:	4013      	ands	r3, r2
 8001714:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d006      	beq.n	8001730 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001722:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 8001724:	689a      	ldr	r2, [r3, #8]
 8001726:	4924      	ldr	r1, [pc, #144]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	4313      	orrs	r3, r2
 800172c:	608b      	str	r3, [r1, #8]
 800172e:	e006      	b.n	800173e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001730:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	43db      	mvns	r3, r3
 8001738:	491f      	ldr	r1, [pc, #124]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 800173a:	4013      	ands	r3, r2
 800173c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d006      	beq.n	8001758 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800174a:	4b1b      	ldr	r3, [pc, #108]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	491a      	ldr	r1, [pc, #104]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	4313      	orrs	r3, r2
 8001754:	60cb      	str	r3, [r1, #12]
 8001756:	e006      	b.n	8001766 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001758:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 800175a:	68da      	ldr	r2, [r3, #12]
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	43db      	mvns	r3, r3
 8001760:	4915      	ldr	r1, [pc, #84]	; (80017b8 <HAL_GPIO_Init+0x2b0>)
 8001762:	4013      	ands	r3, r2
 8001764:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	3301      	adds	r3, #1
 800176a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001772:	fa22 f303 	lsr.w	r3, r2, r3
 8001776:	2b00      	cmp	r3, #0
 8001778:	f47f aed0 	bne.w	800151c <HAL_GPIO_Init+0x14>
  }
}
 800177c:	bf00      	nop
 800177e:	372c      	adds	r7, #44	; 0x2c
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	10210000 	.word	0x10210000
 800178c:	10110000 	.word	0x10110000
 8001790:	10120000 	.word	0x10120000
 8001794:	10310000 	.word	0x10310000
 8001798:	10320000 	.word	0x10320000
 800179c:	10220000 	.word	0x10220000
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40010000 	.word	0x40010000
 80017a8:	40010800 	.word	0x40010800
 80017ac:	40010c00 	.word	0x40010c00
 80017b0:	40011000 	.word	0x40011000
 80017b4:	40011400 	.word	0x40011400
 80017b8:	40010400 	.word	0x40010400

080017bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	460b      	mov	r3, r1
 80017c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689a      	ldr	r2, [r3, #8]
 80017cc:	887b      	ldrh	r3, [r7, #2]
 80017ce:	4013      	ands	r3, r2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d002      	beq.n	80017da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80017d4:	2301      	movs	r3, #1
 80017d6:	73fb      	strb	r3, [r7, #15]
 80017d8:	e001      	b.n	80017de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80017da:	2300      	movs	r3, #0
 80017dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80017de:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr

080017ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	460b      	mov	r3, r1
 80017f4:	807b      	strh	r3, [r7, #2]
 80017f6:	4613      	mov	r3, r2
 80017f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017fa:	787b      	ldrb	r3, [r7, #1]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d003      	beq.n	8001808 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001800:	887a      	ldrh	r2, [r7, #2]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001806:	e003      	b.n	8001810 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001808:	887b      	ldrh	r3, [r7, #2]
 800180a:	041a      	lsls	r2, r3, #16
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	611a      	str	r2, [r3, #16]
}
 8001810:	bf00      	nop
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr

0800181a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800181a:	b480      	push	{r7}
 800181c:	b085      	sub	sp, #20
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	460b      	mov	r3, r1
 8001824:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800182c:	887a      	ldrh	r2, [r7, #2]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	4013      	ands	r3, r2
 8001832:	041a      	lsls	r2, r3, #16
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	43d9      	mvns	r1, r3
 8001838:	887b      	ldrh	r3, [r7, #2]
 800183a:	400b      	ands	r3, r1
 800183c:	431a      	orrs	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	611a      	str	r2, [r3, #16]
}
 8001842:	bf00      	nop
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr

0800184c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e26c      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 8087 	beq.w	800197a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800186c:	4b92      	ldr	r3, [pc, #584]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f003 030c 	and.w	r3, r3, #12
 8001874:	2b04      	cmp	r3, #4
 8001876:	d00c      	beq.n	8001892 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001878:	4b8f      	ldr	r3, [pc, #572]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f003 030c 	and.w	r3, r3, #12
 8001880:	2b08      	cmp	r3, #8
 8001882:	d112      	bne.n	80018aa <HAL_RCC_OscConfig+0x5e>
 8001884:	4b8c      	ldr	r3, [pc, #560]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800188c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001890:	d10b      	bne.n	80018aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001892:	4b89      	ldr	r3, [pc, #548]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d06c      	beq.n	8001978 <HAL_RCC_OscConfig+0x12c>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d168      	bne.n	8001978 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e246      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018b2:	d106      	bne.n	80018c2 <HAL_RCC_OscConfig+0x76>
 80018b4:	4b80      	ldr	r3, [pc, #512]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a7f      	ldr	r2, [pc, #508]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80018ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	e02e      	b.n	8001920 <HAL_RCC_OscConfig+0xd4>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d10c      	bne.n	80018e4 <HAL_RCC_OscConfig+0x98>
 80018ca:	4b7b      	ldr	r3, [pc, #492]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a7a      	ldr	r2, [pc, #488]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80018d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	4b78      	ldr	r3, [pc, #480]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a77      	ldr	r2, [pc, #476]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	e01d      	b.n	8001920 <HAL_RCC_OscConfig+0xd4>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018ec:	d10c      	bne.n	8001908 <HAL_RCC_OscConfig+0xbc>
 80018ee:	4b72      	ldr	r3, [pc, #456]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a71      	ldr	r2, [pc, #452]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018f8:	6013      	str	r3, [r2, #0]
 80018fa:	4b6f      	ldr	r3, [pc, #444]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a6e      	ldr	r2, [pc, #440]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e00b      	b.n	8001920 <HAL_RCC_OscConfig+0xd4>
 8001908:	4b6b      	ldr	r3, [pc, #428]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a6a      	ldr	r2, [pc, #424]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 800190e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001912:	6013      	str	r3, [r2, #0]
 8001914:	4b68      	ldr	r3, [pc, #416]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a67      	ldr	r2, [pc, #412]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 800191a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800191e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d013      	beq.n	8001950 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001928:	f7ff fad4 	bl	8000ed4 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001930:	f7ff fad0 	bl	8000ed4 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b64      	cmp	r3, #100	; 0x64
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e1fa      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001942:	4b5d      	ldr	r3, [pc, #372]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f0      	beq.n	8001930 <HAL_RCC_OscConfig+0xe4>
 800194e:	e014      	b.n	800197a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001950:	f7ff fac0 	bl	8000ed4 <HAL_GetTick>
 8001954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001958:	f7ff fabc 	bl	8000ed4 <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b64      	cmp	r3, #100	; 0x64
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e1e6      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196a:	4b53      	ldr	r3, [pc, #332]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1f0      	bne.n	8001958 <HAL_RCC_OscConfig+0x10c>
 8001976:	e000      	b.n	800197a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d063      	beq.n	8001a4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001986:	4b4c      	ldr	r3, [pc, #304]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f003 030c 	and.w	r3, r3, #12
 800198e:	2b00      	cmp	r3, #0
 8001990:	d00b      	beq.n	80019aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001992:	4b49      	ldr	r3, [pc, #292]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f003 030c 	and.w	r3, r3, #12
 800199a:	2b08      	cmp	r3, #8
 800199c:	d11c      	bne.n	80019d8 <HAL_RCC_OscConfig+0x18c>
 800199e:	4b46      	ldr	r3, [pc, #280]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d116      	bne.n	80019d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019aa:	4b43      	ldr	r3, [pc, #268]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d005      	beq.n	80019c2 <HAL_RCC_OscConfig+0x176>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d001      	beq.n	80019c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e1ba      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019c2:	4b3d      	ldr	r3, [pc, #244]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	4939      	ldr	r1, [pc, #228]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d6:	e03a      	b.n	8001a4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	691b      	ldr	r3, [r3, #16]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d020      	beq.n	8001a22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019e0:	4b36      	ldr	r3, [pc, #216]	; (8001abc <HAL_RCC_OscConfig+0x270>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e6:	f7ff fa75 	bl	8000ed4 <HAL_GetTick>
 80019ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ec:	e008      	b.n	8001a00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019ee:	f7ff fa71 	bl	8000ed4 <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d901      	bls.n	8001a00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e19b      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a00:	4b2d      	ldr	r3, [pc, #180]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0302 	and.w	r3, r3, #2
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d0f0      	beq.n	80019ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a0c:	4b2a      	ldr	r3, [pc, #168]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	695b      	ldr	r3, [r3, #20]
 8001a18:	00db      	lsls	r3, r3, #3
 8001a1a:	4927      	ldr	r1, [pc, #156]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	600b      	str	r3, [r1, #0]
 8001a20:	e015      	b.n	8001a4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a22:	4b26      	ldr	r3, [pc, #152]	; (8001abc <HAL_RCC_OscConfig+0x270>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff fa54 	bl	8000ed4 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a30:	f7ff fa50 	bl	8000ed4 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e17a      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a42:	4b1d      	ldr	r3, [pc, #116]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f0      	bne.n	8001a30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0308 	and.w	r3, r3, #8
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d03a      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d019      	beq.n	8001a96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a62:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <HAL_RCC_OscConfig+0x274>)
 8001a64:	2201      	movs	r2, #1
 8001a66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a68:	f7ff fa34 	bl	8000ed4 <HAL_GetTick>
 8001a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a6e:	e008      	b.n	8001a82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a70:	f7ff fa30 	bl	8000ed4 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e15a      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a82:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d0f0      	beq.n	8001a70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a8e:	2001      	movs	r0, #1
 8001a90:	f000 faa8 	bl	8001fe4 <RCC_Delay>
 8001a94:	e01c      	b.n	8001ad0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a96:	4b0a      	ldr	r3, [pc, #40]	; (8001ac0 <HAL_RCC_OscConfig+0x274>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a9c:	f7ff fa1a 	bl	8000ed4 <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa2:	e00f      	b.n	8001ac4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa4:	f7ff fa16 	bl	8000ed4 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d908      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e140      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
 8001ab6:	bf00      	nop
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	42420000 	.word	0x42420000
 8001ac0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac4:	4b9e      	ldr	r3, [pc, #632]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1e9      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	f000 80a6 	beq.w	8001c2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ae2:	4b97      	ldr	r3, [pc, #604]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d10d      	bne.n	8001b0a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	4b94      	ldr	r3, [pc, #592]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001af0:	69db      	ldr	r3, [r3, #28]
 8001af2:	4a93      	ldr	r2, [pc, #588]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af8:	61d3      	str	r3, [r2, #28]
 8001afa:	4b91      	ldr	r3, [pc, #580]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b02:	60bb      	str	r3, [r7, #8]
 8001b04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b06:	2301      	movs	r3, #1
 8001b08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0a:	4b8e      	ldr	r3, [pc, #568]	; (8001d44 <HAL_RCC_OscConfig+0x4f8>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d118      	bne.n	8001b48 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b16:	4b8b      	ldr	r3, [pc, #556]	; (8001d44 <HAL_RCC_OscConfig+0x4f8>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a8a      	ldr	r2, [pc, #552]	; (8001d44 <HAL_RCC_OscConfig+0x4f8>)
 8001b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b22:	f7ff f9d7 	bl	8000ed4 <HAL_GetTick>
 8001b26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b2a:	f7ff f9d3 	bl	8000ed4 <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b64      	cmp	r3, #100	; 0x64
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e0fd      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b3c:	4b81      	ldr	r3, [pc, #516]	; (8001d44 <HAL_RCC_OscConfig+0x4f8>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d0f0      	beq.n	8001b2a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d106      	bne.n	8001b5e <HAL_RCC_OscConfig+0x312>
 8001b50:	4b7b      	ldr	r3, [pc, #492]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	4a7a      	ldr	r2, [pc, #488]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	6213      	str	r3, [r2, #32]
 8001b5c:	e02d      	b.n	8001bba <HAL_RCC_OscConfig+0x36e>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10c      	bne.n	8001b80 <HAL_RCC_OscConfig+0x334>
 8001b66:	4b76      	ldr	r3, [pc, #472]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b68:	6a1b      	ldr	r3, [r3, #32]
 8001b6a:	4a75      	ldr	r2, [pc, #468]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b6c:	f023 0301 	bic.w	r3, r3, #1
 8001b70:	6213      	str	r3, [r2, #32]
 8001b72:	4b73      	ldr	r3, [pc, #460]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b74:	6a1b      	ldr	r3, [r3, #32]
 8001b76:	4a72      	ldr	r2, [pc, #456]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b78:	f023 0304 	bic.w	r3, r3, #4
 8001b7c:	6213      	str	r3, [r2, #32]
 8001b7e:	e01c      	b.n	8001bba <HAL_RCC_OscConfig+0x36e>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	2b05      	cmp	r3, #5
 8001b86:	d10c      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x356>
 8001b88:	4b6d      	ldr	r3, [pc, #436]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	4a6c      	ldr	r2, [pc, #432]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b8e:	f043 0304 	orr.w	r3, r3, #4
 8001b92:	6213      	str	r3, [r2, #32]
 8001b94:	4b6a      	ldr	r3, [pc, #424]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	4a69      	ldr	r2, [pc, #420]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001b9a:	f043 0301 	orr.w	r3, r3, #1
 8001b9e:	6213      	str	r3, [r2, #32]
 8001ba0:	e00b      	b.n	8001bba <HAL_RCC_OscConfig+0x36e>
 8001ba2:	4b67      	ldr	r3, [pc, #412]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001ba4:	6a1b      	ldr	r3, [r3, #32]
 8001ba6:	4a66      	ldr	r2, [pc, #408]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001ba8:	f023 0301 	bic.w	r3, r3, #1
 8001bac:	6213      	str	r3, [r2, #32]
 8001bae:	4b64      	ldr	r3, [pc, #400]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001bb0:	6a1b      	ldr	r3, [r3, #32]
 8001bb2:	4a63      	ldr	r2, [pc, #396]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001bb4:	f023 0304 	bic.w	r3, r3, #4
 8001bb8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	68db      	ldr	r3, [r3, #12]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d015      	beq.n	8001bee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bc2:	f7ff f987 	bl	8000ed4 <HAL_GetTick>
 8001bc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc8:	e00a      	b.n	8001be0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bca:	f7ff f983 	bl	8000ed4 <HAL_GetTick>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d901      	bls.n	8001be0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e0ab      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be0:	4b57      	ldr	r3, [pc, #348]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001be2:	6a1b      	ldr	r3, [r3, #32]
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d0ee      	beq.n	8001bca <HAL_RCC_OscConfig+0x37e>
 8001bec:	e014      	b.n	8001c18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bee:	f7ff f971 	bl	8000ed4 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf4:	e00a      	b.n	8001c0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf6:	f7ff f96d 	bl	8000ed4 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e095      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c0c:	4b4c      	ldr	r3, [pc, #304]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1ee      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c18:	7dfb      	ldrb	r3, [r7, #23]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d105      	bne.n	8001c2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c1e:	4b48      	ldr	r3, [pc, #288]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	69db      	ldr	r3, [r3, #28]
 8001c22:	4a47      	ldr	r2, [pc, #284]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001c24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	f000 8081 	beq.w	8001d36 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c34:	4b42      	ldr	r3, [pc, #264]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f003 030c 	and.w	r3, r3, #12
 8001c3c:	2b08      	cmp	r3, #8
 8001c3e:	d061      	beq.n	8001d04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	69db      	ldr	r3, [r3, #28]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d146      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c48:	4b3f      	ldr	r3, [pc, #252]	; (8001d48 <HAL_RCC_OscConfig+0x4fc>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4e:	f7ff f941 	bl	8000ed4 <HAL_GetTick>
 8001c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c54:	e008      	b.n	8001c68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c56:	f7ff f93d 	bl	8000ed4 <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e067      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c68:	4b35      	ldr	r3, [pc, #212]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d1f0      	bne.n	8001c56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c7c:	d108      	bne.n	8001c90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c7e:	4b30      	ldr	r3, [pc, #192]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	492d      	ldr	r1, [pc, #180]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c90:	4b2b      	ldr	r3, [pc, #172]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a19      	ldr	r1, [r3, #32]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca0:	430b      	orrs	r3, r1
 8001ca2:	4927      	ldr	r1, [pc, #156]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ca8:	4b27      	ldr	r3, [pc, #156]	; (8001d48 <HAL_RCC_OscConfig+0x4fc>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cae:	f7ff f911 	bl	8000ed4 <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb6:	f7ff f90d 	bl	8000ed4 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e037      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cc8:	4b1d      	ldr	r3, [pc, #116]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0f0      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x46a>
 8001cd4:	e02f      	b.n	8001d36 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd6:	4b1c      	ldr	r3, [pc, #112]	; (8001d48 <HAL_RCC_OscConfig+0x4fc>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cdc:	f7ff f8fa 	bl	8000ed4 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce4:	f7ff f8f6 	bl	8000ed4 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e020      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cf6:	4b12      	ldr	r3, [pc, #72]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1f0      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x498>
 8001d02:	e018      	b.n	8001d36 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e013      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d10:	4b0b      	ldr	r3, [pc, #44]	; (8001d40 <HAL_RCC_OscConfig+0x4f4>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d106      	bne.n	8001d32 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d001      	beq.n	8001d36 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e000      	b.n	8001d38 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40021000 	.word	0x40021000
 8001d44:	40007000 	.word	0x40007000
 8001d48:	42420060 	.word	0x42420060

08001d4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d101      	bne.n	8001d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e0d0      	b.n	8001f02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d60:	4b6a      	ldr	r3, [pc, #424]	; (8001f0c <HAL_RCC_ClockConfig+0x1c0>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d910      	bls.n	8001d90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6e:	4b67      	ldr	r3, [pc, #412]	; (8001f0c <HAL_RCC_ClockConfig+0x1c0>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f023 0207 	bic.w	r2, r3, #7
 8001d76:	4965      	ldr	r1, [pc, #404]	; (8001f0c <HAL_RCC_ClockConfig+0x1c0>)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d7e:	4b63      	ldr	r3, [pc, #396]	; (8001f0c <HAL_RCC_ClockConfig+0x1c0>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d001      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e0b8      	b.n	8001f02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0302 	and.w	r3, r3, #2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d020      	beq.n	8001dde <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0304 	and.w	r3, r3, #4
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d005      	beq.n	8001db4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001da8:	4b59      	ldr	r3, [pc, #356]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	4a58      	ldr	r2, [pc, #352]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001dae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001db2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0308 	and.w	r3, r3, #8
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d005      	beq.n	8001dcc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dc0:	4b53      	ldr	r3, [pc, #332]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	4a52      	ldr	r2, [pc, #328]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001dca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dcc:	4b50      	ldr	r3, [pc, #320]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	494d      	ldr	r1, [pc, #308]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d040      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d107      	bne.n	8001e02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df2:	4b47      	ldr	r3, [pc, #284]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d115      	bne.n	8001e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e07f      	b.n	8001f02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d107      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e0a:	4b41      	ldr	r3, [pc, #260]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d109      	bne.n	8001e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e073      	b.n	8001f02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e1a:	4b3d      	ldr	r3, [pc, #244]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e06b      	b.n	8001f02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e2a:	4b39      	ldr	r3, [pc, #228]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f023 0203 	bic.w	r2, r3, #3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	4936      	ldr	r1, [pc, #216]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e3c:	f7ff f84a 	bl	8000ed4 <HAL_GetTick>
 8001e40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e42:	e00a      	b.n	8001e5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e44:	f7ff f846 	bl	8000ed4 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e053      	b.n	8001f02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5a:	4b2d      	ldr	r3, [pc, #180]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f003 020c 	and.w	r2, r3, #12
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d1eb      	bne.n	8001e44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e6c:	4b27      	ldr	r3, [pc, #156]	; (8001f0c <HAL_RCC_ClockConfig+0x1c0>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d210      	bcs.n	8001e9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7a:	4b24      	ldr	r3, [pc, #144]	; (8001f0c <HAL_RCC_ClockConfig+0x1c0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f023 0207 	bic.w	r2, r3, #7
 8001e82:	4922      	ldr	r1, [pc, #136]	; (8001f0c <HAL_RCC_ClockConfig+0x1c0>)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e8a:	4b20      	ldr	r3, [pc, #128]	; (8001f0c <HAL_RCC_ClockConfig+0x1c0>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d001      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e032      	b.n	8001f02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d008      	beq.n	8001eba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ea8:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	4916      	ldr	r1, [pc, #88]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d009      	beq.n	8001eda <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ec6:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	00db      	lsls	r3, r3, #3
 8001ed4:	490e      	ldr	r1, [pc, #56]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001eda:	f000 f821 	bl	8001f20 <HAL_RCC_GetSysClockFreq>
 8001ede:	4601      	mov	r1, r0
 8001ee0:	4b0b      	ldr	r3, [pc, #44]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	091b      	lsrs	r3, r3, #4
 8001ee6:	f003 030f 	and.w	r3, r3, #15
 8001eea:	4a0a      	ldr	r2, [pc, #40]	; (8001f14 <HAL_RCC_ClockConfig+0x1c8>)
 8001eec:	5cd3      	ldrb	r3, [r2, r3]
 8001eee:	fa21 f303 	lsr.w	r3, r1, r3
 8001ef2:	4a09      	ldr	r2, [pc, #36]	; (8001f18 <HAL_RCC_ClockConfig+0x1cc>)
 8001ef4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ef6:	4b09      	ldr	r3, [pc, #36]	; (8001f1c <HAL_RCC_ClockConfig+0x1d0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe ffa8 	bl	8000e50 <HAL_InitTick>

  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40022000 	.word	0x40022000
 8001f10:	40021000 	.word	0x40021000
 8001f14:	080046dc 	.word	0x080046dc
 8001f18:	20000004 	.word	0x20000004
 8001f1c:	20000008 	.word	0x20000008

08001f20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f20:	b490      	push	{r4, r7}
 8001f22:	b08a      	sub	sp, #40	; 0x28
 8001f24:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f26:	4b2a      	ldr	r3, [pc, #168]	; (8001fd0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001f28:	1d3c      	adds	r4, r7, #4
 8001f2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f30:	4b28      	ldr	r3, [pc, #160]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f32:	881b      	ldrh	r3, [r3, #0]
 8001f34:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	61fb      	str	r3, [r7, #28]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61bb      	str	r3, [r7, #24]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
 8001f42:	2300      	movs	r3, #0
 8001f44:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f46:	2300      	movs	r3, #0
 8001f48:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f4a:	4b23      	ldr	r3, [pc, #140]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	f003 030c 	and.w	r3, r3, #12
 8001f56:	2b04      	cmp	r3, #4
 8001f58:	d002      	beq.n	8001f60 <HAL_RCC_GetSysClockFreq+0x40>
 8001f5a:	2b08      	cmp	r3, #8
 8001f5c:	d003      	beq.n	8001f66 <HAL_RCC_GetSysClockFreq+0x46>
 8001f5e:	e02d      	b.n	8001fbc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f60:	4b1e      	ldr	r3, [pc, #120]	; (8001fdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f62:	623b      	str	r3, [r7, #32]
      break;
 8001f64:	e02d      	b.n	8001fc2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	0c9b      	lsrs	r3, r3, #18
 8001f6a:	f003 030f 	and.w	r3, r3, #15
 8001f6e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f72:	4413      	add	r3, r2
 8001f74:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001f78:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d013      	beq.n	8001fac <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f84:	4b14      	ldr	r3, [pc, #80]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	0c5b      	lsrs	r3, r3, #17
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f92:	4413      	add	r3, r2
 8001f94:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001f98:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	4a0f      	ldr	r2, [pc, #60]	; (8001fdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f9e:	fb02 f203 	mul.w	r2, r2, r3
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa8:	627b      	str	r3, [r7, #36]	; 0x24
 8001faa:	e004      	b.n	8001fb6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	4a0c      	ldr	r2, [pc, #48]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fb0:	fb02 f303 	mul.w	r3, r2, r3
 8001fb4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb8:	623b      	str	r3, [r7, #32]
      break;
 8001fba:	e002      	b.n	8001fc2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fbc:	4b07      	ldr	r3, [pc, #28]	; (8001fdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001fbe:	623b      	str	r3, [r7, #32]
      break;
 8001fc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fc2:	6a3b      	ldr	r3, [r7, #32]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3728      	adds	r7, #40	; 0x28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc90      	pop	{r4, r7}
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	080046bc 	.word	0x080046bc
 8001fd4:	080046cc 	.word	0x080046cc
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	007a1200 	.word	0x007a1200
 8001fe0:	003d0900 	.word	0x003d0900

08001fe4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fec:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <RCC_Delay+0x34>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a0a      	ldr	r2, [pc, #40]	; (800201c <RCC_Delay+0x38>)
 8001ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff6:	0a5b      	lsrs	r3, r3, #9
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	fb02 f303 	mul.w	r3, r2, r3
 8001ffe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002000:	bf00      	nop
  }
  while (Delay --);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	1e5a      	subs	r2, r3, #1
 8002006:	60fa      	str	r2, [r7, #12]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1f9      	bne.n	8002000 <RCC_Delay+0x1c>
}
 800200c:	bf00      	nop
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	20000004 	.word	0x20000004
 800201c:	10624dd3 	.word	0x10624dd3

08002020 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002028:	2300      	movs	r3, #0
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	2300      	movs	r3, #0
 800202e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0301 	and.w	r3, r3, #1
 8002038:	2b00      	cmp	r3, #0
 800203a:	d07d      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800203c:	2300      	movs	r3, #0
 800203e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002040:	4b4f      	ldr	r3, [pc, #316]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002042:	69db      	ldr	r3, [r3, #28]
 8002044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d10d      	bne.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800204c:	4b4c      	ldr	r3, [pc, #304]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	4a4b      	ldr	r2, [pc, #300]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002056:	61d3      	str	r3, [r2, #28]
 8002058:	4b49      	ldr	r3, [pc, #292]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002060:	60bb      	str	r3, [r7, #8]
 8002062:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002064:	2301      	movs	r3, #1
 8002066:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002068:	4b46      	ldr	r3, [pc, #280]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002070:	2b00      	cmp	r3, #0
 8002072:	d118      	bne.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002074:	4b43      	ldr	r3, [pc, #268]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a42      	ldr	r2, [pc, #264]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800207a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800207e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002080:	f7fe ff28 	bl	8000ed4 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002086:	e008      	b.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002088:	f7fe ff24 	bl	8000ed4 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b64      	cmp	r3, #100	; 0x64
 8002094:	d901      	bls.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e06d      	b.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209a:	4b3a      	ldr	r3, [pc, #232]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0f0      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020a6:	4b36      	ldr	r3, [pc, #216]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d02e      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d027      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020c4:	4b2e      	ldr	r3, [pc, #184]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020c6:	6a1b      	ldr	r3, [r3, #32]
 80020c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020ce:	4b2e      	ldr	r3, [pc, #184]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020d0:	2201      	movs	r2, #1
 80020d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020d4:	4b2c      	ldr	r3, [pc, #176]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020da:	4a29      	ldr	r2, [pc, #164]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d014      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ea:	f7fe fef3 	bl	8000ed4 <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f0:	e00a      	b.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020f2:	f7fe feef 	bl	8000ed4 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002100:	4293      	cmp	r3, r2
 8002102:	d901      	bls.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e036      	b.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002108:	4b1d      	ldr	r3, [pc, #116]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0ee      	beq.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002114:	4b1a      	ldr	r3, [pc, #104]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	4917      	ldr	r1, [pc, #92]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002122:	4313      	orrs	r3, r2
 8002124:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002126:	7dfb      	ldrb	r3, [r7, #23]
 8002128:	2b01      	cmp	r3, #1
 800212a:	d105      	bne.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800212c:	4b14      	ldr	r3, [pc, #80]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	4a13      	ldr	r2, [pc, #76]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002132:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002136:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d008      	beq.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002144:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	490b      	ldr	r1, [pc, #44]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002152:	4313      	orrs	r3, r2
 8002154:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0310 	and.w	r3, r3, #16
 800215e:	2b00      	cmp	r3, #0
 8002160:	d008      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002162:	4b07      	ldr	r3, [pc, #28]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	4904      	ldr	r1, [pc, #16]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002170:	4313      	orrs	r3, r2
 8002172:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3718      	adds	r7, #24
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40021000 	.word	0x40021000
 8002184:	40007000 	.word	0x40007000
 8002188:	42420440 	.word	0x42420440

0800218c <__errno>:
 800218c:	4b01      	ldr	r3, [pc, #4]	; (8002194 <__errno+0x8>)
 800218e:	6818      	ldr	r0, [r3, #0]
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000010 	.word	0x20000010

08002198 <gmtime>:
 8002198:	b538      	push	{r3, r4, r5, lr}
 800219a:	4b07      	ldr	r3, [pc, #28]	; (80021b8 <gmtime+0x20>)
 800219c:	4605      	mov	r5, r0
 800219e:	681c      	ldr	r4, [r3, #0]
 80021a0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80021a2:	b91b      	cbnz	r3, 80021ac <gmtime+0x14>
 80021a4:	2024      	movs	r0, #36	; 0x24
 80021a6:	f000 f8d9 	bl	800235c <malloc>
 80021aa:	63e0      	str	r0, [r4, #60]	; 0x3c
 80021ac:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80021ae:	4628      	mov	r0, r5
 80021b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80021b4:	f000 b802 	b.w	80021bc <gmtime_r>
 80021b8:	20000010 	.word	0x20000010

080021bc <gmtime_r>:
 80021bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80021c0:	e9d0 8900 	ldrd	r8, r9, [r0]
 80021c4:	460c      	mov	r4, r1
 80021c6:	4a4f      	ldr	r2, [pc, #316]	; (8002304 <gmtime_r+0x148>)
 80021c8:	2300      	movs	r3, #0
 80021ca:	4640      	mov	r0, r8
 80021cc:	4649      	mov	r1, r9
 80021ce:	f7fd ffcf 	bl	8000170 <__aeabi_ldivmod>
 80021d2:	4a4c      	ldr	r2, [pc, #304]	; (8002304 <gmtime_r+0x148>)
 80021d4:	f500 262f 	add.w	r6, r0, #716800	; 0xaf000
 80021d8:	2300      	movs	r3, #0
 80021da:	4640      	mov	r0, r8
 80021dc:	4649      	mov	r1, r9
 80021de:	f7fd ffc7 	bl	8000170 <__aeabi_ldivmod>
 80021e2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80021e6:	2a00      	cmp	r2, #0
 80021e8:	bfbc      	itt	lt
 80021ea:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 80021ee:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 80021f2:	fb92 f3f1 	sdiv	r3, r2, r1
 80021f6:	fb01 2213 	mls	r2, r1, r3, r2
 80021fa:	f04f 013c 	mov.w	r1, #60	; 0x3c
 80021fe:	60a3      	str	r3, [r4, #8]
 8002200:	fb92 f3f1 	sdiv	r3, r2, r1
 8002204:	fb01 2213 	mls	r2, r1, r3, r2
 8002208:	6022      	str	r2, [r4, #0]
 800220a:	f04f 0207 	mov.w	r2, #7
 800220e:	f606 256c 	addw	r5, r6, #2668	; 0xa6c
 8002212:	bfb8      	it	lt
 8002214:	f606 256b 	addwlt	r5, r6, #2667	; 0xa6b
 8002218:	6063      	str	r3, [r4, #4]
 800221a:	1ceb      	adds	r3, r5, #3
 800221c:	fb93 f2f2 	sdiv	r2, r3, r2
 8002220:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002224:	1a9b      	subs	r3, r3, r2
 8002226:	bf48      	it	mi
 8002228:	3307      	addmi	r3, #7
 800222a:	2d00      	cmp	r5, #0
 800222c:	4836      	ldr	r0, [pc, #216]	; (8002308 <gmtime_r+0x14c>)
 800222e:	61a3      	str	r3, [r4, #24]
 8002230:	bfbd      	ittte	lt
 8002232:	f5a5 330e 	sublt.w	r3, r5, #145408	; 0x23800
 8002236:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 800223a:	fb93 f0f0 	sdivlt	r0, r3, r0
 800223e:	fb95 f0f0 	sdivge	r0, r5, r0
 8002242:	f648 61ac 	movw	r1, #36524	; 0x8eac
 8002246:	f240 57b4 	movw	r7, #1460	; 0x5b4
 800224a:	4b30      	ldr	r3, [pc, #192]	; (800230c <gmtime_r+0x150>)
 800224c:	f240 166d 	movw	r6, #365	; 0x16d
 8002250:	fb03 5300 	mla	r3, r3, r0, r5
 8002254:	fbb3 f1f1 	udiv	r1, r3, r1
 8002258:	fbb3 f2f7 	udiv	r2, r3, r7
 800225c:	4419      	add	r1, r3
 800225e:	1a89      	subs	r1, r1, r2
 8002260:	4a2b      	ldr	r2, [pc, #172]	; (8002310 <gmtime_r+0x154>)
 8002262:	fbb3 f2f2 	udiv	r2, r3, r2
 8002266:	1a8a      	subs	r2, r1, r2
 8002268:	f648 6194 	movw	r1, #36500	; 0x8e94
 800226c:	fbb2 f1f1 	udiv	r1, r2, r1
 8002270:	fbb2 f5f6 	udiv	r5, r2, r6
 8002274:	fbb2 f2f7 	udiv	r2, r2, r7
 8002278:	440b      	add	r3, r1
 800227a:	2199      	movs	r1, #153	; 0x99
 800227c:	1a9a      	subs	r2, r3, r2
 800227e:	fb06 2315 	mls	r3, r6, r5, r2
 8002282:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8002286:	3202      	adds	r2, #2
 8002288:	fbb2 f2f1 	udiv	r2, r2, r1
 800228c:	2705      	movs	r7, #5
 800228e:	4351      	muls	r1, r2
 8002290:	3102      	adds	r1, #2
 8002292:	fbb1 f1f7 	udiv	r1, r1, r7
 8002296:	2a0a      	cmp	r2, #10
 8002298:	f103 0601 	add.w	r6, r3, #1
 800229c:	eba6 0101 	sub.w	r1, r6, r1
 80022a0:	bf34      	ite	cc
 80022a2:	2602      	movcc	r6, #2
 80022a4:	f06f 0609 	mvncs.w	r6, #9
 80022a8:	4416      	add	r6, r2
 80022aa:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80022ae:	fb02 5000 	mla	r0, r2, r0, r5
 80022b2:	2e01      	cmp	r6, #1
 80022b4:	bf98      	it	ls
 80022b6:	3001      	addls	r0, #1
 80022b8:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80022bc:	d30c      	bcc.n	80022d8 <gmtime_r+0x11c>
 80022be:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80022c2:	61e3      	str	r3, [r4, #28]
 80022c4:	2300      	movs	r3, #0
 80022c6:	f2a0 706c 	subw	r0, r0, #1900	; 0x76c
 80022ca:	e9c4 6004 	strd	r6, r0, [r4, #16]
 80022ce:	60e1      	str	r1, [r4, #12]
 80022d0:	6223      	str	r3, [r4, #32]
 80022d2:	4620      	mov	r0, r4
 80022d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80022d8:	07aa      	lsls	r2, r5, #30
 80022da:	d105      	bne.n	80022e8 <gmtime_r+0x12c>
 80022dc:	2764      	movs	r7, #100	; 0x64
 80022de:	fbb5 f2f7 	udiv	r2, r5, r7
 80022e2:	fb07 5212 	mls	r2, r7, r2, r5
 80022e6:	b95a      	cbnz	r2, 8002300 <gmtime_r+0x144>
 80022e8:	f44f 77c8 	mov.w	r7, #400	; 0x190
 80022ec:	fbb5 f2f7 	udiv	r2, r5, r7
 80022f0:	fb07 5212 	mls	r2, r7, r2, r5
 80022f4:	fab2 f282 	clz	r2, r2
 80022f8:	0952      	lsrs	r2, r2, #5
 80022fa:	333b      	adds	r3, #59	; 0x3b
 80022fc:	4413      	add	r3, r2
 80022fe:	e7e0      	b.n	80022c2 <gmtime_r+0x106>
 8002300:	2201      	movs	r2, #1
 8002302:	e7fa      	b.n	80022fa <gmtime_r+0x13e>
 8002304:	00015180 	.word	0x00015180
 8002308:	00023ab1 	.word	0x00023ab1
 800230c:	fffdc54f 	.word	0xfffdc54f
 8002310:	00023ab0 	.word	0x00023ab0

08002314 <__libc_init_array>:
 8002314:	b570      	push	{r4, r5, r6, lr}
 8002316:	2500      	movs	r5, #0
 8002318:	4e0c      	ldr	r6, [pc, #48]	; (800234c <__libc_init_array+0x38>)
 800231a:	4c0d      	ldr	r4, [pc, #52]	; (8002350 <__libc_init_array+0x3c>)
 800231c:	1ba4      	subs	r4, r4, r6
 800231e:	10a4      	asrs	r4, r4, #2
 8002320:	42a5      	cmp	r5, r4
 8002322:	d109      	bne.n	8002338 <__libc_init_array+0x24>
 8002324:	f002 f996 	bl	8004654 <_init>
 8002328:	2500      	movs	r5, #0
 800232a:	4e0a      	ldr	r6, [pc, #40]	; (8002354 <__libc_init_array+0x40>)
 800232c:	4c0a      	ldr	r4, [pc, #40]	; (8002358 <__libc_init_array+0x44>)
 800232e:	1ba4      	subs	r4, r4, r6
 8002330:	10a4      	asrs	r4, r4, #2
 8002332:	42a5      	cmp	r5, r4
 8002334:	d105      	bne.n	8002342 <__libc_init_array+0x2e>
 8002336:	bd70      	pop	{r4, r5, r6, pc}
 8002338:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800233c:	4798      	blx	r3
 800233e:	3501      	adds	r5, #1
 8002340:	e7ee      	b.n	8002320 <__libc_init_array+0xc>
 8002342:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002346:	4798      	blx	r3
 8002348:	3501      	adds	r5, #1
 800234a:	e7f2      	b.n	8002332 <__libc_init_array+0x1e>
 800234c:	08004bd0 	.word	0x08004bd0
 8002350:	08004bd0 	.word	0x08004bd0
 8002354:	08004bd0 	.word	0x08004bd0
 8002358:	08004bd4 	.word	0x08004bd4

0800235c <malloc>:
 800235c:	4b02      	ldr	r3, [pc, #8]	; (8002368 <malloc+0xc>)
 800235e:	4601      	mov	r1, r0
 8002360:	6818      	ldr	r0, [r3, #0]
 8002362:	f000 b85f 	b.w	8002424 <_malloc_r>
 8002366:	bf00      	nop
 8002368:	20000010 	.word	0x20000010

0800236c <free>:
 800236c:	4b02      	ldr	r3, [pc, #8]	; (8002378 <free+0xc>)
 800236e:	4601      	mov	r1, r0
 8002370:	6818      	ldr	r0, [r3, #0]
 8002372:	f000 b80b 	b.w	800238c <_free_r>
 8002376:	bf00      	nop
 8002378:	20000010 	.word	0x20000010

0800237c <memset>:
 800237c:	4603      	mov	r3, r0
 800237e:	4402      	add	r2, r0
 8002380:	4293      	cmp	r3, r2
 8002382:	d100      	bne.n	8002386 <memset+0xa>
 8002384:	4770      	bx	lr
 8002386:	f803 1b01 	strb.w	r1, [r3], #1
 800238a:	e7f9      	b.n	8002380 <memset+0x4>

0800238c <_free_r>:
 800238c:	b538      	push	{r3, r4, r5, lr}
 800238e:	4605      	mov	r5, r0
 8002390:	2900      	cmp	r1, #0
 8002392:	d043      	beq.n	800241c <_free_r+0x90>
 8002394:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002398:	1f0c      	subs	r4, r1, #4
 800239a:	2b00      	cmp	r3, #0
 800239c:	bfb8      	it	lt
 800239e:	18e4      	addlt	r4, r4, r3
 80023a0:	f001 f8ea 	bl	8003578 <__malloc_lock>
 80023a4:	4a1e      	ldr	r2, [pc, #120]	; (8002420 <_free_r+0x94>)
 80023a6:	6813      	ldr	r3, [r2, #0]
 80023a8:	4610      	mov	r0, r2
 80023aa:	b933      	cbnz	r3, 80023ba <_free_r+0x2e>
 80023ac:	6063      	str	r3, [r4, #4]
 80023ae:	6014      	str	r4, [r2, #0]
 80023b0:	4628      	mov	r0, r5
 80023b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80023b6:	f001 b8e0 	b.w	800357a <__malloc_unlock>
 80023ba:	42a3      	cmp	r3, r4
 80023bc:	d90b      	bls.n	80023d6 <_free_r+0x4a>
 80023be:	6821      	ldr	r1, [r4, #0]
 80023c0:	1862      	adds	r2, r4, r1
 80023c2:	4293      	cmp	r3, r2
 80023c4:	bf01      	itttt	eq
 80023c6:	681a      	ldreq	r2, [r3, #0]
 80023c8:	685b      	ldreq	r3, [r3, #4]
 80023ca:	1852      	addeq	r2, r2, r1
 80023cc:	6022      	streq	r2, [r4, #0]
 80023ce:	6063      	str	r3, [r4, #4]
 80023d0:	6004      	str	r4, [r0, #0]
 80023d2:	e7ed      	b.n	80023b0 <_free_r+0x24>
 80023d4:	4613      	mov	r3, r2
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	b10a      	cbz	r2, 80023de <_free_r+0x52>
 80023da:	42a2      	cmp	r2, r4
 80023dc:	d9fa      	bls.n	80023d4 <_free_r+0x48>
 80023de:	6819      	ldr	r1, [r3, #0]
 80023e0:	1858      	adds	r0, r3, r1
 80023e2:	42a0      	cmp	r0, r4
 80023e4:	d10b      	bne.n	80023fe <_free_r+0x72>
 80023e6:	6820      	ldr	r0, [r4, #0]
 80023e8:	4401      	add	r1, r0
 80023ea:	1858      	adds	r0, r3, r1
 80023ec:	4282      	cmp	r2, r0
 80023ee:	6019      	str	r1, [r3, #0]
 80023f0:	d1de      	bne.n	80023b0 <_free_r+0x24>
 80023f2:	6810      	ldr	r0, [r2, #0]
 80023f4:	6852      	ldr	r2, [r2, #4]
 80023f6:	4401      	add	r1, r0
 80023f8:	6019      	str	r1, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
 80023fc:	e7d8      	b.n	80023b0 <_free_r+0x24>
 80023fe:	d902      	bls.n	8002406 <_free_r+0x7a>
 8002400:	230c      	movs	r3, #12
 8002402:	602b      	str	r3, [r5, #0]
 8002404:	e7d4      	b.n	80023b0 <_free_r+0x24>
 8002406:	6820      	ldr	r0, [r4, #0]
 8002408:	1821      	adds	r1, r4, r0
 800240a:	428a      	cmp	r2, r1
 800240c:	bf01      	itttt	eq
 800240e:	6811      	ldreq	r1, [r2, #0]
 8002410:	6852      	ldreq	r2, [r2, #4]
 8002412:	1809      	addeq	r1, r1, r0
 8002414:	6021      	streq	r1, [r4, #0]
 8002416:	6062      	str	r2, [r4, #4]
 8002418:	605c      	str	r4, [r3, #4]
 800241a:	e7c9      	b.n	80023b0 <_free_r+0x24>
 800241c:	bd38      	pop	{r3, r4, r5, pc}
 800241e:	bf00      	nop
 8002420:	20000268 	.word	0x20000268

08002424 <_malloc_r>:
 8002424:	b570      	push	{r4, r5, r6, lr}
 8002426:	1ccd      	adds	r5, r1, #3
 8002428:	f025 0503 	bic.w	r5, r5, #3
 800242c:	3508      	adds	r5, #8
 800242e:	2d0c      	cmp	r5, #12
 8002430:	bf38      	it	cc
 8002432:	250c      	movcc	r5, #12
 8002434:	2d00      	cmp	r5, #0
 8002436:	4606      	mov	r6, r0
 8002438:	db01      	blt.n	800243e <_malloc_r+0x1a>
 800243a:	42a9      	cmp	r1, r5
 800243c:	d903      	bls.n	8002446 <_malloc_r+0x22>
 800243e:	230c      	movs	r3, #12
 8002440:	6033      	str	r3, [r6, #0]
 8002442:	2000      	movs	r0, #0
 8002444:	bd70      	pop	{r4, r5, r6, pc}
 8002446:	f001 f897 	bl	8003578 <__malloc_lock>
 800244a:	4a21      	ldr	r2, [pc, #132]	; (80024d0 <_malloc_r+0xac>)
 800244c:	6814      	ldr	r4, [r2, #0]
 800244e:	4621      	mov	r1, r4
 8002450:	b991      	cbnz	r1, 8002478 <_malloc_r+0x54>
 8002452:	4c20      	ldr	r4, [pc, #128]	; (80024d4 <_malloc_r+0xb0>)
 8002454:	6823      	ldr	r3, [r4, #0]
 8002456:	b91b      	cbnz	r3, 8002460 <_malloc_r+0x3c>
 8002458:	4630      	mov	r0, r6
 800245a:	f000 f83d 	bl	80024d8 <_sbrk_r>
 800245e:	6020      	str	r0, [r4, #0]
 8002460:	4629      	mov	r1, r5
 8002462:	4630      	mov	r0, r6
 8002464:	f000 f838 	bl	80024d8 <_sbrk_r>
 8002468:	1c43      	adds	r3, r0, #1
 800246a:	d124      	bne.n	80024b6 <_malloc_r+0x92>
 800246c:	230c      	movs	r3, #12
 800246e:	4630      	mov	r0, r6
 8002470:	6033      	str	r3, [r6, #0]
 8002472:	f001 f882 	bl	800357a <__malloc_unlock>
 8002476:	e7e4      	b.n	8002442 <_malloc_r+0x1e>
 8002478:	680b      	ldr	r3, [r1, #0]
 800247a:	1b5b      	subs	r3, r3, r5
 800247c:	d418      	bmi.n	80024b0 <_malloc_r+0x8c>
 800247e:	2b0b      	cmp	r3, #11
 8002480:	d90f      	bls.n	80024a2 <_malloc_r+0x7e>
 8002482:	600b      	str	r3, [r1, #0]
 8002484:	18cc      	adds	r4, r1, r3
 8002486:	50cd      	str	r5, [r1, r3]
 8002488:	4630      	mov	r0, r6
 800248a:	f001 f876 	bl	800357a <__malloc_unlock>
 800248e:	f104 000b 	add.w	r0, r4, #11
 8002492:	1d23      	adds	r3, r4, #4
 8002494:	f020 0007 	bic.w	r0, r0, #7
 8002498:	1ac3      	subs	r3, r0, r3
 800249a:	d0d3      	beq.n	8002444 <_malloc_r+0x20>
 800249c:	425a      	negs	r2, r3
 800249e:	50e2      	str	r2, [r4, r3]
 80024a0:	e7d0      	b.n	8002444 <_malloc_r+0x20>
 80024a2:	684b      	ldr	r3, [r1, #4]
 80024a4:	428c      	cmp	r4, r1
 80024a6:	bf16      	itet	ne
 80024a8:	6063      	strne	r3, [r4, #4]
 80024aa:	6013      	streq	r3, [r2, #0]
 80024ac:	460c      	movne	r4, r1
 80024ae:	e7eb      	b.n	8002488 <_malloc_r+0x64>
 80024b0:	460c      	mov	r4, r1
 80024b2:	6849      	ldr	r1, [r1, #4]
 80024b4:	e7cc      	b.n	8002450 <_malloc_r+0x2c>
 80024b6:	1cc4      	adds	r4, r0, #3
 80024b8:	f024 0403 	bic.w	r4, r4, #3
 80024bc:	42a0      	cmp	r0, r4
 80024be:	d005      	beq.n	80024cc <_malloc_r+0xa8>
 80024c0:	1a21      	subs	r1, r4, r0
 80024c2:	4630      	mov	r0, r6
 80024c4:	f000 f808 	bl	80024d8 <_sbrk_r>
 80024c8:	3001      	adds	r0, #1
 80024ca:	d0cf      	beq.n	800246c <_malloc_r+0x48>
 80024cc:	6025      	str	r5, [r4, #0]
 80024ce:	e7db      	b.n	8002488 <_malloc_r+0x64>
 80024d0:	20000268 	.word	0x20000268
 80024d4:	2000026c 	.word	0x2000026c

080024d8 <_sbrk_r>:
 80024d8:	b538      	push	{r3, r4, r5, lr}
 80024da:	2300      	movs	r3, #0
 80024dc:	4c05      	ldr	r4, [pc, #20]	; (80024f4 <_sbrk_r+0x1c>)
 80024de:	4605      	mov	r5, r0
 80024e0:	4608      	mov	r0, r1
 80024e2:	6023      	str	r3, [r4, #0]
 80024e4:	f7fe fc1e 	bl	8000d24 <_sbrk>
 80024e8:	1c43      	adds	r3, r0, #1
 80024ea:	d102      	bne.n	80024f2 <_sbrk_r+0x1a>
 80024ec:	6823      	ldr	r3, [r4, #0]
 80024ee:	b103      	cbz	r3, 80024f2 <_sbrk_r+0x1a>
 80024f0:	602b      	str	r3, [r5, #0]
 80024f2:	bd38      	pop	{r3, r4, r5, pc}
 80024f4:	200002c8 	.word	0x200002c8

080024f8 <iso_year_adjust>:
 80024f8:	6942      	ldr	r2, [r0, #20]
 80024fa:	f240 736c 	movw	r3, #1900	; 0x76c
 80024fe:	2a00      	cmp	r2, #0
 8002500:	bfa8      	it	ge
 8002502:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8002506:	441a      	add	r2, r3
 8002508:	0793      	lsls	r3, r2, #30
 800250a:	d105      	bne.n	8002518 <iso_year_adjust+0x20>
 800250c:	2164      	movs	r1, #100	; 0x64
 800250e:	fb92 f3f1 	sdiv	r3, r2, r1
 8002512:	fb01 2313 	mls	r3, r1, r3, r2
 8002516:	b9d3      	cbnz	r3, 800254e <iso_year_adjust+0x56>
 8002518:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800251c:	fb92 f3f1 	sdiv	r3, r2, r1
 8002520:	fb01 2313 	mls	r3, r1, r3, r2
 8002524:	fab3 f283 	clz	r2, r3
 8002528:	0952      	lsrs	r2, r2, #5
 800252a:	e9d0 3106 	ldrd	r3, r1, [r0, #24]
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8002534:	4413      	add	r3, r2
 8002536:	2b21      	cmp	r3, #33	; 0x21
 8002538:	dc11      	bgt.n	800255e <iso_year_adjust+0x66>
 800253a:	2b20      	cmp	r3, #32
 800253c:	da30      	bge.n	80025a0 <iso_year_adjust+0xa8>
 800253e:	2b0d      	cmp	r3, #13
 8002540:	dc07      	bgt.n	8002552 <iso_year_adjust+0x5a>
 8002542:	2b0a      	cmp	r3, #10
 8002544:	da2c      	bge.n	80025a0 <iso_year_adjust+0xa8>
 8002546:	2b01      	cmp	r3, #1
 8002548:	d92a      	bls.n	80025a0 <iso_year_adjust+0xa8>
 800254a:	2000      	movs	r0, #0
 800254c:	4770      	bx	lr
 800254e:	2201      	movs	r2, #1
 8002550:	e7eb      	b.n	800252a <iso_year_adjust+0x32>
 8002552:	2b10      	cmp	r3, #16
 8002554:	dbf9      	blt.n	800254a <iso_year_adjust+0x52>
 8002556:	2b11      	cmp	r3, #17
 8002558:	dd22      	ble.n	80025a0 <iso_year_adjust+0xa8>
 800255a:	3b1c      	subs	r3, #28
 800255c:	e7f3      	b.n	8002546 <iso_year_adjust+0x4e>
 800255e:	f241 62c6 	movw	r2, #5830	; 0x16c6
 8002562:	4293      	cmp	r3, r2
 8002564:	dc0f      	bgt.n	8002586 <iso_year_adjust+0x8e>
 8002566:	f241 62c2 	movw	r2, #5826	; 0x16c2
 800256a:	4293      	cmp	r3, r2
 800256c:	da09      	bge.n	8002582 <iso_year_adjust+0x8a>
 800256e:	f241 62a2 	movw	r2, #5794	; 0x16a2
 8002572:	4293      	cmp	r3, r2
 8002574:	d005      	beq.n	8002582 <iso_year_adjust+0x8a>
 8002576:	dbe8      	blt.n	800254a <iso_year_adjust+0x52>
 8002578:	f5a3 53b5 	sub.w	r3, r3, #5792	; 0x16a0
 800257c:	3b12      	subs	r3, #18
 800257e:	2b02      	cmp	r3, #2
 8002580:	d8e3      	bhi.n	800254a <iso_year_adjust+0x52>
 8002582:	2001      	movs	r0, #1
 8002584:	4770      	bx	lr
 8002586:	f241 62d5 	movw	r2, #5845	; 0x16d5
 800258a:	4293      	cmp	r3, r2
 800258c:	d0f9      	beq.n	8002582 <iso_year_adjust+0x8a>
 800258e:	f241 62d7 	movw	r2, #5847	; 0x16d7
 8002592:	4293      	cmp	r3, r2
 8002594:	d0f5      	beq.n	8002582 <iso_year_adjust+0x8a>
 8002596:	f241 62d3 	movw	r2, #5843	; 0x16d3
 800259a:	4293      	cmp	r3, r2
 800259c:	d1d5      	bne.n	800254a <iso_year_adjust+0x52>
 800259e:	e7f0      	b.n	8002582 <iso_year_adjust+0x8a>
 80025a0:	f04f 30ff 	mov.w	r0, #4294967295
 80025a4:	4770      	bx	lr
	...

080025a8 <__strftime>:
 80025a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025ac:	461d      	mov	r5, r3
 80025ae:	2300      	movs	r3, #0
 80025b0:	4607      	mov	r7, r0
 80025b2:	460e      	mov	r6, r1
 80025b4:	461c      	mov	r4, r3
 80025b6:	b091      	sub	sp, #68	; 0x44
 80025b8:	9303      	str	r3, [sp, #12]
 80025ba:	f101 3bff 	add.w	fp, r1, #4294967295
 80025be:	7813      	ldrb	r3, [r2, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 84e2 	beq.w	8002f8a <__strftime+0x9e2>
 80025c6:	2b25      	cmp	r3, #37	; 0x25
 80025c8:	d11f      	bne.n	800260a <__strftime+0x62>
 80025ca:	f892 a001 	ldrb.w	sl, [r2, #1]
 80025ce:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 80025d2:	d023      	beq.n	800261c <__strftime+0x74>
 80025d4:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 80025d8:	d020      	beq.n	800261c <__strftime+0x74>
 80025da:	f04f 0a00 	mov.w	sl, #0
 80025de:	f102 0801 	add.w	r8, r2, #1
 80025e2:	f898 3000 	ldrb.w	r3, [r8]
 80025e6:	3b31      	subs	r3, #49	; 0x31
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d81a      	bhi.n	8002622 <__strftime+0x7a>
 80025ec:	4640      	mov	r0, r8
 80025ee:	220a      	movs	r2, #10
 80025f0:	a908      	add	r1, sp, #32
 80025f2:	f000 fd85 	bl	8003100 <strtoul>
 80025f6:	4681      	mov	r9, r0
 80025f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80025fc:	f898 3000 	ldrb.w	r3, [r8]
 8002600:	2b45      	cmp	r3, #69	; 0x45
 8002602:	d111      	bne.n	8002628 <__strftime+0x80>
 8002604:	f108 0801 	add.w	r8, r8, #1
 8002608:	e010      	b.n	800262c <__strftime+0x84>
 800260a:	45a3      	cmp	fp, r4
 800260c:	d802      	bhi.n	8002614 <__strftime+0x6c>
 800260e:	2400      	movs	r4, #0
 8002610:	f000 bcbe 	b.w	8002f90 <__strftime+0x9e8>
 8002614:	553b      	strb	r3, [r7, r4]
 8002616:	3201      	adds	r2, #1
 8002618:	3401      	adds	r4, #1
 800261a:	e7d0      	b.n	80025be <__strftime+0x16>
 800261c:	f102 0802 	add.w	r8, r2, #2
 8002620:	e7df      	b.n	80025e2 <__strftime+0x3a>
 8002622:	f04f 0900 	mov.w	r9, #0
 8002626:	e7e9      	b.n	80025fc <__strftime+0x54>
 8002628:	2b4f      	cmp	r3, #79	; 0x4f
 800262a:	d0eb      	beq.n	8002604 <__strftime+0x5c>
 800262c:	f898 1000 	ldrb.w	r1, [r8]
 8002630:	f1a1 0325 	sub.w	r3, r1, #37	; 0x25
 8002634:	2b55      	cmp	r3, #85	; 0x55
 8002636:	d8ea      	bhi.n	800260e <__strftime+0x66>
 8002638:	a201      	add	r2, pc, #4	; (adr r2, 8002640 <__strftime+0x98>)
 800263a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800263e:	bf00      	nop
 8002640:	08002f81 	.word	0x08002f81
 8002644:	0800260f 	.word	0x0800260f
 8002648:	0800260f 	.word	0x0800260f
 800264c:	0800260f 	.word	0x0800260f
 8002650:	0800260f 	.word	0x0800260f
 8002654:	0800260f 	.word	0x0800260f
 8002658:	0800260f 	.word	0x0800260f
 800265c:	0800260f 	.word	0x0800260f
 8002660:	0800260f 	.word	0x0800260f
 8002664:	0800260f 	.word	0x0800260f
 8002668:	0800260f 	.word	0x0800260f
 800266c:	0800260f 	.word	0x0800260f
 8002670:	0800260f 	.word	0x0800260f
 8002674:	0800260f 	.word	0x0800260f
 8002678:	0800260f 	.word	0x0800260f
 800267c:	0800260f 	.word	0x0800260f
 8002680:	0800260f 	.word	0x0800260f
 8002684:	0800260f 	.word	0x0800260f
 8002688:	0800260f 	.word	0x0800260f
 800268c:	0800260f 	.word	0x0800260f
 8002690:	0800260f 	.word	0x0800260f
 8002694:	0800260f 	.word	0x0800260f
 8002698:	0800260f 	.word	0x0800260f
 800269c:	0800260f 	.word	0x0800260f
 80026a0:	0800260f 	.word	0x0800260f
 80026a4:	0800260f 	.word	0x0800260f
 80026a8:	0800260f 	.word	0x0800260f
 80026ac:	0800260f 	.word	0x0800260f
 80026b0:	080027d5 	.word	0x080027d5
 80026b4:	08002829 	.word	0x08002829
 80026b8:	08002899 	.word	0x08002899
 80026bc:	08002933 	.word	0x08002933
 80026c0:	0800260f 	.word	0x0800260f
 80026c4:	08002981 	.word	0x08002981
 80026c8:	08002a71 	.word	0x08002a71
 80026cc:	08002b89 	.word	0x08002b89
 80026d0:	08002b97 	.word	0x08002b97
 80026d4:	0800260f 	.word	0x0800260f
 80026d8:	0800260f 	.word	0x0800260f
 80026dc:	0800260f 	.word	0x0800260f
 80026e0:	08002bc7 	.word	0x08002bc7
 80026e4:	0800260f 	.word	0x0800260f
 80026e8:	0800260f 	.word	0x0800260f
 80026ec:	08002bd9 	.word	0x08002bd9
 80026f0:	0800260f 	.word	0x0800260f
 80026f4:	08002c37 	.word	0x08002c37
 80026f8:	08002d4f 	.word	0x08002d4f
 80026fc:	08002d5d 	.word	0x08002d5d
 8002700:	08002dad 	.word	0x08002dad
 8002704:	08002dbd 	.word	0x08002dbd
 8002708:	08002e2d 	.word	0x08002e2d
 800270c:	08002891 	.word	0x08002891
 8002710:	08002e67 	.word	0x08002e67
 8002714:	08002f2d 	.word	0x08002f2d
 8002718:	0800260f 	.word	0x0800260f
 800271c:	0800260f 	.word	0x0800260f
 8002720:	0800260f 	.word	0x0800260f
 8002724:	0800260f 	.word	0x0800260f
 8002728:	0800260f 	.word	0x0800260f
 800272c:	0800260f 	.word	0x0800260f
 8002730:	08002799 	.word	0x08002799
 8002734:	08002801 	.word	0x08002801
 8002738:	08002853 	.word	0x08002853
 800273c:	0800290f 	.word	0x0800290f
 8002740:	0800290f 	.word	0x0800290f
 8002744:	0800260f 	.word	0x0800260f
 8002748:	080029d9 	.word	0x080029d9
 800274c:	08002801 	.word	0x08002801
 8002750:	0800260f 	.word	0x0800260f
 8002754:	08002bb9 	.word	0x08002bb9
 8002758:	08002b89 	.word	0x08002b89
 800275c:	08002b97 	.word	0x08002b97
 8002760:	08002bc1 	.word	0x08002bc1
 8002764:	08002bcb 	.word	0x08002bcb
 8002768:	0800260f 	.word	0x0800260f
 800276c:	08002bd9 	.word	0x08002bd9
 8002770:	0800260f 	.word	0x0800260f
 8002774:	08002881 	.word	0x08002881
 8002778:	08002c49 	.word	0x08002c49
 800277c:	08002d53 	.word	0x08002d53
 8002780:	08002d95 	.word	0x08002d95
 8002784:	0800260f 	.word	0x0800260f
 8002788:	08002e21 	.word	0x08002e21
 800278c:	08002889 	.word	0x08002889
 8002790:	08002e45 	.word	0x08002e45
 8002794:	08002ebb 	.word	0x08002ebb
 8002798:	69ab      	ldr	r3, [r5, #24]
 800279a:	4aa8      	ldr	r2, [pc, #672]	; (8002a3c <__strftime+0x494>)
 800279c:	3318      	adds	r3, #24
 800279e:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 80027a2:	4648      	mov	r0, r9
 80027a4:	f7fd fcd2 	bl	800014c <strlen>
 80027a8:	eba9 0904 	sub.w	r9, r9, r4
 80027ac:	4420      	add	r0, r4
 80027ae:	42a0      	cmp	r0, r4
 80027b0:	d108      	bne.n	80027c4 <__strftime+0x21c>
 80027b2:	4604      	mov	r4, r0
 80027b4:	f898 3000 	ldrb.w	r3, [r8]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 83e6 	beq.w	8002f8a <__strftime+0x9e2>
 80027be:	f108 0201 	add.w	r2, r8, #1
 80027c2:	e6fc      	b.n	80025be <__strftime+0x16>
 80027c4:	45a3      	cmp	fp, r4
 80027c6:	f67f af22 	bls.w	800260e <__strftime+0x66>
 80027ca:	f819 3004 	ldrb.w	r3, [r9, r4]
 80027ce:	553b      	strb	r3, [r7, r4]
 80027d0:	3401      	adds	r4, #1
 80027d2:	e7ec      	b.n	80027ae <__strftime+0x206>
 80027d4:	69aa      	ldr	r2, [r5, #24]
 80027d6:	4b99      	ldr	r3, [pc, #612]	; (8002a3c <__strftime+0x494>)
 80027d8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80027dc:	f8d3 907c 	ldr.w	r9, [r3, #124]	; 0x7c
 80027e0:	4648      	mov	r0, r9
 80027e2:	f7fd fcb3 	bl	800014c <strlen>
 80027e6:	eba9 0904 	sub.w	r9, r9, r4
 80027ea:	4420      	add	r0, r4
 80027ec:	42a0      	cmp	r0, r4
 80027ee:	d0e0      	beq.n	80027b2 <__strftime+0x20a>
 80027f0:	45a3      	cmp	fp, r4
 80027f2:	f67f af0c 	bls.w	800260e <__strftime+0x66>
 80027f6:	f819 3004 	ldrb.w	r3, [r9, r4]
 80027fa:	553b      	strb	r3, [r7, r4]
 80027fc:	3401      	adds	r4, #1
 80027fe:	e7f5      	b.n	80027ec <__strftime+0x244>
 8002800:	692a      	ldr	r2, [r5, #16]
 8002802:	4b8e      	ldr	r3, [pc, #568]	; (8002a3c <__strftime+0x494>)
 8002804:	f853 9022 	ldr.w	r9, [r3, r2, lsl #2]
 8002808:	4648      	mov	r0, r9
 800280a:	f7fd fc9f 	bl	800014c <strlen>
 800280e:	eba9 0904 	sub.w	r9, r9, r4
 8002812:	4420      	add	r0, r4
 8002814:	42a0      	cmp	r0, r4
 8002816:	d0cc      	beq.n	80027b2 <__strftime+0x20a>
 8002818:	45a3      	cmp	fp, r4
 800281a:	f67f aef8 	bls.w	800260e <__strftime+0x66>
 800281e:	f819 3004 	ldrb.w	r3, [r9, r4]
 8002822:	553b      	strb	r3, [r7, r4]
 8002824:	3401      	adds	r4, #1
 8002826:	e7f5      	b.n	8002814 <__strftime+0x26c>
 8002828:	692b      	ldr	r3, [r5, #16]
 800282a:	4a84      	ldr	r2, [pc, #528]	; (8002a3c <__strftime+0x494>)
 800282c:	330c      	adds	r3, #12
 800282e:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8002832:	4648      	mov	r0, r9
 8002834:	f7fd fc8a 	bl	800014c <strlen>
 8002838:	eba9 0904 	sub.w	r9, r9, r4
 800283c:	4420      	add	r0, r4
 800283e:	42a0      	cmp	r0, r4
 8002840:	d0b7      	beq.n	80027b2 <__strftime+0x20a>
 8002842:	45a3      	cmp	fp, r4
 8002844:	f67f aee3 	bls.w	800260e <__strftime+0x66>
 8002848:	f819 3004 	ldrb.w	r3, [r9, r4]
 800284c:	553b      	strb	r3, [r7, r4]
 800284e:	3401      	adds	r4, #1
 8002850:	e7f5      	b.n	800283e <__strftime+0x296>
 8002852:	4b7a      	ldr	r3, [pc, #488]	; (8002a3c <__strftime+0x494>)
 8002854:	f8d3 90a0 	ldr.w	r9, [r3, #160]	; 0xa0
 8002858:	4648      	mov	r0, r9
 800285a:	f7fd fc77 	bl	800014c <strlen>
 800285e:	f899 3000 	ldrb.w	r3, [r9]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d0a6      	beq.n	80027b4 <__strftime+0x20c>
 8002866:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8002868:	464a      	mov	r2, r9
 800286a:	9300      	str	r3, [sp, #0]
 800286c:	462b      	mov	r3, r5
 800286e:	1b31      	subs	r1, r6, r4
 8002870:	1938      	adds	r0, r7, r4
 8002872:	f7ff fe99 	bl	80025a8 <__strftime>
 8002876:	2800      	cmp	r0, #0
 8002878:	f77f aec9 	ble.w	800260e <__strftime+0x66>
 800287c:	4404      	add	r4, r0
 800287e:	e799      	b.n	80027b4 <__strftime+0x20c>
 8002880:	4b6e      	ldr	r3, [pc, #440]	; (8002a3c <__strftime+0x494>)
 8002882:	f8d3 90e4 	ldr.w	r9, [r3, #228]	; 0xe4
 8002886:	e7e7      	b.n	8002858 <__strftime+0x2b0>
 8002888:	4b6c      	ldr	r3, [pc, #432]	; (8002a3c <__strftime+0x494>)
 800288a:	f8d3 909c 	ldr.w	r9, [r3, #156]	; 0x9c
 800288e:	e7e3      	b.n	8002858 <__strftime+0x2b0>
 8002890:	4b6a      	ldr	r3, [pc, #424]	; (8002a3c <__strftime+0x494>)
 8002892:	f8d3 9098 	ldr.w	r9, [r3, #152]	; 0x98
 8002896:	e7df      	b.n	8002858 <__strftime+0x2b0>
 8002898:	4b69      	ldr	r3, [pc, #420]	; (8002a40 <__strftime+0x498>)
 800289a:	6969      	ldr	r1, [r5, #20]
 800289c:	4299      	cmp	r1, r3
 800289e:	bfac      	ite	ge
 80028a0:	2300      	movge	r3, #0
 80028a2:	2301      	movlt	r3, #1
 80028a4:	2900      	cmp	r1, #0
 80028a6:	9304      	str	r3, [sp, #16]
 80028a8:	db10      	blt.n	80028cc <__strftime+0x324>
 80028aa:	2064      	movs	r0, #100	; 0x64
 80028ac:	fb91 f0f0 	sdiv	r0, r1, r0
 80028b0:	3013      	adds	r0, #19
 80028b2:	f1ba 0f00 	cmp.w	sl, #0
 80028b6:	d013      	beq.n	80028e0 <__strftime+0x338>
 80028b8:	2863      	cmp	r0, #99	; 0x63
 80028ba:	dd26      	ble.n	800290a <__strftime+0x362>
 80028bc:	4a61      	ldr	r2, [pc, #388]	; (8002a44 <__strftime+0x49c>)
 80028be:	4b62      	ldr	r3, [pc, #392]	; (8002a48 <__strftime+0x4a0>)
 80028c0:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 80028c4:	bf18      	it	ne
 80028c6:	4613      	movne	r3, r2
 80028c8:	4a60      	ldr	r2, [pc, #384]	; (8002a4c <__strftime+0x4a4>)
 80028ca:	e00b      	b.n	80028e4 <__strftime+0x33c>
 80028cc:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 80028d0:	9105      	str	r1, [sp, #20]
 80028d2:	f000 fdcb 	bl	800346c <abs>
 80028d6:	2364      	movs	r3, #100	; 0x64
 80028d8:	9905      	ldr	r1, [sp, #20]
 80028da:	fb90 f0f3 	sdiv	r0, r0, r3
 80028de:	e7e8      	b.n	80028b2 <__strftime+0x30a>
 80028e0:	4b58      	ldr	r3, [pc, #352]	; (8002a44 <__strftime+0x49c>)
 80028e2:	4a5b      	ldr	r2, [pc, #364]	; (8002a50 <__strftime+0x4a8>)
 80028e4:	9001      	str	r0, [sp, #4]
 80028e6:	9804      	ldr	r0, [sp, #16]
 80028e8:	f8df c154 	ldr.w	ip, [pc, #340]	; 8002a40 <__strftime+0x498>
 80028ec:	f1b9 0f02 	cmp.w	r9, #2
 80028f0:	bf2c      	ite	cs
 80028f2:	ebc0 0009 	rsbcs	r0, r0, r9
 80028f6:	f1c0 0002 	rsbcc	r0, r0, #2
 80028fa:	9000      	str	r0, [sp, #0]
 80028fc:	4855      	ldr	r0, [pc, #340]	; (8002a54 <__strftime+0x4ac>)
 80028fe:	4561      	cmp	r1, ip
 8002900:	bfb8      	it	lt
 8002902:	4603      	movlt	r3, r0
 8002904:	1b31      	subs	r1, r6, r4
 8002906:	1938      	adds	r0, r7, r4
 8002908:	e029      	b.n	800295e <__strftime+0x3b6>
 800290a:	4b4e      	ldr	r3, [pc, #312]	; (8002a44 <__strftime+0x49c>)
 800290c:	e7dc      	b.n	80028c8 <__strftime+0x320>
 800290e:	4852      	ldr	r0, [pc, #328]	; (8002a58 <__strftime+0x4b0>)
 8002910:	4a52      	ldr	r2, [pc, #328]	; (8002a5c <__strftime+0x4b4>)
 8002912:	68eb      	ldr	r3, [r5, #12]
 8002914:	2964      	cmp	r1, #100	; 0x64
 8002916:	bf18      	it	ne
 8002918:	4602      	movne	r2, r0
 800291a:	1b31      	subs	r1, r6, r4
 800291c:	1938      	adds	r0, r7, r4
 800291e:	f001 f907 	bl	8003b30 <sniprintf>
 8002922:	2800      	cmp	r0, #0
 8002924:	f6ff ae73 	blt.w	800260e <__strftime+0x66>
 8002928:	4404      	add	r4, r0
 800292a:	42a6      	cmp	r6, r4
 800292c:	f63f af42 	bhi.w	80027b4 <__strftime+0x20c>
 8002930:	e66d      	b.n	800260e <__strftime+0x66>
 8002932:	6968      	ldr	r0, [r5, #20]
 8002934:	692b      	ldr	r3, [r5, #16]
 8002936:	2800      	cmp	r0, #0
 8002938:	eb07 0904 	add.w	r9, r7, r4
 800293c:	eba6 0a04 	sub.w	sl, r6, r4
 8002940:	f103 0301 	add.w	r3, r3, #1
 8002944:	68ea      	ldr	r2, [r5, #12]
 8002946:	db0d      	blt.n	8002964 <__strftime+0x3bc>
 8002948:	f04f 0c64 	mov.w	ip, #100	; 0x64
 800294c:	fb90 f1fc 	sdiv	r1, r0, ip
 8002950:	fb0c 0011 	mls	r0, ip, r1, r0
 8002954:	e9cd 2000 	strd	r2, r0, [sp]
 8002958:	4651      	mov	r1, sl
 800295a:	4648      	mov	r0, r9
 800295c:	4a40      	ldr	r2, [pc, #256]	; (8002a60 <__strftime+0x4b8>)
 800295e:	f001 f8e7 	bl	8003b30 <sniprintf>
 8002962:	e7de      	b.n	8002922 <__strftime+0x37a>
 8002964:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8002968:	e9cd 3204 	strd	r3, r2, [sp, #16]
 800296c:	f000 fd7e 	bl	800346c <abs>
 8002970:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8002974:	2164      	movs	r1, #100	; 0x64
 8002976:	fb90 fcf1 	sdiv	ip, r0, r1
 800297a:	fb0c 0011 	mls	r0, ip, r1, r0
 800297e:	e7e9      	b.n	8002954 <__strftime+0x3ac>
 8002980:	2325      	movs	r3, #37	; 0x25
 8002982:	f88d 3020 	strb.w	r3, [sp, #32]
 8002986:	f1ba 0f00 	cmp.w	sl, #0
 800298a:	d013      	beq.n	80029b4 <__strftime+0x40c>
 800298c:	f1b9 0f06 	cmp.w	r9, #6
 8002990:	bf38      	it	cc
 8002992:	f04f 0906 	movcc.w	r9, #6
 8002996:	f88d a021 	strb.w	sl, [sp, #33]	; 0x21
 800299a:	f1b9 0306 	subs.w	r3, r9, #6
 800299e:	d10f      	bne.n	80029c0 <__strftime+0x418>
 80029a0:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 80029a4:	492f      	ldr	r1, [pc, #188]	; (8002a64 <__strftime+0x4bc>)
 80029a6:	f001 f923 	bl	8003bf0 <strcpy>
 80029aa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80029ac:	aa08      	add	r2, sp, #32
 80029ae:	9300      	str	r3, [sp, #0]
 80029b0:	462b      	mov	r3, r5
 80029b2:	e75c      	b.n	800286e <__strftime+0x2c6>
 80029b4:	232b      	movs	r3, #43	; 0x2b
 80029b6:	f04f 090a 	mov.w	r9, #10
 80029ba:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
 80029be:	e7ec      	b.n	800299a <__strftime+0x3f2>
 80029c0:	4a29      	ldr	r2, [pc, #164]	; (8002a68 <__strftime+0x4c0>)
 80029c2:	211e      	movs	r1, #30
 80029c4:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 80029c8:	f001 f8b2 	bl	8003b30 <sniprintf>
 80029cc:	2800      	cmp	r0, #0
 80029ce:	dde7      	ble.n	80029a0 <__strftime+0x3f8>
 80029d0:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 80029d4:	4418      	add	r0, r3
 80029d6:	e7e5      	b.n	80029a4 <__strftime+0x3fc>
 80029d8:	4628      	mov	r0, r5
 80029da:	f7ff fd8d 	bl	80024f8 <iso_year_adjust>
 80029de:	4681      	mov	r9, r0
 80029e0:	6968      	ldr	r0, [r5, #20]
 80029e2:	2800      	cmp	r0, #0
 80029e4:	db1a      	blt.n	8002a1c <__strftime+0x474>
 80029e6:	2264      	movs	r2, #100	; 0x64
 80029e8:	fb90 f3f2 	sdiv	r3, r0, r2
 80029ec:	f1b9 0f00 	cmp.w	r9, #0
 80029f0:	fb02 0013 	mls	r0, r2, r3, r0
 80029f4:	da1a      	bge.n	8002a2c <__strftime+0x484>
 80029f6:	696a      	ldr	r2, [r5, #20]
 80029f8:	4b1c      	ldr	r3, [pc, #112]	; (8002a6c <__strftime+0x4c4>)
 80029fa:	429a      	cmp	r2, r3
 80029fc:	bfb8      	it	lt
 80029fe:	f04f 0901 	movlt.w	r9, #1
 8002a02:	2364      	movs	r3, #100	; 0x64
 8002a04:	4481      	add	r9, r0
 8002a06:	fb99 f0f3 	sdiv	r0, r9, r3
 8002a0a:	fb03 9910 	mls	r9, r3, r0, r9
 8002a0e:	4499      	add	r9, r3
 8002a10:	fb99 f2f3 	sdiv	r2, r9, r3
 8002a14:	fb03 9312 	mls	r3, r3, r2, r9
 8002a18:	4a10      	ldr	r2, [pc, #64]	; (8002a5c <__strftime+0x4b4>)
 8002a1a:	e77e      	b.n	800291a <__strftime+0x372>
 8002a1c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8002a20:	f000 fd24 	bl	800346c <abs>
 8002a24:	2364      	movs	r3, #100	; 0x64
 8002a26:	fb90 f2f3 	sdiv	r2, r0, r3
 8002a2a:	e7df      	b.n	80029ec <__strftime+0x444>
 8002a2c:	d0e9      	beq.n	8002a02 <__strftime+0x45a>
 8002a2e:	696a      	ldr	r2, [r5, #20]
 8002a30:	4b03      	ldr	r3, [pc, #12]	; (8002a40 <__strftime+0x498>)
 8002a32:	429a      	cmp	r2, r3
 8002a34:	bfb8      	it	lt
 8002a36:	f04f 39ff 	movlt.w	r9, #4294967295
 8002a3a:	e7e2      	b.n	8002a02 <__strftime+0x45a>
 8002a3c:	08004748 	.word	0x08004748
 8002a40:	fffff894 	.word	0xfffff894
 8002a44:	080049ba 	.word	0x080049ba
 8002a48:	080046fb 	.word	0x080046fb
 8002a4c:	080046f3 	.word	0x080046f3
 8002a50:	080046ec 	.word	0x080046ec
 8002a54:	08004b5f 	.word	0x08004b5f
 8002a58:	080046fd 	.word	0x080046fd
 8002a5c:	0800470b 	.word	0x0800470b
 8002a60:	08004701 	.word	0x08004701
 8002a64:	08004714 	.word	0x08004714
 8002a68:	08004710 	.word	0x08004710
 8002a6c:	fffff895 	.word	0xfffff895
 8002a70:	696b      	ldr	r3, [r5, #20]
 8002a72:	4628      	mov	r0, r5
 8002a74:	9304      	str	r3, [sp, #16]
 8002a76:	9a04      	ldr	r2, [sp, #16]
 8002a78:	4bbc      	ldr	r3, [pc, #752]	; (8002d6c <__strftime+0x7c4>)
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	bfac      	ite	ge
 8002a7e:	2300      	movge	r3, #0
 8002a80:	2301      	movlt	r3, #1
 8002a82:	9305      	str	r3, [sp, #20]
 8002a84:	f7ff fd38 	bl	80024f8 <iso_year_adjust>
 8002a88:	9a04      	ldr	r2, [sp, #16]
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2a00      	cmp	r2, #0
 8002a8e:	db3a      	blt.n	8002b06 <__strftime+0x55e>
 8002a90:	2264      	movs	r2, #100	; 0x64
 8002a92:	9904      	ldr	r1, [sp, #16]
 8002a94:	fb91 f2f2 	sdiv	r2, r1, r2
 8002a98:	3213      	adds	r2, #19
 8002a9a:	6968      	ldr	r0, [r5, #20]
 8002a9c:	2800      	cmp	r0, #0
 8002a9e:	db3d      	blt.n	8002b1c <__strftime+0x574>
 8002aa0:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8002aa4:	fb90 fefc 	sdiv	lr, r0, ip
 8002aa8:	fb0c 001e 	mls	r0, ip, lr, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	da44      	bge.n	8002b3a <__strftime+0x592>
 8002ab0:	f8df c2dc 	ldr.w	ip, [pc, #732]	; 8002d90 <__strftime+0x7e8>
 8002ab4:	6969      	ldr	r1, [r5, #20]
 8002ab6:	4561      	cmp	r1, ip
 8002ab8:	da01      	bge.n	8002abe <__strftime+0x516>
 8002aba:	2301      	movs	r3, #1
 8002abc:	9305      	str	r3, [sp, #20]
 8002abe:	4403      	add	r3, r0
 8002ac0:	1c59      	adds	r1, r3, #1
 8002ac2:	d146      	bne.n	8002b52 <__strftime+0x5aa>
 8002ac4:	2363      	movs	r3, #99	; 0x63
 8002ac6:	3a01      	subs	r2, #1
 8002ac8:	2064      	movs	r0, #100	; 0x64
 8002aca:	fb00 3202 	mla	r2, r0, r2, r3
 8002ace:	9b05      	ldr	r3, [sp, #20]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d043      	beq.n	8002b5c <__strftime+0x5b4>
 8002ad4:	232d      	movs	r3, #45	; 0x2d
 8002ad6:	f88d 3020 	strb.w	r3, [sp, #32]
 8002ada:	f1b9 0f00 	cmp.w	r9, #0
 8002ade:	d001      	beq.n	8002ae4 <__strftime+0x53c>
 8002ae0:	f109 39ff 	add.w	r9, r9, #4294967295
 8002ae4:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 8002ae8:	2125      	movs	r1, #37	; 0x25
 8002aea:	7019      	strb	r1, [r3, #0]
 8002aec:	f1ba 0f00 	cmp.w	sl, #0
 8002af0:	d144      	bne.n	8002b7c <__strftime+0x5d4>
 8002af2:	1c58      	adds	r0, r3, #1
 8002af4:	499e      	ldr	r1, [pc, #632]	; (8002d70 <__strftime+0x7c8>)
 8002af6:	9204      	str	r2, [sp, #16]
 8002af8:	f001 f87a 	bl	8003bf0 <strcpy>
 8002afc:	9a04      	ldr	r2, [sp, #16]
 8002afe:	9200      	str	r2, [sp, #0]
 8002b00:	464b      	mov	r3, r9
 8002b02:	aa08      	add	r2, sp, #32
 8002b04:	e09b      	b.n	8002c3e <__strftime+0x696>
 8002b06:	9b04      	ldr	r3, [sp, #16]
 8002b08:	9006      	str	r0, [sp, #24]
 8002b0a:	f203 706c 	addw	r0, r3, #1900	; 0x76c
 8002b0e:	f000 fcad 	bl	800346c <abs>
 8002b12:	2264      	movs	r2, #100	; 0x64
 8002b14:	9b06      	ldr	r3, [sp, #24]
 8002b16:	fb90 f2f2 	sdiv	r2, r0, r2
 8002b1a:	e7be      	b.n	8002a9a <__strftime+0x4f2>
 8002b1c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8002b20:	e9cd 3206 	strd	r3, r2, [sp, #24]
 8002b24:	f000 fca2 	bl	800346c <abs>
 8002b28:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8002b2c:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8002b30:	fb90 fefc 	sdiv	lr, r0, ip
 8002b34:	fb0e 001c 	mls	r0, lr, ip, r0
 8002b38:	e7b8      	b.n	8002aac <__strftime+0x504>
 8002b3a:	d0c0      	beq.n	8002abe <__strftime+0x516>
 8002b3c:	9904      	ldr	r1, [sp, #16]
 8002b3e:	f8df c22c 	ldr.w	ip, [pc, #556]	; 8002d6c <__strftime+0x7c4>
 8002b42:	4561      	cmp	r1, ip
 8002b44:	bfae      	itee	ge
 8002b46:	2100      	movge	r1, #0
 8002b48:	2101      	movlt	r1, #1
 8002b4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b4e:	9105      	str	r1, [sp, #20]
 8002b50:	e7b5      	b.n	8002abe <__strftime+0x516>
 8002b52:	2b64      	cmp	r3, #100	; 0x64
 8002b54:	bf04      	itt	eq
 8002b56:	3201      	addeq	r2, #1
 8002b58:	2300      	moveq	r3, #0
 8002b5a:	e7b5      	b.n	8002ac8 <__strftime+0x520>
 8002b5c:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 8002b60:	d110      	bne.n	8002b84 <__strftime+0x5dc>
 8002b62:	f242 730f 	movw	r3, #9999	; 0x270f
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d90c      	bls.n	8002b84 <__strftime+0x5dc>
 8002b6a:	f88d a020 	strb.w	sl, [sp, #32]
 8002b6e:	f1b9 0f00 	cmp.w	r9, #0
 8002b72:	d1b5      	bne.n	8002ae0 <__strftime+0x538>
 8002b74:	2125      	movs	r1, #37	; 0x25
 8002b76:	ab10      	add	r3, sp, #64	; 0x40
 8002b78:	f803 1d1f 	strb.w	r1, [r3, #-31]!
 8002b7c:	2130      	movs	r1, #48	; 0x30
 8002b7e:	1c98      	adds	r0, r3, #2
 8002b80:	7059      	strb	r1, [r3, #1]
 8002b82:	e7b7      	b.n	8002af4 <__strftime+0x54c>
 8002b84:	ab08      	add	r3, sp, #32
 8002b86:	e7af      	b.n	8002ae8 <__strftime+0x540>
 8002b88:	487a      	ldr	r0, [pc, #488]	; (8002d74 <__strftime+0x7cc>)
 8002b8a:	4a7b      	ldr	r2, [pc, #492]	; (8002d78 <__strftime+0x7d0>)
 8002b8c:	68ab      	ldr	r3, [r5, #8]
 8002b8e:	296b      	cmp	r1, #107	; 0x6b
 8002b90:	bf18      	it	ne
 8002b92:	4602      	movne	r2, r0
 8002b94:	e6c1      	b.n	800291a <__strftime+0x372>
 8002b96:	68ab      	ldr	r3, [r5, #8]
 8002b98:	220c      	movs	r2, #12
 8002b9a:	b15b      	cbz	r3, 8002bb4 <__strftime+0x60c>
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d003      	beq.n	8002ba8 <__strftime+0x600>
 8002ba0:	fb93 f0f2 	sdiv	r0, r3, r2
 8002ba4:	fb02 3310 	mls	r3, r2, r0, r3
 8002ba8:	4873      	ldr	r0, [pc, #460]	; (8002d78 <__strftime+0x7d0>)
 8002baa:	4a72      	ldr	r2, [pc, #456]	; (8002d74 <__strftime+0x7cc>)
 8002bac:	2949      	cmp	r1, #73	; 0x49
 8002bae:	bf18      	it	ne
 8002bb0:	4602      	movne	r2, r0
 8002bb2:	e6b2      	b.n	800291a <__strftime+0x372>
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	e7f7      	b.n	8002ba8 <__strftime+0x600>
 8002bb8:	69eb      	ldr	r3, [r5, #28]
 8002bba:	4a70      	ldr	r2, [pc, #448]	; (8002d7c <__strftime+0x7d4>)
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	e6ac      	b.n	800291a <__strftime+0x372>
 8002bc0:	692b      	ldr	r3, [r5, #16]
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	e728      	b.n	8002a18 <__strftime+0x470>
 8002bc6:	686b      	ldr	r3, [r5, #4]
 8002bc8:	e726      	b.n	8002a18 <__strftime+0x470>
 8002bca:	45a3      	cmp	fp, r4
 8002bcc:	f67f ad1f 	bls.w	800260e <__strftime+0x66>
 8002bd0:	230a      	movs	r3, #10
 8002bd2:	553b      	strb	r3, [r7, r4]
 8002bd4:	3401      	adds	r4, #1
 8002bd6:	e5ed      	b.n	80027b4 <__strftime+0x20c>
 8002bd8:	68ab      	ldr	r3, [r5, #8]
 8002bda:	2b0b      	cmp	r3, #11
 8002bdc:	bfcc      	ite	gt
 8002bde:	22a4      	movgt	r2, #164	; 0xa4
 8002be0:	22a0      	movle	r2, #160	; 0xa0
 8002be2:	4b67      	ldr	r3, [pc, #412]	; (8002d80 <__strftime+0x7d8>)
 8002be4:	4413      	add	r3, r2
 8002be6:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8002bea:	4648      	mov	r0, r9
 8002bec:	f7fd faae 	bl	800014c <strlen>
 8002bf0:	eba9 0304 	sub.w	r3, r9, r4
 8002bf4:	eb04 0a00 	add.w	sl, r4, r0
 8002bf8:	45a2      	cmp	sl, r4
 8002bfa:	d101      	bne.n	8002c00 <__strftime+0x658>
 8002bfc:	4654      	mov	r4, sl
 8002bfe:	e5d9      	b.n	80027b4 <__strftime+0x20c>
 8002c00:	45a3      	cmp	fp, r4
 8002c02:	f67f ad04 	bls.w	800260e <__strftime+0x66>
 8002c06:	f898 2000 	ldrb.w	r2, [r8]
 8002c0a:	f813 9004 	ldrb.w	r9, [r3, r4]
 8002c0e:	2a50      	cmp	r2, #80	; 0x50
 8002c10:	d10d      	bne.n	8002c2e <__strftime+0x686>
 8002c12:	9304      	str	r3, [sp, #16]
 8002c14:	f000 fc90 	bl	8003538 <__locale_ctype_ptr>
 8002c18:	4448      	add	r0, r9
 8002c1a:	7842      	ldrb	r2, [r0, #1]
 8002c1c:	9b04      	ldr	r3, [sp, #16]
 8002c1e:	f002 0203 	and.w	r2, r2, #3
 8002c22:	2a01      	cmp	r2, #1
 8002c24:	bf08      	it	eq
 8002c26:	f109 0920 	addeq.w	r9, r9, #32
 8002c2a:	fa5f f989 	uxtb.w	r9, r9
 8002c2e:	f807 9004 	strb.w	r9, [r7, r4]
 8002c32:	3401      	adds	r4, #1
 8002c34:	e7e0      	b.n	8002bf8 <__strftime+0x650>
 8002c36:	686b      	ldr	r3, [r5, #4]
 8002c38:	4a52      	ldr	r2, [pc, #328]	; (8002d84 <__strftime+0x7dc>)
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	68ab      	ldr	r3, [r5, #8]
 8002c3e:	1b31      	subs	r1, r6, r4
 8002c40:	1938      	adds	r0, r7, r4
 8002c42:	f000 ff75 	bl	8003b30 <sniprintf>
 8002c46:	e66c      	b.n	8002922 <__strftime+0x37a>
 8002c48:	6a2b      	ldr	r3, [r5, #32]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	db7c      	blt.n	8002d48 <__strftime+0x7a0>
 8002c4e:	f000 fa87 	bl	8003160 <__tz_lock>
 8002c52:	9b03      	ldr	r3, [sp, #12]
 8002c54:	b90b      	cbnz	r3, 8002c5a <__strftime+0x6b2>
 8002c56:	f000 fa85 	bl	8003164 <_tzset_unlocked>
 8002c5a:	f000 fc61 	bl	8003520 <__gettzinfo>
 8002c5e:	6a2b      	ldr	r3, [r5, #32]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	bfcc      	ite	gt
 8002c64:	2350      	movgt	r3, #80	; 0x50
 8002c66:	2328      	movle	r3, #40	; 0x28
 8002c68:	58c3      	ldr	r3, [r0, r3]
 8002c6a:	425b      	negs	r3, r3
 8002c6c:	9304      	str	r3, [sp, #16]
 8002c6e:	f000 fa78 	bl	8003162 <__tz_unlock>
 8002c72:	2301      	movs	r3, #1
 8002c74:	9303      	str	r3, [sp, #12]
 8002c76:	f8d5 c014 	ldr.w	ip, [r5, #20]
 8002c7a:	193b      	adds	r3, r7, r4
 8002c7c:	4662      	mov	r2, ip
 8002c7e:	f1bc 0045 	subs.w	r0, ip, #69	; 0x45
 8002c82:	9305      	str	r3, [sp, #20]
 8002c84:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8002c88:	f143 31ff 	adc.w	r1, r3, #4294967295
 8002c8c:	2800      	cmp	r0, #0
 8002c8e:	f171 0e00 	sbcs.w	lr, r1, #0
 8002c92:	da03      	bge.n	8002c9c <__strftime+0x6f4>
 8002c94:	f1bc 0042 	subs.w	r0, ip, #66	; 0x42
 8002c98:	f143 31ff 	adc.w	r1, r3, #4294967295
 8002c9c:	0883      	lsrs	r3, r0, #2
 8002c9e:	ea43 7381 	orr.w	r3, r3, r1, lsl #30
 8002ca2:	4699      	mov	r9, r3
 8002ca4:	108b      	asrs	r3, r1, #2
 8002ca6:	2164      	movs	r1, #100	; 0x64
 8002ca8:	f10c 30ff 	add.w	r0, ip, #4294967295
 8002cac:	fb90 f1f1 	sdiv	r1, r0, r1
 8002cb0:	ebb9 0201 	subs.w	r2, r9, r1
 8002cb4:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
 8002cb8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002cbc:	f20c 102b 	addw	r0, ip, #299	; 0x12b
 8002cc0:	fb90 f1f1 	sdiv	r1, r0, r1
 8002cc4:	eb12 0901 	adds.w	r9, r2, r1
 8002cc8:	eb43 7ae1 	adc.w	sl, r3, r1, asr #31
 8002ccc:	f240 116d 	movw	r1, #365	; 0x16d
 8002cd0:	f1ac 0c46 	sub.w	ip, ip, #70	; 0x46
 8002cd4:	fb01 fc0c 	mul.w	ip, r1, ip
 8002cd8:	eb19 020c 	adds.w	r2, r9, ip
 8002cdc:	eb4a 73ec 	adc.w	r3, sl, ip, asr #31
 8002ce0:	f04f 0c18 	mov.w	ip, #24
 8002ce4:	69e9      	ldr	r1, [r5, #28]
 8002ce6:	eb12 0901 	adds.w	r9, r2, r1
 8002cea:	eb43 7ae1 	adc.w	sl, r3, r1, asr #31
 8002cee:	fba9 230c 	umull	r2, r3, r9, ip
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	fb0c 130a 	mla	r3, ip, sl, r1
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 8002cfe:	4619      	mov	r1, r3
 8002d00:	68ab      	ldr	r3, [r5, #8]
 8002d02:	18c0      	adds	r0, r0, r3
 8002d04:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
 8002d08:	fba0 230c 	umull	r2, r3, r0, ip
 8002d0c:	4691      	mov	r9, r2
 8002d0e:	fb0c 3301 	mla	r3, ip, r1, r3
 8002d12:	6869      	ldr	r1, [r5, #4]
 8002d14:	eb19 0201 	adds.w	r2, r9, r1
 8002d18:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
 8002d1c:	fba2 010c 	umull	r0, r1, r2, ip
 8002d20:	fb0c 1103 	mla	r1, ip, r3, r1
 8002d24:	682b      	ldr	r3, [r5, #0]
 8002d26:	4a18      	ldr	r2, [pc, #96]	; (8002d88 <__strftime+0x7e0>)
 8002d28:	eb10 0903 	adds.w	r9, r0, r3
 8002d2c:	eb41 7ae3 	adc.w	sl, r1, r3, asr #31
 8002d30:	9b04      	ldr	r3, [sp, #16]
 8002d32:	ebb9 0003 	subs.w	r0, r9, r3
 8002d36:	eb6a 71e3 	sbc.w	r1, sl, r3, asr #31
 8002d3a:	e9cd 0100 	strd	r0, r1, [sp]
 8002d3e:	1b31      	subs	r1, r6, r4
 8002d40:	1938      	adds	r0, r7, r4
 8002d42:	f000 fef5 	bl	8003b30 <sniprintf>
 8002d46:	e5ec      	b.n	8002922 <__strftime+0x37a>
 8002d48:	2300      	movs	r3, #0
 8002d4a:	9304      	str	r3, [sp, #16]
 8002d4c:	e793      	b.n	8002c76 <__strftime+0x6ce>
 8002d4e:	682b      	ldr	r3, [r5, #0]
 8002d50:	e662      	b.n	8002a18 <__strftime+0x470>
 8002d52:	45a3      	cmp	fp, r4
 8002d54:	f67f ac5b 	bls.w	800260e <__strftime+0x66>
 8002d58:	2309      	movs	r3, #9
 8002d5a:	e73a      	b.n	8002bd2 <__strftime+0x62a>
 8002d5c:	682b      	ldr	r3, [r5, #0]
 8002d5e:	4a0b      	ldr	r2, [pc, #44]	; (8002d8c <__strftime+0x7e4>)
 8002d60:	9301      	str	r3, [sp, #4]
 8002d62:	686b      	ldr	r3, [r5, #4]
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	68ab      	ldr	r3, [r5, #8]
 8002d68:	e5cc      	b.n	8002904 <__strftime+0x35c>
 8002d6a:	bf00      	nop
 8002d6c:	fffff894 	.word	0xfffff894
 8002d70:	0800471c 	.word	0x0800471c
 8002d74:	0800470b 	.word	0x0800470b
 8002d78:	080046fd 	.word	0x080046fd
 8002d7c:	08004720 	.word	0x08004720
 8002d80:	08004748 	.word	0x08004748
 8002d84:	0800472f 	.word	0x0800472f
 8002d88:	08004725 	.word	0x08004725
 8002d8c:	0800472a 	.word	0x0800472a
 8002d90:	fffff895 	.word	0xfffff895
 8002d94:	45a3      	cmp	fp, r4
 8002d96:	f67f ac3a 	bls.w	800260e <__strftime+0x66>
 8002d9a:	69ab      	ldr	r3, [r5, #24]
 8002d9c:	193a      	adds	r2, r7, r4
 8002d9e:	3401      	adds	r4, #1
 8002da0:	b913      	cbnz	r3, 8002da8 <__strftime+0x800>
 8002da2:	2337      	movs	r3, #55	; 0x37
 8002da4:	7013      	strb	r3, [r2, #0]
 8002da6:	e505      	b.n	80027b4 <__strftime+0x20c>
 8002da8:	3330      	adds	r3, #48	; 0x30
 8002daa:	e7fb      	b.n	8002da4 <__strftime+0x7fc>
 8002dac:	69eb      	ldr	r3, [r5, #28]
 8002dae:	69aa      	ldr	r2, [r5, #24]
 8002db0:	3307      	adds	r3, #7
 8002db2:	1a9b      	subs	r3, r3, r2
 8002db4:	2207      	movs	r2, #7
 8002db6:	fb93 f3f2 	sdiv	r3, r3, r2
 8002dba:	e62d      	b.n	8002a18 <__strftime+0x470>
 8002dbc:	4628      	mov	r0, r5
 8002dbe:	f7ff fb9b 	bl	80024f8 <iso_year_adjust>
 8002dc2:	69aa      	ldr	r2, [r5, #24]
 8002dc4:	b132      	cbz	r2, 8002dd4 <__strftime+0x82c>
 8002dc6:	3a01      	subs	r2, #1
 8002dc8:	2800      	cmp	r0, #0
 8002dca:	dc27      	bgt.n	8002e1c <__strftime+0x874>
 8002dcc:	69eb      	ldr	r3, [r5, #28]
 8002dce:	d103      	bne.n	8002dd8 <__strftime+0x830>
 8002dd0:	330a      	adds	r3, #10
 8002dd2:	e7ee      	b.n	8002db2 <__strftime+0x80a>
 8002dd4:	2206      	movs	r2, #6
 8002dd6:	e7f7      	b.n	8002dc8 <__strftime+0x820>
 8002dd8:	6968      	ldr	r0, [r5, #20]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2800      	cmp	r0, #0
 8002dde:	f240 726b 	movw	r2, #1899	; 0x76b
 8002de2:	bfa8      	it	ge
 8002de4:	f06f 0264 	mvnge.w	r2, #100	; 0x64
 8002de8:	4410      	add	r0, r2
 8002dea:	0782      	lsls	r2, r0, #30
 8002dec:	d105      	bne.n	8002dfa <__strftime+0x852>
 8002dee:	2264      	movs	r2, #100	; 0x64
 8002df0:	fb90 f1f2 	sdiv	r1, r0, r2
 8002df4:	fb02 0111 	mls	r1, r2, r1, r0
 8002df8:	b971      	cbnz	r1, 8002e18 <__strftime+0x870>
 8002dfa:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002dfe:	fb90 f2f1 	sdiv	r2, r0, r1
 8002e02:	fb01 0212 	mls	r2, r1, r2, r0
 8002e06:	fab2 f282 	clz	r2, r2
 8002e0a:	0952      	lsrs	r2, r2, #5
 8002e0c:	1a9a      	subs	r2, r3, r2
 8002e0e:	2a04      	cmp	r2, #4
 8002e10:	bfcc      	ite	gt
 8002e12:	2334      	movgt	r3, #52	; 0x34
 8002e14:	2335      	movle	r3, #53	; 0x35
 8002e16:	e5ff      	b.n	8002a18 <__strftime+0x470>
 8002e18:	2201      	movs	r2, #1
 8002e1a:	e7f7      	b.n	8002e0c <__strftime+0x864>
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e5fb      	b.n	8002a18 <__strftime+0x470>
 8002e20:	45a3      	cmp	fp, r4
 8002e22:	f67f abf4 	bls.w	800260e <__strftime+0x66>
 8002e26:	69ab      	ldr	r3, [r5, #24]
 8002e28:	3330      	adds	r3, #48	; 0x30
 8002e2a:	e6d2      	b.n	8002bd2 <__strftime+0x62a>
 8002e2c:	69ab      	ldr	r3, [r5, #24]
 8002e2e:	b13b      	cbz	r3, 8002e40 <__strftime+0x898>
 8002e30:	3b01      	subs	r3, #1
 8002e32:	69ea      	ldr	r2, [r5, #28]
 8002e34:	3207      	adds	r2, #7
 8002e36:	1ad2      	subs	r2, r2, r3
 8002e38:	2307      	movs	r3, #7
 8002e3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8002e3e:	e5eb      	b.n	8002a18 <__strftime+0x470>
 8002e40:	2306      	movs	r3, #6
 8002e42:	e7f6      	b.n	8002e32 <__strftime+0x88a>
 8002e44:	6968      	ldr	r0, [r5, #20]
 8002e46:	2800      	cmp	r0, #0
 8002e48:	db05      	blt.n	8002e56 <__strftime+0x8ae>
 8002e4a:	2264      	movs	r2, #100	; 0x64
 8002e4c:	fb90 f3f2 	sdiv	r3, r0, r2
 8002e50:	fb02 0313 	mls	r3, r2, r3, r0
 8002e54:	e5e0      	b.n	8002a18 <__strftime+0x470>
 8002e56:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8002e5a:	f000 fb07 	bl	800346c <abs>
 8002e5e:	2364      	movs	r3, #100	; 0x64
 8002e60:	fb90 f2f3 	sdiv	r2, r0, r3
 8002e64:	e7f4      	b.n	8002e50 <__strftime+0x8a8>
 8002e66:	696b      	ldr	r3, [r5, #20]
 8002e68:	4a52      	ldr	r2, [pc, #328]	; (8002fb4 <__strftime+0xa0c>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	da18      	bge.n	8002ea0 <__strftime+0x8f8>
 8002e6e:	212d      	movs	r1, #45	; 0x2d
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	f88d 1020 	strb.w	r1, [sp, #32]
 8002e76:	f1b9 0f00 	cmp.w	r9, #0
 8002e7a:	d001      	beq.n	8002e80 <__strftime+0x8d8>
 8002e7c:	f109 39ff 	add.w	r9, r9, #4294967295
 8002e80:	f10d 0221 	add.w	r2, sp, #33	; 0x21
 8002e84:	2125      	movs	r1, #37	; 0x25
 8002e86:	7011      	strb	r1, [r2, #0]
 8002e88:	f1ba 0f00 	cmp.w	sl, #0
 8002e8c:	f040 8088 	bne.w	8002fa0 <__strftime+0x9f8>
 8002e90:	1c50      	adds	r0, r2, #1
 8002e92:	4949      	ldr	r1, [pc, #292]	; (8002fb8 <__strftime+0xa10>)
 8002e94:	9304      	str	r3, [sp, #16]
 8002e96:	f000 feab 	bl	8003bf0 <strcpy>
 8002e9a:	9b04      	ldr	r3, [sp, #16]
 8002e9c:	9300      	str	r3, [sp, #0]
 8002e9e:	e62f      	b.n	8002b00 <__strftime+0x558>
 8002ea0:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 8002ea4:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8002ea8:	f040 8081 	bne.w	8002fae <__strftime+0xa06>
 8002eac:	f242 720f 	movw	r2, #9999	; 0x270f
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d979      	bls.n	8002fa8 <__strftime+0xa00>
 8002eb4:	f88d a020 	strb.w	sl, [sp, #32]
 8002eb8:	e7dd      	b.n	8002e76 <__strftime+0x8ce>
 8002eba:	6a2b      	ldr	r3, [r5, #32]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	f6ff ac79 	blt.w	80027b4 <__strftime+0x20c>
 8002ec2:	f000 f94d 	bl	8003160 <__tz_lock>
 8002ec6:	9b03      	ldr	r3, [sp, #12]
 8002ec8:	b90b      	cbnz	r3, 8002ece <__strftime+0x926>
 8002eca:	f000 f94b 	bl	8003164 <_tzset_unlocked>
 8002ece:	f000 fb27 	bl	8003520 <__gettzinfo>
 8002ed2:	6a2b      	ldr	r3, [r5, #32]
 8002ed4:	eb07 0a04 	add.w	sl, r7, r4
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	bfcc      	ite	gt
 8002edc:	2350      	movgt	r3, #80	; 0x50
 8002ede:	2328      	movle	r3, #40	; 0x28
 8002ee0:	58c3      	ldr	r3, [r0, r3]
 8002ee2:	f1c3 0900 	rsb	r9, r3, #0
 8002ee6:	f000 f93c 	bl	8003162 <__tz_unlock>
 8002eea:	233c      	movs	r3, #60	; 0x3c
 8002eec:	1b31      	subs	r1, r6, r4
 8002eee:	fb99 f0f3 	sdiv	r0, r9, r3
 8002ef2:	9104      	str	r1, [sp, #16]
 8002ef4:	9303      	str	r3, [sp, #12]
 8002ef6:	f000 fb17 	bl	8003528 <labs>
 8002efa:	9b03      	ldr	r3, [sp, #12]
 8002efc:	9904      	ldr	r1, [sp, #16]
 8002efe:	fb90 f2f3 	sdiv	r2, r0, r3
 8002f02:	fb02 0013 	mls	r0, r2, r3, r0
 8002f06:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8002f0a:	9000      	str	r0, [sp, #0]
 8002f0c:	fb99 f3f3 	sdiv	r3, r9, r3
 8002f10:	4a2a      	ldr	r2, [pc, #168]	; (8002fbc <__strftime+0xa14>)
 8002f12:	4650      	mov	r0, sl
 8002f14:	f000 fe0c 	bl	8003b30 <sniprintf>
 8002f18:	2800      	cmp	r0, #0
 8002f1a:	f6ff ab78 	blt.w	800260e <__strftime+0x66>
 8002f1e:	4404      	add	r4, r0
 8002f20:	42a6      	cmp	r6, r4
 8002f22:	f67f ab74 	bls.w	800260e <__strftime+0x66>
 8002f26:	2301      	movs	r3, #1
 8002f28:	9303      	str	r3, [sp, #12]
 8002f2a:	e443      	b.n	80027b4 <__strftime+0x20c>
 8002f2c:	6a2b      	ldr	r3, [r5, #32]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f6ff ac40 	blt.w	80027b4 <__strftime+0x20c>
 8002f34:	f000 f914 	bl	8003160 <__tz_lock>
 8002f38:	9b03      	ldr	r3, [sp, #12]
 8002f3a:	b90b      	cbnz	r3, 8002f40 <__strftime+0x998>
 8002f3c:	f000 f912 	bl	8003164 <_tzset_unlocked>
 8002f40:	6a2b      	ldr	r3, [r5, #32]
 8002f42:	4a1f      	ldr	r2, [pc, #124]	; (8002fc0 <__strftime+0xa18>)
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	bfd4      	ite	le
 8002f48:	2300      	movle	r3, #0
 8002f4a:	2301      	movgt	r3, #1
 8002f4c:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8002f50:	4648      	mov	r0, r9
 8002f52:	f7fd f8fb 	bl	800014c <strlen>
 8002f56:	eba9 0904 	sub.w	r9, r9, r4
 8002f5a:	eb04 0a00 	add.w	sl, r4, r0
 8002f5e:	45a2      	cmp	sl, r4
 8002f60:	d103      	bne.n	8002f6a <__strftime+0x9c2>
 8002f62:	f000 f8fe 	bl	8003162 <__tz_unlock>
 8002f66:	4654      	mov	r4, sl
 8002f68:	e7dd      	b.n	8002f26 <__strftime+0x97e>
 8002f6a:	45a3      	cmp	fp, r4
 8002f6c:	d904      	bls.n	8002f78 <__strftime+0x9d0>
 8002f6e:	f819 3004 	ldrb.w	r3, [r9, r4]
 8002f72:	553b      	strb	r3, [r7, r4]
 8002f74:	3401      	adds	r4, #1
 8002f76:	e7f2      	b.n	8002f5e <__strftime+0x9b6>
 8002f78:	f000 f8f3 	bl	8003162 <__tz_unlock>
 8002f7c:	f7ff bb47 	b.w	800260e <__strftime+0x66>
 8002f80:	45a3      	cmp	fp, r4
 8002f82:	f67f ab44 	bls.w	800260e <__strftime+0x66>
 8002f86:	2325      	movs	r3, #37	; 0x25
 8002f88:	e623      	b.n	8002bd2 <__strftime+0x62a>
 8002f8a:	b10e      	cbz	r6, 8002f90 <__strftime+0x9e8>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	553b      	strb	r3, [r7, r4]
 8002f90:	4620      	mov	r0, r4
 8002f92:	b011      	add	sp, #68	; 0x44
 8002f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f98:	2225      	movs	r2, #37	; 0x25
 8002f9a:	f88d 2020 	strb.w	r2, [sp, #32]
 8002f9e:	aa08      	add	r2, sp, #32
 8002fa0:	2130      	movs	r1, #48	; 0x30
 8002fa2:	1c90      	adds	r0, r2, #2
 8002fa4:	7051      	strb	r1, [r2, #1]
 8002fa6:	e774      	b.n	8002e92 <__strftime+0x8ea>
 8002fa8:	f1b9 0f00 	cmp.w	r9, #0
 8002fac:	d1f4      	bne.n	8002f98 <__strftime+0x9f0>
 8002fae:	aa08      	add	r2, sp, #32
 8002fb0:	e768      	b.n	8002e84 <__strftime+0x8dc>
 8002fb2:	bf00      	nop
 8002fb4:	fffff894 	.word	0xfffff894
 8002fb8:	0800471c 	.word	0x0800471c
 8002fbc:	08004739 	.word	0x08004739
 8002fc0:	20000074 	.word	0x20000074

08002fc4 <strftime>:
 8002fc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002fc6:	4c06      	ldr	r4, [pc, #24]	; (8002fe0 <strftime+0x1c>)
 8002fc8:	4d06      	ldr	r5, [pc, #24]	; (8002fe4 <strftime+0x20>)
 8002fca:	6824      	ldr	r4, [r4, #0]
 8002fcc:	6a24      	ldr	r4, [r4, #32]
 8002fce:	2c00      	cmp	r4, #0
 8002fd0:	bf08      	it	eq
 8002fd2:	462c      	moveq	r4, r5
 8002fd4:	9400      	str	r4, [sp, #0]
 8002fd6:	f7ff fae7 	bl	80025a8 <__strftime>
 8002fda:	b003      	add	sp, #12
 8002fdc:	bd30      	pop	{r4, r5, pc}
 8002fde:	bf00      	nop
 8002fe0:	20000010 	.word	0x20000010
 8002fe4:	200000d8 	.word	0x200000d8

08002fe8 <_strtoul_l.isra.0>:
 8002fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fec:	4680      	mov	r8, r0
 8002fee:	4689      	mov	r9, r1
 8002ff0:	4692      	mov	sl, r2
 8002ff2:	461e      	mov	r6, r3
 8002ff4:	460f      	mov	r7, r1
 8002ff6:	463d      	mov	r5, r7
 8002ff8:	9808      	ldr	r0, [sp, #32]
 8002ffa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002ffe:	f000 fa97 	bl	8003530 <__locale_ctype_ptr_l>
 8003002:	4420      	add	r0, r4
 8003004:	7843      	ldrb	r3, [r0, #1]
 8003006:	f013 0308 	ands.w	r3, r3, #8
 800300a:	d130      	bne.n	800306e <_strtoul_l.isra.0+0x86>
 800300c:	2c2d      	cmp	r4, #45	; 0x2d
 800300e:	d130      	bne.n	8003072 <_strtoul_l.isra.0+0x8a>
 8003010:	2101      	movs	r1, #1
 8003012:	787c      	ldrb	r4, [r7, #1]
 8003014:	1cbd      	adds	r5, r7, #2
 8003016:	2e00      	cmp	r6, #0
 8003018:	d05c      	beq.n	80030d4 <_strtoul_l.isra.0+0xec>
 800301a:	2e10      	cmp	r6, #16
 800301c:	d109      	bne.n	8003032 <_strtoul_l.isra.0+0x4a>
 800301e:	2c30      	cmp	r4, #48	; 0x30
 8003020:	d107      	bne.n	8003032 <_strtoul_l.isra.0+0x4a>
 8003022:	782b      	ldrb	r3, [r5, #0]
 8003024:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003028:	2b58      	cmp	r3, #88	; 0x58
 800302a:	d14e      	bne.n	80030ca <_strtoul_l.isra.0+0xe2>
 800302c:	2610      	movs	r6, #16
 800302e:	786c      	ldrb	r4, [r5, #1]
 8003030:	3502      	adds	r5, #2
 8003032:	f04f 32ff 	mov.w	r2, #4294967295
 8003036:	fbb2 f2f6 	udiv	r2, r2, r6
 800303a:	2300      	movs	r3, #0
 800303c:	fb06 fc02 	mul.w	ip, r6, r2
 8003040:	4618      	mov	r0, r3
 8003042:	ea6f 0c0c 	mvn.w	ip, ip
 8003046:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800304a:	2f09      	cmp	r7, #9
 800304c:	d817      	bhi.n	800307e <_strtoul_l.isra.0+0x96>
 800304e:	463c      	mov	r4, r7
 8003050:	42a6      	cmp	r6, r4
 8003052:	dd23      	ble.n	800309c <_strtoul_l.isra.0+0xb4>
 8003054:	2b00      	cmp	r3, #0
 8003056:	db1e      	blt.n	8003096 <_strtoul_l.isra.0+0xae>
 8003058:	4282      	cmp	r2, r0
 800305a:	d31c      	bcc.n	8003096 <_strtoul_l.isra.0+0xae>
 800305c:	d101      	bne.n	8003062 <_strtoul_l.isra.0+0x7a>
 800305e:	45a4      	cmp	ip, r4
 8003060:	db19      	blt.n	8003096 <_strtoul_l.isra.0+0xae>
 8003062:	2301      	movs	r3, #1
 8003064:	fb00 4006 	mla	r0, r0, r6, r4
 8003068:	f815 4b01 	ldrb.w	r4, [r5], #1
 800306c:	e7eb      	b.n	8003046 <_strtoul_l.isra.0+0x5e>
 800306e:	462f      	mov	r7, r5
 8003070:	e7c1      	b.n	8002ff6 <_strtoul_l.isra.0+0xe>
 8003072:	2c2b      	cmp	r4, #43	; 0x2b
 8003074:	bf04      	itt	eq
 8003076:	1cbd      	addeq	r5, r7, #2
 8003078:	787c      	ldrbeq	r4, [r7, #1]
 800307a:	4619      	mov	r1, r3
 800307c:	e7cb      	b.n	8003016 <_strtoul_l.isra.0+0x2e>
 800307e:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8003082:	2f19      	cmp	r7, #25
 8003084:	d801      	bhi.n	800308a <_strtoul_l.isra.0+0xa2>
 8003086:	3c37      	subs	r4, #55	; 0x37
 8003088:	e7e2      	b.n	8003050 <_strtoul_l.isra.0+0x68>
 800308a:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800308e:	2f19      	cmp	r7, #25
 8003090:	d804      	bhi.n	800309c <_strtoul_l.isra.0+0xb4>
 8003092:	3c57      	subs	r4, #87	; 0x57
 8003094:	e7dc      	b.n	8003050 <_strtoul_l.isra.0+0x68>
 8003096:	f04f 33ff 	mov.w	r3, #4294967295
 800309a:	e7e5      	b.n	8003068 <_strtoul_l.isra.0+0x80>
 800309c:	2b00      	cmp	r3, #0
 800309e:	da09      	bge.n	80030b4 <_strtoul_l.isra.0+0xcc>
 80030a0:	2322      	movs	r3, #34	; 0x22
 80030a2:	f04f 30ff 	mov.w	r0, #4294967295
 80030a6:	f8c8 3000 	str.w	r3, [r8]
 80030aa:	f1ba 0f00 	cmp.w	sl, #0
 80030ae:	d107      	bne.n	80030c0 <_strtoul_l.isra.0+0xd8>
 80030b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030b4:	b101      	cbz	r1, 80030b8 <_strtoul_l.isra.0+0xd0>
 80030b6:	4240      	negs	r0, r0
 80030b8:	f1ba 0f00 	cmp.w	sl, #0
 80030bc:	d0f8      	beq.n	80030b0 <_strtoul_l.isra.0+0xc8>
 80030be:	b10b      	cbz	r3, 80030c4 <_strtoul_l.isra.0+0xdc>
 80030c0:	f105 39ff 	add.w	r9, r5, #4294967295
 80030c4:	f8ca 9000 	str.w	r9, [sl]
 80030c8:	e7f2      	b.n	80030b0 <_strtoul_l.isra.0+0xc8>
 80030ca:	2430      	movs	r4, #48	; 0x30
 80030cc:	2e00      	cmp	r6, #0
 80030ce:	d1b0      	bne.n	8003032 <_strtoul_l.isra.0+0x4a>
 80030d0:	2608      	movs	r6, #8
 80030d2:	e7ae      	b.n	8003032 <_strtoul_l.isra.0+0x4a>
 80030d4:	2c30      	cmp	r4, #48	; 0x30
 80030d6:	d0a4      	beq.n	8003022 <_strtoul_l.isra.0+0x3a>
 80030d8:	260a      	movs	r6, #10
 80030da:	e7aa      	b.n	8003032 <_strtoul_l.isra.0+0x4a>

080030dc <_strtoul_r>:
 80030dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80030de:	4c06      	ldr	r4, [pc, #24]	; (80030f8 <_strtoul_r+0x1c>)
 80030e0:	4d06      	ldr	r5, [pc, #24]	; (80030fc <_strtoul_r+0x20>)
 80030e2:	6824      	ldr	r4, [r4, #0]
 80030e4:	6a24      	ldr	r4, [r4, #32]
 80030e6:	2c00      	cmp	r4, #0
 80030e8:	bf08      	it	eq
 80030ea:	462c      	moveq	r4, r5
 80030ec:	9400      	str	r4, [sp, #0]
 80030ee:	f7ff ff7b 	bl	8002fe8 <_strtoul_l.isra.0>
 80030f2:	b003      	add	sp, #12
 80030f4:	bd30      	pop	{r4, r5, pc}
 80030f6:	bf00      	nop
 80030f8:	20000010 	.word	0x20000010
 80030fc:	200000d8 	.word	0x200000d8

08003100 <strtoul>:
 8003100:	4b08      	ldr	r3, [pc, #32]	; (8003124 <strtoul+0x24>)
 8003102:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003104:	681c      	ldr	r4, [r3, #0]
 8003106:	4d08      	ldr	r5, [pc, #32]	; (8003128 <strtoul+0x28>)
 8003108:	6a23      	ldr	r3, [r4, #32]
 800310a:	2b00      	cmp	r3, #0
 800310c:	bf08      	it	eq
 800310e:	462b      	moveq	r3, r5
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	4613      	mov	r3, r2
 8003114:	460a      	mov	r2, r1
 8003116:	4601      	mov	r1, r0
 8003118:	4620      	mov	r0, r4
 800311a:	f7ff ff65 	bl	8002fe8 <_strtoul_l.isra.0>
 800311e:	b003      	add	sp, #12
 8003120:	bd30      	pop	{r4, r5, pc}
 8003122:	bf00      	nop
 8003124:	20000010 	.word	0x20000010
 8003128:	200000d8 	.word	0x200000d8

0800312c <time>:
 800312c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800312e:	4b0b      	ldr	r3, [pc, #44]	; (800315c <time+0x30>)
 8003130:	4604      	mov	r4, r0
 8003132:	2200      	movs	r2, #0
 8003134:	4669      	mov	r1, sp
 8003136:	6818      	ldr	r0, [r3, #0]
 8003138:	f000 f9e0 	bl	80034fc <_gettimeofday_r>
 800313c:	2800      	cmp	r0, #0
 800313e:	da05      	bge.n	800314c <time+0x20>
 8003140:	f04f 32ff 	mov.w	r2, #4294967295
 8003144:	f04f 33ff 	mov.w	r3, #4294967295
 8003148:	e9cd 2300 	strd	r2, r3, [sp]
 800314c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003150:	b10c      	cbz	r4, 8003156 <time+0x2a>
 8003152:	e9c4 0100 	strd	r0, r1, [r4]
 8003156:	b004      	add	sp, #16
 8003158:	bd10      	pop	{r4, pc}
 800315a:	bf00      	nop
 800315c:	20000010 	.word	0x20000010

08003160 <__tz_lock>:
 8003160:	4770      	bx	lr

08003162 <__tz_unlock>:
 8003162:	4770      	bx	lr

08003164 <_tzset_unlocked>:
 8003164:	4b01      	ldr	r3, [pc, #4]	; (800316c <_tzset_unlocked+0x8>)
 8003166:	6818      	ldr	r0, [r3, #0]
 8003168:	f000 b802 	b.w	8003170 <_tzset_unlocked_r>
 800316c:	20000010 	.word	0x20000010

08003170 <_tzset_unlocked_r>:
 8003170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003174:	b08d      	sub	sp, #52	; 0x34
 8003176:	4607      	mov	r7, r0
 8003178:	f000 f9d2 	bl	8003520 <__gettzinfo>
 800317c:	49af      	ldr	r1, [pc, #700]	; (800343c <_tzset_unlocked_r+0x2cc>)
 800317e:	4605      	mov	r5, r0
 8003180:	4638      	mov	r0, r7
 8003182:	f000 f9b3 	bl	80034ec <_getenv_r>
 8003186:	4eae      	ldr	r6, [pc, #696]	; (8003440 <_tzset_unlocked_r+0x2d0>)
 8003188:	4604      	mov	r4, r0
 800318a:	b970      	cbnz	r0, 80031aa <_tzset_unlocked_r+0x3a>
 800318c:	4bad      	ldr	r3, [pc, #692]	; (8003444 <_tzset_unlocked_r+0x2d4>)
 800318e:	4aae      	ldr	r2, [pc, #696]	; (8003448 <_tzset_unlocked_r+0x2d8>)
 8003190:	6018      	str	r0, [r3, #0]
 8003192:	4bae      	ldr	r3, [pc, #696]	; (800344c <_tzset_unlocked_r+0x2dc>)
 8003194:	6018      	str	r0, [r3, #0]
 8003196:	4bae      	ldr	r3, [pc, #696]	; (8003450 <_tzset_unlocked_r+0x2e0>)
 8003198:	6830      	ldr	r0, [r6, #0]
 800319a:	e9c3 2200 	strd	r2, r2, [r3]
 800319e:	f7ff f8e5 	bl	800236c <free>
 80031a2:	6034      	str	r4, [r6, #0]
 80031a4:	b00d      	add	sp, #52	; 0x34
 80031a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031aa:	6831      	ldr	r1, [r6, #0]
 80031ac:	2900      	cmp	r1, #0
 80031ae:	d15f      	bne.n	8003270 <_tzset_unlocked_r+0x100>
 80031b0:	6830      	ldr	r0, [r6, #0]
 80031b2:	f7ff f8db 	bl	800236c <free>
 80031b6:	4620      	mov	r0, r4
 80031b8:	f7fc ffc8 	bl	800014c <strlen>
 80031bc:	1c41      	adds	r1, r0, #1
 80031be:	4638      	mov	r0, r7
 80031c0:	f7ff f930 	bl	8002424 <_malloc_r>
 80031c4:	6030      	str	r0, [r6, #0]
 80031c6:	2800      	cmp	r0, #0
 80031c8:	d157      	bne.n	800327a <_tzset_unlocked_r+0x10a>
 80031ca:	7823      	ldrb	r3, [r4, #0]
 80031cc:	ae0a      	add	r6, sp, #40	; 0x28
 80031ce:	2b3a      	cmp	r3, #58	; 0x3a
 80031d0:	bf08      	it	eq
 80031d2:	3401      	addeq	r4, #1
 80031d4:	4633      	mov	r3, r6
 80031d6:	4a9f      	ldr	r2, [pc, #636]	; (8003454 <_tzset_unlocked_r+0x2e4>)
 80031d8:	499f      	ldr	r1, [pc, #636]	; (8003458 <_tzset_unlocked_r+0x2e8>)
 80031da:	4620      	mov	r0, r4
 80031dc:	f000 fcdc 	bl	8003b98 <siscanf>
 80031e0:	2800      	cmp	r0, #0
 80031e2:	dddf      	ble.n	80031a4 <_tzset_unlocked_r+0x34>
 80031e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031e6:	18e7      	adds	r7, r4, r3
 80031e8:	5ce3      	ldrb	r3, [r4, r3]
 80031ea:	2b2d      	cmp	r3, #45	; 0x2d
 80031ec:	d149      	bne.n	8003282 <_tzset_unlocked_r+0x112>
 80031ee:	f04f 34ff 	mov.w	r4, #4294967295
 80031f2:	3701      	adds	r7, #1
 80031f4:	f04f 0800 	mov.w	r8, #0
 80031f8:	f10d 0a20 	add.w	sl, sp, #32
 80031fc:	f10d 0b1e 	add.w	fp, sp, #30
 8003200:	9603      	str	r6, [sp, #12]
 8003202:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8003206:	f8cd b000 	str.w	fp, [sp]
 800320a:	4633      	mov	r3, r6
 800320c:	aa07      	add	r2, sp, #28
 800320e:	4993      	ldr	r1, [pc, #588]	; (800345c <_tzset_unlocked_r+0x2ec>)
 8003210:	4638      	mov	r0, r7
 8003212:	f8ad 801e 	strh.w	r8, [sp, #30]
 8003216:	f8ad 8020 	strh.w	r8, [sp, #32]
 800321a:	f000 fcbd 	bl	8003b98 <siscanf>
 800321e:	4540      	cmp	r0, r8
 8003220:	ddc0      	ble.n	80031a4 <_tzset_unlocked_r+0x34>
 8003222:	213c      	movs	r1, #60	; 0x3c
 8003224:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8003228:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800322c:	f8df 9238 	ldr.w	r9, [pc, #568]	; 8003468 <_tzset_unlocked_r+0x2f8>
 8003230:	fb01 2203 	mla	r2, r1, r3, r2
 8003234:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003238:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800323c:	fb01 2303 	mla	r3, r1, r3, r2
 8003240:	435c      	muls	r4, r3
 8003242:	4b84      	ldr	r3, [pc, #528]	; (8003454 <_tzset_unlocked_r+0x2e4>)
 8003244:	62ac      	str	r4, [r5, #40]	; 0x28
 8003246:	4c82      	ldr	r4, [pc, #520]	; (8003450 <_tzset_unlocked_r+0x2e0>)
 8003248:	464a      	mov	r2, r9
 800324a:	6023      	str	r3, [r4, #0]
 800324c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800324e:	4982      	ldr	r1, [pc, #520]	; (8003458 <_tzset_unlocked_r+0x2e8>)
 8003250:	441f      	add	r7, r3
 8003252:	4638      	mov	r0, r7
 8003254:	4633      	mov	r3, r6
 8003256:	f000 fc9f 	bl	8003b98 <siscanf>
 800325a:	4540      	cmp	r0, r8
 800325c:	dc16      	bgt.n	800328c <_tzset_unlocked_r+0x11c>
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8003262:	6063      	str	r3, [r4, #4]
 8003264:	4b77      	ldr	r3, [pc, #476]	; (8003444 <_tzset_unlocked_r+0x2d4>)
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	4b78      	ldr	r3, [pc, #480]	; (800344c <_tzset_unlocked_r+0x2dc>)
 800326a:	f8c3 8000 	str.w	r8, [r3]
 800326e:	e799      	b.n	80031a4 <_tzset_unlocked_r+0x34>
 8003270:	f7fc ff74 	bl	800015c <strcmp>
 8003274:	2800      	cmp	r0, #0
 8003276:	d095      	beq.n	80031a4 <_tzset_unlocked_r+0x34>
 8003278:	e79a      	b.n	80031b0 <_tzset_unlocked_r+0x40>
 800327a:	4621      	mov	r1, r4
 800327c:	f000 fcb8 	bl	8003bf0 <strcpy>
 8003280:	e7a3      	b.n	80031ca <_tzset_unlocked_r+0x5a>
 8003282:	2b2b      	cmp	r3, #43	; 0x2b
 8003284:	bf08      	it	eq
 8003286:	3701      	addeq	r7, #1
 8003288:	2401      	movs	r4, #1
 800328a:	e7b3      	b.n	80031f4 <_tzset_unlocked_r+0x84>
 800328c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800328e:	f8c4 9004 	str.w	r9, [r4, #4]
 8003292:	18fc      	adds	r4, r7, r3
 8003294:	5cfb      	ldrb	r3, [r7, r3]
 8003296:	2b2d      	cmp	r3, #45	; 0x2d
 8003298:	f040 808c 	bne.w	80033b4 <_tzset_unlocked_r+0x244>
 800329c:	f04f 37ff 	mov.w	r7, #4294967295
 80032a0:	3401      	adds	r4, #1
 80032a2:	2300      	movs	r3, #0
 80032a4:	e9cd a602 	strd	sl, r6, [sp, #8]
 80032a8:	f8ad 301c 	strh.w	r3, [sp, #28]
 80032ac:	f8ad 301e 	strh.w	r3, [sp, #30]
 80032b0:	f8ad 3020 	strh.w	r3, [sp, #32]
 80032b4:	930a      	str	r3, [sp, #40]	; 0x28
 80032b6:	e9cd b600 	strd	fp, r6, [sp]
 80032ba:	4633      	mov	r3, r6
 80032bc:	aa07      	add	r2, sp, #28
 80032be:	4967      	ldr	r1, [pc, #412]	; (800345c <_tzset_unlocked_r+0x2ec>)
 80032c0:	4620      	mov	r0, r4
 80032c2:	f000 fc69 	bl	8003b98 <siscanf>
 80032c6:	2800      	cmp	r0, #0
 80032c8:	dc79      	bgt.n	80033be <_tzset_unlocked_r+0x24e>
 80032ca:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80032cc:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80032d0:	652b      	str	r3, [r5, #80]	; 0x50
 80032d2:	462f      	mov	r7, r5
 80032d4:	f04f 0900 	mov.w	r9, #0
 80032d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032da:	441c      	add	r4, r3
 80032dc:	7823      	ldrb	r3, [r4, #0]
 80032de:	2b2c      	cmp	r3, #44	; 0x2c
 80032e0:	bf08      	it	eq
 80032e2:	3401      	addeq	r4, #1
 80032e4:	f894 8000 	ldrb.w	r8, [r4]
 80032e8:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80032ec:	d17a      	bne.n	80033e4 <_tzset_unlocked_r+0x274>
 80032ee:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80032f2:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80032f6:	ab09      	add	r3, sp, #36	; 0x24
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	9603      	str	r6, [sp, #12]
 80032fc:	4633      	mov	r3, r6
 80032fe:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8003302:	4957      	ldr	r1, [pc, #348]	; (8003460 <_tzset_unlocked_r+0x2f0>)
 8003304:	4620      	mov	r0, r4
 8003306:	f000 fc47 	bl	8003b98 <siscanf>
 800330a:	2803      	cmp	r0, #3
 800330c:	f47f af4a 	bne.w	80031a4 <_tzset_unlocked_r+0x34>
 8003310:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8003314:	1e4b      	subs	r3, r1, #1
 8003316:	2b0b      	cmp	r3, #11
 8003318:	f63f af44 	bhi.w	80031a4 <_tzset_unlocked_r+0x34>
 800331c:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8003320:	1e53      	subs	r3, r2, #1
 8003322:	2b04      	cmp	r3, #4
 8003324:	f63f af3e 	bhi.w	80031a4 <_tzset_unlocked_r+0x34>
 8003328:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 800332c:	2b06      	cmp	r3, #6
 800332e:	f63f af39 	bhi.w	80031a4 <_tzset_unlocked_r+0x34>
 8003332:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8003336:	f887 8008 	strb.w	r8, [r7, #8]
 800333a:	617b      	str	r3, [r7, #20]
 800333c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800333e:	eb04 0803 	add.w	r8, r4, r3
 8003342:	2302      	movs	r3, #2
 8003344:	f8ad 301c 	strh.w	r3, [sp, #28]
 8003348:	2300      	movs	r3, #0
 800334a:	f8ad 301e 	strh.w	r3, [sp, #30]
 800334e:	f8ad 3020 	strh.w	r3, [sp, #32]
 8003352:	930a      	str	r3, [sp, #40]	; 0x28
 8003354:	f898 3000 	ldrb.w	r3, [r8]
 8003358:	2b2f      	cmp	r3, #47	; 0x2f
 800335a:	d109      	bne.n	8003370 <_tzset_unlocked_r+0x200>
 800335c:	e9cd a602 	strd	sl, r6, [sp, #8]
 8003360:	e9cd b600 	strd	fp, r6, [sp]
 8003364:	4633      	mov	r3, r6
 8003366:	aa07      	add	r2, sp, #28
 8003368:	493e      	ldr	r1, [pc, #248]	; (8003464 <_tzset_unlocked_r+0x2f4>)
 800336a:	4640      	mov	r0, r8
 800336c:	f000 fc14 	bl	8003b98 <siscanf>
 8003370:	213c      	movs	r1, #60	; 0x3c
 8003372:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8003376:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800337a:	3728      	adds	r7, #40	; 0x28
 800337c:	fb01 2203 	mla	r2, r1, r3, r2
 8003380:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003384:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8003388:	fb01 2303 	mla	r3, r1, r3, r2
 800338c:	f847 3c10 	str.w	r3, [r7, #-16]
 8003390:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003392:	4444      	add	r4, r8
 8003394:	f1b9 0f00 	cmp.w	r9, #0
 8003398:	d021      	beq.n	80033de <_tzset_unlocked_r+0x26e>
 800339a:	6868      	ldr	r0, [r5, #4]
 800339c:	f000 fc42 	bl	8003c24 <__tzcalc_limits>
 80033a0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80033a2:	4b28      	ldr	r3, [pc, #160]	; (8003444 <_tzset_unlocked_r+0x2d4>)
 80033a4:	601a      	str	r2, [r3, #0]
 80033a6:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	bf18      	it	ne
 80033ac:	2301      	movne	r3, #1
 80033ae:	4a27      	ldr	r2, [pc, #156]	; (800344c <_tzset_unlocked_r+0x2dc>)
 80033b0:	6013      	str	r3, [r2, #0]
 80033b2:	e6f7      	b.n	80031a4 <_tzset_unlocked_r+0x34>
 80033b4:	2b2b      	cmp	r3, #43	; 0x2b
 80033b6:	bf08      	it	eq
 80033b8:	3401      	addeq	r4, #1
 80033ba:	2701      	movs	r7, #1
 80033bc:	e771      	b.n	80032a2 <_tzset_unlocked_r+0x132>
 80033be:	213c      	movs	r1, #60	; 0x3c
 80033c0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80033c4:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80033c8:	fb01 2203 	mla	r2, r1, r3, r2
 80033cc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80033d0:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80033d4:	fb01 2303 	mla	r3, r1, r3, r2
 80033d8:	435f      	muls	r7, r3
 80033da:	652f      	str	r7, [r5, #80]	; 0x50
 80033dc:	e779      	b.n	80032d2 <_tzset_unlocked_r+0x162>
 80033de:	f04f 0901 	mov.w	r9, #1
 80033e2:	e77b      	b.n	80032dc <_tzset_unlocked_r+0x16c>
 80033e4:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80033e8:	bf0a      	itet	eq
 80033ea:	4643      	moveq	r3, r8
 80033ec:	2344      	movne	r3, #68	; 0x44
 80033ee:	3401      	addeq	r4, #1
 80033f0:	220a      	movs	r2, #10
 80033f2:	a90b      	add	r1, sp, #44	; 0x2c
 80033f4:	4620      	mov	r0, r4
 80033f6:	9305      	str	r3, [sp, #20]
 80033f8:	f7ff fe82 	bl	8003100 <strtoul>
 80033fc:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8003400:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8003404:	45a0      	cmp	r8, r4
 8003406:	9b05      	ldr	r3, [sp, #20]
 8003408:	d114      	bne.n	8003434 <_tzset_unlocked_r+0x2c4>
 800340a:	234d      	movs	r3, #77	; 0x4d
 800340c:	f1b9 0f00 	cmp.w	r9, #0
 8003410:	d107      	bne.n	8003422 <_tzset_unlocked_r+0x2b2>
 8003412:	722b      	strb	r3, [r5, #8]
 8003414:	2103      	movs	r1, #3
 8003416:	2302      	movs	r3, #2
 8003418:	f8c5 9014 	str.w	r9, [r5, #20]
 800341c:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8003420:	e78f      	b.n	8003342 <_tzset_unlocked_r+0x1d2>
 8003422:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8003426:	220b      	movs	r2, #11
 8003428:	2301      	movs	r3, #1
 800342a:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800342e:	2300      	movs	r3, #0
 8003430:	63eb      	str	r3, [r5, #60]	; 0x3c
 8003432:	e786      	b.n	8003342 <_tzset_unlocked_r+0x1d2>
 8003434:	b280      	uxth	r0, r0
 8003436:	723b      	strb	r3, [r7, #8]
 8003438:	6178      	str	r0, [r7, #20]
 800343a:	e782      	b.n	8003342 <_tzset_unlocked_r+0x1d2>
 800343c:	0800496f 	.word	0x0800496f
 8003440:	20000288 	.word	0x20000288
 8003444:	20000290 	.word	0x20000290
 8003448:	08004972 	.word	0x08004972
 800344c:	2000028c 	.word	0x2000028c
 8003450:	20000074 	.word	0x20000074
 8003454:	2000027b 	.word	0x2000027b
 8003458:	08004976 	.word	0x08004976
 800345c:	08004999 	.word	0x08004999
 8003460:	08004985 	.word	0x08004985
 8003464:	08004998 	.word	0x08004998
 8003468:	20000270 	.word	0x20000270

0800346c <abs>:
 800346c:	2800      	cmp	r0, #0
 800346e:	bfb8      	it	lt
 8003470:	4240      	neglt	r0, r0
 8003472:	4770      	bx	lr

08003474 <_findenv_r>:
 8003474:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003478:	4607      	mov	r7, r0
 800347a:	468b      	mov	fp, r1
 800347c:	4690      	mov	r8, r2
 800347e:	f000 fc86 	bl	8003d8e <__env_lock>
 8003482:	4b19      	ldr	r3, [pc, #100]	; (80034e8 <_findenv_r+0x74>)
 8003484:	681d      	ldr	r5, [r3, #0]
 8003486:	469a      	mov	sl, r3
 8003488:	b13d      	cbz	r5, 800349a <_findenv_r+0x26>
 800348a:	465c      	mov	r4, fp
 800348c:	4623      	mov	r3, r4
 800348e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003492:	b32a      	cbz	r2, 80034e0 <_findenv_r+0x6c>
 8003494:	2a3d      	cmp	r2, #61	; 0x3d
 8003496:	461c      	mov	r4, r3
 8003498:	d1f8      	bne.n	800348c <_findenv_r+0x18>
 800349a:	4638      	mov	r0, r7
 800349c:	f000 fc78 	bl	8003d90 <__env_unlock>
 80034a0:	2000      	movs	r0, #0
 80034a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034a6:	464d      	mov	r5, r9
 80034a8:	46a9      	mov	r9, r5
 80034aa:	f859 0b04 	ldr.w	r0, [r9], #4
 80034ae:	2800      	cmp	r0, #0
 80034b0:	d0f3      	beq.n	800349a <_findenv_r+0x26>
 80034b2:	4622      	mov	r2, r4
 80034b4:	4659      	mov	r1, fp
 80034b6:	f000 fba3 	bl	8003c00 <strncmp>
 80034ba:	2800      	cmp	r0, #0
 80034bc:	d1f3      	bne.n	80034a6 <_findenv_r+0x32>
 80034be:	f859 3c04 	ldr.w	r3, [r9, #-4]
 80034c2:	191e      	adds	r6, r3, r4
 80034c4:	5d1b      	ldrb	r3, [r3, r4]
 80034c6:	2b3d      	cmp	r3, #61	; 0x3d
 80034c8:	d1ed      	bne.n	80034a6 <_findenv_r+0x32>
 80034ca:	f8da 3000 	ldr.w	r3, [sl]
 80034ce:	4638      	mov	r0, r7
 80034d0:	1aed      	subs	r5, r5, r3
 80034d2:	10ad      	asrs	r5, r5, #2
 80034d4:	f8c8 5000 	str.w	r5, [r8]
 80034d8:	f000 fc5a 	bl	8003d90 <__env_unlock>
 80034dc:	1c70      	adds	r0, r6, #1
 80034de:	e7e0      	b.n	80034a2 <_findenv_r+0x2e>
 80034e0:	eba4 040b 	sub.w	r4, r4, fp
 80034e4:	e7e0      	b.n	80034a8 <_findenv_r+0x34>
 80034e6:	bf00      	nop
 80034e8:	20000000 	.word	0x20000000

080034ec <_getenv_r>:
 80034ec:	b507      	push	{r0, r1, r2, lr}
 80034ee:	aa01      	add	r2, sp, #4
 80034f0:	f7ff ffc0 	bl	8003474 <_findenv_r>
 80034f4:	b003      	add	sp, #12
 80034f6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080034fc <_gettimeofday_r>:
 80034fc:	b538      	push	{r3, r4, r5, lr}
 80034fe:	2300      	movs	r3, #0
 8003500:	4c06      	ldr	r4, [pc, #24]	; (800351c <_gettimeofday_r+0x20>)
 8003502:	4605      	mov	r5, r0
 8003504:	4608      	mov	r0, r1
 8003506:	4611      	mov	r1, r2
 8003508:	6023      	str	r3, [r4, #0]
 800350a:	f001 f89b 	bl	8004644 <_gettimeofday>
 800350e:	1c43      	adds	r3, r0, #1
 8003510:	d102      	bne.n	8003518 <_gettimeofday_r+0x1c>
 8003512:	6823      	ldr	r3, [r4, #0]
 8003514:	b103      	cbz	r3, 8003518 <_gettimeofday_r+0x1c>
 8003516:	602b      	str	r3, [r5, #0]
 8003518:	bd38      	pop	{r3, r4, r5, pc}
 800351a:	bf00      	nop
 800351c:	200002c8 	.word	0x200002c8

08003520 <__gettzinfo>:
 8003520:	4800      	ldr	r0, [pc, #0]	; (8003524 <__gettzinfo+0x4>)
 8003522:	4770      	bx	lr
 8003524:	20000080 	.word	0x20000080

08003528 <labs>:
 8003528:	2800      	cmp	r0, #0
 800352a:	bfb8      	it	lt
 800352c:	4240      	neglt	r0, r0
 800352e:	4770      	bx	lr

08003530 <__locale_ctype_ptr_l>:
 8003530:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003534:	4770      	bx	lr
	...

08003538 <__locale_ctype_ptr>:
 8003538:	4b04      	ldr	r3, [pc, #16]	; (800354c <__locale_ctype_ptr+0x14>)
 800353a:	4a05      	ldr	r2, [pc, #20]	; (8003550 <__locale_ctype_ptr+0x18>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf08      	it	eq
 8003544:	4613      	moveq	r3, r2
 8003546:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800354a:	4770      	bx	lr
 800354c:	20000010 	.word	0x20000010
 8003550:	200000d8 	.word	0x200000d8

08003554 <__ascii_mbtowc>:
 8003554:	b082      	sub	sp, #8
 8003556:	b901      	cbnz	r1, 800355a <__ascii_mbtowc+0x6>
 8003558:	a901      	add	r1, sp, #4
 800355a:	b142      	cbz	r2, 800356e <__ascii_mbtowc+0x1a>
 800355c:	b14b      	cbz	r3, 8003572 <__ascii_mbtowc+0x1e>
 800355e:	7813      	ldrb	r3, [r2, #0]
 8003560:	600b      	str	r3, [r1, #0]
 8003562:	7812      	ldrb	r2, [r2, #0]
 8003564:	1c10      	adds	r0, r2, #0
 8003566:	bf18      	it	ne
 8003568:	2001      	movne	r0, #1
 800356a:	b002      	add	sp, #8
 800356c:	4770      	bx	lr
 800356e:	4610      	mov	r0, r2
 8003570:	e7fb      	b.n	800356a <__ascii_mbtowc+0x16>
 8003572:	f06f 0001 	mvn.w	r0, #1
 8003576:	e7f8      	b.n	800356a <__ascii_mbtowc+0x16>

08003578 <__malloc_lock>:
 8003578:	4770      	bx	lr

0800357a <__malloc_unlock>:
 800357a:	4770      	bx	lr

0800357c <__ssputs_r>:
 800357c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003580:	688e      	ldr	r6, [r1, #8]
 8003582:	4682      	mov	sl, r0
 8003584:	429e      	cmp	r6, r3
 8003586:	460c      	mov	r4, r1
 8003588:	4690      	mov	r8, r2
 800358a:	4699      	mov	r9, r3
 800358c:	d837      	bhi.n	80035fe <__ssputs_r+0x82>
 800358e:	898a      	ldrh	r2, [r1, #12]
 8003590:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003594:	d031      	beq.n	80035fa <__ssputs_r+0x7e>
 8003596:	2302      	movs	r3, #2
 8003598:	6825      	ldr	r5, [r4, #0]
 800359a:	6909      	ldr	r1, [r1, #16]
 800359c:	1a6f      	subs	r7, r5, r1
 800359e:	6965      	ldr	r5, [r4, #20]
 80035a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035a4:	fb95 f5f3 	sdiv	r5, r5, r3
 80035a8:	f109 0301 	add.w	r3, r9, #1
 80035ac:	443b      	add	r3, r7
 80035ae:	429d      	cmp	r5, r3
 80035b0:	bf38      	it	cc
 80035b2:	461d      	movcc	r5, r3
 80035b4:	0553      	lsls	r3, r2, #21
 80035b6:	d530      	bpl.n	800361a <__ssputs_r+0x9e>
 80035b8:	4629      	mov	r1, r5
 80035ba:	f7fe ff33 	bl	8002424 <_malloc_r>
 80035be:	4606      	mov	r6, r0
 80035c0:	b950      	cbnz	r0, 80035d8 <__ssputs_r+0x5c>
 80035c2:	230c      	movs	r3, #12
 80035c4:	f04f 30ff 	mov.w	r0, #4294967295
 80035c8:	f8ca 3000 	str.w	r3, [sl]
 80035cc:	89a3      	ldrh	r3, [r4, #12]
 80035ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035d2:	81a3      	strh	r3, [r4, #12]
 80035d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035d8:	463a      	mov	r2, r7
 80035da:	6921      	ldr	r1, [r4, #16]
 80035dc:	f000 fbe7 	bl	8003dae <memcpy>
 80035e0:	89a3      	ldrh	r3, [r4, #12]
 80035e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80035e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035ea:	81a3      	strh	r3, [r4, #12]
 80035ec:	6126      	str	r6, [r4, #16]
 80035ee:	443e      	add	r6, r7
 80035f0:	6026      	str	r6, [r4, #0]
 80035f2:	464e      	mov	r6, r9
 80035f4:	6165      	str	r5, [r4, #20]
 80035f6:	1bed      	subs	r5, r5, r7
 80035f8:	60a5      	str	r5, [r4, #8]
 80035fa:	454e      	cmp	r6, r9
 80035fc:	d900      	bls.n	8003600 <__ssputs_r+0x84>
 80035fe:	464e      	mov	r6, r9
 8003600:	4632      	mov	r2, r6
 8003602:	4641      	mov	r1, r8
 8003604:	6820      	ldr	r0, [r4, #0]
 8003606:	f000 fbdd 	bl	8003dc4 <memmove>
 800360a:	68a3      	ldr	r3, [r4, #8]
 800360c:	2000      	movs	r0, #0
 800360e:	1b9b      	subs	r3, r3, r6
 8003610:	60a3      	str	r3, [r4, #8]
 8003612:	6823      	ldr	r3, [r4, #0]
 8003614:	441e      	add	r6, r3
 8003616:	6026      	str	r6, [r4, #0]
 8003618:	e7dc      	b.n	80035d4 <__ssputs_r+0x58>
 800361a:	462a      	mov	r2, r5
 800361c:	f000 fbeb 	bl	8003df6 <_realloc_r>
 8003620:	4606      	mov	r6, r0
 8003622:	2800      	cmp	r0, #0
 8003624:	d1e2      	bne.n	80035ec <__ssputs_r+0x70>
 8003626:	6921      	ldr	r1, [r4, #16]
 8003628:	4650      	mov	r0, sl
 800362a:	f7fe feaf 	bl	800238c <_free_r>
 800362e:	e7c8      	b.n	80035c2 <__ssputs_r+0x46>

08003630 <_svfiprintf_r>:
 8003630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003634:	461d      	mov	r5, r3
 8003636:	898b      	ldrh	r3, [r1, #12]
 8003638:	b09d      	sub	sp, #116	; 0x74
 800363a:	061f      	lsls	r7, r3, #24
 800363c:	4680      	mov	r8, r0
 800363e:	460c      	mov	r4, r1
 8003640:	4616      	mov	r6, r2
 8003642:	d50f      	bpl.n	8003664 <_svfiprintf_r+0x34>
 8003644:	690b      	ldr	r3, [r1, #16]
 8003646:	b96b      	cbnz	r3, 8003664 <_svfiprintf_r+0x34>
 8003648:	2140      	movs	r1, #64	; 0x40
 800364a:	f7fe feeb 	bl	8002424 <_malloc_r>
 800364e:	6020      	str	r0, [r4, #0]
 8003650:	6120      	str	r0, [r4, #16]
 8003652:	b928      	cbnz	r0, 8003660 <_svfiprintf_r+0x30>
 8003654:	230c      	movs	r3, #12
 8003656:	f8c8 3000 	str.w	r3, [r8]
 800365a:	f04f 30ff 	mov.w	r0, #4294967295
 800365e:	e0c8      	b.n	80037f2 <_svfiprintf_r+0x1c2>
 8003660:	2340      	movs	r3, #64	; 0x40
 8003662:	6163      	str	r3, [r4, #20]
 8003664:	2300      	movs	r3, #0
 8003666:	9309      	str	r3, [sp, #36]	; 0x24
 8003668:	2320      	movs	r3, #32
 800366a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800366e:	2330      	movs	r3, #48	; 0x30
 8003670:	f04f 0b01 	mov.w	fp, #1
 8003674:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003678:	9503      	str	r5, [sp, #12]
 800367a:	4637      	mov	r7, r6
 800367c:	463d      	mov	r5, r7
 800367e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003682:	b10b      	cbz	r3, 8003688 <_svfiprintf_r+0x58>
 8003684:	2b25      	cmp	r3, #37	; 0x25
 8003686:	d13e      	bne.n	8003706 <_svfiprintf_r+0xd6>
 8003688:	ebb7 0a06 	subs.w	sl, r7, r6
 800368c:	d00b      	beq.n	80036a6 <_svfiprintf_r+0x76>
 800368e:	4653      	mov	r3, sl
 8003690:	4632      	mov	r2, r6
 8003692:	4621      	mov	r1, r4
 8003694:	4640      	mov	r0, r8
 8003696:	f7ff ff71 	bl	800357c <__ssputs_r>
 800369a:	3001      	adds	r0, #1
 800369c:	f000 80a4 	beq.w	80037e8 <_svfiprintf_r+0x1b8>
 80036a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036a2:	4453      	add	r3, sl
 80036a4:	9309      	str	r3, [sp, #36]	; 0x24
 80036a6:	783b      	ldrb	r3, [r7, #0]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 809d 	beq.w	80037e8 <_svfiprintf_r+0x1b8>
 80036ae:	2300      	movs	r3, #0
 80036b0:	f04f 32ff 	mov.w	r2, #4294967295
 80036b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036b8:	9304      	str	r3, [sp, #16]
 80036ba:	9307      	str	r3, [sp, #28]
 80036bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036c0:	931a      	str	r3, [sp, #104]	; 0x68
 80036c2:	462f      	mov	r7, r5
 80036c4:	2205      	movs	r2, #5
 80036c6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80036ca:	4850      	ldr	r0, [pc, #320]	; (800380c <_svfiprintf_r+0x1dc>)
 80036cc:	f000 fb61 	bl	8003d92 <memchr>
 80036d0:	9b04      	ldr	r3, [sp, #16]
 80036d2:	b9d0      	cbnz	r0, 800370a <_svfiprintf_r+0xda>
 80036d4:	06d9      	lsls	r1, r3, #27
 80036d6:	bf44      	itt	mi
 80036d8:	2220      	movmi	r2, #32
 80036da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80036de:	071a      	lsls	r2, r3, #28
 80036e0:	bf44      	itt	mi
 80036e2:	222b      	movmi	r2, #43	; 0x2b
 80036e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80036e8:	782a      	ldrb	r2, [r5, #0]
 80036ea:	2a2a      	cmp	r2, #42	; 0x2a
 80036ec:	d015      	beq.n	800371a <_svfiprintf_r+0xea>
 80036ee:	462f      	mov	r7, r5
 80036f0:	2000      	movs	r0, #0
 80036f2:	250a      	movs	r5, #10
 80036f4:	9a07      	ldr	r2, [sp, #28]
 80036f6:	4639      	mov	r1, r7
 80036f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036fc:	3b30      	subs	r3, #48	; 0x30
 80036fe:	2b09      	cmp	r3, #9
 8003700:	d94d      	bls.n	800379e <_svfiprintf_r+0x16e>
 8003702:	b1b8      	cbz	r0, 8003734 <_svfiprintf_r+0x104>
 8003704:	e00f      	b.n	8003726 <_svfiprintf_r+0xf6>
 8003706:	462f      	mov	r7, r5
 8003708:	e7b8      	b.n	800367c <_svfiprintf_r+0x4c>
 800370a:	4a40      	ldr	r2, [pc, #256]	; (800380c <_svfiprintf_r+0x1dc>)
 800370c:	463d      	mov	r5, r7
 800370e:	1a80      	subs	r0, r0, r2
 8003710:	fa0b f000 	lsl.w	r0, fp, r0
 8003714:	4318      	orrs	r0, r3
 8003716:	9004      	str	r0, [sp, #16]
 8003718:	e7d3      	b.n	80036c2 <_svfiprintf_r+0x92>
 800371a:	9a03      	ldr	r2, [sp, #12]
 800371c:	1d11      	adds	r1, r2, #4
 800371e:	6812      	ldr	r2, [r2, #0]
 8003720:	9103      	str	r1, [sp, #12]
 8003722:	2a00      	cmp	r2, #0
 8003724:	db01      	blt.n	800372a <_svfiprintf_r+0xfa>
 8003726:	9207      	str	r2, [sp, #28]
 8003728:	e004      	b.n	8003734 <_svfiprintf_r+0x104>
 800372a:	4252      	negs	r2, r2
 800372c:	f043 0302 	orr.w	r3, r3, #2
 8003730:	9207      	str	r2, [sp, #28]
 8003732:	9304      	str	r3, [sp, #16]
 8003734:	783b      	ldrb	r3, [r7, #0]
 8003736:	2b2e      	cmp	r3, #46	; 0x2e
 8003738:	d10c      	bne.n	8003754 <_svfiprintf_r+0x124>
 800373a:	787b      	ldrb	r3, [r7, #1]
 800373c:	2b2a      	cmp	r3, #42	; 0x2a
 800373e:	d133      	bne.n	80037a8 <_svfiprintf_r+0x178>
 8003740:	9b03      	ldr	r3, [sp, #12]
 8003742:	3702      	adds	r7, #2
 8003744:	1d1a      	adds	r2, r3, #4
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	9203      	str	r2, [sp, #12]
 800374a:	2b00      	cmp	r3, #0
 800374c:	bfb8      	it	lt
 800374e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003752:	9305      	str	r3, [sp, #20]
 8003754:	4d2e      	ldr	r5, [pc, #184]	; (8003810 <_svfiprintf_r+0x1e0>)
 8003756:	2203      	movs	r2, #3
 8003758:	7839      	ldrb	r1, [r7, #0]
 800375a:	4628      	mov	r0, r5
 800375c:	f000 fb19 	bl	8003d92 <memchr>
 8003760:	b138      	cbz	r0, 8003772 <_svfiprintf_r+0x142>
 8003762:	2340      	movs	r3, #64	; 0x40
 8003764:	1b40      	subs	r0, r0, r5
 8003766:	fa03 f000 	lsl.w	r0, r3, r0
 800376a:	9b04      	ldr	r3, [sp, #16]
 800376c:	3701      	adds	r7, #1
 800376e:	4303      	orrs	r3, r0
 8003770:	9304      	str	r3, [sp, #16]
 8003772:	7839      	ldrb	r1, [r7, #0]
 8003774:	2206      	movs	r2, #6
 8003776:	4827      	ldr	r0, [pc, #156]	; (8003814 <_svfiprintf_r+0x1e4>)
 8003778:	1c7e      	adds	r6, r7, #1
 800377a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800377e:	f000 fb08 	bl	8003d92 <memchr>
 8003782:	2800      	cmp	r0, #0
 8003784:	d038      	beq.n	80037f8 <_svfiprintf_r+0x1c8>
 8003786:	4b24      	ldr	r3, [pc, #144]	; (8003818 <_svfiprintf_r+0x1e8>)
 8003788:	bb13      	cbnz	r3, 80037d0 <_svfiprintf_r+0x1a0>
 800378a:	9b03      	ldr	r3, [sp, #12]
 800378c:	3307      	adds	r3, #7
 800378e:	f023 0307 	bic.w	r3, r3, #7
 8003792:	3308      	adds	r3, #8
 8003794:	9303      	str	r3, [sp, #12]
 8003796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003798:	444b      	add	r3, r9
 800379a:	9309      	str	r3, [sp, #36]	; 0x24
 800379c:	e76d      	b.n	800367a <_svfiprintf_r+0x4a>
 800379e:	fb05 3202 	mla	r2, r5, r2, r3
 80037a2:	2001      	movs	r0, #1
 80037a4:	460f      	mov	r7, r1
 80037a6:	e7a6      	b.n	80036f6 <_svfiprintf_r+0xc6>
 80037a8:	2300      	movs	r3, #0
 80037aa:	250a      	movs	r5, #10
 80037ac:	4619      	mov	r1, r3
 80037ae:	3701      	adds	r7, #1
 80037b0:	9305      	str	r3, [sp, #20]
 80037b2:	4638      	mov	r0, r7
 80037b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037b8:	3a30      	subs	r2, #48	; 0x30
 80037ba:	2a09      	cmp	r2, #9
 80037bc:	d903      	bls.n	80037c6 <_svfiprintf_r+0x196>
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d0c8      	beq.n	8003754 <_svfiprintf_r+0x124>
 80037c2:	9105      	str	r1, [sp, #20]
 80037c4:	e7c6      	b.n	8003754 <_svfiprintf_r+0x124>
 80037c6:	fb05 2101 	mla	r1, r5, r1, r2
 80037ca:	2301      	movs	r3, #1
 80037cc:	4607      	mov	r7, r0
 80037ce:	e7f0      	b.n	80037b2 <_svfiprintf_r+0x182>
 80037d0:	ab03      	add	r3, sp, #12
 80037d2:	9300      	str	r3, [sp, #0]
 80037d4:	4622      	mov	r2, r4
 80037d6:	4b11      	ldr	r3, [pc, #68]	; (800381c <_svfiprintf_r+0x1ec>)
 80037d8:	a904      	add	r1, sp, #16
 80037da:	4640      	mov	r0, r8
 80037dc:	f3af 8000 	nop.w
 80037e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80037e4:	4681      	mov	r9, r0
 80037e6:	d1d6      	bne.n	8003796 <_svfiprintf_r+0x166>
 80037e8:	89a3      	ldrh	r3, [r4, #12]
 80037ea:	065b      	lsls	r3, r3, #25
 80037ec:	f53f af35 	bmi.w	800365a <_svfiprintf_r+0x2a>
 80037f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037f2:	b01d      	add	sp, #116	; 0x74
 80037f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037f8:	ab03      	add	r3, sp, #12
 80037fa:	9300      	str	r3, [sp, #0]
 80037fc:	4622      	mov	r2, r4
 80037fe:	4b07      	ldr	r3, [pc, #28]	; (800381c <_svfiprintf_r+0x1ec>)
 8003800:	a904      	add	r1, sp, #16
 8003802:	4640      	mov	r0, r8
 8003804:	f000 f882 	bl	800390c <_printf_i>
 8003808:	e7ea      	b.n	80037e0 <_svfiprintf_r+0x1b0>
 800380a:	bf00      	nop
 800380c:	080049b5 	.word	0x080049b5
 8003810:	080049bb 	.word	0x080049bb
 8003814:	080049bf 	.word	0x080049bf
 8003818:	00000000 	.word	0x00000000
 800381c:	0800357d 	.word	0x0800357d

08003820 <_printf_common>:
 8003820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003824:	4691      	mov	r9, r2
 8003826:	461f      	mov	r7, r3
 8003828:	688a      	ldr	r2, [r1, #8]
 800382a:	690b      	ldr	r3, [r1, #16]
 800382c:	4606      	mov	r6, r0
 800382e:	4293      	cmp	r3, r2
 8003830:	bfb8      	it	lt
 8003832:	4613      	movlt	r3, r2
 8003834:	f8c9 3000 	str.w	r3, [r9]
 8003838:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800383c:	460c      	mov	r4, r1
 800383e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003842:	b112      	cbz	r2, 800384a <_printf_common+0x2a>
 8003844:	3301      	adds	r3, #1
 8003846:	f8c9 3000 	str.w	r3, [r9]
 800384a:	6823      	ldr	r3, [r4, #0]
 800384c:	0699      	lsls	r1, r3, #26
 800384e:	bf42      	ittt	mi
 8003850:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003854:	3302      	addmi	r3, #2
 8003856:	f8c9 3000 	strmi.w	r3, [r9]
 800385a:	6825      	ldr	r5, [r4, #0]
 800385c:	f015 0506 	ands.w	r5, r5, #6
 8003860:	d107      	bne.n	8003872 <_printf_common+0x52>
 8003862:	f104 0a19 	add.w	sl, r4, #25
 8003866:	68e3      	ldr	r3, [r4, #12]
 8003868:	f8d9 2000 	ldr.w	r2, [r9]
 800386c:	1a9b      	subs	r3, r3, r2
 800386e:	42ab      	cmp	r3, r5
 8003870:	dc29      	bgt.n	80038c6 <_printf_common+0xa6>
 8003872:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003876:	6822      	ldr	r2, [r4, #0]
 8003878:	3300      	adds	r3, #0
 800387a:	bf18      	it	ne
 800387c:	2301      	movne	r3, #1
 800387e:	0692      	lsls	r2, r2, #26
 8003880:	d42e      	bmi.n	80038e0 <_printf_common+0xc0>
 8003882:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003886:	4639      	mov	r1, r7
 8003888:	4630      	mov	r0, r6
 800388a:	47c0      	blx	r8
 800388c:	3001      	adds	r0, #1
 800388e:	d021      	beq.n	80038d4 <_printf_common+0xb4>
 8003890:	6823      	ldr	r3, [r4, #0]
 8003892:	68e5      	ldr	r5, [r4, #12]
 8003894:	f003 0306 	and.w	r3, r3, #6
 8003898:	2b04      	cmp	r3, #4
 800389a:	bf18      	it	ne
 800389c:	2500      	movne	r5, #0
 800389e:	f8d9 2000 	ldr.w	r2, [r9]
 80038a2:	f04f 0900 	mov.w	r9, #0
 80038a6:	bf08      	it	eq
 80038a8:	1aad      	subeq	r5, r5, r2
 80038aa:	68a3      	ldr	r3, [r4, #8]
 80038ac:	6922      	ldr	r2, [r4, #16]
 80038ae:	bf08      	it	eq
 80038b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038b4:	4293      	cmp	r3, r2
 80038b6:	bfc4      	itt	gt
 80038b8:	1a9b      	subgt	r3, r3, r2
 80038ba:	18ed      	addgt	r5, r5, r3
 80038bc:	341a      	adds	r4, #26
 80038be:	454d      	cmp	r5, r9
 80038c0:	d11a      	bne.n	80038f8 <_printf_common+0xd8>
 80038c2:	2000      	movs	r0, #0
 80038c4:	e008      	b.n	80038d8 <_printf_common+0xb8>
 80038c6:	2301      	movs	r3, #1
 80038c8:	4652      	mov	r2, sl
 80038ca:	4639      	mov	r1, r7
 80038cc:	4630      	mov	r0, r6
 80038ce:	47c0      	blx	r8
 80038d0:	3001      	adds	r0, #1
 80038d2:	d103      	bne.n	80038dc <_printf_common+0xbc>
 80038d4:	f04f 30ff 	mov.w	r0, #4294967295
 80038d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038dc:	3501      	adds	r5, #1
 80038de:	e7c2      	b.n	8003866 <_printf_common+0x46>
 80038e0:	2030      	movs	r0, #48	; 0x30
 80038e2:	18e1      	adds	r1, r4, r3
 80038e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038e8:	1c5a      	adds	r2, r3, #1
 80038ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038ee:	4422      	add	r2, r4
 80038f0:	3302      	adds	r3, #2
 80038f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038f6:	e7c4      	b.n	8003882 <_printf_common+0x62>
 80038f8:	2301      	movs	r3, #1
 80038fa:	4622      	mov	r2, r4
 80038fc:	4639      	mov	r1, r7
 80038fe:	4630      	mov	r0, r6
 8003900:	47c0      	blx	r8
 8003902:	3001      	adds	r0, #1
 8003904:	d0e6      	beq.n	80038d4 <_printf_common+0xb4>
 8003906:	f109 0901 	add.w	r9, r9, #1
 800390a:	e7d8      	b.n	80038be <_printf_common+0x9e>

0800390c <_printf_i>:
 800390c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003910:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003914:	460c      	mov	r4, r1
 8003916:	7e09      	ldrb	r1, [r1, #24]
 8003918:	b085      	sub	sp, #20
 800391a:	296e      	cmp	r1, #110	; 0x6e
 800391c:	4617      	mov	r7, r2
 800391e:	4606      	mov	r6, r0
 8003920:	4698      	mov	r8, r3
 8003922:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003924:	f000 80b3 	beq.w	8003a8e <_printf_i+0x182>
 8003928:	d822      	bhi.n	8003970 <_printf_i+0x64>
 800392a:	2963      	cmp	r1, #99	; 0x63
 800392c:	d036      	beq.n	800399c <_printf_i+0x90>
 800392e:	d80a      	bhi.n	8003946 <_printf_i+0x3a>
 8003930:	2900      	cmp	r1, #0
 8003932:	f000 80b9 	beq.w	8003aa8 <_printf_i+0x19c>
 8003936:	2958      	cmp	r1, #88	; 0x58
 8003938:	f000 8083 	beq.w	8003a42 <_printf_i+0x136>
 800393c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003940:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003944:	e032      	b.n	80039ac <_printf_i+0xa0>
 8003946:	2964      	cmp	r1, #100	; 0x64
 8003948:	d001      	beq.n	800394e <_printf_i+0x42>
 800394a:	2969      	cmp	r1, #105	; 0x69
 800394c:	d1f6      	bne.n	800393c <_printf_i+0x30>
 800394e:	6820      	ldr	r0, [r4, #0]
 8003950:	6813      	ldr	r3, [r2, #0]
 8003952:	0605      	lsls	r5, r0, #24
 8003954:	f103 0104 	add.w	r1, r3, #4
 8003958:	d52a      	bpl.n	80039b0 <_printf_i+0xa4>
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6011      	str	r1, [r2, #0]
 800395e:	2b00      	cmp	r3, #0
 8003960:	da03      	bge.n	800396a <_printf_i+0x5e>
 8003962:	222d      	movs	r2, #45	; 0x2d
 8003964:	425b      	negs	r3, r3
 8003966:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800396a:	486f      	ldr	r0, [pc, #444]	; (8003b28 <_printf_i+0x21c>)
 800396c:	220a      	movs	r2, #10
 800396e:	e039      	b.n	80039e4 <_printf_i+0xd8>
 8003970:	2973      	cmp	r1, #115	; 0x73
 8003972:	f000 809d 	beq.w	8003ab0 <_printf_i+0x1a4>
 8003976:	d808      	bhi.n	800398a <_printf_i+0x7e>
 8003978:	296f      	cmp	r1, #111	; 0x6f
 800397a:	d020      	beq.n	80039be <_printf_i+0xb2>
 800397c:	2970      	cmp	r1, #112	; 0x70
 800397e:	d1dd      	bne.n	800393c <_printf_i+0x30>
 8003980:	6823      	ldr	r3, [r4, #0]
 8003982:	f043 0320 	orr.w	r3, r3, #32
 8003986:	6023      	str	r3, [r4, #0]
 8003988:	e003      	b.n	8003992 <_printf_i+0x86>
 800398a:	2975      	cmp	r1, #117	; 0x75
 800398c:	d017      	beq.n	80039be <_printf_i+0xb2>
 800398e:	2978      	cmp	r1, #120	; 0x78
 8003990:	d1d4      	bne.n	800393c <_printf_i+0x30>
 8003992:	2378      	movs	r3, #120	; 0x78
 8003994:	4865      	ldr	r0, [pc, #404]	; (8003b2c <_printf_i+0x220>)
 8003996:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800399a:	e055      	b.n	8003a48 <_printf_i+0x13c>
 800399c:	6813      	ldr	r3, [r2, #0]
 800399e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80039a2:	1d19      	adds	r1, r3, #4
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6011      	str	r1, [r2, #0]
 80039a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039ac:	2301      	movs	r3, #1
 80039ae:	e08c      	b.n	8003aca <_printf_i+0x1be>
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80039b6:	6011      	str	r1, [r2, #0]
 80039b8:	bf18      	it	ne
 80039ba:	b21b      	sxthne	r3, r3
 80039bc:	e7cf      	b.n	800395e <_printf_i+0x52>
 80039be:	6813      	ldr	r3, [r2, #0]
 80039c0:	6825      	ldr	r5, [r4, #0]
 80039c2:	1d18      	adds	r0, r3, #4
 80039c4:	6010      	str	r0, [r2, #0]
 80039c6:	0628      	lsls	r0, r5, #24
 80039c8:	d501      	bpl.n	80039ce <_printf_i+0xc2>
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	e002      	b.n	80039d4 <_printf_i+0xc8>
 80039ce:	0668      	lsls	r0, r5, #25
 80039d0:	d5fb      	bpl.n	80039ca <_printf_i+0xbe>
 80039d2:	881b      	ldrh	r3, [r3, #0]
 80039d4:	296f      	cmp	r1, #111	; 0x6f
 80039d6:	bf14      	ite	ne
 80039d8:	220a      	movne	r2, #10
 80039da:	2208      	moveq	r2, #8
 80039dc:	4852      	ldr	r0, [pc, #328]	; (8003b28 <_printf_i+0x21c>)
 80039de:	2100      	movs	r1, #0
 80039e0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80039e4:	6865      	ldr	r5, [r4, #4]
 80039e6:	2d00      	cmp	r5, #0
 80039e8:	60a5      	str	r5, [r4, #8]
 80039ea:	f2c0 8095 	blt.w	8003b18 <_printf_i+0x20c>
 80039ee:	6821      	ldr	r1, [r4, #0]
 80039f0:	f021 0104 	bic.w	r1, r1, #4
 80039f4:	6021      	str	r1, [r4, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d13d      	bne.n	8003a76 <_printf_i+0x16a>
 80039fa:	2d00      	cmp	r5, #0
 80039fc:	f040 808e 	bne.w	8003b1c <_printf_i+0x210>
 8003a00:	4665      	mov	r5, ip
 8003a02:	2a08      	cmp	r2, #8
 8003a04:	d10b      	bne.n	8003a1e <_printf_i+0x112>
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	07db      	lsls	r3, r3, #31
 8003a0a:	d508      	bpl.n	8003a1e <_printf_i+0x112>
 8003a0c:	6923      	ldr	r3, [r4, #16]
 8003a0e:	6862      	ldr	r2, [r4, #4]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	bfde      	ittt	le
 8003a14:	2330      	movle	r3, #48	; 0x30
 8003a16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a1a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a1e:	ebac 0305 	sub.w	r3, ip, r5
 8003a22:	6123      	str	r3, [r4, #16]
 8003a24:	f8cd 8000 	str.w	r8, [sp]
 8003a28:	463b      	mov	r3, r7
 8003a2a:	aa03      	add	r2, sp, #12
 8003a2c:	4621      	mov	r1, r4
 8003a2e:	4630      	mov	r0, r6
 8003a30:	f7ff fef6 	bl	8003820 <_printf_common>
 8003a34:	3001      	adds	r0, #1
 8003a36:	d14d      	bne.n	8003ad4 <_printf_i+0x1c8>
 8003a38:	f04f 30ff 	mov.w	r0, #4294967295
 8003a3c:	b005      	add	sp, #20
 8003a3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a42:	4839      	ldr	r0, [pc, #228]	; (8003b28 <_printf_i+0x21c>)
 8003a44:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003a48:	6813      	ldr	r3, [r2, #0]
 8003a4a:	6821      	ldr	r1, [r4, #0]
 8003a4c:	1d1d      	adds	r5, r3, #4
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6015      	str	r5, [r2, #0]
 8003a52:	060a      	lsls	r2, r1, #24
 8003a54:	d50b      	bpl.n	8003a6e <_printf_i+0x162>
 8003a56:	07ca      	lsls	r2, r1, #31
 8003a58:	bf44      	itt	mi
 8003a5a:	f041 0120 	orrmi.w	r1, r1, #32
 8003a5e:	6021      	strmi	r1, [r4, #0]
 8003a60:	b91b      	cbnz	r3, 8003a6a <_printf_i+0x15e>
 8003a62:	6822      	ldr	r2, [r4, #0]
 8003a64:	f022 0220 	bic.w	r2, r2, #32
 8003a68:	6022      	str	r2, [r4, #0]
 8003a6a:	2210      	movs	r2, #16
 8003a6c:	e7b7      	b.n	80039de <_printf_i+0xd2>
 8003a6e:	064d      	lsls	r5, r1, #25
 8003a70:	bf48      	it	mi
 8003a72:	b29b      	uxthmi	r3, r3
 8003a74:	e7ef      	b.n	8003a56 <_printf_i+0x14a>
 8003a76:	4665      	mov	r5, ip
 8003a78:	fbb3 f1f2 	udiv	r1, r3, r2
 8003a7c:	fb02 3311 	mls	r3, r2, r1, r3
 8003a80:	5cc3      	ldrb	r3, [r0, r3]
 8003a82:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003a86:	460b      	mov	r3, r1
 8003a88:	2900      	cmp	r1, #0
 8003a8a:	d1f5      	bne.n	8003a78 <_printf_i+0x16c>
 8003a8c:	e7b9      	b.n	8003a02 <_printf_i+0xf6>
 8003a8e:	6813      	ldr	r3, [r2, #0]
 8003a90:	6825      	ldr	r5, [r4, #0]
 8003a92:	1d18      	adds	r0, r3, #4
 8003a94:	6961      	ldr	r1, [r4, #20]
 8003a96:	6010      	str	r0, [r2, #0]
 8003a98:	0628      	lsls	r0, r5, #24
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	d501      	bpl.n	8003aa2 <_printf_i+0x196>
 8003a9e:	6019      	str	r1, [r3, #0]
 8003aa0:	e002      	b.n	8003aa8 <_printf_i+0x19c>
 8003aa2:	066a      	lsls	r2, r5, #25
 8003aa4:	d5fb      	bpl.n	8003a9e <_printf_i+0x192>
 8003aa6:	8019      	strh	r1, [r3, #0]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	4665      	mov	r5, ip
 8003aac:	6123      	str	r3, [r4, #16]
 8003aae:	e7b9      	b.n	8003a24 <_printf_i+0x118>
 8003ab0:	6813      	ldr	r3, [r2, #0]
 8003ab2:	1d19      	adds	r1, r3, #4
 8003ab4:	6011      	str	r1, [r2, #0]
 8003ab6:	681d      	ldr	r5, [r3, #0]
 8003ab8:	6862      	ldr	r2, [r4, #4]
 8003aba:	2100      	movs	r1, #0
 8003abc:	4628      	mov	r0, r5
 8003abe:	f000 f968 	bl	8003d92 <memchr>
 8003ac2:	b108      	cbz	r0, 8003ac8 <_printf_i+0x1bc>
 8003ac4:	1b40      	subs	r0, r0, r5
 8003ac6:	6060      	str	r0, [r4, #4]
 8003ac8:	6863      	ldr	r3, [r4, #4]
 8003aca:	6123      	str	r3, [r4, #16]
 8003acc:	2300      	movs	r3, #0
 8003ace:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ad2:	e7a7      	b.n	8003a24 <_printf_i+0x118>
 8003ad4:	6923      	ldr	r3, [r4, #16]
 8003ad6:	462a      	mov	r2, r5
 8003ad8:	4639      	mov	r1, r7
 8003ada:	4630      	mov	r0, r6
 8003adc:	47c0      	blx	r8
 8003ade:	3001      	adds	r0, #1
 8003ae0:	d0aa      	beq.n	8003a38 <_printf_i+0x12c>
 8003ae2:	6823      	ldr	r3, [r4, #0]
 8003ae4:	079b      	lsls	r3, r3, #30
 8003ae6:	d413      	bmi.n	8003b10 <_printf_i+0x204>
 8003ae8:	68e0      	ldr	r0, [r4, #12]
 8003aea:	9b03      	ldr	r3, [sp, #12]
 8003aec:	4298      	cmp	r0, r3
 8003aee:	bfb8      	it	lt
 8003af0:	4618      	movlt	r0, r3
 8003af2:	e7a3      	b.n	8003a3c <_printf_i+0x130>
 8003af4:	2301      	movs	r3, #1
 8003af6:	464a      	mov	r2, r9
 8003af8:	4639      	mov	r1, r7
 8003afa:	4630      	mov	r0, r6
 8003afc:	47c0      	blx	r8
 8003afe:	3001      	adds	r0, #1
 8003b00:	d09a      	beq.n	8003a38 <_printf_i+0x12c>
 8003b02:	3501      	adds	r5, #1
 8003b04:	68e3      	ldr	r3, [r4, #12]
 8003b06:	9a03      	ldr	r2, [sp, #12]
 8003b08:	1a9b      	subs	r3, r3, r2
 8003b0a:	42ab      	cmp	r3, r5
 8003b0c:	dcf2      	bgt.n	8003af4 <_printf_i+0x1e8>
 8003b0e:	e7eb      	b.n	8003ae8 <_printf_i+0x1dc>
 8003b10:	2500      	movs	r5, #0
 8003b12:	f104 0919 	add.w	r9, r4, #25
 8003b16:	e7f5      	b.n	8003b04 <_printf_i+0x1f8>
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1ac      	bne.n	8003a76 <_printf_i+0x16a>
 8003b1c:	7803      	ldrb	r3, [r0, #0]
 8003b1e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b26:	e76c      	b.n	8003a02 <_printf_i+0xf6>
 8003b28:	080049c6 	.word	0x080049c6
 8003b2c:	080049d7 	.word	0x080049d7

08003b30 <sniprintf>:
 8003b30:	b40c      	push	{r2, r3}
 8003b32:	b530      	push	{r4, r5, lr}
 8003b34:	4b17      	ldr	r3, [pc, #92]	; (8003b94 <sniprintf+0x64>)
 8003b36:	1e0c      	subs	r4, r1, #0
 8003b38:	b09d      	sub	sp, #116	; 0x74
 8003b3a:	681d      	ldr	r5, [r3, #0]
 8003b3c:	da08      	bge.n	8003b50 <sniprintf+0x20>
 8003b3e:	238b      	movs	r3, #139	; 0x8b
 8003b40:	f04f 30ff 	mov.w	r0, #4294967295
 8003b44:	602b      	str	r3, [r5, #0]
 8003b46:	b01d      	add	sp, #116	; 0x74
 8003b48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b4c:	b002      	add	sp, #8
 8003b4e:	4770      	bx	lr
 8003b50:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003b54:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003b58:	bf0c      	ite	eq
 8003b5a:	4623      	moveq	r3, r4
 8003b5c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003b60:	9304      	str	r3, [sp, #16]
 8003b62:	9307      	str	r3, [sp, #28]
 8003b64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b68:	9002      	str	r0, [sp, #8]
 8003b6a:	9006      	str	r0, [sp, #24]
 8003b6c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003b70:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003b72:	ab21      	add	r3, sp, #132	; 0x84
 8003b74:	a902      	add	r1, sp, #8
 8003b76:	4628      	mov	r0, r5
 8003b78:	9301      	str	r3, [sp, #4]
 8003b7a:	f7ff fd59 	bl	8003630 <_svfiprintf_r>
 8003b7e:	1c43      	adds	r3, r0, #1
 8003b80:	bfbc      	itt	lt
 8003b82:	238b      	movlt	r3, #139	; 0x8b
 8003b84:	602b      	strlt	r3, [r5, #0]
 8003b86:	2c00      	cmp	r4, #0
 8003b88:	d0dd      	beq.n	8003b46 <sniprintf+0x16>
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	9b02      	ldr	r3, [sp, #8]
 8003b8e:	701a      	strb	r2, [r3, #0]
 8003b90:	e7d9      	b.n	8003b46 <sniprintf+0x16>
 8003b92:	bf00      	nop
 8003b94:	20000010 	.word	0x20000010

08003b98 <siscanf>:
 8003b98:	b40e      	push	{r1, r2, r3}
 8003b9a:	f44f 7201 	mov.w	r2, #516	; 0x204
 8003b9e:	b530      	push	{r4, r5, lr}
 8003ba0:	b09c      	sub	sp, #112	; 0x70
 8003ba2:	ac1f      	add	r4, sp, #124	; 0x7c
 8003ba4:	f854 5b04 	ldr.w	r5, [r4], #4
 8003ba8:	f8ad 2014 	strh.w	r2, [sp, #20]
 8003bac:	9002      	str	r0, [sp, #8]
 8003bae:	9006      	str	r0, [sp, #24]
 8003bb0:	f7fc facc 	bl	800014c <strlen>
 8003bb4:	4b0b      	ldr	r3, [pc, #44]	; (8003be4 <siscanf+0x4c>)
 8003bb6:	9003      	str	r0, [sp, #12]
 8003bb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bba:	2300      	movs	r3, #0
 8003bbc:	930f      	str	r3, [sp, #60]	; 0x3c
 8003bbe:	9314      	str	r3, [sp, #80]	; 0x50
 8003bc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bc4:	9007      	str	r0, [sp, #28]
 8003bc6:	4808      	ldr	r0, [pc, #32]	; (8003be8 <siscanf+0x50>)
 8003bc8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003bcc:	462a      	mov	r2, r5
 8003bce:	4623      	mov	r3, r4
 8003bd0:	a902      	add	r1, sp, #8
 8003bd2:	6800      	ldr	r0, [r0, #0]
 8003bd4:	9401      	str	r4, [sp, #4]
 8003bd6:	f000 f98f 	bl	8003ef8 <__ssvfiscanf_r>
 8003bda:	b01c      	add	sp, #112	; 0x70
 8003bdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003be0:	b003      	add	sp, #12
 8003be2:	4770      	bx	lr
 8003be4:	08003bed 	.word	0x08003bed
 8003be8:	20000010 	.word	0x20000010

08003bec <__seofread>:
 8003bec:	2000      	movs	r0, #0
 8003bee:	4770      	bx	lr

08003bf0 <strcpy>:
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003bf6:	f803 2b01 	strb.w	r2, [r3], #1
 8003bfa:	2a00      	cmp	r2, #0
 8003bfc:	d1f9      	bne.n	8003bf2 <strcpy+0x2>
 8003bfe:	4770      	bx	lr

08003c00 <strncmp>:
 8003c00:	b510      	push	{r4, lr}
 8003c02:	b16a      	cbz	r2, 8003c20 <strncmp+0x20>
 8003c04:	3901      	subs	r1, #1
 8003c06:	1884      	adds	r4, r0, r2
 8003c08:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003c0c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d103      	bne.n	8003c1c <strncmp+0x1c>
 8003c14:	42a0      	cmp	r0, r4
 8003c16:	d001      	beq.n	8003c1c <strncmp+0x1c>
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1f5      	bne.n	8003c08 <strncmp+0x8>
 8003c1c:	1a98      	subs	r0, r3, r2
 8003c1e:	bd10      	pop	{r4, pc}
 8003c20:	4610      	mov	r0, r2
 8003c22:	e7fc      	b.n	8003c1e <strncmp+0x1e>

08003c24 <__tzcalc_limits>:
 8003c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c28:	4680      	mov	r8, r0
 8003c2a:	f7ff fc79 	bl	8003520 <__gettzinfo>
 8003c2e:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8003c32:	4598      	cmp	r8, r3
 8003c34:	f340 8097 	ble.w	8003d66 <__tzcalc_limits+0x142>
 8003c38:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8003c3c:	f240 126d 	movw	r2, #365	; 0x16d
 8003c40:	4443      	add	r3, r8
 8003c42:	109b      	asrs	r3, r3, #2
 8003c44:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8003c48:	fb02 3505 	mla	r5, r2, r5, r3
 8003c4c:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8003c50:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8003c54:	fb93 f3f2 	sdiv	r3, r3, r2
 8003c58:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8003c5c:	441d      	add	r5, r3
 8003c5e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8003c62:	4442      	add	r2, r8
 8003c64:	fb92 f2f3 	sdiv	r2, r2, r3
 8003c68:	fb98 f7f3 	sdiv	r7, r8, r3
 8003c6c:	4415      	add	r5, r2
 8003c6e:	2264      	movs	r2, #100	; 0x64
 8003c70:	fb03 8717 	mls	r7, r3, r7, r8
 8003c74:	fb98 f6f2 	sdiv	r6, r8, r2
 8003c78:	fab7 fc87 	clz	ip, r7
 8003c7c:	4604      	mov	r4, r0
 8003c7e:	f04f 0e07 	mov.w	lr, #7
 8003c82:	fb02 8616 	mls	r6, r2, r6, r8
 8003c86:	f008 0303 	and.w	r3, r8, #3
 8003c8a:	f8c0 8004 	str.w	r8, [r0, #4]
 8003c8e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8003c92:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	7a22      	ldrb	r2, [r4, #8]
 8003c9a:	6963      	ldr	r3, [r4, #20]
 8003c9c:	2a4a      	cmp	r2, #74	; 0x4a
 8003c9e:	d128      	bne.n	8003cf2 <__tzcalc_limits+0xce>
 8003ca0:	9900      	ldr	r1, [sp, #0]
 8003ca2:	18ea      	adds	r2, r5, r3
 8003ca4:	b901      	cbnz	r1, 8003ca8 <__tzcalc_limits+0x84>
 8003ca6:	b906      	cbnz	r6, 8003caa <__tzcalc_limits+0x86>
 8003ca8:	bb0f      	cbnz	r7, 8003cee <__tzcalc_limits+0xca>
 8003caa:	2b3b      	cmp	r3, #59	; 0x3b
 8003cac:	bfd4      	ite	le
 8003cae:	2300      	movle	r3, #0
 8003cb0:	2301      	movgt	r3, #1
 8003cb2:	4413      	add	r3, r2
 8003cb4:	1e5a      	subs	r2, r3, #1
 8003cb6:	69a3      	ldr	r3, [r4, #24]
 8003cb8:	492c      	ldr	r1, [pc, #176]	; (8003d6c <__tzcalc_limits+0x148>)
 8003cba:	3428      	adds	r4, #40	; 0x28
 8003cbc:	fb01 3202 	mla	r2, r1, r2, r3
 8003cc0:	6823      	ldr	r3, [r4, #0]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	17db      	asrs	r3, r3, #31
 8003cc8:	e944 2302 	strd	r2, r3, [r4, #-8]
 8003ccc:	45a3      	cmp	fp, r4
 8003cce:	d1e3      	bne.n	8003c98 <__tzcalc_limits+0x74>
 8003cd0:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8003cd4:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8003cd8:	4294      	cmp	r4, r2
 8003cda:	eb75 0303 	sbcs.w	r3, r5, r3
 8003cde:	bfb4      	ite	lt
 8003ce0:	2301      	movlt	r3, #1
 8003ce2:	2300      	movge	r3, #0
 8003ce4:	6003      	str	r3, [r0, #0]
 8003ce6:	2001      	movs	r0, #1
 8003ce8:	b003      	add	sp, #12
 8003cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cee:	2300      	movs	r3, #0
 8003cf0:	e7df      	b.n	8003cb2 <__tzcalc_limits+0x8e>
 8003cf2:	2a44      	cmp	r2, #68	; 0x44
 8003cf4:	d101      	bne.n	8003cfa <__tzcalc_limits+0xd6>
 8003cf6:	18ea      	adds	r2, r5, r3
 8003cf8:	e7dd      	b.n	8003cb6 <__tzcalc_limits+0x92>
 8003cfa:	9a00      	ldr	r2, [sp, #0]
 8003cfc:	bb6a      	cbnz	r2, 8003d5a <__tzcalc_limits+0x136>
 8003cfe:	2e00      	cmp	r6, #0
 8003d00:	bf0c      	ite	eq
 8003d02:	46e1      	moveq	r9, ip
 8003d04:	f04f 0901 	movne.w	r9, #1
 8003d08:	2230      	movs	r2, #48	; 0x30
 8003d0a:	fb02 f909 	mul.w	r9, r2, r9
 8003d0e:	68e2      	ldr	r2, [r4, #12]
 8003d10:	f04f 0800 	mov.w	r8, #0
 8003d14:	9201      	str	r2, [sp, #4]
 8003d16:	462a      	mov	r2, r5
 8003d18:	f108 0801 	add.w	r8, r8, #1
 8003d1c:	4914      	ldr	r1, [pc, #80]	; (8003d70 <__tzcalc_limits+0x14c>)
 8003d1e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
 8003d22:	448a      	add	sl, r1
 8003d24:	9901      	ldr	r1, [sp, #4]
 8003d26:	f85a ac04 	ldr.w	sl, [sl, #-4]
 8003d2a:	4541      	cmp	r1, r8
 8003d2c:	dc17      	bgt.n	8003d5e <__tzcalc_limits+0x13a>
 8003d2e:	f102 0804 	add.w	r8, r2, #4
 8003d32:	fb98 f9fe 	sdiv	r9, r8, lr
 8003d36:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8003d3a:	eba8 0909 	sub.w	r9, r8, r9
 8003d3e:	ebb3 0909 	subs.w	r9, r3, r9
 8003d42:	6923      	ldr	r3, [r4, #16]
 8003d44:	bf48      	it	mi
 8003d46:	f109 0907 	addmi.w	r9, r9, #7
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003d50:	444b      	add	r3, r9
 8003d52:	4553      	cmp	r3, sl
 8003d54:	da05      	bge.n	8003d62 <__tzcalc_limits+0x13e>
 8003d56:	441a      	add	r2, r3
 8003d58:	e7ad      	b.n	8003cb6 <__tzcalc_limits+0x92>
 8003d5a:	46e1      	mov	r9, ip
 8003d5c:	e7d4      	b.n	8003d08 <__tzcalc_limits+0xe4>
 8003d5e:	4452      	add	r2, sl
 8003d60:	e7da      	b.n	8003d18 <__tzcalc_limits+0xf4>
 8003d62:	3b07      	subs	r3, #7
 8003d64:	e7f5      	b.n	8003d52 <__tzcalc_limits+0x12e>
 8003d66:	2000      	movs	r0, #0
 8003d68:	e7be      	b.n	8003ce8 <__tzcalc_limits+0xc4>
 8003d6a:	bf00      	nop
 8003d6c:	00015180 	.word	0x00015180
 8003d70:	08004aec 	.word	0x08004aec

08003d74 <__ascii_wctomb>:
 8003d74:	b149      	cbz	r1, 8003d8a <__ascii_wctomb+0x16>
 8003d76:	2aff      	cmp	r2, #255	; 0xff
 8003d78:	bf8b      	itete	hi
 8003d7a:	238a      	movhi	r3, #138	; 0x8a
 8003d7c:	700a      	strbls	r2, [r1, #0]
 8003d7e:	6003      	strhi	r3, [r0, #0]
 8003d80:	2001      	movls	r0, #1
 8003d82:	bf88      	it	hi
 8003d84:	f04f 30ff 	movhi.w	r0, #4294967295
 8003d88:	4770      	bx	lr
 8003d8a:	4608      	mov	r0, r1
 8003d8c:	4770      	bx	lr

08003d8e <__env_lock>:
 8003d8e:	4770      	bx	lr

08003d90 <__env_unlock>:
 8003d90:	4770      	bx	lr

08003d92 <memchr>:
 8003d92:	b510      	push	{r4, lr}
 8003d94:	b2c9      	uxtb	r1, r1
 8003d96:	4402      	add	r2, r0
 8003d98:	4290      	cmp	r0, r2
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	d101      	bne.n	8003da2 <memchr+0x10>
 8003d9e:	2300      	movs	r3, #0
 8003da0:	e003      	b.n	8003daa <memchr+0x18>
 8003da2:	781c      	ldrb	r4, [r3, #0]
 8003da4:	3001      	adds	r0, #1
 8003da6:	428c      	cmp	r4, r1
 8003da8:	d1f6      	bne.n	8003d98 <memchr+0x6>
 8003daa:	4618      	mov	r0, r3
 8003dac:	bd10      	pop	{r4, pc}

08003dae <memcpy>:
 8003dae:	b510      	push	{r4, lr}
 8003db0:	1e43      	subs	r3, r0, #1
 8003db2:	440a      	add	r2, r1
 8003db4:	4291      	cmp	r1, r2
 8003db6:	d100      	bne.n	8003dba <memcpy+0xc>
 8003db8:	bd10      	pop	{r4, pc}
 8003dba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003dc2:	e7f7      	b.n	8003db4 <memcpy+0x6>

08003dc4 <memmove>:
 8003dc4:	4288      	cmp	r0, r1
 8003dc6:	b510      	push	{r4, lr}
 8003dc8:	eb01 0302 	add.w	r3, r1, r2
 8003dcc:	d807      	bhi.n	8003dde <memmove+0x1a>
 8003dce:	1e42      	subs	r2, r0, #1
 8003dd0:	4299      	cmp	r1, r3
 8003dd2:	d00a      	beq.n	8003dea <memmove+0x26>
 8003dd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dd8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003ddc:	e7f8      	b.n	8003dd0 <memmove+0xc>
 8003dde:	4283      	cmp	r3, r0
 8003de0:	d9f5      	bls.n	8003dce <memmove+0xa>
 8003de2:	1881      	adds	r1, r0, r2
 8003de4:	1ad2      	subs	r2, r2, r3
 8003de6:	42d3      	cmn	r3, r2
 8003de8:	d100      	bne.n	8003dec <memmove+0x28>
 8003dea:	bd10      	pop	{r4, pc}
 8003dec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003df0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003df4:	e7f7      	b.n	8003de6 <memmove+0x22>

08003df6 <_realloc_r>:
 8003df6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003df8:	4607      	mov	r7, r0
 8003dfa:	4614      	mov	r4, r2
 8003dfc:	460e      	mov	r6, r1
 8003dfe:	b921      	cbnz	r1, 8003e0a <_realloc_r+0x14>
 8003e00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003e04:	4611      	mov	r1, r2
 8003e06:	f7fe bb0d 	b.w	8002424 <_malloc_r>
 8003e0a:	b922      	cbnz	r2, 8003e16 <_realloc_r+0x20>
 8003e0c:	f7fe fabe 	bl	800238c <_free_r>
 8003e10:	4625      	mov	r5, r4
 8003e12:	4628      	mov	r0, r5
 8003e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e16:	f000 fc0d 	bl	8004634 <_malloc_usable_size_r>
 8003e1a:	42a0      	cmp	r0, r4
 8003e1c:	d20f      	bcs.n	8003e3e <_realloc_r+0x48>
 8003e1e:	4621      	mov	r1, r4
 8003e20:	4638      	mov	r0, r7
 8003e22:	f7fe faff 	bl	8002424 <_malloc_r>
 8003e26:	4605      	mov	r5, r0
 8003e28:	2800      	cmp	r0, #0
 8003e2a:	d0f2      	beq.n	8003e12 <_realloc_r+0x1c>
 8003e2c:	4631      	mov	r1, r6
 8003e2e:	4622      	mov	r2, r4
 8003e30:	f7ff ffbd 	bl	8003dae <memcpy>
 8003e34:	4631      	mov	r1, r6
 8003e36:	4638      	mov	r0, r7
 8003e38:	f7fe faa8 	bl	800238c <_free_r>
 8003e3c:	e7e9      	b.n	8003e12 <_realloc_r+0x1c>
 8003e3e:	4635      	mov	r5, r6
 8003e40:	e7e7      	b.n	8003e12 <_realloc_r+0x1c>

08003e42 <_sungetc_r>:
 8003e42:	b538      	push	{r3, r4, r5, lr}
 8003e44:	1c4b      	adds	r3, r1, #1
 8003e46:	4614      	mov	r4, r2
 8003e48:	d103      	bne.n	8003e52 <_sungetc_r+0x10>
 8003e4a:	f04f 35ff 	mov.w	r5, #4294967295
 8003e4e:	4628      	mov	r0, r5
 8003e50:	bd38      	pop	{r3, r4, r5, pc}
 8003e52:	8993      	ldrh	r3, [r2, #12]
 8003e54:	b2cd      	uxtb	r5, r1
 8003e56:	f023 0320 	bic.w	r3, r3, #32
 8003e5a:	8193      	strh	r3, [r2, #12]
 8003e5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e5e:	6852      	ldr	r2, [r2, #4]
 8003e60:	b18b      	cbz	r3, 8003e86 <_sungetc_r+0x44>
 8003e62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003e64:	4293      	cmp	r3, r2
 8003e66:	dd08      	ble.n	8003e7a <_sungetc_r+0x38>
 8003e68:	6823      	ldr	r3, [r4, #0]
 8003e6a:	1e5a      	subs	r2, r3, #1
 8003e6c:	6022      	str	r2, [r4, #0]
 8003e6e:	f803 5c01 	strb.w	r5, [r3, #-1]
 8003e72:	6863      	ldr	r3, [r4, #4]
 8003e74:	3301      	adds	r3, #1
 8003e76:	6063      	str	r3, [r4, #4]
 8003e78:	e7e9      	b.n	8003e4e <_sungetc_r+0xc>
 8003e7a:	4621      	mov	r1, r4
 8003e7c:	f000 fba2 	bl	80045c4 <__submore>
 8003e80:	2800      	cmp	r0, #0
 8003e82:	d0f1      	beq.n	8003e68 <_sungetc_r+0x26>
 8003e84:	e7e1      	b.n	8003e4a <_sungetc_r+0x8>
 8003e86:	6921      	ldr	r1, [r4, #16]
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	b151      	cbz	r1, 8003ea2 <_sungetc_r+0x60>
 8003e8c:	4299      	cmp	r1, r3
 8003e8e:	d208      	bcs.n	8003ea2 <_sungetc_r+0x60>
 8003e90:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8003e94:	42a9      	cmp	r1, r5
 8003e96:	d104      	bne.n	8003ea2 <_sungetc_r+0x60>
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	3201      	adds	r2, #1
 8003e9c:	6023      	str	r3, [r4, #0]
 8003e9e:	6062      	str	r2, [r4, #4]
 8003ea0:	e7d5      	b.n	8003e4e <_sungetc_r+0xc>
 8003ea2:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8003ea6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003eaa:	6363      	str	r3, [r4, #52]	; 0x34
 8003eac:	2303      	movs	r3, #3
 8003eae:	63a3      	str	r3, [r4, #56]	; 0x38
 8003eb0:	4623      	mov	r3, r4
 8003eb2:	f803 5f46 	strb.w	r5, [r3, #70]!
 8003eb6:	6023      	str	r3, [r4, #0]
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e7dc      	b.n	8003e76 <_sungetc_r+0x34>

08003ebc <__ssrefill_r>:
 8003ebc:	b510      	push	{r4, lr}
 8003ebe:	460c      	mov	r4, r1
 8003ec0:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003ec2:	b169      	cbz	r1, 8003ee0 <__ssrefill_r+0x24>
 8003ec4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ec8:	4299      	cmp	r1, r3
 8003eca:	d001      	beq.n	8003ed0 <__ssrefill_r+0x14>
 8003ecc:	f7fe fa5e 	bl	800238c <_free_r>
 8003ed0:	2000      	movs	r0, #0
 8003ed2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ed4:	6360      	str	r0, [r4, #52]	; 0x34
 8003ed6:	6063      	str	r3, [r4, #4]
 8003ed8:	b113      	cbz	r3, 8003ee0 <__ssrefill_r+0x24>
 8003eda:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003edc:	6023      	str	r3, [r4, #0]
 8003ede:	bd10      	pop	{r4, pc}
 8003ee0:	6923      	ldr	r3, [r4, #16]
 8003ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee6:	6023      	str	r3, [r4, #0]
 8003ee8:	2300      	movs	r3, #0
 8003eea:	6063      	str	r3, [r4, #4]
 8003eec:	89a3      	ldrh	r3, [r4, #12]
 8003eee:	f043 0320 	orr.w	r3, r3, #32
 8003ef2:	81a3      	strh	r3, [r4, #12]
 8003ef4:	e7f3      	b.n	8003ede <__ssrefill_r+0x22>
	...

08003ef8 <__ssvfiscanf_r>:
 8003ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003efc:	460c      	mov	r4, r1
 8003efe:	2100      	movs	r1, #0
 8003f00:	4606      	mov	r6, r0
 8003f02:	4692      	mov	sl, r2
 8003f04:	270a      	movs	r7, #10
 8003f06:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8003f0a:	9144      	str	r1, [sp, #272]	; 0x110
 8003f0c:	9145      	str	r1, [sp, #276]	; 0x114
 8003f0e:	499e      	ldr	r1, [pc, #632]	; (8004188 <__ssvfiscanf_r+0x290>)
 8003f10:	f10d 0804 	add.w	r8, sp, #4
 8003f14:	91a0      	str	r1, [sp, #640]	; 0x280
 8003f16:	499d      	ldr	r1, [pc, #628]	; (800418c <__ssvfiscanf_r+0x294>)
 8003f18:	f8df 9274 	ldr.w	r9, [pc, #628]	; 8004190 <__ssvfiscanf_r+0x298>
 8003f1c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8003f20:	91a1      	str	r1, [sp, #644]	; 0x284
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	f89a 3000 	ldrb.w	r3, [sl]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 812a 	beq.w	8004182 <__ssvfiscanf_r+0x28a>
 8003f2e:	4655      	mov	r5, sl
 8003f30:	f7ff fb02 	bl	8003538 <__locale_ctype_ptr>
 8003f34:	f815 bb01 	ldrb.w	fp, [r5], #1
 8003f38:	4458      	add	r0, fp
 8003f3a:	7843      	ldrb	r3, [r0, #1]
 8003f3c:	f013 0308 	ands.w	r3, r3, #8
 8003f40:	d01c      	beq.n	8003f7c <__ssvfiscanf_r+0x84>
 8003f42:	6863      	ldr	r3, [r4, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	dd12      	ble.n	8003f6e <__ssvfiscanf_r+0x76>
 8003f48:	f7ff faf6 	bl	8003538 <__locale_ctype_ptr>
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	781a      	ldrb	r2, [r3, #0]
 8003f50:	4410      	add	r0, r2
 8003f52:	7842      	ldrb	r2, [r0, #1]
 8003f54:	0712      	lsls	r2, r2, #28
 8003f56:	d401      	bmi.n	8003f5c <__ssvfiscanf_r+0x64>
 8003f58:	46aa      	mov	sl, r5
 8003f5a:	e7e3      	b.n	8003f24 <__ssvfiscanf_r+0x2c>
 8003f5c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003f5e:	3301      	adds	r3, #1
 8003f60:	3201      	adds	r2, #1
 8003f62:	9245      	str	r2, [sp, #276]	; 0x114
 8003f64:	6862      	ldr	r2, [r4, #4]
 8003f66:	6023      	str	r3, [r4, #0]
 8003f68:	3a01      	subs	r2, #1
 8003f6a:	6062      	str	r2, [r4, #4]
 8003f6c:	e7e9      	b.n	8003f42 <__ssvfiscanf_r+0x4a>
 8003f6e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003f70:	4621      	mov	r1, r4
 8003f72:	4630      	mov	r0, r6
 8003f74:	4798      	blx	r3
 8003f76:	2800      	cmp	r0, #0
 8003f78:	d0e6      	beq.n	8003f48 <__ssvfiscanf_r+0x50>
 8003f7a:	e7ed      	b.n	8003f58 <__ssvfiscanf_r+0x60>
 8003f7c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8003f80:	f040 8082 	bne.w	8004088 <__ssvfiscanf_r+0x190>
 8003f84:	9343      	str	r3, [sp, #268]	; 0x10c
 8003f86:	9341      	str	r3, [sp, #260]	; 0x104
 8003f88:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8003f8c:	2b2a      	cmp	r3, #42	; 0x2a
 8003f8e:	d103      	bne.n	8003f98 <__ssvfiscanf_r+0xa0>
 8003f90:	2310      	movs	r3, #16
 8003f92:	f10a 0502 	add.w	r5, sl, #2
 8003f96:	9341      	str	r3, [sp, #260]	; 0x104
 8003f98:	46aa      	mov	sl, r5
 8003f9a:	f815 1b01 	ldrb.w	r1, [r5], #1
 8003f9e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8003fa2:	2a09      	cmp	r2, #9
 8003fa4:	d922      	bls.n	8003fec <__ssvfiscanf_r+0xf4>
 8003fa6:	2203      	movs	r2, #3
 8003fa8:	4879      	ldr	r0, [pc, #484]	; (8004190 <__ssvfiscanf_r+0x298>)
 8003faa:	f7ff fef2 	bl	8003d92 <memchr>
 8003fae:	b138      	cbz	r0, 8003fc0 <__ssvfiscanf_r+0xc8>
 8003fb0:	eba0 0309 	sub.w	r3, r0, r9
 8003fb4:	2001      	movs	r0, #1
 8003fb6:	46aa      	mov	sl, r5
 8003fb8:	4098      	lsls	r0, r3
 8003fba:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003fbc:	4318      	orrs	r0, r3
 8003fbe:	9041      	str	r0, [sp, #260]	; 0x104
 8003fc0:	f89a 3000 	ldrb.w	r3, [sl]
 8003fc4:	f10a 0501 	add.w	r5, sl, #1
 8003fc8:	2b67      	cmp	r3, #103	; 0x67
 8003fca:	d82b      	bhi.n	8004024 <__ssvfiscanf_r+0x12c>
 8003fcc:	2b65      	cmp	r3, #101	; 0x65
 8003fce:	f080 809f 	bcs.w	8004110 <__ssvfiscanf_r+0x218>
 8003fd2:	2b47      	cmp	r3, #71	; 0x47
 8003fd4:	d810      	bhi.n	8003ff8 <__ssvfiscanf_r+0x100>
 8003fd6:	2b45      	cmp	r3, #69	; 0x45
 8003fd8:	f080 809a 	bcs.w	8004110 <__ssvfiscanf_r+0x218>
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d06c      	beq.n	80040ba <__ssvfiscanf_r+0x1c2>
 8003fe0:	2b25      	cmp	r3, #37	; 0x25
 8003fe2:	d051      	beq.n	8004088 <__ssvfiscanf_r+0x190>
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	9742      	str	r7, [sp, #264]	; 0x108
 8003fe8:	9347      	str	r3, [sp, #284]	; 0x11c
 8003fea:	e027      	b.n	800403c <__ssvfiscanf_r+0x144>
 8003fec:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8003fee:	fb07 1303 	mla	r3, r7, r3, r1
 8003ff2:	3b30      	subs	r3, #48	; 0x30
 8003ff4:	9343      	str	r3, [sp, #268]	; 0x10c
 8003ff6:	e7cf      	b.n	8003f98 <__ssvfiscanf_r+0xa0>
 8003ff8:	2b5b      	cmp	r3, #91	; 0x5b
 8003ffa:	d06a      	beq.n	80040d2 <__ssvfiscanf_r+0x1da>
 8003ffc:	d80c      	bhi.n	8004018 <__ssvfiscanf_r+0x120>
 8003ffe:	2b58      	cmp	r3, #88	; 0x58
 8004000:	d1f0      	bne.n	8003fe4 <__ssvfiscanf_r+0xec>
 8004002:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004008:	9241      	str	r2, [sp, #260]	; 0x104
 800400a:	2210      	movs	r2, #16
 800400c:	9242      	str	r2, [sp, #264]	; 0x108
 800400e:	2b6e      	cmp	r3, #110	; 0x6e
 8004010:	bf8c      	ite	hi
 8004012:	2304      	movhi	r3, #4
 8004014:	2303      	movls	r3, #3
 8004016:	e010      	b.n	800403a <__ssvfiscanf_r+0x142>
 8004018:	2b63      	cmp	r3, #99	; 0x63
 800401a:	d065      	beq.n	80040e8 <__ssvfiscanf_r+0x1f0>
 800401c:	2b64      	cmp	r3, #100	; 0x64
 800401e:	d1e1      	bne.n	8003fe4 <__ssvfiscanf_r+0xec>
 8004020:	9742      	str	r7, [sp, #264]	; 0x108
 8004022:	e7f4      	b.n	800400e <__ssvfiscanf_r+0x116>
 8004024:	2b70      	cmp	r3, #112	; 0x70
 8004026:	d04b      	beq.n	80040c0 <__ssvfiscanf_r+0x1c8>
 8004028:	d826      	bhi.n	8004078 <__ssvfiscanf_r+0x180>
 800402a:	2b6e      	cmp	r3, #110	; 0x6e
 800402c:	d062      	beq.n	80040f4 <__ssvfiscanf_r+0x1fc>
 800402e:	d84c      	bhi.n	80040ca <__ssvfiscanf_r+0x1d2>
 8004030:	2b69      	cmp	r3, #105	; 0x69
 8004032:	d1d7      	bne.n	8003fe4 <__ssvfiscanf_r+0xec>
 8004034:	2300      	movs	r3, #0
 8004036:	9342      	str	r3, [sp, #264]	; 0x108
 8004038:	2303      	movs	r3, #3
 800403a:	9347      	str	r3, [sp, #284]	; 0x11c
 800403c:	6863      	ldr	r3, [r4, #4]
 800403e:	2b00      	cmp	r3, #0
 8004040:	dd68      	ble.n	8004114 <__ssvfiscanf_r+0x21c>
 8004042:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004044:	0659      	lsls	r1, r3, #25
 8004046:	d407      	bmi.n	8004058 <__ssvfiscanf_r+0x160>
 8004048:	f7ff fa76 	bl	8003538 <__locale_ctype_ptr>
 800404c:	6823      	ldr	r3, [r4, #0]
 800404e:	781a      	ldrb	r2, [r3, #0]
 8004050:	4410      	add	r0, r2
 8004052:	7842      	ldrb	r2, [r0, #1]
 8004054:	0712      	lsls	r2, r2, #28
 8004056:	d464      	bmi.n	8004122 <__ssvfiscanf_r+0x22a>
 8004058:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800405a:	2b02      	cmp	r3, #2
 800405c:	dc73      	bgt.n	8004146 <__ssvfiscanf_r+0x24e>
 800405e:	466b      	mov	r3, sp
 8004060:	4622      	mov	r2, r4
 8004062:	a941      	add	r1, sp, #260	; 0x104
 8004064:	4630      	mov	r0, r6
 8004066:	f000 f897 	bl	8004198 <_scanf_chars>
 800406a:	2801      	cmp	r0, #1
 800406c:	f000 8089 	beq.w	8004182 <__ssvfiscanf_r+0x28a>
 8004070:	2802      	cmp	r0, #2
 8004072:	f47f af71 	bne.w	8003f58 <__ssvfiscanf_r+0x60>
 8004076:	e01d      	b.n	80040b4 <__ssvfiscanf_r+0x1bc>
 8004078:	2b75      	cmp	r3, #117	; 0x75
 800407a:	d0d1      	beq.n	8004020 <__ssvfiscanf_r+0x128>
 800407c:	2b78      	cmp	r3, #120	; 0x78
 800407e:	d0c0      	beq.n	8004002 <__ssvfiscanf_r+0x10a>
 8004080:	2b73      	cmp	r3, #115	; 0x73
 8004082:	d1af      	bne.n	8003fe4 <__ssvfiscanf_r+0xec>
 8004084:	2302      	movs	r3, #2
 8004086:	e7d8      	b.n	800403a <__ssvfiscanf_r+0x142>
 8004088:	6863      	ldr	r3, [r4, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	dd0c      	ble.n	80040a8 <__ssvfiscanf_r+0x1b0>
 800408e:	6823      	ldr	r3, [r4, #0]
 8004090:	781a      	ldrb	r2, [r3, #0]
 8004092:	455a      	cmp	r2, fp
 8004094:	d175      	bne.n	8004182 <__ssvfiscanf_r+0x28a>
 8004096:	3301      	adds	r3, #1
 8004098:	6862      	ldr	r2, [r4, #4]
 800409a:	6023      	str	r3, [r4, #0]
 800409c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800409e:	3a01      	subs	r2, #1
 80040a0:	3301      	adds	r3, #1
 80040a2:	6062      	str	r2, [r4, #4]
 80040a4:	9345      	str	r3, [sp, #276]	; 0x114
 80040a6:	e757      	b.n	8003f58 <__ssvfiscanf_r+0x60>
 80040a8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80040aa:	4621      	mov	r1, r4
 80040ac:	4630      	mov	r0, r6
 80040ae:	4798      	blx	r3
 80040b0:	2800      	cmp	r0, #0
 80040b2:	d0ec      	beq.n	800408e <__ssvfiscanf_r+0x196>
 80040b4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80040b6:	2800      	cmp	r0, #0
 80040b8:	d159      	bne.n	800416e <__ssvfiscanf_r+0x276>
 80040ba:	f04f 30ff 	mov.w	r0, #4294967295
 80040be:	e05c      	b.n	800417a <__ssvfiscanf_r+0x282>
 80040c0:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80040c2:	f042 0220 	orr.w	r2, r2, #32
 80040c6:	9241      	str	r2, [sp, #260]	; 0x104
 80040c8:	e79b      	b.n	8004002 <__ssvfiscanf_r+0x10a>
 80040ca:	2308      	movs	r3, #8
 80040cc:	9342      	str	r3, [sp, #264]	; 0x108
 80040ce:	2304      	movs	r3, #4
 80040d0:	e7b3      	b.n	800403a <__ssvfiscanf_r+0x142>
 80040d2:	4629      	mov	r1, r5
 80040d4:	4640      	mov	r0, r8
 80040d6:	f000 f9b7 	bl	8004448 <__sccl>
 80040da:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80040dc:	4605      	mov	r5, r0
 80040de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e2:	9341      	str	r3, [sp, #260]	; 0x104
 80040e4:	2301      	movs	r3, #1
 80040e6:	e7a8      	b.n	800403a <__ssvfiscanf_r+0x142>
 80040e8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80040ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040ee:	9341      	str	r3, [sp, #260]	; 0x104
 80040f0:	2300      	movs	r3, #0
 80040f2:	e7a2      	b.n	800403a <__ssvfiscanf_r+0x142>
 80040f4:	9841      	ldr	r0, [sp, #260]	; 0x104
 80040f6:	06c3      	lsls	r3, r0, #27
 80040f8:	f53f af2e 	bmi.w	8003f58 <__ssvfiscanf_r+0x60>
 80040fc:	9b00      	ldr	r3, [sp, #0]
 80040fe:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004100:	1d19      	adds	r1, r3, #4
 8004102:	9100      	str	r1, [sp, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	07c0      	lsls	r0, r0, #31
 8004108:	bf4c      	ite	mi
 800410a:	801a      	strhmi	r2, [r3, #0]
 800410c:	601a      	strpl	r2, [r3, #0]
 800410e:	e723      	b.n	8003f58 <__ssvfiscanf_r+0x60>
 8004110:	2305      	movs	r3, #5
 8004112:	e792      	b.n	800403a <__ssvfiscanf_r+0x142>
 8004114:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004116:	4621      	mov	r1, r4
 8004118:	4630      	mov	r0, r6
 800411a:	4798      	blx	r3
 800411c:	2800      	cmp	r0, #0
 800411e:	d090      	beq.n	8004042 <__ssvfiscanf_r+0x14a>
 8004120:	e7c8      	b.n	80040b4 <__ssvfiscanf_r+0x1bc>
 8004122:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004124:	3201      	adds	r2, #1
 8004126:	9245      	str	r2, [sp, #276]	; 0x114
 8004128:	6862      	ldr	r2, [r4, #4]
 800412a:	3a01      	subs	r2, #1
 800412c:	2a00      	cmp	r2, #0
 800412e:	6062      	str	r2, [r4, #4]
 8004130:	dd02      	ble.n	8004138 <__ssvfiscanf_r+0x240>
 8004132:	3301      	adds	r3, #1
 8004134:	6023      	str	r3, [r4, #0]
 8004136:	e787      	b.n	8004048 <__ssvfiscanf_r+0x150>
 8004138:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800413a:	4621      	mov	r1, r4
 800413c:	4630      	mov	r0, r6
 800413e:	4798      	blx	r3
 8004140:	2800      	cmp	r0, #0
 8004142:	d081      	beq.n	8004048 <__ssvfiscanf_r+0x150>
 8004144:	e7b6      	b.n	80040b4 <__ssvfiscanf_r+0x1bc>
 8004146:	2b04      	cmp	r3, #4
 8004148:	dc06      	bgt.n	8004158 <__ssvfiscanf_r+0x260>
 800414a:	466b      	mov	r3, sp
 800414c:	4622      	mov	r2, r4
 800414e:	a941      	add	r1, sp, #260	; 0x104
 8004150:	4630      	mov	r0, r6
 8004152:	f000 f883 	bl	800425c <_scanf_i>
 8004156:	e788      	b.n	800406a <__ssvfiscanf_r+0x172>
 8004158:	4b0e      	ldr	r3, [pc, #56]	; (8004194 <__ssvfiscanf_r+0x29c>)
 800415a:	2b00      	cmp	r3, #0
 800415c:	f43f aefc 	beq.w	8003f58 <__ssvfiscanf_r+0x60>
 8004160:	466b      	mov	r3, sp
 8004162:	4622      	mov	r2, r4
 8004164:	a941      	add	r1, sp, #260	; 0x104
 8004166:	4630      	mov	r0, r6
 8004168:	f3af 8000 	nop.w
 800416c:	e77d      	b.n	800406a <__ssvfiscanf_r+0x172>
 800416e:	89a3      	ldrh	r3, [r4, #12]
 8004170:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004174:	bf18      	it	ne
 8004176:	f04f 30ff 	movne.w	r0, #4294967295
 800417a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800417e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004182:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004184:	e7f9      	b.n	800417a <__ssvfiscanf_r+0x282>
 8004186:	bf00      	nop
 8004188:	08003e43 	.word	0x08003e43
 800418c:	08003ebd 	.word	0x08003ebd
 8004190:	080049bb 	.word	0x080049bb
 8004194:	00000000 	.word	0x00000000

08004198 <_scanf_chars>:
 8004198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800419c:	4615      	mov	r5, r2
 800419e:	688a      	ldr	r2, [r1, #8]
 80041a0:	4680      	mov	r8, r0
 80041a2:	460c      	mov	r4, r1
 80041a4:	b932      	cbnz	r2, 80041b4 <_scanf_chars+0x1c>
 80041a6:	698a      	ldr	r2, [r1, #24]
 80041a8:	2a00      	cmp	r2, #0
 80041aa:	bf14      	ite	ne
 80041ac:	f04f 32ff 	movne.w	r2, #4294967295
 80041b0:	2201      	moveq	r2, #1
 80041b2:	608a      	str	r2, [r1, #8]
 80041b4:	2600      	movs	r6, #0
 80041b6:	6822      	ldr	r2, [r4, #0]
 80041b8:	06d1      	lsls	r1, r2, #27
 80041ba:	bf5f      	itttt	pl
 80041bc:	681a      	ldrpl	r2, [r3, #0]
 80041be:	1d11      	addpl	r1, r2, #4
 80041c0:	6019      	strpl	r1, [r3, #0]
 80041c2:	6817      	ldrpl	r7, [r2, #0]
 80041c4:	69a3      	ldr	r3, [r4, #24]
 80041c6:	b1db      	cbz	r3, 8004200 <_scanf_chars+0x68>
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d107      	bne.n	80041dc <_scanf_chars+0x44>
 80041cc:	682b      	ldr	r3, [r5, #0]
 80041ce:	6962      	ldr	r2, [r4, #20]
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	5cd3      	ldrb	r3, [r2, r3]
 80041d4:	b9a3      	cbnz	r3, 8004200 <_scanf_chars+0x68>
 80041d6:	2e00      	cmp	r6, #0
 80041d8:	d131      	bne.n	800423e <_scanf_chars+0xa6>
 80041da:	e006      	b.n	80041ea <_scanf_chars+0x52>
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d007      	beq.n	80041f0 <_scanf_chars+0x58>
 80041e0:	2e00      	cmp	r6, #0
 80041e2:	d12c      	bne.n	800423e <_scanf_chars+0xa6>
 80041e4:	69a3      	ldr	r3, [r4, #24]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d129      	bne.n	800423e <_scanf_chars+0xa6>
 80041ea:	2001      	movs	r0, #1
 80041ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041f0:	f7ff f9a2 	bl	8003538 <__locale_ctype_ptr>
 80041f4:	682b      	ldr	r3, [r5, #0]
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	4418      	add	r0, r3
 80041fa:	7843      	ldrb	r3, [r0, #1]
 80041fc:	071b      	lsls	r3, r3, #28
 80041fe:	d4ef      	bmi.n	80041e0 <_scanf_chars+0x48>
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	3601      	adds	r6, #1
 8004204:	06da      	lsls	r2, r3, #27
 8004206:	bf5e      	ittt	pl
 8004208:	682b      	ldrpl	r3, [r5, #0]
 800420a:	781b      	ldrbpl	r3, [r3, #0]
 800420c:	703b      	strbpl	r3, [r7, #0]
 800420e:	682a      	ldr	r2, [r5, #0]
 8004210:	686b      	ldr	r3, [r5, #4]
 8004212:	f102 0201 	add.w	r2, r2, #1
 8004216:	602a      	str	r2, [r5, #0]
 8004218:	68a2      	ldr	r2, [r4, #8]
 800421a:	f103 33ff 	add.w	r3, r3, #4294967295
 800421e:	f102 32ff 	add.w	r2, r2, #4294967295
 8004222:	606b      	str	r3, [r5, #4]
 8004224:	bf58      	it	pl
 8004226:	3701      	addpl	r7, #1
 8004228:	60a2      	str	r2, [r4, #8]
 800422a:	b142      	cbz	r2, 800423e <_scanf_chars+0xa6>
 800422c:	2b00      	cmp	r3, #0
 800422e:	dcc9      	bgt.n	80041c4 <_scanf_chars+0x2c>
 8004230:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004234:	4629      	mov	r1, r5
 8004236:	4640      	mov	r0, r8
 8004238:	4798      	blx	r3
 800423a:	2800      	cmp	r0, #0
 800423c:	d0c2      	beq.n	80041c4 <_scanf_chars+0x2c>
 800423e:	6823      	ldr	r3, [r4, #0]
 8004240:	f013 0310 	ands.w	r3, r3, #16
 8004244:	d105      	bne.n	8004252 <_scanf_chars+0xba>
 8004246:	68e2      	ldr	r2, [r4, #12]
 8004248:	3201      	adds	r2, #1
 800424a:	60e2      	str	r2, [r4, #12]
 800424c:	69a2      	ldr	r2, [r4, #24]
 800424e:	b102      	cbz	r2, 8004252 <_scanf_chars+0xba>
 8004250:	703b      	strb	r3, [r7, #0]
 8004252:	6923      	ldr	r3, [r4, #16]
 8004254:	2000      	movs	r0, #0
 8004256:	441e      	add	r6, r3
 8004258:	6126      	str	r6, [r4, #16]
 800425a:	e7c7      	b.n	80041ec <_scanf_chars+0x54>

0800425c <_scanf_i>:
 800425c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004260:	460c      	mov	r4, r1
 8004262:	469a      	mov	sl, r3
 8004264:	4b74      	ldr	r3, [pc, #464]	; (8004438 <_scanf_i+0x1dc>)
 8004266:	b087      	sub	sp, #28
 8004268:	4683      	mov	fp, r0
 800426a:	4616      	mov	r6, r2
 800426c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004270:	ab03      	add	r3, sp, #12
 8004272:	68a7      	ldr	r7, [r4, #8]
 8004274:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004278:	4b70      	ldr	r3, [pc, #448]	; (800443c <_scanf_i+0x1e0>)
 800427a:	69a1      	ldr	r1, [r4, #24]
 800427c:	4a70      	ldr	r2, [pc, #448]	; (8004440 <_scanf_i+0x1e4>)
 800427e:	f104 091c 	add.w	r9, r4, #28
 8004282:	2903      	cmp	r1, #3
 8004284:	bf08      	it	eq
 8004286:	461a      	moveq	r2, r3
 8004288:	1e7b      	subs	r3, r7, #1
 800428a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800428e:	bf84      	itt	hi
 8004290:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004294:	60a3      	strhi	r3, [r4, #8]
 8004296:	6823      	ldr	r3, [r4, #0]
 8004298:	bf88      	it	hi
 800429a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800429e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80042a2:	6023      	str	r3, [r4, #0]
 80042a4:	bf98      	it	ls
 80042a6:	2700      	movls	r7, #0
 80042a8:	464b      	mov	r3, r9
 80042aa:	f04f 0800 	mov.w	r8, #0
 80042ae:	9200      	str	r2, [sp, #0]
 80042b0:	bf88      	it	hi
 80042b2:	197f      	addhi	r7, r7, r5
 80042b4:	6831      	ldr	r1, [r6, #0]
 80042b6:	9301      	str	r3, [sp, #4]
 80042b8:	ab03      	add	r3, sp, #12
 80042ba:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80042be:	2202      	movs	r2, #2
 80042c0:	7809      	ldrb	r1, [r1, #0]
 80042c2:	f7ff fd66 	bl	8003d92 <memchr>
 80042c6:	9b01      	ldr	r3, [sp, #4]
 80042c8:	b330      	cbz	r0, 8004318 <_scanf_i+0xbc>
 80042ca:	f1b8 0f01 	cmp.w	r8, #1
 80042ce:	d15a      	bne.n	8004386 <_scanf_i+0x12a>
 80042d0:	6862      	ldr	r2, [r4, #4]
 80042d2:	b92a      	cbnz	r2, 80042e0 <_scanf_i+0x84>
 80042d4:	2108      	movs	r1, #8
 80042d6:	6822      	ldr	r2, [r4, #0]
 80042d8:	6061      	str	r1, [r4, #4]
 80042da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042de:	6022      	str	r2, [r4, #0]
 80042e0:	6822      	ldr	r2, [r4, #0]
 80042e2:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80042e6:	6022      	str	r2, [r4, #0]
 80042e8:	68a2      	ldr	r2, [r4, #8]
 80042ea:	1e51      	subs	r1, r2, #1
 80042ec:	60a1      	str	r1, [r4, #8]
 80042ee:	b19a      	cbz	r2, 8004318 <_scanf_i+0xbc>
 80042f0:	6832      	ldr	r2, [r6, #0]
 80042f2:	1c5d      	adds	r5, r3, #1
 80042f4:	1c51      	adds	r1, r2, #1
 80042f6:	6031      	str	r1, [r6, #0]
 80042f8:	7812      	ldrb	r2, [r2, #0]
 80042fa:	701a      	strb	r2, [r3, #0]
 80042fc:	6873      	ldr	r3, [r6, #4]
 80042fe:	3b01      	subs	r3, #1
 8004300:	2b00      	cmp	r3, #0
 8004302:	6073      	str	r3, [r6, #4]
 8004304:	dc07      	bgt.n	8004316 <_scanf_i+0xba>
 8004306:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800430a:	4631      	mov	r1, r6
 800430c:	4658      	mov	r0, fp
 800430e:	4798      	blx	r3
 8004310:	2800      	cmp	r0, #0
 8004312:	f040 8087 	bne.w	8004424 <_scanf_i+0x1c8>
 8004316:	462b      	mov	r3, r5
 8004318:	f108 0801 	add.w	r8, r8, #1
 800431c:	f1b8 0f03 	cmp.w	r8, #3
 8004320:	d1c8      	bne.n	80042b4 <_scanf_i+0x58>
 8004322:	6862      	ldr	r2, [r4, #4]
 8004324:	b90a      	cbnz	r2, 800432a <_scanf_i+0xce>
 8004326:	220a      	movs	r2, #10
 8004328:	6062      	str	r2, [r4, #4]
 800432a:	6862      	ldr	r2, [r4, #4]
 800432c:	4945      	ldr	r1, [pc, #276]	; (8004444 <_scanf_i+0x1e8>)
 800432e:	6960      	ldr	r0, [r4, #20]
 8004330:	1a89      	subs	r1, r1, r2
 8004332:	9301      	str	r3, [sp, #4]
 8004334:	f000 f888 	bl	8004448 <__sccl>
 8004338:	9b01      	ldr	r3, [sp, #4]
 800433a:	f04f 0800 	mov.w	r8, #0
 800433e:	461d      	mov	r5, r3
 8004340:	68a3      	ldr	r3, [r4, #8]
 8004342:	6822      	ldr	r2, [r4, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d03b      	beq.n	80043c0 <_scanf_i+0x164>
 8004348:	6831      	ldr	r1, [r6, #0]
 800434a:	6960      	ldr	r0, [r4, #20]
 800434c:	f891 c000 	ldrb.w	ip, [r1]
 8004350:	f810 000c 	ldrb.w	r0, [r0, ip]
 8004354:	2800      	cmp	r0, #0
 8004356:	d033      	beq.n	80043c0 <_scanf_i+0x164>
 8004358:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800435c:	d121      	bne.n	80043a2 <_scanf_i+0x146>
 800435e:	0510      	lsls	r0, r2, #20
 8004360:	d51f      	bpl.n	80043a2 <_scanf_i+0x146>
 8004362:	f108 0801 	add.w	r8, r8, #1
 8004366:	b117      	cbz	r7, 800436e <_scanf_i+0x112>
 8004368:	3301      	adds	r3, #1
 800436a:	3f01      	subs	r7, #1
 800436c:	60a3      	str	r3, [r4, #8]
 800436e:	6873      	ldr	r3, [r6, #4]
 8004370:	3b01      	subs	r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	6073      	str	r3, [r6, #4]
 8004376:	dd1c      	ble.n	80043b2 <_scanf_i+0x156>
 8004378:	6833      	ldr	r3, [r6, #0]
 800437a:	3301      	adds	r3, #1
 800437c:	6033      	str	r3, [r6, #0]
 800437e:	68a3      	ldr	r3, [r4, #8]
 8004380:	3b01      	subs	r3, #1
 8004382:	60a3      	str	r3, [r4, #8]
 8004384:	e7dc      	b.n	8004340 <_scanf_i+0xe4>
 8004386:	f1b8 0f02 	cmp.w	r8, #2
 800438a:	d1ad      	bne.n	80042e8 <_scanf_i+0x8c>
 800438c:	6822      	ldr	r2, [r4, #0]
 800438e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8004392:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004396:	d1bf      	bne.n	8004318 <_scanf_i+0xbc>
 8004398:	2110      	movs	r1, #16
 800439a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800439e:	6061      	str	r1, [r4, #4]
 80043a0:	e7a1      	b.n	80042e6 <_scanf_i+0x8a>
 80043a2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80043a6:	6022      	str	r2, [r4, #0]
 80043a8:	780b      	ldrb	r3, [r1, #0]
 80043aa:	3501      	adds	r5, #1
 80043ac:	f805 3c01 	strb.w	r3, [r5, #-1]
 80043b0:	e7dd      	b.n	800436e <_scanf_i+0x112>
 80043b2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80043b6:	4631      	mov	r1, r6
 80043b8:	4658      	mov	r0, fp
 80043ba:	4798      	blx	r3
 80043bc:	2800      	cmp	r0, #0
 80043be:	d0de      	beq.n	800437e <_scanf_i+0x122>
 80043c0:	6823      	ldr	r3, [r4, #0]
 80043c2:	05d9      	lsls	r1, r3, #23
 80043c4:	d50c      	bpl.n	80043e0 <_scanf_i+0x184>
 80043c6:	454d      	cmp	r5, r9
 80043c8:	d908      	bls.n	80043dc <_scanf_i+0x180>
 80043ca:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80043ce:	1e6f      	subs	r7, r5, #1
 80043d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80043d4:	4632      	mov	r2, r6
 80043d6:	4658      	mov	r0, fp
 80043d8:	4798      	blx	r3
 80043da:	463d      	mov	r5, r7
 80043dc:	454d      	cmp	r5, r9
 80043de:	d029      	beq.n	8004434 <_scanf_i+0x1d8>
 80043e0:	6822      	ldr	r2, [r4, #0]
 80043e2:	f012 0210 	ands.w	r2, r2, #16
 80043e6:	d113      	bne.n	8004410 <_scanf_i+0x1b4>
 80043e8:	702a      	strb	r2, [r5, #0]
 80043ea:	6863      	ldr	r3, [r4, #4]
 80043ec:	4649      	mov	r1, r9
 80043ee:	4658      	mov	r0, fp
 80043f0:	9e00      	ldr	r6, [sp, #0]
 80043f2:	47b0      	blx	r6
 80043f4:	f8da 3000 	ldr.w	r3, [sl]
 80043f8:	6821      	ldr	r1, [r4, #0]
 80043fa:	1d1a      	adds	r2, r3, #4
 80043fc:	f8ca 2000 	str.w	r2, [sl]
 8004400:	f011 0f20 	tst.w	r1, #32
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	d010      	beq.n	800442a <_scanf_i+0x1ce>
 8004408:	6018      	str	r0, [r3, #0]
 800440a:	68e3      	ldr	r3, [r4, #12]
 800440c:	3301      	adds	r3, #1
 800440e:	60e3      	str	r3, [r4, #12]
 8004410:	2000      	movs	r0, #0
 8004412:	eba5 0509 	sub.w	r5, r5, r9
 8004416:	44a8      	add	r8, r5
 8004418:	6925      	ldr	r5, [r4, #16]
 800441a:	4445      	add	r5, r8
 800441c:	6125      	str	r5, [r4, #16]
 800441e:	b007      	add	sp, #28
 8004420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004424:	f04f 0800 	mov.w	r8, #0
 8004428:	e7ca      	b.n	80043c0 <_scanf_i+0x164>
 800442a:	07ca      	lsls	r2, r1, #31
 800442c:	bf4c      	ite	mi
 800442e:	8018      	strhmi	r0, [r3, #0]
 8004430:	6018      	strpl	r0, [r3, #0]
 8004432:	e7ea      	b.n	800440a <_scanf_i+0x1ae>
 8004434:	2001      	movs	r0, #1
 8004436:	e7f2      	b.n	800441e <_scanf_i+0x1c2>
 8004438:	080046d0 	.word	0x080046d0
 800443c:	080045a1 	.word	0x080045a1
 8004440:	080030dd 	.word	0x080030dd
 8004444:	08004b5c 	.word	0x08004b5c

08004448 <__sccl>:
 8004448:	b570      	push	{r4, r5, r6, lr}
 800444a:	780b      	ldrb	r3, [r1, #0]
 800444c:	1e44      	subs	r4, r0, #1
 800444e:	2b5e      	cmp	r3, #94	; 0x5e
 8004450:	bf13      	iteet	ne
 8004452:	1c4a      	addne	r2, r1, #1
 8004454:	1c8a      	addeq	r2, r1, #2
 8004456:	784b      	ldrbeq	r3, [r1, #1]
 8004458:	2100      	movne	r1, #0
 800445a:	bf08      	it	eq
 800445c:	2101      	moveq	r1, #1
 800445e:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8004462:	f804 1f01 	strb.w	r1, [r4, #1]!
 8004466:	42ac      	cmp	r4, r5
 8004468:	d1fb      	bne.n	8004462 <__sccl+0x1a>
 800446a:	b913      	cbnz	r3, 8004472 <__sccl+0x2a>
 800446c:	3a01      	subs	r2, #1
 800446e:	4610      	mov	r0, r2
 8004470:	bd70      	pop	{r4, r5, r6, pc}
 8004472:	f081 0401 	eor.w	r4, r1, #1
 8004476:	54c4      	strb	r4, [r0, r3]
 8004478:	1c51      	adds	r1, r2, #1
 800447a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800447e:	1e4e      	subs	r6, r1, #1
 8004480:	2d2d      	cmp	r5, #45	; 0x2d
 8004482:	460a      	mov	r2, r1
 8004484:	d006      	beq.n	8004494 <__sccl+0x4c>
 8004486:	2d5d      	cmp	r5, #93	; 0x5d
 8004488:	d0f1      	beq.n	800446e <__sccl+0x26>
 800448a:	b90d      	cbnz	r5, 8004490 <__sccl+0x48>
 800448c:	4632      	mov	r2, r6
 800448e:	e7ee      	b.n	800446e <__sccl+0x26>
 8004490:	462b      	mov	r3, r5
 8004492:	e7f0      	b.n	8004476 <__sccl+0x2e>
 8004494:	780e      	ldrb	r6, [r1, #0]
 8004496:	2e5d      	cmp	r6, #93	; 0x5d
 8004498:	d0fa      	beq.n	8004490 <__sccl+0x48>
 800449a:	42b3      	cmp	r3, r6
 800449c:	dcf8      	bgt.n	8004490 <__sccl+0x48>
 800449e:	3301      	adds	r3, #1
 80044a0:	429e      	cmp	r6, r3
 80044a2:	54c4      	strb	r4, [r0, r3]
 80044a4:	dcfb      	bgt.n	800449e <__sccl+0x56>
 80044a6:	3102      	adds	r1, #2
 80044a8:	e7e7      	b.n	800447a <__sccl+0x32>

080044aa <_strtol_l.isra.0>:
 80044aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044ae:	4680      	mov	r8, r0
 80044b0:	4689      	mov	r9, r1
 80044b2:	4692      	mov	sl, r2
 80044b4:	461e      	mov	r6, r3
 80044b6:	460f      	mov	r7, r1
 80044b8:	463d      	mov	r5, r7
 80044ba:	9808      	ldr	r0, [sp, #32]
 80044bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80044c0:	f7ff f836 	bl	8003530 <__locale_ctype_ptr_l>
 80044c4:	4420      	add	r0, r4
 80044c6:	7843      	ldrb	r3, [r0, #1]
 80044c8:	f013 0308 	ands.w	r3, r3, #8
 80044cc:	d132      	bne.n	8004534 <_strtol_l.isra.0+0x8a>
 80044ce:	2c2d      	cmp	r4, #45	; 0x2d
 80044d0:	d132      	bne.n	8004538 <_strtol_l.isra.0+0x8e>
 80044d2:	2201      	movs	r2, #1
 80044d4:	787c      	ldrb	r4, [r7, #1]
 80044d6:	1cbd      	adds	r5, r7, #2
 80044d8:	2e00      	cmp	r6, #0
 80044da:	d05d      	beq.n	8004598 <_strtol_l.isra.0+0xee>
 80044dc:	2e10      	cmp	r6, #16
 80044de:	d109      	bne.n	80044f4 <_strtol_l.isra.0+0x4a>
 80044e0:	2c30      	cmp	r4, #48	; 0x30
 80044e2:	d107      	bne.n	80044f4 <_strtol_l.isra.0+0x4a>
 80044e4:	782b      	ldrb	r3, [r5, #0]
 80044e6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80044ea:	2b58      	cmp	r3, #88	; 0x58
 80044ec:	d14f      	bne.n	800458e <_strtol_l.isra.0+0xe4>
 80044ee:	2610      	movs	r6, #16
 80044f0:	786c      	ldrb	r4, [r5, #1]
 80044f2:	3502      	adds	r5, #2
 80044f4:	2a00      	cmp	r2, #0
 80044f6:	bf14      	ite	ne
 80044f8:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80044fc:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004500:	2700      	movs	r7, #0
 8004502:	fbb1 fcf6 	udiv	ip, r1, r6
 8004506:	4638      	mov	r0, r7
 8004508:	fb06 1e1c 	mls	lr, r6, ip, r1
 800450c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004510:	2b09      	cmp	r3, #9
 8004512:	d817      	bhi.n	8004544 <_strtol_l.isra.0+0x9a>
 8004514:	461c      	mov	r4, r3
 8004516:	42a6      	cmp	r6, r4
 8004518:	dd23      	ble.n	8004562 <_strtol_l.isra.0+0xb8>
 800451a:	1c7b      	adds	r3, r7, #1
 800451c:	d007      	beq.n	800452e <_strtol_l.isra.0+0x84>
 800451e:	4584      	cmp	ip, r0
 8004520:	d31c      	bcc.n	800455c <_strtol_l.isra.0+0xb2>
 8004522:	d101      	bne.n	8004528 <_strtol_l.isra.0+0x7e>
 8004524:	45a6      	cmp	lr, r4
 8004526:	db19      	blt.n	800455c <_strtol_l.isra.0+0xb2>
 8004528:	2701      	movs	r7, #1
 800452a:	fb00 4006 	mla	r0, r0, r6, r4
 800452e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004532:	e7eb      	b.n	800450c <_strtol_l.isra.0+0x62>
 8004534:	462f      	mov	r7, r5
 8004536:	e7bf      	b.n	80044b8 <_strtol_l.isra.0+0xe>
 8004538:	2c2b      	cmp	r4, #43	; 0x2b
 800453a:	bf04      	itt	eq
 800453c:	1cbd      	addeq	r5, r7, #2
 800453e:	787c      	ldrbeq	r4, [r7, #1]
 8004540:	461a      	mov	r2, r3
 8004542:	e7c9      	b.n	80044d8 <_strtol_l.isra.0+0x2e>
 8004544:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004548:	2b19      	cmp	r3, #25
 800454a:	d801      	bhi.n	8004550 <_strtol_l.isra.0+0xa6>
 800454c:	3c37      	subs	r4, #55	; 0x37
 800454e:	e7e2      	b.n	8004516 <_strtol_l.isra.0+0x6c>
 8004550:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004554:	2b19      	cmp	r3, #25
 8004556:	d804      	bhi.n	8004562 <_strtol_l.isra.0+0xb8>
 8004558:	3c57      	subs	r4, #87	; 0x57
 800455a:	e7dc      	b.n	8004516 <_strtol_l.isra.0+0x6c>
 800455c:	f04f 37ff 	mov.w	r7, #4294967295
 8004560:	e7e5      	b.n	800452e <_strtol_l.isra.0+0x84>
 8004562:	1c7b      	adds	r3, r7, #1
 8004564:	d108      	bne.n	8004578 <_strtol_l.isra.0+0xce>
 8004566:	2322      	movs	r3, #34	; 0x22
 8004568:	4608      	mov	r0, r1
 800456a:	f8c8 3000 	str.w	r3, [r8]
 800456e:	f1ba 0f00 	cmp.w	sl, #0
 8004572:	d107      	bne.n	8004584 <_strtol_l.isra.0+0xda>
 8004574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004578:	b102      	cbz	r2, 800457c <_strtol_l.isra.0+0xd2>
 800457a:	4240      	negs	r0, r0
 800457c:	f1ba 0f00 	cmp.w	sl, #0
 8004580:	d0f8      	beq.n	8004574 <_strtol_l.isra.0+0xca>
 8004582:	b10f      	cbz	r7, 8004588 <_strtol_l.isra.0+0xde>
 8004584:	f105 39ff 	add.w	r9, r5, #4294967295
 8004588:	f8ca 9000 	str.w	r9, [sl]
 800458c:	e7f2      	b.n	8004574 <_strtol_l.isra.0+0xca>
 800458e:	2430      	movs	r4, #48	; 0x30
 8004590:	2e00      	cmp	r6, #0
 8004592:	d1af      	bne.n	80044f4 <_strtol_l.isra.0+0x4a>
 8004594:	2608      	movs	r6, #8
 8004596:	e7ad      	b.n	80044f4 <_strtol_l.isra.0+0x4a>
 8004598:	2c30      	cmp	r4, #48	; 0x30
 800459a:	d0a3      	beq.n	80044e4 <_strtol_l.isra.0+0x3a>
 800459c:	260a      	movs	r6, #10
 800459e:	e7a9      	b.n	80044f4 <_strtol_l.isra.0+0x4a>

080045a0 <_strtol_r>:
 80045a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80045a2:	4c06      	ldr	r4, [pc, #24]	; (80045bc <_strtol_r+0x1c>)
 80045a4:	4d06      	ldr	r5, [pc, #24]	; (80045c0 <_strtol_r+0x20>)
 80045a6:	6824      	ldr	r4, [r4, #0]
 80045a8:	6a24      	ldr	r4, [r4, #32]
 80045aa:	2c00      	cmp	r4, #0
 80045ac:	bf08      	it	eq
 80045ae:	462c      	moveq	r4, r5
 80045b0:	9400      	str	r4, [sp, #0]
 80045b2:	f7ff ff7a 	bl	80044aa <_strtol_l.isra.0>
 80045b6:	b003      	add	sp, #12
 80045b8:	bd30      	pop	{r4, r5, pc}
 80045ba:	bf00      	nop
 80045bc:	20000010 	.word	0x20000010
 80045c0:	200000d8 	.word	0x200000d8

080045c4 <__submore>:
 80045c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045c8:	460c      	mov	r4, r1
 80045ca:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80045cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045d0:	4299      	cmp	r1, r3
 80045d2:	d11b      	bne.n	800460c <__submore+0x48>
 80045d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80045d8:	f7fd ff24 	bl	8002424 <_malloc_r>
 80045dc:	b918      	cbnz	r0, 80045e6 <__submore+0x22>
 80045de:	f04f 30ff 	mov.w	r0, #4294967295
 80045e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045ea:	63a3      	str	r3, [r4, #56]	; 0x38
 80045ec:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80045f0:	6360      	str	r0, [r4, #52]	; 0x34
 80045f2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80045f6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80045fa:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80045fe:	7043      	strb	r3, [r0, #1]
 8004600:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004604:	7003      	strb	r3, [r0, #0]
 8004606:	6020      	str	r0, [r4, #0]
 8004608:	2000      	movs	r0, #0
 800460a:	e7ea      	b.n	80045e2 <__submore+0x1e>
 800460c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800460e:	0077      	lsls	r7, r6, #1
 8004610:	463a      	mov	r2, r7
 8004612:	f7ff fbf0 	bl	8003df6 <_realloc_r>
 8004616:	4605      	mov	r5, r0
 8004618:	2800      	cmp	r0, #0
 800461a:	d0e0      	beq.n	80045de <__submore+0x1a>
 800461c:	eb00 0806 	add.w	r8, r0, r6
 8004620:	4601      	mov	r1, r0
 8004622:	4632      	mov	r2, r6
 8004624:	4640      	mov	r0, r8
 8004626:	f7ff fbc2 	bl	8003dae <memcpy>
 800462a:	f8c4 8000 	str.w	r8, [r4]
 800462e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8004632:	e7e9      	b.n	8004608 <__submore+0x44>

08004634 <_malloc_usable_size_r>:
 8004634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004638:	1f18      	subs	r0, r3, #4
 800463a:	2b00      	cmp	r3, #0
 800463c:	bfbc      	itt	lt
 800463e:	580b      	ldrlt	r3, [r1, r0]
 8004640:	18c0      	addlt	r0, r0, r3
 8004642:	4770      	bx	lr

08004644 <_gettimeofday>:
 8004644:	2258      	movs	r2, #88	; 0x58
 8004646:	4b02      	ldr	r3, [pc, #8]	; (8004650 <_gettimeofday+0xc>)
 8004648:	f04f 30ff 	mov.w	r0, #4294967295
 800464c:	601a      	str	r2, [r3, #0]
 800464e:	4770      	bx	lr
 8004650:	200002c8 	.word	0x200002c8

08004654 <_init>:
 8004654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004656:	bf00      	nop
 8004658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800465a:	bc08      	pop	{r3}
 800465c:	469e      	mov	lr, r3
 800465e:	4770      	bx	lr

08004660 <_fini>:
 8004660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004662:	bf00      	nop
 8004664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004666:	bc08      	pop	{r3}
 8004668:	469e      	mov	lr, r3
 800466a:	4770      	bx	lr
