#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x139b640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x139b7d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1393880 .functor NOT 1, L_0x13cb870, C4<0>, C4<0>, C4<0>;
L_0x13cb5d0 .functor XOR 1, L_0x13cb490, L_0x13cb530, C4<0>, C4<0>;
L_0x13cb760 .functor XOR 1, L_0x13cb5d0, L_0x13cb690, C4<0>, C4<0>;
v0x13c8900_0 .net *"_ivl_10", 0 0, L_0x13cb690;  1 drivers
v0x13c8a00_0 .net *"_ivl_12", 0 0, L_0x13cb760;  1 drivers
v0x13c8ae0_0 .net *"_ivl_2", 0 0, L_0x13cb3f0;  1 drivers
v0x13c8ba0_0 .net *"_ivl_4", 0 0, L_0x13cb490;  1 drivers
v0x13c8c80_0 .net *"_ivl_6", 0 0, L_0x13cb530;  1 drivers
v0x13c8db0_0 .net *"_ivl_8", 0 0, L_0x13cb5d0;  1 drivers
v0x13c8e90_0 .var "clk", 0 0;
v0x13c8f30_0 .net "f_dut", 0 0, L_0x13cb2e0;  1 drivers
v0x13c8fd0_0 .net "f_ref", 0 0, L_0x13ca0b0;  1 drivers
v0x13c9070_0 .var/2u "stats1", 159 0;
v0x13c9110_0 .var/2u "strobe", 0 0;
v0x13c91b0_0 .net "tb_match", 0 0, L_0x13cb870;  1 drivers
v0x13c9270_0 .net "tb_mismatch", 0 0, L_0x1393880;  1 drivers
v0x13c9330_0 .net "wavedrom_enable", 0 0, v0x13c7080_0;  1 drivers
v0x13c93d0_0 .net "wavedrom_title", 511 0, v0x13c7140_0;  1 drivers
v0x13c94a0_0 .net "x1", 0 0, v0x13c7200_0;  1 drivers
v0x13c9540_0 .net "x2", 0 0, v0x13c72a0_0;  1 drivers
v0x13c96f0_0 .net "x3", 0 0, v0x13c7390_0;  1 drivers
L_0x13cb3f0 .concat [ 1 0 0 0], L_0x13ca0b0;
L_0x13cb490 .concat [ 1 0 0 0], L_0x13ca0b0;
L_0x13cb530 .concat [ 1 0 0 0], L_0x13cb2e0;
L_0x13cb690 .concat [ 1 0 0 0], L_0x13ca0b0;
L_0x13cb870 .cmp/eeq 1, L_0x13cb3f0, L_0x13cb760;
S_0x139b960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x139b7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1387e70 .functor NOT 1, v0x13c7390_0, C4<0>, C4<0>, C4<0>;
L_0x139c080 .functor AND 1, L_0x1387e70, v0x13c72a0_0, C4<1>, C4<1>;
L_0x13938f0 .functor NOT 1, v0x13c7200_0, C4<0>, C4<0>, C4<0>;
L_0x13c9990 .functor AND 1, L_0x139c080, L_0x13938f0, C4<1>, C4<1>;
L_0x13c9a60 .functor NOT 1, v0x13c7390_0, C4<0>, C4<0>, C4<0>;
L_0x13c9ad0 .functor AND 1, L_0x13c9a60, v0x13c72a0_0, C4<1>, C4<1>;
L_0x13c9b80 .functor AND 1, L_0x13c9ad0, v0x13c7200_0, C4<1>, C4<1>;
L_0x13c9c40 .functor OR 1, L_0x13c9990, L_0x13c9b80, C4<0>, C4<0>;
L_0x13c9da0 .functor NOT 1, v0x13c72a0_0, C4<0>, C4<0>, C4<0>;
L_0x13c9e10 .functor AND 1, v0x13c7390_0, L_0x13c9da0, C4<1>, C4<1>;
L_0x13c9f30 .functor AND 1, L_0x13c9e10, v0x13c7200_0, C4<1>, C4<1>;
L_0x13c9fa0 .functor OR 1, L_0x13c9c40, L_0x13c9f30, C4<0>, C4<0>;
L_0x13ca120 .functor AND 1, v0x13c7390_0, v0x13c72a0_0, C4<1>, C4<1>;
L_0x13ca190 .functor AND 1, L_0x13ca120, v0x13c7200_0, C4<1>, C4<1>;
L_0x13ca0b0 .functor OR 1, L_0x13c9fa0, L_0x13ca190, C4<0>, C4<0>;
v0x1393af0_0 .net *"_ivl_0", 0 0, L_0x1387e70;  1 drivers
v0x1393b90_0 .net *"_ivl_10", 0 0, L_0x13c9ad0;  1 drivers
v0x1387ee0_0 .net *"_ivl_12", 0 0, L_0x13c9b80;  1 drivers
v0x13c59e0_0 .net *"_ivl_14", 0 0, L_0x13c9c40;  1 drivers
v0x13c5ac0_0 .net *"_ivl_16", 0 0, L_0x13c9da0;  1 drivers
v0x13c5bf0_0 .net *"_ivl_18", 0 0, L_0x13c9e10;  1 drivers
v0x13c5cd0_0 .net *"_ivl_2", 0 0, L_0x139c080;  1 drivers
v0x13c5db0_0 .net *"_ivl_20", 0 0, L_0x13c9f30;  1 drivers
v0x13c5e90_0 .net *"_ivl_22", 0 0, L_0x13c9fa0;  1 drivers
v0x13c6000_0 .net *"_ivl_24", 0 0, L_0x13ca120;  1 drivers
v0x13c60e0_0 .net *"_ivl_26", 0 0, L_0x13ca190;  1 drivers
v0x13c61c0_0 .net *"_ivl_4", 0 0, L_0x13938f0;  1 drivers
v0x13c62a0_0 .net *"_ivl_6", 0 0, L_0x13c9990;  1 drivers
v0x13c6380_0 .net *"_ivl_8", 0 0, L_0x13c9a60;  1 drivers
v0x13c6460_0 .net "f", 0 0, L_0x13ca0b0;  alias, 1 drivers
v0x13c6520_0 .net "x1", 0 0, v0x13c7200_0;  alias, 1 drivers
v0x13c65e0_0 .net "x2", 0 0, v0x13c72a0_0;  alias, 1 drivers
v0x13c66a0_0 .net "x3", 0 0, v0x13c7390_0;  alias, 1 drivers
S_0x13c67e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x139b7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x13c6fc0_0 .net "clk", 0 0, v0x13c8e90_0;  1 drivers
v0x13c7080_0 .var "wavedrom_enable", 0 0;
v0x13c7140_0 .var "wavedrom_title", 511 0;
v0x13c7200_0 .var "x1", 0 0;
v0x13c72a0_0 .var "x2", 0 0;
v0x13c7390_0 .var "x3", 0 0;
E_0x1396520/0 .event negedge, v0x13c6fc0_0;
E_0x1396520/1 .event posedge, v0x13c6fc0_0;
E_0x1396520 .event/or E_0x1396520/0, E_0x1396520/1;
E_0x13962b0 .event negedge, v0x13c6fc0_0;
E_0x13819f0 .event posedge, v0x13c6fc0_0;
S_0x13c6ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x13c67e0;
 .timescale -12 -12;
v0x13c6cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13c6dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x13c67e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13c7490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x139b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x13ca570 .functor AND 1, L_0x13ca3c0, v0x13c72a0_0, C4<1>, C4<1>;
L_0x13ca8f0 .functor AND 1, L_0x13ca570, L_0x13ca740, C4<1>, C4<1>;
L_0x13caaa0 .functor AND 1, L_0x13caa00, v0x13c72a0_0, C4<1>, C4<1>;
L_0x13cab60 .functor AND 1, L_0x13caaa0, v0x13c7200_0, C4<1>, C4<1>;
L_0x13cac50 .functor OR 1, L_0x13ca8f0, L_0x13cab60, C4<0>, C4<0>;
L_0x13cae30 .functor AND 1, v0x13c7390_0, L_0x13cad60, C4<1>, C4<1>;
L_0x13caf30 .functor AND 1, L_0x13cae30, v0x13c7200_0, C4<1>, C4<1>;
L_0x13caff0 .functor OR 1, L_0x13cac50, L_0x13caf30, C4<0>, C4<0>;
L_0x13cb150 .functor AND 1, v0x13c7390_0, v0x13c72a0_0, C4<1>, C4<1>;
L_0x13cb1c0 .functor AND 1, L_0x13cb150, v0x13c7200_0, C4<1>, C4<1>;
L_0x13cb2e0 .functor OR 1, L_0x13caff0, L_0x13cb1c0, C4<0>, C4<0>;
v0x13c76a0_0 .net *"_ivl_1", 0 0, L_0x13ca3c0;  1 drivers
v0x13c7760_0 .net *"_ivl_11", 0 0, L_0x13caaa0;  1 drivers
v0x13c7820_0 .net *"_ivl_13", 0 0, L_0x13cab60;  1 drivers
v0x13c78f0_0 .net *"_ivl_15", 0 0, L_0x13cac50;  1 drivers
v0x13c79b0_0 .net *"_ivl_17", 0 0, L_0x13cad60;  1 drivers
v0x13c7ac0_0 .net *"_ivl_19", 0 0, L_0x13cae30;  1 drivers
v0x13c7b80_0 .net *"_ivl_21", 0 0, L_0x13caf30;  1 drivers
v0x13c7c40_0 .net *"_ivl_23", 0 0, L_0x13caff0;  1 drivers
v0x13c7d00_0 .net *"_ivl_25", 0 0, L_0x13cb150;  1 drivers
v0x13c7e50_0 .net *"_ivl_27", 0 0, L_0x13cb1c0;  1 drivers
v0x13c7f10_0 .net *"_ivl_3", 0 0, L_0x13ca570;  1 drivers
v0x13c7fd0_0 .net *"_ivl_5", 0 0, L_0x13ca740;  1 drivers
v0x13c8090_0 .net *"_ivl_7", 0 0, L_0x13ca8f0;  1 drivers
v0x13c8150_0 .net *"_ivl_9", 0 0, L_0x13caa00;  1 drivers
v0x13c8210_0 .net "f", 0 0, L_0x13cb2e0;  alias, 1 drivers
v0x13c82d0_0 .net "x1", 0 0, v0x13c7200_0;  alias, 1 drivers
v0x13c8370_0 .net "x2", 0 0, v0x13c72a0_0;  alias, 1 drivers
v0x13c8570_0 .net "x3", 0 0, v0x13c7390_0;  alias, 1 drivers
L_0x13ca3c0 .reduce/nor v0x13c7390_0;
L_0x13ca740 .reduce/nor v0x13c7200_0;
L_0x13caa00 .reduce/nor v0x13c7390_0;
L_0x13cad60 .reduce/nor v0x13c72a0_0;
S_0x13c86e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x139b7d0;
 .timescale -12 -12;
E_0x1396770 .event anyedge, v0x13c9110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13c9110_0;
    %nor/r;
    %assign/vec4 v0x13c9110_0, 0;
    %wait E_0x1396770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13c67e0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x13c7200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c72a0_0, 0;
    %assign/vec4 v0x13c7390_0, 0;
    %wait E_0x13962b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13819f0;
    %load/vec4 v0x13c7390_0;
    %load/vec4 v0x13c72a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c7200_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x13c7200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c72a0_0, 0;
    %assign/vec4 v0x13c7390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x13962b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13c6dc0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1396520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x13c7200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13c72a0_0, 0;
    %assign/vec4 v0x13c7390_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x139b7d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c8e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c9110_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x139b7d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13c8e90_0;
    %inv;
    %store/vec4 v0x13c8e90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x139b7d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13c6fc0_0, v0x13c9270_0, v0x13c96f0_0, v0x13c9540_0, v0x13c94a0_0, v0x13c8fd0_0, v0x13c8f30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x139b7d0;
T_7 ;
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x139b7d0;
T_8 ;
    %wait E_0x1396520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c9070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c9070_0, 4, 32;
    %load/vec4 v0x13c91b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c9070_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c9070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c9070_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13c8fd0_0;
    %load/vec4 v0x13c8fd0_0;
    %load/vec4 v0x13c8f30_0;
    %xor;
    %load/vec4 v0x13c8fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c9070_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13c9070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c9070_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/truthtable1/iter0/response3/top_module.sv";
