library ieee;
use ieee.std_logic_1164.all;
use IEEE.numeric_std.ALL;

entity cacheline is
port(
	addr : in std_logic_vector(23 downto 0)