// Seed: 390569804
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  always begin
    id_0 = 1;
    id_0 = 1;
  end
endmodule
