<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix build	warnings
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-November/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v2%5D%20can%3A%20Topcliff%3A%20PCH_CAN%20driver%3A%20Fix%20build%0A%09warnings&In-Reply-To=%3C004a01cb825a%243a8bd060%2466f8800a%40maildom.okisemi.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004941.html">
   <LINK REL="Next"  HREF="004943.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix build	warnings</H1>
    <B>Tomoya MORINAGA</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v2%5D%20can%3A%20Topcliff%3A%20PCH_CAN%20driver%3A%20Fix%20build%0A%09warnings&In-Reply-To=%3C004a01cb825a%243a8bd060%2466f8800a%40maildom.okisemi.com%3E"
       TITLE="[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix build	warnings">tomoya-linux at dsn.okisemi.com
       </A><BR>
    <I>Fri Nov 12 12:10:32 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004941.html">[PATCH 4/10] Fix leaking of kernel heap addresses in net/
</A></li>
        <LI>Next message: <A HREF="004943.html">[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix build	warnings
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4942">[ date ]</a>
              <a href="thread.html#4942">[ thread ]</a>
              <a href="subject.html#4942">[ subject ]</a>
              <a href="author.html#4942">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Saturday, October 30, 2010 4:32 AM, Wolfgang Grandegger wrote :

Sorry, for my late.

&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +#define PCH_RX_OK 0x00000010
</I>&gt;<i> &gt;&gt; +#define PCH_TX_OK 0x00000008
</I>&gt;<i> &gt;&gt; +#define PCH_BUS_OFF 0x00000080
</I>&gt;<i> &gt;&gt; +#define PCH_EWARN 0x00000040
</I>&gt;<i> &gt;&gt; +#define PCH_EPASSIV 0x00000020
</I>&gt;<i> &gt;&gt; +#define PCH_LEC0 0x00000001
</I>&gt;<i> &gt;&gt; +#define PCH_LEC1 0x00000002
</I>&gt;<i> &gt;&gt; +#define PCH_LEC2 0x00000004
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; These are just single set bit, please use BIT()
</I>&gt;<i> &gt; Consider adding the name of the corresponding register to the define's
</I>&gt;<i> &gt; name.
</I>
I agree.

&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; +#define PCH_LEC_ALL (PCH_LEC0 | PCH_LEC1 | PCH_LEC2)
</I>&gt;<i> &gt;&gt; +#define PCH_STUF_ERR PCH_LEC0
</I>&gt;<i> &gt;&gt; +#define PCH_FORM_ERR PCH_LEC1
</I>&gt;<i> &gt;&gt; +#define PCH_ACK_ERR (PCH_LEC0 | PCH_LEC1)
</I>&gt;<i> &gt;&gt; +#define PCH_BIT1_ERR PCH_LEC2
</I>&gt;<i> &gt;&gt; +#define PCH_BIT0_ERR (PCH_LEC0 | PCH_LEC2)
</I>&gt;<i> &gt;&gt; +#define PCH_CRC_ERR (PCH_LEC1 | PCH_LEC2)
</I>&gt;<i> 
</I>&gt;<i> This is an enumeration:
</I>&gt;<i> 
</I>&gt;<i> enum {
</I>&gt;<i> PCH_STUF_ERR = 1,
</I>&gt;<i> PCH_FORM_ERR,
</I>&gt;<i> PCH_ACK_ERR,
</I>&gt;<i> PCH_BIT1_ERR;
</I>&gt;<i> PCH_BIT0_ERR,
</I>&gt;<i> PCH_CRC_ERR,
</I>&gt;<i> PCH_LEC_ALL;
</I>&gt;<i> }
</I>
No, 
LEC is for bit assignment.
Thus, &quot;enum&quot; can't be used.


&gt;<i> &gt;&gt; +#define PCH_FIFO_THRESH 16
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +enum pch_can_mode {
</I>&gt;<i> &gt;&gt; + PCH_CAN_ENABLE,
</I>&gt;<i> &gt;&gt; + PCH_CAN_DISABLE,
</I>&gt;<i> &gt;&gt; + PCH_CAN_ALL,
</I>&gt;<i> &gt;&gt; + PCH_CAN_NONE,
</I>&gt;<i> &gt;&gt; + PCH_CAN_STOP,
</I>&gt;<i> &gt;&gt; + PCH_CAN_RUN,
</I>&gt;<i> &gt;&gt; +};
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +struct pch_can_regs {
</I>&gt;<i> &gt;&gt; + u32 cont;
</I>&gt;<i> &gt;&gt; + u32 stat;
</I>&gt;<i> &gt;&gt; + u32 errc;
</I>&gt;<i> &gt;&gt; + u32 bitt;
</I>&gt;<i> &gt;&gt; + u32 intr;
</I>&gt;<i> &gt;&gt; + u32 opt;
</I>&gt;<i> &gt;&gt; + u32 brpe;
</I>&gt;<i> &gt;&gt; + u32 reserve1;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; VVVV
</I>&gt;<i> &gt;&gt; + u32 if1_creq;
</I>&gt;<i> &gt;&gt; + u32 if1_cmask;
</I>&gt;<i> &gt;&gt; + u32 if1_mask1;
</I>&gt;<i> &gt;&gt; + u32 if1_mask2;
</I>&gt;<i> &gt;&gt; + u32 if1_id1;
</I>&gt;<i> &gt;&gt; + u32 if1_id2;
</I>&gt;<i> &gt;&gt; + u32 if1_mcont;
</I>&gt;<i> &gt;&gt; + u32 if1_dataa1;
</I>&gt;<i> &gt;&gt; + u32 if1_dataa2;
</I>&gt;<i> &gt;&gt; + u32 if1_datab1;
</I>&gt;<i> &gt;&gt; + u32 if1_datab2;
</I>&gt;<i> &gt; ^^^^
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; these registers and....
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; + u32 reserve2;
</I>&gt;<i> &gt;&gt; + u32 reserve3[12];
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; ...and these
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; VVVV
</I>&gt;<i> &gt;&gt; + u32 if2_creq;
</I>&gt;<i> &gt;&gt; + u32 if2_cmask;
</I>&gt;<i> &gt;&gt; + u32 if2_mask1;
</I>&gt;<i> &gt;&gt; + u32 if2_mask2;
</I>&gt;<i> &gt;&gt; + u32 if2_id1;
</I>&gt;<i> &gt;&gt; + u32 if2_id2;
</I>&gt;<i> &gt;&gt; + u32 if2_mcont;
</I>&gt;<i> &gt;&gt; + u32 if2_dataa1;
</I>&gt;<i> &gt;&gt; + u32 if2_dataa2;
</I>&gt;<i> &gt;&gt; + u32 if2_datab1;
</I>&gt;<i> &gt;&gt; + u32 if2_datab2;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; ^^^^
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; ...are identical. I suggest to make a struct defining a complete
</I>&gt;<i> &gt; &quot;Message Interface Register Set&quot;. If you include the correct number of
</I>&gt;<i> &gt; reserved bytes in the struct, you can have an array of two of these
</I>&gt;<i> &gt; structs in the struct pch_can_regs.
</I>&gt;<i> 
</I>&gt;<i> Yep, that would be nice. Using it consequently would also allow to
</I>&gt;<i> remove duplicated code efficiently. I will name it &quot;struct pch_can_if&quot;
</I>&gt;<i> for latter references.
</I>
I will modify like above.

&gt;<i> 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; + u32 reserve4;
</I>&gt;<i> &gt;&gt; + u32 reserve5[20];
</I>&gt;<i> &gt;&gt; + u32 treq1;
</I>&gt;<i> &gt;&gt; + u32 treq2;
</I>&gt;<i> &gt;&gt; + u32 reserve6[2];
</I>&gt;<i> &gt;&gt; + u32 reserve7[56];
</I>&gt;<i> &gt;&gt; + u32 reserve8[3];
</I>&gt;<i> 
</I>&gt;<i> Why not just one reserveX ?
</I>
I will modify to a reserveX.

&gt;<i> 
</I>&gt;<i> &gt;&gt; + u32 srst;
</I>&gt;<i> &gt;&gt; +};
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +struct pch_can_priv {
</I>&gt;<i> &gt;&gt; + struct can_priv can;
</I>&gt;<i> &gt;&gt; + struct pci_dev *dev;
</I>&gt;<i> &gt;&gt; + unsigned int tx_enable[MAX_MSG_OBJ];
</I>&gt;<i> &gt;&gt; + unsigned int rx_enable[MAX_MSG_OBJ];
</I>&gt;<i> &gt;&gt; + unsigned int rx_link[MAX_MSG_OBJ];
</I>&gt;<i> &gt;&gt; + unsigned int int_enables;
</I>&gt;<i> &gt;&gt; + unsigned int int_stat;
</I>&gt;<i> &gt;&gt; + struct net_device *ndev;
</I>&gt;<i> &gt;&gt; + spinlock_t msgif_reg_lock; /* Message Interface Registers Access Lock*/
</I>&gt;<i> &gt;                                                                             ^^^
</I>&gt;<i> &gt; please add a whitespace
</I>
I will modify.


&gt;<i> &gt; 
</I>&gt;<i> &gt; IMHO the function name is missleading, if I understand the code
</I>&gt;<i> &gt; correctly, this functions triggers the transmission of the message.
</I>&gt;<i> &gt; After this it checks for busy, but 
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; +static void pch_can_check_if_busy(u32 __iomem *creq_addr, u32 num)
</I>&gt;<i> &gt;                                      ^^^^
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; that should probaby be a void
</I>&gt;<i> 
</I>&gt;<i> With separate structs for if1 and i2, a pointer to the relevant &quot;struct
</I>&gt;<i> pch_can_if&quot; could be passed instead.
</I>
I will modify

&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if (set == 1) {
</I>&gt;<i> &gt;&gt; + /* Setting the MsgVal and RxIE bits */
</I>&gt;<i> &gt;&gt; + pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_mcont, CAN_IF_MCONT_RXIE);
</I>&gt;<i> &gt;&gt; + pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_id2, CAN_ID_MSGVAL);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + } else if (set == 0) {
</I>&gt;<i> &gt;&gt; + /* Resetting the MsgVal and RxIE bits */
</I>&gt;<i> &gt;&gt; + pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont, CAN_IF_MCONT_RXIE);
</I>&gt;<i> &gt;&gt; + pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_id2, CAN_ID_MSGVAL);
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> 
</I>&gt;<i> Why not just?
</I>&gt;<i> 
</I>&gt;<i> if (set)
</I>&gt;<i> else
</I>
I will modify.


&gt;<i> &gt;&gt; +static void pch_can_set_tx_enable(struct pch_can_priv *priv, u32 buff_num,
</I>&gt;<i> &gt;&gt; + u32 set)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + unsigned long flags;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; + /* Reading the Msg buffer from Message RAM to Interface2 registers. */
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, buff_num);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Setting the IF2CMASK register for accessing the
</I>&gt;<i> &gt;&gt; + MsgVal and TxIE bits */
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RDWR | CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;<i> &gt;&gt; + &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if (set == 1) {
</I>&gt;<i> &gt;&gt; + /* Setting the MsgVal and TxIE bits */
</I>&gt;<i> &gt;&gt; + pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_mcont, CAN_IF_MCONT_TXIE);
</I>&gt;<i> &gt;&gt; + pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id2, CAN_ID_MSGVAL);
</I>&gt;<i> &gt;&gt; + } else if (set == 0) {
</I>&gt;<i> &gt;&gt; + /* Resetting the MsgVal and TxIE bits. */
</I>&gt;<i> &gt;&gt; + pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_mcont, CAN_IF_MCONT_TXIE);
</I>&gt;<i> &gt;&gt; + pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_id2, CAN_ID_MSGVAL);
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, buff_num);
</I>&gt;<i> &gt;&gt; + spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> 
</I>&gt;<i> That function is almost identical to pch_can_set_rx_enable. Just if2 is
</I>&gt;<i> used instead of if1 and CAN_IF_MCONT_TXIE instead of CAN_IF_MCONT_RXIE.
</I>&gt;<i> With separate &quot;struct  pch_can_if&quot; for if1 and if2, it could be handled
</I>&gt;<i> by a common function.
</I>
I will modify.

&gt;<i> 
</I>&gt;<i> &gt;&gt; +static void pch_can_tx_enable_all(struct pch_can_priv *priv)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + int i;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Traversing to obtain the object configured as transmit object. */
</I>&gt;<i> &gt;&gt; + for (i = PCH_RX_OBJ_NUM + 1; i &lt;= PCH_OBJ_NUM; i++)
</I>&gt;<i> &gt;&gt; + pch_can_set_tx_enable(priv, i, 1);
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static void pch_can_tx_disable_all(struct pch_can_priv *priv)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + int i;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Traversing to obtain the object configured as transmit object. */
</I>&gt;<i> &gt;&gt; + for (i = PCH_RX_OBJ_NUM + 1; i &lt;= PCH_OBJ_NUM; i++)
</I>&gt;<i> &gt;&gt; + pch_can_set_tx_enable(priv, i, 0);
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> 
</I>&gt;<i> I think there is no need for separate functions for enable and disable.
</I>&gt;<i> Just pass &quot;enable&quot; 0 or 1 like you do with &quot;set&quot; above.
</I>
I will modify

&gt;<i> 
</I>&gt;<i> &gt;&gt; +static int pch_can_int_pending(struct pch_can_priv *priv)
</I>&gt;<i> &gt;           ^^^
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; make it u32 as it returns a register value, or a u16 as you only use
</I>&gt;<i> &gt; the 16 lower bits.
</I>
I will modify.

&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + return ioread32(&amp;priv-&gt;regs-&gt;intr) &amp; 0xffff;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static void pch_can_clear_buffers(struct pch_can_priv *priv)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + int i; /* Msg Obj ID (1~32) */
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + for (i = 1; i &lt;= PCH_RX_OBJ_NUM; i++) {
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; IMHO the readability would be improved if you define something like
</I>&gt;<i> &gt; PCH_RX_OBJ_START and PCH_RX_OBJ_END.
</I>
I will modify.


&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RX_TX_SET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> &gt;&gt; + iowrite32(0xffff, &amp;priv-&gt;regs-&gt;if1_mask1);
</I>&gt;<i> &gt;&gt; + iowrite32(0xffff, &amp;priv-&gt;regs-&gt;if1_mask2);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_id1);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_id2);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_mcont);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_dataa1);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_dataa2);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_datab1);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_datab2);
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RDWR | CAN_CMASK_MASK |
</I>&gt;<i> &gt;&gt; +   CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;<i> &gt;&gt; +   &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, i);
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + for (i = PCH_RX_OBJ_NUM + 1; i &lt;= PCH_OBJ_NUM; i++) {
</I>&gt;<i> &gt;                  ^^^^^^^^^^^^^^^^^^
</I>&gt;<i> &gt; dito for TX objects
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RX_TX_SET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> &gt;&gt; + iowrite32(0xffff, &amp;priv-&gt;regs-&gt;if2_mask1);
</I>&gt;<i> &gt;&gt; + iowrite32(0xffff, &amp;priv-&gt;regs-&gt;if2_mask2);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_id1);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_id2);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_mcont);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_dataa1);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_dataa2);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_datab1);
</I>&gt;<i> &gt;&gt; + iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_datab2);
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RDWR | CAN_CMASK_MASK | CAN_CMASK_ARB |
</I>&gt;<i> &gt;&gt; +   CAN_CMASK_CTRL, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, i);
</I>&gt;<i> 
</I>&gt;<i> This is almost the same code as above, just if2 instead of if1. With
</I>&gt;<i> separate &quot;struct  pch_can_if&quot; for if1 and i2, it could be handled by a
</I>&gt;<i> common function.
</I>
I will modify.

&gt;<i> 
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static void pch_can_config_rx_tx_buffers(struct pch_can_priv *priv)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + int i;
</I>&gt;<i> &gt;&gt; + unsigned long flags;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + for (i = 1; i &lt;= PCH_RX_OBJ_NUM; i++) {
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, i);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; If I understand the code correctly, the about function triggers a
</I>&gt;<i> &gt; transfer. Why do you first trigger a transfer, then set the message contents....
</I>
For read-modify-write.


&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if (status &amp; PCH_LEC_ALL) {
</I>&gt;<i> &gt;&gt; + priv-&gt;can.can_stats.bus_error++;
</I>&gt;<i> &gt;&gt; + stats-&gt;rx_errors++;
</I>&gt;<i> &gt;&gt; + switch (status &amp; PCH_LEC_ALL) {
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; I suggest to convert to a if-bit-set because there might be more than
</I>&gt;<i> &gt; one bit set.
</I>&gt;<i> 
</I>&gt;<i> Marc, what do you mean here. It's an enumeraton. Maybe the following
</I>&gt;<i> code is more clear:
</I>&gt;<i> 
</I>&gt;<i> lec = status &amp; PCH_LEC_ALL;
</I>&gt;<i> if (lec &gt; 0) {
</I>&gt;<i> switch (lec) {
</I>
No.
LEC is not enum.


&gt;<i> 
</I>&gt;<i> &gt;&gt; + case PCH_STUF_ERR:
</I>&gt;<i> &gt;&gt; + cf-&gt;data[2] |= CAN_ERR_PROT_STUFF;
</I>&gt;<i> &gt;&gt; + break;
</I>&gt;<i> &gt;&gt; + case PCH_FORM_ERR:
</I>&gt;<i> &gt;&gt; + cf-&gt;data[2] |= CAN_ERR_PROT_FORM;
</I>&gt;<i> &gt;&gt; + break;
</I>&gt;<i> &gt;&gt; + case PCH_ACK_ERR:
</I>&gt;<i> &gt;&gt; + cf-&gt;data[2] |= CAN_ERR_PROT_LOC_ACK |
</I>&gt;<i> &gt;&gt; +        CAN_ERR_PROT_LOC_ACK_DEL;
</I>&gt;<i> 
</I>&gt;<i> Could you check what that type of bus error that is? Usually it's a ack
</I>&gt;<i> lost error.
</I>
I will modify.
BTW, I can see ti_hecc also has the above the same code.

&gt;<i> 
</I>&gt;<i> &gt;&gt; + break;
</I>&gt;<i> &gt;&gt; + case PCH_BIT1_ERR:
</I>&gt;<i> &gt;&gt; + case PCH_BIT0_ERR:
</I>&gt;<i> &gt;&gt; + cf-&gt;data[2] |= CAN_ERR_PROT_BIT;
</I>&gt;<i> &gt;&gt; + break;
</I>&gt;<i> &gt;&gt; + case PCH_CRC_ERR:
</I>&gt;<i> &gt;&gt; + cf-&gt;data[2] |= CAN_ERR_PROT_LOC_CRC_SEQ |
</I>&gt;<i> &gt;&gt; +        CAN_ERR_PROT_LOC_CRC_DEL;
</I>&gt;<i> &gt;&gt; + break;
</I>&gt;<i> &gt;&gt; + default:
</I>&gt;<i> &gt;&gt; + iowrite32(status | PCH_LEC_ALL, &amp;priv-&gt;regs-&gt;stat);
</I>&gt;<i> &gt;&gt; + break;
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> 
</I>&gt;<i> Also, could you please add the TEC and REC:
</I>&gt;<i> 
</I>&gt;<i> cf-&gt;data[6] = ioread32(&amp;priv-&gt;regs-&gt;errc) &amp; CAN_TEC;
</I>&gt;<i> cf-&gt;data[7] = (ioread32(&amp;priv-&gt;regs-&gt;errc) &amp; CAN_REC) &gt;&gt; 8;
</I>
I will add.
But I couldn't find 

&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static int pch_can_rx_msg_lost(struct net_device *ndev, int obj_id)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + struct pch_can_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt;&gt; + struct net_device_stats *stats = &amp;(priv-&gt;ndev-&gt;stats);
</I>&gt;<i> &gt;&gt; + struct sk_buff *skb;
</I>&gt;<i> &gt;&gt; + struct can_frame *cf;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + dev_err(&amp;priv-&gt;ndev-&gt;dev, &quot;Msg Obj is overwritten.\n&quot;);
</I>&gt;<i> 
</I>&gt;<i> Please use dev_dbg or even remove the line above.
</I>
I will modify.


&gt;<i> 
</I>&gt;<i> &gt;&gt; + pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;<i> &gt;&gt; +   CAN_IF_MCONT_MSGLOST);
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RDWR | CAN_CMASK_CTRL,
</I>&gt;<i> &gt;&gt; +   &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, obj_id);
</I>&gt;<i> 
</I>&gt;<i> I think the if busy checks could be improved. Why do you need to wait here?
</I>
Sorry, I can' understand.
This is for clear MSGLOSG bit.

&gt;<i> 
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + skb = alloc_can_err_skb(ndev, &amp;cf);
</I>&gt;<i> &gt;&gt; + if (!skb)
</I>&gt;<i> &gt;&gt; + return -ENOMEM;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + priv-&gt;can.can_stats.error_passive++;
</I>&gt;<i> &gt;&gt; + priv-&gt;can.state = CAN_STATE_ERROR_PASSIVE;
</I>&gt;<i> 
</I>&gt;<i> Please remove the above two bogus lines.
</I>
I will remove.


&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + can_get_echo_skb(ndev, int_stat - PCH_RX_OBJ_NUM - 1);
</I>&gt;<i> &gt;&gt; + spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RX_TX_GET | CAN_CMASK_CLRINTPND,
</I>&gt;<i> &gt;&gt; +   &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> &gt;&gt; + dlc = ioread32(&amp;priv-&gt;regs-&gt;if2_mcont) &amp; CAN_IF_MCONT_DLC;
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, int_stat);
</I>&gt;<i> &gt;&gt; + spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; + if (dlc &gt; 8)
</I>&gt;<i> &gt;&gt; + dlc = 8;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; use get_can_dlc
</I>
I will use

&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; + stats-&gt;tx_bytes += dlc;
</I>&gt;<i> &gt;&gt; + stats-&gt;tx_packets++;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static int pch_can_rx_poll(struct napi_struct *napi, int quota)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + struct net_device *ndev = napi-&gt;dev;
</I>&gt;<i> &gt;&gt; + struct pch_can_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt;&gt; + u32 int_stat;
</I>&gt;<i> &gt;&gt; + int rcv_pkts = 0;
</I>&gt;<i> &gt;&gt; + u32 reg_stat;
</I>&gt;<i> &gt;&gt; + unsigned long flags;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + int_stat = pch_can_int_pending(priv);
</I>&gt;<i> &gt;&gt; + if (!int_stat)
</I>&gt;<i> &gt;&gt; + goto END;
</I>&gt;<i> 
</I>&gt;<i> Labels should be lowercase as well.
</I>
I will modify

&gt;<i> 
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if ((int_stat == CAN_STATUS_INT) &amp;&amp; (quota &gt; 0)) {
</I>&gt;<i> &gt;&gt; + reg_stat = ioread32(&amp;priv-&gt;regs-&gt;stat);
</I>&gt;<i> &gt;&gt; + if (reg_stat &amp; (PCH_BUS_OFF | PCH_LEC_ALL)) {
</I>&gt;<i> &gt;&gt; + if ((reg_stat &amp; PCH_LEC_ALL) != PCH_LEC_ALL) {
</I>&gt;<i> &gt;&gt; + pch_can_error(ndev, reg_stat);
</I>&gt;<i> &gt;&gt; + quota--;
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if (reg_stat &amp; PCH_TX_OK) {
</I>&gt;<i> &gt;&gt; + spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq,
</I>&gt;<i> &gt;&gt; +        ioread32(&amp;priv-&gt;regs-&gt;intr));
</I>&gt;<i> &gt;                                                ^^^^^^^^^^^^^^^^^^^^^^^^^^^
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; Isn't this &quot;int_stat&quot;. Might it be possilbe that regs-&gt;intr changes
</I>&gt;<i> &gt; between the pch_can_int_pending and here?
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; What should this transfer do?
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; + spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; + pch_can_bit_clear(&amp;priv-&gt;regs-&gt;stat, PCH_TX_OK);
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if (reg_stat &amp; PCH_RX_OK)
</I>&gt;<i> &gt;&gt; + pch_can_bit_clear(&amp;priv-&gt;regs-&gt;stat, PCH_RX_OK);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + int_stat = pch_can_int_pending(priv);
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if (quota == 0)
</I>&gt;<i> &gt;&gt; + goto END;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if ((int_stat &gt;= 1) &amp;&amp; (int_stat &lt;= PCH_RX_OBJ_NUM)) {
</I>&gt;<i> &gt;&gt; + spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; + rcv_pkts += pch_can_rx_normal(ndev, int_stat, quota);
</I>&gt;<i> &gt;&gt; + spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; + quota -= rcv_pkts;
</I>&gt;<i> &gt;&gt; + if (rcv_pkts &lt; 0)
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; how can this happen?
</I>
I will modify to quota.


&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; + goto END;
</I>&gt;<i> &gt;&gt; + } else if ((int_stat &gt; PCH_RX_OBJ_NUM) &amp;&amp; (int_stat &lt;= PCH_OBJ_NUM)) {
</I>&gt;<i> &gt;&gt; + /* Handle transmission interrupt */
</I>&gt;<i> &gt;&gt; + pch_can_tx_complete(ndev, int_stat);
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +END:
</I>&gt;<i> &gt;&gt; + napi_complete(napi);
</I>&gt;<i> &gt;&gt; + pch_can_set_int_enables(priv, PCH_CAN_ALL);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + return rcv_pkts;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static int pch_set_bittiming(struct net_device *ndev)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + struct pch_can_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt;&gt; + const struct can_bittiming *bt = &amp;priv-&gt;can.bittiming;
</I>&gt;<i> &gt;&gt; + u32 canbit;
</I>&gt;<i> &gt;&gt; + u32 bepe;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Setting the CCE bit for accessing the Can Timing register. */
</I>&gt;<i> &gt;&gt; + pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_CCE);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + canbit = (bt-&gt;brp - 1) &amp; MSK_BITT_BRP;
</I>&gt;<i> &gt;&gt; + canbit |= (bt-&gt;sjw - 1) &lt;&lt; BIT_BITT_SJW;
</I>&gt;<i> &gt;&gt; + canbit |= (bt-&gt;phase_seg1 + bt-&gt;prop_seg - 1) &lt;&lt; BIT_BITT_TSEG1;
</I>&gt;<i> &gt;&gt; + canbit |= (bt-&gt;phase_seg2 - 1) &lt;&lt; BIT_BITT_TSEG2;
</I>&gt;<i> &gt;&gt; + bepe = ((bt-&gt;brp - 1) &amp; MSK_BRPE_BRPE) &gt;&gt; BIT_BRPE_BRPE;
</I>&gt;<i> &gt;&gt; + iowrite32(canbit, &amp;priv-&gt;regs-&gt;bitt);
</I>&gt;<i> &gt;&gt; + iowrite32(bepe, &amp;priv-&gt;regs-&gt;brpe);
</I>&gt;<i> &gt;&gt; + pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_CCE);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + return 0;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static void pch_can_start(struct net_device *ndev)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + struct pch_can_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if (priv-&gt;can.state != CAN_STATE_STOPPED)
</I>&gt;<i> &gt;&gt; + pch_can_reset(priv);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + pch_set_bittiming(ndev);
</I>&gt;<i> &gt;&gt; + pch_can_set_optmode(priv);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + pch_can_tx_enable_all(priv);
</I>&gt;<i> &gt;&gt; + pch_can_rx_enable_all(priv);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Setting the CAN to run mode. */
</I>&gt;<i> &gt;&gt; + pch_can_set_run_mode(priv, PCH_CAN_RUN);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + return;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static int pch_can_do_set_mode(struct net_device *ndev, enum can_mode mode)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + int ret = 0;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + switch (mode) {
</I>&gt;<i> &gt;&gt; + case CAN_MODE_START:
</I>&gt;<i> &gt;&gt; + pch_can_start(ndev);
</I>&gt;<i> &gt;&gt; + netif_wake_queue(ndev);
</I>&gt;<i> &gt;&gt; + break;
</I>&gt;<i> &gt;&gt; + default:
</I>&gt;<i> &gt;&gt; + ret = -EOPNOTSUPP;
</I>&gt;<i> &gt;&gt; + break;
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + return ret;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static int pch_can_open(struct net_device *ndev)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + struct pch_can_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt;&gt; + int retval;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Regsitering the interrupt. */
</I>&gt;<i> 
</I>&gt;<i> Typo!
</I>
I will modify.

&gt;<i> 
</I>&gt;<i> &gt;&gt; + retval = request_irq(priv-&gt;dev-&gt;irq, pch_can_interrupt, IRQF_SHARED,
</I>&gt;<i> &gt;&gt; +      ndev-&gt;name, ndev);
</I>&gt;<i> &gt;&gt; + if (retval) {
</I>&gt;<i> &gt;&gt; + dev_err(&amp;ndev-&gt;dev, &quot;request_irq failed.\n&quot;);
</I>&gt;<i> &gt;&gt; + goto req_irq_err;
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Open common can device */
</I>&gt;<i> &gt;&gt; + retval = open_candev(ndev);
</I>&gt;<i> &gt;&gt; + if (retval) {
</I>&gt;<i> &gt;&gt; + dev_err(ndev-&gt;dev.parent, &quot;open_candev() failed %d\n&quot;, retval);
</I>&gt;<i> &gt;&gt; + goto err_open_candev;
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + pch_can_init(priv);
</I>&gt;<i> &gt;&gt; + pch_can_start(ndev);
</I>&gt;<i> &gt;&gt; + napi_enable(&amp;priv-&gt;napi);
</I>&gt;<i> &gt;&gt; + netif_start_queue(ndev);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + return 0;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +err_open_candev:
</I>&gt;<i> &gt;&gt; + free_irq(priv-&gt;dev-&gt;irq, ndev);
</I>&gt;<i> &gt;&gt; +req_irq_err:
</I>&gt;<i> &gt;&gt; + pch_can_release(priv);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + return retval;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static int pch_close(struct net_device *ndev)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + struct pch_can_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + netif_stop_queue(ndev);
</I>&gt;<i> &gt;&gt; + napi_disable(&amp;priv-&gt;napi);
</I>&gt;<i> &gt;&gt; + pch_can_release(priv);
</I>&gt;<i> &gt;&gt; + free_irq(priv-&gt;dev-&gt;irq, ndev);
</I>&gt;<i> &gt;&gt; + close_candev(ndev);
</I>&gt;<i> &gt;&gt; + priv-&gt;can.state = CAN_STATE_STOPPED;
</I>&gt;<i> &gt;&gt; + return 0;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static netdev_tx_t pch_xmit(struct sk_buff *skb, struct net_device *ndev)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + unsigned long flags;
</I>&gt;<i> &gt;&gt; + struct pch_can_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt;&gt; + struct can_frame *cf = (struct can_frame *)skb-&gt;data;
</I>&gt;<i> &gt;&gt; + int tx_buffer_avail = 0;
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; What I'm totally missing is the TX flow controll. Your driver has to
</I>&gt;<i> &gt; ensure that the package leave the controller in the order that come
</I>&gt;<i> &gt; into the xmit function. Further you have to stop your xmit queue if
</I>&gt;<i> &gt; you're out of tx objects and reenable if you have a object free.
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; Use netif_stop_queue() and netif_wake_queue() for this.
</I>
I will add flow control.

&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; + if (cf-&gt;can_dlc &gt; 2) {
</I>&gt;<i> &gt;&gt; + u32 data1 = *((u16 *)&amp;cf-&gt;data[2]);
</I>&gt;<i> &gt;&gt; + iowrite32(data1, &amp;priv-&gt;regs-&gt;if2_dataa2);
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; + if (cf-&gt;can_dlc &gt; 4) {
</I>&gt;<i> &gt;&gt; + u32 data1 = *((u16 *)&amp;cf-&gt;data[4]);
</I>&gt;<i> &gt;&gt; + iowrite32(data1, &amp;priv-&gt;regs-&gt;if2_datab1);
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; + if (cf-&gt;can_dlc &gt; 6) {
</I>&gt;<i> &gt;&gt; + u32 data1 = *((u16 *)&amp;cf-&gt;data[6]);
</I>&gt;<i> &gt;&gt; + iowrite32(data1, &amp;priv-&gt;regs-&gt;if2_datab2);
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> 
</I>&gt;<i> Could be handled by a loop.
</I>
Pending.


&gt;<i> 
</I>&gt;<i> &gt;&gt; + can_put_echo_skb(skb, ndev, tx_buffer_avail - PCH_RX_OBJ_NUM - 1);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Set the size of the data. */
</I>&gt;<i> &gt;&gt; + iowrite32(cf-&gt;can_dlc, &amp;priv-&gt;regs-&gt;if2_mcont);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Update if2_mcont */
</I>&gt;<i> &gt;&gt; + pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_mcont,
</I>&gt;<i> &gt;&gt; + CAN_IF_MCONT_NEWDAT | CAN_IF_MCONT_TXRQXT |
</I>&gt;<i> &gt;&gt; + CAN_IF_MCONT_TXIE);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; pleae first perpare your value, then write to hardware.
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if (tx_buffer_avail == PCH_RX_OBJ_NUM) /* If points tail of FIFO  */
</I>&gt;<i> &gt;&gt; + pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_mcont, CAN_IF_MCONT_EOB);
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; dito
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt; Is EOB relevant for TX objects?
</I>&gt;<i> &gt; 
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, tx_buffer_avail);
</I>&gt;<i> &gt;&gt; + spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + return NETDEV_TX_OK;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static const struct net_device_ops pch_can_netdev_ops = {
</I>&gt;<i> &gt;&gt; + .ndo_open = pch_can_open,
</I>&gt;<i> &gt;&gt; + .ndo_stop = pch_close,
</I>&gt;<i> &gt;&gt; + .ndo_start_xmit = pch_xmit,
</I>&gt;<i> &gt;&gt; +};
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static void __devexit pch_can_remove(struct pci_dev *pdev)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + struct net_device *ndev = pci_get_drvdata(pdev);
</I>&gt;<i> &gt;&gt; + struct pch_can_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + unregister_candev(priv-&gt;ndev);
</I>&gt;<i> &gt;&gt; + pci_iounmap(pdev, priv-&gt;regs);
</I>&gt;<i> &gt;&gt; + if (priv-&gt;use_msi)
</I>&gt;<i> &gt;&gt; + pci_disable_msi(priv-&gt;dev);
</I>&gt;<i> &gt;&gt; + pci_release_regions(pdev);
</I>&gt;<i> &gt;&gt; + pci_disable_device(pdev);
</I>&gt;<i> &gt;&gt; + pci_set_drvdata(pdev, NULL);
</I>&gt;<i> &gt;&gt; + free_candev(priv-&gt;ndev);
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +#ifdef CONFIG_PM
</I>&gt;<i> &gt;&gt; +static void pch_can_set_int_custom(struct pch_can_priv *priv)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + /* Clearing the IE, SIE and EIE bits of Can control register. */
</I>&gt;<i> &gt;&gt; + pch_can_bit_clear(&amp;priv-&gt;regs-&gt;cont, CAN_CTRL_IE_SIE_EIE);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + /* Appropriately setting them. */
</I>&gt;<i> &gt;&gt; + pch_can_bit_set(&amp;priv-&gt;regs-&gt;cont,
</I>&gt;<i> &gt;&gt; + ((priv-&gt;int_enables &amp; MSK_CTRL_IE_SIE_EIE) &lt;&lt; 1));
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +/* This function retrieves interrupt enabled for the CAN device. */
</I>&gt;<i> &gt;&gt; +static u32 pch_can_get_int_enables(struct pch_can_priv *priv)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + /* Obtaining the status of IE, SIE and EIE interrupt bits. */
</I>&gt;<i> &gt;&gt; + return (ioread32(&amp;priv-&gt;regs-&gt;cont) &amp; CAN_CTRL_IE_SIE_EIE) &gt;&gt; 1;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static u32 pch_can_get_rx_enable(struct pch_can_priv *priv, u32 buff_num)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + unsigned long flags;
</I>&gt;<i> &gt;&gt; + u32 enable;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, buff_num);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + if (((ioread32(&amp;priv-&gt;regs-&gt;if1_id2)) &amp; CAN_ID_MSGVAL) &amp;&amp;
</I>&gt;<i> &gt;&gt; + ((ioread32(&amp;priv-&gt;regs-&gt;if1_mcont)) &amp;
</I>&gt;<i> &gt;&gt; + CAN_IF_MCONT_RXIE))
</I>&gt;<i> &gt;&gt; + enable = 1;
</I>&gt;<i> &gt;&gt; + else
</I>&gt;<i> &gt;&gt; + enable = 0;
</I>&gt;<i> &gt;&gt; + spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; + return enable;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; +static u32 pch_can_get_tx_enable(struct pch_can_priv *priv, u32 buff_num)
</I>&gt;<i> &gt;&gt; +{
</I>&gt;<i> &gt;&gt; + unsigned long flags;
</I>&gt;<i> &gt;&gt; + u32 enable;
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + iowrite32(CAN_CMASK_RX_TX_GET, &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;<i> &gt;&gt; + pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, buff_num);
</I>&gt;<i> &gt;&gt; + if (((ioread32(&amp;priv-&gt;regs-&gt;if2_id2)) &amp; CAN_ID_MSGVAL) &amp;&amp;
</I>&gt;<i> &gt;&gt; + ((ioread32(&amp;priv-&gt;regs-&gt;if2_mcont)) &amp;
</I>&gt;<i> &gt;&gt; + CAN_IF_MCONT_TXIE)) {
</I>&gt;<i> &gt;&gt; + enable = 1;
</I>&gt;<i> &gt;&gt; + } else {
</I>&gt;<i> &gt;&gt; + enable = 0;
</I>&gt;<i> &gt;&gt; + }
</I>&gt;<i> &gt;&gt; + spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;<i> &gt;&gt; +
</I>&gt;<i> &gt;&gt; + return enable;
</I>&gt;<i> &gt;&gt; +}
</I>&gt;<i> 
</I>&gt;<i> The above two functions could be handled by a common one passing &quot;struct
</I>&gt;<i> pch_can_if&quot;. See similar comments above.
</I>
I will modify like the same.


&gt;<i> As the driver has already been merged. Please provide incremental
</I>&gt;<i> patches against the net-2.6 branch. Also, it would be nice if you could
</I>&gt;<i> check in-order transmission and reception, e.g., with the can-utils
</I>&gt;<i> program canfdtest:
</I>&gt;<i> 
</I>&gt;<i> <A HREF="http://svn.berlios.de/wsvn/socketcan/trunk/can-utils/canfdtest.c">http://svn.berlios.de/wsvn/socketcan/trunk/can-utils/canfdtest.c</A>
</I>&gt;<i> 
</I>
Thank you for your information.


------
Thanks,

Tomoya MORINAGA
OKI SEMICONDUCTOR CO., LTD.

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004941.html">[PATCH 4/10] Fix leaking of kernel heap addresses in net/
</A></li>
	<LI>Next message: <A HREF="004943.html">[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix build	warnings
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4942">[ date ]</a>
              <a href="thread.html#4942">[ thread ]</a>
              <a href="subject.html#4942">[ subject ]</a>
              <a href="author.html#4942">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
