src/ADS_bus_app.o src/ADS_bus_app.o: ../src/ADS_bus_app.c \
 ../src/platform.h ../src/platform_config.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters_ps.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_printf.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_types.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/bspconfig.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_io.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_printf.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xpseudo_asm.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xreg_cortexa9.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/sleep.h \
 D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_io.h

../src/platform.h:

../src/platform_config.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters_ps.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_printf.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_types.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xparameters.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/bspconfig.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_io.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_printf.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xpseudo_asm.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xreg_cortexa9.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/sleep.h:

D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/sw/ADS_bus_CS_new/standalone_domain/bspinclude/include/xil_io.h:
