#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jan  7 11:19:18 2022
# Process ID: 1780
# Current directory: C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmas/xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.cache/ip 
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1222.148 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_NeopixelDriver_0_0/design_1_NeopixelDriver_0_0.dcp' for cell 'design_1_i/NeopixelDriver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_Pmod_I2S2_0_0/design_1_Pmod_I2S2_0_0.dcp' for cell 'design_1_i/Pmod_I2S2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/design_1_axi_bram_ctrl_1_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/design_1_axi_bram_ctrl_2_0.dcp' for cell 'design_1_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_bram_0/design_1_axi_bram_ctrl_2_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_2_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1222.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.657130 which will be rounded to 2.657 to ensure it is an integer multiple of 1 picosecond [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.srcs/constrs_1/new/Im_Screeming.xdc]
Finished Parsing XDC File [C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.srcs/constrs_1/new/Im_Screeming.xdc]
INFO: [Project 1-1714] 101 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1222.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 230 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 219 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 11 instances

22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1222.148 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1222.148 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2225294f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1757.840 ; gain = 535.691

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 48 inverter(s) to 244 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26137b299

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1990.910 ; gain = 0.066
INFO: [Opt 31-389] Phase Retarget created 48 cells and removed 125 cells
INFO: [Opt 31-1021] In phase Retarget, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 26644e8fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1990.910 ; gain = 0.066
INFO: [Opt 31-389] Phase Constant propagation created 158 cells and removed 418 cells
INFO: [Opt 31-1021] In phase Constant propagation, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e85c085b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.910 ; gain = 0.066
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1681 cells
INFO: [Opt 31-1021] In phase Sweep, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst to drive 289 load(s) on clock net design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 2089ef768

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1990.910 ; gain = 0.066
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2089ef768

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1990.910 ; gain = 0.066
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2089ef768

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1990.910 ; gain = 0.066
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              48  |             125  |                                             90  |
|  Constant propagation         |             158  |             418  |                                            120  |
|  Sweep                        |               0  |            1681  |                                            150  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1990.910 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f6602105

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1990.910 ; gain = 0.066

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 21e2bde07

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2096.883 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21e2bde07

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.883 ; gain = 105.973

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1813bb065

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.883 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1813bb065

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.883 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2096.883 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1813bb065

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2096.883 ; gain = 874.734
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2096.883 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2096.883 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa246484

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2096.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1977c6f59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e209cc30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e209cc30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2096.883 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e209cc30

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 221d9dea2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14153df0e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14153df0e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 705 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 1, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 259 nets or LUTs. Breaked 3 LUTs, combined 256 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2096.883 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            256  |                   259  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |            256  |                   259  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e4b2ec96

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2096.883 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 264d0cfa7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 2096.883 ; gain = 0.000
Phase 2 Global Placement | Checksum: 264d0cfa7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 221702eda

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1667d6bec

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ea74e912

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180a10fc3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 175c13c86

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e43befd2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:48 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ae188091

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21f8aeb86

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 238bd3ca5

Time (s): cpu = 00:01:20 ; elapsed = 00:00:57 . Memory (MB): peak = 2096.883 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 238bd3ca5

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b7d08126

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.860 | TNS=-1497.742 |
Phase 1 Physical Synthesis Initialization | Checksum: bd889b0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12be0b039

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.883 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: b7d08126

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-41.604. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: bf6235d9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:38 . Memory (MB): peak = 2096.883 ; gain = 0.000

Time (s): cpu = 00:02:04 ; elapsed = 00:01:38 . Memory (MB): peak = 2096.883 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: bf6235d9

Time (s): cpu = 00:02:04 ; elapsed = 00:01:38 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bf6235d9

Time (s): cpu = 00:02:05 ; elapsed = 00:01:38 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: bf6235d9

Time (s): cpu = 00:02:05 ; elapsed = 00:01:39 . Memory (MB): peak = 2096.883 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: bf6235d9

Time (s): cpu = 00:02:05 ; elapsed = 00:01:39 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2096.883 ; gain = 0.000

Time (s): cpu = 00:02:05 ; elapsed = 00:01:39 . Memory (MB): peak = 2096.883 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e1feedde

Time (s): cpu = 00:02:05 ; elapsed = 00:01:39 . Memory (MB): peak = 2096.883 ; gain = 0.000
Ending Placer Task | Checksum: b4b2b819

Time (s): cpu = 00:02:05 ; elapsed = 00:01:39 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2096.883 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 7.00s |  WALL: 4.71s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2096.883 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.672 | TNS=-1465.362 |
Phase 1 Physical Synthesis Initialization | Checksum: 21f36bb5d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.672 | TNS=-1465.362 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 21f36bb5d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.672 | TNS=-1465.362 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.672 | TNS=-1464.991 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.672 | TNS=-1464.620 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.672 | TNS=-1464.249 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.622 | TNS=-1463.878 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.622 | TNS=-1463.462 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.622 | TNS=-1463.046 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[8].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.622 | TNS=-1462.630 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[9].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.602 | TNS=-1462.214 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.602 | TNS=-1461.823 |
INFO: [Physopt 32-663] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[13].  Re-placed instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.602 | TNS=-1461.432 |
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14].  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.534 | TNS=-1459.664 |
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.506 | TNS=-1458.936 |
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1
INFO: [Physopt 32-710] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.487 | TNS=-1458.442 |
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8
INFO: [Physopt 32-134] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-601] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Net driver design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.443 | TNS=-1457.298 |
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8
INFO: [Physopt 32-134] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-601] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Net driver design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.378 | TNS=-1455.608 |
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8
INFO: [Physopt 32-134] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1455.426 |
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[4].  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[5]
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]
INFO: [Physopt 32-572] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1455.332 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1455.238 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1455.144 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1455.050 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1454.981 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1454.912 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[14].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[14]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1454.843 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1454.774 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[10].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1454.597 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[11].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1454.420 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[8].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1454.243 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[9].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1454.066 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1453.731 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[11].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1453.396 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[8].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1453.061 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[9].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1452.726 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1452.597 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1452.468 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1452.339 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1452.210 |
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[20].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[20]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0 was not replicated.
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0.  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1445.454 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[12].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[12]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1445.220 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[13].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1444.986 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[14].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[14]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1444.752 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[15].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[15]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1444.518 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[24].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[24]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1444.287 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[25].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[25]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1444.056 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[26].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[26]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1443.825 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[27].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[27]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1443.594 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1443.342 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1443.090 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1442.838 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1442.586 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[16].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[16]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1442.350 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[17].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[17]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1442.114 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[18].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[18]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1441.878 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[19].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[19]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1441.642 |
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[20].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[20]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0 was not replicated.
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0.  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1433.546 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1433.312 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1433.078 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1432.844 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[14].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[14]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1432.610 |
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0 was not replicated.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0.  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1431.682 |
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[12].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[12]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1430.530 |
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1430.338 |
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[2]
INFO: [Physopt 32-572] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14].  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[4].  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[5]
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0.  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[2]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1430.338 |
Phase 3 Critical Path Optimization | Checksum: 21f36bb5d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.883 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.371 | TNS=-1430.338 |
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14].  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8
INFO: [Physopt 32-134] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-601] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Net driver design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.370 | TNS=-1430.312 |
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8
INFO: [Physopt 32-134] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.367 | TNS=-1430.234 |
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[2].  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]
INFO: [Physopt 32-572] Net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]
INFO: [Physopt 32-81] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.367 | TNS=-1435.846 |
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[8].  Re-placed instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.367 | TNS=-1435.700 |
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[9].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[11]
INFO: [Physopt 32-572] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0 was not replicated.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0.  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[2]
INFO: [Physopt 32-572] Net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14].  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__896_carry_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_16_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_17_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_16_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__0_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_13_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_12_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_10_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount0_carry__1_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry__1_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsMaxCount0__8_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount.  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[2].  Did not re-place instance design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/slv_reg0_reg[3]
INFO: [Physopt 32-702] Processed net design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/sel0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/s00_axi_rdata[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[9].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[11]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay1_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0.  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2].  Did not re-place instance design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg[2]
INFO: [Physopt 32-702] Processed net design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.367 | TNS=-1435.700 |
Phase 4 Critical Path Optimization | Checksum: 21f36bb5d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2096.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-41.367 | TNS=-1435.700 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.305  |         29.662  |            5  |              0  |                    65  |           0  |           2  |  00:00:26  |
|  Total          |          0.305  |         29.662  |            5  |              0  |                    65  |           0  |           3  |  00:00:26  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2096.883 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 180309627

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
758 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2096.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.746 ; gain = 8.863
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2105.746 ; gain = 8.863
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f376c53e ConstDB: 0 ShapeSum: 1a0d714 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13129374a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2134.605 ; gain = 24.195
Post Restoration Checksum: NetGraph: defcb889 NumContArr: 522c7ec1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13129374a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2134.605 ; gain = 24.195

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13129374a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.645 ; gain = 30.234

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13129374a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2140.645 ; gain = 30.234
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e1345ef1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2158.066 ; gain = 47.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-40.118| TNS=-1424.573| WHS=-1.613 | THS=-664.271|

Phase 2 Router Initialization | Checksum: 164b7e109

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2167.023 ; gain = 56.613

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0049268 %
  Global Horizontal Routing Utilization  = 0.0133272 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12079
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12079
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 164b7e109

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2167.023 ; gain = 56.613
Phase 3 Initial Routing | Checksum: 198599012

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2238.406 ; gain = 127.996
INFO: [Route 35-580] Design has 246 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_1 |      design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[5]/R|
|               clk_fpga_0 |               clk_fpga_1 |      design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[6]/R|
|               clk_fpga_0 |               clk_fpga_1 |      design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[7]/R|
|               clk_fpga_0 |               clk_fpga_1 |      design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[4]/R|
|               clk_fpga_0 |               clk_fpga_1 |      design_1_i/NeopixelDriver_0/U0/NeopixelDriver_v1_0_S00_AXI_inst/LedMatrixCodeLogic/fpsCount_reg[1]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1128
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-43.321| TNS=-2105.513| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a69f6abd

Time (s): cpu = 00:10:02 ; elapsed = 00:07:09 . Memory (MB): peak = 2529.637 ; gain = 419.227

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.922| TNS=-2150.209| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1607a6433

Time (s): cpu = 00:10:45 ; elapsed = 00:07:52 . Memory (MB): peak = 2529.637 ; gain = 419.227
Phase 4 Rip-up And Reroute | Checksum: 1607a6433

Time (s): cpu = 00:10:45 ; elapsed = 00:07:52 . Memory (MB): peak = 2529.637 ; gain = 419.227

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 193ca33cd

Time (s): cpu = 00:10:47 ; elapsed = 00:07:53 . Memory (MB): peak = 2529.637 ; gain = 419.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-43.321| TNS=-2105.513| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12ea54d36

Time (s): cpu = 00:10:48 ; elapsed = 00:07:53 . Memory (MB): peak = 2529.637 ; gain = 419.227

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12ea54d36

Time (s): cpu = 00:10:48 ; elapsed = 00:07:53 . Memory (MB): peak = 2529.637 ; gain = 419.227
Phase 5 Delay and Skew Optimization | Checksum: 12ea54d36

Time (s): cpu = 00:10:48 ; elapsed = 00:07:53 . Memory (MB): peak = 2529.637 ; gain = 419.227

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ac5e0f4a

Time (s): cpu = 00:10:50 ; elapsed = 00:07:55 . Memory (MB): peak = 2529.637 ; gain = 419.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-43.321| TNS=-2105.513| WHS=-0.029 | THS=-0.040 |

Phase 6.1 Hold Fix Iter | Checksum: 198e58ffc

Time (s): cpu = 00:10:50 ; elapsed = 00:07:55 . Memory (MB): peak = 2529.637 ; gain = 419.227
WARNING: [Route 35-468] The router encountered 137 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[9]_i_1/I0
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[8]_i_1/I0
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[6]_i_1/I0
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[10]_i_1/I3
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[9]_i_1/I3
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[8]_i_1/I3
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[7]_i_1/I3
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[6]_i_1/I3
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[5]_i_1/I3
	design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/axi_rdata[4]_i_1/I3
	.. and 127 more pins.

Phase 6 Post Hold Fix | Checksum: 19a4b05de

Time (s): cpu = 00:10:50 ; elapsed = 00:07:55 . Memory (MB): peak = 2529.637 ; gain = 419.227

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.5777 %
  Global Horizontal Routing Utilization  = 8.45335 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1375c3fbd

Time (s): cpu = 00:10:50 ; elapsed = 00:07:55 . Memory (MB): peak = 2529.637 ; gain = 419.227

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1375c3fbd

Time (s): cpu = 00:10:50 ; elapsed = 00:07:55 . Memory (MB): peak = 2529.637 ; gain = 419.227

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fa9f30d2

Time (s): cpu = 00:10:52 ; elapsed = 00:07:58 . Memory (MB): peak = 2529.637 ; gain = 419.227

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 137c8648c

Time (s): cpu = 00:10:54 ; elapsed = 00:07:59 . Memory (MB): peak = 2529.637 ; gain = 419.227
INFO: [Route 35-57] Estimated Timing Summary | WNS=-43.321| TNS=-2105.513| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 137c8648c

Time (s): cpu = 00:10:55 ; elapsed = 00:07:59 . Memory (MB): peak = 2529.637 ; gain = 419.227
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:55 ; elapsed = 00:07:59 . Memory (MB): peak = 2529.637 ; gain = 419.227

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
777 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:05 ; elapsed = 00:08:05 . Memory (MB): peak = 2529.637 ; gain = 423.891
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2529.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2529.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2529.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
789 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2529.637 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Xilinx/EOS/project_flappy_screem/Flappy_SCREEEM/Project_flappy_screem/We_SCREEEEEEEM/We_SCREEEEEEEM.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan  7 11:32:34 2022. For additional details about this file, please refer to the WebTalk help file at D:/Programmas/xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2694.801 ; gain = 165.164
INFO: [Common 17-206] Exiting Vivado at Fri Jan  7 11:32:34 2022...
