// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "08/24/2018 15:53:29"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Main (
	LED,
	SW,
	KEY,
	ClkA,
	Tx,
	Rx,
	TxEnable,
	AIn,
	BIn,
	ZIn,
	TestIn0,
	TestIn1,
	TestOut0,
	TestOut1);
output 	[7:0] LED;
input 	[1:0] SW;
input 	[1:0] KEY;
input 	ClkA;
output 	Tx;
input 	Rx;
output 	TxEnable;
input 	AIn;
input 	BIn;
input 	ZIn;
input 	TestIn0;
input 	TestIn1;
output 	TestOut0;
output 	TestOut1;

// Design Ports Information
// LED[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_J21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_J22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_H21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_H22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// Tx	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TxEnable	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TestIn0	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TestIn1	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TestOut0	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TestOut1	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ClkA	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ZIn	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Rx	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AIn	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BIn	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \TestIn0~input_o ;
wire \TestIn1~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \ClkA~input_o ;
wire \PLL0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \Qualude0|Add0 ;
wire \Qualude0|Add0~clkctrl_outclk ;
wire \ZIn~input_o ;
wire \ZSig|q1~feeder_combout ;
wire \ZSig|q1~q ;
wire \ZSig|q2~feeder_combout ;
wire \ZSig|q2~q ;
wire \ZSig|q3~feeder_combout ;
wire \ZSig|q3~q ;
wire \ZSig|q4~feeder_combout ;
wire \ZSig|q4~q ;
wire \ZSig|q5~feeder_combout ;
wire \ZSig|q5~q ;
wire \ZSig|q6~feeder_combout ;
wire \ZSig|q6~q ;
wire \ZSig|q7~feeder_combout ;
wire \ZSig|q7~q ;
wire \ZSig|q8~q ;
wire \comb_5|range~15_combout ;
wire \comb_5|range.0001~q ;
wire \comb_5|range~14_combout ;
wire \comb_5|range.0010~q ;
wire \comb_5|range~13_combout ;
wire \comb_5|range.0011~q ;
wire \comb_5|range~12_combout ;
wire \comb_5|range.0100~q ;
wire \comb_5|Qout~0_combout ;
wire \comb_5|Qout~q ;
wire \comb_5|Selector0~0_combout ;
wire \comb_5|Selector0~1_combout ;
wire \comb_5|range.0000~q ;
wire \comb_5|Selector1~0_combout ;
wire \comb_5|range.0111~q ;
wire \comb_5|Spike~feeder_combout ;
wire \comb_5|Spike~q ;
wire \Zflagged~0_combout ;
wire \Rx~input_o ;
wire \RxSig|q1~feeder_combout ;
wire \RxSig|q1~q ;
wire \RxSig|q2~feeder_combout ;
wire \RxSig|q2~q ;
wire \RxSig|q3~feeder_combout ;
wire \RxSig|q3~q ;
wire \RxSig|q4~feeder_combout ;
wire \RxSig|q4~q ;
wire \RxSig|q5~feeder_combout ;
wire \RxSig|q5~q ;
wire \RxSig|q6~feeder_combout ;
wire \RxSig|q6~q ;
wire \RxSig|q7~feeder_combout ;
wire \RxSig|q7~q ;
wire \RxSig|q8~q ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~15_combout ;
wire \UART0|RxUM0|Rx0|Selector14~1_combout ;
wire \UART0|RxUM0|Rx0|state.1111~q ;
wire \UART0|RxUM0|Rx0|state.0010~0_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|Equal0~0_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~37 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~38_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~39 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~40_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~41 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~42_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|Equal1~1_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|Equal1~0_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~43 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14]~44_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ;
wire \UART0|RxUM0|Rx0|state.0010~1_combout ;
wire \UART0|RxUM0|Rx0|state.0010~2_combout ;
wire \UART0|RxUM0|Rx0|state.0010~3_combout ;
wire \UART0|RxUM0|Rx0|state.0010~q ;
wire \UART0|RxUM0|Rx0|state.0011~feeder_combout ;
wire \UART0|RxUM0|Rx0|state.0011~q ;
wire \UART0|RxUM0|Rx0|state.0100~feeder_combout ;
wire \UART0|RxUM0|Rx0|state.0100~q ;
wire \UART0|RxUM0|Rx0|state.0101~feeder_combout ;
wire \UART0|RxUM0|Rx0|state.0101~q ;
wire \UART0|RxUM0|Rx0|state.0110~feeder_combout ;
wire \UART0|RxUM0|Rx0|state.0110~q ;
wire \UART0|RxUM0|Rx0|state.0111~feeder_combout ;
wire \UART0|RxUM0|Rx0|state.0111~q ;
wire \UART0|RxUM0|Rx0|state.1000~feeder_combout ;
wire \UART0|RxUM0|Rx0|state.1000~q ;
wire \UART0|RxUM0|Rx0|state.1001~feeder_combout ;
wire \UART0|RxUM0|Rx0|state.1001~q ;
wire \UART0|RxUM0|Rx0|Selector11~0_combout ;
wire \UART0|RxUM0|Rx0|state.1010~q ;
wire \UART0|RxUM0|Rx0|RxMetr0|Equal1~3_combout ;
wire \UART0|RxUM0|Rx0|Selector14~0_combout ;
wire \UART0|RxUM0|Rx0|DataRdy[2]~0_combout ;
wire \UART0|RxUM0|Rx0|Selector12~0_combout ;
wire \UART0|RxUM0|Rx0|state.1011~q ;
wire \UART0|RxUM0|Rx0|Selector1~0_combout ;
wire \UART0|RxUM0|Rx0|Selector1~1_combout ;
wire \UART0|RxUM0|Rx0|state.0000~q ;
wire \UART0|RxUM0|Rx0|Selector2~0_combout ;
wire \UART0|RxUM0|Rx0|Selector2~1_combout ;
wire \UART0|RxUM0|Rx0|state.0001~q ;
wire \UART0|RxUM0|Rx0|Selector15~0_combout ;
wire \UART0|RxUM0|Rx0|Starter~q ;
wire \UART0|RxUM0|Rx0|RxMetr0|ResCheck~q ;
wire \UART0|RxUM0|Rx0|RxMetr0|lReset~0_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|lReset~feeder_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|lReset~q ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~16 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~18_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~19 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~20_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~21 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~22_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~23 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~24_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~25 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~26_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~27 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~28_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~29 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~30_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~31 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~32_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~33 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~34_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~35 ;
wire \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~36_combout ;
wire \UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ;
wire \UART0|RxUM0|Rx0|DataIn[6]~7_combout ;
wire \UART0|RxUM0|Rx0|Selector0~0_combout ;
wire \UART0|RxUM0|Rx0|Selector0~1_combout ;
wire \UART0|RxUM0|Rx0|Done~q ;
wire \UART0|RxUM0|Rx0|DataIn[0]~3_combout ;
wire \UART0|RxUM0|Rx0|DataRdy[0]~feeder_combout ;
wire \UART0|RxUM0|Rx0|DataIn[2]~1_combout ;
wire \UART0|RxUM0|Rx0|DataIn[1]~2_combout ;
wire \UART0|RxUM0|Rx0|DataIn[3]~4_combout ;
wire \UART0|RxUM0|Rx0|DataRdy[3]~feeder_combout ;
wire \UART0|RxUM0|Equal29~0_combout ;
wire \UART0|RxUM0|Rx0|DataIn[4]~5_combout ;
wire \UART0|RxUM0|Rx0|DataIn[5]~6_combout ;
wire \UART0|RxUM0|Rx0|DataIn[7]~0_combout ;
wire \UART0|RxUM0|Rx0|DataRdy[7]~feeder_combout ;
wire \UART0|RxUM0|Equal29~1_combout ;
wire \UART0|RxUM0|Equal29~2_combout ;
wire \UART0|RxUM0|Selector20~0_combout ;
wire \UART0|RxUM0|sstate.010~q ;
wire \UART0|RxUM0|Selector18~0_combout ;
wire \UART0|RxUM0|sstate.110~_wirecell_combout ;
wire \UART0|RxUM0|sstate.000~q ;
wire \UART0|RxUM0|Selector19~3_combout ;
wire \UART0|RxUM0|Selector21~0_combout ;
wire \UART0|RxUM0|sstate.101~q ;
wire \UART0|RxUM0|Selector19~1_combout ;
wire \UART0|RxUM0|Selector22~0_combout ;
wire \UART0|RxUM0|Selector22~1_combout ;
wire \UART0|RxUM0|sstate.110~q ;
wire \UART0|RxUM0|Selector19~2_combout ;
wire \UART0|RxUM0|Selector19~4_combout ;
wire \UART0|RxUM0|sstate.001~q ;
wire \UART0|RxUM0|RxBuff5[1]~0_combout ;
wire \UART0|RxUM0|Selector17~0_combout ;
wire \UART0|RxUM0|Selector16~0_combout ;
wire \UART0|RxUM0|Selector15~0_combout ;
wire \UART0|RxUM0|Add2~0_combout ;
wire \UART0|RxUM0|BuffPoint[3]~2_combout ;
wire \UART0|RxUM0|BuffPoint[3]~0_combout ;
wire \UART0|RxUM0|BuffPoint[3]~1_combout ;
wire \UART0|RxUM0|Equal30~1_combout ;
wire \UART0|RxUM0|RxBuff0[7]~0_combout ;
wire \UART0|RxUM0|Equal30~0_combout ;
wire \UART0|RxUM0|RxBuff1[7]~0_combout ;
wire \UART0|RxUM0|always0~8_combout ;
wire \UART0|RxUM0|always0~17_combout ;
wire \UART0|RxUM0|Equal30~2_combout ;
wire \UART0|RxUM0|RxBuff2[7]~0_combout ;
wire \UART0|RxUM0|RxBuff2[0]~feeder_combout ;
wire \UART0|RxUM0|Equal30~3_combout ;
wire \UART0|RxUM0|RxBuff3[7]~0_combout ;
wire \UART0|RxUM0|always0~22_combout ;
wire \UART0|RxUM0|RxBuff4[0]~feeder_combout ;
wire \UART0|RxUM0|Equal30~4_combout ;
wire \UART0|RxUM0|RxBuff4[7]~0_combout ;
wire \UART0|RxUM0|RxBuff4[6]~feeder_combout ;
wire \UART0|RxUM0|RxBuff4[3]~feeder_combout ;
wire \UART0|RxUM0|always0~25_combout ;
wire \UART0|RxUM0|RxBuff2[5]~feeder_combout ;
wire \UART0|RxUM0|RxBuff1[3]~feeder_combout ;
wire \UART0|RxUM0|always0~23_combout ;
wire \UART0|RxUM0|RxBuff4[7]~feeder_combout ;
wire \UART0|RxUM0|RxBuff3[1]~feeder_combout ;
wire \UART0|RxUM0|RxBuff3[0]~feeder_combout ;
wire \UART0|RxUM0|always0~24_combout ;
wire \UART0|RxUM0|always0~26_combout ;
wire \UART0|RxUM0|always0~27_combout ;
wire \UART0|RxUM0|Selector19~0_combout ;
wire \UART0|RxUM0|BuffrPoint[2]~feeder_combout ;
wire \UART0|RxUM0|BuffrPoint[1]~feeder_combout ;
wire \UART0|RxUM0|BuffrPoint[0]~feeder_combout ;
wire \UART0|RxUM0|Selector12~0_combout ;
wire \UART0|RxUM0|Selector13~0_combout ;
wire \UART0|RxUM0|Selector13~1_combout ;
wire \UART0|RxUM0|StrRec~q ;
wire \UART0|RxUM0|Selector12~1_combout ;
wire \UART0|RxUM0|RBstate.0000~q ;
wire \UART0|RxUM0|RBstate~16_combout ;
wire \UART0|RxUM0|RBstate.0001~q ;
wire \UART0|RxUM0|RBstate~14_combout ;
wire \UART0|RxUM0|RBstate~17_combout ;
wire \UART0|RxUM0|RBstate.0101~q ;
wire \UART0|RxUM0|Selector3~1_combout ;
wire \UART0|RxUM0|RxBuff3[3]~feeder_combout ;
wire \UART0|RxUM0|RxBuff3[5]~feeder_combout ;
wire \UART0|RxUM0|RxBuff2[1]~feeder_combout ;
wire \UART0|RxUM0|Selector3~8_combout ;
wire \UART0|RxUM0|RBstate~19_combout ;
wire \UART0|RxUM0|RBstate.0110~q ;
wire \UART0|RxUM0|RxBuff2[4]~feeder_combout ;
wire \UART0|RxUM0|Selector3~6_combout ;
wire \UART0|RxUM0|RxBuff0[3]~feeder_combout ;
wire \UART0|RxUM0|Selector3~5_combout ;
wire \UART0|RxUM0|Selector3~7_combout ;
wire \UART0|RxUM0|RxBuff4[2]~feeder_combout ;
wire \UART0|RxUM0|RxBuff4[4]~feeder_combout ;
wire \UART0|RxUM0|Selector3~9_combout ;
wire \UART0|RxUM0|Selector3~10_combout ;
wire \UART0|RxUM0|RBstate~18_combout ;
wire \UART0|RxUM0|RBstate.0100~q ;
wire \UART0|RxUM0|always0~20_combout ;
wire \UART0|RxUM0|always0~3_combout ;
wire \UART0|RxUM0|always0~4_combout ;
wire \UART0|RxUM0|always0~16_combout ;
wire \UART0|RxUM0|always0~21_combout ;
wire \UART0|RxUM0|Selector3~3_combout ;
wire \UART0|RxUM0|always0~15_combout ;
wire \UART0|RxUM0|always0~18_combout ;
wire \UART0|RxUM0|always0~19_combout ;
wire \UART0|RxUM0|Selector3~2_combout ;
wire \UART0|RxUM0|Selector3~4_combout ;
wire \UART0|RxUM0|Selector3~11_combout ;
wire \UART0|RxUM0|RBstate~20_combout ;
wire \UART0|RxUM0|RBstate.0111~q ;
wire \UART0|RxUM0|always0~30_combout ;
wire \UART0|RxUM0|always0~28_combout ;
wire \UART0|RxUM0|always0~29_combout ;
wire \UART0|RxUM0|always0~31_combout ;
wire \UART0|RxUM0|always0~32_combout ;
wire \UART0|RxUM0|always0~9_combout ;
wire \UART0|RxUM0|always0~10_combout ;
wire \UART0|RxUM0|always0~12_combout ;
wire \UART0|RxUM0|always0~11_combout ;
wire \UART0|RxUM0|always0~2_combout ;
wire \UART0|RxUM0|always0~6_combout ;
wire \UART0|RxUM0|always0~5_combout ;
wire \UART0|RxUM0|always0~7_combout ;
wire \UART0|RxUM0|Cmd~3_combout ;
wire \UART0|RxUM0|RBstate~15_combout ;
wire \UART0|RxUM0|RBstate.0011~q ;
wire \UART0|RxUM0|always0~13_combout ;
wire \UART0|RxUM0|always0~33_combout ;
wire \UART0|RxUM0|Selector3~0_combout ;
wire \UART0|RxUM0|Selector3~12_combout ;
wire \UART0|RxUM0|Selector2~0_combout ;
wire \UART0|RxUM0|always0~14_combout ;
wire \UART0|RxUM0|Cmd[2]~4_combout ;
wire \UART0|RxUM0|Cmd[1]~2_combout ;
wire \UART0|RxUM0|Selector2~1_combout ;
wire \UART0|RxUM0|Selector2~2_combout ;
wire \UART0|RxUM0|ByteQuest[7]~0_combout ;
wire \UART0|RxUM0|Cmd[2]~5_combout ;
wire \UART0|RxUM0|Selector1~0_combout ;
wire \UART0|RxUM0|Selector1~1_combout ;
wire \UART0|RxUM0|Selector0~0_combout ;
wire \UART0|RxUM0|Selector0~1_combout ;
wire \UART0|RxUM0|Selector0~2_combout ;
wire \UART0|Equal0~0_combout ;
wire \UART0|reset~q ;
wire \rset0|rcounter[0]~33_combout ;
wire \rset0|rcounter[0]~34 ;
wire \rset0|rcounter[1]~35_combout ;
wire \rset0|rcounter[1]~36 ;
wire \rset0|rcounter[2]~37_combout ;
wire \rset0|rcounter[2]~38 ;
wire \rset0|rcounter[3]~39_combout ;
wire \rset0|rcounter[3]~40 ;
wire \rset0|rcounter[4]~41_combout ;
wire \rset0|rcounter[4]~42 ;
wire \rset0|rcounter[5]~43_combout ;
wire \rset0|rcounter[5]~44 ;
wire \rset0|rcounter[6]~45_combout ;
wire \rset0|rcounter[6]~46 ;
wire \rset0|rcounter[7]~47_combout ;
wire \rset0|rcounter[7]~48 ;
wire \rset0|rcounter[8]~49_combout ;
wire \rset0|rcounter[8]~50 ;
wire \rset0|rcounter[9]~51_combout ;
wire \rset0|rcounter[9]~52 ;
wire \rset0|rcounter[10]~53_combout ;
wire \rset0|rcounter[10]~54 ;
wire \rset0|rcounter[11]~55_combout ;
wire \rset0|rcounter[11]~56 ;
wire \rset0|rcounter[12]~57_combout ;
wire \rset0|rcounter[12]~58 ;
wire \rset0|rcounter[13]~59_combout ;
wire \rset0|rcounter[13]~60 ;
wire \rset0|rcounter[14]~61_combout ;
wire \rset0|rcounter[14]~62 ;
wire \rset0|rcounter[15]~63_combout ;
wire \rset0|rcounter[15]~64 ;
wire \rset0|rcounter[16]~65_combout ;
wire \rset0|rcounter[16]~66 ;
wire \rset0|rcounter[17]~67_combout ;
wire \rset0|rcounter[17]~68 ;
wire \rset0|rcounter[18]~69_combout ;
wire \rset0|rcounter[18]~70 ;
wire \rset0|rcounter[19]~71_combout ;
wire \rset0|Equal0~5_combout ;
wire \rset0|rcounter[19]~72 ;
wire \rset0|rcounter[20]~73_combout ;
wire \rset0|rcounter[20]~74 ;
wire \rset0|rcounter[21]~75_combout ;
wire \rset0|rcounter[21]~76 ;
wire \rset0|rcounter[22]~77_combout ;
wire \rset0|rcounter[22]~78 ;
wire \rset0|rcounter[23]~79_combout ;
wire \rset0|Equal0~6_combout ;
wire \rset0|rcounter[23]~80 ;
wire \rset0|rcounter[24]~81_combout ;
wire \rset0|rcounter[24]~82 ;
wire \rset0|rcounter[25]~83_combout ;
wire \rset0|rcounter[25]~84 ;
wire \rset0|rcounter[26]~85_combout ;
wire \rset0|rcounter[26]~86 ;
wire \rset0|rcounter[27]~87_combout ;
wire \rset0|rcounter[27]~88 ;
wire \rset0|rcounter[28]~89_combout ;
wire \rset0|rcounter[28]~90 ;
wire \rset0|rcounter[29]~91_combout ;
wire \rset0|rcounter[29]~92 ;
wire \rset0|rcounter[30]~93_combout ;
wire \rset0|rcounter[30]~94 ;
wire \rset0|rcounter[31]~95_combout ;
wire \rset0|Equal0~8_combout ;
wire \rset0|Equal0~7_combout ;
wire \rset0|Equal0~9_combout ;
wire \rset0|Equal0~3_combout ;
wire \rset0|Equal0~1_combout ;
wire \rset0|Equal0~2_combout ;
wire \rset0|Equal0~0_combout ;
wire \rset0|Equal0~4_combout ;
wire \rset0|Equal0~10_combout ;
wire \rset0|rcont~5_combout ;
wire \rset0|rcont.10~q ;
wire \rset0|Selector0~0_combout ;
wire \rset0|rcont.00~q ;
wire \rset0|Selector1~0_combout ;
wire \rset0|rcont.01~q ;
wire \rset0|reset~feeder_combout ;
wire \rset0|reset~q ;
wire \Zflagged~q ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[0]~15_combout ;
wire \UART0|TxUM0|TxMetr0|ResCheck~feeder_combout ;
wire \UART0|TxUM0|TxMetr0|ResCheck~q ;
wire \UART0|TxUM0|TxMetr0|lReset~0_combout ;
wire \UART0|TxUM0|TxMetr0|lReset~q ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[0]~16 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[1]~17_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[1]~18 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[2]~19_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[2]~20 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[3]~21_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[3]~22 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[4]~24_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[4]~25 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[5]~26_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[5]~27 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[6]~28_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[6]~29 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[7]~30_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[7]~31 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[8]~32_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[8]~33 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[9]~34_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[9]~35 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[10]~36_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[10]~37 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[11]~38_combout ;
wire \UART0|TxUM0|TxMetr0|Equal0~2_combout ;
wire \UART0|TxUM0|TxMetr0|Equal0~0_combout ;
wire \UART0|TxUM0|TxMetr0|Equal0~1_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[11]~39 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[12]~40_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[12]~41 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[13]~42_combout ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[13]~43 ;
wire \UART0|TxUM0|TxMetr0|ClockDiv[14]~44_combout ;
wire \UART0|TxUM0|TxMetr0|Equal0~3_combout ;
wire \UART0|TxUM0|TxMetr0|Equal0~4_combout ;
wire \UART0|TxUM0|Txer0|Selector1~0_combout ;
wire \UART0|TxUM0|Txer0|state.0001~q ;
wire \UART0|TxUM0|Txer0|state.0010~q ;
wire \UART0|TxUM0|Txer0|state.0011~q ;
wire \UART0|TxUM0|Txer0|state.0100~feeder_combout ;
wire \UART0|TxUM0|Txer0|state.0100~q ;
wire \UART0|TxUM0|Txer0|state.0101~q ;
wire \UART0|TxUM0|Txer0|state.0110~q ;
wire \UART0|TxUM0|Txer0|state.0111~q ;
wire \UART0|TxUM0|Txer0|state.1000~q ;
wire \UART0|TxUM0|Txer0|state.1001~feeder_combout ;
wire \UART0|TxUM0|Txer0|state.1001~q ;
wire \UART0|TxUM0|Txer0|state.1010~q ;
wire \UART0|TxUM0|Txer0|Done~feeder_combout ;
wire \UART0|TxUM0|Txer0|Done~q ;
wire \UART0|TxUM0|BytePinger~combout ;
wire \UART0|TxUM0|Selector29~0_combout ;
wire \UART0|TxUM0|IDstate.0100~q ;
wire \UART0|TxUM0|Selector30~0_combout ;
wire \UART0|TxUM0|IDstate.0101~q ;
wire \UART0|TxUM0|Selector31~0_combout ;
wire \UART0|TxUM0|IDstate.0110~q ;
wire \UART0|TxUM0|Selector32~0_combout ;
wire \UART0|TxUM0|IDstate.0111~q ;
wire \UART0|TxUM0|Selector33~0_combout ;
wire \UART0|TxUM0|IDstate.1000~q ;
wire \UART0|TxUM0|Selector34~0_combout ;
wire \UART0|TxUM0|IDstate.1001~q ;
wire \UART0|TxUM0|Selector35~0_combout ;
wire \UART0|TxUM0|IDstate.1010~q ;
wire \UART0|TxUM0|Selector36~0_combout ;
wire \UART0|TxUM0|IDstate.1011~q ;
wire \UART0|TxUM0|Selector37~0_combout ;
wire \UART0|TxUM0|IDstate.1100~q ;
wire \UART0|TxUM0|Selector38~0_combout ;
wire \UART0|TxUM0|IDstate.1101~q ;
wire \UART0|TxUM0|Selector39~0_combout ;
wire \UART0|TxUM0|IDstate.1110~q ;
wire \UART0|Selector53~0_combout ;
wire \UART0|Selector52~0_combout ;
wire \UART0|Data[23]~17_combout ;
wire \UART0|Equal1~0_combout ;
wire \UART0|Selector46~1_combout ;
wire \UART0|Selector49~1_combout ;
wire \UART0|Selector4~1_combout ;
wire \UART0|nState~12_combout ;
wire \UART0|Selector7~0_combout ;
wire \UART0|Selector8~0_combout ;
wire \UART0|Selector7~1_combout ;
wire \UART0|nState.00010~q ;
wire \UART0|Selector47~1_combout ;
wire \UART0|cenState.00010~q ;
wire \UART0|Selector50~0_combout ;
wire \UART0|Selector6~2_combout ;
wire \UART0|Selector5~0_combout ;
wire \UART0|Selector5~1_combout ;
wire \UART0|nState.00000~q ;
wire \UART0|Selector45~0_combout ;
wire \UART0|Selector45~1_combout ;
wire \UART0|cenState.00000~q ;
wire \UART0|Selector4~0_combout ;
wire \UART0|Selector3~0_combout ;
wire \UART0|Selector2~0_combout ;
wire \UART0|Selector2~1_combout ;
wire \UART0|Selector49~0_combout ;
wire \UART0|Selector49~2_combout ;
wire \UART0|cenState.11111~q ;
wire \UART0|Selector47~0_combout ;
wire \UART0|Selector6~0_combout ;
wire \UART0|Selector6~1_combout ;
wire \UART0|nState.00001~q ;
wire \UART0|Selector46~0_combout ;
wire \UART0|Selector46~2_combout ;
wire \UART0|cenState.00001~q ;
wire \UART0|Selector43~0_combout ;
wire \UART0|Selector43~1_combout ;
wire \UART0|nCmdTx[1]~0_combout ;
wire \UART0|Selector52~1_combout ;
wire \UART0|RxUM0|RxBuff5[0]~feeder_combout ;
wire \UART0|RxUM0|Equal30~5_combout ;
wire \UART0|RxUM0|RxBuff5[1]~1_combout ;
wire \UART0|RxUM0|Selector11~0_combout ;
wire \UART0|RxUM0|ByteQuest[7]~1_combout ;
wire \UART0|RxUM0|ByteQuest[7]~2_combout ;
wire \UART0|RxUM0|ByteQuest[7]~3_combout ;
wire \UART0|RxUM0|RxBuff5[1]~feeder_combout ;
wire \UART0|RxUM0|Selector10~0_combout ;
wire \UART0|RxUM0|RxBuff5[2]~feeder_combout ;
wire \UART0|RxUM0|Selector9~0_combout ;
wire \UART0|RxUM0|RxBuff5[3]~feeder_combout ;
wire \UART0|RxUM0|Selector8~0_combout ;
wire \UART0|Mult0|mult_core|romout[0][8]~5_combout ;
wire \UART0|RxUM0|Selector5~0_combout ;
wire \UART0|RxUM0|ByteQuest[6]~feeder_combout ;
wire \UART0|RxUM0|RxBuff5[5]~feeder_combout ;
wire \UART0|RxUM0|Selector6~0_combout ;
wire \UART0|Mult0|mult_core|romout[0][7]~6_combout ;
wire \UART0|RxUM0|RxBuff5[4]~feeder_combout ;
wire \UART0|RxUM0|Selector7~0_combout ;
wire \UART0|Mult0|mult_core|romout[0][6]~7_combout ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \UART0|SendPhase~9_combout ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \UART0|Mult0|mult_core|romout[0][5]~8_combout ;
wire \UART0|RetrAdd[3]~feeder_combout ;
wire \UART0|StopAdd[2]~33_combout ;
wire \UART0|Add1~3 ;
wire \UART0|Add1~4_combout ;
wire \UART0|Add1~43_combout ;
wire \UART0|Add1~44_combout ;
wire \UART0|Add1~5 ;
wire \UART0|Add1~6_combout ;
wire \UART0|Add1~11_combout ;
wire \UART0|Add1~7 ;
wire \UART0|Add1~8_combout ;
wire \UART0|Add1~10_combout ;
wire \UART0|Add1~9 ;
wire \UART0|Add1~12_combout ;
wire \UART0|Add1~14_combout ;
wire \UART0|Add1~13 ;
wire \UART0|Add1~15_combout ;
wire \UART0|Add1~17_combout ;
wire \UART0|Add1~16 ;
wire \UART0|Add1~18_combout ;
wire \UART0|Add1~20_combout ;
wire \UART0|Add1~19 ;
wire \UART0|Add1~21_combout ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \UART0|Add1~23_combout ;
wire \UART0|Add1~22 ;
wire \UART0|Add1~24_combout ;
wire \UART0|Add1~26_combout ;
wire \UART0|Mult0|mult_core|romout[0][9]~4_combout ;
wire \UART0|RxUM0|RxBuff5[7]~feeder_combout ;
wire \UART0|RxUM0|Selector4~0_combout ;
wire \UART0|Mult0|mult_core|romout[1][5]~3_combout ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \UART0|StopAdd[3]~12 ;
wire \UART0|StopAdd[4]~14 ;
wire \UART0|StopAdd[5]~16 ;
wire \UART0|StopAdd[6]~18 ;
wire \UART0|StopAdd[7]~20 ;
wire \UART0|StopAdd[8]~22 ;
wire \UART0|StopAdd[9]~23_combout ;
wire \UART0|Add1~25 ;
wire \UART0|Add1~27_combout ;
wire \UART0|Add1~29_combout ;
wire \UART0|StopAdd[8]~21_combout ;
wire \UART0|Equal2~3_combout ;
wire \UART0|StopAdd[5]~15_combout ;
wire \UART0|StopAdd[4]~13_combout ;
wire \UART0|Equal2~1_combout ;
wire \UART0|StopAdd[6]~17_combout ;
wire \UART0|StopAdd[7]~19_combout ;
wire \UART0|Equal2~2_combout ;
wire \UART0|StopAdd[3]~11_combout ;
wire \UART0|Equal2~0_combout ;
wire \UART0|Equal2~4_combout ;
wire \UART0|Selector68~0_combout ;
wire \UART0|Selector69~1_combout ;
wire \UART0|Selector68~1_combout ;
wire \UART0|SendPhase.000~q ;
wire \UART0|Add1~2_combout ;
wire \UART0|Add1~42_combout ;
wire \UART0|Mult0|mult_core|romout[1][9]~9_combout ;
wire \UART0|Mult0|mult_core|romout[1][8]~10_combout ;
wire \UART0|Mult0|mult_core|romout[1][7]~0_combout ;
wire \UART0|Mult0|mult_core|romout[1][6]~1_combout ;
wire \UART0|Mult0|mult_core|romout[0][10]~2_combout ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \UART0|StopAdd[9]~24 ;
wire \UART0|StopAdd[10]~26 ;
wire \UART0|StopAdd[11]~28 ;
wire \UART0|StopAdd[12]~30 ;
wire \UART0|StopAdd[13]~31_combout ;
wire \UART0|Add1~28 ;
wire \UART0|Add1~30_combout ;
wire \UART0|Add1~32_combout ;
wire \UART0|Add1~31 ;
wire \UART0|Add1~33_combout ;
wire \UART0|Add1~35_combout ;
wire \UART0|Add1~34 ;
wire \UART0|Add1~36_combout ;
wire \UART0|Add1~38_combout ;
wire \UART0|Add1~37 ;
wire \UART0|Add1~39_combout ;
wire \UART0|Add1~41_combout ;
wire \UART0|StopAdd[12]~29_combout ;
wire \UART0|Equal2~6_combout ;
wire \UART0|StopAdd[11]~27_combout ;
wire \UART0|StopAdd[10]~25_combout ;
wire \UART0|Equal2~5_combout ;
wire \UART0|Equal2~7_combout ;
wire \UART0|Selector52~2_combout ;
wire \UART0|Selector52~3_combout ;
wire \UART0|TxUM0|StopSig~1_combout ;
wire \UART0|nCmdTx~3_combout ;
wire \UART0|Selector50~1_combout ;
wire \UART0|Selector50~2_combout ;
wire \UART0|Selector50~3_combout ;
wire \UART0|nCmdTx~1_combout ;
wire \UART0|Selector44~0_combout ;
wire \UART0|Selector53~1_combout ;
wire \UART0|Selector53~2_combout ;
wire \UART0|TxUM0|StopSig~0_combout ;
wire \UART0|TxUM0|StartSig~q ;
wire \UART0|TxUM0|Selector9~0_combout ;
wire \UART0|TxUM0|TrBr.0011~q ;
wire \UART0|TxUM0|Selector50~0_combout ;
wire \UART0|TxUM0|Startstate.0001~q ;
wire \UART0|TxUM0|Selector51~0_combout ;
wire \UART0|TxUM0|Startstate.0010~q ;
wire \UART0|TxUM0|Selector56~0_combout ;
wire \UART0|TxUM0|Startstate.1000~q ;
wire \UART0|TxUM0|Selector57~0_combout ;
wire \UART0|TxUM0|Startstate.1001~q ;
wire \UART0|TxUM0|Selector52~0_combout ;
wire \UART0|TxUM0|Startstate.0011~q ;
wire \UART0|TxUM0|Selector53~0_combout ;
wire \UART0|TxUM0|Startstate.0100~q ;
wire \UART0|TxUM0|Selector54~0_combout ;
wire \UART0|TxUM0|Startstate.0101~q ;
wire \UART0|TxUM0|Selector55~0_combout ;
wire \UART0|TxUM0|Startstate.0110~q ;
wire \UART0|TxUM0|Selector49~0_combout ;
wire \UART0|TxUM0|Startstate.0000~q ;
wire \UART0|TxUM0|Selector40~0_combout ;
wire \UART0|TxUM0|SigStart~q ;
wire \UART0|TxUM0|Selector3~0_combout ;
wire \UART0|TxUM0|PPRSig~q ;
wire \UART0|TxUM0|Selector5~0_combout ;
wire \UART0|TxUM0|TempSig~q ;
wire \UART0|TxUM0|Selector2~0_combout ;
wire \UART0|TxUM0|SendSig~q ;
wire \UART0|TxUM0|Selector15~0_combout ;
wire \UART0|TxUM0|Selector15~1_combout ;
wire \UART0|TxUM0|Selector15~2_combout ;
wire \UART0|TxUM0|Selector4~0_combout ;
wire \UART0|TxUM0|StopSig~q ;
wire \UART0|TxUM0|Selector15~3_combout ;
wire \UART0|TxUM0|Selector15~4_combout ;
wire \UART0|TxUM0|TrBr.1111~q ;
wire \UART0|TxUM0|Selector16~0_combout ;
wire \UART0|TxUM0|SigID~q ;
wire \UART0|TxUM0|Selector13~0_combout ;
wire \UART0|TxUM0|TrBr.0111~q ;
wire \UART0|TxUM0|Selector130~0_combout ;
wire \UART0|TxUM0|Tempstate.0001~q ;
wire \UART0|TxUM0|Selector131~0_combout ;
wire \UART0|TxUM0|Tempstate.0010~q ;
wire \UART0|TxUM0|Selector136~0_combout ;
wire \UART0|TxUM0|Tempstate.1000~q ;
wire \UART0|TxUM0|Selector137~0_combout ;
wire \UART0|TxUM0|Tempstate.1001~q ;
wire \UART0|TxUM0|Selector132~0_combout ;
wire \UART0|TxUM0|Tempstate.0011~q ;
wire \UART0|TxUM0|Selector133~0_combout ;
wire \UART0|TxUM0|Tempstate.0100~q ;
wire \UART0|TxUM0|Selector134~0_combout ;
wire \UART0|TxUM0|Tempstate.0101~q ;
wire \UART0|TxUM0|Selector135~0_combout ;
wire \UART0|TxUM0|Tempstate.0110~q ;
wire \UART0|TxUM0|Selector129~0_combout ;
wire \UART0|TxUM0|Tempstate.0000~q ;
wire \UART0|TxUM0|Selector120~0_combout ;
wire \UART0|TxUM0|SigTemp~q ;
wire \UART0|TxUM0|Selector12~0_combout ;
wire \UART0|TxUM0|TrBr.0110~q ;
wire \UART0|TxUM0|Selector116~0_combout ;
wire \UART0|TxUM0|Stopstate.0001~q ;
wire \UART0|TxUM0|Stopstate~15_combout ;
wire \UART0|TxUM0|Selector117~0_combout ;
wire \UART0|TxUM0|Selector117~1_combout ;
wire \UART0|TxUM0|Stopstate.0010~q ;
wire \UART0|TxUM0|Stopstate.0100~0_combout ;
wire \UART0|TxUM0|Stopstate.0100~q ;
wire \UART0|TxUM0|Selector118~0_combout ;
wire \UART0|TxUM0|Stopstate.0011~q ;
wire \UART0|TxUM0|Stopstate.0000~9_combout ;
wire \UART0|TxUM0|Stopstate.0000~8_combout ;
wire \UART0|TxUM0|Stopstate.0000~q ;
wire \UART0|TxUM0|Selector106~0_combout ;
wire \UART0|TxUM0|SigStop~q ;
wire \UART0|TxUM0|Selector11~0_combout ;
wire \UART0|TxUM0|TrBr.0101~q ;
wire \UART0|TxUM0|Selector68~0_combout ;
wire \UART0|TxUM0|PPRstate.00001~q ;
wire \UART0|TxUM0|Selector69~0_combout ;
wire \UART0|TxUM0|PPRstate.00010~q ;
wire \UART0|TxUM0|Selector70~0_combout ;
wire \UART0|TxUM0|PPRstate.00011~q ;
wire \UART0|TxUM0|Selector71~0_combout ;
wire \UART0|TxUM0|PPRstate.00100~q ;
wire \UART0|TxUM0|Selector72~0_combout ;
wire \UART0|TxUM0|PPRstate.00101~q ;
wire \UART0|TxUM0|Selector73~0_combout ;
wire \UART0|TxUM0|PPRstate.00110~q ;
wire \UART0|TxUM0|Selector74~0_combout ;
wire \UART0|TxUM0|PPRstate.00111~q ;
wire \UART0|TxUM0|Selector75~0_combout ;
wire \UART0|TxUM0|PPRstate.01000~q ;
wire \UART0|TxUM0|Selector76~0_combout ;
wire \UART0|TxUM0|PPRstate.01001~q ;
wire \UART0|TxUM0|Selector77~0_combout ;
wire \UART0|TxUM0|PPRstate.01010~q ;
wire \UART0|TxUM0|Selector78~0_combout ;
wire \UART0|TxUM0|PPRstate.01011~q ;
wire \UART0|TxUM0|Selector79~0_combout ;
wire \UART0|TxUM0|PPRstate.01100~q ;
wire \UART0|TxUM0|Selector80~0_combout ;
wire \UART0|TxUM0|PPRstate.01101~q ;
wire \UART0|TxUM0|Selector81~0_combout ;
wire \UART0|TxUM0|PPRstate.01110~q ;
wire \UART0|TxUM0|Selector82~0_combout ;
wire \UART0|TxUM0|PPRstate.01111~q ;
wire \UART0|TxUM0|Selector83~0_combout ;
wire \UART0|TxUM0|PPRstate.10000~q ;
wire \UART0|TxUM0|Selector84~0_combout ;
wire \UART0|TxUM0|PPRstate.10001~q ;
wire \UART0|TxUM0|Selector85~0_combout ;
wire \UART0|TxUM0|PPRstate.10010~q ;
wire \UART0|TxUM0|Selector86~0_combout ;
wire \UART0|TxUM0|PPRstate.10011~q ;
wire \UART0|TxUM0|Selector87~0_combout ;
wire \UART0|TxUM0|PPRstate.10100~q ;
wire \UART0|TxUM0|Selector67~0_combout ;
wire \UART0|TxUM0|PPRstate.00000~q ;
wire \UART0|TxUM0|Selector58~0_combout ;
wire \UART0|TxUM0|SigPPR~q ;
wire \UART0|TxUM0|Selector10~0_combout ;
wire \UART0|TxUM0|TrBr.0100~q ;
wire \UART0|TxUM0|Selector97~0_combout ;
wire \UART0|TxUM0|Sendstate.0000~q ;
wire \UART0|TxUM0|Selector98~0_combout ;
wire \UART0|TxUM0|Sendstate.0001~q ;
wire \UART0|TxUM0|Selector99~0_combout ;
wire \UART0|TxUM0|Sendstate.0010~q ;
wire \UART0|TxUM0|Selector100~0_combout ;
wire \UART0|TxUM0|Sendstate.0011~q ;
wire \UART0|TxUM0|Selector101~0_combout ;
wire \UART0|TxUM0|Sendstate.0100~q ;
wire \UART0|TxUM0|Selector102~0_combout ;
wire \UART0|TxUM0|Sendstate.0101~q ;
wire \UART0|TxUM0|Selector103~0_combout ;
wire \UART0|TxUM0|Sendstate.0110~q ;
wire \UART0|TxUM0|Selector104~0_combout ;
wire \UART0|TxUM0|Sendstate.0111~q ;
wire \UART0|TxUM0|Selector105~0_combout ;
wire \UART0|TxUM0|Sendstate.1000~q ;
wire \UART0|TxUM0|Selector88~0_combout ;
wire \UART0|TxUM0|SigSend~q ;
wire \UART0|TxUM0|Add6~0_combout ;
wire \UART0|TxUM0|Selector14~0_combout ;
wire \UART0|TxUM0|TrBr.1110~q ;
wire \UART0|TxUM0|TrBr.0000~0_combout ;
wire \UART0|TxUM0|TrBr.0000~q ;
wire \UART0|TxUM0|Sending~q ;
wire \UART0|Selector69~0_combout ;
wire \UART0|Selector69~2_combout ;
wire \UART0|SendPhase.001~q ;
wire \UART0|Data[0]~16_combout ;
wire \UART0|Selector8~1_combout ;
wire \UART0|Selector70~0_combout ;
wire \UART0|Selector8~2_combout ;
wire \UART0|nState.10000~q ;
wire \UART0|Selector48~0_combout ;
wire \UART0|cenState.10000~q ;
wire \UART0|nCmdTx~2_combout ;
wire \UART0|Selector42~0_combout ;
wire \UART0|Selector51~0_combout ;
wire \UART0|Selector51~1_combout ;
wire \UART0|Selector51~2_combout ;
wire \UART0|TxUM0|Selector0~0_combout ;
wire \UART0|TxUM0|IDSig~q ;
wire \UART0|TxUM0|Selector7~0_combout ;
wire \UART0|TxUM0|TrBr.0001~q ;
wire \UART0|TxUM0|Selector25~0_combout ;
wire \UART0|TxUM0|IDstate.0000~q ;
wire \UART0|TxUM0|Selector26~0_combout ;
wire \UART0|TxUM0|IDstate.0001~q ;
wire \UART0|TxUM0|Selector27~0_combout ;
wire \UART0|TxUM0|IDstate.0010~q ;
wire \UART0|TxUM0|Selector28~0_combout ;
wire \UART0|TxUM0|IDstate.0011~q ;
wire \UART0|TxUM0|Selector23~0_combout ;
wire \UART0|TxUM0|WideOr24~0_combout ;
wire \UART0|TxUM0|WideOr24~combout ;
wire \UART0|TxUM0|IDStart~q ;
wire \UART0|TxUM0|sstate.00~0_combout ;
wire \UART0|TxUM0|sstate.00~q ;
wire \UART0|TxUM0|WideOr34~combout ;
wire \UART0|TxUM0|StartStart~q ;
wire \UART0|TxUM0|StopStart~q ;
wire \UART0|TxUM0|WideOr51~0_combout ;
wire \UART0|TxUM0|WideOr51~1_combout ;
wire \UART0|TxUM0|WideOr51~2_combout ;
wire \UART0|TxUM0|PPRStart~q ;
wire \UART0|TxUM0|SendData[7]~0_combout ;
wire \UART0|TxUM0|SendStart~feeder_combout ;
wire \UART0|TxUM0|SendStart~q ;
wire \UART0|TxUM0|WideOr68~combout ;
wire \UART0|TxUM0|TempStart~q ;
wire \UART0|TxUM0|Add11~0_combout ;
wire \UART0|TxUM0|Selector139~2_combout ;
wire \UART0|TxUM0|Selector139~4_combout ;
wire \UART0|TxUM0|Selector141~0_combout ;
wire \UART0|TxUM0|sstate.11~q ;
wire \UART0|TxUM0|Selector139~5_combout ;
wire \UART0|TxUM0|Selector140~0_combout ;
wire \UART0|TxUM0|sstate.10~q ;
wire \UART0|TxUM0|Selector139~3_combout ;
wire \UART0|TxUM0|Selector139~6_combout ;
wire \UART0|TxUM0|sstate.01~q ;
wire \UART0|TxUM0|Starter~feeder_combout ;
wire \UART0|TxUM0|Starter~q ;
wire \UART0|TxUM0|Txer0|StarterDone~1_combout ;
wire \UART0|TxUM0|Txer0|StarterDone~q ;
wire \UART0|TxUM0|Txer0|Starter~0_combout ;
wire \UART0|TxUM0|Txer0|Starter~q ;
wire \UART0|TxUM0|Txer0|Selector0~0_combout ;
wire \UART0|TxUM0|Txer0|state.0000~q ;
wire \UART0|TxUM0|Selector123~0_combout ;
wire \UART0|TxUM0|Selector123~1_combout ;
wire \UART0|MemSlaver~2_combout ;
wire \UART0|MemSlaver[0]~feeder_combout ;
wire \UART0|WideOr1~0_combout ;
wire \UART0|MemSlaver[3]~1_combout ;
wire \UART0|MemSlaver[3]~feeder_combout ;
wire \SigP|Equal1~0_combout ;
wire \SigN|EncSig0|Z0|StartCheck~feeder_combout ;
wire \SigN|EncSig0|Z0|StartCheck~q ;
wire \SigN|EncSig0|Z0|StartOuter~0_combout ;
wire \SigN|EncSig0|Z0|StartOuter~q ;
wire \UART0|Equal4~0_combout ;
wire \UART0|always5~0_combout ;
wire \UART0|UseStart~q ;
wire \SigN|Start0|StartCheck~feeder_combout ;
wire \SigN|Start0|StartCheck~q ;
wire \SigN|Start0|StartOuter~0_combout ;
wire \SigN|Start0|StartOuter~q ;
wire \SigN|Selector1~0_combout ;
wire \SigN|ZCtr.01~q ;
wire \SigN|ZCtr.10~0_combout ;
wire \SigN|ZCtr.10~q ;
wire \SigP|always3~0_combout ;
wire \SigN|ZCtr.11~q ;
wire \SigN|Selector0~0_combout ;
wire \SigN|ZCtr.00~q ;
wire \SigN|AddA[9]~0_combout ;
wire \AIn~input_o ;
wire \ASig|q1~feeder_combout ;
wire \ASig|q1~q ;
wire \ASig|q2~feeder_combout ;
wire \ASig|q2~q ;
wire \ASig|q3~feeder_combout ;
wire \ASig|q3~q ;
wire \ASig|q4~feeder_combout ;
wire \ASig|q4~q ;
wire \ASig|q5~feeder_combout ;
wire \ASig|q5~q ;
wire \ASig|q6~feeder_combout ;
wire \ASig|q6~q ;
wire \ASig|q7~feeder_combout ;
wire \ASig|q7~q ;
wire \ASig|q8~feeder_combout ;
wire \ASig|q8~q ;
wire \comb_3|Selector1~0_combout ;
wire \comb_3|range.0111~q ;
wire \comb_3|Selector0~0_combout ;
wire \comb_3|Selector0~1_combout ;
wire \comb_3|range.0000~q ;
wire \comb_3|range~15_combout ;
wire \comb_3|range.0001~q ;
wire \comb_3|range~14_combout ;
wire \comb_3|range.0010~q ;
wire \comb_3|range~13_combout ;
wire \comb_3|range.0011~q ;
wire \comb_3|range~12_combout ;
wire \comb_3|range.0100~q ;
wire \comb_3|Qout~0_combout ;
wire \comb_3|Qout~q ;
wire \SigP|EncSig0|A0|StartCheck~feeder_combout ;
wire \SigP|EncSig0|A0|StartCheck~q ;
wire \SigP|EncSig0|A0|StartOuter~0_combout ;
wire \SigP|EncSig0|A0|StartOuter~q ;
wire \SigP|Add2~0_combout ;
wire \SigP|AddA~2_combout ;
wire \SigP|AEn~0_combout ;
wire \SigP|AddHolderA~0_combout ;
wire \SigP|AddHolderA~q ;
wire \SigP|AddA[1]~1_combout ;
wire \SigP|Add2~1 ;
wire \SigP|Add2~2_combout ;
wire \SigP|AddA~3_combout ;
wire \SigP|Add2~3 ;
wire \SigP|Add2~4_combout ;
wire \SigP|AddA~4_combout ;
wire \SigP|Add2~5 ;
wire \SigP|Add2~6_combout ;
wire \SigP|AddA~5_combout ;
wire \SigP|Add2~7 ;
wire \SigP|Add2~8_combout ;
wire \SigP|AddA~6_combout ;
wire \SigP|Add2~9 ;
wire \SigP|Add2~10_combout ;
wire \SigP|AddA~7_combout ;
wire \SigP|Add2~11 ;
wire \SigP|Add2~12_combout ;
wire \SigP|AddA~8_combout ;
wire \SigP|Add2~13 ;
wire \SigP|Add2~14_combout ;
wire \SigP|AddA~9_combout ;
wire \SigP|Add2~15 ;
wire \SigP|Add2~16_combout ;
wire \SigP|AddA~10_combout ;
wire \SigP|Add2~17 ;
wire \SigP|Add2~18_combout ;
wire \SigP|AddA~11_combout ;
wire \SigP|Add2~19 ;
wire \SigP|Add2~20_combout ;
wire \SigP|AddA~12_combout ;
wire \SigP|Add2~21 ;
wire \SigP|Add2~22_combout ;
wire \SigP|AddA~13_combout ;
wire \SigP|Add2~23 ;
wire \SigP|Add2~24_combout ;
wire \SigP|AddA~14_combout ;
wire \SigP|Add2~25 ;
wire \SigP|Add2~26_combout ;
wire \SigP|AddA~0_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \SigP|Equal0~0_combout ;
wire \SigN|AddB[9]~0_combout ;
wire \BIn~input_o ;
wire \BSig|q1~feeder_combout ;
wire \BSig|q1~q ;
wire \BSig|q2~feeder_combout ;
wire \BSig|q2~q ;
wire \BSig|q3~feeder_combout ;
wire \BSig|q3~q ;
wire \BSig|q4~feeder_combout ;
wire \BSig|q4~q ;
wire \BSig|q5~feeder_combout ;
wire \BSig|q5~q ;
wire \BSig|q6~feeder_combout ;
wire \BSig|q6~q ;
wire \BSig|q7~feeder_combout ;
wire \BSig|q7~q ;
wire \BSig|q8~feeder_combout ;
wire \BSig|q8~q ;
wire \comb_4|Selector1~0_combout ;
wire \comb_4|range.0111~q ;
wire \comb_4|Selector0~0_combout ;
wire \comb_4|Selector0~1_combout ;
wire \comb_4|range.0000~q ;
wire \comb_4|range~15_combout ;
wire \comb_4|range.0001~q ;
wire \comb_4|range~14_combout ;
wire \comb_4|range.0010~q ;
wire \comb_4|range~13_combout ;
wire \comb_4|range.0011~q ;
wire \comb_4|range~12_combout ;
wire \comb_4|range.0100~q ;
wire \comb_4|Qout~0_combout ;
wire \comb_4|Qout~q ;
wire \SigP|EncSig0|B0|StartCheck~feeder_combout ;
wire \SigP|EncSig0|B0|StartCheck~q ;
wire \SigP|EncSig0|B0|StartOuter~0_combout ;
wire \SigP|EncSig0|B0|StartOuter~q ;
wire \SigP|Add3~0_combout ;
wire \SigP|AddB~2_combout ;
wire \SigP|BEn~0_combout ;
wire \SigP|AddHolderB~0_combout ;
wire \SigP|AddHolderB~q ;
wire \SigP|AddB[0]~1_combout ;
wire \SigP|Add3~1 ;
wire \SigP|Add3~2_combout ;
wire \SigP|AddB~3_combout ;
wire \SigP|Add3~3 ;
wire \SigP|Add3~4_combout ;
wire \SigP|AddB~4_combout ;
wire \SigP|Add3~5 ;
wire \SigP|Add3~6_combout ;
wire \SigP|AddB~5_combout ;
wire \SigP|Add3~7 ;
wire \SigP|Add3~8_combout ;
wire \SigP|AddB~6_combout ;
wire \SigP|Add3~9 ;
wire \SigP|Add3~10_combout ;
wire \SigP|AddB~7_combout ;
wire \SigP|Add3~11 ;
wire \SigP|Add3~12_combout ;
wire \SigP|AddB~8_combout ;
wire \SigP|Add3~13 ;
wire \SigP|Add3~14_combout ;
wire \SigP|AddB~9_combout ;
wire \SigP|Add3~15 ;
wire \SigP|Add3~16_combout ;
wire \SigP|AddB~10_combout ;
wire \SigP|Add3~17 ;
wire \SigP|Add3~18_combout ;
wire \SigP|AddB~11_combout ;
wire \SigP|Add3~19 ;
wire \SigP|Add3~20_combout ;
wire \SigP|AddB~12_combout ;
wire \SigP|Add3~21 ;
wire \SigP|Add3~22_combout ;
wire \SigP|AddB~13_combout ;
wire \SigP|Add3~23 ;
wire \SigP|Add3~24_combout ;
wire \SigP|AddB~14_combout ;
wire \SigP|Add3~25 ;
wire \SigP|Add3~26_combout ;
wire \SigP|AddB~0_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \SigP|qOut[27]~0_combout ;
wire \SigP|AEn~q ;
wire \rset0|reset~clkctrl_outclk ;
wire \SigN|Add1~0_combout ;
wire \SigN|Selector50~0_combout ;
wire \SigN|Add1~1 ;
wire \SigN|Add1~2_combout ;
wire \SigN|Selector49~0_combout ;
wire \SigN|Add1~3 ;
wire \SigN|Add1~4_combout ;
wire \SigN|Selector48~0_combout ;
wire \SigN|Add1~5 ;
wire \SigN|Add1~6_combout ;
wire \SigN|Selector47~0_combout ;
wire \SigN|Add1~7 ;
wire \SigN|Add1~8_combout ;
wire \SigN|Selector46~0_combout ;
wire \SigN|Add1~9 ;
wire \SigN|Add1~10_combout ;
wire \SigN|Selector45~0_combout ;
wire \SigN|Add1~11 ;
wire \SigN|Add1~12_combout ;
wire \SigN|Selector44~0_combout ;
wire \SigN|Add1~13 ;
wire \SigN|Add1~14_combout ;
wire \SigN|Selector43~0_combout ;
wire \SigN|Add1~15 ;
wire \SigN|Add1~16_combout ;
wire \SigN|Selector42~0_combout ;
wire \SigN|Add1~17 ;
wire \SigN|Add1~18_combout ;
wire \SigN|Selector41~0_combout ;
wire \SigN|Add1~19 ;
wire \SigN|Add1~20_combout ;
wire \SigN|Selector40~0_combout ;
wire \SigN|Add1~21 ;
wire \SigN|Add1~22_combout ;
wire \SigN|Selector39~0_combout ;
wire \SigN|Add1~23 ;
wire \SigN|Add1~24_combout ;
wire \SigN|Selector38~0_combout ;
wire \SigN|Add1~25 ;
wire \SigN|Add1~26_combout ;
wire \SigN|Selector37~0_combout ;
wire \SigN|Add1~27 ;
wire \SigN|Add1~28_combout ;
wire \SigN|Selector36~0_combout ;
wire \SigN|Add1~29 ;
wire \SigN|Add1~30_combout ;
wire \SigN|Selector35~0_combout ;
wire \SigN|Add1~31 ;
wire \SigN|Add1~32_combout ;
wire \SigN|Selector34~0_combout ;
wire \SigN|Add1~33 ;
wire \SigN|Add1~34_combout ;
wire \SigN|Selector33~0_combout ;
wire \SigN|Add1~35 ;
wire \SigN|Add1~36_combout ;
wire \SigN|Selector32~0_combout ;
wire \SigN|Add1~37 ;
wire \SigN|Add1~38_combout ;
wire \SigN|Selector31~0_combout ;
wire \SigN|Add1~39 ;
wire \SigN|Add1~40_combout ;
wire \SigN|Selector30~0_combout ;
wire \SigN|Add1~41 ;
wire \SigN|Add1~42_combout ;
wire \SigN|Selector29~0_combout ;
wire \SigN|Add1~43 ;
wire \SigN|Add1~44_combout ;
wire \SigN|Selector28~0_combout ;
wire \SigN|Add1~45 ;
wire \SigN|Add1~46_combout ;
wire \SigN|Selector27~0_combout ;
wire \SigN|Add1~47 ;
wire \SigN|Add1~48_combout ;
wire \SigN|Selector26~0_combout ;
wire \SigN|Add1~49 ;
wire \SigN|Add1~50_combout ;
wire \SigN|Selector25~0_combout ;
wire \SigN|Add1~51 ;
wire \SigN|Add1~52_combout ;
wire \SigN|Selector24~0_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \SigP|BEn~q ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \SigP|qOut~15_combout ;
wire \SigP|qOut~16_combout ;
wire \UART0|MemSlaver~0_combout ;
wire \UART0|Data[10]~13_combout ;
wire \UART0|Selector38~1_combout ;
wire \SigN|EncSig0|B0|StartCheck~0_combout ;
wire \SigN|EncSig0|B0|StartCheck~q ;
wire \SigN|EncSig0|B0|StartOuter~0_combout ;
wire \SigN|EncSig0|B0|StartOuter~q ;
wire \SigN|Add3~0_combout ;
wire \SigN|AddB~3_combout ;
wire \SigN|BEn~0_combout ;
wire \SigN|AddHolderB~0_combout ;
wire \SigN|AddHolderB~q ;
wire \SigN|AddB[9]~2_combout ;
wire \SigN|Add3~1 ;
wire \SigN|Add3~2_combout ;
wire \SigN|AddB~4_combout ;
wire \SigN|Add3~3 ;
wire \SigN|Add3~4_combout ;
wire \SigN|AddB~5_combout ;
wire \SigN|Add3~5 ;
wire \SigN|Add3~6_combout ;
wire \SigN|AddB~6_combout ;
wire \SigN|Add3~7 ;
wire \SigN|Add3~8_combout ;
wire \SigN|AddB~7_combout ;
wire \SigN|Add3~9 ;
wire \SigN|Add3~10_combout ;
wire \SigN|AddB~8_combout ;
wire \SigN|Add3~11 ;
wire \SigN|Add3~12_combout ;
wire \SigN|AddB~9_combout ;
wire \SigN|Add3~13 ;
wire \SigN|Add3~14_combout ;
wire \SigN|AddB~10_combout ;
wire \SigN|Add3~15 ;
wire \SigN|Add3~16_combout ;
wire \SigN|AddB~11_combout ;
wire \SigN|Add3~17 ;
wire \SigN|Add3~18_combout ;
wire \SigN|AddB~12_combout ;
wire \SigN|Add3~19 ;
wire \SigN|Add3~20_combout ;
wire \SigN|AddB~13_combout ;
wire \SigN|Add3~21 ;
wire \SigN|Add3~22_combout ;
wire \SigN|AddB~14_combout ;
wire \SigN|Add3~23 ;
wire \SigN|Add3~24_combout ;
wire \SigN|AddB~15_combout ;
wire \SigN|Add3~25 ;
wire \SigN|Add3~26_combout ;
wire \SigN|AddB~1_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \SigN|EncSig0|A0|StartCheck~0_combout ;
wire \SigN|EncSig0|A0|StartCheck~q ;
wire \SigN|EncSig0|A0|StartOuter~0_combout ;
wire \SigN|EncSig0|A0|StartOuter~q ;
wire \SigN|Add2~0_combout ;
wire \SigN|AddA~3_combout ;
wire \SigN|AEn~0_combout ;
wire \SigN|AddHolderA~0_combout ;
wire \SigN|AddHolderA~q ;
wire \SigN|AddA[9]~2_combout ;
wire \SigN|Add2~1 ;
wire \SigN|Add2~2_combout ;
wire \SigN|AddA~4_combout ;
wire \SigN|Add2~3 ;
wire \SigN|Add2~4_combout ;
wire \SigN|AddA~5_combout ;
wire \SigN|Add2~5 ;
wire \SigN|Add2~6_combout ;
wire \SigN|AddA~6_combout ;
wire \SigN|Add2~7 ;
wire \SigN|Add2~8_combout ;
wire \SigN|AddA~7_combout ;
wire \SigN|Add2~9 ;
wire \SigN|Add2~10_combout ;
wire \SigN|AddA~8_combout ;
wire \SigN|Add2~11 ;
wire \SigN|Add2~12_combout ;
wire \SigN|AddA~9_combout ;
wire \SigN|Add2~13 ;
wire \SigN|Add2~14_combout ;
wire \SigN|AddA~10_combout ;
wire \SigN|Add2~15 ;
wire \SigN|Add2~16_combout ;
wire \SigN|AddA~11_combout ;
wire \SigN|Add2~17 ;
wire \SigN|Add2~18_combout ;
wire \SigN|AddA~12_combout ;
wire \SigN|Add2~19 ;
wire \SigN|Add2~20_combout ;
wire \SigN|AddA~13_combout ;
wire \SigN|Add2~21 ;
wire \SigN|Add2~22_combout ;
wire \SigN|AddA~14_combout ;
wire \SigN|Add2~23 ;
wire \SigN|Add2~24_combout ;
wire \SigN|AddA~15_combout ;
wire \SigN|Add2~25 ;
wire \SigN|Add2~26_combout ;
wire \SigN|AddA~1_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \SigN|qOut[25]~0_combout ;
wire \SigN|BEn~q ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \SigN|AEn~q ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \SigN|qOut~15_combout ;
wire \SigN|qOut~16_combout ;
wire \UART0|Selector38~2_combout ;
wire \SigP|ZCount~8_combout ;
wire \SigP|ZCount[3]~1_combout ;
wire \UART0|Selector38~0_combout ;
wire \UART0|Selector38~3_combout ;
wire \UART0|Data[0]~14_combout ;
wire \UART0|Data[0]~15_combout ;
wire \UART0|Data[0]~21_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a42 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \SigN|qOut~11_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a42 ;
wire \SigN|qOut~12_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a42 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a42 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \SigP|qOut~11_combout ;
wire \SigP|qOut~12_combout ;
wire \UART0|Selector30~0_combout ;
wire \UART0|Selector30~1_combout ;
wire \UART0|Selector9~0_combout ;
wire \SigP|ZCount~6_combout ;
wire \UART0|Selector30~2_combout ;
wire \UART0|TxUM0|Selector126~0_combout ;
wire \UART0|TxUM0|Selector126~1_combout ;
wire \UART0|TxUM0|TempData[4]~0_combout ;
wire \UART0|TxUM0|TempData[4]~1_combout ;
wire \UART0|TxUM0|Selector18~0_combout ;
wire \UART0|TxUM0|Selector18~1_combout ;
wire \UART0|TxUM0|Selector18~2_combout ;
wire \UART0|TxUM0|Selector22~0_combout ;
wire \UART0|Data[0]~20_combout ;
wire \SigP|ZCount~12_combout ;
wire \UART0|Selector10~0_combout ;
wire \UART0|Data[1]~9_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \SigN|qOut~23_combout ;
wire \SigN|qOut~24_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \SigP|qOut~23_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \SigP|qOut~24_combout ;
wire \UART0|Selector39~0_combout ;
wire \SigP|ZCount~9_combout ;
wire \UART0|Data[9]~7_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \SigN|qOut~17_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a41 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a41 ;
wire \SigN|qOut~18_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a41 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a41 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \SigP|qOut~17_combout ;
wire \SigP|qOut~18_combout ;
wire \UART0|Selector31~0_combout ;
wire \UART0|Selector31~1_combout ;
wire \UART0|TxUM0|Selector127~0_combout ;
wire \UART0|TxUM0|Selector127~1_combout ;
wire \UART0|TxUM0|Selector23~1_combout ;
wire \SigP|ZCount~14_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a40 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \SigN|qOut~27_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a40 ;
wire \SigN|qOut~28_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \SigP|qOut~27_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a40 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a40 ;
wire \SigP|qOut~28_combout ;
wire \UART0|Selector32~0_combout ;
wire \UART0|Selector32~1_combout ;
wire \UART0|Selector32~2_combout ;
wire \SigP|ZCount~16_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \SigP|qOut~31_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \SigP|qOut~32_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \SigN|qOut~31_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \SigN|qOut~32_combout ;
wire \UART0|Selector40~0_combout ;
wire \UART0|Selector40~1_combout ;
wire \UART0|TxUM0|Selector128~0_combout ;
wire \UART0|TxUM0|Selector24~0_combout ;
wire \UART0|TxUM0|Add12~1 ;
wire \UART0|TxUM0|Add12~3 ;
wire \UART0|TxUM0|Add12~4_combout ;
wire \UART0|TxUM0|Selector64~0_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a50 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \SigN|qOut~9_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a50 ;
wire \SigN|qOut~10_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a50 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a50 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \SigP|qOut~9_combout ;
wire \SigP|qOut~10_combout ;
wire \UART0|Data[23]~19_combout ;
wire \UART0|Data[23]~18_combout ;
wire \SigP|ZCount~5_combout ;
wire \UART0|Selector22~0_combout ;
wire \UART0|Selector22~1_combout ;
wire \UART0|Selector22~combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a58 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a58 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \SigN|qOut~13_combout ;
wire \SigN|qOut~14_combout ;
wire \SigP|ZCount~7_combout ;
wire \UART0|Selector14~0_combout ;
wire \UART0|Selector14~1_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a58 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a58 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \SigP|qOut~13_combout ;
wire \SigP|qOut~14_combout ;
wire \UART0|Selector14~combout ;
wire \UART0|TxUM0|Selector64~1_combout ;
wire \SigP|Add0~0_combout ;
wire \SigP|Selector18~0_combout ;
wire \SigP|Add0~1 ;
wire \SigP|Add0~2_combout ;
wire \SigP|Selector17~0_combout ;
wire \SigP|Add0~3 ;
wire \SigP|Add0~4_combout ;
wire \SigP|Selector16~0_combout ;
wire \SigP|Add0~5 ;
wire \SigP|Add0~6_combout ;
wire \SigP|Selector15~0_combout ;
wire \SigP|Add0~7 ;
wire \SigP|Add0~8_combout ;
wire \SigP|Selector14~0_combout ;
wire \SigP|Add0~9 ;
wire \SigP|Add0~10_combout ;
wire \SigP|Selector13~0_combout ;
wire \SigP|Add0~11 ;
wire \SigP|Add0~12_combout ;
wire \SigP|Selector12~0_combout ;
wire \SigP|Add0~13 ;
wire \SigP|Add0~14_combout ;
wire \SigP|Selector11~0_combout ;
wire \SigP|Add0~15 ;
wire \SigP|Add0~16_combout ;
wire \SigP|Selector10~0_combout ;
wire \SigP|Add0~17 ;
wire \SigP|Add0~18_combout ;
wire \SigP|Selector9~0_combout ;
wire \SigP|Add0~19 ;
wire \SigP|Add0~20_combout ;
wire \SigP|Selector8~0_combout ;
wire \SigP|PPROut[10]~feeder_combout ;
wire \UART0|PPR~3_combout ;
wire \SigP|DoneSig~feeder_combout ;
wire \SigP|DoneSig~q ;
wire \UART0|Selector1~0_combout ;
wire \UART0|readPPR.01~q ;
wire \UART0|readPPR~5_combout ;
wire \UART0|readPPR.10~q ;
wire \UART0|PPR[7]~1_combout ;
wire \SigP|PPROut[2]~feeder_combout ;
wire \UART0|PPR~4_combout ;
wire \UART0|TxUM0|Selector64~2_combout ;
wire \UART0|TxUM0|Selector64~3_combout ;
wire \UART0|TxUM0|PPRData[4]~1_combout ;
wire \UART0|TxUM0|PPRData[4]~0_combout ;
wire \UART0|TxUM0|PPRData[4]~2_combout ;
wire \UART0|TxUM0|PPRData[4]~3_combout ;
wire \UART0|TxUM0|Selector48~0_combout ;
wire \UART0|TxUM0|Selector47~0_combout ;
wire \SigP|PPROut[9]~feeder_combout ;
wire \UART0|PPR~5_combout ;
wire \SigP|PPROut[1]~feeder_combout ;
wire \UART0|PPR~6_combout ;
wire \UART0|TxUM0|Selector65~2_combout ;
wire \SigP|ZCount~10_combout ;
wire \UART0|Data[17]~8_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a49 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \SigP|qOut~19_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a49 ;
wire \SigP|qOut~20_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a49 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \SigN|qOut~19_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a49 ;
wire \SigN|qOut~20_combout ;
wire \UART0|Selector23~0_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a57 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \SigP|qOut~21_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a57 ;
wire \SigP|qOut~22_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a57 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a57 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \SigN|qOut~21_combout ;
wire \SigN|qOut~22_combout ;
wire \SigP|ZCount~11_combout ;
wire \UART0|Selector15~0_combout ;
wire \UART0|Selector15~1_combout ;
wire \UART0|Selector15~combout ;
wire \UART0|TxUM0|Selector65~1_combout ;
wire \UART0|TxUM0|Selector65~0_combout ;
wire \UART0|TxUM0|Selector65~3_combout ;
wire \SigP|PPROut[8]~feeder_combout ;
wire \UART0|PPR~7_combout ;
wire \SigP|PPROut[0]~feeder_combout ;
wire \UART0|PPR~8_combout ;
wire \UART0|TxUM0|Selector66~2_combout ;
wire \UART0|TxUM0|Selector60~0_combout ;
wire \UART0|TxUM0|Selector66~0_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a56 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a56 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \SigP|qOut~29_combout ;
wire \SigP|qOut~30_combout ;
wire \SigP|ZCount~15_combout ;
wire \UART0|Selector16~0_combout ;
wire \UART0|Selector16~1_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a56 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a56 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \SigN|qOut~29_combout ;
wire \SigN|qOut~30_combout ;
wire \UART0|Selector16~combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \SigN|qOut~25_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a48 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a48 ;
wire \SigN|qOut~26_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \SigP|qOut~25_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a48 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a48 ;
wire \SigP|qOut~26_combout ;
wire \UART0|Selector24~0_combout ;
wire \UART0|Data[16]~10_combout ;
wire \SigP|ZCount~13_combout ;
wire \UART0|Selector24~1_combout ;
wire \UART0|TxUM0|Selector66~1_combout ;
wire \UART0|TxUM0|Selector66~3_combout ;
wire \UART0|TxUM0|Selector48~1_combout ;
wire \UART0|TxUM0|Selector48~2_combout ;
wire \UART0|TxUM0|Add13~1 ;
wire \UART0|TxUM0|Add13~3 ;
wire \UART0|TxUM0|Add13~4_combout ;
wire \UART0|TxUM0|Add12~2_combout ;
wire \UART0|TxUM0|Add13~2_combout ;
wire \UART0|TxUM0|Add13~0_combout ;
wire \UART0|TxUM0|Add12~0_combout ;
wire \UART0|TxUM0|Add14~1 ;
wire \UART0|TxUM0|Add14~3 ;
wire \UART0|TxUM0|Add14~4_combout ;
wire \UART0|TxUM0|SendData[7]~2_combout ;
wire \UART0|TxUM0|SendData[7]~1_combout ;
wire \UART0|TxUM0|Selector94~0_combout ;
wire \UART0|TxUM0|Selector94~1_combout ;
wire \UART0|TxUM0|Selector94~2_combout ;
wire \UART0|TxUM0|SendData[7]~3_combout ;
wire \UART0|TxUM0|SendData[7]~4_combout ;
wire \UART0|TxUM0|Selector114~0_combout ;
wire \UART0|TxUM0|Selector113~2_combout ;
wire \UART0|TxUM0|Selector95~0_combout ;
wire \UART0|TxUM0|Selector95~1_combout ;
wire \UART0|TxUM0|Selector95~2_combout ;
wire \UART0|TxUM0|Selector96~0_combout ;
wire \UART0|TxUM0|Selector96~1_combout ;
wire \UART0|TxUM0|Selector96~2_combout ;
wire \UART0|TxUM0|Selector114~1_combout ;
wire \UART0|TxUM0|Add15~1 ;
wire \UART0|TxUM0|Add15~3 ;
wire \UART0|TxUM0|Add15~4_combout ;
wire \UART0|TxUM0|Add14~2_combout ;
wire \UART0|TxUM0|Add15~2_combout ;
wire \UART0|TxUM0|Add15~0_combout ;
wire \UART0|TxUM0|Add14~0_combout ;
wire \UART0|TxUM0|SData[0]~1 ;
wire \UART0|TxUM0|SData[1]~3 ;
wire \UART0|TxUM0|SData[2]~4_combout ;
wire \SigP|ZCount~4_combout ;
wire \SigN|Add1~53 ;
wire \SigN|Add1~54_combout ;
wire \SigN|Selector23~0_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \SigN|qOut~7_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \SigN|qOut~8_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \SigP|qOut~7_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \SigP|qOut~8_combout ;
wire \UART0|Selector37~0_combout ;
wire \UART0|Selector37~1_combout ;
wire \UART0|Selector37~2_combout ;
wire \SigP|ZCount~0_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a43 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a43 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \SigP|qOut~1_combout ;
wire \SigP|qOut~2_combout ;
wire \UART0|Selector29~0_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a43 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \SigN|qOut~1_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a43 ;
wire \SigN|qOut~2_combout ;
wire \UART0|Selector29~1_combout ;
wire \UART0|Selector29~2_combout ;
wire \UART0|TxUM0|Selector125~0_combout ;
wire \UART0|TxUM0|Selector125~1_combout ;
wire \UART0|TxUM0|Selector21~0_combout ;
wire \UART0|TxUM0|Add12~5 ;
wire \UART0|TxUM0|Add12~6_combout ;
wire \UART0|TxUM0|Selector63~0_combout ;
wire \SigP|Add0~21 ;
wire \SigP|Add0~22_combout ;
wire \SigP|Selector7~0_combout ;
wire \SigP|PPROut[11]~feeder_combout ;
wire \UART0|PPR~0_combout ;
wire \SigP|PPROut[3]~feeder_combout ;
wire \UART0|PPR~2_combout ;
wire \UART0|TxUM0|Selector63~2_combout ;
wire \UART0|TxUM0|Selector61~0_combout ;
wire \SigP|ZCount~3_combout ;
wire \UART0|Selector13~0_combout ;
wire \UART0|Selector13~1_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a59 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a59 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \SigN|qOut~5_combout ;
wire \SigN|qOut~6_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a59 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a59 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \SigP|qOut~5_combout ;
wire \SigP|qOut~6_combout ;
wire \UART0|Selector13~combout ;
wire \SigP|ZCount~2_combout ;
wire \UART0|Selector21~0_combout ;
wire \UART0|Selector21~1_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a51 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a51 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \SigP|qOut~3_combout ;
wire \SigP|qOut~4_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a51 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a51 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \SigN|qOut~3_combout ;
wire \SigN|qOut~4_combout ;
wire \UART0|Selector21~combout ;
wire \UART0|TxUM0|Selector63~1_combout ;
wire \UART0|TxUM0|Selector63~3_combout ;
wire \UART0|TxUM0|Selector45~0_combout ;
wire \UART0|TxUM0|Add13~5 ;
wire \UART0|TxUM0|Add13~6_combout ;
wire \UART0|TxUM0|Add14~5 ;
wire \UART0|TxUM0|Add14~6_combout ;
wire \UART0|TxUM0|Selector93~0_combout ;
wire \UART0|TxUM0|Selector93~1_combout ;
wire \UART0|TxUM0|Selector93~2_combout ;
wire \UART0|TxUM0|Add15~5 ;
wire \UART0|TxUM0|Add15~6_combout ;
wire \UART0|TxUM0|SData[2]~5 ;
wire \UART0|TxUM0|SData[3]~6_combout ;
wire \UART0|TxUM0|Txer0|Selector11~0_combout ;
wire \UART0|TxUM0|SData[1]~2_combout ;
wire \UART0|TxUM0|SData[0]~0_combout ;
wire \UART0|TxUM0|Txer0|Selector11~2_combout ;
wire \SigN|Add1~55 ;
wire \SigN|Add1~56_combout ;
wire \SigN|Selector22~0_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a52 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a52 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \SigN|qOut~49_combout ;
wire \SigN|qOut~50_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a52 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a52 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \SigP|qOut~49_combout ;
wire \SigP|qOut~50_combout ;
wire \SigP|ZCount~25_combout ;
wire \UART0|Selector20~0_combout ;
wire \UART0|Selector20~1_combout ;
wire \UART0|Selector20~combout ;
wire \SigP|ZCount~28_combout ;
wire \UART0|Data[4]~6_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \SigP|qOut~55_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \SigP|qOut~56_combout ;
wire \UART0|Selector36~0_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \SigN|qOut~55_combout ;
wire \SigN|qOut~56_combout ;
wire \UART0|Selector36~1_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a60 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \SigN|qOut~53_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a60 ;
wire \SigN|qOut~54_combout ;
wire \SigP|ZCount~27_combout ;
wire \UART0|Selector12~0_combout ;
wire \UART0|Selector12~1_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a60 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \SigP|qOut~53_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a60 ;
wire \SigP|qOut~54_combout ;
wire \UART0|Selector12~combout ;
wire \SigP|ZCount~26_combout ;
wire \UART0|Data[12]~5_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \SigP|qOut~51_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a44 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a44 ;
wire \SigP|qOut~52_combout ;
wire \UART0|Selector28~0_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \SigN|qOut~51_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a44 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a44 ;
wire \SigN|qOut~52_combout ;
wire \UART0|Selector28~1_combout ;
wire \UART0|TxUM0|Selector92~0_combout ;
wire \UART0|TxUM0|Selector92~1_combout ;
wire \UART0|TxUM0|Selector92~2_combout ;
wire \UART0|TxUM0|Add15~7 ;
wire \UART0|TxUM0|Add15~8_combout ;
wire \UART0|TxUM0|Selector124~0_combout ;
wire \UART0|TxUM0|Add12~7 ;
wire \UART0|TxUM0|Add12~8_combout ;
wire \SigP|Add0~23 ;
wire \SigP|Add0~24_combout ;
wire \SigP|Selector6~0_combout ;
wire \SigP|PPROut[12]~feeder_combout ;
wire \UART0|PPR~13_combout ;
wire \SigP|PPROut[4]~feeder_combout ;
wire \UART0|PPR~14_combout ;
wire \UART0|TxUM0|Selector62~2_combout ;
wire \UART0|TxUM0|Selector62~0_combout ;
wire \UART0|TxUM0|Selector62~1_combout ;
wire \UART0|TxUM0|Selector62~3_combout ;
wire \UART0|TxUM0|Add13~7 ;
wire \UART0|TxUM0|Add13~8_combout ;
wire \UART0|TxUM0|Add14~7 ;
wire \UART0|TxUM0|Add14~8_combout ;
wire \UART0|TxUM0|SData[3]~7 ;
wire \UART0|TxUM0|SData[4]~8_combout ;
wire \SigP|ZCount~29_combout ;
wire \SigN|Add1~57 ;
wire \SigN|Add1~58_combout ;
wire \SigN|Selector21~0_combout ;
wire \SigN|Add1~59 ;
wire \SigN|Add1~60_combout ;
wire \SigN|Selector20~0_combout ;
wire \SigN|Add1~61 ;
wire \SigN|Add1~62_combout ;
wire \SigN|Selector19~0_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a47 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \SigP|qOut~57_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a47 ;
wire \SigP|qOut~58_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \SigN|qOut~57_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a47 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a47 ;
wire \SigN|qOut~58_combout ;
wire \UART0|Selector25~0_combout ;
wire \UART0|Selector25~1_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \SigN|qOut~63_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \SigN|qOut~64_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \SigP|qOut~63_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \SigP|qOut~64_combout ;
wire \UART0|Selector33~0_combout ;
wire \UART0|Selector33~1_combout ;
wire \SigP|ZCount~32_combout ;
wire \UART0|Selector33~2_combout ;
wire \UART0|TxUM0|Selector121~0_combout ;
wire \UART0|TxUM0|Selector18~3_combout ;
wire \UART0|TxUM0|Selector18~4_combout ;
wire \SigP|ZCount~18_combout ;
wire \UART0|Data[14]~1_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a46 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a46 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \SigN|qOut~35_combout ;
wire \SigN|qOut~36_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a46 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \SigP|qOut~35_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a46 ;
wire \SigP|qOut~36_combout ;
wire \UART0|Selector26~0_combout ;
wire \SigP|ZCount~20_combout ;
wire \UART0|Data[6]~3_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \SigP|qOut~39_combout ;
wire \SigP|qOut~40_combout ;
wire \UART0|Selector34~0_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \SigN|qOut~39_combout ;
wire \SigN|qOut~40_combout ;
wire \UART0|Selector34~1_combout ;
wire \UART0|TxUM0|Selector122~0_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \SigP|qOut~47_combout ;
wire \SigP|qOut~48_combout ;
wire \UART0|Selector35~0_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \SigN|qOut~47_combout ;
wire \SigN|qOut~48_combout ;
wire \UART0|Selector35~1_combout ;
wire \SigP|ZCount~24_combout ;
wire \UART0|Selector35~2_combout ;
wire \SigP|ZCount~21_combout ;
wire \UART0|Data[13]~4_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a45 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a45 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \SigP|qOut~41_combout ;
wire \SigP|qOut~42_combout ;
wire \UART0|Selector27~0_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a45 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a45 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \SigN|qOut~41_combout ;
wire \SigN|qOut~42_combout ;
wire \UART0|Selector27~1_combout ;
wire \UART0|TxUM0|Selector123~2_combout ;
wire \UART0|TxUM0|Selector123~3_combout ;
wire \UART0|TxUM0|Add12~9 ;
wire \UART0|TxUM0|Add12~11 ;
wire \UART0|TxUM0|Add12~13 ;
wire \UART0|TxUM0|Add12~14_combout ;
wire \SigP|Add0~25 ;
wire \SigP|Add0~26_combout ;
wire \SigP|Selector5~0_combout ;
wire \SigP|Add0~27 ;
wire \SigP|Add0~28_combout ;
wire \SigP|Selector4~0_combout ;
wire \SigP|Add0~29 ;
wire \SigP|Add0~30_combout ;
wire \SigP|Selector3~0_combout ;
wire \SigP|PPROut[15]~feeder_combout ;
wire \UART0|PPR~16_combout ;
wire \SigP|PPROut[7]~feeder_combout ;
wire \UART0|PPR~15_combout ;
wire \UART0|TxUM0|Selector59~2_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a63 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a63 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \SigN|qOut~61_combout ;
wire \SigN|qOut~62_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a63 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \SigP|qOut~61_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a63 ;
wire \SigP|qOut~62_combout ;
wire \UART0|Selector9~1_combout ;
wire \UART0|Data[31]~0_combout ;
wire \SigP|ZCount~31_combout ;
wire \UART0|Selector9~2_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \SigN|qOut~59_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a55 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a55 ;
wire \SigN|qOut~60_combout ;
wire \SigP|ZCount~30_combout ;
wire \UART0|Selector17~0_combout ;
wire \UART0|Selector17~1_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a55 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a55 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \SigP|qOut~59_combout ;
wire \SigP|qOut~60_combout ;
wire \UART0|Selector17~combout ;
wire \UART0|TxUM0|Selector59~1_combout ;
wire \UART0|TxUM0|Selector59~0_combout ;
wire \UART0|TxUM0|Selector59~3_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a54 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a54 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \SigN|qOut~33_combout ;
wire \SigN|qOut~34_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a54 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a54 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \SigP|qOut~33_combout ;
wire \SigP|qOut~34_combout ;
wire \SigP|ZCount~17_combout ;
wire \UART0|Selector18~0_combout ;
wire \UART0|Selector18~1_combout ;
wire \UART0|Selector18~combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \SigP|qOut~37_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a62 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a62 ;
wire \SigP|qOut~38_combout ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a62 ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a62 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \SigN|qOut~37_combout ;
wire \SigN|qOut~38_combout ;
wire \UART0|Selector10~1_combout ;
wire \UART0|Data[30]~2_combout ;
wire \SigP|ZCount~19_combout ;
wire \UART0|Selector10~2_combout ;
wire \UART0|TxUM0|Selector60~2_combout ;
wire \UART0|TxUM0|Selector60~1_combout ;
wire \SigP|PPROut[14]~feeder_combout ;
wire \UART0|PPR~9_combout ;
wire \SigP|PPROut[6]~feeder_combout ;
wire \UART0|PPR~10_combout ;
wire \UART0|TxUM0|Selector60~3_combout ;
wire \UART0|TxUM0|Selector60~4_combout ;
wire \UART0|TxUM0|Selector61~1_combout ;
wire \SigP|PPROut[5]~feeder_combout ;
wire \UART0|PPR~12_combout ;
wire \SigP|PPROut[13]~feeder_combout ;
wire \UART0|PPR~11_combout ;
wire \UART0|TxUM0|Selector61~3_combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a61 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a61 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \SigN|qOut~45_combout ;
wire \SigN|qOut~46_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \SigP|qOut~45_combout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a61 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a61 ;
wire \SigP|qOut~46_combout ;
wire \SigP|ZCount~23_combout ;
wire \UART0|Selector11~0_combout ;
wire \UART0|Selector11~1_combout ;
wire \UART0|Selector11~combout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a53 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a53 ;
wire \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \SigN|qOut~43_combout ;
wire \SigN|qOut~44_combout ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a53 ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a53 ;
wire \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \SigP|qOut~43_combout ;
wire \SigP|qOut~44_combout ;
wire \SigP|ZCount~22_combout ;
wire \UART0|Selector19~0_combout ;
wire \UART0|Selector19~1_combout ;
wire \UART0|Selector19~combout ;
wire \UART0|TxUM0|Selector61~2_combout ;
wire \UART0|TxUM0|Selector61~4_combout ;
wire \UART0|TxUM0|Add13~9 ;
wire \UART0|TxUM0|Add13~11 ;
wire \UART0|TxUM0|Add13~13 ;
wire \UART0|TxUM0|Add13~14_combout ;
wire \UART0|TxUM0|Add13~12_combout ;
wire \UART0|TxUM0|Add12~12_combout ;
wire \UART0|TxUM0|Add12~10_combout ;
wire \UART0|TxUM0|Add13~10_combout ;
wire \UART0|TxUM0|Add14~9 ;
wire \UART0|TxUM0|Add14~11 ;
wire \UART0|TxUM0|Add14~13 ;
wire \UART0|TxUM0|Add14~14_combout ;
wire \UART0|TxUM0|Selector89~0_combout ;
wire \UART0|TxUM0|Selector89~1_combout ;
wire \UART0|TxUM0|Selector89~2_combout ;
wire \UART0|TxUM0|Selector90~0_combout ;
wire \UART0|TxUM0|Selector90~1_combout ;
wire \UART0|TxUM0|Selector90~2_combout ;
wire \UART0|TxUM0|Selector91~0_combout ;
wire \UART0|TxUM0|Selector91~1_combout ;
wire \UART0|TxUM0|Selector91~2_combout ;
wire \UART0|TxUM0|Add15~9 ;
wire \UART0|TxUM0|Add15~11 ;
wire \UART0|TxUM0|Add15~13 ;
wire \UART0|TxUM0|Add15~14_combout ;
wire \UART0|TxUM0|Add15~12_combout ;
wire \UART0|TxUM0|Add14~12_combout ;
wire \UART0|TxUM0|Add15~10_combout ;
wire \UART0|TxUM0|Add14~10_combout ;
wire \UART0|TxUM0|SData[4]~9 ;
wire \UART0|TxUM0|SData[5]~11 ;
wire \UART0|TxUM0|SData[6]~13 ;
wire \UART0|TxUM0|SData[7]~14_combout ;
wire \UART0|TxUM0|Txer0|Selector11~3_combout ;
wire \UART0|TxUM0|Txer0|Selector11~4_combout ;
wire \UART0|TxUM0|SData[5]~10_combout ;
wire \UART0|TxUM0|SData[6]~12_combout ;
wire \UART0|TxUM0|Txer0|Selector11~1_combout ;
wire \UART0|TxUM0|Txer0|Selector11~5_combout ;
wire \UART0|TxUM0|Txer0|Tx~q ;
wire \UART0|TxUM0|Txer0|TxEnabler~0_combout ;
wire \UART0|TxUM0|Txer0|TxEnabler~q ;
wire [7:0] \UART0|RxUM0|ByteQuest ;
wire [13:0] \UART0|CurrAdd ;
wire [13:0] \SigP|AddB ;
wire [4:0] \PLL0|altpll_component|auto_generated|wire_pll1_clk ;
wire [14:0] \UART0|RxUM0|Rx0|RxMetr0|ClockDiv ;
wire [7:0] \UART0|RxUM0|RxBuff3 ;
wire [13:0] \UART0|StopAdd ;
wire [14:0] \UART0|TxUM0|TxMetr0|ClockDiv ;
wire [31:0] \UART0|Data ;
wire [3:0] \UART0|RxUM0|Cmd ;
wire [31:0] \SigP|qOut ;
wire [31:0] \rset0|rcounter ;
wire [7:0] \UART0|RxUM0|RxBuff5 ;
wire [3:0] \UART0|nCmdTx ;
wire [31:0] \SigN|Timer ;
wire [7:0] \UART0|TxUM0|SendData ;
wire [7:0] \UART0|TxUM0|StopData ;
wire [7:0] \UART0|TxUM0|StartData ;
wire [7:0] \UART0|TxUM0|PPRData ;
wire [7:0] \UART0|TxUM0|IDData ;
wire [7:0] \UART0|TxUM0|TempData ;
wire [7:0] \UART0|RxUM0|RxBuff1 ;
wire [15:0] \UART0|PPR ;
wire [7:0] \UART0|RxUM0|RxBuff2 ;
wire [13:0] \UART0|RetrAdd ;
wire [7:0] \UART0|RxUM0|RxBuff0 ;
wire [3:0] \UART0|MemSlaver ;
wire [31:0] \SigN|qOut ;
wire [31:0] \SigP|ZCount ;
wire [15:0] \SigP|PPROut ;
wire [15:0] \SigP|PPRCtr ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a ;
wire [7:0] \UART0|RxUM0|RxBuff4 ;
wire [2:0] \UART0|delayCtr ;
wire [3:0] \UART0|RxUM0|BuffrPoint ;
wire [3:0] \UART0|CmdTx ;
wire [1:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node ;
wire [13:0] \SigP|AddA ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a ;
wire [1:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node ;
wire [13:0] \SigN|AddB ;
wire [1:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a ;
wire [13:0] \SigN|AddA ;
wire [7:0] \UART0|RxUM0|Rx0|DataIn ;
wire [1:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node ;
wire [7:0] \UART0|RxUM0|Rx0|DataRdy ;
wire [3:0] \UART0|RxUM0|BuffPoint ;

wire [4:0] \PLL0|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [3:0] \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [3:0] \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;

assign \Qualude0|Add0  = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a43  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [1];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a51  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [2];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a59  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a43  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [1];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a51  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [2];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a59  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [3];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a43  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [1];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a51  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [2];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a59  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a43  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [1];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a51  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [2];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a59  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a42  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [1];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a50  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [2];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a58  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a42  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [1];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a50  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [2];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a58  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [3];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a42  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [1];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a50  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [2];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a58  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a42  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [1];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a50  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [2];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a58  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a41  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [1];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a49  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [2];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a57  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a41  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [1];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a49  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [2];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a57  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [3];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a41  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [1];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a49  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [2];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a57  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a41  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [1];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a49  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [2];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a57  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a40  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a48  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a56  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a40  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a48  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a56  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a40  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a48  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a56  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a40  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a48  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a56  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a46  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [1];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a54  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [2];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a62  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a46  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [1];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a54  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [2];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a62  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [3];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a46  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [1];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a54  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [2];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a62  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a46  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [1];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a54  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [2];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a62  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a45  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [1];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a53  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [2];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a61  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a45  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [1];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a53  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [2];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a61  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [3];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a45  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [1];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a53  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [2];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a61  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a45  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [1];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a53  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [2];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a61  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a44  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [1];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a52  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [2];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a60  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a44  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [1];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a52  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [2];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a60  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [3];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a44  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [1];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a52  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [2];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a60  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a44  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [1];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a52  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [2];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a60  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a47  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [1];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a55  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [2];
assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a63  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [3];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a47  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [1];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a55  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [2];
assign \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a63  = \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [3];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a47  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [1];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a55  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [2];
assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a63  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [3];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a47  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [1];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a55  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [2];
assign \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a63  = \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [3];

// Location: LCCOMB_X44_Y44_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \LED[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \LED[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \LED[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \LED[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \LED[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \LED[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \LED[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \LED[7]~output (
	.i(!\Zflagged~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \Tx~output (
	.i(\UART0|TxUM0|Txer0|Tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Tx),
	.obar());
// synopsys translate_off
defparam \Tx~output .bus_hold = "false";
defparam \Tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \TxEnable~output (
	.i(!\UART0|TxUM0|Txer0|TxEnabler~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TxEnable),
	.obar());
// synopsys translate_off
defparam \TxEnable~output .bus_hold = "false";
defparam \TxEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \TestOut0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TestOut0),
	.obar());
// synopsys translate_off
defparam \TestOut0~output .bus_hold = "false";
defparam \TestOut0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \TestOut1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TestOut1),
	.obar());
// synopsys translate_off
defparam \TestOut1~output .bus_hold = "false";
defparam \TestOut1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \ClkA~input (
	.i(ClkA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ClkA~input_o ));
// synopsys translate_off
defparam \ClkA~input .bus_hold = "false";
defparam \ClkA~input .listen_to_nsleep_signal = "false";
defparam \ClkA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \PLL0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\ClkA~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL0|altpll_component|auto_generated|pll1 .m = 12;
defparam \PLL0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PLL0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \Qualude0|Add0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Qualude0|Add0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Qualude0|Add0~clkctrl_outclk ));
// synopsys translate_off
defparam \Qualude0|Add0~clkctrl .clock_type = "global clock";
defparam \Qualude0|Add0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N29
fiftyfivenm_io_ibuf \ZIn~input (
	.i(ZIn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ZIn~input_o ));
// synopsys translate_off
defparam \ZIn~input .bus_hold = "false";
defparam \ZIn~input .listen_to_nsleep_signal = "false";
defparam \ZIn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N18
fiftyfivenm_lcell_comb \ZSig|q1~feeder (
// Equation(s):
// \ZSig|q1~feeder_combout  = \ZIn~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ZIn~input_o ),
	.cin(gnd),
	.combout(\ZSig|q1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ZSig|q1~feeder .lut_mask = 16'hFF00;
defparam \ZSig|q1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N19
dffeas \ZSig|q1 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ZSig|q1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ZSig|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ZSig|q1 .is_wysiwyg = "true";
defparam \ZSig|q1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N12
fiftyfivenm_lcell_comb \ZSig|q2~feeder (
// Equation(s):
// \ZSig|q2~feeder_combout  = \ZSig|q1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ZSig|q1~q ),
	.cin(gnd),
	.combout(\ZSig|q2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ZSig|q2~feeder .lut_mask = 16'hFF00;
defparam \ZSig|q2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N13
dffeas \ZSig|q2 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ZSig|q2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ZSig|q2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ZSig|q2 .is_wysiwyg = "true";
defparam \ZSig|q2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N0
fiftyfivenm_lcell_comb \ZSig|q3~feeder (
// Equation(s):
// \ZSig|q3~feeder_combout  = \ZSig|q2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ZSig|q2~q ),
	.cin(gnd),
	.combout(\ZSig|q3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ZSig|q3~feeder .lut_mask = 16'hFF00;
defparam \ZSig|q3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N1
dffeas \ZSig|q3 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ZSig|q3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ZSig|q3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ZSig|q3 .is_wysiwyg = "true";
defparam \ZSig|q3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N24
fiftyfivenm_lcell_comb \ZSig|q4~feeder (
// Equation(s):
// \ZSig|q4~feeder_combout  = \ZSig|q3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ZSig|q3~q ),
	.cin(gnd),
	.combout(\ZSig|q4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ZSig|q4~feeder .lut_mask = 16'hFF00;
defparam \ZSig|q4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N25
dffeas \ZSig|q4 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ZSig|q4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ZSig|q4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ZSig|q4 .is_wysiwyg = "true";
defparam \ZSig|q4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N28
fiftyfivenm_lcell_comb \ZSig|q5~feeder (
// Equation(s):
// \ZSig|q5~feeder_combout  = \ZSig|q4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ZSig|q4~q ),
	.cin(gnd),
	.combout(\ZSig|q5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ZSig|q5~feeder .lut_mask = 16'hFF00;
defparam \ZSig|q5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N29
dffeas \ZSig|q5 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ZSig|q5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ZSig|q5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ZSig|q5 .is_wysiwyg = "true";
defparam \ZSig|q5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N2
fiftyfivenm_lcell_comb \ZSig|q6~feeder (
// Equation(s):
// \ZSig|q6~feeder_combout  = \ZSig|q5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ZSig|q5~q ),
	.cin(gnd),
	.combout(\ZSig|q6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ZSig|q6~feeder .lut_mask = 16'hFF00;
defparam \ZSig|q6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N3
dffeas \ZSig|q6 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ZSig|q6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ZSig|q6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ZSig|q6 .is_wysiwyg = "true";
defparam \ZSig|q6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N14
fiftyfivenm_lcell_comb \ZSig|q7~feeder (
// Equation(s):
// \ZSig|q7~feeder_combout  = \ZSig|q6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ZSig|q6~q ),
	.cin(gnd),
	.combout(\ZSig|q7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ZSig|q7~feeder .lut_mask = 16'hFF00;
defparam \ZSig|q7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N15
dffeas \ZSig|q7 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ZSig|q7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ZSig|q7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ZSig|q7 .is_wysiwyg = "true";
defparam \ZSig|q7 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y16_N5
dffeas \ZSig|q8 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ZSig|q7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ZSig|q8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ZSig|q8 .is_wysiwyg = "true";
defparam \ZSig|q8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N22
fiftyfivenm_lcell_comb \comb_5|range~15 (
// Equation(s):
// \comb_5|range~15_combout  = (!\comb_5|range.0000~q  & (\comb_5|Qout~q  $ (\ZSig|q8~q )))

	.dataa(\comb_5|range.0000~q ),
	.datab(\comb_5|Qout~q ),
	.datac(\ZSig|q8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_5|range~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|range~15 .lut_mask = 16'h1414;
defparam \comb_5|range~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N23
dffeas \comb_5|range.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_5|range~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|range.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|range.0001 .is_wysiwyg = "true";
defparam \comb_5|range.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N6
fiftyfivenm_lcell_comb \comb_5|range~14 (
// Equation(s):
// \comb_5|range~14_combout  = (\comb_5|range.0001~q  & (\comb_5|Qout~q  $ (\ZSig|q8~q )))

	.dataa(\comb_5|range.0001~q ),
	.datab(\comb_5|Qout~q ),
	.datac(\ZSig|q8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_5|range~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|range~14 .lut_mask = 16'h2828;
defparam \comb_5|range~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N7
dffeas \comb_5|range.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_5|range~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|range.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|range.0010 .is_wysiwyg = "true";
defparam \comb_5|range.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N8
fiftyfivenm_lcell_comb \comb_5|range~13 (
// Equation(s):
// \comb_5|range~13_combout  = (\comb_5|range.0010~q  & (\comb_5|Qout~q  $ (\ZSig|q8~q )))

	.dataa(\comb_5|range.0010~q ),
	.datab(\comb_5|Qout~q ),
	.datac(\ZSig|q8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_5|range~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|range~13 .lut_mask = 16'h2828;
defparam \comb_5|range~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N9
dffeas \comb_5|range.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_5|range~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|range.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|range.0011 .is_wysiwyg = "true";
defparam \comb_5|range.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N20
fiftyfivenm_lcell_comb \comb_5|range~12 (
// Equation(s):
// \comb_5|range~12_combout  = (\comb_5|range.0011~q  & (\comb_5|Qout~q  $ (\ZSig|q8~q )))

	.dataa(gnd),
	.datab(\comb_5|Qout~q ),
	.datac(\ZSig|q8~q ),
	.datad(\comb_5|range.0011~q ),
	.cin(gnd),
	.combout(\comb_5|range~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|range~12 .lut_mask = 16'h3C00;
defparam \comb_5|range~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N21
dffeas \comb_5|range.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_5|range~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|range.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|range.0100 .is_wysiwyg = "true";
defparam \comb_5|range.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N16
fiftyfivenm_lcell_comb \comb_5|Qout~0 (
// Equation(s):
// \comb_5|Qout~0_combout  = (\comb_5|range.0100~q  & (\ZSig|q8~q )) # (!\comb_5|range.0100~q  & ((\comb_5|Qout~q )))

	.dataa(gnd),
	.datab(\ZSig|q8~q ),
	.datac(\comb_5|Qout~q ),
	.datad(\comb_5|range.0100~q ),
	.cin(gnd),
	.combout(\comb_5|Qout~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Qout~0 .lut_mask = 16'hCCF0;
defparam \comb_5|Qout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N17
dffeas \comb_5|Qout (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_5|Qout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|Qout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|Qout .is_wysiwyg = "true";
defparam \comb_5|Qout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N4
fiftyfivenm_lcell_comb \comb_5|Selector0~0 (
// Equation(s):
// \comb_5|Selector0~0_combout  = (\comb_5|range.0000~q  & (\comb_5|range.0100~q  & (\comb_5|Qout~q  $ (\ZSig|q8~q )))) # (!\comb_5|range.0000~q  & ((\comb_5|range.0100~q ) # (\comb_5|Qout~q  $ (!\ZSig|q8~q ))))

	.dataa(\comb_5|range.0000~q ),
	.datab(\comb_5|Qout~q ),
	.datac(\ZSig|q8~q ),
	.datad(\comb_5|range.0100~q ),
	.cin(gnd),
	.combout(\comb_5|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Selector0~0 .lut_mask = 16'h7D41;
defparam \comb_5|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N30
fiftyfivenm_lcell_comb \comb_5|Selector0~1 (
// Equation(s):
// \comb_5|Selector0~1_combout  = (!\comb_5|range.0111~q  & !\comb_5|Selector0~0_combout )

	.dataa(\comb_5|range.0111~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_5|Selector0~0_combout ),
	.cin(gnd),
	.combout(\comb_5|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Selector0~1 .lut_mask = 16'h0055;
defparam \comb_5|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N31
dffeas \comb_5|range.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_5|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|range.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|range.0000 .is_wysiwyg = "true";
defparam \comb_5|range.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N10
fiftyfivenm_lcell_comb \comb_5|Selector1~0 (
// Equation(s):
// \comb_5|Selector1~0_combout  = (\comb_5|range.0000~q  & (!\comb_5|range.0111~q  & (\ZSig|q8~q  $ (!\comb_5|Qout~q ))))

	.dataa(\comb_5|range.0000~q ),
	.datab(\ZSig|q8~q ),
	.datac(\comb_5|range.0111~q ),
	.datad(\comb_5|Qout~q ),
	.cin(gnd),
	.combout(\comb_5|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Selector1~0 .lut_mask = 16'h0802;
defparam \comb_5|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N11
dffeas \comb_5|range.0111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_5|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|range.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|range.0111 .is_wysiwyg = "true";
defparam \comb_5|range.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N26
fiftyfivenm_lcell_comb \comb_5|Spike~feeder (
// Equation(s):
// \comb_5|Spike~feeder_combout  = \comb_5|range.0111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_5|range.0111~q ),
	.cin(gnd),
	.combout(\comb_5|Spike~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Spike~feeder .lut_mask = 16'hFF00;
defparam \comb_5|Spike~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y16_N27
dffeas \comb_5|Spike (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_5|Spike~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|Spike~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|Spike .is_wysiwyg = "true";
defparam \comb_5|Spike .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
fiftyfivenm_lcell_comb \Zflagged~0 (
// Equation(s):
// \Zflagged~0_combout  = (\Zflagged~q ) # (\comb_5|Spike~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Zflagged~q ),
	.datad(\comb_5|Spike~q ),
	.cin(gnd),
	.combout(\Zflagged~0_combout ),
	.cout());
// synopsys translate_off
defparam \Zflagged~0 .lut_mask = 16'hFFF0;
defparam \Zflagged~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \Rx~input (
	.i(Rx),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Rx~input_o ));
// synopsys translate_off
defparam \Rx~input .bus_hold = "false";
defparam \Rx~input .listen_to_nsleep_signal = "false";
defparam \Rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N12
fiftyfivenm_lcell_comb \RxSig|q1~feeder (
// Equation(s):
// \RxSig|q1~feeder_combout  = \Rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Rx~input_o ),
	.cin(gnd),
	.combout(\RxSig|q1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RxSig|q1~feeder .lut_mask = 16'hFF00;
defparam \RxSig|q1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N13
dffeas \RxSig|q1 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\RxSig|q1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RxSig|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RxSig|q1 .is_wysiwyg = "true";
defparam \RxSig|q1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N2
fiftyfivenm_lcell_comb \RxSig|q2~feeder (
// Equation(s):
// \RxSig|q2~feeder_combout  = \RxSig|q1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RxSig|q1~q ),
	.cin(gnd),
	.combout(\RxSig|q2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RxSig|q2~feeder .lut_mask = 16'hFF00;
defparam \RxSig|q2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N3
dffeas \RxSig|q2 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\RxSig|q2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RxSig|q2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RxSig|q2 .is_wysiwyg = "true";
defparam \RxSig|q2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N28
fiftyfivenm_lcell_comb \RxSig|q3~feeder (
// Equation(s):
// \RxSig|q3~feeder_combout  = \RxSig|q2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RxSig|q2~q ),
	.cin(gnd),
	.combout(\RxSig|q3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RxSig|q3~feeder .lut_mask = 16'hFF00;
defparam \RxSig|q3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \RxSig|q3 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\RxSig|q3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RxSig|q3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RxSig|q3 .is_wysiwyg = "true";
defparam \RxSig|q3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N18
fiftyfivenm_lcell_comb \RxSig|q4~feeder (
// Equation(s):
// \RxSig|q4~feeder_combout  = \RxSig|q3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RxSig|q3~q ),
	.cin(gnd),
	.combout(\RxSig|q4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RxSig|q4~feeder .lut_mask = 16'hFF00;
defparam \RxSig|q4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N19
dffeas \RxSig|q4 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\RxSig|q4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RxSig|q4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RxSig|q4 .is_wysiwyg = "true";
defparam \RxSig|q4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N20
fiftyfivenm_lcell_comb \RxSig|q5~feeder (
// Equation(s):
// \RxSig|q5~feeder_combout  = \RxSig|q4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RxSig|q4~q ),
	.cin(gnd),
	.combout(\RxSig|q5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RxSig|q5~feeder .lut_mask = 16'hFF00;
defparam \RxSig|q5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N21
dffeas \RxSig|q5 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\RxSig|q5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RxSig|q5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RxSig|q5 .is_wysiwyg = "true";
defparam \RxSig|q5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N10
fiftyfivenm_lcell_comb \RxSig|q6~feeder (
// Equation(s):
// \RxSig|q6~feeder_combout  = \RxSig|q5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RxSig|q5~q ),
	.cin(gnd),
	.combout(\RxSig|q6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RxSig|q6~feeder .lut_mask = 16'hFF00;
defparam \RxSig|q6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \RxSig|q6 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\RxSig|q6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RxSig|q6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RxSig|q6 .is_wysiwyg = "true";
defparam \RxSig|q6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N8
fiftyfivenm_lcell_comb \RxSig|q7~feeder (
// Equation(s):
// \RxSig|q7~feeder_combout  = \RxSig|q6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RxSig|q6~q ),
	.cin(gnd),
	.combout(\RxSig|q7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RxSig|q7~feeder .lut_mask = 16'hFF00;
defparam \RxSig|q7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N9
dffeas \RxSig|q7 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\RxSig|q7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RxSig|q7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RxSig|q7 .is_wysiwyg = "true";
defparam \RxSig|q7 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \RxSig|q8 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RxSig|q7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RxSig|q8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RxSig|q8 .is_wysiwyg = "true";
defparam \RxSig|q8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~15 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~15_combout  = \UART0|RxUM0|Rx0|RxMetr0|ClockDiv [0] $ (VCC)
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~16  = CARRY(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [0])

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~15_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~16 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~15 .lut_mask = 16'h33CC;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector14~1 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector14~1_combout  = (!\RxSig|q8~q  & (\UART0|RxUM0|Rx0|state.1010~q  & \UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\RxSig|q8~q ),
	.datac(\UART0|RxUM0|Rx0|state.1010~q ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector14~1 .lut_mask = 16'h3000;
defparam \UART0|RxUM0|Rx0|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N21
dffeas \UART0|RxUM0|Rx0|state.1111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.1111 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.1111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.0010~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|state.0010~0_combout  = (!\UART0|RxUM0|Rx0|state.1111~q  & (((!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ) # (!\RxSig|q8~q )) # (!\UART0|RxUM0|Rx0|state.0001~q )))

	.dataa(\UART0|RxUM0|Rx0|state.0001~q ),
	.datab(\UART0|RxUM0|Rx0|state.1111~q ),
	.datac(\RxSig|q8~q ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.0010~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0010~0 .lut_mask = 16'h1333;
defparam \UART0|RxUM0|Rx0|state.0010~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|Equal0~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|Equal0~0_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [5]) # (((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [8]) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [7])) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [2]))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [5]),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [2]),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [7]),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [8]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal0~0 .lut_mask = 16'hFFBF;
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~36 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~36_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10] & (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~35  $ (GND))) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~35  & VCC))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~37  = CARRY((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10] & !\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~35 ))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~35 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~36_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~37 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~36 .lut_mask = 16'hA50A;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~38 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~38_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [11] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~37 )) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [11] & ((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~37 ) # (GND)))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~39  = CARRY((!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~37 ) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [11]))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~37 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~38_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~39 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~38 .lut_mask = 16'h3C3F;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~40 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~40_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [12] & (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~39  $ (GND))) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [12] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~39  & VCC))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~41  = CARRY((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [12] & !\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~39 ))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[11]~39 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~40_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~41 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~40 .lut_mask = 16'hA50A;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N27
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~42 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~42_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [13] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~41 )) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [13] & ((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~41 ) # (GND)))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~43  = CARRY((!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~41 ) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [13]))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[12]~41 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~42_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~43 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~42 .lut_mask = 16'h3C3F;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|Equal1~1 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|Equal1~1_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [6] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [11] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [12] & \UART0|RxUM0|Rx0|RxMetr0|ClockDiv [9])))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [6]),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [11]),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [12]),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [9]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~1 .lut_mask = 16'h0200;
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|Equal1~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|Equal1~0_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [0] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [4] & (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [1] & !\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [3])))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [0]),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [4]),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [1]),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [3]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~0 .lut_mask = 16'h0020;
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14]~44 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14]~44_combout  = \UART0|RxUM0|Rx0|RxMetr0|ClockDiv [14] $ (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~43 )

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[13]~43 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14]~44 .lut_mask = 16'hA5A5;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|Equal1~2 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout  = (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [13] & (\UART0|RxUM0|Rx0|RxMetr0|Equal1~1_combout  & (\UART0|RxUM0|Rx0|RxMetr0|Equal1~0_combout  & !\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [14])))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [13]),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal1~1_combout ),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|Equal1~0_combout ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [14]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~2 .lut_mask = 16'h0040;
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|Equal0~1 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10] & (!\UART0|RxUM0|Rx0|RxMetr0|Equal0~0_combout  & \UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout ))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10]),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|Equal0~0_combout ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal0~1 .lut_mask = 16'h0C00;
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.0010~1 (
// Equation(s):
// \UART0|RxUM0|Rx0|state.0010~1_combout  = (\UART0|RxUM0|Rx0|state.0001~q ) # ((\UART0|RxUM0|Rx0|state.1010~q  & ((!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ))) # (!\UART0|RxUM0|Rx0|state.1010~q  & (!\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout )))

	.dataa(\UART0|RxUM0|Rx0|state.0001~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.datac(\UART0|RxUM0|Rx0|state.1010~q ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.0010~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0010~1 .lut_mask = 16'hABFB;
defparam \UART0|RxUM0|Rx0|state.0010~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.0010~2 (
// Equation(s):
// \UART0|RxUM0|Rx0|state.0010~2_combout  = (\UART0|RxUM0|Rx0|state.0010~0_combout  & (\UART0|RxUM0|Rx0|state.0010~q  & (\UART0|RxUM0|Rx0|state.0010~1_combout  & \UART0|RxUM0|Rx0|state.0000~q )))

	.dataa(\UART0|RxUM0|Rx0|state.0010~0_combout ),
	.datab(\UART0|RxUM0|Rx0|state.0010~q ),
	.datac(\UART0|RxUM0|Rx0|state.0010~1_combout ),
	.datad(\UART0|RxUM0|Rx0|state.0000~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.0010~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0010~2 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|Rx0|state.0010~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.0010~3 (
// Equation(s):
// \UART0|RxUM0|Rx0|state.0010~3_combout  = (\UART0|RxUM0|Rx0|state.0010~2_combout ) # ((\UART0|RxUM0|Rx0|state.0001~q  & \UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ))

	.dataa(\UART0|RxUM0|Rx0|state.0001~q ),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|state.0010~2_combout ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.0010~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0010~3 .lut_mask = 16'hFAF0;
defparam \UART0|RxUM0|Rx0|state.0010~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N11
dffeas \UART0|RxUM0|Rx0|state.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|state.0010~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0010 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.0011~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|state.0011~feeder_combout  = \UART0|RxUM0|Rx0|state.0010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|state.0010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.0011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0011~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|Rx0|state.0011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \UART0|RxUM0|Rx0|state.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|state.0011~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0011 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.0100~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|state.0100~feeder_combout  = \UART0|RxUM0|Rx0|state.0011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|state.0011~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.0100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0100~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|Rx0|state.0100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \UART0|RxUM0|Rx0|state.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|state.0100~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0100 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.0101~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|state.0101~feeder_combout  = \UART0|RxUM0|Rx0|state.0100~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|state.0100~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.0101~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0101~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|Rx0|state.0101~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N23
dffeas \UART0|RxUM0|Rx0|state.0101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|state.0101~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0101 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.0110~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|state.0110~feeder_combout  = \UART0|RxUM0|Rx0|state.0101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|state.0101~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.0110~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0110~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|Rx0|state.0110~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N29
dffeas \UART0|RxUM0|Rx0|state.0110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|state.0110~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0110 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.0111~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|state.0111~feeder_combout  = \UART0|RxUM0|Rx0|state.0110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|state.0110~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.0111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0111~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|Rx0|state.0111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \UART0|RxUM0|Rx0|state.0111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|state.0111~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0111 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.1000~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|state.1000~feeder_combout  = \UART0|RxUM0|Rx0|state.0111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|state.0111~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.1000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.1000~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|Rx0|state.1000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N21
dffeas \UART0|RxUM0|Rx0|state.1000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|state.1000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.1000 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|state.1001~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|state.1001~feeder_combout  = \UART0|RxUM0|Rx0|state.1000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|state.1000~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|state.1001~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.1001~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|Rx0|state.1001~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \UART0|RxUM0|Rx0|state.1001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|state.1001~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.1001 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector11~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector11~0_combout  = (\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & (\UART0|RxUM0|Rx0|state.1001~q  & ((\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout )))) # (!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & ((\UART0|RxUM0|Rx0|state.1010~q ) # 
// ((\UART0|RxUM0|Rx0|state.1001~q  & \UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ))))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datab(\UART0|RxUM0|Rx0|state.1001~q ),
	.datac(\UART0|RxUM0|Rx0|state.1010~q ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector11~0 .lut_mask = 16'hDC50;
defparam \UART0|RxUM0|Rx0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \UART0|RxUM0|Rx0|state.1010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.1010 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|Equal1~3 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|Equal1~3_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [5] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [2] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [7] & \UART0|RxUM0|Rx0|RxMetr0|ClockDiv [8])))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [5]),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [2]),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [7]),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [8]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~3 .lut_mask = 16'h0200;
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector14~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector14~0_combout  = (\UART0|RxUM0|Rx0|state.1010~q  & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10] & (\UART0|RxUM0|Rx0|RxMetr0|Equal1~3_combout  & \UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout )))

	.dataa(\UART0|RxUM0|Rx0|state.1010~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10]),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|Equal1~3_combout ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector14~0 .lut_mask = 16'h2000;
defparam \UART0|RxUM0|Rx0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataRdy[2]~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|DataRdy[2]~0_combout  = (\RxSig|q8~q  & (\UART0|RxUM0|Rx0|state.1010~q  & \UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\RxSig|q8~q ),
	.datac(\UART0|RxUM0|Rx0|state.1010~q ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[2]~0 .lut_mask = 16'hC000;
defparam \UART0|RxUM0|Rx0|DataRdy[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector12~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector12~0_combout  = (\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ) # ((!\UART0|RxUM0|Rx0|Selector14~0_combout  & (\UART0|RxUM0|Rx0|state.1011~q  & !\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout )))

	.dataa(\UART0|RxUM0|Rx0|Selector14~0_combout ),
	.datab(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.datac(\UART0|RxUM0|Rx0|state.1011~q ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector12~0 .lut_mask = 16'hCCDC;
defparam \UART0|RxUM0|Rx0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N7
dffeas \UART0|RxUM0|Rx0|state.1011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.1011 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector1~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector1~0_combout  = (!\UART0|RxUM0|Rx0|state.0000~q  & \RxSig|q8~q )

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|state.0000~q ),
	.datac(gnd),
	.datad(\RxSig|q8~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector1~0 .lut_mask = 16'h3300;
defparam \UART0|RxUM0|Rx0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector1~1 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector1~1_combout  = (!\UART0|RxUM0|Rx0|Selector1~0_combout  & (\UART0|RxUM0|Rx0|state.0010~0_combout  & ((!\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ) # (!\UART0|RxUM0|Rx0|state.1011~q ))))

	.dataa(\UART0|RxUM0|Rx0|state.1011~q ),
	.datab(\UART0|RxUM0|Rx0|Selector1~0_combout ),
	.datac(\UART0|RxUM0|Rx0|state.0010~0_combout ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector1~1 .lut_mask = 16'h1030;
defparam \UART0|RxUM0|Rx0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N17
dffeas \UART0|RxUM0|Rx0|state.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0000 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector2~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector2~0_combout  = (!\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout  & (\UART0|RxUM0|Rx0|state.0001~q  & ((!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ) # (!\RxSig|q8~q ))))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|Equal0~1_combout ),
	.datab(\RxSig|q8~q ),
	.datac(\UART0|RxUM0|Rx0|state.0001~q ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector2~0 .lut_mask = 16'h1050;
defparam \UART0|RxUM0|Rx0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector2~1 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector2~1_combout  = (\UART0|RxUM0|Rx0|Selector2~0_combout ) # ((!\UART0|RxUM0|Rx0|state.0000~q  & !\RxSig|q8~q ))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|state.0000~q ),
	.datac(\UART0|RxUM0|Rx0|Selector2~0_combout ),
	.datad(\RxSig|q8~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector2~1 .lut_mask = 16'hF0F3;
defparam \UART0|RxUM0|Rx0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \UART0|RxUM0|Rx0|state.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|state.0001 .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|state.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector15~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector15~0_combout  = (\UART0|RxUM0|Rx0|state.0000~q  & (!\UART0|RxUM0|Rx0|state.0001~q  & (\UART0|RxUM0|Rx0|Starter~q ))) # (!\UART0|RxUM0|Rx0|state.0000~q  & (((!\RxSig|q8~q ))))

	.dataa(\UART0|RxUM0|Rx0|state.0001~q ),
	.datab(\UART0|RxUM0|Rx0|state.0000~q ),
	.datac(\UART0|RxUM0|Rx0|Starter~q ),
	.datad(\RxSig|q8~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector15~0 .lut_mask = 16'h4073;
defparam \UART0|RxUM0|Rx0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N13
dffeas \UART0|RxUM0|Rx0|Starter (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|Starter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Starter .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|Starter .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N3
dffeas \UART0|RxUM0|Rx0|RxMetr0|ResCheck (
	.clk(!\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|Starter~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ResCheck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ResCheck .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ResCheck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|lReset~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|lReset~0_combout  = (!\UART0|RxUM0|Rx0|RxMetr0|ResCheck~q  & \UART0|RxUM0|Rx0|Starter~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|ResCheck~q ),
	.datad(\UART0|RxUM0|Rx0|Starter~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|lReset~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|lReset~0 .lut_mask = 16'h0F00;
defparam \UART0|RxUM0|Rx0|RxMetr0|lReset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|lReset~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|lReset~feeder_combout  = \UART0|RxUM0|Rx0|RxMetr0|lReset~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|lReset~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|lReset~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|lReset~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|Rx0|RxMetr0|lReset~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N17
dffeas \UART0|RxUM0|Rx0|RxMetr0|lReset (
	.clk(!\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|lReset~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|lReset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|lReset .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|lReset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout  = (\UART0|RxUM0|Rx0|RxMetr0|lReset~q ) # ((\UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout  & (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10] & !\UART0|RxUM0|Rx0|RxMetr0|Equal0~0_combout )))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|lReset~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout ),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10]),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17 .lut_mask = 16'hAAEA;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N3
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~18 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~18_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [1] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~16 )) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [1] & ((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~16 ) # (GND)))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~19  = CARRY((!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~16 ) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [1]))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[0]~16 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~18_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~19 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~18 .lut_mask = 16'h3C3F;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N5
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~20 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~20_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [2] & (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~19  $ (GND))) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [2] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~19  & VCC))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~21  = CARRY((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [2] & !\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~19 ))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[1]~19 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~20_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~21 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~20 .lut_mask = 16'hA50A;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N7
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~22 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~22_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [3] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~21 )) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [3] & ((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~21 ) # (GND)))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~23  = CARRY((!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~21 ) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [3]))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[2]~21 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~22_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~23 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~22 .lut_mask = 16'h3C3F;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N9
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~24 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~24_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [4] & (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~23  $ (GND))) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [4] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~23  & VCC))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~25  = CARRY((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [4] & !\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~23 ))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[3]~23 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~24_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~25 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~24 .lut_mask = 16'hA50A;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~26 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~26_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [5] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~25 )) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [5] & ((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~25 ) # (GND)))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~27  = CARRY((!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~25 ) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [5]))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~25 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~26_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~27 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~26 .lut_mask = 16'h5A5F;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N13
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~28 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~28_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [6] & (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~27  $ (GND))) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [6] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~27  & VCC))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~29  = CARRY((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [6] & !\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~27 ))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[5]~27 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~28_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~29 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~28 .lut_mask = 16'hC30C;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N15
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~30 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~30_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [7] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~29 )) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [7] & ((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~29 ) # (GND)))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~31  = CARRY((!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~29 ) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [7]))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[6]~29 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~30_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~31 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~30 .lut_mask = 16'h3C3F;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~32 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~32_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [8] & (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~31  $ (GND))) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [8] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~31  & VCC))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~33  = CARRY((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [8] & !\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~31 ))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[7]~31 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~32_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~33 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~32 .lut_mask = 16'hC30C;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N19
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~34 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~34_combout  = (\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [9] & (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~33 )) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [9] & ((\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~33 ) # (GND)))
// \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~35  = CARRY((!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~33 ) # (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [9]))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[8]~33 ),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~34_combout ),
	.cout(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~35 ));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~34 .lut_mask = 16'h3C3F;
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N23
dffeas \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv[4]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|RxMetr0|ClockDiv[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|RxMetr0|Equal1~4 (
// Equation(s):
// \UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  = (!\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10] & (\UART0|RxUM0|Rx0|RxMetr0|Equal1~3_combout  & \UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout ))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|ClockDiv [10]),
	.datac(\UART0|RxUM0|Rx0|RxMetr0|Equal1~3_combout ),
	.datad(\UART0|RxUM0|Rx0|RxMetr0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~4 .lut_mask = 16'h3000;
defparam \UART0|RxUM0|Rx0|RxMetr0|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataIn[6]~7 (
// Equation(s):
// \UART0|RxUM0|Rx0|DataIn[6]~7_combout  = (\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & ((\UART0|RxUM0|Rx0|state.1000~q  & (\RxSig|q8~q )) # (!\UART0|RxUM0|Rx0|state.1000~q  & ((\UART0|RxUM0|Rx0|DataIn [6]))))) # (!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  
// & (((\UART0|RxUM0|Rx0|DataIn [6]))))

	.dataa(\RxSig|q8~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datac(\UART0|RxUM0|Rx0|DataIn [6]),
	.datad(\UART0|RxUM0|Rx0|state.1000~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataIn[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[6]~7 .lut_mask = 16'hB8F0;
defparam \UART0|RxUM0|Rx0|DataIn[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N5
dffeas \UART0|RxUM0|Rx0|DataIn[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataIn[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataIn [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataIn[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \UART0|RxUM0|Rx0|DataRdy[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataIn [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataRdy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataRdy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector0~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector0~0_combout  = (\UART0|RxUM0|Rx0|Done~q  & ((\UART0|RxUM0|Rx0|state.1010~q ) # ((!\UART0|RxUM0|Rx0|state.1011~q  & \UART0|RxUM0|Rx0|state.0000~q ))))

	.dataa(\UART0|RxUM0|Rx0|state.1011~q ),
	.datab(\UART0|RxUM0|Rx0|state.0000~q ),
	.datac(\UART0|RxUM0|Rx0|state.1010~q ),
	.datad(\UART0|RxUM0|Rx0|Done~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector0~0 .lut_mask = 16'hF400;
defparam \UART0|RxUM0|Rx0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|Selector0~1 (
// Equation(s):
// \UART0|RxUM0|Rx0|Selector0~1_combout  = (\UART0|RxUM0|Rx0|Selector0~0_combout ) # ((\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & (\UART0|RxUM0|Rx0|state.1010~q  & \RxSig|q8~q )))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datab(\UART0|RxUM0|Rx0|Selector0~0_combout ),
	.datac(\UART0|RxUM0|Rx0|state.1010~q ),
	.datad(\RxSig|q8~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Selector0~1 .lut_mask = 16'hECCC;
defparam \UART0|RxUM0|Rx0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N25
dffeas \UART0|RxUM0|Rx0|Done (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|Done .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataIn[0]~3 (
// Equation(s):
// \UART0|RxUM0|Rx0|DataIn[0]~3_combout  = (\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & ((\UART0|RxUM0|Rx0|state.0010~q  & ((\RxSig|q8~q ))) # (!\UART0|RxUM0|Rx0|state.0010~q  & (\UART0|RxUM0|Rx0|DataIn [0])))) # (!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  
// & (((\UART0|RxUM0|Rx0|DataIn [0]))))

	.dataa(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datab(\UART0|RxUM0|Rx0|state.0010~q ),
	.datac(\UART0|RxUM0|Rx0|DataIn [0]),
	.datad(\RxSig|q8~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataIn[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[0]~3 .lut_mask = 16'hF870;
defparam \UART0|RxUM0|Rx0|DataIn[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N29
dffeas \UART0|RxUM0|Rx0|DataIn[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataIn[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataIn [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataIn[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataRdy[0]~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|DataRdy[0]~feeder_combout  = \UART0|RxUM0|Rx0|DataIn [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataIn [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataRdy[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|Rx0|DataRdy[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \UART0|RxUM0|Rx0|DataRdy[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataRdy[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataRdy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataRdy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataIn[2]~1 (
// Equation(s):
// \UART0|RxUM0|Rx0|DataIn[2]~1_combout  = (\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & ((\UART0|RxUM0|Rx0|state.0100~q  & (\RxSig|q8~q )) # (!\UART0|RxUM0|Rx0|state.0100~q  & ((\UART0|RxUM0|Rx0|DataIn [2]))))) # (!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  
// & (((\UART0|RxUM0|Rx0|DataIn [2]))))

	.dataa(\RxSig|q8~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datac(\UART0|RxUM0|Rx0|DataIn [2]),
	.datad(\UART0|RxUM0|Rx0|state.0100~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataIn[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[2]~1 .lut_mask = 16'hB8F0;
defparam \UART0|RxUM0|Rx0|DataIn[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N31
dffeas \UART0|RxUM0|Rx0|DataIn[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataIn[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataIn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataIn[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N19
dffeas \UART0|RxUM0|Rx0|DataRdy[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataIn [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataRdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataRdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataIn[1]~2 (
// Equation(s):
// \UART0|RxUM0|Rx0|DataIn[1]~2_combout  = (\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & ((\UART0|RxUM0|Rx0|state.0011~q  & (\RxSig|q8~q )) # (!\UART0|RxUM0|Rx0|state.0011~q  & ((\UART0|RxUM0|Rx0|DataIn [1]))))) # (!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  
// & (((\UART0|RxUM0|Rx0|DataIn [1]))))

	.dataa(\RxSig|q8~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datac(\UART0|RxUM0|Rx0|DataIn [1]),
	.datad(\UART0|RxUM0|Rx0|state.0011~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataIn[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[1]~2 .lut_mask = 16'hB8F0;
defparam \UART0|RxUM0|Rx0|DataIn[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \UART0|RxUM0|Rx0|DataIn[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataIn[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataIn [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataIn[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N15
dffeas \UART0|RxUM0|Rx0|DataRdy[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataIn [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataRdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataRdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataIn[3]~4 (
// Equation(s):
// \UART0|RxUM0|Rx0|DataIn[3]~4_combout  = (\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & ((\UART0|RxUM0|Rx0|state.0101~q  & (\RxSig|q8~q )) # (!\UART0|RxUM0|Rx0|state.0101~q  & ((\UART0|RxUM0|Rx0|DataIn [3]))))) # (!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  
// & (((\UART0|RxUM0|Rx0|DataIn [3]))))

	.dataa(\RxSig|q8~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datac(\UART0|RxUM0|Rx0|DataIn [3]),
	.datad(\UART0|RxUM0|Rx0|state.0101~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataIn[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[3]~4 .lut_mask = 16'hB8F0;
defparam \UART0|RxUM0|Rx0|DataIn[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \UART0|RxUM0|Rx0|DataIn[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataIn[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataIn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataIn[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataRdy[3]~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|DataRdy[3]~feeder_combout  = \UART0|RxUM0|Rx0|DataIn [3]

	.dataa(\UART0|RxUM0|Rx0|DataIn [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataRdy[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[3]~feeder .lut_mask = 16'hAAAA;
defparam \UART0|RxUM0|Rx0|DataRdy[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N17
dffeas \UART0|RxUM0|Rx0|DataRdy[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataRdy[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataRdy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataRdy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|Equal29~0 (
// Equation(s):
// \UART0|RxUM0|Equal29~0_combout  = (\UART0|RxUM0|Rx0|DataRdy [0] & (\UART0|RxUM0|Rx0|DataRdy [2] & (\UART0|RxUM0|Rx0|DataRdy [1] & \UART0|RxUM0|Rx0|DataRdy [3])))

	.dataa(\UART0|RxUM0|Rx0|DataRdy [0]),
	.datab(\UART0|RxUM0|Rx0|DataRdy [2]),
	.datac(\UART0|RxUM0|Rx0|DataRdy [1]),
	.datad(\UART0|RxUM0|Rx0|DataRdy [3]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Equal29~0 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataIn[4]~5 (
// Equation(s):
// \UART0|RxUM0|Rx0|DataIn[4]~5_combout  = (\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & ((\UART0|RxUM0|Rx0|state.0110~q  & (\RxSig|q8~q )) # (!\UART0|RxUM0|Rx0|state.0110~q  & ((\UART0|RxUM0|Rx0|DataIn [4]))))) # (!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  
// & (((\UART0|RxUM0|Rx0|DataIn [4]))))

	.dataa(\RxSig|q8~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datac(\UART0|RxUM0|Rx0|DataIn [4]),
	.datad(\UART0|RxUM0|Rx0|state.0110~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataIn[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[4]~5 .lut_mask = 16'hB8F0;
defparam \UART0|RxUM0|Rx0|DataIn[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N23
dffeas \UART0|RxUM0|Rx0|DataIn[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataIn[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataIn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataIn[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \UART0|RxUM0|Rx0|DataRdy[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataIn [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataRdy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataRdy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataIn[5]~6 (
// Equation(s):
// \UART0|RxUM0|Rx0|DataIn[5]~6_combout  = (\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & ((\UART0|RxUM0|Rx0|state.0111~q  & (\RxSig|q8~q )) # (!\UART0|RxUM0|Rx0|state.0111~q  & ((\UART0|RxUM0|Rx0|DataIn [5]))))) # (!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  
// & (((\UART0|RxUM0|Rx0|DataIn [5]))))

	.dataa(\RxSig|q8~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datac(\UART0|RxUM0|Rx0|DataIn [5]),
	.datad(\UART0|RxUM0|Rx0|state.0111~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataIn[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[5]~6 .lut_mask = 16'hB8F0;
defparam \UART0|RxUM0|Rx0|DataIn[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N27
dffeas \UART0|RxUM0|Rx0|DataIn[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataIn[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataIn [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataIn[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \UART0|RxUM0|Rx0|DataRdy[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataIn [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataRdy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataRdy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataIn[7]~0 (
// Equation(s):
// \UART0|RxUM0|Rx0|DataIn[7]~0_combout  = (\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  & ((\UART0|RxUM0|Rx0|state.1001~q  & (\RxSig|q8~q )) # (!\UART0|RxUM0|Rx0|state.1001~q  & ((\UART0|RxUM0|Rx0|DataIn [7]))))) # (!\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout  
// & (((\UART0|RxUM0|Rx0|DataIn [7]))))

	.dataa(\RxSig|q8~q ),
	.datab(\UART0|RxUM0|Rx0|RxMetr0|Equal1~4_combout ),
	.datac(\UART0|RxUM0|Rx0|DataIn [7]),
	.datad(\UART0|RxUM0|Rx0|state.1001~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataIn[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[7]~0 .lut_mask = 16'hB8F0;
defparam \UART0|RxUM0|Rx0|DataIn[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N29
dffeas \UART0|RxUM0|Rx0|DataIn[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataIn[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataIn [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataIn[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataIn[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|Rx0|DataRdy[7]~feeder (
// Equation(s):
// \UART0|RxUM0|Rx0|DataRdy[7]~feeder_combout  = \UART0|RxUM0|Rx0|DataIn [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataIn [7]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Rx0|DataRdy[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|Rx0|DataRdy[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N21
dffeas \UART0|RxUM0|Rx0|DataRdy[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Rx0|DataRdy[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Rx0|DataRdy[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Rx0|DataRdy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Rx0|DataRdy[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Rx0|DataRdy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Equal29~1 (
// Equation(s):
// \UART0|RxUM0|Equal29~1_combout  = (\UART0|RxUM0|Rx0|DataRdy [4] & (\UART0|RxUM0|Rx0|DataRdy [5] & (\UART0|RxUM0|Rx0|DataRdy [6] & \UART0|RxUM0|Rx0|DataRdy [7])))

	.dataa(\UART0|RxUM0|Rx0|DataRdy [4]),
	.datab(\UART0|RxUM0|Rx0|DataRdy [5]),
	.datac(\UART0|RxUM0|Rx0|DataRdy [6]),
	.datad(\UART0|RxUM0|Rx0|DataRdy [7]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Equal29~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Equal29~1 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|Equal29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|Equal29~2 (
// Equation(s):
// \UART0|RxUM0|Equal29~2_combout  = (\UART0|RxUM0|Equal29~0_combout  & \UART0|RxUM0|Equal29~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Equal29~0_combout ),
	.datad(\UART0|RxUM0|Equal29~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Equal29~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Equal29~2 .lut_mask = 16'hF000;
defparam \UART0|RxUM0|Equal29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector20~0 (
// Equation(s):
// \UART0|RxUM0|Selector20~0_combout  = (\UART0|RxUM0|sstate.001~q  & (!\UART0|RxUM0|Rx0|Done~q )) # (!\UART0|RxUM0|sstate.001~q  & ((\UART0|RxUM0|Rx0|Done~q  & ((!\UART0|RxUM0|sstate.110~q ))) # (!\UART0|RxUM0|Rx0|Done~q  & (\UART0|RxUM0|Equal29~2_combout  
// & \UART0|RxUM0|sstate.110~q ))))

	.dataa(\UART0|RxUM0|sstate.001~q ),
	.datab(\UART0|RxUM0|Rx0|Done~q ),
	.datac(\UART0|RxUM0|Equal29~2_combout ),
	.datad(\UART0|RxUM0|sstate.110~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector20~0 .lut_mask = 16'h3266;
defparam \UART0|RxUM0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \UART0|RxUM0|sstate.010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff5[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|sstate.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|sstate.010 .is_wysiwyg = "true";
defparam \UART0|RxUM0|sstate.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector18~0 (
// Equation(s):
// \UART0|RxUM0|Selector18~0_combout  = (\UART0|RxUM0|sstate.000~q  & (((!\UART0|RxUM0|sstate.110~q ) # (!\UART0|RxUM0|Equal29~1_combout )) # (!\UART0|RxUM0|Equal29~0_combout )))

	.dataa(\UART0|RxUM0|Equal29~0_combout ),
	.datab(\UART0|RxUM0|Equal29~1_combout ),
	.datac(\UART0|RxUM0|sstate.000~q ),
	.datad(\UART0|RxUM0|sstate.110~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector18~0 .lut_mask = 16'h70F0;
defparam \UART0|RxUM0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|sstate.110~_wirecell (
// Equation(s):
// \UART0|RxUM0|sstate.110~_wirecell_combout  = !\UART0|RxUM0|sstate.110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|sstate.110~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|sstate.110~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|sstate.110~_wirecell .lut_mask = 16'h00FF;
defparam \UART0|RxUM0|sstate.110~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \UART0|RxUM0|sstate.000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector18~0_combout ),
	.asdata(\UART0|RxUM0|sstate.110~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|RxUM0|Rx0|Done~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|sstate.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|sstate.000 .is_wysiwyg = "true";
defparam \UART0|RxUM0|sstate.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector19~3 (
// Equation(s):
// \UART0|RxUM0|Selector19~3_combout  = (!\UART0|RxUM0|sstate.010~q  & \UART0|RxUM0|sstate.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|sstate.010~q ),
	.datad(\UART0|RxUM0|sstate.000~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector19~3 .lut_mask = 16'h0F00;
defparam \UART0|RxUM0|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector21~0 (
// Equation(s):
// \UART0|RxUM0|Selector21~0_combout  = (\UART0|RxUM0|Equal29~0_combout  & (\UART0|RxUM0|Equal29~1_combout  & (\UART0|RxUM0|sstate.001~q  & !\UART0|RxUM0|Rx0|Done~q )))

	.dataa(\UART0|RxUM0|Equal29~0_combout ),
	.datab(\UART0|RxUM0|Equal29~1_combout ),
	.datac(\UART0|RxUM0|sstate.001~q ),
	.datad(\UART0|RxUM0|Rx0|Done~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector21~0 .lut_mask = 16'h0080;
defparam \UART0|RxUM0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N21
dffeas \UART0|RxUM0|sstate.101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Selector20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|sstate.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|sstate.101 .is_wysiwyg = "true";
defparam \UART0|RxUM0|sstate.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector19~1 (
// Equation(s):
// \UART0|RxUM0|Selector19~1_combout  = (!\UART0|RxUM0|sstate.110~q  & (!\UART0|RxUM0|sstate.101~q  & \UART0|RxUM0|Rx0|Done~q ))

	.dataa(\UART0|RxUM0|sstate.110~q ),
	.datab(\UART0|RxUM0|sstate.101~q ),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|Done~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector19~1 .lut_mask = 16'h1100;
defparam \UART0|RxUM0|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector22~0 (
// Equation(s):
// \UART0|RxUM0|Selector22~0_combout  = (\UART0|RxUM0|sstate.110~q  & ((\UART0|RxUM0|Selector19~2_combout ) # ((\UART0|RxUM0|Selector19~3_combout  & \UART0|RxUM0|Selector19~1_combout ))))

	.dataa(\UART0|RxUM0|sstate.110~q ),
	.datab(\UART0|RxUM0|Selector19~3_combout ),
	.datac(\UART0|RxUM0|Selector19~2_combout ),
	.datad(\UART0|RxUM0|Selector19~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector22~0 .lut_mask = 16'hA8A0;
defparam \UART0|RxUM0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector22~1 (
// Equation(s):
// \UART0|RxUM0|Selector22~1_combout  = (\UART0|RxUM0|Selector22~0_combout ) # ((\UART0|RxUM0|sstate.101~q  & (!\UART0|RxUM0|sstate.110~q  & \UART0|RxUM0|Rx0|Done~q )))

	.dataa(\UART0|RxUM0|Selector22~0_combout ),
	.datab(\UART0|RxUM0|sstate.101~q ),
	.datac(\UART0|RxUM0|sstate.110~q ),
	.datad(\UART0|RxUM0|Rx0|Done~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector22~1 .lut_mask = 16'hAEAA;
defparam \UART0|RxUM0|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \UART0|RxUM0|sstate.110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|sstate.110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|sstate.110 .is_wysiwyg = "true";
defparam \UART0|RxUM0|sstate.110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector19~2 (
// Equation(s):
// \UART0|RxUM0|Selector19~2_combout  = (!\UART0|RxUM0|Rx0|Done~q  & ((\UART0|RxUM0|sstate.110~q  & ((!\UART0|RxUM0|Equal29~2_combout ))) # (!\UART0|RxUM0|sstate.110~q  & (!\UART0|RxUM0|sstate.001~q ))))

	.dataa(\UART0|RxUM0|sstate.001~q ),
	.datab(\UART0|RxUM0|Rx0|Done~q ),
	.datac(\UART0|RxUM0|Equal29~2_combout ),
	.datad(\UART0|RxUM0|sstate.110~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector19~2 .lut_mask = 16'h0311;
defparam \UART0|RxUM0|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector19~4 (
// Equation(s):
// \UART0|RxUM0|Selector19~4_combout  = (\UART0|RxUM0|sstate.001~q  & ((\UART0|RxUM0|Selector19~2_combout ) # ((\UART0|RxUM0|Selector19~1_combout )))) # (!\UART0|RxUM0|sstate.001~q  & (((!\UART0|RxUM0|Selector19~3_combout  & \UART0|RxUM0|Selector19~1_combout 
// ))))

	.dataa(\UART0|RxUM0|Selector19~2_combout ),
	.datab(\UART0|RxUM0|Selector19~3_combout ),
	.datac(\UART0|RxUM0|sstate.001~q ),
	.datad(\UART0|RxUM0|Selector19~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector19~4 .lut_mask = 16'hF3A0;
defparam \UART0|RxUM0|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N31
dffeas \UART0|RxUM0|sstate.001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|sstate.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|sstate.001 .is_wysiwyg = "true";
defparam \UART0|RxUM0|sstate.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff5[1]~0 (
// Equation(s):
// \UART0|RxUM0|RxBuff5[1]~0_combout  = (\UART0|RxUM0|sstate.001~q  & (!\UART0|RxUM0|Rx0|Done~q  & ((!\UART0|RxUM0|Equal29~1_combout ) # (!\UART0|RxUM0|Equal29~0_combout ))))

	.dataa(\UART0|RxUM0|sstate.001~q ),
	.datab(\UART0|RxUM0|Rx0|Done~q ),
	.datac(\UART0|RxUM0|Equal29~0_combout ),
	.datad(\UART0|RxUM0|Equal29~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff5[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[1]~0 .lut_mask = 16'h0222;
defparam \UART0|RxUM0|RxBuff5[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector17~0 (
// Equation(s):
// \UART0|RxUM0|Selector17~0_combout  = (\UART0|RxUM0|sstate.001~q  & !\UART0|RxUM0|BuffPoint [0])

	.dataa(\UART0|RxUM0|sstate.001~q ),
	.datab(gnd),
	.datac(\UART0|RxUM0|BuffPoint [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector17~0 .lut_mask = 16'h0A0A;
defparam \UART0|RxUM0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector16~0 (
// Equation(s):
// \UART0|RxUM0|Selector16~0_combout  = (\UART0|RxUM0|sstate.001~q  & (\UART0|RxUM0|BuffPoint [1] $ (\UART0|RxUM0|BuffPoint [0])))

	.dataa(\UART0|RxUM0|sstate.001~q ),
	.datab(gnd),
	.datac(\UART0|RxUM0|BuffPoint [1]),
	.datad(\UART0|RxUM0|BuffPoint [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector16~0 .lut_mask = 16'h0AA0;
defparam \UART0|RxUM0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N21
dffeas \UART0|RxUM0|BuffPoint[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|BuffPoint[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|BuffPoint [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|BuffPoint[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|BuffPoint[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector15~0 (
// Equation(s):
// \UART0|RxUM0|Selector15~0_combout  = (\UART0|RxUM0|sstate.001~q  & (\UART0|RxUM0|BuffPoint [2] $ (((\UART0|RxUM0|BuffPoint [1] & \UART0|RxUM0|BuffPoint [0])))))

	.dataa(\UART0|RxUM0|sstate.001~q ),
	.datab(\UART0|RxUM0|BuffPoint [1]),
	.datac(\UART0|RxUM0|BuffPoint [2]),
	.datad(\UART0|RxUM0|BuffPoint [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector15~0 .lut_mask = 16'h28A0;
defparam \UART0|RxUM0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \UART0|RxUM0|BuffPoint[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|BuffPoint[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|BuffPoint [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|BuffPoint[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|BuffPoint[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|Add2~0 (
// Equation(s):
// \UART0|RxUM0|Add2~0_combout  = \UART0|RxUM0|BuffPoint [3] $ (((\UART0|RxUM0|BuffPoint [0] & (\UART0|RxUM0|BuffPoint [1] & \UART0|RxUM0|BuffPoint [2]))))

	.dataa(\UART0|RxUM0|BuffPoint [0]),
	.datab(\UART0|RxUM0|BuffPoint [1]),
	.datac(\UART0|RxUM0|BuffPoint [3]),
	.datad(\UART0|RxUM0|BuffPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Add2~0 .lut_mask = 16'h78F0;
defparam \UART0|RxUM0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|BuffPoint[3]~2 (
// Equation(s):
// \UART0|RxUM0|BuffPoint[3]~2_combout  = (\UART0|RxUM0|BuffPoint[3]~1_combout  & (\UART0|RxUM0|sstate.001~q  & (\UART0|RxUM0|Add2~0_combout ))) # (!\UART0|RxUM0|BuffPoint[3]~1_combout  & (((\UART0|RxUM0|BuffPoint [3]))))

	.dataa(\UART0|RxUM0|sstate.001~q ),
	.datab(\UART0|RxUM0|Add2~0_combout ),
	.datac(\UART0|RxUM0|BuffPoint [3]),
	.datad(\UART0|RxUM0|BuffPoint[3]~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|BuffPoint[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|BuffPoint[3]~2 .lut_mask = 16'h88F0;
defparam \UART0|RxUM0|BuffPoint[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \UART0|RxUM0|BuffPoint[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|BuffPoint[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|BuffPoint [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|BuffPoint[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|BuffPoint[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|BuffPoint[3]~0 (
// Equation(s):
// \UART0|RxUM0|BuffPoint[3]~0_combout  = (\UART0|RxUM0|sstate.001~q  & (((!\UART0|RxUM0|BuffPoint [1] & !\UART0|RxUM0|BuffPoint [2])) # (!\UART0|RxUM0|BuffPoint [3])))

	.dataa(\UART0|RxUM0|sstate.001~q ),
	.datab(\UART0|RxUM0|BuffPoint [1]),
	.datac(\UART0|RxUM0|BuffPoint [3]),
	.datad(\UART0|RxUM0|BuffPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|BuffPoint[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|BuffPoint[3]~0 .lut_mask = 16'h0A2A;
defparam \UART0|RxUM0|BuffPoint[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|BuffPoint[3]~1 (
// Equation(s):
// \UART0|RxUM0|BuffPoint[3]~1_combout  = (\UART0|RxUM0|Rx0|Done~q  & (((!\UART0|RxUM0|sstate.000~q )))) # (!\UART0|RxUM0|Rx0|Done~q  & (\UART0|RxUM0|BuffPoint[3]~0_combout  & (!\UART0|RxUM0|Equal29~2_combout )))

	.dataa(\UART0|RxUM0|BuffPoint[3]~0_combout ),
	.datab(\UART0|RxUM0|Rx0|Done~q ),
	.datac(\UART0|RxUM0|Equal29~2_combout ),
	.datad(\UART0|RxUM0|sstate.000~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|BuffPoint[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|BuffPoint[3]~1 .lut_mask = 16'h02CE;
defparam \UART0|RxUM0|BuffPoint[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \UART0|RxUM0|BuffPoint[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|BuffPoint[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|BuffPoint [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|BuffPoint[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|BuffPoint[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|Equal30~1 (
// Equation(s):
// \UART0|RxUM0|Equal30~1_combout  = (!\UART0|RxUM0|BuffPoint [0] & (!\UART0|RxUM0|BuffPoint [1] & (!\UART0|RxUM0|BuffPoint [3] & !\UART0|RxUM0|BuffPoint [2])))

	.dataa(\UART0|RxUM0|BuffPoint [0]),
	.datab(\UART0|RxUM0|BuffPoint [1]),
	.datac(\UART0|RxUM0|BuffPoint [3]),
	.datad(\UART0|RxUM0|BuffPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Equal30~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Equal30~1 .lut_mask = 16'h0001;
defparam \UART0|RxUM0|Equal30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff0[7]~0 (
// Equation(s):
// \UART0|RxUM0|RxBuff0[7]~0_combout  = (\UART0|RxUM0|RxBuff5[1]~0_combout  & \UART0|RxUM0|Equal30~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|RxBuff5[1]~0_combout ),
	.datad(\UART0|RxUM0|Equal30~1_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff0[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[7]~0 .lut_mask = 16'hF000;
defparam \UART0|RxUM0|RxBuff0[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \UART0|RxUM0|RxBuff0[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \UART0|RxUM0|RxBuff0[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|Equal30~0 (
// Equation(s):
// \UART0|RxUM0|Equal30~0_combout  = (\UART0|RxUM0|BuffPoint [0] & (!\UART0|RxUM0|BuffPoint [1] & (!\UART0|RxUM0|BuffPoint [3] & !\UART0|RxUM0|BuffPoint [2])))

	.dataa(\UART0|RxUM0|BuffPoint [0]),
	.datab(\UART0|RxUM0|BuffPoint [1]),
	.datac(\UART0|RxUM0|BuffPoint [3]),
	.datad(\UART0|RxUM0|BuffPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Equal30~0 .lut_mask = 16'h0002;
defparam \UART0|RxUM0|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff1[7]~0 (
// Equation(s):
// \UART0|RxUM0|RxBuff1[7]~0_combout  = (\UART0|RxUM0|RxBuff5[1]~0_combout  & \UART0|RxUM0|Equal30~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|RxBuff5[1]~0_combout ),
	.datad(\UART0|RxUM0|Equal30~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[7]~0 .lut_mask = 16'hF000;
defparam \UART0|RxUM0|RxBuff1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \UART0|RxUM0|RxBuff1[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \UART0|RxUM0|RxBuff1[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~8 (
// Equation(s):
// \UART0|RxUM0|always0~8_combout  = (\UART0|RxUM0|RxBuff0 [6] & (!\UART0|RxUM0|RxBuff0 [4] & (\UART0|RxUM0|RxBuff1 [6] & !\UART0|RxUM0|RxBuff1 [4])))

	.dataa(\UART0|RxUM0|RxBuff0 [6]),
	.datab(\UART0|RxUM0|RxBuff0 [4]),
	.datac(\UART0|RxUM0|RxBuff1 [6]),
	.datad(\UART0|RxUM0|RxBuff1 [4]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~8 .lut_mask = 16'h0020;
defparam \UART0|RxUM0|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \UART0|RxUM0|RxBuff1[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \UART0|RxUM0|RxBuff1[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \UART0|RxUM0|RxBuff1[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~17 (
// Equation(s):
// \UART0|RxUM0|always0~17_combout  = (\UART0|RxUM0|RxBuff1 [0] & (!\UART0|RxUM0|RxBuff1 [1] & \UART0|RxUM0|RxBuff1 [5]))

	.dataa(\UART0|RxUM0|RxBuff1 [0]),
	.datab(gnd),
	.datac(\UART0|RxUM0|RxBuff1 [1]),
	.datad(\UART0|RxUM0|RxBuff1 [5]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~17 .lut_mask = 16'h0A00;
defparam \UART0|RxUM0|always0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|Equal30~2 (
// Equation(s):
// \UART0|RxUM0|Equal30~2_combout  = (!\UART0|RxUM0|BuffPoint [0] & (\UART0|RxUM0|BuffPoint [1] & (!\UART0|RxUM0|BuffPoint [3] & !\UART0|RxUM0|BuffPoint [2])))

	.dataa(\UART0|RxUM0|BuffPoint [0]),
	.datab(\UART0|RxUM0|BuffPoint [1]),
	.datac(\UART0|RxUM0|BuffPoint [3]),
	.datad(\UART0|RxUM0|BuffPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Equal30~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Equal30~2 .lut_mask = 16'h0004;
defparam \UART0|RxUM0|Equal30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff2[7]~0 (
// Equation(s):
// \UART0|RxUM0|RxBuff2[7]~0_combout  = (\UART0|RxUM0|Equal30~2_combout  & \UART0|RxUM0|RxBuff5[1]~0_combout )

	.dataa(\UART0|RxUM0|Equal30~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|RxBuff5[1]~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff2[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[7]~0 .lut_mask = 16'hAA00;
defparam \UART0|RxUM0|RxBuff2[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \UART0|RxUM0|RxBuff2[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff2[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff2[0]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff2[0]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[0]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N29
dffeas \UART0|RxUM0|RxBuff2[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff2[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|Equal30~3 (
// Equation(s):
// \UART0|RxUM0|Equal30~3_combout  = (\UART0|RxUM0|BuffPoint [0] & (\UART0|RxUM0|BuffPoint [1] & (!\UART0|RxUM0|BuffPoint [3] & !\UART0|RxUM0|BuffPoint [2])))

	.dataa(\UART0|RxUM0|BuffPoint [0]),
	.datab(\UART0|RxUM0|BuffPoint [1]),
	.datac(\UART0|RxUM0|BuffPoint [3]),
	.datad(\UART0|RxUM0|BuffPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Equal30~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Equal30~3 .lut_mask = 16'h0008;
defparam \UART0|RxUM0|Equal30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff3[7]~0 (
// Equation(s):
// \UART0|RxUM0|RxBuff3[7]~0_combout  = (\UART0|RxUM0|RxBuff5[1]~0_combout  & \UART0|RxUM0|Equal30~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|RxBuff5[1]~0_combout ),
	.datad(\UART0|RxUM0|Equal30~3_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff3[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[7]~0 .lut_mask = 16'hF000;
defparam \UART0|RxUM0|RxBuff3[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N15
dffeas \UART0|RxUM0|RxBuff3[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \UART0|RxUM0|RxBuff1[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~22 (
// Equation(s):
// \UART0|RxUM0|always0~22_combout  = (!\UART0|RxUM0|RxBuff2 [3] & (!\UART0|RxUM0|RxBuff2 [0] & (!\UART0|RxUM0|RxBuff3 [7] & !\UART0|RxUM0|RxBuff1 [7])))

	.dataa(\UART0|RxUM0|RxBuff2 [3]),
	.datab(\UART0|RxUM0|RxBuff2 [0]),
	.datac(\UART0|RxUM0|RxBuff3 [7]),
	.datad(\UART0|RxUM0|RxBuff1 [7]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~22 .lut_mask = 16'h0001;
defparam \UART0|RxUM0|always0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \UART0|RxUM0|RxBuff0[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff4[0]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff4[0]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|Equal30~4 (
// Equation(s):
// \UART0|RxUM0|Equal30~4_combout  = (!\UART0|RxUM0|BuffPoint [0] & (!\UART0|RxUM0|BuffPoint [1] & (!\UART0|RxUM0|BuffPoint [3] & \UART0|RxUM0|BuffPoint [2])))

	.dataa(\UART0|RxUM0|BuffPoint [0]),
	.datab(\UART0|RxUM0|BuffPoint [1]),
	.datac(\UART0|RxUM0|BuffPoint [3]),
	.datad(\UART0|RxUM0|BuffPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Equal30~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Equal30~4 .lut_mask = 16'h0100;
defparam \UART0|RxUM0|Equal30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff4[7]~0 (
// Equation(s):
// \UART0|RxUM0|RxBuff4[7]~0_combout  = (\UART0|RxUM0|Equal30~4_combout  & \UART0|RxUM0|RxBuff5[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Equal30~4_combout ),
	.datad(\UART0|RxUM0|RxBuff5[1]~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff4[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[7]~0 .lut_mask = 16'hF000;
defparam \UART0|RxUM0|RxBuff4[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N11
dffeas \UART0|RxUM0|RxBuff4[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff4[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff4[6]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff4[6]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff4[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[6]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff4[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \UART0|RxUM0|RxBuff4[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff4[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff4[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \UART0|RxUM0|RxBuff3[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff4[3]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff4[3]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [3]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N25
dffeas \UART0|RxUM0|RxBuff4[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff4[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~25 (
// Equation(s):
// \UART0|RxUM0|always0~25_combout  = (!\UART0|RxUM0|RxBuff4 [0] & (\UART0|RxUM0|RxBuff4 [6] & (\UART0|RxUM0|RxBuff3 [6] & !\UART0|RxUM0|RxBuff4 [3])))

	.dataa(\UART0|RxUM0|RxBuff4 [0]),
	.datab(\UART0|RxUM0|RxBuff4 [6]),
	.datac(\UART0|RxUM0|RxBuff3 [6]),
	.datad(\UART0|RxUM0|RxBuff4 [3]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~25 .lut_mask = 16'h0040;
defparam \UART0|RxUM0|always0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff2[5]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff2[5]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[5]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N31
dffeas \UART0|RxUM0|RxBuff2[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff2[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff1[3]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff1[3]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[3]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y23_N29
dffeas \UART0|RxUM0|RxBuff1[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \UART0|RxUM0|RxBuff2[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff2[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \UART0|RxUM0|RxBuff1[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff1[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff1[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~23 (
// Equation(s):
// \UART0|RxUM0|always0~23_combout  = (\UART0|RxUM0|RxBuff2 [5] & (\UART0|RxUM0|RxBuff1 [3] & (!\UART0|RxUM0|RxBuff2 [7] & !\UART0|RxUM0|RxBuff1 [2])))

	.dataa(\UART0|RxUM0|RxBuff2 [5]),
	.datab(\UART0|RxUM0|RxBuff1 [3]),
	.datac(\UART0|RxUM0|RxBuff2 [7]),
	.datad(\UART0|RxUM0|RxBuff1 [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~23 .lut_mask = 16'h0008;
defparam \UART0|RxUM0|always0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff4[7]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff4[7]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [7]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff4[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff4[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N31
dffeas \UART0|RxUM0|RxBuff4[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff4[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff4[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff3[1]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff3[1]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[1]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N5
dffeas \UART0|RxUM0|RxBuff3[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N27
dffeas \UART0|RxUM0|RxBuff3[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff3[0]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff3[0]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N1
dffeas \UART0|RxUM0|RxBuff3[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~24 (
// Equation(s):
// \UART0|RxUM0|always0~24_combout  = (!\UART0|RxUM0|RxBuff4 [7] & (!\UART0|RxUM0|RxBuff3 [1] & (!\UART0|RxUM0|RxBuff3 [4] & \UART0|RxUM0|RxBuff3 [0])))

	.dataa(\UART0|RxUM0|RxBuff4 [7]),
	.datab(\UART0|RxUM0|RxBuff3 [1]),
	.datac(\UART0|RxUM0|RxBuff3 [4]),
	.datad(\UART0|RxUM0|RxBuff3 [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~24_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~24 .lut_mask = 16'h0100;
defparam \UART0|RxUM0|always0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~26 (
// Equation(s):
// \UART0|RxUM0|always0~26_combout  = (!\UART0|RxUM0|RxBuff0 [7] & (\UART0|RxUM0|always0~25_combout  & (\UART0|RxUM0|always0~23_combout  & \UART0|RxUM0|always0~24_combout )))

	.dataa(\UART0|RxUM0|RxBuff0 [7]),
	.datab(\UART0|RxUM0|always0~25_combout ),
	.datac(\UART0|RxUM0|always0~23_combout ),
	.datad(\UART0|RxUM0|always0~24_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~26_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~26 .lut_mask = 16'h4000;
defparam \UART0|RxUM0|always0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~27 (
// Equation(s):
// \UART0|RxUM0|always0~27_combout  = (\UART0|RxUM0|always0~8_combout  & (\UART0|RxUM0|always0~17_combout  & (\UART0|RxUM0|always0~22_combout  & \UART0|RxUM0|always0~26_combout )))

	.dataa(\UART0|RxUM0|always0~8_combout ),
	.datab(\UART0|RxUM0|always0~17_combout ),
	.datac(\UART0|RxUM0|always0~22_combout ),
	.datad(\UART0|RxUM0|always0~26_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~27_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~27 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|always0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector19~0 (
// Equation(s):
// \UART0|RxUM0|Selector19~0_combout  = (\UART0|RxUM0|sstate.110~q  & !\UART0|RxUM0|Rx0|Done~q )

	.dataa(\UART0|RxUM0|sstate.110~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|Done~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector19~0 .lut_mask = 16'h00AA;
defparam \UART0|RxUM0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \UART0|RxUM0|BuffrPoint[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|BuffPoint [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|BuffrPoint [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|BuffrPoint[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|BuffrPoint[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|BuffrPoint[2]~feeder (
// Equation(s):
// \UART0|RxUM0|BuffrPoint[2]~feeder_combout  = \UART0|RxUM0|BuffPoint [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|BuffPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|BuffrPoint[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|BuffrPoint[2]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|BuffrPoint[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \UART0|RxUM0|BuffrPoint[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|BuffrPoint[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|BuffrPoint [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|BuffrPoint[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|BuffrPoint[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|BuffrPoint[1]~feeder (
// Equation(s):
// \UART0|RxUM0|BuffrPoint[1]~feeder_combout  = \UART0|RxUM0|BuffPoint [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|BuffPoint [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|BuffrPoint[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|BuffrPoint[1]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|BuffrPoint[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \UART0|RxUM0|BuffrPoint[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|BuffrPoint[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|BuffrPoint [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|BuffrPoint[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|BuffrPoint[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|BuffrPoint[0]~feeder (
// Equation(s):
// \UART0|RxUM0|BuffrPoint[0]~feeder_combout  = \UART0|RxUM0|BuffPoint [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|BuffPoint [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|BuffrPoint[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|BuffrPoint[0]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|BuffrPoint[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \UART0|RxUM0|BuffrPoint[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|BuffrPoint[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Selector19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|BuffrPoint [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|BuffrPoint[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|BuffrPoint[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector12~0 (
// Equation(s):
// \UART0|RxUM0|Selector12~0_combout  = ((\UART0|RxUM0|BuffrPoint [2] & (\UART0|RxUM0|BuffrPoint [1] & \UART0|RxUM0|BuffrPoint [0])) # (!\UART0|RxUM0|BuffrPoint [2] & (!\UART0|RxUM0|BuffrPoint [1] & !\UART0|RxUM0|BuffrPoint [0]))) # 
// (!\UART0|RxUM0|RBstate~14_combout )

	.dataa(\UART0|RxUM0|BuffrPoint [2]),
	.datab(\UART0|RxUM0|RBstate~14_combout ),
	.datac(\UART0|RxUM0|BuffrPoint [1]),
	.datad(\UART0|RxUM0|BuffrPoint [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector12~0 .lut_mask = 16'hB337;
defparam \UART0|RxUM0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector13~0 (
// Equation(s):
// \UART0|RxUM0|Selector13~0_combout  = (!\UART0|RxUM0|sstate.110~q  & (\UART0|RxUM0|sstate.000~q  & \UART0|RxUM0|StrRec~q ))

	.dataa(\UART0|RxUM0|sstate.110~q ),
	.datab(\UART0|RxUM0|sstate.000~q ),
	.datac(\UART0|RxUM0|StrRec~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector13~0 .lut_mask = 16'h4040;
defparam \UART0|RxUM0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector13~1 (
// Equation(s):
// \UART0|RxUM0|Selector13~1_combout  = (\UART0|RxUM0|Selector13~0_combout ) # ((\UART0|RxUM0|Selector19~0_combout  & ((\UART0|RxUM0|Equal29~2_combout ) # (\UART0|RxUM0|StrRec~q ))))

	.dataa(\UART0|RxUM0|Selector19~0_combout ),
	.datab(\UART0|RxUM0|Equal29~2_combout ),
	.datac(\UART0|RxUM0|StrRec~q ),
	.datad(\UART0|RxUM0|Selector13~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector13~1 .lut_mask = 16'hFFA8;
defparam \UART0|RxUM0|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N15
dffeas \UART0|RxUM0|StrRec (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|StrRec~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|StrRec .is_wysiwyg = "true";
defparam \UART0|RxUM0|StrRec .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector12~1 (
// Equation(s):
// \UART0|RxUM0|Selector12~1_combout  = ((!\UART0|RxUM0|RBstate.0000~q  & \UART0|RxUM0|StrRec~q )) # (!\UART0|RxUM0|Selector12~0_combout )

	.dataa(\UART0|RxUM0|Selector12~0_combout ),
	.datab(gnd),
	.datac(\UART0|RxUM0|RBstate.0000~q ),
	.datad(\UART0|RxUM0|StrRec~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector12~1 .lut_mask = 16'h5F55;
defparam \UART0|RxUM0|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N3
dffeas \UART0|RxUM0|RBstate.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RBstate.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RBstate.0000 .is_wysiwyg = "true";
defparam \UART0|RxUM0|RBstate.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|RBstate~16 (
// Equation(s):
// \UART0|RxUM0|RBstate~16_combout  = (!\UART0|RxUM0|RBstate.0000~q  & \UART0|RxUM0|StrRec~q )

	.dataa(gnd),
	.datab(\UART0|RxUM0|RBstate.0000~q ),
	.datac(gnd),
	.datad(\UART0|RxUM0|StrRec~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|RBstate~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RBstate~16 .lut_mask = 16'h3300;
defparam \UART0|RxUM0|RBstate~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N29
dffeas \UART0|RxUM0|RBstate.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RBstate~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RBstate.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RBstate.0001 .is_wysiwyg = "true";
defparam \UART0|RxUM0|RBstate.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|RBstate~14 (
// Equation(s):
// \UART0|RxUM0|RBstate~14_combout  = (!\UART0|RxUM0|BuffrPoint [3] & \UART0|RxUM0|RBstate.0001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|BuffrPoint [3]),
	.datad(\UART0|RxUM0|RBstate.0001~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|RBstate~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RBstate~14 .lut_mask = 16'h0F00;
defparam \UART0|RxUM0|RBstate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|RBstate~17 (
// Equation(s):
// \UART0|RxUM0|RBstate~17_combout  = (\UART0|RxUM0|RBstate~14_combout  & (!\UART0|RxUM0|BuffrPoint [1] & (!\UART0|RxUM0|BuffrPoint [0] & \UART0|RxUM0|BuffrPoint [2])))

	.dataa(\UART0|RxUM0|RBstate~14_combout ),
	.datab(\UART0|RxUM0|BuffrPoint [1]),
	.datac(\UART0|RxUM0|BuffrPoint [0]),
	.datad(\UART0|RxUM0|BuffrPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RBstate~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RBstate~17 .lut_mask = 16'h0200;
defparam \UART0|RxUM0|RBstate~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N15
dffeas \UART0|RxUM0|RBstate.0101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RBstate~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RBstate.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RBstate.0101 .is_wysiwyg = "true";
defparam \UART0|RxUM0|RBstate.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~1 (
// Equation(s):
// \UART0|RxUM0|Selector3~1_combout  = (\UART0|RxUM0|Cmd [0] & ((\UART0|RxUM0|RBstate.0101~q ) # (\UART0|RxUM0|RBstate.0001~q )))

	.dataa(gnd),
	.datab(\UART0|RxUM0|Cmd [0]),
	.datac(\UART0|RxUM0|RBstate.0101~q ),
	.datad(\UART0|RxUM0|RBstate.0001~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~1 .lut_mask = 16'hCCC0;
defparam \UART0|RxUM0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N15
dffeas \UART0|RxUM0|RxBuff3[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff3[3]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff3[3]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [3]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \UART0|RxUM0|RxBuff3[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff3[5]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff3[5]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[5]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N17
dffeas \UART0|RxUM0|RxBuff3[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff3[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff2[1]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff2[1]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [1]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[1]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N3
dffeas \UART0|RxUM0|RxBuff2[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff2[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~8 (
// Equation(s):
// \UART0|RxUM0|Selector3~8_combout  = (!\UART0|RxUM0|RxBuff3 [2] & (\UART0|RxUM0|RxBuff3 [3] & (!\UART0|RxUM0|RxBuff3 [5] & !\UART0|RxUM0|RxBuff2 [1])))

	.dataa(\UART0|RxUM0|RxBuff3 [2]),
	.datab(\UART0|RxUM0|RxBuff3 [3]),
	.datac(\UART0|RxUM0|RxBuff3 [5]),
	.datad(\UART0|RxUM0|RxBuff2 [1]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~8 .lut_mask = 16'h0004;
defparam \UART0|RxUM0|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|RBstate~19 (
// Equation(s):
// \UART0|RxUM0|RBstate~19_combout  = (\UART0|RxUM0|RBstate~14_combout  & (!\UART0|RxUM0|BuffrPoint [1] & (\UART0|RxUM0|BuffrPoint [0] & \UART0|RxUM0|BuffrPoint [2])))

	.dataa(\UART0|RxUM0|RBstate~14_combout ),
	.datab(\UART0|RxUM0|BuffrPoint [1]),
	.datac(\UART0|RxUM0|BuffrPoint [0]),
	.datad(\UART0|RxUM0|BuffrPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RBstate~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RBstate~19 .lut_mask = 16'h2000;
defparam \UART0|RxUM0|RBstate~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N19
dffeas \UART0|RxUM0|RBstate.0110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RBstate~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RBstate.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RBstate.0110 .is_wysiwyg = "true";
defparam \UART0|RxUM0|RBstate.0110 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \UART0|RxUM0|RxBuff0[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \UART0|RxUM0|RxBuff2[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff2[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \UART0|RxUM0|RxBuff2[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff2[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff2[4]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff2[4]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [4]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \UART0|RxUM0|RxBuff2[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff2[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff2[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~6 (
// Equation(s):
// \UART0|RxUM0|Selector3~6_combout  = (!\UART0|RxUM0|RxBuff0 [2] & (!\UART0|RxUM0|RxBuff2 [6] & (!\UART0|RxUM0|RxBuff2 [2] & !\UART0|RxUM0|RxBuff2 [4])))

	.dataa(\UART0|RxUM0|RxBuff0 [2]),
	.datab(\UART0|RxUM0|RxBuff2 [6]),
	.datac(\UART0|RxUM0|RxBuff2 [2]),
	.datad(\UART0|RxUM0|RxBuff2 [4]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~6 .lut_mask = 16'h0001;
defparam \UART0|RxUM0|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \UART0|RxUM0|RxBuff0[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff0[3]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff0[3]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[3]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \UART0|RxUM0|RxBuff0[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \UART0|RxUM0|RxBuff0[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \UART0|RxUM0|RxBuff0[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff0[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~5 (
// Equation(s):
// \UART0|RxUM0|Selector3~5_combout  = (!\UART0|RxUM0|RxBuff0 [1] & !\UART0|RxUM0|RxBuff0 [0])

	.dataa(\UART0|RxUM0|RxBuff0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|RxBuff0 [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~5 .lut_mask = 16'h0055;
defparam \UART0|RxUM0|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~7 (
// Equation(s):
// \UART0|RxUM0|Selector3~7_combout  = (\UART0|RxUM0|Selector3~6_combout  & (!\UART0|RxUM0|RxBuff0 [5] & (\UART0|RxUM0|RxBuff0 [3] & \UART0|RxUM0|Selector3~5_combout )))

	.dataa(\UART0|RxUM0|Selector3~6_combout ),
	.datab(\UART0|RxUM0|RxBuff0 [5]),
	.datac(\UART0|RxUM0|RxBuff0 [3]),
	.datad(\UART0|RxUM0|Selector3~5_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~7 .lut_mask = 16'h2000;
defparam \UART0|RxUM0|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \UART0|RxUM0|RxBuff4[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff4[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff4[2]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff4[2]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[2]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \UART0|RxUM0|RxBuff4[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff4[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N3
dffeas \UART0|RxUM0|RxBuff4[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff4[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff4[4]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff4[4]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff4[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[4]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff4[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \UART0|RxUM0|RxBuff4[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff4[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff4[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff4[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~9 (
// Equation(s):
// \UART0|RxUM0|Selector3~9_combout  = (!\UART0|RxUM0|RxBuff4 [1] & (\UART0|RxUM0|RxBuff4 [2] & (!\UART0|RxUM0|RxBuff4 [5] & !\UART0|RxUM0|RxBuff4 [4])))

	.dataa(\UART0|RxUM0|RxBuff4 [1]),
	.datab(\UART0|RxUM0|RxBuff4 [2]),
	.datac(\UART0|RxUM0|RxBuff4 [5]),
	.datad(\UART0|RxUM0|RxBuff4 [4]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~9 .lut_mask = 16'h0004;
defparam \UART0|RxUM0|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~10 (
// Equation(s):
// \UART0|RxUM0|Selector3~10_combout  = (\UART0|RxUM0|Selector3~8_combout  & (\UART0|RxUM0|RBstate.0110~q  & (\UART0|RxUM0|Selector3~7_combout  & \UART0|RxUM0|Selector3~9_combout )))

	.dataa(\UART0|RxUM0|Selector3~8_combout ),
	.datab(\UART0|RxUM0|RBstate.0110~q ),
	.datac(\UART0|RxUM0|Selector3~7_combout ),
	.datad(\UART0|RxUM0|Selector3~9_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~10 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|RBstate~18 (
// Equation(s):
// \UART0|RxUM0|RBstate~18_combout  = (\UART0|RxUM0|RBstate~14_combout  & (\UART0|RxUM0|BuffrPoint [1] & (\UART0|RxUM0|BuffrPoint [0] & !\UART0|RxUM0|BuffrPoint [2])))

	.dataa(\UART0|RxUM0|RBstate~14_combout ),
	.datab(\UART0|RxUM0|BuffrPoint [1]),
	.datac(\UART0|RxUM0|BuffrPoint [0]),
	.datad(\UART0|RxUM0|BuffrPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RBstate~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RBstate~18 .lut_mask = 16'h0080;
defparam \UART0|RxUM0|RBstate~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N13
dffeas \UART0|RxUM0|RBstate.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RBstate~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RBstate.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RBstate.0100 .is_wysiwyg = "true";
defparam \UART0|RxUM0|RBstate.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~20 (
// Equation(s):
// \UART0|RxUM0|always0~20_combout  = (!\UART0|RxUM0|RxBuff0 [5] & \UART0|RxUM0|RxBuff1 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|RxBuff0 [5]),
	.datad(\UART0|RxUM0|RxBuff1 [1]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~20 .lut_mask = 16'h0F00;
defparam \UART0|RxUM0|always0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~3 (
// Equation(s):
// \UART0|RxUM0|always0~3_combout  = (\UART0|RxUM0|RxBuff1 [6] & (\UART0|RxUM0|RxBuff0 [4] & (\UART0|RxUM0|RxBuff0 [6] & \UART0|RxUM0|RxBuff1 [4])))

	.dataa(\UART0|RxUM0|RxBuff1 [6]),
	.datab(\UART0|RxUM0|RxBuff0 [4]),
	.datac(\UART0|RxUM0|RxBuff0 [6]),
	.datad(\UART0|RxUM0|RxBuff1 [4]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~3 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~4 (
// Equation(s):
// \UART0|RxUM0|always0~4_combout  = (\UART0|RxUM0|RxBuff0 [1] & (!\UART0|RxUM0|RxBuff1 [2] & (!\UART0|RxUM0|RxBuff1 [5] & !\UART0|RxUM0|RxBuff0 [2])))

	.dataa(\UART0|RxUM0|RxBuff0 [1]),
	.datab(\UART0|RxUM0|RxBuff1 [2]),
	.datac(\UART0|RxUM0|RxBuff1 [5]),
	.datad(\UART0|RxUM0|RxBuff0 [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~4 .lut_mask = 16'h0002;
defparam \UART0|RxUM0|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~16 (
// Equation(s):
// \UART0|RxUM0|always0~16_combout  = (\UART0|RxUM0|RxBuff0 [7] & (\UART0|RxUM0|RxBuff1 [3] & (\UART0|RxUM0|RxBuff1 [7] & \UART0|RxUM0|RxBuff0 [3])))

	.dataa(\UART0|RxUM0|RxBuff0 [7]),
	.datab(\UART0|RxUM0|RxBuff1 [3]),
	.datac(\UART0|RxUM0|RxBuff1 [7]),
	.datad(\UART0|RxUM0|RxBuff0 [3]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~16 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~21 (
// Equation(s):
// \UART0|RxUM0|always0~21_combout  = (\UART0|RxUM0|always0~20_combout  & (\UART0|RxUM0|always0~3_combout  & (\UART0|RxUM0|always0~4_combout  & \UART0|RxUM0|always0~16_combout )))

	.dataa(\UART0|RxUM0|always0~20_combout ),
	.datab(\UART0|RxUM0|always0~3_combout ),
	.datac(\UART0|RxUM0|always0~4_combout ),
	.datad(\UART0|RxUM0|always0~16_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~21 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|always0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~3 (
// Equation(s):
// \UART0|RxUM0|Selector3~3_combout  = (\UART0|RxUM0|always0~21_combout  & (\UART0|RxUM0|RxBuff1 [0] $ (!\UART0|RxUM0|RxBuff0 [0])))

	.dataa(\UART0|RxUM0|RxBuff1 [0]),
	.datab(gnd),
	.datac(\UART0|RxUM0|RxBuff0 [0]),
	.datad(\UART0|RxUM0|always0~21_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~3 .lut_mask = 16'hA500;
defparam \UART0|RxUM0|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~15 (
// Equation(s):
// \UART0|RxUM0|always0~15_combout  = (\UART0|RxUM0|RxBuff0 [5] & (\UART0|RxUM0|RxBuff0 [0] & \UART0|RxUM0|RxBuff0 [2]))

	.dataa(gnd),
	.datab(\UART0|RxUM0|RxBuff0 [5]),
	.datac(\UART0|RxUM0|RxBuff0 [0]),
	.datad(\UART0|RxUM0|RxBuff0 [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~15 .lut_mask = 16'hC000;
defparam \UART0|RxUM0|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~18 (
// Equation(s):
// \UART0|RxUM0|always0~18_combout  = (!\UART0|RxUM0|RxBuff1 [6] & (\UART0|RxUM0|RxBuff1 [2] & (!\UART0|RxUM0|RxBuff0 [1] & !\UART0|RxUM0|RxBuff0 [6])))

	.dataa(\UART0|RxUM0|RxBuff1 [6]),
	.datab(\UART0|RxUM0|RxBuff1 [2]),
	.datac(\UART0|RxUM0|RxBuff0 [1]),
	.datad(\UART0|RxUM0|RxBuff0 [6]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~18 .lut_mask = 16'h0004;
defparam \UART0|RxUM0|always0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~19 (
// Equation(s):
// \UART0|RxUM0|always0~19_combout  = (\UART0|RxUM0|always0~17_combout  & (\UART0|RxUM0|always0~16_combout  & (\UART0|RxUM0|always0~15_combout  & \UART0|RxUM0|always0~18_combout )))

	.dataa(\UART0|RxUM0|always0~17_combout ),
	.datab(\UART0|RxUM0|always0~16_combout ),
	.datac(\UART0|RxUM0|always0~15_combout ),
	.datad(\UART0|RxUM0|always0~18_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~19 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|always0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~2 (
// Equation(s):
// \UART0|RxUM0|Selector3~2_combout  = (\UART0|RxUM0|always0~19_combout  & ((\UART0|RxUM0|RxBuff1 [4] & ((\UART0|RxUM0|RxBuff0 [4]) # (\UART0|RxUM0|Cmd [0]))) # (!\UART0|RxUM0|RxBuff1 [4] & (\UART0|RxUM0|RxBuff0 [4] & \UART0|RxUM0|Cmd [0])))) # 
// (!\UART0|RxUM0|always0~19_combout  & (((\UART0|RxUM0|Cmd [0]))))

	.dataa(\UART0|RxUM0|always0~19_combout ),
	.datab(\UART0|RxUM0|RxBuff1 [4]),
	.datac(\UART0|RxUM0|RxBuff0 [4]),
	.datad(\UART0|RxUM0|Cmd [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~2 .lut_mask = 16'hFD80;
defparam \UART0|RxUM0|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~4 (
// Equation(s):
// \UART0|RxUM0|Selector3~4_combout  = (\UART0|RxUM0|RBstate.0100~q  & ((\UART0|RxUM0|Selector3~3_combout  & (\UART0|RxUM0|RxBuff1 [0])) # (!\UART0|RxUM0|Selector3~3_combout  & ((\UART0|RxUM0|Selector3~2_combout )))))

	.dataa(\UART0|RxUM0|RxBuff1 [0]),
	.datab(\UART0|RxUM0|RBstate.0100~q ),
	.datac(\UART0|RxUM0|Selector3~3_combout ),
	.datad(\UART0|RxUM0|Selector3~2_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~4 .lut_mask = 16'h8C80;
defparam \UART0|RxUM0|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~11 (
// Equation(s):
// \UART0|RxUM0|Selector3~11_combout  = (\UART0|RxUM0|Selector3~1_combout ) # ((\UART0|RxUM0|Selector3~4_combout ) # ((\UART0|RxUM0|always0~27_combout  & \UART0|RxUM0|Selector3~10_combout )))

	.dataa(\UART0|RxUM0|always0~27_combout ),
	.datab(\UART0|RxUM0|Selector3~1_combout ),
	.datac(\UART0|RxUM0|Selector3~10_combout ),
	.datad(\UART0|RxUM0|Selector3~4_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~11 .lut_mask = 16'hFFEC;
defparam \UART0|RxUM0|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|RBstate~20 (
// Equation(s):
// \UART0|RxUM0|RBstate~20_combout  = (\UART0|RxUM0|RBstate~14_combout  & (\UART0|RxUM0|BuffrPoint [1] & (!\UART0|RxUM0|BuffrPoint [0] & \UART0|RxUM0|BuffrPoint [2])))

	.dataa(\UART0|RxUM0|RBstate~14_combout ),
	.datab(\UART0|RxUM0|BuffrPoint [1]),
	.datac(\UART0|RxUM0|BuffrPoint [0]),
	.datad(\UART0|RxUM0|BuffrPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RBstate~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RBstate~20 .lut_mask = 16'h0800;
defparam \UART0|RxUM0|RBstate~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \UART0|RxUM0|RBstate.0111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RBstate~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RBstate.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RBstate.0111 .is_wysiwyg = "true";
defparam \UART0|RxUM0|RBstate.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~30 (
// Equation(s):
// \UART0|RxUM0|always0~30_combout  = (\UART0|RxUM0|RxBuff2 [1] & (\UART0|RxUM0|RxBuff3 [5] & (\UART0|RxUM0|RxBuff3 [2] & !\UART0|RxUM0|RxBuff3 [3])))

	.dataa(\UART0|RxUM0|RxBuff2 [1]),
	.datab(\UART0|RxUM0|RxBuff3 [5]),
	.datac(\UART0|RxUM0|RxBuff3 [2]),
	.datad(\UART0|RxUM0|RxBuff3 [3]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~30_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~30 .lut_mask = 16'h0080;
defparam \UART0|RxUM0|always0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~28 (
// Equation(s):
// \UART0|RxUM0|always0~28_combout  = (\UART0|RxUM0|RxBuff2 [4] & (\UART0|RxUM0|RxBuff0 [1] & (\UART0|RxUM0|RxBuff2 [2] & !\UART0|RxUM0|RxBuff0 [3])))

	.dataa(\UART0|RxUM0|RxBuff2 [4]),
	.datab(\UART0|RxUM0|RxBuff0 [1]),
	.datac(\UART0|RxUM0|RxBuff2 [2]),
	.datad(\UART0|RxUM0|RxBuff0 [3]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~28 .lut_mask = 16'h0080;
defparam \UART0|RxUM0|always0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~29 (
// Equation(s):
// \UART0|RxUM0|always0~29_combout  = (\UART0|RxUM0|always0~15_combout  & (\UART0|RxUM0|RxBuff2 [6] & \UART0|RxUM0|always0~28_combout ))

	.dataa(\UART0|RxUM0|always0~15_combout ),
	.datab(gnd),
	.datac(\UART0|RxUM0|RxBuff2 [6]),
	.datad(\UART0|RxUM0|always0~28_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~29 .lut_mask = 16'hA000;
defparam \UART0|RxUM0|always0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~31 (
// Equation(s):
// \UART0|RxUM0|always0~31_combout  = (!\UART0|RxUM0|RxBuff4 [2] & (\UART0|RxUM0|RxBuff4 [5] & (\UART0|RxUM0|RxBuff4 [1] & \UART0|RxUM0|RxBuff4 [4])))

	.dataa(\UART0|RxUM0|RxBuff4 [2]),
	.datab(\UART0|RxUM0|RxBuff4 [5]),
	.datac(\UART0|RxUM0|RxBuff4 [1]),
	.datad(\UART0|RxUM0|RxBuff4 [4]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~31 .lut_mask = 16'h4000;
defparam \UART0|RxUM0|always0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~32 (
// Equation(s):
// \UART0|RxUM0|always0~32_combout  = (\UART0|RxUM0|always0~30_combout  & (\UART0|RxUM0|always0~29_combout  & (\UART0|RxUM0|always0~27_combout  & \UART0|RxUM0|always0~31_combout )))

	.dataa(\UART0|RxUM0|always0~30_combout ),
	.datab(\UART0|RxUM0|always0~29_combout ),
	.datac(\UART0|RxUM0|always0~27_combout ),
	.datad(\UART0|RxUM0|always0~31_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~32_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~32 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|always0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~9 (
// Equation(s):
// \UART0|RxUM0|always0~9_combout  = (!\UART0|RxUM0|RxBuff0 [5] & (!\UART0|RxUM0|RxBuff1 [3] & (\UART0|RxUM0|RxBuff0 [2] & !\UART0|RxUM0|RxBuff1 [5])))

	.dataa(\UART0|RxUM0|RxBuff0 [5]),
	.datab(\UART0|RxUM0|RxBuff1 [3]),
	.datac(\UART0|RxUM0|RxBuff0 [2]),
	.datad(\UART0|RxUM0|RxBuff1 [5]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~9 .lut_mask = 16'h0010;
defparam \UART0|RxUM0|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~10 (
// Equation(s):
// \UART0|RxUM0|always0~10_combout  = (!\UART0|RxUM0|RxBuff0 [7] & (\UART0|RxUM0|always0~9_combout  & (\UART0|RxUM0|RxBuff1 [2] & \UART0|RxUM0|always0~8_combout )))

	.dataa(\UART0|RxUM0|RxBuff0 [7]),
	.datab(\UART0|RxUM0|always0~9_combout ),
	.datac(\UART0|RxUM0|RxBuff1 [2]),
	.datad(\UART0|RxUM0|always0~8_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~10 .lut_mask = 16'h4000;
defparam \UART0|RxUM0|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~12 (
// Equation(s):
// \UART0|RxUM0|always0~12_combout  = (\UART0|RxUM0|RxBuff1 [1] & !\UART0|RxUM0|RxBuff1 [7])

	.dataa(gnd),
	.datab(\UART0|RxUM0|RxBuff1 [1]),
	.datac(gnd),
	.datad(\UART0|RxUM0|RxBuff1 [7]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~12 .lut_mask = 16'h00CC;
defparam \UART0|RxUM0|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~11 (
// Equation(s):
// \UART0|RxUM0|always0~11_combout  = (!\UART0|RxUM0|RxBuff0 [3] & (\UART0|RxUM0|RxBuff1 [0] & (\UART0|RxUM0|RxBuff0 [1] & \UART0|RxUM0|RxBuff0 [0])))

	.dataa(\UART0|RxUM0|RxBuff0 [3]),
	.datab(\UART0|RxUM0|RxBuff1 [0]),
	.datac(\UART0|RxUM0|RxBuff0 [1]),
	.datad(\UART0|RxUM0|RxBuff0 [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~11 .lut_mask = 16'h4000;
defparam \UART0|RxUM0|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~2 (
// Equation(s):
// \UART0|RxUM0|always0~2_combout  = (!\UART0|RxUM0|RxBuff1 [3] & (!\UART0|RxUM0|RxBuff0 [3] & !\UART0|RxUM0|RxBuff1 [7]))

	.dataa(gnd),
	.datab(\UART0|RxUM0|RxBuff1 [3]),
	.datac(\UART0|RxUM0|RxBuff0 [3]),
	.datad(\UART0|RxUM0|RxBuff1 [7]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~2 .lut_mask = 16'h0003;
defparam \UART0|RxUM0|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~6 (
// Equation(s):
// \UART0|RxUM0|always0~6_combout  = (!\UART0|RxUM0|RxBuff0 [7] & (!\UART0|RxUM0|RxBuff1 [0] & (\UART0|RxUM0|RxBuff0 [5] & !\UART0|RxUM0|RxBuff0 [0])))

	.dataa(\UART0|RxUM0|RxBuff0 [7]),
	.datab(\UART0|RxUM0|RxBuff1 [0]),
	.datac(\UART0|RxUM0|RxBuff0 [5]),
	.datad(\UART0|RxUM0|RxBuff0 [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~6 .lut_mask = 16'h0010;
defparam \UART0|RxUM0|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~5 (
// Equation(s):
// \UART0|RxUM0|always0~5_combout  = (\UART0|RxUM0|always0~4_combout  & (\UART0|RxUM0|always0~3_combout  & \UART0|RxUM0|RxBuff1 [1]))

	.dataa(\UART0|RxUM0|always0~4_combout ),
	.datab(\UART0|RxUM0|always0~3_combout ),
	.datac(gnd),
	.datad(\UART0|RxUM0|RxBuff1 [1]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~5 .lut_mask = 16'h8800;
defparam \UART0|RxUM0|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~7 (
// Equation(s):
// \UART0|RxUM0|always0~7_combout  = (\UART0|RxUM0|always0~2_combout  & (\UART0|RxUM0|always0~6_combout  & \UART0|RxUM0|always0~5_combout ))

	.dataa(\UART0|RxUM0|always0~2_combout ),
	.datab(gnd),
	.datac(\UART0|RxUM0|always0~6_combout ),
	.datad(\UART0|RxUM0|always0~5_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~7 .lut_mask = 16'hA000;
defparam \UART0|RxUM0|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|Cmd~3 (
// Equation(s):
// \UART0|RxUM0|Cmd~3_combout  = (\UART0|RxUM0|always0~7_combout ) # ((\UART0|RxUM0|always0~12_combout  & (\UART0|RxUM0|always0~11_combout  & \UART0|RxUM0|always0~10_combout )))

	.dataa(\UART0|RxUM0|always0~12_combout ),
	.datab(\UART0|RxUM0|always0~11_combout ),
	.datac(\UART0|RxUM0|always0~7_combout ),
	.datad(\UART0|RxUM0|always0~10_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Cmd~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Cmd~3 .lut_mask = 16'hF8F0;
defparam \UART0|RxUM0|Cmd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|RBstate~15 (
// Equation(s):
// \UART0|RxUM0|RBstate~15_combout  = (\UART0|RxUM0|RBstate~14_combout  & (\UART0|RxUM0|BuffrPoint [1] & (!\UART0|RxUM0|BuffrPoint [0] & !\UART0|RxUM0|BuffrPoint [2])))

	.dataa(\UART0|RxUM0|RBstate~14_combout ),
	.datab(\UART0|RxUM0|BuffrPoint [1]),
	.datac(\UART0|RxUM0|BuffrPoint [0]),
	.datad(\UART0|RxUM0|BuffrPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RBstate~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RBstate~15 .lut_mask = 16'h0008;
defparam \UART0|RxUM0|RBstate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \UART0|RxUM0|RBstate.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RBstate~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RBstate.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RBstate.0011 .is_wysiwyg = "true";
defparam \UART0|RxUM0|RBstate.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~13 (
// Equation(s):
// \UART0|RxUM0|always0~13_combout  = ((\UART0|RxUM0|RxBuff0 [0]) # ((\UART0|RxUM0|RxBuff0 [1]) # (!\UART0|RxUM0|RxBuff1 [7]))) # (!\UART0|RxUM0|RxBuff0 [3])

	.dataa(\UART0|RxUM0|RxBuff0 [3]),
	.datab(\UART0|RxUM0|RxBuff0 [0]),
	.datac(\UART0|RxUM0|RxBuff0 [1]),
	.datad(\UART0|RxUM0|RxBuff1 [7]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~13 .lut_mask = 16'hFDFF;
defparam \UART0|RxUM0|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~33 (
// Equation(s):
// \UART0|RxUM0|always0~33_combout  = (\UART0|RxUM0|always0~13_combout ) # ((\UART0|RxUM0|RxBuff1 [0]) # (\UART0|RxUM0|RxBuff1 [1]))

	.dataa(gnd),
	.datab(\UART0|RxUM0|always0~13_combout ),
	.datac(\UART0|RxUM0|RxBuff1 [0]),
	.datad(\UART0|RxUM0|RxBuff1 [1]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~33_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~33 .lut_mask = 16'hFFFC;
defparam \UART0|RxUM0|always0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~0 (
// Equation(s):
// \UART0|RxUM0|Selector3~0_combout  = (\UART0|RxUM0|RBstate.0011~q  & ((\UART0|RxUM0|Cmd~3_combout ) # ((\UART0|RxUM0|always0~10_combout  & !\UART0|RxUM0|always0~33_combout ))))

	.dataa(\UART0|RxUM0|always0~10_combout ),
	.datab(\UART0|RxUM0|Cmd~3_combout ),
	.datac(\UART0|RxUM0|RBstate.0011~q ),
	.datad(\UART0|RxUM0|always0~33_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~0 .lut_mask = 16'hC0E0;
defparam \UART0|RxUM0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector3~12 (
// Equation(s):
// \UART0|RxUM0|Selector3~12_combout  = (\UART0|RxUM0|Selector3~11_combout ) # ((\UART0|RxUM0|Selector3~0_combout ) # ((\UART0|RxUM0|RBstate.0111~q  & \UART0|RxUM0|always0~32_combout )))

	.dataa(\UART0|RxUM0|Selector3~11_combout ),
	.datab(\UART0|RxUM0|RBstate.0111~q ),
	.datac(\UART0|RxUM0|always0~32_combout ),
	.datad(\UART0|RxUM0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector3~12 .lut_mask = 16'hFFEA;
defparam \UART0|RxUM0|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N15
dffeas \UART0|RxUM0|Cmd[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Cmd[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector2~0 (
// Equation(s):
// \UART0|RxUM0|Selector2~0_combout  = (\UART0|RxUM0|always0~21_combout  & (\UART0|RxUM0|RBstate.0100~q  & (\UART0|RxUM0|RxBuff0 [0] $ (!\UART0|RxUM0|RxBuff1 [0]))))

	.dataa(\UART0|RxUM0|always0~21_combout ),
	.datab(\UART0|RxUM0|RBstate.0100~q ),
	.datac(\UART0|RxUM0|RxBuff0 [0]),
	.datad(\UART0|RxUM0|RxBuff1 [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector2~0 .lut_mask = 16'h8008;
defparam \UART0|RxUM0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|always0~14 (
// Equation(s):
// \UART0|RxUM0|always0~14_combout  = (\UART0|RxUM0|RxBuff1 [0]) # (\UART0|RxUM0|RxBuff1 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|RxBuff1 [0]),
	.datad(\UART0|RxUM0|RxBuff1 [1]),
	.cin(gnd),
	.combout(\UART0|RxUM0|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|always0~14 .lut_mask = 16'hFFF0;
defparam \UART0|RxUM0|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|Cmd[2]~4 (
// Equation(s):
// \UART0|RxUM0|Cmd[2]~4_combout  = (\UART0|RxUM0|RBstate.0011~q  & ((\UART0|RxUM0|always0~14_combout ) # ((\UART0|RxUM0|always0~13_combout ) # (!\UART0|RxUM0|always0~10_combout ))))

	.dataa(\UART0|RxUM0|always0~14_combout ),
	.datab(\UART0|RxUM0|always0~13_combout ),
	.datac(\UART0|RxUM0|RBstate.0011~q ),
	.datad(\UART0|RxUM0|always0~10_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Cmd[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Cmd[2]~4 .lut_mask = 16'hE0F0;
defparam \UART0|RxUM0|Cmd[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|Cmd[1]~2 (
// Equation(s):
// \UART0|RxUM0|Cmd[1]~2_combout  = (\UART0|RxUM0|Cmd[2]~4_combout  & ((\UART0|RxUM0|Cmd~3_combout ))) # (!\UART0|RxUM0|Cmd[2]~4_combout  & (\UART0|RxUM0|Selector2~0_combout ))

	.dataa(\UART0|RxUM0|Selector2~0_combout ),
	.datab(\UART0|RxUM0|Cmd~3_combout ),
	.datac(gnd),
	.datad(\UART0|RxUM0|Cmd[2]~4_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Cmd[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Cmd[1]~2 .lut_mask = 16'hCCAA;
defparam \UART0|RxUM0|Cmd[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector2~1 (
// Equation(s):
// \UART0|RxUM0|Selector2~1_combout  = \UART0|RxUM0|RxBuff1 [0] $ (\UART0|RxUM0|RxBuff0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|RxBuff1 [0]),
	.datad(\UART0|RxUM0|RxBuff0 [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector2~1 .lut_mask = 16'h0FF0;
defparam \UART0|RxUM0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector2~2 (
// Equation(s):
// \UART0|RxUM0|Selector2~2_combout  = ((\UART0|RxUM0|Selector2~1_combout ) # ((\UART0|RxUM0|RxBuff0 [5]) # (!\UART0|RxUM0|always0~16_combout ))) # (!\UART0|RxUM0|always0~5_combout )

	.dataa(\UART0|RxUM0|always0~5_combout ),
	.datab(\UART0|RxUM0|Selector2~1_combout ),
	.datac(\UART0|RxUM0|RxBuff0 [5]),
	.datad(\UART0|RxUM0|always0~16_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector2~2 .lut_mask = 16'hFDFF;
defparam \UART0|RxUM0|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|ByteQuest[7]~0 (
// Equation(s):
// \UART0|RxUM0|ByteQuest[7]~0_combout  = (\UART0|RxUM0|Selector2~2_combout  & ((\UART0|RxUM0|RxBuff0 [4] $ (\UART0|RxUM0|RxBuff1 [4])) # (!\UART0|RxUM0|always0~19_combout )))

	.dataa(\UART0|RxUM0|Selector2~2_combout ),
	.datab(\UART0|RxUM0|always0~19_combout ),
	.datac(\UART0|RxUM0|RxBuff0 [4]),
	.datad(\UART0|RxUM0|RxBuff1 [4]),
	.cin(gnd),
	.combout(\UART0|RxUM0|ByteQuest[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[7]~0 .lut_mask = 16'h2AA2;
defparam \UART0|RxUM0|ByteQuest[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|Cmd[2]~5 (
// Equation(s):
// \UART0|RxUM0|Cmd[2]~5_combout  = (!\UART0|RxUM0|RBstate.0001~q  & (!\UART0|RxUM0|RBstate.0101~q  & ((!\UART0|RxUM0|ByteQuest[7]~0_combout ) # (!\UART0|RxUM0|RBstate.0100~q ))))

	.dataa(\UART0|RxUM0|RBstate.0001~q ),
	.datab(\UART0|RxUM0|RBstate.0101~q ),
	.datac(\UART0|RxUM0|RBstate.0100~q ),
	.datad(\UART0|RxUM0|ByteQuest[7]~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Cmd[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Cmd[2]~5 .lut_mask = 16'h0111;
defparam \UART0|RxUM0|Cmd[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N25
dffeas \UART0|RxUM0|Cmd[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Cmd[1]~2_combout ),
	.asdata(\UART0|RxUM0|always0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|RxUM0|RBstate.0111~q ),
	.ena(\UART0|RxUM0|Cmd[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Cmd[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector1~0 (
// Equation(s):
// \UART0|RxUM0|Selector1~0_combout  = (\UART0|RxUM0|Cmd[2]~4_combout  & (\UART0|RxUM0|always0~7_combout )) # (!\UART0|RxUM0|Cmd[2]~4_combout  & (((!\UART0|RxUM0|RBstate.0100~q  & \UART0|RxUM0|RBstate.0011~q ))))

	.dataa(\UART0|RxUM0|always0~7_combout ),
	.datab(\UART0|RxUM0|RBstate.0100~q ),
	.datac(\UART0|RxUM0|RBstate.0011~q ),
	.datad(\UART0|RxUM0|Cmd[2]~4_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector1~0 .lut_mask = 16'hAA30;
defparam \UART0|RxUM0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector1~1 (
// Equation(s):
// \UART0|RxUM0|Selector1~1_combout  = (\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|always0~32_combout )) # (!\UART0|RxUM0|RBstate.0111~q  & ((\UART0|RxUM0|Selector1~0_combout )))

	.dataa(gnd),
	.datab(\UART0|RxUM0|RBstate.0111~q ),
	.datac(\UART0|RxUM0|always0~32_combout ),
	.datad(\UART0|RxUM0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector1~1 .lut_mask = 16'hF3C0;
defparam \UART0|RxUM0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N17
dffeas \UART0|RxUM0|Cmd[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|Cmd[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Cmd[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector0~0 (
// Equation(s):
// \UART0|RxUM0|Selector0~0_combout  = (\UART0|RxUM0|always0~2_combout  & (\UART0|RxUM0|always0~6_combout  & (\UART0|RxUM0|RBstate.0011~q  & \UART0|RxUM0|always0~5_combout )))

	.dataa(\UART0|RxUM0|always0~2_combout ),
	.datab(\UART0|RxUM0|always0~6_combout ),
	.datac(\UART0|RxUM0|RBstate.0011~q ),
	.datad(\UART0|RxUM0|always0~5_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector0~0 .lut_mask = 16'h8000;
defparam \UART0|RxUM0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector0~1 (
// Equation(s):
// \UART0|RxUM0|Selector0~1_combout  = (\UART0|RxUM0|Cmd [3] & ((\UART0|RxUM0|RBstate.0001~q ) # ((\UART0|RxUM0|RBstate.0101~q ) # (\UART0|RxUM0|RBstate.0100~q ))))

	.dataa(\UART0|RxUM0|RBstate.0001~q ),
	.datab(\UART0|RxUM0|RBstate.0101~q ),
	.datac(\UART0|RxUM0|RBstate.0100~q ),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector0~1 .lut_mask = 16'hFE00;
defparam \UART0|RxUM0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector0~2 (
// Equation(s):
// \UART0|RxUM0|Selector0~2_combout  = (\UART0|RxUM0|Selector0~0_combout ) # ((\UART0|RxUM0|Selector0~1_combout ) # ((\UART0|RxUM0|RBstate.0100~q  & !\UART0|RxUM0|ByteQuest[7]~0_combout )))

	.dataa(\UART0|RxUM0|Selector0~0_combout ),
	.datab(\UART0|RxUM0|RBstate.0100~q ),
	.datac(\UART0|RxUM0|Selector0~1_combout ),
	.datad(\UART0|RxUM0|ByteQuest[7]~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector0~2 .lut_mask = 16'hFAFE;
defparam \UART0|RxUM0|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N11
dffeas \UART0|RxUM0|Cmd[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|Cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|Cmd[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|Cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
fiftyfivenm_lcell_comb \UART0|Equal0~0 (
// Equation(s):
// \UART0|Equal0~0_combout  = (\UART0|RxUM0|Cmd [0] & (\UART0|RxUM0|Cmd [1] & (\UART0|RxUM0|Cmd [2] & \UART0|RxUM0|Cmd [3])))

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal0~0 .lut_mask = 16'h8000;
defparam \UART0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N5
dffeas \UART0|reset (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|reset .is_wysiwyg = "true";
defparam \UART0|reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N0
fiftyfivenm_lcell_comb \rset0|rcounter[0]~33 (
// Equation(s):
// \rset0|rcounter[0]~33_combout  = \rset0|rcounter [0] $ (VCC)
// \rset0|rcounter[0]~34  = CARRY(\rset0|rcounter [0])

	.dataa(gnd),
	.datab(\rset0|rcounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rset0|rcounter[0]~33_combout ),
	.cout(\rset0|rcounter[0]~34 ));
// synopsys translate_off
defparam \rset0|rcounter[0]~33 .lut_mask = 16'h33CC;
defparam \rset0|rcounter[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y2_N1
dffeas \rset0|rcounter[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[0] .is_wysiwyg = "true";
defparam \rset0|rcounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N2
fiftyfivenm_lcell_comb \rset0|rcounter[1]~35 (
// Equation(s):
// \rset0|rcounter[1]~35_combout  = (\rset0|rcounter [1] & (!\rset0|rcounter[0]~34 )) # (!\rset0|rcounter [1] & ((\rset0|rcounter[0]~34 ) # (GND)))
// \rset0|rcounter[1]~36  = CARRY((!\rset0|rcounter[0]~34 ) # (!\rset0|rcounter [1]))

	.dataa(gnd),
	.datab(\rset0|rcounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[0]~34 ),
	.combout(\rset0|rcounter[1]~35_combout ),
	.cout(\rset0|rcounter[1]~36 ));
// synopsys translate_off
defparam \rset0|rcounter[1]~35 .lut_mask = 16'h3C3F;
defparam \rset0|rcounter[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N3
dffeas \rset0|rcounter[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[1] .is_wysiwyg = "true";
defparam \rset0|rcounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N4
fiftyfivenm_lcell_comb \rset0|rcounter[2]~37 (
// Equation(s):
// \rset0|rcounter[2]~37_combout  = (\rset0|rcounter [2] & (\rset0|rcounter[1]~36  $ (GND))) # (!\rset0|rcounter [2] & (!\rset0|rcounter[1]~36  & VCC))
// \rset0|rcounter[2]~38  = CARRY((\rset0|rcounter [2] & !\rset0|rcounter[1]~36 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[1]~36 ),
	.combout(\rset0|rcounter[2]~37_combout ),
	.cout(\rset0|rcounter[2]~38 ));
// synopsys translate_off
defparam \rset0|rcounter[2]~37 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N5
dffeas \rset0|rcounter[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[2] .is_wysiwyg = "true";
defparam \rset0|rcounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N6
fiftyfivenm_lcell_comb \rset0|rcounter[3]~39 (
// Equation(s):
// \rset0|rcounter[3]~39_combout  = (\rset0|rcounter [3] & (!\rset0|rcounter[2]~38 )) # (!\rset0|rcounter [3] & ((\rset0|rcounter[2]~38 ) # (GND)))
// \rset0|rcounter[3]~40  = CARRY((!\rset0|rcounter[2]~38 ) # (!\rset0|rcounter [3]))

	.dataa(\rset0|rcounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[2]~38 ),
	.combout(\rset0|rcounter[3]~39_combout ),
	.cout(\rset0|rcounter[3]~40 ));
// synopsys translate_off
defparam \rset0|rcounter[3]~39 .lut_mask = 16'h5A5F;
defparam \rset0|rcounter[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N7
dffeas \rset0|rcounter[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[3] .is_wysiwyg = "true";
defparam \rset0|rcounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N8
fiftyfivenm_lcell_comb \rset0|rcounter[4]~41 (
// Equation(s):
// \rset0|rcounter[4]~41_combout  = (\rset0|rcounter [4] & (\rset0|rcounter[3]~40  $ (GND))) # (!\rset0|rcounter [4] & (!\rset0|rcounter[3]~40  & VCC))
// \rset0|rcounter[4]~42  = CARRY((\rset0|rcounter [4] & !\rset0|rcounter[3]~40 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[3]~40 ),
	.combout(\rset0|rcounter[4]~41_combout ),
	.cout(\rset0|rcounter[4]~42 ));
// synopsys translate_off
defparam \rset0|rcounter[4]~41 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N9
dffeas \rset0|rcounter[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[4] .is_wysiwyg = "true";
defparam \rset0|rcounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N10
fiftyfivenm_lcell_comb \rset0|rcounter[5]~43 (
// Equation(s):
// \rset0|rcounter[5]~43_combout  = (\rset0|rcounter [5] & (!\rset0|rcounter[4]~42 )) # (!\rset0|rcounter [5] & ((\rset0|rcounter[4]~42 ) # (GND)))
// \rset0|rcounter[5]~44  = CARRY((!\rset0|rcounter[4]~42 ) # (!\rset0|rcounter [5]))

	.dataa(\rset0|rcounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[4]~42 ),
	.combout(\rset0|rcounter[5]~43_combout ),
	.cout(\rset0|rcounter[5]~44 ));
// synopsys translate_off
defparam \rset0|rcounter[5]~43 .lut_mask = 16'h5A5F;
defparam \rset0|rcounter[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N11
dffeas \rset0|rcounter[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[5] .is_wysiwyg = "true";
defparam \rset0|rcounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N12
fiftyfivenm_lcell_comb \rset0|rcounter[6]~45 (
// Equation(s):
// \rset0|rcounter[6]~45_combout  = (\rset0|rcounter [6] & (\rset0|rcounter[5]~44  $ (GND))) # (!\rset0|rcounter [6] & (!\rset0|rcounter[5]~44  & VCC))
// \rset0|rcounter[6]~46  = CARRY((\rset0|rcounter [6] & !\rset0|rcounter[5]~44 ))

	.dataa(\rset0|rcounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[5]~44 ),
	.combout(\rset0|rcounter[6]~45_combout ),
	.cout(\rset0|rcounter[6]~46 ));
// synopsys translate_off
defparam \rset0|rcounter[6]~45 .lut_mask = 16'hA50A;
defparam \rset0|rcounter[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N13
dffeas \rset0|rcounter[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[6] .is_wysiwyg = "true";
defparam \rset0|rcounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N14
fiftyfivenm_lcell_comb \rset0|rcounter[7]~47 (
// Equation(s):
// \rset0|rcounter[7]~47_combout  = (\rset0|rcounter [7] & (!\rset0|rcounter[6]~46 )) # (!\rset0|rcounter [7] & ((\rset0|rcounter[6]~46 ) # (GND)))
// \rset0|rcounter[7]~48  = CARRY((!\rset0|rcounter[6]~46 ) # (!\rset0|rcounter [7]))

	.dataa(gnd),
	.datab(\rset0|rcounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[6]~46 ),
	.combout(\rset0|rcounter[7]~47_combout ),
	.cout(\rset0|rcounter[7]~48 ));
// synopsys translate_off
defparam \rset0|rcounter[7]~47 .lut_mask = 16'h3C3F;
defparam \rset0|rcounter[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N15
dffeas \rset0|rcounter[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[7] .is_wysiwyg = "true";
defparam \rset0|rcounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N16
fiftyfivenm_lcell_comb \rset0|rcounter[8]~49 (
// Equation(s):
// \rset0|rcounter[8]~49_combout  = (\rset0|rcounter [8] & (\rset0|rcounter[7]~48  $ (GND))) # (!\rset0|rcounter [8] & (!\rset0|rcounter[7]~48  & VCC))
// \rset0|rcounter[8]~50  = CARRY((\rset0|rcounter [8] & !\rset0|rcounter[7]~48 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[7]~48 ),
	.combout(\rset0|rcounter[8]~49_combout ),
	.cout(\rset0|rcounter[8]~50 ));
// synopsys translate_off
defparam \rset0|rcounter[8]~49 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N17
dffeas \rset0|rcounter[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[8] .is_wysiwyg = "true";
defparam \rset0|rcounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N18
fiftyfivenm_lcell_comb \rset0|rcounter[9]~51 (
// Equation(s):
// \rset0|rcounter[9]~51_combout  = (\rset0|rcounter [9] & (!\rset0|rcounter[8]~50 )) # (!\rset0|rcounter [9] & ((\rset0|rcounter[8]~50 ) # (GND)))
// \rset0|rcounter[9]~52  = CARRY((!\rset0|rcounter[8]~50 ) # (!\rset0|rcounter [9]))

	.dataa(gnd),
	.datab(\rset0|rcounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[8]~50 ),
	.combout(\rset0|rcounter[9]~51_combout ),
	.cout(\rset0|rcounter[9]~52 ));
// synopsys translate_off
defparam \rset0|rcounter[9]~51 .lut_mask = 16'h3C3F;
defparam \rset0|rcounter[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N19
dffeas \rset0|rcounter[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[9] .is_wysiwyg = "true";
defparam \rset0|rcounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N20
fiftyfivenm_lcell_comb \rset0|rcounter[10]~53 (
// Equation(s):
// \rset0|rcounter[10]~53_combout  = (\rset0|rcounter [10] & (\rset0|rcounter[9]~52  $ (GND))) # (!\rset0|rcounter [10] & (!\rset0|rcounter[9]~52  & VCC))
// \rset0|rcounter[10]~54  = CARRY((\rset0|rcounter [10] & !\rset0|rcounter[9]~52 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[9]~52 ),
	.combout(\rset0|rcounter[10]~53_combout ),
	.cout(\rset0|rcounter[10]~54 ));
// synopsys translate_off
defparam \rset0|rcounter[10]~53 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N21
dffeas \rset0|rcounter[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[10] .is_wysiwyg = "true";
defparam \rset0|rcounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N22
fiftyfivenm_lcell_comb \rset0|rcounter[11]~55 (
// Equation(s):
// \rset0|rcounter[11]~55_combout  = (\rset0|rcounter [11] & (!\rset0|rcounter[10]~54 )) # (!\rset0|rcounter [11] & ((\rset0|rcounter[10]~54 ) # (GND)))
// \rset0|rcounter[11]~56  = CARRY((!\rset0|rcounter[10]~54 ) # (!\rset0|rcounter [11]))

	.dataa(\rset0|rcounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[10]~54 ),
	.combout(\rset0|rcounter[11]~55_combout ),
	.cout(\rset0|rcounter[11]~56 ));
// synopsys translate_off
defparam \rset0|rcounter[11]~55 .lut_mask = 16'h5A5F;
defparam \rset0|rcounter[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N23
dffeas \rset0|rcounter[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[11] .is_wysiwyg = "true";
defparam \rset0|rcounter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N24
fiftyfivenm_lcell_comb \rset0|rcounter[12]~57 (
// Equation(s):
// \rset0|rcounter[12]~57_combout  = (\rset0|rcounter [12] & (\rset0|rcounter[11]~56  $ (GND))) # (!\rset0|rcounter [12] & (!\rset0|rcounter[11]~56  & VCC))
// \rset0|rcounter[12]~58  = CARRY((\rset0|rcounter [12] & !\rset0|rcounter[11]~56 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[11]~56 ),
	.combout(\rset0|rcounter[12]~57_combout ),
	.cout(\rset0|rcounter[12]~58 ));
// synopsys translate_off
defparam \rset0|rcounter[12]~57 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N25
dffeas \rset0|rcounter[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[12] .is_wysiwyg = "true";
defparam \rset0|rcounter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N26
fiftyfivenm_lcell_comb \rset0|rcounter[13]~59 (
// Equation(s):
// \rset0|rcounter[13]~59_combout  = (\rset0|rcounter [13] & (!\rset0|rcounter[12]~58 )) # (!\rset0|rcounter [13] & ((\rset0|rcounter[12]~58 ) # (GND)))
// \rset0|rcounter[13]~60  = CARRY((!\rset0|rcounter[12]~58 ) # (!\rset0|rcounter [13]))

	.dataa(\rset0|rcounter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[12]~58 ),
	.combout(\rset0|rcounter[13]~59_combout ),
	.cout(\rset0|rcounter[13]~60 ));
// synopsys translate_off
defparam \rset0|rcounter[13]~59 .lut_mask = 16'h5A5F;
defparam \rset0|rcounter[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N27
dffeas \rset0|rcounter[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[13] .is_wysiwyg = "true";
defparam \rset0|rcounter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N28
fiftyfivenm_lcell_comb \rset0|rcounter[14]~61 (
// Equation(s):
// \rset0|rcounter[14]~61_combout  = (\rset0|rcounter [14] & (\rset0|rcounter[13]~60  $ (GND))) # (!\rset0|rcounter [14] & (!\rset0|rcounter[13]~60  & VCC))
// \rset0|rcounter[14]~62  = CARRY((\rset0|rcounter [14] & !\rset0|rcounter[13]~60 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[13]~60 ),
	.combout(\rset0|rcounter[14]~61_combout ),
	.cout(\rset0|rcounter[14]~62 ));
// synopsys translate_off
defparam \rset0|rcounter[14]~61 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N29
dffeas \rset0|rcounter[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[14] .is_wysiwyg = "true";
defparam \rset0|rcounter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N30
fiftyfivenm_lcell_comb \rset0|rcounter[15]~63 (
// Equation(s):
// \rset0|rcounter[15]~63_combout  = (\rset0|rcounter [15] & (!\rset0|rcounter[14]~62 )) # (!\rset0|rcounter [15] & ((\rset0|rcounter[14]~62 ) # (GND)))
// \rset0|rcounter[15]~64  = CARRY((!\rset0|rcounter[14]~62 ) # (!\rset0|rcounter [15]))

	.dataa(\rset0|rcounter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[14]~62 ),
	.combout(\rset0|rcounter[15]~63_combout ),
	.cout(\rset0|rcounter[15]~64 ));
// synopsys translate_off
defparam \rset0|rcounter[15]~63 .lut_mask = 16'h5A5F;
defparam \rset0|rcounter[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N31
dffeas \rset0|rcounter[15] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[15] .is_wysiwyg = "true";
defparam \rset0|rcounter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N0
fiftyfivenm_lcell_comb \rset0|rcounter[16]~65 (
// Equation(s):
// \rset0|rcounter[16]~65_combout  = (\rset0|rcounter [16] & (\rset0|rcounter[15]~64  $ (GND))) # (!\rset0|rcounter [16] & (!\rset0|rcounter[15]~64  & VCC))
// \rset0|rcounter[16]~66  = CARRY((\rset0|rcounter [16] & !\rset0|rcounter[15]~64 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[15]~64 ),
	.combout(\rset0|rcounter[16]~65_combout ),
	.cout(\rset0|rcounter[16]~66 ));
// synopsys translate_off
defparam \rset0|rcounter[16]~65 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N1
dffeas \rset0|rcounter[16] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[16] .is_wysiwyg = "true";
defparam \rset0|rcounter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N2
fiftyfivenm_lcell_comb \rset0|rcounter[17]~67 (
// Equation(s):
// \rset0|rcounter[17]~67_combout  = (\rset0|rcounter [17] & (!\rset0|rcounter[16]~66 )) # (!\rset0|rcounter [17] & ((\rset0|rcounter[16]~66 ) # (GND)))
// \rset0|rcounter[17]~68  = CARRY((!\rset0|rcounter[16]~66 ) # (!\rset0|rcounter [17]))

	.dataa(gnd),
	.datab(\rset0|rcounter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[16]~66 ),
	.combout(\rset0|rcounter[17]~67_combout ),
	.cout(\rset0|rcounter[17]~68 ));
// synopsys translate_off
defparam \rset0|rcounter[17]~67 .lut_mask = 16'h3C3F;
defparam \rset0|rcounter[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N3
dffeas \rset0|rcounter[17] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[17] .is_wysiwyg = "true";
defparam \rset0|rcounter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N4
fiftyfivenm_lcell_comb \rset0|rcounter[18]~69 (
// Equation(s):
// \rset0|rcounter[18]~69_combout  = (\rset0|rcounter [18] & (\rset0|rcounter[17]~68  $ (GND))) # (!\rset0|rcounter [18] & (!\rset0|rcounter[17]~68  & VCC))
// \rset0|rcounter[18]~70  = CARRY((\rset0|rcounter [18] & !\rset0|rcounter[17]~68 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[17]~68 ),
	.combout(\rset0|rcounter[18]~69_combout ),
	.cout(\rset0|rcounter[18]~70 ));
// synopsys translate_off
defparam \rset0|rcounter[18]~69 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N5
dffeas \rset0|rcounter[18] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[18] .is_wysiwyg = "true";
defparam \rset0|rcounter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N6
fiftyfivenm_lcell_comb \rset0|rcounter[19]~71 (
// Equation(s):
// \rset0|rcounter[19]~71_combout  = (\rset0|rcounter [19] & (!\rset0|rcounter[18]~70 )) # (!\rset0|rcounter [19] & ((\rset0|rcounter[18]~70 ) # (GND)))
// \rset0|rcounter[19]~72  = CARRY((!\rset0|rcounter[18]~70 ) # (!\rset0|rcounter [19]))

	.dataa(\rset0|rcounter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[18]~70 ),
	.combout(\rset0|rcounter[19]~71_combout ),
	.cout(\rset0|rcounter[19]~72 ));
// synopsys translate_off
defparam \rset0|rcounter[19]~71 .lut_mask = 16'h5A5F;
defparam \rset0|rcounter[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N7
dffeas \rset0|rcounter[19] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[19] .is_wysiwyg = "true";
defparam \rset0|rcounter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N12
fiftyfivenm_lcell_comb \rset0|Equal0~5 (
// Equation(s):
// \rset0|Equal0~5_combout  = (\rset0|rcounter [16] & (\rset0|rcounter [19] & (!\rset0|rcounter [18] & \rset0|rcounter [17])))

	.dataa(\rset0|rcounter [16]),
	.datab(\rset0|rcounter [19]),
	.datac(\rset0|rcounter [18]),
	.datad(\rset0|rcounter [17]),
	.cin(gnd),
	.combout(\rset0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~5 .lut_mask = 16'h0800;
defparam \rset0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N8
fiftyfivenm_lcell_comb \rset0|rcounter[20]~73 (
// Equation(s):
// \rset0|rcounter[20]~73_combout  = (\rset0|rcounter [20] & (\rset0|rcounter[19]~72  $ (GND))) # (!\rset0|rcounter [20] & (!\rset0|rcounter[19]~72  & VCC))
// \rset0|rcounter[20]~74  = CARRY((\rset0|rcounter [20] & !\rset0|rcounter[19]~72 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[19]~72 ),
	.combout(\rset0|rcounter[20]~73_combout ),
	.cout(\rset0|rcounter[20]~74 ));
// synopsys translate_off
defparam \rset0|rcounter[20]~73 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N9
dffeas \rset0|rcounter[20] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[20] .is_wysiwyg = "true";
defparam \rset0|rcounter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N10
fiftyfivenm_lcell_comb \rset0|rcounter[21]~75 (
// Equation(s):
// \rset0|rcounter[21]~75_combout  = (\rset0|rcounter [21] & (!\rset0|rcounter[20]~74 )) # (!\rset0|rcounter [21] & ((\rset0|rcounter[20]~74 ) # (GND)))
// \rset0|rcounter[21]~76  = CARRY((!\rset0|rcounter[20]~74 ) # (!\rset0|rcounter [21]))

	.dataa(\rset0|rcounter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[20]~74 ),
	.combout(\rset0|rcounter[21]~75_combout ),
	.cout(\rset0|rcounter[21]~76 ));
// synopsys translate_off
defparam \rset0|rcounter[21]~75 .lut_mask = 16'h5A5F;
defparam \rset0|rcounter[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N11
dffeas \rset0|rcounter[21] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[21] .is_wysiwyg = "true";
defparam \rset0|rcounter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N12
fiftyfivenm_lcell_comb \rset0|rcounter[22]~77 (
// Equation(s):
// \rset0|rcounter[22]~77_combout  = (\rset0|rcounter [22] & (\rset0|rcounter[21]~76  $ (GND))) # (!\rset0|rcounter [22] & (!\rset0|rcounter[21]~76  & VCC))
// \rset0|rcounter[22]~78  = CARRY((\rset0|rcounter [22] & !\rset0|rcounter[21]~76 ))

	.dataa(\rset0|rcounter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[21]~76 ),
	.combout(\rset0|rcounter[22]~77_combout ),
	.cout(\rset0|rcounter[22]~78 ));
// synopsys translate_off
defparam \rset0|rcounter[22]~77 .lut_mask = 16'hA50A;
defparam \rset0|rcounter[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N13
dffeas \rset0|rcounter[22] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[22] .is_wysiwyg = "true";
defparam \rset0|rcounter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N14
fiftyfivenm_lcell_comb \rset0|rcounter[23]~79 (
// Equation(s):
// \rset0|rcounter[23]~79_combout  = (\rset0|rcounter [23] & (!\rset0|rcounter[22]~78 )) # (!\rset0|rcounter [23] & ((\rset0|rcounter[22]~78 ) # (GND)))
// \rset0|rcounter[23]~80  = CARRY((!\rset0|rcounter[22]~78 ) # (!\rset0|rcounter [23]))

	.dataa(gnd),
	.datab(\rset0|rcounter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[22]~78 ),
	.combout(\rset0|rcounter[23]~79_combout ),
	.cout(\rset0|rcounter[23]~80 ));
// synopsys translate_off
defparam \rset0|rcounter[23]~79 .lut_mask = 16'h3C3F;
defparam \rset0|rcounter[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N15
dffeas \rset0|rcounter[23] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[23] .is_wysiwyg = "true";
defparam \rset0|rcounter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N18
fiftyfivenm_lcell_comb \rset0|Equal0~6 (
// Equation(s):
// \rset0|Equal0~6_combout  = (!\rset0|rcounter [20] & (\rset0|rcounter [22] & (\rset0|rcounter [23] & \rset0|rcounter [21])))

	.dataa(\rset0|rcounter [20]),
	.datab(\rset0|rcounter [22]),
	.datac(\rset0|rcounter [23]),
	.datad(\rset0|rcounter [21]),
	.cin(gnd),
	.combout(\rset0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~6 .lut_mask = 16'h4000;
defparam \rset0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N16
fiftyfivenm_lcell_comb \rset0|rcounter[24]~81 (
// Equation(s):
// \rset0|rcounter[24]~81_combout  = (\rset0|rcounter [24] & (\rset0|rcounter[23]~80  $ (GND))) # (!\rset0|rcounter [24] & (!\rset0|rcounter[23]~80  & VCC))
// \rset0|rcounter[24]~82  = CARRY((\rset0|rcounter [24] & !\rset0|rcounter[23]~80 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[23]~80 ),
	.combout(\rset0|rcounter[24]~81_combout ),
	.cout(\rset0|rcounter[24]~82 ));
// synopsys translate_off
defparam \rset0|rcounter[24]~81 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N17
dffeas \rset0|rcounter[24] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[24] .is_wysiwyg = "true";
defparam \rset0|rcounter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N18
fiftyfivenm_lcell_comb \rset0|rcounter[25]~83 (
// Equation(s):
// \rset0|rcounter[25]~83_combout  = (\rset0|rcounter [25] & (!\rset0|rcounter[24]~82 )) # (!\rset0|rcounter [25] & ((\rset0|rcounter[24]~82 ) # (GND)))
// \rset0|rcounter[25]~84  = CARRY((!\rset0|rcounter[24]~82 ) # (!\rset0|rcounter [25]))

	.dataa(gnd),
	.datab(\rset0|rcounter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[24]~82 ),
	.combout(\rset0|rcounter[25]~83_combout ),
	.cout(\rset0|rcounter[25]~84 ));
// synopsys translate_off
defparam \rset0|rcounter[25]~83 .lut_mask = 16'h3C3F;
defparam \rset0|rcounter[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N19
dffeas \rset0|rcounter[25] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[25] .is_wysiwyg = "true";
defparam \rset0|rcounter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N20
fiftyfivenm_lcell_comb \rset0|rcounter[26]~85 (
// Equation(s):
// \rset0|rcounter[26]~85_combout  = (\rset0|rcounter [26] & (\rset0|rcounter[25]~84  $ (GND))) # (!\rset0|rcounter [26] & (!\rset0|rcounter[25]~84  & VCC))
// \rset0|rcounter[26]~86  = CARRY((\rset0|rcounter [26] & !\rset0|rcounter[25]~84 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[25]~84 ),
	.combout(\rset0|rcounter[26]~85_combout ),
	.cout(\rset0|rcounter[26]~86 ));
// synopsys translate_off
defparam \rset0|rcounter[26]~85 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N21
dffeas \rset0|rcounter[26] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[26] .is_wysiwyg = "true";
defparam \rset0|rcounter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N22
fiftyfivenm_lcell_comb \rset0|rcounter[27]~87 (
// Equation(s):
// \rset0|rcounter[27]~87_combout  = (\rset0|rcounter [27] & (!\rset0|rcounter[26]~86 )) # (!\rset0|rcounter [27] & ((\rset0|rcounter[26]~86 ) # (GND)))
// \rset0|rcounter[27]~88  = CARRY((!\rset0|rcounter[26]~86 ) # (!\rset0|rcounter [27]))

	.dataa(\rset0|rcounter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[26]~86 ),
	.combout(\rset0|rcounter[27]~87_combout ),
	.cout(\rset0|rcounter[27]~88 ));
// synopsys translate_off
defparam \rset0|rcounter[27]~87 .lut_mask = 16'h5A5F;
defparam \rset0|rcounter[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N23
dffeas \rset0|rcounter[27] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[27] .is_wysiwyg = "true";
defparam \rset0|rcounter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N24
fiftyfivenm_lcell_comb \rset0|rcounter[28]~89 (
// Equation(s):
// \rset0|rcounter[28]~89_combout  = (\rset0|rcounter [28] & (\rset0|rcounter[27]~88  $ (GND))) # (!\rset0|rcounter [28] & (!\rset0|rcounter[27]~88  & VCC))
// \rset0|rcounter[28]~90  = CARRY((\rset0|rcounter [28] & !\rset0|rcounter[27]~88 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[27]~88 ),
	.combout(\rset0|rcounter[28]~89_combout ),
	.cout(\rset0|rcounter[28]~90 ));
// synopsys translate_off
defparam \rset0|rcounter[28]~89 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N25
dffeas \rset0|rcounter[28] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[28] .is_wysiwyg = "true";
defparam \rset0|rcounter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N26
fiftyfivenm_lcell_comb \rset0|rcounter[29]~91 (
// Equation(s):
// \rset0|rcounter[29]~91_combout  = (\rset0|rcounter [29] & (!\rset0|rcounter[28]~90 )) # (!\rset0|rcounter [29] & ((\rset0|rcounter[28]~90 ) # (GND)))
// \rset0|rcounter[29]~92  = CARRY((!\rset0|rcounter[28]~90 ) # (!\rset0|rcounter [29]))

	.dataa(\rset0|rcounter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[28]~90 ),
	.combout(\rset0|rcounter[29]~91_combout ),
	.cout(\rset0|rcounter[29]~92 ));
// synopsys translate_off
defparam \rset0|rcounter[29]~91 .lut_mask = 16'h5A5F;
defparam \rset0|rcounter[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N27
dffeas \rset0|rcounter[29] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[29] .is_wysiwyg = "true";
defparam \rset0|rcounter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N28
fiftyfivenm_lcell_comb \rset0|rcounter[30]~93 (
// Equation(s):
// \rset0|rcounter[30]~93_combout  = (\rset0|rcounter [30] & (\rset0|rcounter[29]~92  $ (GND))) # (!\rset0|rcounter [30] & (!\rset0|rcounter[29]~92  & VCC))
// \rset0|rcounter[30]~94  = CARRY((\rset0|rcounter [30] & !\rset0|rcounter[29]~92 ))

	.dataa(gnd),
	.datab(\rset0|rcounter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rset0|rcounter[29]~92 ),
	.combout(\rset0|rcounter[30]~93_combout ),
	.cout(\rset0|rcounter[30]~94 ));
// synopsys translate_off
defparam \rset0|rcounter[30]~93 .lut_mask = 16'hC30C;
defparam \rset0|rcounter[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N29
dffeas \rset0|rcounter[30] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[30] .is_wysiwyg = "true";
defparam \rset0|rcounter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N30
fiftyfivenm_lcell_comb \rset0|rcounter[31]~95 (
// Equation(s):
// \rset0|rcounter[31]~95_combout  = \rset0|rcounter [31] $ (\rset0|rcounter[30]~94 )

	.dataa(\rset0|rcounter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rset0|rcounter[30]~94 ),
	.combout(\rset0|rcounter[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|rcounter[31]~95 .lut_mask = 16'h5A5A;
defparam \rset0|rcounter[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N31
dffeas \rset0|rcounter[31] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcounter[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rset0|rcont.01~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcounter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcounter[31] .is_wysiwyg = "true";
defparam \rset0|rcounter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N6
fiftyfivenm_lcell_comb \rset0|Equal0~8 (
// Equation(s):
// \rset0|Equal0~8_combout  = (!\rset0|rcounter [28] & (!\rset0|rcounter [30] & (!\rset0|rcounter [29] & !\rset0|rcounter [31])))

	.dataa(\rset0|rcounter [28]),
	.datab(\rset0|rcounter [30]),
	.datac(\rset0|rcounter [29]),
	.datad(\rset0|rcounter [31]),
	.cin(gnd),
	.combout(\rset0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~8 .lut_mask = 16'h0001;
defparam \rset0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N28
fiftyfivenm_lcell_comb \rset0|Equal0~7 (
// Equation(s):
// \rset0|Equal0~7_combout  = (\rset0|rcounter [24] & \rset0|rcounter [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|rcounter [24]),
	.datad(\rset0|rcounter [25]),
	.cin(gnd),
	.combout(\rset0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~7 .lut_mask = 16'hF000;
defparam \rset0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N4
fiftyfivenm_lcell_comb \rset0|Equal0~9 (
// Equation(s):
// \rset0|Equal0~9_combout  = (\rset0|Equal0~8_combout  & (\rset0|rcounter [27] & (!\rset0|rcounter [26] & \rset0|Equal0~7_combout )))

	.dataa(\rset0|Equal0~8_combout ),
	.datab(\rset0|rcounter [27]),
	.datac(\rset0|rcounter [26]),
	.datad(\rset0|Equal0~7_combout ),
	.cin(gnd),
	.combout(\rset0|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~9 .lut_mask = 16'h0800;
defparam \rset0|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N10
fiftyfivenm_lcell_comb \rset0|Equal0~3 (
// Equation(s):
// \rset0|Equal0~3_combout  = (\rset0|rcounter [15] & (\rset0|rcounter [14] & (!\rset0|rcounter [13] & !\rset0|rcounter [12])))

	.dataa(\rset0|rcounter [15]),
	.datab(\rset0|rcounter [14]),
	.datac(\rset0|rcounter [13]),
	.datad(\rset0|rcounter [12]),
	.cin(gnd),
	.combout(\rset0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~3 .lut_mask = 16'h0008;
defparam \rset0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N18
fiftyfivenm_lcell_comb \rset0|Equal0~1 (
// Equation(s):
// \rset0|Equal0~1_combout  = (!\rset0|rcounter [4] & (!\rset0|rcounter [7] & (!\rset0|rcounter [6] & !\rset0|rcounter [5])))

	.dataa(\rset0|rcounter [4]),
	.datab(\rset0|rcounter [7]),
	.datac(\rset0|rcounter [6]),
	.datad(\rset0|rcounter [5]),
	.cin(gnd),
	.combout(\rset0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~1 .lut_mask = 16'h0001;
defparam \rset0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N8
fiftyfivenm_lcell_comb \rset0|Equal0~2 (
// Equation(s):
// \rset0|Equal0~2_combout  = (!\rset0|rcounter [11] & (!\rset0|rcounter [10] & (!\rset0|rcounter [8] & \rset0|rcounter [9])))

	.dataa(\rset0|rcounter [11]),
	.datab(\rset0|rcounter [10]),
	.datac(\rset0|rcounter [8]),
	.datad(\rset0|rcounter [9]),
	.cin(gnd),
	.combout(\rset0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~2 .lut_mask = 16'h0100;
defparam \rset0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N12
fiftyfivenm_lcell_comb \rset0|Equal0~0 (
// Equation(s):
// \rset0|Equal0~0_combout  = (!\rset0|rcounter [0] & (!\rset0|rcounter [3] & (!\rset0|rcounter [2] & !\rset0|rcounter [1])))

	.dataa(\rset0|rcounter [0]),
	.datab(\rset0|rcounter [3]),
	.datac(\rset0|rcounter [2]),
	.datad(\rset0|rcounter [1]),
	.cin(gnd),
	.combout(\rset0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~0 .lut_mask = 16'h0001;
defparam \rset0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y2_N28
fiftyfivenm_lcell_comb \rset0|Equal0~4 (
// Equation(s):
// \rset0|Equal0~4_combout  = (\rset0|Equal0~3_combout  & (\rset0|Equal0~1_combout  & (\rset0|Equal0~2_combout  & \rset0|Equal0~0_combout )))

	.dataa(\rset0|Equal0~3_combout ),
	.datab(\rset0|Equal0~1_combout ),
	.datac(\rset0|Equal0~2_combout ),
	.datad(\rset0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rset0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~4 .lut_mask = 16'h8000;
defparam \rset0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y1_N26
fiftyfivenm_lcell_comb \rset0|Equal0~10 (
// Equation(s):
// \rset0|Equal0~10_combout  = (\rset0|Equal0~5_combout  & (\rset0|Equal0~6_combout  & (\rset0|Equal0~9_combout  & \rset0|Equal0~4_combout )))

	.dataa(\rset0|Equal0~5_combout ),
	.datab(\rset0|Equal0~6_combout ),
	.datac(\rset0|Equal0~9_combout ),
	.datad(\rset0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\rset0|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Equal0~10 .lut_mask = 16'h8000;
defparam \rset0|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N12
fiftyfivenm_lcell_comb \rset0|rcont~5 (
// Equation(s):
// \rset0|rcont~5_combout  = (\rset0|rcont.01~q  & \rset0|Equal0~10_combout )

	.dataa(gnd),
	.datab(\rset0|rcont.01~q ),
	.datac(gnd),
	.datad(\rset0|Equal0~10_combout ),
	.cin(gnd),
	.combout(\rset0|rcont~5_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|rcont~5 .lut_mask = 16'hCC00;
defparam \rset0|rcont~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N13
dffeas \rset0|rcont.10 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|rcont~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcont.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcont.10 .is_wysiwyg = "true";
defparam \rset0|rcont.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N14
fiftyfivenm_lcell_comb \rset0|Selector0~0 (
// Equation(s):
// \rset0|Selector0~0_combout  = (!\rset0|rcont.10~q  & ((\rset0|rcont.00~q ) # (\UART0|reset~q )))

	.dataa(\rset0|rcont.10~q ),
	.datab(gnd),
	.datac(\rset0|rcont.00~q ),
	.datad(\UART0|reset~q ),
	.cin(gnd),
	.combout(\rset0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Selector0~0 .lut_mask = 16'h5550;
defparam \rset0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N15
dffeas \rset0|rcont.00 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcont.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcont.00 .is_wysiwyg = "true";
defparam \rset0|rcont.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N0
fiftyfivenm_lcell_comb \rset0|Selector1~0 (
// Equation(s):
// \rset0|Selector1~0_combout  = (\UART0|reset~q  & (((\rset0|rcont.01~q  & !\rset0|Equal0~10_combout )) # (!\rset0|rcont.00~q ))) # (!\UART0|reset~q  & (((\rset0|rcont.01~q  & !\rset0|Equal0~10_combout ))))

	.dataa(\UART0|reset~q ),
	.datab(\rset0|rcont.00~q ),
	.datac(\rset0|rcont.01~q ),
	.datad(\rset0|Equal0~10_combout ),
	.cin(gnd),
	.combout(\rset0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|Selector1~0 .lut_mask = 16'h22F2;
defparam \rset0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N1
dffeas \rset0|rcont.01 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|rcont.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|rcont.01 .is_wysiwyg = "true";
defparam \rset0|rcont.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N6
fiftyfivenm_lcell_comb \rset0|reset~feeder (
// Equation(s):
// \rset0|reset~feeder_combout  = \rset0|rcont.01~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rset0|rcont.01~q ),
	.cin(gnd),
	.combout(\rset0|reset~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rset0|reset~feeder .lut_mask = 16'hFF00;
defparam \rset0|reset~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N7
dffeas \rset0|reset (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\rset0|reset~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rset0|reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rset0|reset .is_wysiwyg = "true";
defparam \rset0|reset .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y19_N13
dffeas Zflagged(
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\Zflagged~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rset0|reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Zflagged~q ),
	.prn(vcc));
// synopsys translate_off
defparam Zflagged.is_wysiwyg = "true";
defparam Zflagged.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[0]~15 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[0]~15_combout  = \UART0|TxUM0|TxMetr0|ClockDiv [0] $ (VCC)
// \UART0|TxUM0|TxMetr0|ClockDiv[0]~16  = CARRY(\UART0|TxUM0|TxMetr0|ClockDiv [0])

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[0]~15_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[0]~16 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[0]~15 .lut_mask = 16'h33CC;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ResCheck~feeder (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ResCheck~feeder_combout  = \UART0|TxUM0|Starter~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|Starter~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|TxMetr0|ResCheck~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ResCheck~feeder .lut_mask = 16'hFF00;
defparam \UART0|TxUM0|TxMetr0|ResCheck~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N19
dffeas \UART0|TxUM0|TxMetr0|ResCheck (
	.clk(!\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ResCheck~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ResCheck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ResCheck .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ResCheck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|lReset~0 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|lReset~0_combout  = (!\UART0|TxUM0|TxMetr0|ResCheck~q  & \UART0|TxUM0|Starter~q )

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ResCheck~q ),
	.datac(gnd),
	.datad(\UART0|TxUM0|Starter~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|TxMetr0|lReset~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|lReset~0 .lut_mask = 16'h3300;
defparam \UART0|TxUM0|TxMetr0|lReset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \UART0|TxUM0|TxMetr0|lReset (
	.clk(!\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|lReset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|lReset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|lReset .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|lReset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[13]~23 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout  = (\UART0|TxUM0|TxMetr0|Equal0~4_combout ) # (\UART0|TxUM0|TxMetr0|lReset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.datad(\UART0|TxUM0|TxMetr0|lReset~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[13]~23 .lut_mask = 16'hFFF0;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N3
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[0] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[1]~17 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[1]~17_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [1] & (!\UART0|TxUM0|TxMetr0|ClockDiv[0]~16 )) # (!\UART0|TxUM0|TxMetr0|ClockDiv [1] & ((\UART0|TxUM0|TxMetr0|ClockDiv[0]~16 ) # (GND)))
// \UART0|TxUM0|TxMetr0|ClockDiv[1]~18  = CARRY((!\UART0|TxUM0|TxMetr0|ClockDiv[0]~16 ) # (!\UART0|TxUM0|TxMetr0|ClockDiv [1]))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[0]~16 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[1]~17_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[1]~18 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[1]~17 .lut_mask = 16'h3C3F;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N5
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[1] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[2]~19 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[2]~19_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [2] & (\UART0|TxUM0|TxMetr0|ClockDiv[1]~18  $ (GND))) # (!\UART0|TxUM0|TxMetr0|ClockDiv [2] & (!\UART0|TxUM0|TxMetr0|ClockDiv[1]~18  & VCC))
// \UART0|TxUM0|TxMetr0|ClockDiv[2]~20  = CARRY((\UART0|TxUM0|TxMetr0|ClockDiv [2] & !\UART0|TxUM0|TxMetr0|ClockDiv[1]~18 ))

	.dataa(\UART0|TxUM0|TxMetr0|ClockDiv [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[1]~18 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[2]~19_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[2]~20 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[2]~19 .lut_mask = 16'hA50A;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N7
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[2] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[3]~21 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[3]~21_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [3] & (!\UART0|TxUM0|TxMetr0|ClockDiv[2]~20 )) # (!\UART0|TxUM0|TxMetr0|ClockDiv [3] & ((\UART0|TxUM0|TxMetr0|ClockDiv[2]~20 ) # (GND)))
// \UART0|TxUM0|TxMetr0|ClockDiv[3]~22  = CARRY((!\UART0|TxUM0|TxMetr0|ClockDiv[2]~20 ) # (!\UART0|TxUM0|TxMetr0|ClockDiv [3]))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[2]~20 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[3]~21_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[3]~22 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[3]~21 .lut_mask = 16'h3C3F;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N9
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[3] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[4]~24 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[4]~24_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [4] & (\UART0|TxUM0|TxMetr0|ClockDiv[3]~22  $ (GND))) # (!\UART0|TxUM0|TxMetr0|ClockDiv [4] & (!\UART0|TxUM0|TxMetr0|ClockDiv[3]~22  & VCC))
// \UART0|TxUM0|TxMetr0|ClockDiv[4]~25  = CARRY((\UART0|TxUM0|TxMetr0|ClockDiv [4] & !\UART0|TxUM0|TxMetr0|ClockDiv[3]~22 ))

	.dataa(\UART0|TxUM0|TxMetr0|ClockDiv [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[3]~22 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[4]~24_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[4]~25 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[4]~24 .lut_mask = 16'hA50A;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N11
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[4] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[5]~26 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[5]~26_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [5] & (!\UART0|TxUM0|TxMetr0|ClockDiv[4]~25 )) # (!\UART0|TxUM0|TxMetr0|ClockDiv [5] & ((\UART0|TxUM0|TxMetr0|ClockDiv[4]~25 ) # (GND)))
// \UART0|TxUM0|TxMetr0|ClockDiv[5]~27  = CARRY((!\UART0|TxUM0|TxMetr0|ClockDiv[4]~25 ) # (!\UART0|TxUM0|TxMetr0|ClockDiv [5]))

	.dataa(\UART0|TxUM0|TxMetr0|ClockDiv [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[4]~25 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[5]~26_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[5]~27 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[5]~26 .lut_mask = 16'h5A5F;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N13
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[5] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[6]~28 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[6]~28_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [6] & (\UART0|TxUM0|TxMetr0|ClockDiv[5]~27  $ (GND))) # (!\UART0|TxUM0|TxMetr0|ClockDiv [6] & (!\UART0|TxUM0|TxMetr0|ClockDiv[5]~27  & VCC))
// \UART0|TxUM0|TxMetr0|ClockDiv[6]~29  = CARRY((\UART0|TxUM0|TxMetr0|ClockDiv [6] & !\UART0|TxUM0|TxMetr0|ClockDiv[5]~27 ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[5]~27 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[6]~28_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[6]~29 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[6]~28 .lut_mask = 16'hC30C;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N15
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[6] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[7]~30 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[7]~30_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [7] & (!\UART0|TxUM0|TxMetr0|ClockDiv[6]~29 )) # (!\UART0|TxUM0|TxMetr0|ClockDiv [7] & ((\UART0|TxUM0|TxMetr0|ClockDiv[6]~29 ) # (GND)))
// \UART0|TxUM0|TxMetr0|ClockDiv[7]~31  = CARRY((!\UART0|TxUM0|TxMetr0|ClockDiv[6]~29 ) # (!\UART0|TxUM0|TxMetr0|ClockDiv [7]))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[6]~29 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[7]~30_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[7]~31 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[7]~30 .lut_mask = 16'h3C3F;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N17
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[7] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[8]~32 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[8]~32_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [8] & (\UART0|TxUM0|TxMetr0|ClockDiv[7]~31  $ (GND))) # (!\UART0|TxUM0|TxMetr0|ClockDiv [8] & (!\UART0|TxUM0|TxMetr0|ClockDiv[7]~31  & VCC))
// \UART0|TxUM0|TxMetr0|ClockDiv[8]~33  = CARRY((\UART0|TxUM0|TxMetr0|ClockDiv [8] & !\UART0|TxUM0|TxMetr0|ClockDiv[7]~31 ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[7]~31 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[8]~32_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[8]~33 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[8]~32 .lut_mask = 16'hC30C;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N19
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[8] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[9]~34 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[9]~34_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [9] & (!\UART0|TxUM0|TxMetr0|ClockDiv[8]~33 )) # (!\UART0|TxUM0|TxMetr0|ClockDiv [9] & ((\UART0|TxUM0|TxMetr0|ClockDiv[8]~33 ) # (GND)))
// \UART0|TxUM0|TxMetr0|ClockDiv[9]~35  = CARRY((!\UART0|TxUM0|TxMetr0|ClockDiv[8]~33 ) # (!\UART0|TxUM0|TxMetr0|ClockDiv [9]))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[8]~33 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[9]~34_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[9]~35 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[9]~34 .lut_mask = 16'h3C3F;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N21
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[9] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[10]~36 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[10]~36_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [10] & (\UART0|TxUM0|TxMetr0|ClockDiv[9]~35  $ (GND))) # (!\UART0|TxUM0|TxMetr0|ClockDiv [10] & (!\UART0|TxUM0|TxMetr0|ClockDiv[9]~35  & VCC))
// \UART0|TxUM0|TxMetr0|ClockDiv[10]~37  = CARRY((\UART0|TxUM0|TxMetr0|ClockDiv [10] & !\UART0|TxUM0|TxMetr0|ClockDiv[9]~35 ))

	.dataa(\UART0|TxUM0|TxMetr0|ClockDiv [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[9]~35 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[10]~36_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[10]~37 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[10]~36 .lut_mask = 16'hA50A;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N23
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[10] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[11]~38 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[11]~38_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [11] & (!\UART0|TxUM0|TxMetr0|ClockDiv[10]~37 )) # (!\UART0|TxUM0|TxMetr0|ClockDiv [11] & ((\UART0|TxUM0|TxMetr0|ClockDiv[10]~37 ) # (GND)))
// \UART0|TxUM0|TxMetr0|ClockDiv[11]~39  = CARRY((!\UART0|TxUM0|TxMetr0|ClockDiv[10]~37 ) # (!\UART0|TxUM0|TxMetr0|ClockDiv [11]))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[10]~37 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[11]~38_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[11]~39 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[11]~38 .lut_mask = 16'h3C3F;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N25
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[11] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|Equal0~2 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|Equal0~2_combout  = ((\UART0|TxUM0|TxMetr0|ClockDiv [8]) # ((\UART0|TxUM0|TxMetr0|ClockDiv [11]) # (!\UART0|TxUM0|TxMetr0|ClockDiv [10]))) # (!\UART0|TxUM0|TxMetr0|ClockDiv [9])

	.dataa(\UART0|TxUM0|TxMetr0|ClockDiv [9]),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [8]),
	.datac(\UART0|TxUM0|TxMetr0|ClockDiv [10]),
	.datad(\UART0|TxUM0|TxMetr0|ClockDiv [11]),
	.cin(gnd),
	.combout(\UART0|TxUM0|TxMetr0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|Equal0~2 .lut_mask = 16'hFFDF;
defparam \UART0|TxUM0|TxMetr0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|Equal0~0 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|Equal0~0_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [3]) # (((!\UART0|TxUM0|TxMetr0|ClockDiv [0]) # (!\UART0|TxUM0|TxMetr0|ClockDiv [1])) # (!\UART0|TxUM0|TxMetr0|ClockDiv [2]))

	.dataa(\UART0|TxUM0|TxMetr0|ClockDiv [3]),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [2]),
	.datac(\UART0|TxUM0|TxMetr0|ClockDiv [1]),
	.datad(\UART0|TxUM0|TxMetr0|ClockDiv [0]),
	.cin(gnd),
	.combout(\UART0|TxUM0|TxMetr0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|Equal0~0 .lut_mask = 16'hBFFF;
defparam \UART0|TxUM0|TxMetr0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|Equal0~1 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|Equal0~1_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [5]) # ((\UART0|TxUM0|TxMetr0|ClockDiv [4]) # ((!\UART0|TxUM0|TxMetr0|ClockDiv [6]) # (!\UART0|TxUM0|TxMetr0|ClockDiv [7])))

	.dataa(\UART0|TxUM0|TxMetr0|ClockDiv [5]),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [4]),
	.datac(\UART0|TxUM0|TxMetr0|ClockDiv [7]),
	.datad(\UART0|TxUM0|TxMetr0|ClockDiv [6]),
	.cin(gnd),
	.combout(\UART0|TxUM0|TxMetr0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|Equal0~1 .lut_mask = 16'hEFFF;
defparam \UART0|TxUM0|TxMetr0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[12]~40 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[12]~40_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [12] & (\UART0|TxUM0|TxMetr0|ClockDiv[11]~39  $ (GND))) # (!\UART0|TxUM0|TxMetr0|ClockDiv [12] & (!\UART0|TxUM0|TxMetr0|ClockDiv[11]~39  & VCC))
// \UART0|TxUM0|TxMetr0|ClockDiv[12]~41  = CARRY((\UART0|TxUM0|TxMetr0|ClockDiv [12] & !\UART0|TxUM0|TxMetr0|ClockDiv[11]~39 ))

	.dataa(\UART0|TxUM0|TxMetr0|ClockDiv [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[11]~39 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[12]~40_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[12]~41 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[12]~40 .lut_mask = 16'hA50A;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N27
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[12] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[13]~42 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[13]~42_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [13] & (!\UART0|TxUM0|TxMetr0|ClockDiv[12]~41 )) # (!\UART0|TxUM0|TxMetr0|ClockDiv [13] & ((\UART0|TxUM0|TxMetr0|ClockDiv[12]~41 ) # (GND)))
// \UART0|TxUM0|TxMetr0|ClockDiv[13]~43  = CARRY((!\UART0|TxUM0|TxMetr0|ClockDiv[12]~41 ) # (!\UART0|TxUM0|TxMetr0|ClockDiv [13]))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[12]~41 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[13]~42_combout ),
	.cout(\UART0|TxUM0|TxMetr0|ClockDiv[13]~43 ));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[13]~42 .lut_mask = 16'h3C3F;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N29
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[13] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|ClockDiv[14]~44 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|ClockDiv[14]~44_combout  = \UART0|TxUM0|TxMetr0|ClockDiv [14] $ (!\UART0|TxUM0|TxMetr0|ClockDiv[13]~43 )

	.dataa(\UART0|TxUM0|TxMetr0|ClockDiv [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART0|TxUM0|TxMetr0|ClockDiv[13]~43 ),
	.combout(\UART0|TxUM0|TxMetr0|ClockDiv[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[14]~44 .lut_mask = 16'hA5A5;
defparam \UART0|TxUM0|TxMetr0|ClockDiv[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y18_N31
dffeas \UART0|TxUM0|TxMetr0|ClockDiv[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TxMetr0|ClockDiv[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|TxMetr0|ClockDiv[13]~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TxMetr0|ClockDiv [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|ClockDiv[14] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TxMetr0|ClockDiv[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|Equal0~3 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|Equal0~3_combout  = (\UART0|TxUM0|TxMetr0|ClockDiv [14]) # ((\UART0|TxUM0|TxMetr0|ClockDiv [12]) # (\UART0|TxUM0|TxMetr0|ClockDiv [13]))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TxMetr0|ClockDiv [14]),
	.datac(\UART0|TxUM0|TxMetr0|ClockDiv [12]),
	.datad(\UART0|TxUM0|TxMetr0|ClockDiv [13]),
	.cin(gnd),
	.combout(\UART0|TxUM0|TxMetr0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|Equal0~3 .lut_mask = 16'hFFFC;
defparam \UART0|TxUM0|TxMetr0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|TxMetr0|Equal0~4 (
// Equation(s):
// \UART0|TxUM0|TxMetr0|Equal0~4_combout  = (!\UART0|TxUM0|TxMetr0|Equal0~2_combout  & (!\UART0|TxUM0|TxMetr0|Equal0~0_combout  & (!\UART0|TxUM0|TxMetr0|Equal0~1_combout  & !\UART0|TxUM0|TxMetr0|Equal0~3_combout )))

	.dataa(\UART0|TxUM0|TxMetr0|Equal0~2_combout ),
	.datab(\UART0|TxUM0|TxMetr0|Equal0~0_combout ),
	.datac(\UART0|TxUM0|TxMetr0|Equal0~1_combout ),
	.datad(\UART0|TxUM0|TxMetr0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TxMetr0|Equal0~4 .lut_mask = 16'h0001;
defparam \UART0|TxUM0|TxMetr0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Selector1~0 (
// Equation(s):
// \UART0|TxUM0|Txer0|Selector1~0_combout  = (\UART0|TxUM0|Txer0|state.0000~q  & (((\UART0|TxUM0|Txer0|state.0001~q  & !\UART0|TxUM0|TxMetr0|Equal0~4_combout )))) # (!\UART0|TxUM0|Txer0|state.0000~q  & (\UART0|TxUM0|Txer0|Starter~q ))

	.dataa(\UART0|TxUM0|Txer0|Starter~q ),
	.datab(\UART0|TxUM0|Txer0|state.0000~q ),
	.datac(\UART0|TxUM0|Txer0|state.0001~q ),
	.datad(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Selector1~0 .lut_mask = 16'h22E2;
defparam \UART0|TxUM0|Txer0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N7
dffeas \UART0|TxUM0|Txer0|state.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Txer0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.0001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.0001 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \UART0|TxUM0|Txer0|state.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Txer0|state.0001~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.0010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.0010 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \UART0|TxUM0|Txer0|state.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Txer0|state.0010~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.0011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|state.0100~feeder (
// Equation(s):
// \UART0|TxUM0|Txer0|state.0100~feeder_combout  = \UART0|TxUM0|Txer0|state.0011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|Txer0|state.0011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|state.0100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.0100~feeder .lut_mask = 16'hF0F0;
defparam \UART0|TxUM0|Txer0|state.0100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N17
dffeas \UART0|TxUM0|Txer0|state.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Txer0|state.0100~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.0100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.0100 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \UART0|TxUM0|Txer0|state.0101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Txer0|state.0100~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.0101 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.0101 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \UART0|TxUM0|Txer0|state.0110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Txer0|state.0101~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.0110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.0110 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N31
dffeas \UART0|TxUM0|Txer0|state.0111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Txer0|state.0110~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.0111 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.0111 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N19
dffeas \UART0|TxUM0|Txer0|state.1000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Txer0|state.0111~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.1000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|state.1001~feeder (
// Equation(s):
// \UART0|TxUM0|Txer0|state.1001~feeder_combout  = \UART0|TxUM0|Txer0|state.1000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|Txer0|state.1000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|state.1001~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.1001~feeder .lut_mask = 16'hFF00;
defparam \UART0|TxUM0|Txer0|state.1001~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N31
dffeas \UART0|TxUM0|Txer0|state.1001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Txer0|state.1001~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.1001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N1
dffeas \UART0|TxUM0|Txer0|state.1010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Txer0|state.1001~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.1010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Done~feeder (
// Equation(s):
// \UART0|TxUM0|Txer0|Done~feeder_combout  = \UART0|TxUM0|Txer0|state.1010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|Txer0|state.1010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Done~feeder .lut_mask = 16'hF0F0;
defparam \UART0|TxUM0|Txer0|Done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N3
dffeas \UART0|TxUM0|Txer0|Done (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Txer0|Done~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Done .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|BytePinger (
// Equation(s):
// \UART0|TxUM0|BytePinger~combout  = (\UART0|TxUM0|sstate.11~q  & ((\UART0|TxUM0|BytePinger~combout ) # (!\UART0|TxUM0|Txer0|Done~q )))

	.dataa(gnd),
	.datab(\UART0|TxUM0|sstate.11~q ),
	.datac(\UART0|TxUM0|Txer0|Done~q ),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|BytePinger~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|BytePinger .lut_mask = 16'hCC0C;
defparam \UART0|TxUM0|BytePinger .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector29~0 (
// Equation(s):
// \UART0|TxUM0|Selector29~0_combout  = (\UART0|TxUM0|IDstate.0011~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.0100~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|IDstate.0011~q ),
	.datac(\UART0|TxUM0|IDstate.0100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector29~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N19
dffeas \UART0|TxUM0|IDstate.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.0100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector30~0 (
// Equation(s):
// \UART0|TxUM0|Selector30~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.0100~q )

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|IDstate.0100~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector30~0 .lut_mask = 16'h8888;
defparam \UART0|TxUM0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N15
dffeas \UART0|TxUM0|IDstate.0101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.0101 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector31~0 (
// Equation(s):
// \UART0|TxUM0|Selector31~0_combout  = (\UART0|TxUM0|IDstate.0101~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.0110~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|IDstate.0101~q ),
	.datac(\UART0|TxUM0|IDstate.0110~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector31~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N11
dffeas \UART0|TxUM0|IDstate.0110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.0110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector32~0 (
// Equation(s):
// \UART0|TxUM0|Selector32~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.0110~q )

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|IDstate.0110~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector32~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N25
dffeas \UART0|TxUM0|IDstate.0111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.0111 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector33~0 (
// Equation(s):
// \UART0|TxUM0|Selector33~0_combout  = (\UART0|TxUM0|IDstate.0111~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.1000~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|IDstate.1000~q ),
	.datad(\UART0|TxUM0|IDstate.0111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector33~0 .lut_mask = 16'hFF30;
defparam \UART0|TxUM0|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N13
dffeas \UART0|TxUM0|IDstate.1000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.1000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector34~0 (
// Equation(s):
// \UART0|TxUM0|Selector34~0_combout  = (\UART0|TxUM0|IDstate.1000~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|IDstate.1000~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector34~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N25
dffeas \UART0|TxUM0|IDstate.1001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.1001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector35~0 (
// Equation(s):
// \UART0|TxUM0|Selector35~0_combout  = (\UART0|TxUM0|IDstate.1001~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.1010~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|IDstate.1010~q ),
	.datad(\UART0|TxUM0|IDstate.1001~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector35~0 .lut_mask = 16'hFF30;
defparam \UART0|TxUM0|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N11
dffeas \UART0|TxUM0|IDstate.1010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.1010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector36~0 (
// Equation(s):
// \UART0|TxUM0|Selector36~0_combout  = (\UART0|TxUM0|IDstate.1010~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|IDstate.1010~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector36~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \UART0|TxUM0|IDstate.1011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.1011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector37~0 (
// Equation(s):
// \UART0|TxUM0|Selector37~0_combout  = (\UART0|TxUM0|IDstate.1011~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.1100~q ))

	.dataa(\UART0|TxUM0|IDstate.1011~q ),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|IDstate.1100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector37~0 .lut_mask = 16'hBABA;
defparam \UART0|TxUM0|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \UART0|TxUM0|IDstate.1100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.1100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.1100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector38~0 (
// Equation(s):
// \UART0|TxUM0|Selector38~0_combout  = (\UART0|TxUM0|IDstate.1100~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(gnd),
	.datab(\UART0|TxUM0|IDstate.1100~q ),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector38~0 .lut_mask = 16'hC0C0;
defparam \UART0|TxUM0|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N9
dffeas \UART0|TxUM0|IDstate.1101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.1101 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector39~0 (
// Equation(s):
// \UART0|TxUM0|Selector39~0_combout  = (\UART0|TxUM0|IDstate.1101~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.1110~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|IDstate.1110~q ),
	.datad(\UART0|TxUM0|IDstate.1101~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector39~0 .lut_mask = 16'hFF30;
defparam \UART0|TxUM0|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N7
dffeas \UART0|TxUM0|IDstate.1110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.1110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.1110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.1110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
fiftyfivenm_lcell_comb \UART0|Selector53~0 (
// Equation(s):
// \UART0|Selector53~0_combout  = ((\UART0|RxUM0|Cmd [3] $ (\UART0|RxUM0|Cmd [2])) # (!\UART0|RxUM0|Cmd [0])) # (!\UART0|RxUM0|Cmd [1])

	.dataa(\UART0|RxUM0|Cmd [3]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [0]),
	.datad(\UART0|RxUM0|Cmd [2]),
	.cin(gnd),
	.combout(\UART0|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector53~0 .lut_mask = 16'h7FBF;
defparam \UART0|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
fiftyfivenm_lcell_comb \UART0|Selector52~0 (
// Equation(s):
// \UART0|Selector52~0_combout  = (\UART0|CmdTx [1] & ((\UART0|Equal0~0_combout ) # ((\UART0|Selector53~0_combout  & \UART0|RxUM0|Cmd [1])))) # (!\UART0|CmdTx [1] & (\UART0|Selector53~0_combout  & ((\UART0|RxUM0|Cmd [1]))))

	.dataa(\UART0|CmdTx [1]),
	.datab(\UART0|Selector53~0_combout ),
	.datac(\UART0|Equal0~0_combout ),
	.datad(\UART0|RxUM0|Cmd [1]),
	.cin(gnd),
	.combout(\UART0|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector52~0 .lut_mask = 16'hECA0;
defparam \UART0|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N12
fiftyfivenm_lcell_comb \UART0|Data[23]~17 (
// Equation(s):
// \UART0|Data[23]~17_combout  = (\UART0|SendPhase.001~q  & \UART0|cenState.10000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|SendPhase.001~q ),
	.datad(\UART0|cenState.10000~q ),
	.cin(gnd),
	.combout(\UART0|Data[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[23]~17 .lut_mask = 16'hF000;
defparam \UART0|Data[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
fiftyfivenm_lcell_comb \UART0|Equal1~0 (
// Equation(s):
// \UART0|Equal1~0_combout  = (!\UART0|RxUM0|Cmd [0] & (!\UART0|RxUM0|Cmd [1] & (!\UART0|RxUM0|Cmd [2] & !\UART0|RxUM0|Cmd [3])))

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal1~0 .lut_mask = 16'h0001;
defparam \UART0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N10
fiftyfivenm_lcell_comb \UART0|Selector46~1 (
// Equation(s):
// \UART0|Selector46~1_combout  = (\UART0|Equal1~0_combout  & \UART0|cenState.00001~q )

	.dataa(gnd),
	.datab(\UART0|Equal1~0_combout ),
	.datac(\UART0|cenState.00001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector46~1 .lut_mask = 16'hC0C0;
defparam \UART0|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N20
fiftyfivenm_lcell_comb \UART0|Selector49~1 (
// Equation(s):
// \UART0|Selector49~1_combout  = (\UART0|cenState.00001~q  & (((\UART0|cenState.10000~q  & !\UART0|TxUM0|Sending~q )) # (!\UART0|Equal1~0_combout ))) # (!\UART0|cenState.00001~q  & (\UART0|cenState.10000~q  & (!\UART0|TxUM0|Sending~q )))

	.dataa(\UART0|cenState.00001~q ),
	.datab(\UART0|cenState.10000~q ),
	.datac(\UART0|TxUM0|Sending~q ),
	.datad(\UART0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector49~1 .lut_mask = 16'h0CAE;
defparam \UART0|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N14
fiftyfivenm_lcell_comb \UART0|Selector4~1 (
// Equation(s):
// \UART0|Selector4~1_combout  = (\UART0|cenState.00000~q  & !\UART0|cenState.11111~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|cenState.00000~q ),
	.datad(\UART0|cenState.11111~q ),
	.cin(gnd),
	.combout(\UART0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector4~1 .lut_mask = 16'h00F0;
defparam \UART0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
fiftyfivenm_lcell_comb \UART0|nState~12 (
// Equation(s):
// \UART0|nState~12_combout  = (\UART0|RxUM0|Cmd [2]) # ((!\UART0|RxUM0|Cmd [3] & ((\UART0|RxUM0|Cmd [0]) # (\UART0|RxUM0|Cmd [1]))))

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|nState~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|nState~12 .lut_mask = 16'hF0FE;
defparam \UART0|nState~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N18
fiftyfivenm_lcell_comb \UART0|Selector7~0 (
// Equation(s):
// \UART0|Selector7~0_combout  = (\UART0|cenState.00001~q  & ((\UART0|nState~12_combout ) # ((!\UART0|cenState.00000~q  & !\UART0|Selector53~0_combout )))) # (!\UART0|cenState.00001~q  & (!\UART0|cenState.00000~q  & (!\UART0|Selector53~0_combout )))

	.dataa(\UART0|cenState.00001~q ),
	.datab(\UART0|cenState.00000~q ),
	.datac(\UART0|Selector53~0_combout ),
	.datad(\UART0|nState~12_combout ),
	.cin(gnd),
	.combout(\UART0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector7~0 .lut_mask = 16'hAB03;
defparam \UART0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N6
fiftyfivenm_lcell_comb \UART0|Selector8~0 (
// Equation(s):
// \UART0|Selector8~0_combout  = (\UART0|TxUM0|Sending~q  & ((\UART0|cenState.00010~q ) # (\UART0|cenState.10000~q )))

	.dataa(\UART0|cenState.00010~q ),
	.datab(\UART0|cenState.10000~q ),
	.datac(gnd),
	.datad(\UART0|TxUM0|Sending~q ),
	.cin(gnd),
	.combout(\UART0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector8~0 .lut_mask = 16'hEE00;
defparam \UART0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N12
fiftyfivenm_lcell_comb \UART0|Selector7~1 (
// Equation(s):
// \UART0|Selector7~1_combout  = (\UART0|Selector7~0_combout ) # ((\UART0|nState.00010~q  & ((\UART0|Selector8~0_combout ) # (!\UART0|Selector4~1_combout ))))

	.dataa(\UART0|Selector4~1_combout ),
	.datab(\UART0|Selector7~0_combout ),
	.datac(\UART0|nState.00010~q ),
	.datad(\UART0|Selector8~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector7~1 .lut_mask = 16'hFCDC;
defparam \UART0|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N13
dffeas \UART0|nState.00010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|nState.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|nState.00010 .is_wysiwyg = "true";
defparam \UART0|nState.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N30
fiftyfivenm_lcell_comb \UART0|Selector47~1 (
// Equation(s):
// \UART0|Selector47~1_combout  = (\UART0|nState.00010~q  & ((\UART0|Selector47~0_combout ) # ((\UART0|TxUM0|Sending~q  & \UART0|cenState.00010~q )))) # (!\UART0|nState.00010~q  & (\UART0|TxUM0|Sending~q  & (\UART0|cenState.00010~q )))

	.dataa(\UART0|nState.00010~q ),
	.datab(\UART0|TxUM0|Sending~q ),
	.datac(\UART0|cenState.00010~q ),
	.datad(\UART0|Selector47~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector47~1 .lut_mask = 16'hEAC0;
defparam \UART0|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N31
dffeas \UART0|cenState.00010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector47~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|cenState.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|cenState.00010 .is_wysiwyg = "true";
defparam \UART0|cenState.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N24
fiftyfivenm_lcell_comb \UART0|Selector50~0 (
// Equation(s):
// \UART0|Selector50~0_combout  = (\UART0|cenState.00010~q  & !\UART0|TxUM0|Sending~q )

	.dataa(\UART0|cenState.00010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|Sending~q ),
	.cin(gnd),
	.combout(\UART0|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector50~0 .lut_mask = 16'h00AA;
defparam \UART0|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N8
fiftyfivenm_lcell_comb \UART0|Selector6~2 (
// Equation(s):
// \UART0|Selector6~2_combout  = (!\UART0|cenState.11111~q  & ((\UART0|cenState.00000~q ) # (!\UART0|Selector53~0_combout )))

	.dataa(gnd),
	.datab(\UART0|cenState.00000~q ),
	.datac(\UART0|Selector53~0_combout ),
	.datad(\UART0|cenState.11111~q ),
	.cin(gnd),
	.combout(\UART0|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector6~2 .lut_mask = 16'h00CF;
defparam \UART0|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N16
fiftyfivenm_lcell_comb \UART0|Selector5~0 (
// Equation(s):
// \UART0|Selector5~0_combout  = ((\UART0|cenState.00010~q ) # ((\UART0|TxUM0|Sending~q  & \UART0|cenState.10000~q ))) # (!\UART0|Selector6~2_combout )

	.dataa(\UART0|Selector6~2_combout ),
	.datab(\UART0|TxUM0|Sending~q ),
	.datac(\UART0|cenState.00010~q ),
	.datad(\UART0|cenState.10000~q ),
	.cin(gnd),
	.combout(\UART0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector5~0 .lut_mask = 16'hFDF5;
defparam \UART0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N22
fiftyfivenm_lcell_comb \UART0|Selector5~1 (
// Equation(s):
// \UART0|Selector5~1_combout  = (!\UART0|Selector46~1_combout  & (!\UART0|Selector50~0_combout  & ((\UART0|nState.00000~q ) # (!\UART0|Selector5~0_combout ))))

	.dataa(\UART0|Selector46~1_combout ),
	.datab(\UART0|Selector50~0_combout ),
	.datac(\UART0|nState.00000~q ),
	.datad(\UART0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector5~1 .lut_mask = 16'h1011;
defparam \UART0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N23
dffeas \UART0|nState.00000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|nState.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|nState.00000 .is_wysiwyg = "true";
defparam \UART0|nState.00000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N16
fiftyfivenm_lcell_comb \UART0|Selector45~0 (
// Equation(s):
// \UART0|Selector45~0_combout  = (\UART0|reset~q  & ((\UART0|Selector50~0_combout ) # ((\UART0|Selector53~0_combout  & !\UART0|cenState.00000~q )))) # (!\UART0|reset~q  & (\UART0|Selector53~0_combout  & (!\UART0|cenState.00000~q )))

	.dataa(\UART0|reset~q ),
	.datab(\UART0|Selector53~0_combout ),
	.datac(\UART0|cenState.00000~q ),
	.datad(\UART0|Selector50~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector45~0 .lut_mask = 16'hAE0C;
defparam \UART0|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N8
fiftyfivenm_lcell_comb \UART0|Selector45~1 (
// Equation(s):
// \UART0|Selector45~1_combout  = (!\UART0|Selector45~0_combout  & ((\UART0|nState.00000~q ) # (!\UART0|Selector47~0_combout )))

	.dataa(gnd),
	.datab(\UART0|Selector47~0_combout ),
	.datac(\UART0|nState.00000~q ),
	.datad(\UART0|Selector45~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector45~1 .lut_mask = 16'h00F3;
defparam \UART0|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N9
dffeas \UART0|cenState.00000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector45~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|cenState.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|cenState.00000 .is_wysiwyg = "true";
defparam \UART0|cenState.00000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N18
fiftyfivenm_lcell_comb \UART0|Selector4~0 (
// Equation(s):
// \UART0|Selector4~0_combout  = (\UART0|delayCtr [0] & (\UART0|cenState.00000~q  & !\UART0|cenState.11111~q )) # (!\UART0|delayCtr [0] & ((\UART0|cenState.11111~q )))

	.dataa(gnd),
	.datab(\UART0|cenState.00000~q ),
	.datac(\UART0|delayCtr [0]),
	.datad(\UART0|cenState.11111~q ),
	.cin(gnd),
	.combout(\UART0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector4~0 .lut_mask = 16'h0FC0;
defparam \UART0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N19
dffeas \UART0|delayCtr[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|delayCtr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|delayCtr[0] .is_wysiwyg = "true";
defparam \UART0|delayCtr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N20
fiftyfivenm_lcell_comb \UART0|Selector3~0 (
// Equation(s):
// \UART0|Selector3~0_combout  = (\UART0|cenState.11111~q  & ((\UART0|delayCtr [1] $ (\UART0|delayCtr [0])))) # (!\UART0|cenState.11111~q  & (\UART0|cenState.00000~q  & (\UART0|delayCtr [1])))

	.dataa(\UART0|cenState.11111~q ),
	.datab(\UART0|cenState.00000~q ),
	.datac(\UART0|delayCtr [1]),
	.datad(\UART0|delayCtr [0]),
	.cin(gnd),
	.combout(\UART0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector3~0 .lut_mask = 16'h4AE0;
defparam \UART0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N21
dffeas \UART0|delayCtr[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|delayCtr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|delayCtr[1] .is_wysiwyg = "true";
defparam \UART0|delayCtr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N6
fiftyfivenm_lcell_comb \UART0|Selector2~0 (
// Equation(s):
// \UART0|Selector2~0_combout  = (\UART0|cenState.11111~q  & ((\UART0|delayCtr [0]))) # (!\UART0|cenState.11111~q  & (\UART0|cenState.00000~q ))

	.dataa(\UART0|cenState.11111~q ),
	.datab(gnd),
	.datac(\UART0|cenState.00000~q ),
	.datad(\UART0|delayCtr [0]),
	.cin(gnd),
	.combout(\UART0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector2~0 .lut_mask = 16'hFA50;
defparam \UART0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N22
fiftyfivenm_lcell_comb \UART0|Selector2~1 (
// Equation(s):
// \UART0|Selector2~1_combout  = (\UART0|cenState.11111~q  & (\UART0|delayCtr [2] $ (((\UART0|delayCtr [1] & \UART0|Selector2~0_combout ))))) # (!\UART0|cenState.11111~q  & (((\UART0|delayCtr [2] & \UART0|Selector2~0_combout ))))

	.dataa(\UART0|cenState.11111~q ),
	.datab(\UART0|delayCtr [1]),
	.datac(\UART0|delayCtr [2]),
	.datad(\UART0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector2~1 .lut_mask = 16'h78A0;
defparam \UART0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N23
dffeas \UART0|delayCtr[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|delayCtr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|delayCtr[2] .is_wysiwyg = "true";
defparam \UART0|delayCtr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N24
fiftyfivenm_lcell_comb \UART0|Selector49~0 (
// Equation(s):
// \UART0|Selector49~0_combout  = (\UART0|cenState.11111~q  & (((!\UART0|delayCtr [0]) # (!\UART0|delayCtr [2])) # (!\UART0|delayCtr [1])))

	.dataa(\UART0|cenState.11111~q ),
	.datab(\UART0|delayCtr [1]),
	.datac(\UART0|delayCtr [2]),
	.datad(\UART0|delayCtr [0]),
	.cin(gnd),
	.combout(\UART0|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector49~0 .lut_mask = 16'h2AAA;
defparam \UART0|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N12
fiftyfivenm_lcell_comb \UART0|Selector49~2 (
// Equation(s):
// \UART0|Selector49~2_combout  = (\UART0|Selector49~1_combout ) # ((\UART0|Selector49~0_combout ) # ((!\UART0|cenState.00000~q  & !\UART0|Selector53~0_combout )))

	.dataa(\UART0|Selector49~1_combout ),
	.datab(\UART0|cenState.00000~q ),
	.datac(\UART0|Selector53~0_combout ),
	.datad(\UART0|Selector49~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector49~2 .lut_mask = 16'hFFAB;
defparam \UART0|Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N13
dffeas \UART0|cenState.11111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector49~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|cenState.11111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|cenState.11111 .is_wysiwyg = "true";
defparam \UART0|cenState.11111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N28
fiftyfivenm_lcell_comb \UART0|Selector47~0 (
// Equation(s):
// \UART0|Selector47~0_combout  = (\UART0|cenState.11111~q  & (\UART0|delayCtr [1] & (\UART0|delayCtr [2] & \UART0|delayCtr [0])))

	.dataa(\UART0|cenState.11111~q ),
	.datab(\UART0|delayCtr [1]),
	.datac(\UART0|delayCtr [2]),
	.datad(\UART0|delayCtr [0]),
	.cin(gnd),
	.combout(\UART0|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector47~0 .lut_mask = 16'h8000;
defparam \UART0|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N10
fiftyfivenm_lcell_comb \UART0|Selector6~0 (
// Equation(s):
// \UART0|Selector6~0_combout  = (\UART0|cenState.11111~q ) # ((\UART0|Selector8~0_combout ) # ((!\UART0|cenState.00000~q  & \UART0|Selector53~0_combout )))

	.dataa(\UART0|cenState.11111~q ),
	.datab(\UART0|cenState.00000~q ),
	.datac(\UART0|Selector53~0_combout ),
	.datad(\UART0|Selector8~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector6~0 .lut_mask = 16'hFFBA;
defparam \UART0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N4
fiftyfivenm_lcell_comb \UART0|Selector6~1 (
// Equation(s):
// \UART0|Selector6~1_combout  = (\UART0|Selector6~0_combout  & ((\UART0|nState.00001~q ) # ((\UART0|Selector69~0_combout  & \UART0|Data[0]~16_combout )))) # (!\UART0|Selector6~0_combout  & (\UART0|Selector69~0_combout  & ((\UART0|Data[0]~16_combout ))))

	.dataa(\UART0|Selector6~0_combout ),
	.datab(\UART0|Selector69~0_combout ),
	.datac(\UART0|nState.00001~q ),
	.datad(\UART0|Data[0]~16_combout ),
	.cin(gnd),
	.combout(\UART0|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector6~1 .lut_mask = 16'hECA0;
defparam \UART0|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N5
dffeas \UART0|nState.00001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|nState.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|nState.00001 .is_wysiwyg = "true";
defparam \UART0|nState.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N28
fiftyfivenm_lcell_comb \UART0|Selector46~0 (
// Equation(s):
// \UART0|Selector46~0_combout  = (\UART0|cenState.00010~q  & (!\UART0|TxUM0|Sending~q  & !\UART0|reset~q ))

	.dataa(\UART0|cenState.00010~q ),
	.datab(\UART0|TxUM0|Sending~q ),
	.datac(gnd),
	.datad(\UART0|reset~q ),
	.cin(gnd),
	.combout(\UART0|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector46~0 .lut_mask = 16'h0022;
defparam \UART0|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N0
fiftyfivenm_lcell_comb \UART0|Selector46~2 (
// Equation(s):
// \UART0|Selector46~2_combout  = (\UART0|Selector46~1_combout ) # ((\UART0|Selector46~0_combout ) # ((\UART0|Selector47~0_combout  & \UART0|nState.00001~q )))

	.dataa(\UART0|Selector46~1_combout ),
	.datab(\UART0|Selector47~0_combout ),
	.datac(\UART0|nState.00001~q ),
	.datad(\UART0|Selector46~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector46~2 .lut_mask = 16'hFFEA;
defparam \UART0|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N1
dffeas \UART0|cenState.00001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector46~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|cenState.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|cenState.00001 .is_wysiwyg = "true";
defparam \UART0|cenState.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
fiftyfivenm_lcell_comb \UART0|Selector43~0 (
// Equation(s):
// \UART0|Selector43~0_combout  = (\UART0|RxUM0|Cmd [1] & ((\UART0|RxUM0|Cmd [2]) # ((!\UART0|RxUM0|Cmd [0] & !\UART0|RxUM0|Cmd [3]))))

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector43~0 .lut_mask = 16'hC0C4;
defparam \UART0|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N24
fiftyfivenm_lcell_comb \UART0|Selector43~1 (
// Equation(s):
// \UART0|Selector43~1_combout  = (!\UART0|Equal0~0_combout  & ((\UART0|Selector43~0_combout ) # (!\UART0|cenState.00001~q )))

	.dataa(\UART0|cenState.00001~q ),
	.datab(\UART0|Equal0~0_combout ),
	.datac(gnd),
	.datad(\UART0|Selector43~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector43~1 .lut_mask = 16'h3311;
defparam \UART0|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N16
fiftyfivenm_lcell_comb \UART0|nCmdTx[1]~0 (
// Equation(s):
// \UART0|nCmdTx[1]~0_combout  = (\UART0|cenState.00000~q  & (\UART0|cenState.00001~q )) # (!\UART0|cenState.00000~q  & ((!\UART0|Selector53~0_combout )))

	.dataa(\UART0|cenState.00001~q ),
	.datab(\UART0|Selector53~0_combout ),
	.datac(gnd),
	.datad(\UART0|cenState.00000~q ),
	.cin(gnd),
	.combout(\UART0|nCmdTx[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|nCmdTx[1]~0 .lut_mask = 16'hAA33;
defparam \UART0|nCmdTx[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N25
dffeas \UART0|nCmdTx[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector43~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|nCmdTx[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|nCmdTx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|nCmdTx[1] .is_wysiwyg = "true";
defparam \UART0|nCmdTx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
fiftyfivenm_lcell_comb \UART0|Selector52~1 (
// Equation(s):
// \UART0|Selector52~1_combout  = (\UART0|nCmdTx [1] & \UART0|cenState.00010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|nCmdTx [1]),
	.datad(\UART0|cenState.00010~q ),
	.cin(gnd),
	.combout(\UART0|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector52~1 .lut_mask = 16'hF000;
defparam \UART0|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff5[0]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff5[0]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [0]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff5[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff5[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|Equal30~5 (
// Equation(s):
// \UART0|RxUM0|Equal30~5_combout  = (\UART0|RxUM0|BuffPoint [0] & (!\UART0|RxUM0|BuffPoint [1] & (!\UART0|RxUM0|BuffPoint [3] & \UART0|RxUM0|BuffPoint [2])))

	.dataa(\UART0|RxUM0|BuffPoint [0]),
	.datab(\UART0|RxUM0|BuffPoint [1]),
	.datac(\UART0|RxUM0|BuffPoint [3]),
	.datad(\UART0|RxUM0|BuffPoint [2]),
	.cin(gnd),
	.combout(\UART0|RxUM0|Equal30~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Equal30~5 .lut_mask = 16'h0200;
defparam \UART0|RxUM0|Equal30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff5[1]~1 (
// Equation(s):
// \UART0|RxUM0|RxBuff5[1]~1_combout  = (\UART0|RxUM0|RxBuff5[1]~0_combout  & \UART0|RxUM0|Equal30~5_combout )

	.dataa(gnd),
	.datab(\UART0|RxUM0|RxBuff5[1]~0_combout ),
	.datac(gnd),
	.datad(\UART0|RxUM0|Equal30~5_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff5[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[1]~1 .lut_mask = 16'hCC00;
defparam \UART0|RxUM0|RxBuff5[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N5
dffeas \UART0|RxUM0|RxBuff5[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff5[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff5[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector11~0 (
// Equation(s):
// \UART0|RxUM0|Selector11~0_combout  = (\UART0|RxUM0|RBstate.0111~q  & (((\UART0|RxUM0|RxBuff5 [0])))) # (!\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|RBstate.0100~q  & (\UART0|RxUM0|RxBuff2 [0])))

	.dataa(\UART0|RxUM0|RBstate.0100~q ),
	.datab(\UART0|RxUM0|RxBuff2 [0]),
	.datac(\UART0|RxUM0|RxBuff5 [0]),
	.datad(\UART0|RxUM0|RBstate.0111~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector11~0 .lut_mask = 16'hF088;
defparam \UART0|RxUM0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
fiftyfivenm_lcell_comb \UART0|RxUM0|ByteQuest[7]~1 (
// Equation(s):
// \UART0|RxUM0|ByteQuest[7]~1_combout  = (\UART0|RxUM0|always0~19_combout  & (\UART0|RxUM0|RxBuff1 [4] $ (!\UART0|RxUM0|RxBuff0 [4])))

	.dataa(gnd),
	.datab(\UART0|RxUM0|RxBuff1 [4]),
	.datac(\UART0|RxUM0|RxBuff0 [4]),
	.datad(\UART0|RxUM0|always0~19_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|ByteQuest[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[7]~1 .lut_mask = 16'hC300;
defparam \UART0|RxUM0|ByteQuest[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
fiftyfivenm_lcell_comb \UART0|RxUM0|ByteQuest[7]~2 (
// Equation(s):
// \UART0|RxUM0|ByteQuest[7]~2_combout  = (\UART0|RxUM0|RBstate.0100~q  & (((!\UART0|RxUM0|ByteQuest[7]~1_combout  & \UART0|RxUM0|Selector2~2_combout )))) # (!\UART0|RxUM0|RBstate.0100~q  & (\UART0|RxUM0|RBstate.0000~q ))

	.dataa(\UART0|RxUM0|RBstate.0100~q ),
	.datab(\UART0|RxUM0|RBstate.0000~q ),
	.datac(\UART0|RxUM0|ByteQuest[7]~1_combout ),
	.datad(\UART0|RxUM0|Selector2~2_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|ByteQuest[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[7]~2 .lut_mask = 16'h4E44;
defparam \UART0|RxUM0|ByteQuest[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|ByteQuest[7]~3 (
// Equation(s):
// \UART0|RxUM0|ByteQuest[7]~3_combout  = (\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|always0~32_combout  & ((!\UART0|RxUM0|ByteQuest[7]~2_combout ) # (!\UART0|RxUM0|RBstate.0100~q )))) # (!\UART0|RxUM0|RBstate.0111~q  & 
// (((!\UART0|RxUM0|ByteQuest[7]~2_combout ))))

	.dataa(\UART0|RxUM0|RBstate.0100~q ),
	.datab(\UART0|RxUM0|ByteQuest[7]~2_combout ),
	.datac(\UART0|RxUM0|RBstate.0111~q ),
	.datad(\UART0|RxUM0|always0~32_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|ByteQuest[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[7]~3 .lut_mask = 16'h7303;
defparam \UART0|RxUM0|ByteQuest[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \UART0|RxUM0|ByteQuest[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|ByteQuest[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|ByteQuest [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[0] .is_wysiwyg = "true";
defparam \UART0|RxUM0|ByteQuest[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff5[1]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff5[1]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [1]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[1]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \UART0|RxUM0|RxBuff5[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff5[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector10~0 (
// Equation(s):
// \UART0|RxUM0|Selector10~0_combout  = (\UART0|RxUM0|RBstate.0111~q  & (((\UART0|RxUM0|RxBuff5 [1])))) # (!\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|RBstate.0100~q  & (\UART0|RxUM0|RxBuff2 [1])))

	.dataa(\UART0|RxUM0|RBstate.0100~q ),
	.datab(\UART0|RxUM0|RxBuff2 [1]),
	.datac(\UART0|RxUM0|RxBuff5 [1]),
	.datad(\UART0|RxUM0|RBstate.0111~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector10~0 .lut_mask = 16'hF088;
defparam \UART0|RxUM0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N21
dffeas \UART0|RxUM0|ByteQuest[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|ByteQuest[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|ByteQuest [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[1] .is_wysiwyg = "true";
defparam \UART0|RxUM0|ByteQuest[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff5[2]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff5[2]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[2]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N7
dffeas \UART0|RxUM0|RxBuff5[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff5[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector9~0 (
// Equation(s):
// \UART0|RxUM0|Selector9~0_combout  = (\UART0|RxUM0|RBstate.0111~q  & (((\UART0|RxUM0|RxBuff5 [2])))) # (!\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|RBstate.0100~q  & (\UART0|RxUM0|RxBuff2 [2])))

	.dataa(\UART0|RxUM0|RBstate.0100~q ),
	.datab(\UART0|RxUM0|RxBuff2 [2]),
	.datac(\UART0|RxUM0|RxBuff5 [2]),
	.datad(\UART0|RxUM0|RBstate.0111~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector9~0 .lut_mask = 16'hF088;
defparam \UART0|RxUM0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \UART0|RxUM0|ByteQuest[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|ByteQuest[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|ByteQuest [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[2] .is_wysiwyg = "true";
defparam \UART0|RxUM0|ByteQuest[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff5[3]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff5[3]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff5[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[3]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff5[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N13
dffeas \UART0|RxUM0|RxBuff5[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff5[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff5[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector8~0 (
// Equation(s):
// \UART0|RxUM0|Selector8~0_combout  = (\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|RxBuff5 [3])) # (!\UART0|RxUM0|RBstate.0111~q  & (((\UART0|RxUM0|RxBuff2 [3] & \UART0|RxUM0|RBstate.0100~q ))))

	.dataa(\UART0|RxUM0|RxBuff5 [3]),
	.datab(\UART0|RxUM0|RxBuff2 [3]),
	.datac(\UART0|RxUM0|RBstate.0100~q ),
	.datad(\UART0|RxUM0|RBstate.0111~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector8~0 .lut_mask = 16'hAAC0;
defparam \UART0|RxUM0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \UART0|RxUM0|ByteQuest[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|ByteQuest[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|ByteQuest [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[3] .is_wysiwyg = "true";
defparam \UART0|RxUM0|ByteQuest[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[0][8]~5 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[0][8]~5_combout  = (\UART0|RxUM0|ByteQuest [1] & (\UART0|RxUM0|ByteQuest [3] $ (((\UART0|RxUM0|ByteQuest [0] & !\UART0|RxUM0|ByteQuest [2]))))) # (!\UART0|RxUM0|ByteQuest [1] & ((\UART0|RxUM0|ByteQuest [2] & 
// ((\UART0|RxUM0|ByteQuest [0]) # (!\UART0|RxUM0|ByteQuest [3]))) # (!\UART0|RxUM0|ByteQuest [2] & ((\UART0|RxUM0|ByteQuest [3])))))

	.dataa(\UART0|RxUM0|ByteQuest [0]),
	.datab(\UART0|RxUM0|ByteQuest [1]),
	.datac(\UART0|RxUM0|ByteQuest [2]),
	.datad(\UART0|RxUM0|ByteQuest [3]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[0][8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[0][8]~5 .lut_mask = 16'hE738;
defparam \UART0|Mult0|mult_core|romout[0][8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N9
dffeas \UART0|RxUM0|RxBuff5[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|Rx0|DataRdy [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|RxUM0|RxBuff5[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector5~0 (
// Equation(s):
// \UART0|RxUM0|Selector5~0_combout  = (\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|RxBuff5 [6])) # (!\UART0|RxUM0|RBstate.0111~q  & (((\UART0|RxUM0|RxBuff2 [6] & \UART0|RxUM0|RBstate.0100~q ))))

	.dataa(\UART0|RxUM0|RBstate.0111~q ),
	.datab(\UART0|RxUM0|RxBuff5 [6]),
	.datac(\UART0|RxUM0|RxBuff2 [6]),
	.datad(\UART0|RxUM0|RBstate.0100~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector5~0 .lut_mask = 16'hD888;
defparam \UART0|RxUM0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
fiftyfivenm_lcell_comb \UART0|RxUM0|ByteQuest[6]~feeder (
// Equation(s):
// \UART0|RxUM0|ByteQuest[6]~feeder_combout  = \UART0|RxUM0|Selector5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\UART0|RxUM0|ByteQuest[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[6]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|ByteQuest[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N11
dffeas \UART0|RxUM0|ByteQuest[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|ByteQuest[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|ByteQuest[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|ByteQuest [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[6] .is_wysiwyg = "true";
defparam \UART0|RxUM0|ByteQuest[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff5[5]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff5[5]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Rx0|DataRdy [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff5[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[5]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RxUM0|RxBuff5[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N25
dffeas \UART0|RxUM0|RxBuff5[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff5[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff5[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector6~0 (
// Equation(s):
// \UART0|RxUM0|Selector6~0_combout  = (\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|RxBuff5 [5])) # (!\UART0|RxUM0|RBstate.0111~q  & (((\UART0|RxUM0|RxBuff2 [5] & \UART0|RxUM0|RBstate.0100~q ))))

	.dataa(\UART0|RxUM0|RxBuff5 [5]),
	.datab(\UART0|RxUM0|RxBuff2 [5]),
	.datac(\UART0|RxUM0|RBstate.0111~q ),
	.datad(\UART0|RxUM0|RBstate.0100~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector6~0 .lut_mask = 16'hACA0;
defparam \UART0|RxUM0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N5
dffeas \UART0|RxUM0|ByteQuest[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|ByteQuest[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|ByteQuest [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[5] .is_wysiwyg = "true";
defparam \UART0|RxUM0|ByteQuest[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[0][7]~6 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[0][7]~6_combout  = \UART0|RxUM0|ByteQuest [2] $ (((\UART0|RxUM0|ByteQuest [0] & (!\UART0|RxUM0|ByteQuest [1] & \UART0|RxUM0|ByteQuest [3])) # (!\UART0|RxUM0|ByteQuest [0] & (\UART0|RxUM0|ByteQuest [1]))))

	.dataa(\UART0|RxUM0|ByteQuest [0]),
	.datab(\UART0|RxUM0|ByteQuest [1]),
	.datac(\UART0|RxUM0|ByteQuest [2]),
	.datad(\UART0|RxUM0|ByteQuest [3]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[0][7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[0][7]~6 .lut_mask = 16'h96B4;
defparam \UART0|Mult0|mult_core|romout[0][7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff5[4]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff5[4]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [4]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff5[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[4]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff5[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N23
dffeas \UART0|RxUM0|RxBuff5[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff5[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff5[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector7~0 (
// Equation(s):
// \UART0|RxUM0|Selector7~0_combout  = (\UART0|RxUM0|RBstate.0111~q  & (((\UART0|RxUM0|RxBuff5 [4])))) # (!\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|RxBuff2 [4] & ((\UART0|RxUM0|RBstate.0100~q ))))

	.dataa(\UART0|RxUM0|RxBuff2 [4]),
	.datab(\UART0|RxUM0|RxBuff5 [4]),
	.datac(\UART0|RxUM0|RBstate.0100~q ),
	.datad(\UART0|RxUM0|RBstate.0111~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector7~0 .lut_mask = 16'hCCA0;
defparam \UART0|RxUM0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \UART0|RxUM0|ByteQuest[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|ByteQuest[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|ByteQuest [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[4] .is_wysiwyg = "true";
defparam \UART0|RxUM0|ByteQuest[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[0][6]~7 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[0][6]~7_combout  = \UART0|RxUM0|ByteQuest [1] $ (((\UART0|RxUM0|ByteQuest [0] & !\UART0|RxUM0|ByteQuest [3])))

	.dataa(\UART0|RxUM0|ByteQuest [0]),
	.datab(gnd),
	.datac(\UART0|RxUM0|ByteQuest [1]),
	.datad(\UART0|RxUM0|ByteQuest [3]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[0][6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[0][6]~7 .lut_mask = 16'hF05A;
defparam \UART0|Mult0|mult_core|romout[0][6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\UART0|RxUM0|ByteQuest [4] & (\UART0|Mult0|mult_core|romout[0][6]~7_combout  $ (VCC))) # (!\UART0|RxUM0|ByteQuest [4] & (\UART0|Mult0|mult_core|romout[0][6]~7_combout  & VCC))
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\UART0|RxUM0|ByteQuest [4] & \UART0|Mult0|mult_core|romout[0][6]~7_combout ))

	.dataa(\UART0|RxUM0|ByteQuest [4]),
	.datab(\UART0|Mult0|mult_core|romout[0][6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\UART0|RxUM0|ByteQuest [5] & ((\UART0|Mult0|mult_core|romout[0][7]~6_combout  & (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\UART0|Mult0|mult_core|romout[0][7]~6_combout  & (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\UART0|RxUM0|ByteQuest [5] & ((\UART0|Mult0|mult_core|romout[0][7]~6_combout  & 
// (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\UART0|Mult0|mult_core|romout[0][7]~6_combout  & ((\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\UART0|RxUM0|ByteQuest [5] & (!\UART0|Mult0|mult_core|romout[0][7]~6_combout  & !\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\UART0|RxUM0|ByteQuest [5] & 
// ((!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\UART0|Mult0|mult_core|romout[0][7]~6_combout ))))

	.dataa(\UART0|RxUM0|ByteQuest [5]),
	.datab(\UART0|Mult0|mult_core|romout[0][7]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\UART0|Mult0|mult_core|romout[0][8]~5_combout  $ (\UART0|RxUM0|ByteQuest [6] $ (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\UART0|Mult0|mult_core|romout[0][8]~5_combout  & ((\UART0|RxUM0|ByteQuest [6]) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\UART0|Mult0|mult_core|romout[0][8]~5_combout  & (\UART0|RxUM0|ByteQuest [6] & !\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\UART0|Mult0|mult_core|romout[0][8]~5_combout ),
	.datab(\UART0|RxUM0|ByteQuest [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
fiftyfivenm_lcell_comb \UART0|SendPhase~9 (
// Equation(s):
// \UART0|SendPhase~9_combout  = (!\UART0|RxUM0|Cmd [2] & \UART0|RxUM0|Cmd [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|SendPhase~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|SendPhase~9 .lut_mask = 16'h0F00;
defparam \UART0|SendPhase~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N21
dffeas \UART0|RetrAdd[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[8] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N17
dffeas \UART0|RetrAdd[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[6] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[0][5]~8 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[0][5]~8_combout  = \UART0|RxUM0|ByteQuest [0] $ (\UART0|RxUM0|ByteQuest [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|ByteQuest [0]),
	.datad(\UART0|RxUM0|ByteQuest [3]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[0][5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[0][5]~8 .lut_mask = 16'h0FF0;
defparam \UART0|Mult0|mult_core|romout[0][5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N9
dffeas \UART0|RetrAdd[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Mult0|mult_core|romout[0][5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[5] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
fiftyfivenm_lcell_comb \UART0|RetrAdd[3]~feeder (
// Equation(s):
// \UART0|RetrAdd[3]~feeder_combout  = \UART0|RxUM0|ByteQuest [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|ByteQuest [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|RetrAdd[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RetrAdd[3]~feeder .lut_mask = 16'hF0F0;
defparam \UART0|RetrAdd[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N1
dffeas \UART0|RetrAdd[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RetrAdd[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[3] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N6
fiftyfivenm_lcell_comb \UART0|StopAdd[2]~33 (
// Equation(s):
// \UART0|StopAdd[2]~33_combout  = !\UART0|RxUM0|ByteQuest [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|ByteQuest [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|StopAdd[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|StopAdd[2]~33 .lut_mask = 16'h0F0F;
defparam \UART0|StopAdd[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N3
dffeas \UART0|StopAdd[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|StopAdd[2]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[2] .is_wysiwyg = "true";
defparam \UART0|StopAdd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N0
fiftyfivenm_lcell_comb \UART0|Add1~2 (
// Equation(s):
// \UART0|Add1~2_combout  = \UART0|CurrAdd [0] $ (VCC)
// \UART0|Add1~3  = CARRY(\UART0|CurrAdd [0])

	.dataa(\UART0|CurrAdd [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|Add1~2_combout ),
	.cout(\UART0|Add1~3 ));
// synopsys translate_off
defparam \UART0|Add1~2 .lut_mask = 16'h55AA;
defparam \UART0|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
fiftyfivenm_lcell_comb \UART0|Add1~4 (
// Equation(s):
// \UART0|Add1~4_combout  = (\UART0|CurrAdd [1] & (!\UART0|Add1~3 )) # (!\UART0|CurrAdd [1] & ((\UART0|Add1~3 ) # (GND)))
// \UART0|Add1~5  = CARRY((!\UART0|Add1~3 ) # (!\UART0|CurrAdd [1]))

	.dataa(gnd),
	.datab(\UART0|CurrAdd [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~3 ),
	.combout(\UART0|Add1~4_combout ),
	.cout(\UART0|Add1~5 ));
// synopsys translate_off
defparam \UART0|Add1~4 .lut_mask = 16'h3C3F;
defparam \UART0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N22
fiftyfivenm_lcell_comb \UART0|Add1~43 (
// Equation(s):
// \UART0|Add1~43_combout  = (\UART0|SendPhase.000~q  & \UART0|Add1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|SendPhase.000~q ),
	.datad(\UART0|Add1~4_combout ),
	.cin(gnd),
	.combout(\UART0|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~43 .lut_mask = 16'hF000;
defparam \UART0|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N22
fiftyfivenm_lcell_comb \UART0|Add1~44 (
// Equation(s):
// \UART0|Add1~44_combout  = (\UART0|cenState.10000~q  & (!\UART0|TxUM0|Sending~q  & (!\UART0|Data[0]~16_combout ))) # (!\UART0|cenState.10000~q  & (((\UART0|cenState.00001~q ))))

	.dataa(\UART0|TxUM0|Sending~q ),
	.datab(\UART0|Data[0]~16_combout ),
	.datac(\UART0|cenState.00001~q ),
	.datad(\UART0|cenState.10000~q ),
	.cin(gnd),
	.combout(\UART0|Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~44 .lut_mask = 16'h11F0;
defparam \UART0|Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N23
dffeas \UART0|CurrAdd[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[1] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N4
fiftyfivenm_lcell_comb \UART0|Add1~6 (
// Equation(s):
// \UART0|Add1~6_combout  = (\UART0|CurrAdd [2] & (\UART0|Add1~5  $ (GND))) # (!\UART0|CurrAdd [2] & (!\UART0|Add1~5  & VCC))
// \UART0|Add1~7  = CARRY((\UART0|CurrAdd [2] & !\UART0|Add1~5 ))

	.dataa(\UART0|CurrAdd [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~5 ),
	.combout(\UART0|Add1~6_combout ),
	.cout(\UART0|Add1~7 ));
// synopsys translate_off
defparam \UART0|Add1~6 .lut_mask = 16'hA50A;
defparam \UART0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N2
fiftyfivenm_lcell_comb \UART0|Add1~11 (
// Equation(s):
// \UART0|Add1~11_combout  = (\UART0|SendPhase.000~q  & ((\UART0|Add1~6_combout ))) # (!\UART0|SendPhase.000~q  & (!\UART0|StopAdd [2]))

	.dataa(gnd),
	.datab(\UART0|SendPhase.000~q ),
	.datac(\UART0|StopAdd [2]),
	.datad(\UART0|Add1~6_combout ),
	.cin(gnd),
	.combout(\UART0|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~11 .lut_mask = 16'hCF03;
defparam \UART0|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N3
dffeas \UART0|CurrAdd[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[2] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N6
fiftyfivenm_lcell_comb \UART0|Add1~8 (
// Equation(s):
// \UART0|Add1~8_combout  = (\UART0|CurrAdd [3] & (!\UART0|Add1~7 )) # (!\UART0|CurrAdd [3] & ((\UART0|Add1~7 ) # (GND)))
// \UART0|Add1~9  = CARRY((!\UART0|Add1~7 ) # (!\UART0|CurrAdd [3]))

	.dataa(gnd),
	.datab(\UART0|CurrAdd [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~7 ),
	.combout(\UART0|Add1~8_combout ),
	.cout(\UART0|Add1~9 ));
// synopsys translate_off
defparam \UART0|Add1~8 .lut_mask = 16'h3C3F;
defparam \UART0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N28
fiftyfivenm_lcell_comb \UART0|Add1~10 (
// Equation(s):
// \UART0|Add1~10_combout  = (\UART0|SendPhase.000~q  & ((\UART0|Add1~8_combout ))) # (!\UART0|SendPhase.000~q  & (\UART0|RetrAdd [3]))

	.dataa(gnd),
	.datab(\UART0|SendPhase.000~q ),
	.datac(\UART0|RetrAdd [3]),
	.datad(\UART0|Add1~8_combout ),
	.cin(gnd),
	.combout(\UART0|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~10 .lut_mask = 16'hFC30;
defparam \UART0|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N29
dffeas \UART0|CurrAdd[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[3] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N8
fiftyfivenm_lcell_comb \UART0|Add1~12 (
// Equation(s):
// \UART0|Add1~12_combout  = (\UART0|CurrAdd [4] & (\UART0|Add1~9  $ (GND))) # (!\UART0|CurrAdd [4] & (!\UART0|Add1~9  & VCC))
// \UART0|Add1~13  = CARRY((\UART0|CurrAdd [4] & !\UART0|Add1~9 ))

	.dataa(\UART0|CurrAdd [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~9 ),
	.combout(\UART0|Add1~12_combout ),
	.cout(\UART0|Add1~13 ));
// synopsys translate_off
defparam \UART0|Add1~12 .lut_mask = 16'hA50A;
defparam \UART0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y21_N9
dffeas \UART0|RetrAdd[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|RxUM0|ByteQuest [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[4] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N8
fiftyfivenm_lcell_comb \UART0|Add1~14 (
// Equation(s):
// \UART0|Add1~14_combout  = (\UART0|SendPhase.000~q  & (\UART0|Add1~12_combout )) # (!\UART0|SendPhase.000~q  & ((\UART0|RetrAdd [4])))

	.dataa(gnd),
	.datab(\UART0|SendPhase.000~q ),
	.datac(\UART0|Add1~12_combout ),
	.datad(\UART0|RetrAdd [4]),
	.cin(gnd),
	.combout(\UART0|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~14 .lut_mask = 16'hF3C0;
defparam \UART0|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N9
dffeas \UART0|CurrAdd[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[4] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N10
fiftyfivenm_lcell_comb \UART0|Add1~15 (
// Equation(s):
// \UART0|Add1~15_combout  = (\UART0|CurrAdd [5] & (!\UART0|Add1~13 )) # (!\UART0|CurrAdd [5] & ((\UART0|Add1~13 ) # (GND)))
// \UART0|Add1~16  = CARRY((!\UART0|Add1~13 ) # (!\UART0|CurrAdd [5]))

	.dataa(gnd),
	.datab(\UART0|CurrAdd [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~13 ),
	.combout(\UART0|Add1~15_combout ),
	.cout(\UART0|Add1~16 ));
// synopsys translate_off
defparam \UART0|Add1~15 .lut_mask = 16'h3C3F;
defparam \UART0|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N18
fiftyfivenm_lcell_comb \UART0|Add1~17 (
// Equation(s):
// \UART0|Add1~17_combout  = (\UART0|SendPhase.000~q  & ((\UART0|Add1~15_combout ))) # (!\UART0|SendPhase.000~q  & (\UART0|RetrAdd [5]))

	.dataa(\UART0|RetrAdd [5]),
	.datab(\UART0|SendPhase.000~q ),
	.datac(\UART0|Add1~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~17 .lut_mask = 16'hE2E2;
defparam \UART0|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N19
dffeas \UART0|CurrAdd[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[5] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N12
fiftyfivenm_lcell_comb \UART0|Add1~18 (
// Equation(s):
// \UART0|Add1~18_combout  = (\UART0|CurrAdd [6] & (\UART0|Add1~16  $ (GND))) # (!\UART0|CurrAdd [6] & (!\UART0|Add1~16  & VCC))
// \UART0|Add1~19  = CARRY((\UART0|CurrAdd [6] & !\UART0|Add1~16 ))

	.dataa(\UART0|CurrAdd [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~16 ),
	.combout(\UART0|Add1~18_combout ),
	.cout(\UART0|Add1~19 ));
// synopsys translate_off
defparam \UART0|Add1~18 .lut_mask = 16'hA50A;
defparam \UART0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N28
fiftyfivenm_lcell_comb \UART0|Add1~20 (
// Equation(s):
// \UART0|Add1~20_combout  = (\UART0|SendPhase.000~q  & ((\UART0|Add1~18_combout ))) # (!\UART0|SendPhase.000~q  & (\UART0|RetrAdd [6]))

	.dataa(gnd),
	.datab(\UART0|RetrAdd [6]),
	.datac(\UART0|SendPhase.000~q ),
	.datad(\UART0|Add1~18_combout ),
	.cin(gnd),
	.combout(\UART0|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~20 .lut_mask = 16'hFC0C;
defparam \UART0|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N29
dffeas \UART0|CurrAdd[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[6] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N14
fiftyfivenm_lcell_comb \UART0|Add1~21 (
// Equation(s):
// \UART0|Add1~21_combout  = (\UART0|CurrAdd [7] & (!\UART0|Add1~19 )) # (!\UART0|CurrAdd [7] & ((\UART0|Add1~19 ) # (GND)))
// \UART0|Add1~22  = CARRY((!\UART0|Add1~19 ) # (!\UART0|CurrAdd [7]))

	.dataa(gnd),
	.datab(\UART0|CurrAdd [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~19 ),
	.combout(\UART0|Add1~21_combout ),
	.cout(\UART0|Add1~22 ));
// synopsys translate_off
defparam \UART0|Add1~21 .lut_mask = 16'h3C3F;
defparam \UART0|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N19
dffeas \UART0|RetrAdd[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[7] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N10
fiftyfivenm_lcell_comb \UART0|Add1~23 (
// Equation(s):
// \UART0|Add1~23_combout  = (\UART0|SendPhase.000~q  & (\UART0|Add1~21_combout )) # (!\UART0|SendPhase.000~q  & ((\UART0|RetrAdd [7])))

	.dataa(\UART0|SendPhase.000~q ),
	.datab(\UART0|Add1~21_combout ),
	.datac(\UART0|RetrAdd [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~23 .lut_mask = 16'hD8D8;
defparam \UART0|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N11
dffeas \UART0|CurrAdd[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[7] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N16
fiftyfivenm_lcell_comb \UART0|Add1~24 (
// Equation(s):
// \UART0|Add1~24_combout  = (\UART0|CurrAdd [8] & (\UART0|Add1~22  $ (GND))) # (!\UART0|CurrAdd [8] & (!\UART0|Add1~22  & VCC))
// \UART0|Add1~25  = CARRY((\UART0|CurrAdd [8] & !\UART0|Add1~22 ))

	.dataa(gnd),
	.datab(\UART0|CurrAdd [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~22 ),
	.combout(\UART0|Add1~24_combout ),
	.cout(\UART0|Add1~25 ));
// synopsys translate_off
defparam \UART0|Add1~24 .lut_mask = 16'hC30C;
defparam \UART0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N20
fiftyfivenm_lcell_comb \UART0|Add1~26 (
// Equation(s):
// \UART0|Add1~26_combout  = (\UART0|SendPhase.000~q  & ((\UART0|Add1~24_combout ))) # (!\UART0|SendPhase.000~q  & (\UART0|RetrAdd [8]))

	.dataa(gnd),
	.datab(\UART0|RetrAdd [8]),
	.datac(\UART0|SendPhase.000~q ),
	.datad(\UART0|Add1~24_combout ),
	.cin(gnd),
	.combout(\UART0|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~26 .lut_mask = 16'hFC0C;
defparam \UART0|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N21
dffeas \UART0|CurrAdd[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[8] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[0][9]~4 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[0][9]~4_combout  = (\UART0|RxUM0|ByteQuest [2] & (((\UART0|RxUM0|ByteQuest [1] & !\UART0|RxUM0|ByteQuest [3])))) # (!\UART0|RxUM0|ByteQuest [2] & (\UART0|RxUM0|ByteQuest [3] & ((!\UART0|RxUM0|ByteQuest [1]) # 
// (!\UART0|RxUM0|ByteQuest [0]))))

	.dataa(\UART0|RxUM0|ByteQuest [0]),
	.datab(\UART0|RxUM0|ByteQuest [2]),
	.datac(\UART0|RxUM0|ByteQuest [1]),
	.datad(\UART0|RxUM0|ByteQuest [3]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[0][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[0][9]~4 .lut_mask = 16'h13C0;
defparam \UART0|Mult0|mult_core|romout[0][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
fiftyfivenm_lcell_comb \UART0|RxUM0|RxBuff5[7]~feeder (
// Equation(s):
// \UART0|RxUM0|RxBuff5[7]~feeder_combout  = \UART0|RxUM0|Rx0|DataRdy [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|RxUM0|Rx0|DataRdy [7]),
	.cin(gnd),
	.combout(\UART0|RxUM0|RxBuff5[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[7]~feeder .lut_mask = 16'hFF00;
defparam \UART0|RxUM0|RxBuff5[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N3
dffeas \UART0|RxUM0|RxBuff5[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|RxBuff5[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|RxBuff5[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|RxBuff5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|RxBuff5[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|RxBuff5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
fiftyfivenm_lcell_comb \UART0|RxUM0|Selector4~0 (
// Equation(s):
// \UART0|RxUM0|Selector4~0_combout  = (\UART0|RxUM0|RBstate.0111~q  & (\UART0|RxUM0|RxBuff5 [7])) # (!\UART0|RxUM0|RBstate.0111~q  & (((\UART0|RxUM0|RxBuff2 [7] & \UART0|RxUM0|RBstate.0100~q ))))

	.dataa(\UART0|RxUM0|RxBuff5 [7]),
	.datab(\UART0|RxUM0|RxBuff2 [7]),
	.datac(\UART0|RxUM0|RBstate.0111~q ),
	.datad(\UART0|RxUM0|RBstate.0100~q ),
	.cin(gnd),
	.combout(\UART0|RxUM0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|RxUM0|Selector4~0 .lut_mask = 16'hACA0;
defparam \UART0|RxUM0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N27
dffeas \UART0|RxUM0|ByteQuest[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|RxUM0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|RxUM0|ByteQuest[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RxUM0|ByteQuest [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RxUM0|ByteQuest[7] .is_wysiwyg = "true";
defparam \UART0|RxUM0|ByteQuest[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[1][5]~3 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[1][5]~3_combout  = \UART0|RxUM0|ByteQuest [4] $ (\UART0|RxUM0|ByteQuest [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|RxUM0|ByteQuest [4]),
	.datad(\UART0|RxUM0|ByteQuest [7]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[1][5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[1][5]~3 .lut_mask = 16'h0FF0;
defparam \UART0|Mult0|mult_core|romout[1][5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\UART0|Mult0|mult_core|romout[0][9]~4_combout  & ((\UART0|Mult0|mult_core|romout[1][5]~3_combout  & (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\UART0|Mult0|mult_core|romout[1][5]~3_combout  & (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\UART0|Mult0|mult_core|romout[0][9]~4_combout  & ((\UART0|Mult0|mult_core|romout[1][5]~3_combout  & 
// (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\UART0|Mult0|mult_core|romout[1][5]~3_combout  & ((\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\UART0|Mult0|mult_core|romout[0][9]~4_combout  & (!\UART0|Mult0|mult_core|romout[1][5]~3_combout  & !\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\UART0|Mult0|mult_core|romout[0][9]~4_combout  & ((!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\UART0|Mult0|mult_core|romout[1][5]~3_combout ))))

	.dataa(\UART0|Mult0|mult_core|romout[0][9]~4_combout ),
	.datab(\UART0|Mult0|mult_core|romout[1][5]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N8
fiftyfivenm_lcell_comb \UART0|StopAdd[3]~11 (
// Equation(s):
// \UART0|StopAdd[3]~11_combout  = (\UART0|RxUM0|ByteQuest [0] & (\UART0|RxUM0|ByteQuest [1] $ (VCC))) # (!\UART0|RxUM0|ByteQuest [0] & (\UART0|RxUM0|ByteQuest [1] & VCC))
// \UART0|StopAdd[3]~12  = CARRY((\UART0|RxUM0|ByteQuest [0] & \UART0|RxUM0|ByteQuest [1]))

	.dataa(\UART0|RxUM0|ByteQuest [0]),
	.datab(\UART0|RxUM0|ByteQuest [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|StopAdd[3]~11_combout ),
	.cout(\UART0|StopAdd[3]~12 ));
// synopsys translate_off
defparam \UART0|StopAdd[3]~11 .lut_mask = 16'h6688;
defparam \UART0|StopAdd[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
fiftyfivenm_lcell_comb \UART0|StopAdd[4]~13 (
// Equation(s):
// \UART0|StopAdd[4]~13_combout  = (\UART0|RxUM0|ByteQuest [2] & (!\UART0|StopAdd[3]~12 )) # (!\UART0|RxUM0|ByteQuest [2] & ((\UART0|StopAdd[3]~12 ) # (GND)))
// \UART0|StopAdd[4]~14  = CARRY((!\UART0|StopAdd[3]~12 ) # (!\UART0|RxUM0|ByteQuest [2]))

	.dataa(\UART0|RxUM0|ByteQuest [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|StopAdd[3]~12 ),
	.combout(\UART0|StopAdd[4]~13_combout ),
	.cout(\UART0|StopAdd[4]~14 ));
// synopsys translate_off
defparam \UART0|StopAdd[4]~13 .lut_mask = 16'h5A5F;
defparam \UART0|StopAdd[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
fiftyfivenm_lcell_comb \UART0|StopAdd[5]~15 (
// Equation(s):
// \UART0|StopAdd[5]~15_combout  = (\UART0|Mult0|mult_core|romout[0][5]~8_combout  & ((GND) # (!\UART0|StopAdd[4]~14 ))) # (!\UART0|Mult0|mult_core|romout[0][5]~8_combout  & (\UART0|StopAdd[4]~14  $ (GND)))
// \UART0|StopAdd[5]~16  = CARRY((\UART0|Mult0|mult_core|romout[0][5]~8_combout ) # (!\UART0|StopAdd[4]~14 ))

	.dataa(\UART0|Mult0|mult_core|romout[0][5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|StopAdd[4]~14 ),
	.combout(\UART0|StopAdd[5]~15_combout ),
	.cout(\UART0|StopAdd[5]~16 ));
// synopsys translate_off
defparam \UART0|StopAdd[5]~15 .lut_mask = 16'h5AAF;
defparam \UART0|StopAdd[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
fiftyfivenm_lcell_comb \UART0|StopAdd[6]~17 (
// Equation(s):
// \UART0|StopAdd[6]~17_combout  = (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\UART0|StopAdd[5]~16  & VCC)) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (!\UART0|StopAdd[5]~16 ))
// \UART0|StopAdd[6]~18  = CARRY((!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & !\UART0|StopAdd[5]~16 ))

	.dataa(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|StopAdd[5]~16 ),
	.combout(\UART0|StopAdd[6]~17_combout ),
	.cout(\UART0|StopAdd[6]~18 ));
// synopsys translate_off
defparam \UART0|StopAdd[6]~17 .lut_mask = 16'hA505;
defparam \UART0|StopAdd[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
fiftyfivenm_lcell_comb \UART0|StopAdd[7]~19 (
// Equation(s):
// \UART0|StopAdd[7]~19_combout  = (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (\UART0|StopAdd[6]~18  $ (GND))) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\UART0|StopAdd[6]~18  & VCC))
// \UART0|StopAdd[7]~20  = CARRY((\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & !\UART0|StopAdd[6]~18 ))

	.dataa(gnd),
	.datab(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|StopAdd[6]~18 ),
	.combout(\UART0|StopAdd[7]~19_combout ),
	.cout(\UART0|StopAdd[7]~20 ));
// synopsys translate_off
defparam \UART0|StopAdd[7]~19 .lut_mask = 16'hC30C;
defparam \UART0|StopAdd[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
fiftyfivenm_lcell_comb \UART0|StopAdd[8]~21 (
// Equation(s):
// \UART0|StopAdd[8]~21_combout  = (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\UART0|StopAdd[7]~20 )) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\UART0|StopAdd[7]~20 ) # (GND)))
// \UART0|StopAdd[8]~22  = CARRY((!\UART0|StopAdd[7]~20 ) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ))

	.dataa(gnd),
	.datab(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|StopAdd[7]~20 ),
	.combout(\UART0|StopAdd[8]~21_combout ),
	.cout(\UART0|StopAdd[8]~22 ));
// synopsys translate_off
defparam \UART0|StopAdd[8]~21 .lut_mask = 16'h3C3F;
defparam \UART0|StopAdd[8]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
fiftyfivenm_lcell_comb \UART0|StopAdd[9]~23 (
// Equation(s):
// \UART0|StopAdd[9]~23_combout  = (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (\UART0|StopAdd[8]~22  $ (GND))) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\UART0|StopAdd[8]~22  & VCC))
// \UART0|StopAdd[9]~24  = CARRY((\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & !\UART0|StopAdd[8]~22 ))

	.dataa(gnd),
	.datab(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|StopAdd[8]~22 ),
	.combout(\UART0|StopAdd[9]~23_combout ),
	.cout(\UART0|StopAdd[9]~24 ));
// synopsys translate_off
defparam \UART0|StopAdd[9]~23 .lut_mask = 16'hC30C;
defparam \UART0|StopAdd[9]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y22_N21
dffeas \UART0|StopAdd[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[9] .is_wysiwyg = "true";
defparam \UART0|StopAdd[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \UART0|RetrAdd[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[9] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
fiftyfivenm_lcell_comb \UART0|Add1~27 (
// Equation(s):
// \UART0|Add1~27_combout  = (\UART0|CurrAdd [9] & (!\UART0|Add1~25 )) # (!\UART0|CurrAdd [9] & ((\UART0|Add1~25 ) # (GND)))
// \UART0|Add1~28  = CARRY((!\UART0|Add1~25 ) # (!\UART0|CurrAdd [9]))

	.dataa(\UART0|CurrAdd [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~25 ),
	.combout(\UART0|Add1~27_combout ),
	.cout(\UART0|Add1~28 ));
// synopsys translate_off
defparam \UART0|Add1~27 .lut_mask = 16'h5A5F;
defparam \UART0|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N10
fiftyfivenm_lcell_comb \UART0|Add1~29 (
// Equation(s):
// \UART0|Add1~29_combout  = (\UART0|SendPhase.000~q  & ((\UART0|Add1~27_combout ))) # (!\UART0|SendPhase.000~q  & (\UART0|RetrAdd [9]))

	.dataa(gnd),
	.datab(\UART0|RetrAdd [9]),
	.datac(\UART0|SendPhase.000~q ),
	.datad(\UART0|Add1~27_combout ),
	.cin(gnd),
	.combout(\UART0|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~29 .lut_mask = 16'hFC0C;
defparam \UART0|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N11
dffeas \UART0|CurrAdd[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[9] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N19
dffeas \UART0|StopAdd[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[8]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[8] .is_wysiwyg = "true";
defparam \UART0|StopAdd[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N6
fiftyfivenm_lcell_comb \UART0|Equal2~3 (
// Equation(s):
// \UART0|Equal2~3_combout  = (\UART0|CurrAdd [8] & (\UART0|StopAdd [8] & (\UART0|StopAdd [9] $ (!\UART0|CurrAdd [9])))) # (!\UART0|CurrAdd [8] & (!\UART0|StopAdd [8] & (\UART0|StopAdd [9] $ (!\UART0|CurrAdd [9]))))

	.dataa(\UART0|CurrAdd [8]),
	.datab(\UART0|StopAdd [9]),
	.datac(\UART0|CurrAdd [9]),
	.datad(\UART0|StopAdd [8]),
	.cin(gnd),
	.combout(\UART0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal2~3 .lut_mask = 16'h8241;
defparam \UART0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N13
dffeas \UART0|StopAdd[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[5] .is_wysiwyg = "true";
defparam \UART0|StopAdd[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N11
dffeas \UART0|StopAdd[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[4] .is_wysiwyg = "true";
defparam \UART0|StopAdd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N2
fiftyfivenm_lcell_comb \UART0|Equal2~1 (
// Equation(s):
// \UART0|Equal2~1_combout  = (\UART0|StopAdd [5] & (\UART0|CurrAdd [5] & (\UART0|CurrAdd [4] $ (!\UART0|StopAdd [4])))) # (!\UART0|StopAdd [5] & (!\UART0|CurrAdd [5] & (\UART0|CurrAdd [4] $ (!\UART0|StopAdd [4]))))

	.dataa(\UART0|StopAdd [5]),
	.datab(\UART0|CurrAdd [5]),
	.datac(\UART0|CurrAdd [4]),
	.datad(\UART0|StopAdd [4]),
	.cin(gnd),
	.combout(\UART0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal2~1 .lut_mask = 16'h9009;
defparam \UART0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N15
dffeas \UART0|StopAdd[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[6] .is_wysiwyg = "true";
defparam \UART0|StopAdd[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N17
dffeas \UART0|StopAdd[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[7]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[7] .is_wysiwyg = "true";
defparam \UART0|StopAdd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N4
fiftyfivenm_lcell_comb \UART0|Equal2~2 (
// Equation(s):
// \UART0|Equal2~2_combout  = (\UART0|StopAdd [6] & (\UART0|CurrAdd [6] & (\UART0|StopAdd [7] $ (!\UART0|CurrAdd [7])))) # (!\UART0|StopAdd [6] & (!\UART0|CurrAdd [6] & (\UART0|StopAdd [7] $ (!\UART0|CurrAdd [7]))))

	.dataa(\UART0|StopAdd [6]),
	.datab(\UART0|CurrAdd [6]),
	.datac(\UART0|StopAdd [7]),
	.datad(\UART0|CurrAdd [7]),
	.cin(gnd),
	.combout(\UART0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal2~2 .lut_mask = 16'h9009;
defparam \UART0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N9
dffeas \UART0|StopAdd[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[3] .is_wysiwyg = "true";
defparam \UART0|StopAdd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N4
fiftyfivenm_lcell_comb \UART0|Equal2~0 (
// Equation(s):
// \UART0|Equal2~0_combout  = (\UART0|StopAdd [2] & (\UART0|CurrAdd [2] & (\UART0|CurrAdd [3] $ (!\UART0|StopAdd [3])))) # (!\UART0|StopAdd [2] & (!\UART0|CurrAdd [2] & (\UART0|CurrAdd [3] $ (!\UART0|StopAdd [3]))))

	.dataa(\UART0|StopAdd [2]),
	.datab(\UART0|CurrAdd [3]),
	.datac(\UART0|StopAdd [3]),
	.datad(\UART0|CurrAdd [2]),
	.cin(gnd),
	.combout(\UART0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal2~0 .lut_mask = 16'h8241;
defparam \UART0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N24
fiftyfivenm_lcell_comb \UART0|Equal2~4 (
// Equation(s):
// \UART0|Equal2~4_combout  = (\UART0|Equal2~3_combout  & (\UART0|Equal2~1_combout  & (\UART0|Equal2~2_combout  & \UART0|Equal2~0_combout )))

	.dataa(\UART0|Equal2~3_combout ),
	.datab(\UART0|Equal2~1_combout ),
	.datac(\UART0|Equal2~2_combout ),
	.datad(\UART0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART0|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal2~4 .lut_mask = 16'h8000;
defparam \UART0|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
fiftyfivenm_lcell_comb \UART0|Selector68~0 (
// Equation(s):
// \UART0|Selector68~0_combout  = (\UART0|SendPhase.000~q  & (\UART0|Equal2~7_combout  & \UART0|Equal2~4_combout ))

	.dataa(gnd),
	.datab(\UART0|SendPhase.000~q ),
	.datac(\UART0|Equal2~7_combout ),
	.datad(\UART0|Equal2~4_combout ),
	.cin(gnd),
	.combout(\UART0|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector68~0 .lut_mask = 16'hC000;
defparam \UART0|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
fiftyfivenm_lcell_comb \UART0|Selector69~1 (
// Equation(s):
// \UART0|Selector69~1_combout  = ((\UART0|cenState.10000~q ) # ((\UART0|RxUM0|Cmd [2]) # (!\UART0|RxUM0|Cmd [3]))) # (!\UART0|cenState.00001~q )

	.dataa(\UART0|cenState.00001~q ),
	.datab(\UART0|cenState.10000~q ),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|Selector69~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector69~1 .lut_mask = 16'hFDFF;
defparam \UART0|Selector69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
fiftyfivenm_lcell_comb \UART0|Selector68~1 (
// Equation(s):
// \UART0|Selector68~1_combout  = (\UART0|Selector69~0_combout  & (!\UART0|Selector68~0_combout )) # (!\UART0|Selector69~0_combout  & (((\UART0|SendPhase.000~q  & \UART0|Selector69~1_combout ))))

	.dataa(\UART0|Selector69~0_combout ),
	.datab(\UART0|Selector68~0_combout ),
	.datac(\UART0|SendPhase.000~q ),
	.datad(\UART0|Selector69~1_combout ),
	.cin(gnd),
	.combout(\UART0|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector68~1 .lut_mask = 16'h7222;
defparam \UART0|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N19
dffeas \UART0|SendPhase.000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector68~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|SendPhase.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|SendPhase.000 .is_wysiwyg = "true";
defparam \UART0|SendPhase.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N12
fiftyfivenm_lcell_comb \UART0|Add1~42 (
// Equation(s):
// \UART0|Add1~42_combout  = (\UART0|SendPhase.000~q  & \UART0|Add1~2_combout )

	.dataa(gnd),
	.datab(\UART0|SendPhase.000~q ),
	.datac(\UART0|Add1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~42 .lut_mask = 16'hC0C0;
defparam \UART0|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N13
dffeas \UART0|CurrAdd[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[0] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[1][9]~9 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[1][9]~9_combout  = (\UART0|RxUM0|ByteQuest [6] & (\UART0|RxUM0|ByteQuest [5] & ((!\UART0|RxUM0|ByteQuest [7])))) # (!\UART0|RxUM0|ByteQuest [6] & (\UART0|RxUM0|ByteQuest [7] & ((!\UART0|RxUM0|ByteQuest [4]) # 
// (!\UART0|RxUM0|ByteQuest [5]))))

	.dataa(\UART0|RxUM0|ByteQuest [5]),
	.datab(\UART0|RxUM0|ByteQuest [6]),
	.datac(\UART0|RxUM0|ByteQuest [4]),
	.datad(\UART0|RxUM0|ByteQuest [7]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[1][9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[1][9]~9 .lut_mask = 16'h1388;
defparam \UART0|Mult0|mult_core|romout[1][9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[1][8]~10 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[1][8]~10_combout  = (\UART0|RxUM0|ByteQuest [5] & (\UART0|RxUM0|ByteQuest [7] $ (((!\UART0|RxUM0|ByteQuest [6] & \UART0|RxUM0|ByteQuest [4]))))) # (!\UART0|RxUM0|ByteQuest [5] & ((\UART0|RxUM0|ByteQuest [6] & 
// ((\UART0|RxUM0|ByteQuest [4]) # (!\UART0|RxUM0|ByteQuest [7]))) # (!\UART0|RxUM0|ByteQuest [6] & ((\UART0|RxUM0|ByteQuest [7])))))

	.dataa(\UART0|RxUM0|ByteQuest [5]),
	.datab(\UART0|RxUM0|ByteQuest [6]),
	.datac(\UART0|RxUM0|ByteQuest [4]),
	.datad(\UART0|RxUM0|ByteQuest [7]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[1][8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[1][8]~10 .lut_mask = 16'hDB64;
defparam \UART0|Mult0|mult_core|romout[1][8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[1][7]~0 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[1][7]~0_combout  = \UART0|RxUM0|ByteQuest [6] $ (((\UART0|RxUM0|ByteQuest [4] & (\UART0|RxUM0|ByteQuest [7] & !\UART0|RxUM0|ByteQuest [5])) # (!\UART0|RxUM0|ByteQuest [4] & ((\UART0|RxUM0|ByteQuest [5])))))

	.dataa(\UART0|RxUM0|ByteQuest [4]),
	.datab(\UART0|RxUM0|ByteQuest [7]),
	.datac(\UART0|RxUM0|ByteQuest [6]),
	.datad(\UART0|RxUM0|ByteQuest [5]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[1][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[1][7]~0 .lut_mask = 16'hA578;
defparam \UART0|Mult0|mult_core|romout[1][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[1][6]~1 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[1][6]~1_combout  = \UART0|RxUM0|ByteQuest [5] $ (((\UART0|RxUM0|ByteQuest [4] & !\UART0|RxUM0|ByteQuest [7])))

	.dataa(\UART0|RxUM0|ByteQuest [5]),
	.datab(gnd),
	.datac(\UART0|RxUM0|ByteQuest [4]),
	.datad(\UART0|RxUM0|ByteQuest [7]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[1][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[1][6]~1 .lut_mask = 16'hAA5A;
defparam \UART0|Mult0|mult_core|romout[1][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|romout[0][10]~2 (
// Equation(s):
// \UART0|Mult0|mult_core|romout[0][10]~2_combout  = (\UART0|RxUM0|ByteQuest [3] & ((\UART0|RxUM0|ByteQuest [2]) # ((\UART0|RxUM0|ByteQuest [0] & \UART0|RxUM0|ByteQuest [1]))))

	.dataa(\UART0|RxUM0|ByteQuest [0]),
	.datab(\UART0|RxUM0|ByteQuest [1]),
	.datac(\UART0|RxUM0|ByteQuest [2]),
	.datad(\UART0|RxUM0|ByteQuest [3]),
	.cin(gnd),
	.combout(\UART0|Mult0|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|romout[0][10]~2 .lut_mask = 16'hF800;
defparam \UART0|Mult0|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\UART0|Mult0|mult_core|romout[1][6]~1_combout  $ (\UART0|Mult0|mult_core|romout[0][10]~2_combout  $ (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\UART0|Mult0|mult_core|romout[1][6]~1_combout  & ((\UART0|Mult0|mult_core|romout[0][10]~2_combout ) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\UART0|Mult0|mult_core|romout[1][6]~1_combout  & (\UART0|Mult0|mult_core|romout[0][10]~2_combout  & !\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\UART0|Mult0|mult_core|romout[1][6]~1_combout ),
	.datab(\UART0|Mult0|mult_core|romout[0][10]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\UART0|Mult0|mult_core|romout[1][7]~0_combout  & (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\UART0|Mult0|mult_core|romout[1][7]~0_combout  & 
// ((\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\UART0|Mult0|mult_core|romout[1][7]~0_combout ))

	.dataa(gnd),
	.datab(\UART0|Mult0|mult_core|romout[1][7]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\UART0|Mult0|mult_core|romout[1][8]~10_combout  & (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\UART0|Mult0|mult_core|romout[1][8]~10_combout  & 
// (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\UART0|Mult0|mult_core|romout[1][8]~10_combout  & !\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\UART0|Mult0|mult_core|romout[1][8]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
fiftyfivenm_lcell_comb \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = \UART0|Mult0|mult_core|romout[1][9]~9_combout  $ (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )

	.dataa(gnd),
	.datab(\UART0|Mult0|mult_core|romout[1][9]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3C;
defparam \UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
fiftyfivenm_lcell_comb \UART0|StopAdd[10]~25 (
// Equation(s):
// \UART0|StopAdd[10]~25_combout  = (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (!\UART0|StopAdd[9]~24 )) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & ((\UART0|StopAdd[9]~24 ) # (GND)))
// \UART0|StopAdd[10]~26  = CARRY((!\UART0|StopAdd[9]~24 ) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(gnd),
	.datab(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|StopAdd[9]~24 ),
	.combout(\UART0|StopAdd[10]~25_combout ),
	.cout(\UART0|StopAdd[10]~26 ));
// synopsys translate_off
defparam \UART0|StopAdd[10]~25 .lut_mask = 16'h3C3F;
defparam \UART0|StopAdd[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
fiftyfivenm_lcell_comb \UART0|StopAdd[11]~27 (
// Equation(s):
// \UART0|StopAdd[11]~27_combout  = (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (\UART0|StopAdd[10]~26  $ (GND))) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\UART0|StopAdd[10]~26  & VCC))
// \UART0|StopAdd[11]~28  = CARRY((\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\UART0|StopAdd[10]~26 ))

	.dataa(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|StopAdd[10]~26 ),
	.combout(\UART0|StopAdd[11]~27_combout ),
	.cout(\UART0|StopAdd[11]~28 ));
// synopsys translate_off
defparam \UART0|StopAdd[11]~27 .lut_mask = 16'hA50A;
defparam \UART0|StopAdd[11]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
fiftyfivenm_lcell_comb \UART0|StopAdd[12]~29 (
// Equation(s):
// \UART0|StopAdd[12]~29_combout  = (\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\UART0|StopAdd[11]~28 )) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\UART0|StopAdd[11]~28 ) # (GND)))
// \UART0|StopAdd[12]~30  = CARRY((!\UART0|StopAdd[11]~28 ) # (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ))

	.dataa(gnd),
	.datab(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|StopAdd[11]~28 ),
	.combout(\UART0|StopAdd[12]~29_combout ),
	.cout(\UART0|StopAdd[12]~30 ));
// synopsys translate_off
defparam \UART0|StopAdd[12]~29 .lut_mask = 16'h3C3F;
defparam \UART0|StopAdd[12]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
fiftyfivenm_lcell_comb \UART0|StopAdd[13]~31 (
// Equation(s):
// \UART0|StopAdd[13]~31_combout  = \UART0|StopAdd[12]~30  $ (!\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cin(\UART0|StopAdd[12]~30 ),
	.combout(\UART0|StopAdd[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|StopAdd[13]~31 .lut_mask = 16'hF00F;
defparam \UART0|StopAdd[13]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y22_N29
dffeas \UART0|StopAdd[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[13]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[13] .is_wysiwyg = "true";
defparam \UART0|StopAdd[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N31
dffeas \UART0|RetrAdd[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[13] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \UART0|RetrAdd[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[12] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N27
dffeas \UART0|RetrAdd[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[11] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
fiftyfivenm_lcell_comb \UART0|Add1~30 (
// Equation(s):
// \UART0|Add1~30_combout  = (\UART0|CurrAdd [10] & (\UART0|Add1~28  $ (GND))) # (!\UART0|CurrAdd [10] & (!\UART0|Add1~28  & VCC))
// \UART0|Add1~31  = CARRY((\UART0|CurrAdd [10] & !\UART0|Add1~28 ))

	.dataa(\UART0|CurrAdd [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~28 ),
	.combout(\UART0|Add1~30_combout ),
	.cout(\UART0|Add1~31 ));
// synopsys translate_off
defparam \UART0|Add1~30 .lut_mask = 16'hA50A;
defparam \UART0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \UART0|RetrAdd[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|RetrAdd [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|RetrAdd[10] .is_wysiwyg = "true";
defparam \UART0|RetrAdd[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N16
fiftyfivenm_lcell_comb \UART0|Add1~32 (
// Equation(s):
// \UART0|Add1~32_combout  = (\UART0|SendPhase.000~q  & (\UART0|Add1~30_combout )) # (!\UART0|SendPhase.000~q  & ((\UART0|RetrAdd [10])))

	.dataa(gnd),
	.datab(\UART0|SendPhase.000~q ),
	.datac(\UART0|Add1~30_combout ),
	.datad(\UART0|RetrAdd [10]),
	.cin(gnd),
	.combout(\UART0|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~32 .lut_mask = 16'hF3C0;
defparam \UART0|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N17
dffeas \UART0|CurrAdd[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[10] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
fiftyfivenm_lcell_comb \UART0|Add1~33 (
// Equation(s):
// \UART0|Add1~33_combout  = (\UART0|CurrAdd [11] & (!\UART0|Add1~31 )) # (!\UART0|CurrAdd [11] & ((\UART0|Add1~31 ) # (GND)))
// \UART0|Add1~34  = CARRY((!\UART0|Add1~31 ) # (!\UART0|CurrAdd [11]))

	.dataa(gnd),
	.datab(\UART0|CurrAdd [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~31 ),
	.combout(\UART0|Add1~33_combout ),
	.cout(\UART0|Add1~34 ));
// synopsys translate_off
defparam \UART0|Add1~33 .lut_mask = 16'h3C3F;
defparam \UART0|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N30
fiftyfivenm_lcell_comb \UART0|Add1~35 (
// Equation(s):
// \UART0|Add1~35_combout  = (\UART0|SendPhase.000~q  & ((\UART0|Add1~33_combout ))) # (!\UART0|SendPhase.000~q  & (\UART0|RetrAdd [11]))

	.dataa(gnd),
	.datab(\UART0|SendPhase.000~q ),
	.datac(\UART0|RetrAdd [11]),
	.datad(\UART0|Add1~33_combout ),
	.cin(gnd),
	.combout(\UART0|Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~35 .lut_mask = 16'hFC30;
defparam \UART0|Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N31
dffeas \UART0|CurrAdd[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[11] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
fiftyfivenm_lcell_comb \UART0|Add1~36 (
// Equation(s):
// \UART0|Add1~36_combout  = (\UART0|CurrAdd [12] & (\UART0|Add1~34  $ (GND))) # (!\UART0|CurrAdd [12] & (!\UART0|Add1~34  & VCC))
// \UART0|Add1~37  = CARRY((\UART0|CurrAdd [12] & !\UART0|Add1~34 ))

	.dataa(\UART0|CurrAdd [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|Add1~34 ),
	.combout(\UART0|Add1~36_combout ),
	.cout(\UART0|Add1~37 ));
// synopsys translate_off
defparam \UART0|Add1~36 .lut_mask = 16'hA50A;
defparam \UART0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N0
fiftyfivenm_lcell_comb \UART0|Add1~38 (
// Equation(s):
// \UART0|Add1~38_combout  = (\UART0|SendPhase.000~q  & ((\UART0|Add1~36_combout ))) # (!\UART0|SendPhase.000~q  & (\UART0|RetrAdd [12]))

	.dataa(gnd),
	.datab(\UART0|SendPhase.000~q ),
	.datac(\UART0|RetrAdd [12]),
	.datad(\UART0|Add1~36_combout ),
	.cin(gnd),
	.combout(\UART0|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~38 .lut_mask = 16'hFC30;
defparam \UART0|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N1
dffeas \UART0|CurrAdd[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[12] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N26
fiftyfivenm_lcell_comb \UART0|Add1~39 (
// Equation(s):
// \UART0|Add1~39_combout  = \UART0|Add1~37  $ (\UART0|CurrAdd [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|CurrAdd [13]),
	.cin(\UART0|Add1~37 ),
	.combout(\UART0|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~39 .lut_mask = 16'h0FF0;
defparam \UART0|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N14
fiftyfivenm_lcell_comb \UART0|Add1~41 (
// Equation(s):
// \UART0|Add1~41_combout  = (\UART0|SendPhase.000~q  & ((\UART0|Add1~39_combout ))) # (!\UART0|SendPhase.000~q  & (\UART0|RetrAdd [13]))

	.dataa(\UART0|RetrAdd [13]),
	.datab(gnd),
	.datac(\UART0|SendPhase.000~q ),
	.datad(\UART0|Add1~39_combout ),
	.cin(gnd),
	.combout(\UART0|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Add1~41 .lut_mask = 16'hFA0A;
defparam \UART0|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y22_N15
dffeas \UART0|CurrAdd[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Add1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.10000~q ),
	.sload(gnd),
	.ena(\UART0|Add1~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CurrAdd [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CurrAdd[13] .is_wysiwyg = "true";
defparam \UART0|CurrAdd[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N27
dffeas \UART0|StopAdd[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[12] .is_wysiwyg = "true";
defparam \UART0|StopAdd[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N24
fiftyfivenm_lcell_comb \UART0|Equal2~6 (
// Equation(s):
// \UART0|Equal2~6_combout  = (\UART0|StopAdd [13] & (\UART0|CurrAdd [13] & (\UART0|StopAdd [12] $ (!\UART0|CurrAdd [12])))) # (!\UART0|StopAdd [13] & (!\UART0|CurrAdd [13] & (\UART0|StopAdd [12] $ (!\UART0|CurrAdd [12]))))

	.dataa(\UART0|StopAdd [13]),
	.datab(\UART0|CurrAdd [13]),
	.datac(\UART0|StopAdd [12]),
	.datad(\UART0|CurrAdd [12]),
	.cin(gnd),
	.combout(\UART0|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal2~6 .lut_mask = 16'h9009;
defparam \UART0|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N25
dffeas \UART0|StopAdd[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[11]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[11] .is_wysiwyg = "true";
defparam \UART0|StopAdd[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y22_N23
dffeas \UART0|StopAdd[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|StopAdd[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|SendPhase~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|StopAdd [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|StopAdd[10] .is_wysiwyg = "true";
defparam \UART0|StopAdd[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N6
fiftyfivenm_lcell_comb \UART0|Equal2~5 (
// Equation(s):
// \UART0|Equal2~5_combout  = (\UART0|CurrAdd [11] & (\UART0|StopAdd [11] & (\UART0|CurrAdd [10] $ (!\UART0|StopAdd [10])))) # (!\UART0|CurrAdd [11] & (!\UART0|StopAdd [11] & (\UART0|CurrAdd [10] $ (!\UART0|StopAdd [10]))))

	.dataa(\UART0|CurrAdd [11]),
	.datab(\UART0|CurrAdd [10]),
	.datac(\UART0|StopAdd [11]),
	.datad(\UART0|StopAdd [10]),
	.cin(gnd),
	.combout(\UART0|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal2~5 .lut_mask = 16'h8421;
defparam \UART0|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N26
fiftyfivenm_lcell_comb \UART0|Equal2~7 (
// Equation(s):
// \UART0|Equal2~7_combout  = (!\UART0|CurrAdd [0] & (\UART0|Equal2~6_combout  & (!\UART0|CurrAdd [1] & \UART0|Equal2~5_combout )))

	.dataa(\UART0|CurrAdd [0]),
	.datab(\UART0|Equal2~6_combout ),
	.datac(\UART0|CurrAdd [1]),
	.datad(\UART0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\UART0|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal2~7 .lut_mask = 16'h0400;
defparam \UART0|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
fiftyfivenm_lcell_comb \UART0|Selector52~2 (
// Equation(s):
// \UART0|Selector52~2_combout  = (\UART0|Selector52~1_combout ) # ((\UART0|Data[23]~17_combout  & (\UART0|Equal2~7_combout  & \UART0|Equal2~4_combout )))

	.dataa(\UART0|Data[23]~17_combout ),
	.datab(\UART0|Selector52~1_combout ),
	.datac(\UART0|Equal2~7_combout ),
	.datad(\UART0|Equal2~4_combout ),
	.cin(gnd),
	.combout(\UART0|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector52~2 .lut_mask = 16'hECCC;
defparam \UART0|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
fiftyfivenm_lcell_comb \UART0|Selector52~3 (
// Equation(s):
// \UART0|Selector52~3_combout  = (\UART0|Selector52~0_combout  & (((\UART0|Selector52~2_combout  & !\UART0|TxUM0|Sending~q )) # (!\UART0|cenState.00000~q ))) # (!\UART0|Selector52~0_combout  & (\UART0|Selector52~2_combout  & (!\UART0|TxUM0|Sending~q )))

	.dataa(\UART0|Selector52~0_combout ),
	.datab(\UART0|Selector52~2_combout ),
	.datac(\UART0|TxUM0|Sending~q ),
	.datad(\UART0|cenState.00000~q ),
	.cin(gnd),
	.combout(\UART0|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector52~3 .lut_mask = 16'h0CAE;
defparam \UART0|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N13
dffeas \UART0|CmdTx[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector52~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CmdTx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CmdTx[1] .is_wysiwyg = "true";
defparam \UART0|CmdTx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|StopSig~1 (
// Equation(s):
// \UART0|TxUM0|StopSig~1_combout  = (!\UART0|CmdTx [2] & \UART0|CmdTx [1])

	.dataa(\UART0|CmdTx [2]),
	.datab(gnd),
	.datac(\UART0|CmdTx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|StopSig~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|StopSig~1 .lut_mask = 16'h5050;
defparam \UART0|TxUM0|StopSig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
fiftyfivenm_lcell_comb \UART0|nCmdTx~3 (
// Equation(s):
// \UART0|nCmdTx~3_combout  = (\UART0|RxUM0|Cmd [2] & (\UART0|RxUM0|Cmd [3] & ((!\UART0|RxUM0|Cmd [1]) # (!\UART0|RxUM0|Cmd [0]))))

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|nCmdTx~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|nCmdTx~3 .lut_mask = 16'h7000;
defparam \UART0|nCmdTx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N17
dffeas \UART0|nCmdTx[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|nCmdTx~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART0|cenState.00001~q ),
	.sload(vcc),
	.ena(\UART0|nCmdTx[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|nCmdTx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|nCmdTx[3] .is_wysiwyg = "true";
defparam \UART0|nCmdTx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N10
fiftyfivenm_lcell_comb \UART0|Selector50~1 (
// Equation(s):
// \UART0|Selector50~1_combout  = (\UART0|nCmdTx [3] & (!\UART0|TxUM0|Sending~q  & \UART0|cenState.00010~q ))

	.dataa(gnd),
	.datab(\UART0|nCmdTx [3]),
	.datac(\UART0|TxUM0|Sending~q ),
	.datad(\UART0|cenState.00010~q ),
	.cin(gnd),
	.combout(\UART0|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector50~1 .lut_mask = 16'h0C00;
defparam \UART0|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
fiftyfivenm_lcell_comb \UART0|Selector50~2 (
// Equation(s):
// \UART0|Selector50~2_combout  = (((\UART0|CmdTx [3]) # (!\UART0|RxUM0|Cmd [2])) # (!\UART0|RxUM0|Cmd [1])) # (!\UART0|RxUM0|Cmd [0])

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|CmdTx [3]),
	.cin(gnd),
	.combout(\UART0|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector50~2 .lut_mask = 16'hFF7F;
defparam \UART0|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N14
fiftyfivenm_lcell_comb \UART0|Selector50~3 (
// Equation(s):
// \UART0|Selector50~3_combout  = (\UART0|Selector50~1_combout ) # ((\UART0|Selector50~2_combout  & (\UART0|RxUM0|Cmd [3] & !\UART0|cenState.00000~q )))

	.dataa(\UART0|Selector50~1_combout ),
	.datab(\UART0|Selector50~2_combout ),
	.datac(\UART0|RxUM0|Cmd [3]),
	.datad(\UART0|cenState.00000~q ),
	.cin(gnd),
	.combout(\UART0|Selector50~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector50~3 .lut_mask = 16'hAAEA;
defparam \UART0|Selector50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N15
dffeas \UART0|CmdTx[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector50~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CmdTx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CmdTx[3] .is_wysiwyg = "true";
defparam \UART0|CmdTx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
fiftyfivenm_lcell_comb \UART0|nCmdTx~1 (
// Equation(s):
// \UART0|nCmdTx~1_combout  = (\UART0|RxUM0|Cmd [0] & (((!\UART0|RxUM0|Cmd [1] & \UART0|RxUM0|Cmd [2])) # (!\UART0|RxUM0|Cmd [3])))

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|nCmdTx~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|nCmdTx~1 .lut_mask = 16'h20AA;
defparam \UART0|nCmdTx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N18
fiftyfivenm_lcell_comb \UART0|Selector44~0 (
// Equation(s):
// \UART0|Selector44~0_combout  = (\UART0|cenState.00001~q  & (\UART0|nCmdTx~1_combout )) # (!\UART0|cenState.00001~q  & ((!\UART0|Equal0~0_combout )))

	.dataa(\UART0|cenState.00001~q ),
	.datab(gnd),
	.datac(\UART0|nCmdTx~1_combout ),
	.datad(\UART0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector44~0 .lut_mask = 16'hA0F5;
defparam \UART0|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N19
dffeas \UART0|nCmdTx[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|nCmdTx[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|nCmdTx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|nCmdTx[0] .is_wysiwyg = "true";
defparam \UART0|nCmdTx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N28
fiftyfivenm_lcell_comb \UART0|Selector53~1 (
// Equation(s):
// \UART0|Selector53~1_combout  = (\UART0|CmdTx [0] & ((\UART0|Equal0~0_combout ) # ((\UART0|RxUM0|Cmd [0] & \UART0|Selector53~0_combout )))) # (!\UART0|CmdTx [0] & (((\UART0|RxUM0|Cmd [0] & \UART0|Selector53~0_combout ))))

	.dataa(\UART0|CmdTx [0]),
	.datab(\UART0|Equal0~0_combout ),
	.datac(\UART0|RxUM0|Cmd [0]),
	.datad(\UART0|Selector53~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector53~1 .lut_mask = 16'hF888;
defparam \UART0|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N30
fiftyfivenm_lcell_comb \UART0|Selector53~2 (
// Equation(s):
// \UART0|Selector53~2_combout  = (\UART0|cenState.00000~q  & (\UART0|nCmdTx [0] & (\UART0|Selector50~0_combout ))) # (!\UART0|cenState.00000~q  & ((\UART0|Selector53~1_combout ) # ((\UART0|nCmdTx [0] & \UART0|Selector50~0_combout ))))

	.dataa(\UART0|cenState.00000~q ),
	.datab(\UART0|nCmdTx [0]),
	.datac(\UART0|Selector50~0_combout ),
	.datad(\UART0|Selector53~1_combout ),
	.cin(gnd),
	.combout(\UART0|Selector53~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector53~2 .lut_mask = 16'hD5C0;
defparam \UART0|Selector53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N31
dffeas \UART0|CmdTx[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector53~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CmdTx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CmdTx[0] .is_wysiwyg = "true";
defparam \UART0|CmdTx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|StopSig~0 (
// Equation(s):
// \UART0|TxUM0|StopSig~0_combout  = (!\UART0|CmdTx [3] & ((\UART0|CmdTx [2]) # ((\UART0|CmdTx [0]) # (!\UART0|CmdTx [1]))))

	.dataa(\UART0|CmdTx [2]),
	.datab(\UART0|CmdTx [1]),
	.datac(\UART0|CmdTx [3]),
	.datad(\UART0|CmdTx [0]),
	.cin(gnd),
	.combout(\UART0|TxUM0|StopSig~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|StopSig~0 .lut_mask = 16'h0F0B;
defparam \UART0|TxUM0|StopSig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N27
dffeas \UART0|TxUM0|StartSig (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|StopSig~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|StopSig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|StartSig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|StartSig .is_wysiwyg = "true";
defparam \UART0|TxUM0|StartSig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector9~0 (
// Equation(s):
// \UART0|TxUM0|Selector9~0_combout  = (\UART0|TxUM0|StartSig~q  & (!\UART0|TxUM0|TrBr.0000~q  & !\UART0|TxUM0|IDSig~q ))

	.dataa(\UART0|TxUM0|StartSig~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|TrBr.0000~q ),
	.datad(\UART0|TxUM0|IDSig~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector9~0 .lut_mask = 16'h000A;
defparam \UART0|TxUM0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \UART0|TxUM0|TrBr.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TrBr.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.0011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|TrBr.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector50~0 (
// Equation(s):
// \UART0|TxUM0|Selector50~0_combout  = (\UART0|TxUM0|TrBr.0011~q  & !\UART0|TxUM0|Startstate.0000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|TrBr.0011~q ),
	.datad(\UART0|TxUM0|Startstate.0000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector50~0 .lut_mask = 16'h00F0;
defparam \UART0|TxUM0|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N1
dffeas \UART0|TxUM0|Startstate.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Startstate.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Startstate.0001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Startstate.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector51~0 (
// Equation(s):
// \UART0|TxUM0|Selector51~0_combout  = (\UART0|TxUM0|Startstate.0001~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Startstate.0010~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Startstate.0001~q ),
	.datac(\UART0|TxUM0|Startstate.0010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector51~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N23
dffeas \UART0|TxUM0|Startstate.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Startstate.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Startstate.0010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Startstate.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector56~0 (
// Equation(s):
// \UART0|TxUM0|Selector56~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Startstate.0010~q )

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|Startstate.0010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector56~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N3
dffeas \UART0|TxUM0|Startstate.1000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Startstate.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Startstate.1000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Startstate.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector57~0 (
// Equation(s):
// \UART0|TxUM0|Selector57~0_combout  = (\UART0|TxUM0|Startstate.1000~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Startstate.1001~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Startstate.1000~q ),
	.datac(\UART0|TxUM0|Startstate.1001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector57~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N9
dffeas \UART0|TxUM0|Startstate.1001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Startstate.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Startstate.1001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Startstate.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector52~0 (
// Equation(s):
// \UART0|TxUM0|Selector52~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Startstate.1001~q )

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|Startstate.1001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector52~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N21
dffeas \UART0|TxUM0|Startstate.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Startstate.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Startstate.0011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Startstate.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector53~0 (
// Equation(s):
// \UART0|TxUM0|Selector53~0_combout  = (\UART0|TxUM0|Startstate.0011~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Startstate.0100~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Startstate.0011~q ),
	.datac(\UART0|TxUM0|Startstate.0100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector53~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N17
dffeas \UART0|TxUM0|Startstate.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Startstate.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Startstate.0100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Startstate.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector54~0 (
// Equation(s):
// \UART0|TxUM0|Selector54~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Startstate.0100~q )

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Startstate.0100~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector54~0 .lut_mask = 16'h8888;
defparam \UART0|TxUM0|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N27
dffeas \UART0|TxUM0|Startstate.0101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Startstate.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Startstate.0101 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Startstate.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector55~0 (
// Equation(s):
// \UART0|TxUM0|Selector55~0_combout  = (\UART0|TxUM0|Startstate.0101~q ) # ((\UART0|TxUM0|Startstate.0110~q  & !\UART0|TxUM0|BytePinger~combout ))

	.dataa(\UART0|TxUM0|Startstate.0101~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|Startstate.0110~q ),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector55~0 .lut_mask = 16'hAAFA;
defparam \UART0|TxUM0|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N7
dffeas \UART0|TxUM0|Startstate.0110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Startstate.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Startstate.0110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Startstate.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector49~0 (
// Equation(s):
// \UART0|TxUM0|Selector49~0_combout  = (\UART0|TxUM0|BytePinger~combout  & (!\UART0|TxUM0|Startstate.0110~q  & ((\UART0|TxUM0|TrBr.0011~q ) # (\UART0|TxUM0|Startstate.0000~q )))) # (!\UART0|TxUM0|BytePinger~combout  & ((\UART0|TxUM0|TrBr.0011~q ) # 
// ((\UART0|TxUM0|Startstate.0000~q ))))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|TrBr.0011~q ),
	.datac(\UART0|TxUM0|Startstate.0000~q ),
	.datad(\UART0|TxUM0|Startstate.0110~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector49~0 .lut_mask = 16'h54FC;
defparam \UART0|TxUM0|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N25
dffeas \UART0|TxUM0|Startstate.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Startstate.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Startstate.0000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Startstate.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector40~0 (
// Equation(s):
// \UART0|TxUM0|Selector40~0_combout  = (\UART0|TxUM0|SigStart~q  & (((\UART0|TxUM0|Startstate.0000~q ) # (\UART0|TxUM0|Startstate.0110~q )))) # (!\UART0|TxUM0|SigStart~q  & (\UART0|TxUM0|BytePinger~combout  & ((\UART0|TxUM0|Startstate.0110~q ))))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Startstate.0000~q ),
	.datac(\UART0|TxUM0|SigStart~q ),
	.datad(\UART0|TxUM0|Startstate.0110~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector40~0 .lut_mask = 16'hFAC0;
defparam \UART0|TxUM0|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N15
dffeas \UART0|TxUM0|SigStart (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SigStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SigStart .is_wysiwyg = "true";
defparam \UART0|TxUM0|SigStart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector3~0 (
// Equation(s):
// \UART0|TxUM0|Selector3~0_combout  = (\UART0|CmdTx [2] & (!\UART0|CmdTx [1] & \UART0|CmdTx [0]))

	.dataa(\UART0|CmdTx [2]),
	.datab(gnd),
	.datac(\UART0|CmdTx [1]),
	.datad(\UART0|CmdTx [0]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector3~0 .lut_mask = 16'h0A00;
defparam \UART0|TxUM0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N25
dffeas \UART0|TxUM0|PPRSig (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|StopSig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRSig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRSig .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRSig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector5~0 (
// Equation(s):
// \UART0|TxUM0|Selector5~0_combout  = (\UART0|CmdTx [2] & (\UART0|CmdTx [1] & \UART0|CmdTx [0]))

	.dataa(\UART0|CmdTx [2]),
	.datab(gnd),
	.datac(\UART0|CmdTx [1]),
	.datad(\UART0|CmdTx [0]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector5~0 .lut_mask = 16'hA000;
defparam \UART0|TxUM0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N19
dffeas \UART0|TxUM0|TempSig (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|StopSig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempSig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempSig .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempSig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector2~0 (
// Equation(s):
// \UART0|TxUM0|Selector2~0_combout  = (\UART0|CmdTx [2] & (!\UART0|CmdTx [1] & !\UART0|CmdTx [0]))

	.dataa(\UART0|CmdTx [2]),
	.datab(gnd),
	.datac(\UART0|CmdTx [1]),
	.datad(\UART0|CmdTx [0]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector2~0 .lut_mask = 16'h000A;
defparam \UART0|TxUM0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N29
dffeas \UART0|TxUM0|SendSig (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|StopSig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendSig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendSig .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendSig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector15~0 (
// Equation(s):
// \UART0|TxUM0|Selector15~0_combout  = (!\UART0|TxUM0|StartSig~q  & (!\UART0|TxUM0|SendSig~q  & (!\UART0|TxUM0|TrBr.0000~q  & !\UART0|TxUM0|IDSig~q )))

	.dataa(\UART0|TxUM0|StartSig~q ),
	.datab(\UART0|TxUM0|SendSig~q ),
	.datac(\UART0|TxUM0|TrBr.0000~q ),
	.datad(\UART0|TxUM0|IDSig~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector15~0 .lut_mask = 16'h0001;
defparam \UART0|TxUM0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector15~1 (
// Equation(s):
// \UART0|TxUM0|Selector15~1_combout  = (\UART0|TxUM0|TrBr.0000~q  & \UART0|TxUM0|TrBr.1111~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|TrBr.0000~q ),
	.datad(\UART0|TxUM0|TrBr.1111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector15~1 .lut_mask = 16'hF000;
defparam \UART0|TxUM0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector15~2 (
// Equation(s):
// \UART0|TxUM0|Selector15~2_combout  = (\UART0|TxUM0|Selector15~1_combout ) # ((!\UART0|TxUM0|PPRSig~q  & (!\UART0|TxUM0|TempSig~q  & \UART0|TxUM0|Selector15~0_combout )))

	.dataa(\UART0|TxUM0|PPRSig~q ),
	.datab(\UART0|TxUM0|TempSig~q ),
	.datac(\UART0|TxUM0|Selector15~0_combout ),
	.datad(\UART0|TxUM0|Selector15~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector15~2 .lut_mask = 16'hFF10;
defparam \UART0|TxUM0|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector4~0 (
// Equation(s):
// \UART0|TxUM0|Selector4~0_combout  = (\UART0|CmdTx [2] & (\UART0|CmdTx [1] & !\UART0|CmdTx [0]))

	.dataa(\UART0|CmdTx [2]),
	.datab(gnd),
	.datac(\UART0|CmdTx [1]),
	.datad(\UART0|CmdTx [0]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector4~0 .lut_mask = 16'h00A0;
defparam \UART0|TxUM0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N7
dffeas \UART0|TxUM0|StopSig (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|StopSig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|StopSig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|StopSig .is_wysiwyg = "true";
defparam \UART0|TxUM0|StopSig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector15~3 (
// Equation(s):
// \UART0|TxUM0|Selector15~3_combout  = (\UART0|TxUM0|Selector15~2_combout  & (!\UART0|TxUM0|Selector14~0_combout  & ((\UART0|TxUM0|TrBr.1111~q ) # (!\UART0|TxUM0|StopSig~q ))))

	.dataa(\UART0|TxUM0|Selector15~2_combout ),
	.datab(\UART0|TxUM0|StopSig~q ),
	.datac(\UART0|TxUM0|Selector14~0_combout ),
	.datad(\UART0|TxUM0|TrBr.1111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector15~3 .lut_mask = 16'h0A02;
defparam \UART0|TxUM0|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector15~4 (
// Equation(s):
// \UART0|TxUM0|Selector15~4_combout  = (!\UART0|TxUM0|TrBr.1110~q  & ((\UART0|TxUM0|TrBr.1111~q  & ((\UART0|TxUM0|Selector15~3_combout ))) # (!\UART0|TxUM0|TrBr.1111~q  & (\UART0|TxUM0|TrBr.0000~q  & !\UART0|TxUM0|Selector15~3_combout ))))

	.dataa(\UART0|TxUM0|TrBr.1110~q ),
	.datab(\UART0|TxUM0|TrBr.0000~q ),
	.datac(\UART0|TxUM0|TrBr.1111~q ),
	.datad(\UART0|TxUM0|Selector15~3_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector15~4 .lut_mask = 16'h5004;
defparam \UART0|TxUM0|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N7
dffeas \UART0|TxUM0|TrBr.1111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TrBr.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.1111 .is_wysiwyg = "true";
defparam \UART0|TxUM0|TrBr.1111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector16~0 (
// Equation(s):
// \UART0|TxUM0|Selector16~0_combout  = (\UART0|TxUM0|IDstate.1110~q  & (((\UART0|TxUM0|SigID~q ) # (\UART0|TxUM0|BytePinger~combout )))) # (!\UART0|TxUM0|IDstate.1110~q  & (\UART0|TxUM0|IDstate.0000~q  & (\UART0|TxUM0|SigID~q )))

	.dataa(\UART0|TxUM0|IDstate.1110~q ),
	.datab(\UART0|TxUM0|IDstate.0000~q ),
	.datac(\UART0|TxUM0|SigID~q ),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector16~0 .lut_mask = 16'hEAE0;
defparam \UART0|TxUM0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \UART0|TxUM0|SigID (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SigID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SigID .is_wysiwyg = "true";
defparam \UART0|TxUM0|SigID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector13~0 (
// Equation(s):
// \UART0|TxUM0|Selector13~0_combout  = (\UART0|TxUM0|TempSig~q  & (\UART0|TxUM0|Selector15~0_combout  & !\UART0|TxUM0|PPRSig~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TempSig~q ),
	.datac(\UART0|TxUM0|Selector15~0_combout ),
	.datad(\UART0|TxUM0|PPRSig~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector13~0 .lut_mask = 16'h00C0;
defparam \UART0|TxUM0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N3
dffeas \UART0|TxUM0|TrBr.0111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TrBr.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.0111 .is_wysiwyg = "true";
defparam \UART0|TxUM0|TrBr.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector130~0 (
// Equation(s):
// \UART0|TxUM0|Selector130~0_combout  = (\UART0|TxUM0|TrBr.0111~q  & !\UART0|TxUM0|Tempstate.0000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|TrBr.0111~q ),
	.datad(\UART0|TxUM0|Tempstate.0000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector130~0 .lut_mask = 16'h00F0;
defparam \UART0|TxUM0|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N31
dffeas \UART0|TxUM0|Tempstate.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Tempstate.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Tempstate.0001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Tempstate.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector131~0 (
// Equation(s):
// \UART0|TxUM0|Selector131~0_combout  = (\UART0|TxUM0|Tempstate.0001~q ) # ((\UART0|TxUM0|Tempstate.0010~q  & !\UART0|TxUM0|BytePinger~combout ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|Tempstate.0001~q ),
	.datac(\UART0|TxUM0|Tempstate.0010~q ),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector131~0 .lut_mask = 16'hCCFC;
defparam \UART0|TxUM0|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N3
dffeas \UART0|TxUM0|Tempstate.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Tempstate.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Tempstate.0010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Tempstate.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector136~0 (
// Equation(s):
// \UART0|TxUM0|Selector136~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Tempstate.0010~q )

	.dataa(gnd),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|Tempstate.0010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector136~0 .lut_mask = 16'hC0C0;
defparam \UART0|TxUM0|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N23
dffeas \UART0|TxUM0|Tempstate.1000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Tempstate.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Tempstate.1000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Tempstate.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector137~0 (
// Equation(s):
// \UART0|TxUM0|Selector137~0_combout  = (\UART0|TxUM0|Tempstate.1000~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Tempstate.1001~q ))

	.dataa(\UART0|TxUM0|Tempstate.1000~q ),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|Tempstate.1001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector137~0 .lut_mask = 16'hBABA;
defparam \UART0|TxUM0|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N5
dffeas \UART0|TxUM0|Tempstate.1001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector137~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Tempstate.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Tempstate.1001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Tempstate.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector132~0 (
// Equation(s):
// \UART0|TxUM0|Selector132~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Tempstate.1001~q )

	.dataa(gnd),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|Tempstate.1001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector132~0 .lut_mask = 16'hC0C0;
defparam \UART0|TxUM0|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N31
dffeas \UART0|TxUM0|Tempstate.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector132~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Tempstate.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Tempstate.0011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Tempstate.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector133~0 (
// Equation(s):
// \UART0|TxUM0|Selector133~0_combout  = (\UART0|TxUM0|Tempstate.0011~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Tempstate.0100~q ))

	.dataa(\UART0|TxUM0|Tempstate.0011~q ),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|Tempstate.0100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector133~0 .lut_mask = 16'hBABA;
defparam \UART0|TxUM0|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N13
dffeas \UART0|TxUM0|Tempstate.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Tempstate.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Tempstate.0100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Tempstate.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector134~0 (
// Equation(s):
// \UART0|TxUM0|Selector134~0_combout  = (\UART0|TxUM0|Tempstate.0100~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|Tempstate.0100~q ),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector134~0 .lut_mask = 16'h8888;
defparam \UART0|TxUM0|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N1
dffeas \UART0|TxUM0|Tempstate.0101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector134~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Tempstate.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Tempstate.0101 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Tempstate.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector135~0 (
// Equation(s):
// \UART0|TxUM0|Selector135~0_combout  = (\UART0|TxUM0|Tempstate.0101~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Tempstate.0110~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|Tempstate.0110~q ),
	.datad(\UART0|TxUM0|Tempstate.0101~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector135~0 .lut_mask = 16'hFF30;
defparam \UART0|TxUM0|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N25
dffeas \UART0|TxUM0|Tempstate.0110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector135~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Tempstate.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Tempstate.0110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Tempstate.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector129~0 (
// Equation(s):
// \UART0|TxUM0|Selector129~0_combout  = (\UART0|TxUM0|BytePinger~combout  & (!\UART0|TxUM0|Tempstate.0110~q  & ((\UART0|TxUM0|TrBr.0111~q ) # (\UART0|TxUM0|Tempstate.0000~q )))) # (!\UART0|TxUM0|BytePinger~combout  & ((\UART0|TxUM0|TrBr.0111~q ) # 
// ((\UART0|TxUM0|Tempstate.0000~q ))))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|TrBr.0111~q ),
	.datac(\UART0|TxUM0|Tempstate.0000~q ),
	.datad(\UART0|TxUM0|Tempstate.0110~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector129~0 .lut_mask = 16'h54FC;
defparam \UART0|TxUM0|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \UART0|TxUM0|Tempstate.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Tempstate.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Tempstate.0000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Tempstate.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector120~0 (
// Equation(s):
// \UART0|TxUM0|Selector120~0_combout  = (\UART0|TxUM0|SigTemp~q  & (((\UART0|TxUM0|Tempstate.0000~q ) # (\UART0|TxUM0|Tempstate.0110~q )))) # (!\UART0|TxUM0|SigTemp~q  & (\UART0|TxUM0|BytePinger~combout  & ((\UART0|TxUM0|Tempstate.0110~q ))))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Tempstate.0000~q ),
	.datac(\UART0|TxUM0|SigTemp~q ),
	.datad(\UART0|TxUM0|Tempstate.0110~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector120~0 .lut_mask = 16'hFAC0;
defparam \UART0|TxUM0|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N7
dffeas \UART0|TxUM0|SigTemp (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SigTemp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SigTemp .is_wysiwyg = "true";
defparam \UART0|TxUM0|SigTemp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector12~0 (
// Equation(s):
// \UART0|TxUM0|Selector12~0_combout  = (!\UART0|TxUM0|PPRSig~q  & (!\UART0|TxUM0|TempSig~q  & (\UART0|TxUM0|Selector15~0_combout  & \UART0|TxUM0|StopSig~q )))

	.dataa(\UART0|TxUM0|PPRSig~q ),
	.datab(\UART0|TxUM0|TempSig~q ),
	.datac(\UART0|TxUM0|Selector15~0_combout ),
	.datad(\UART0|TxUM0|StopSig~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector12~0 .lut_mask = 16'h1000;
defparam \UART0|TxUM0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \UART0|TxUM0|TrBr.0110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TrBr.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.0110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|TrBr.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector116~0 (
// Equation(s):
// \UART0|TxUM0|Selector116~0_combout  = (\UART0|TxUM0|TrBr.0110~q  & !\UART0|TxUM0|Stopstate.0000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|TrBr.0110~q ),
	.datad(\UART0|TxUM0|Stopstate.0000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector116~0 .lut_mask = 16'h00F0;
defparam \UART0|TxUM0|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N5
dffeas \UART0|TxUM0|Stopstate.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Stopstate.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Stopstate.0001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Stopstate.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Stopstate~15 (
// Equation(s):
// \UART0|TxUM0|Stopstate~15_combout  = (\UART0|TxUM0|Stopstate.0011~q ) # (\UART0|TxUM0|Stopstate.0001~q )

	.dataa(gnd),
	.datab(\UART0|TxUM0|Stopstate.0011~q ),
	.datac(\UART0|TxUM0|Stopstate.0001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Stopstate~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Stopstate~15 .lut_mask = 16'hFCFC;
defparam \UART0|TxUM0|Stopstate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector117~0 (
// Equation(s):
// \UART0|TxUM0|Selector117~0_combout  = (\UART0|TxUM0|Stopstate~15_combout ) # ((\UART0|TxUM0|Stopstate.0000~q  & (\UART0|TxUM0|BytePinger~combout )) # (!\UART0|TxUM0|Stopstate.0000~q  & ((\UART0|TxUM0|TrBr.0110~q ))))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Stopstate.0000~q ),
	.datac(\UART0|TxUM0|TrBr.0110~q ),
	.datad(\UART0|TxUM0|Stopstate~15_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector117~0 .lut_mask = 16'hFFB8;
defparam \UART0|TxUM0|Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector117~1 (
// Equation(s):
// \UART0|TxUM0|Selector117~1_combout  = (\UART0|TxUM0|Selector117~0_combout  & (\UART0|TxUM0|Stopstate.0001~q  & ((!\UART0|TxUM0|Stopstate.0011~q )))) # (!\UART0|TxUM0|Selector117~0_combout  & ((\UART0|TxUM0|Stopstate.0010~q ) # 
// ((\UART0|TxUM0|Stopstate.0001~q  & !\UART0|TxUM0|Stopstate.0011~q ))))

	.dataa(\UART0|TxUM0|Selector117~0_combout ),
	.datab(\UART0|TxUM0|Stopstate.0001~q ),
	.datac(\UART0|TxUM0|Stopstate.0010~q ),
	.datad(\UART0|TxUM0|Stopstate.0011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector117~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector117~1 .lut_mask = 16'h50DC;
defparam \UART0|TxUM0|Selector117~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \UART0|TxUM0|Stopstate.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector117~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Stopstate.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Stopstate.0010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Stopstate.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Stopstate.0100~0 (
// Equation(s):
// \UART0|TxUM0|Stopstate.0100~0_combout  = (\UART0|TxUM0|Stopstate.0011~q ) # ((!\UART0|TxUM0|Selector117~0_combout  & \UART0|TxUM0|Stopstate.0100~q ))

	.dataa(\UART0|TxUM0|Selector117~0_combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|Stopstate.0100~q ),
	.datad(\UART0|TxUM0|Stopstate.0011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Stopstate.0100~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Stopstate.0100~0 .lut_mask = 16'hFF50;
defparam \UART0|TxUM0|Stopstate.0100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N1
dffeas \UART0|TxUM0|Stopstate.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Stopstate.0100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Stopstate.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Stopstate.0100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Stopstate.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector118~0 (
// Equation(s):
// \UART0|TxUM0|Selector118~0_combout  = (\UART0|TxUM0|Stopstate.0010~q  & (\UART0|TxUM0|BytePinger~combout  & !\UART0|TxUM0|Stopstate.0100~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|Stopstate.0010~q ),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(\UART0|TxUM0|Stopstate.0100~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector118~0 .lut_mask = 16'h00C0;
defparam \UART0|TxUM0|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N3
dffeas \UART0|TxUM0|Stopstate.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Stopstate.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Stopstate.0011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Stopstate.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Stopstate.0000~9 (
// Equation(s):
// \UART0|TxUM0|Stopstate.0000~9_combout  = (\UART0|TxUM0|TrBr.0110~q ) # ((\UART0|TxUM0|Stopstate.0011~q ) # ((\UART0|TxUM0|Stopstate.0001~q ) # (\UART0|TxUM0|Stopstate.0000~q )))

	.dataa(\UART0|TxUM0|TrBr.0110~q ),
	.datab(\UART0|TxUM0|Stopstate.0011~q ),
	.datac(\UART0|TxUM0|Stopstate.0001~q ),
	.datad(\UART0|TxUM0|Stopstate.0000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Stopstate.0000~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Stopstate.0000~9 .lut_mask = 16'hFFFE;
defparam \UART0|TxUM0|Stopstate.0000~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Stopstate.0000~8 (
// Equation(s):
// \UART0|TxUM0|Stopstate.0000~8_combout  = (\UART0|TxUM0|BytePinger~combout  & (!\UART0|TxUM0|Stopstate.0100~q  & ((\UART0|TxUM0|Stopstate.0000~9_combout ) # (\UART0|TxUM0|Stopstate.0010~q )))) # (!\UART0|TxUM0|BytePinger~combout  & 
// (\UART0|TxUM0|Stopstate.0000~9_combout ))

	.dataa(\UART0|TxUM0|Stopstate.0000~9_combout ),
	.datab(\UART0|TxUM0|Stopstate.0010~q ),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(\UART0|TxUM0|Stopstate.0100~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Stopstate.0000~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Stopstate.0000~8 .lut_mask = 16'h0AEA;
defparam \UART0|TxUM0|Stopstate.0000~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N17
dffeas \UART0|TxUM0|Stopstate.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Stopstate.0000~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Stopstate.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Stopstate.0000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Stopstate.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector106~0 (
// Equation(s):
// \UART0|TxUM0|Selector106~0_combout  = (\UART0|TxUM0|SigStop~q  & (((\UART0|TxUM0|Stopstate.0000~q ) # (\UART0|TxUM0|Stopstate.0100~q )))) # (!\UART0|TxUM0|SigStop~q  & (\UART0|TxUM0|BytePinger~combout  & ((\UART0|TxUM0|Stopstate.0100~q ))))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Stopstate.0000~q ),
	.datac(\UART0|TxUM0|SigStop~q ),
	.datad(\UART0|TxUM0|Stopstate.0100~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector106~0 .lut_mask = 16'hFAC0;
defparam \UART0|TxUM0|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N21
dffeas \UART0|TxUM0|SigStop (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SigStop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SigStop .is_wysiwyg = "true";
defparam \UART0|TxUM0|SigStop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector11~0 (
// Equation(s):
// \UART0|TxUM0|Selector11~0_combout  = (\UART0|TxUM0|PPRSig~q  & \UART0|TxUM0|Selector15~0_combout )

	.dataa(gnd),
	.datab(\UART0|TxUM0|PPRSig~q ),
	.datac(\UART0|TxUM0|Selector15~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector11~0 .lut_mask = 16'hC0C0;
defparam \UART0|TxUM0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N15
dffeas \UART0|TxUM0|TrBr.0101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TrBr.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.0101 .is_wysiwyg = "true";
defparam \UART0|TxUM0|TrBr.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector68~0 (
// Equation(s):
// \UART0|TxUM0|Selector68~0_combout  = (\UART0|TxUM0|TrBr.0101~q  & !\UART0|TxUM0|PPRstate.00000~q )

	.dataa(\UART0|TxUM0|TrBr.0101~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|PPRstate.00000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector68~0 .lut_mask = 16'h0A0A;
defparam \UART0|TxUM0|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N3
dffeas \UART0|TxUM0|PPRstate.00001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.00001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector69~0 (
// Equation(s):
// \UART0|TxUM0|Selector69~0_combout  = (\UART0|TxUM0|PPRstate.00001~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.00010~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|PPRstate.00001~q ),
	.datac(\UART0|TxUM0|PPRstate.00010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector69~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N7
dffeas \UART0|TxUM0|PPRstate.00010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.00010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector70~0 (
// Equation(s):
// \UART0|TxUM0|Selector70~0_combout  = (\UART0|TxUM0|PPRstate.00010~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|PPRstate.00010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector70~0 .lut_mask = 16'hAA00;
defparam \UART0|TxUM0|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N5
dffeas \UART0|TxUM0|PPRstate.00011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.00011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.00011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.00011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector71~0 (
// Equation(s):
// \UART0|TxUM0|Selector71~0_combout  = (\UART0|TxUM0|PPRstate.00011~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.00100~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(\UART0|TxUM0|PPRstate.00100~q ),
	.datad(\UART0|TxUM0|PPRstate.00011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector71~0 .lut_mask = 16'hFF30;
defparam \UART0|TxUM0|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N25
dffeas \UART0|TxUM0|PPRstate.00100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.00100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.00100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector72~0 (
// Equation(s):
// \UART0|TxUM0|Selector72~0_combout  = (\UART0|TxUM0|PPRstate.00100~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|PPRstate.00100~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector72~0 .lut_mask = 16'hAA00;
defparam \UART0|TxUM0|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N9
dffeas \UART0|TxUM0|PPRstate.00101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.00101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.00101 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.00101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector73~0 (
// Equation(s):
// \UART0|TxUM0|Selector73~0_combout  = (\UART0|TxUM0|PPRstate.00101~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.00110~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|PPRstate.00101~q ),
	.datac(\UART0|TxUM0|PPRstate.00110~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector73~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N21
dffeas \UART0|TxUM0|PPRstate.00110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.00110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.00110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.00110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector74~0 (
// Equation(s):
// \UART0|TxUM0|Selector74~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.00110~q )

	.dataa(gnd),
	.datab(\UART0|TxUM0|BytePinger~combout ),
	.datac(gnd),
	.datad(\UART0|TxUM0|PPRstate.00110~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector74~0 .lut_mask = 16'hCC00;
defparam \UART0|TxUM0|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N7
dffeas \UART0|TxUM0|PPRstate.00111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.00111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.00111 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.00111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector75~0 (
// Equation(s):
// \UART0|TxUM0|Selector75~0_combout  = (\UART0|TxUM0|PPRstate.00111~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.01000~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|PPRstate.01000~q ),
	.datad(\UART0|TxUM0|PPRstate.00111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector75~0 .lut_mask = 16'hFF50;
defparam \UART0|TxUM0|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N11
dffeas \UART0|TxUM0|PPRstate.01000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.01000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.01000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.01000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector76~0 (
// Equation(s):
// \UART0|TxUM0|Selector76~0_combout  = (\UART0|TxUM0|PPRstate.01000~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|PPRstate.01000~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector76~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N7
dffeas \UART0|TxUM0|PPRstate.01001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.01001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.01001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.01001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector77~0 (
// Equation(s):
// \UART0|TxUM0|Selector77~0_combout  = (\UART0|TxUM0|PPRstate.01001~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.01010~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|PPRstate.01010~q ),
	.datad(\UART0|TxUM0|PPRstate.01001~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector77~0 .lut_mask = 16'hFF50;
defparam \UART0|TxUM0|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N13
dffeas \UART0|TxUM0|PPRstate.01010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.01010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.01010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.01010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector78~0 (
// Equation(s):
// \UART0|TxUM0|Selector78~0_combout  = (\UART0|TxUM0|PPRstate.01010~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|PPRstate.01010~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector78~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N9
dffeas \UART0|TxUM0|PPRstate.01011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.01011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.01011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.01011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector79~0 (
// Equation(s):
// \UART0|TxUM0|Selector79~0_combout  = (\UART0|TxUM0|PPRstate.01011~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.01100~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|PPRstate.01011~q ),
	.datac(\UART0|TxUM0|PPRstate.01100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector79~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N31
dffeas \UART0|TxUM0|PPRstate.01100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.01100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.01100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.01100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector80~0 (
// Equation(s):
// \UART0|TxUM0|Selector80~0_combout  = (\UART0|TxUM0|PPRstate.01100~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|PPRstate.01100~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector80~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N17
dffeas \UART0|TxUM0|PPRstate.01101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.01101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.01101 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.01101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector81~0 (
// Equation(s):
// \UART0|TxUM0|Selector81~0_combout  = (\UART0|TxUM0|PPRstate.01101~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.01110~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|PPRstate.01101~q ),
	.datac(\UART0|TxUM0|PPRstate.01110~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector81~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N27
dffeas \UART0|TxUM0|PPRstate.01110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.01110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.01110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.01110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector82~0 (
// Equation(s):
// \UART0|TxUM0|Selector82~0_combout  = (\UART0|TxUM0|PPRstate.01110~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|PPRstate.01110~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector82~0 .lut_mask = 16'hAA00;
defparam \UART0|TxUM0|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N29
dffeas \UART0|TxUM0|PPRstate.01111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.01111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.01111 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.01111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector83~0 (
// Equation(s):
// \UART0|TxUM0|Selector83~0_combout  = (\UART0|TxUM0|PPRstate.01111~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.10000~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|PPRstate.10000~q ),
	.datad(\UART0|TxUM0|PPRstate.01111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector83~0 .lut_mask = 16'hFF50;
defparam \UART0|TxUM0|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N25
dffeas \UART0|TxUM0|PPRstate.10000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.10000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.10000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.10000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector84~0 (
// Equation(s):
// \UART0|TxUM0|Selector84~0_combout  = (\UART0|TxUM0|PPRstate.10000~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(gnd),
	.datab(\UART0|TxUM0|PPRstate.10000~q ),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector84~0 .lut_mask = 16'hC0C0;
defparam \UART0|TxUM0|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N3
dffeas \UART0|TxUM0|PPRstate.10001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.10001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.10001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.10001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector85~0 (
// Equation(s):
// \UART0|TxUM0|Selector85~0_combout  = (\UART0|TxUM0|PPRstate.10001~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.10010~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|PPRstate.10001~q ),
	.datac(\UART0|TxUM0|PPRstate.10010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector85~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N19
dffeas \UART0|TxUM0|PPRstate.10010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.10010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.10010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.10010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector86~0 (
// Equation(s):
// \UART0|TxUM0|Selector86~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.10010~q )

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|PPRstate.10010~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector86~0 .lut_mask = 16'hAA00;
defparam \UART0|TxUM0|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N9
dffeas \UART0|TxUM0|PPRstate.10011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.10011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.10011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.10011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector87~0 (
// Equation(s):
// \UART0|TxUM0|Selector87~0_combout  = (\UART0|TxUM0|PPRstate.10011~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.10100~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|PPRstate.10011~q ),
	.datac(\UART0|TxUM0|PPRstate.10100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector87~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N25
dffeas \UART0|TxUM0|PPRstate.10100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.10100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.10100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.10100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector67~0 (
// Equation(s):
// \UART0|TxUM0|Selector67~0_combout  = (\UART0|TxUM0|BytePinger~combout  & (!\UART0|TxUM0|PPRstate.10100~q  & ((\UART0|TxUM0|PPRstate.00000~q ) # (\UART0|TxUM0|TrBr.0101~q )))) # (!\UART0|TxUM0|BytePinger~combout  & (((\UART0|TxUM0|PPRstate.00000~q ) # 
// (\UART0|TxUM0|TrBr.0101~q ))))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|PPRstate.10100~q ),
	.datac(\UART0|TxUM0|PPRstate.00000~q ),
	.datad(\UART0|TxUM0|TrBr.0101~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector67~0 .lut_mask = 16'h7770;
defparam \UART0|TxUM0|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N23
dffeas \UART0|TxUM0|PPRstate.00000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRstate.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRstate.00000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRstate.00000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector58~0 (
// Equation(s):
// \UART0|TxUM0|Selector58~0_combout  = (\UART0|TxUM0|PPRstate.10100~q  & (((\UART0|TxUM0|SigPPR~q ) # (\UART0|TxUM0|BytePinger~combout )))) # (!\UART0|TxUM0|PPRstate.10100~q  & (\UART0|TxUM0|PPRstate.00000~q  & (\UART0|TxUM0|SigPPR~q )))

	.dataa(\UART0|TxUM0|PPRstate.00000~q ),
	.datab(\UART0|TxUM0|PPRstate.10100~q ),
	.datac(\UART0|TxUM0|SigPPR~q ),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector58~0 .lut_mask = 16'hECE0;
defparam \UART0|TxUM0|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N21
dffeas \UART0|TxUM0|SigPPR (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SigPPR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SigPPR .is_wysiwyg = "true";
defparam \UART0|TxUM0|SigPPR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector10~0 (
// Equation(s):
// \UART0|TxUM0|Selector10~0_combout  = (!\UART0|TxUM0|StartSig~q  & (\UART0|TxUM0|SendSig~q  & (!\UART0|TxUM0|TrBr.0000~q  & !\UART0|TxUM0|IDSig~q )))

	.dataa(\UART0|TxUM0|StartSig~q ),
	.datab(\UART0|TxUM0|SendSig~q ),
	.datac(\UART0|TxUM0|TrBr.0000~q ),
	.datad(\UART0|TxUM0|IDSig~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector10~0 .lut_mask = 16'h0004;
defparam \UART0|TxUM0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N17
dffeas \UART0|TxUM0|TrBr.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TrBr.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.0100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|TrBr.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector97~0 (
// Equation(s):
// \UART0|TxUM0|Selector97~0_combout  = (\UART0|TxUM0|BytePinger~combout  & (!\UART0|TxUM0|Sendstate.1000~q  & ((\UART0|TxUM0|TrBr.0100~q ) # (\UART0|TxUM0|Sendstate.0000~q )))) # (!\UART0|TxUM0|BytePinger~combout  & ((\UART0|TxUM0|TrBr.0100~q ) # 
// ((\UART0|TxUM0|Sendstate.0000~q ))))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|TrBr.0100~q ),
	.datac(\UART0|TxUM0|Sendstate.0000~q ),
	.datad(\UART0|TxUM0|Sendstate.1000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector97~0 .lut_mask = 16'h54FC;
defparam \UART0|TxUM0|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N3
dffeas \UART0|TxUM0|Sendstate.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sendstate.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sendstate.0000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sendstate.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector98~0 (
// Equation(s):
// \UART0|TxUM0|Selector98~0_combout  = (\UART0|TxUM0|TrBr.0100~q  & !\UART0|TxUM0|Sendstate.0000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|TrBr.0100~q ),
	.datad(\UART0|TxUM0|Sendstate.0000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector98~0 .lut_mask = 16'h00F0;
defparam \UART0|TxUM0|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N23
dffeas \UART0|TxUM0|Sendstate.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sendstate.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sendstate.0001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sendstate.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector99~0 (
// Equation(s):
// \UART0|TxUM0|Selector99~0_combout  = (\UART0|TxUM0|Sendstate.0001~q ) # ((\UART0|TxUM0|Sendstate.0010~q  & !\UART0|TxUM0|BytePinger~combout ))

	.dataa(\UART0|TxUM0|Sendstate.0001~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|Sendstate.0010~q ),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector99~0 .lut_mask = 16'hAAFA;
defparam \UART0|TxUM0|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N13
dffeas \UART0|TxUM0|Sendstate.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sendstate.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sendstate.0010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sendstate.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector100~0 (
// Equation(s):
// \UART0|TxUM0|Selector100~0_combout  = (\UART0|TxUM0|Sendstate.0010~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|Sendstate.0010~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector100~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N1
dffeas \UART0|TxUM0|Sendstate.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sendstate.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sendstate.0011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sendstate.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector101~0 (
// Equation(s):
// \UART0|TxUM0|Selector101~0_combout  = (\UART0|TxUM0|Sendstate.0011~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Sendstate.0100~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Sendstate.0011~q ),
	.datac(\UART0|TxUM0|Sendstate.0100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector101~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N11
dffeas \UART0|TxUM0|Sendstate.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sendstate.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sendstate.0100 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sendstate.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector102~0 (
// Equation(s):
// \UART0|TxUM0|Selector102~0_combout  = (\UART0|TxUM0|Sendstate.0100~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|Sendstate.0100~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector102~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \UART0|TxUM0|Sendstate.0101 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sendstate.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sendstate.0101 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sendstate.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector103~0 (
// Equation(s):
// \UART0|TxUM0|Selector103~0_combout  = (\UART0|TxUM0|Sendstate.0101~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Sendstate.0110~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Sendstate.0101~q ),
	.datac(\UART0|TxUM0|Sendstate.0110~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector103~0 .lut_mask = 16'hDCDC;
defparam \UART0|TxUM0|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N31
dffeas \UART0|TxUM0|Sendstate.0110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sendstate.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sendstate.0110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sendstate.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector104~0 (
// Equation(s):
// \UART0|TxUM0|Selector104~0_combout  = (\UART0|TxUM0|Sendstate.0110~q  & \UART0|TxUM0|BytePinger~combout )

	.dataa(\UART0|TxUM0|Sendstate.0110~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector104~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N7
dffeas \UART0|TxUM0|Sendstate.0111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sendstate.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sendstate.0111 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sendstate.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector105~0 (
// Equation(s):
// \UART0|TxUM0|Selector105~0_combout  = (\UART0|TxUM0|Sendstate.0111~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Sendstate.1000~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|Sendstate.1000~q ),
	.datad(\UART0|TxUM0|Sendstate.0111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector105~0 .lut_mask = 16'hFF50;
defparam \UART0|TxUM0|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N21
dffeas \UART0|TxUM0|Sendstate.1000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sendstate.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sendstate.1000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sendstate.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector88~0 (
// Equation(s):
// \UART0|TxUM0|Selector88~0_combout  = (\UART0|TxUM0|Sendstate.1000~q  & ((\UART0|TxUM0|BytePinger~combout ) # ((\UART0|TxUM0|SigSend~q )))) # (!\UART0|TxUM0|Sendstate.1000~q  & (((\UART0|TxUM0|SigSend~q  & \UART0|TxUM0|Sendstate.0000~q ))))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|Sendstate.1000~q ),
	.datac(\UART0|TxUM0|SigSend~q ),
	.datad(\UART0|TxUM0|Sendstate.0000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector88~0 .lut_mask = 16'hF8C8;
defparam \UART0|TxUM0|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N27
dffeas \UART0|TxUM0|SigSend (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SigSend~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SigSend .is_wysiwyg = "true";
defparam \UART0|TxUM0|SigSend .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Add6~0 (
// Equation(s):
// \UART0|TxUM0|Add6~0_combout  = \UART0|TxUM0|SigTemp~q  $ (\UART0|TxUM0|SigStop~q  $ (\UART0|TxUM0|SigPPR~q  $ (\UART0|TxUM0|SigSend~q )))

	.dataa(\UART0|TxUM0|SigTemp~q ),
	.datab(\UART0|TxUM0|SigStop~q ),
	.datac(\UART0|TxUM0|SigPPR~q ),
	.datad(\UART0|TxUM0|SigSend~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Add6~0 .lut_mask = 16'h6996;
defparam \UART0|TxUM0|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector14~0 (
// Equation(s):
// \UART0|TxUM0|Selector14~0_combout  = (\UART0|TxUM0|TrBr.1111~q  & (\UART0|TxUM0|SigStart~q  $ (\UART0|TxUM0|SigID~q  $ (\UART0|TxUM0|Add6~0_combout ))))

	.dataa(\UART0|TxUM0|SigStart~q ),
	.datab(\UART0|TxUM0|TrBr.1111~q ),
	.datac(\UART0|TxUM0|SigID~q ),
	.datad(\UART0|TxUM0|Add6~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector14~0 .lut_mask = 16'h8448;
defparam \UART0|TxUM0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N9
dffeas \UART0|TxUM0|TrBr.1110 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TrBr.1110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.1110 .is_wysiwyg = "true";
defparam \UART0|TxUM0|TrBr.1110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|TrBr.0000~0 (
// Equation(s):
// \UART0|TxUM0|TrBr.0000~0_combout  = (!\UART0|TxUM0|TrBr.1110~q  & ((\UART0|TxUM0|TrBr.0000~q ) # (!\UART0|TxUM0|Selector15~3_combout )))

	.dataa(\UART0|TxUM0|TrBr.1110~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|TrBr.0000~q ),
	.datad(\UART0|TxUM0|Selector15~3_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|TrBr.0000~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.0000~0 .lut_mask = 16'h5055;
defparam \UART0|TxUM0|TrBr.0000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N23
dffeas \UART0|TxUM0|TrBr.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|TrBr.0000~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TrBr.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.0000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|TrBr.0000 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y19_N25
dffeas \UART0|TxUM0|Sending (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|TrBr.0000~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Sending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Sending .is_wysiwyg = "true";
defparam \UART0|TxUM0|Sending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
fiftyfivenm_lcell_comb \UART0|Selector69~0 (
// Equation(s):
// \UART0|Selector69~0_combout  = (!\UART0|TxUM0|Sending~q  & \UART0|cenState.10000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|Sending~q ),
	.datad(\UART0|cenState.10000~q ),
	.cin(gnd),
	.combout(\UART0|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector69~0 .lut_mask = 16'h0F00;
defparam \UART0|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
fiftyfivenm_lcell_comb \UART0|Selector69~2 (
// Equation(s):
// \UART0|Selector69~2_combout  = (\UART0|Selector69~0_combout  & (!\UART0|Selector68~0_combout )) # (!\UART0|Selector69~0_combout  & (((\UART0|SendPhase.001~q  & \UART0|Selector69~1_combout ))))

	.dataa(\UART0|Selector69~0_combout ),
	.datab(\UART0|Selector68~0_combout ),
	.datac(\UART0|SendPhase.001~q ),
	.datad(\UART0|Selector69~1_combout ),
	.cin(gnd),
	.combout(\UART0|Selector69~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector69~2 .lut_mask = 16'h7222;
defparam \UART0|Selector69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N5
dffeas \UART0|SendPhase.001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector69~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|SendPhase.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|SendPhase.001 .is_wysiwyg = "true";
defparam \UART0|SendPhase.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N18
fiftyfivenm_lcell_comb \UART0|Data[0]~16 (
// Equation(s):
// \UART0|Data[0]~16_combout  = (\UART0|SendPhase.000~q  & (((\UART0|Equal2~4_combout  & \UART0|Equal2~7_combout )) # (!\UART0|SendPhase.001~q )))

	.dataa(\UART0|SendPhase.001~q ),
	.datab(\UART0|Equal2~4_combout ),
	.datac(\UART0|SendPhase.000~q ),
	.datad(\UART0|Equal2~7_combout ),
	.cin(gnd),
	.combout(\UART0|Data[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[0]~16 .lut_mask = 16'hD050;
defparam \UART0|Data[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N14
fiftyfivenm_lcell_comb \UART0|Selector8~1 (
// Equation(s):
// \UART0|Selector8~1_combout  = (\UART0|nState.10000~q  & ((\UART0|Selector8~0_combout ) # (!\UART0|Selector6~2_combout )))

	.dataa(\UART0|nState.10000~q ),
	.datab(gnd),
	.datac(\UART0|Selector8~0_combout ),
	.datad(\UART0|Selector6~2_combout ),
	.cin(gnd),
	.combout(\UART0|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector8~1 .lut_mask = 16'hA0AA;
defparam \UART0|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
fiftyfivenm_lcell_comb \UART0|Selector70~0 (
// Equation(s):
// \UART0|Selector70~0_combout  = (!\UART0|RxUM0|Cmd [2] & (\UART0|cenState.00001~q  & \UART0|RxUM0|Cmd [3]))

	.dataa(\UART0|RxUM0|Cmd [2]),
	.datab(gnd),
	.datac(\UART0|cenState.00001~q ),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector70~0 .lut_mask = 16'h5000;
defparam \UART0|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N26
fiftyfivenm_lcell_comb \UART0|Selector8~2 (
// Equation(s):
// \UART0|Selector8~2_combout  = (\UART0|Selector8~1_combout ) # ((\UART0|Selector70~0_combout ) # ((!\UART0|Data[0]~16_combout  & \UART0|Selector69~0_combout )))

	.dataa(\UART0|Data[0]~16_combout ),
	.datab(\UART0|Selector69~0_combout ),
	.datac(\UART0|Selector8~1_combout ),
	.datad(\UART0|Selector70~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector8~2 .lut_mask = 16'hFFF4;
defparam \UART0|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N27
dffeas \UART0|nState.10000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|nState.10000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|nState.10000 .is_wysiwyg = "true";
defparam \UART0|nState.10000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N2
fiftyfivenm_lcell_comb \UART0|Selector48~0 (
// Equation(s):
// \UART0|Selector48~0_combout  = (\UART0|nState.10000~q  & ((\UART0|Selector47~0_combout ) # ((\UART0|TxUM0|Sending~q  & \UART0|cenState.10000~q )))) # (!\UART0|nState.10000~q  & (\UART0|TxUM0|Sending~q  & (\UART0|cenState.10000~q )))

	.dataa(\UART0|nState.10000~q ),
	.datab(\UART0|TxUM0|Sending~q ),
	.datac(\UART0|cenState.10000~q ),
	.datad(\UART0|Selector47~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector48~0 .lut_mask = 16'hEAC0;
defparam \UART0|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N3
dffeas \UART0|cenState.10000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|cenState.10000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|cenState.10000 .is_wysiwyg = "true";
defparam \UART0|cenState.10000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
fiftyfivenm_lcell_comb \UART0|nCmdTx~2 (
// Equation(s):
// \UART0|nCmdTx~2_combout  = (\UART0|RxUM0|Cmd [2]) # ((\UART0|RxUM0|Cmd [0] & (\UART0|RxUM0|Cmd [1] & !\UART0|RxUM0|Cmd [3])))

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|nCmdTx~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|nCmdTx~2 .lut_mask = 16'hF0F8;
defparam \UART0|nCmdTx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
fiftyfivenm_lcell_comb \UART0|Selector42~0 (
// Equation(s):
// \UART0|Selector42~0_combout  = (\UART0|cenState.00001~q  & ((\UART0|nCmdTx~2_combout ))) # (!\UART0|cenState.00001~q  & (\UART0|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\UART0|Equal0~0_combout ),
	.datac(\UART0|cenState.00001~q ),
	.datad(\UART0|nCmdTx~2_combout ),
	.cin(gnd),
	.combout(\UART0|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector42~0 .lut_mask = 16'hFC0C;
defparam \UART0|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N29
dffeas \UART0|nCmdTx[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|nCmdTx[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|nCmdTx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|nCmdTx[2] .is_wysiwyg = "true";
defparam \UART0|nCmdTx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
fiftyfivenm_lcell_comb \UART0|Selector51~0 (
// Equation(s):
// \UART0|Selector51~0_combout  = (!\UART0|TxUM0|Sending~q  & ((\UART0|cenState.10000~q ) # ((\UART0|cenState.00010~q  & \UART0|nCmdTx [2]))))

	.dataa(\UART0|cenState.10000~q ),
	.datab(\UART0|cenState.00010~q ),
	.datac(\UART0|TxUM0|Sending~q ),
	.datad(\UART0|nCmdTx [2]),
	.cin(gnd),
	.combout(\UART0|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector51~0 .lut_mask = 16'h0E0A;
defparam \UART0|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
fiftyfivenm_lcell_comb \UART0|Selector51~1 (
// Equation(s):
// \UART0|Selector51~1_combout  = (((\UART0|CmdTx [2]) # (!\UART0|RxUM0|Cmd [0])) # (!\UART0|RxUM0|Cmd [1])) # (!\UART0|RxUM0|Cmd [3])

	.dataa(\UART0|RxUM0|Cmd [3]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [0]),
	.datad(\UART0|CmdTx [2]),
	.cin(gnd),
	.combout(\UART0|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector51~1 .lut_mask = 16'hFF7F;
defparam \UART0|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
fiftyfivenm_lcell_comb \UART0|Selector51~2 (
// Equation(s):
// \UART0|Selector51~2_combout  = (\UART0|Selector51~0_combout ) # ((\UART0|RxUM0|Cmd [2] & (\UART0|Selector51~1_combout  & !\UART0|cenState.00000~q )))

	.dataa(\UART0|RxUM0|Cmd [2]),
	.datab(\UART0|Selector51~0_combout ),
	.datac(\UART0|Selector51~1_combout ),
	.datad(\UART0|cenState.00000~q ),
	.cin(gnd),
	.combout(\UART0|Selector51~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector51~2 .lut_mask = 16'hCCEC;
defparam \UART0|Selector51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N27
dffeas \UART0|CmdTx[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector51~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|CmdTx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|CmdTx[2] .is_wysiwyg = "true";
defparam \UART0|CmdTx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector0~0 (
// Equation(s):
// \UART0|TxUM0|Selector0~0_combout  = (!\UART0|CmdTx [2] & (!\UART0|CmdTx [1] & \UART0|CmdTx [0]))

	.dataa(\UART0|CmdTx [2]),
	.datab(gnd),
	.datac(\UART0|CmdTx [1]),
	.datad(\UART0|CmdTx [0]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector0~0 .lut_mask = 16'h0500;
defparam \UART0|TxUM0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N13
dffeas \UART0|TxUM0|IDSig (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|StopSig~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDSig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDSig .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDSig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector7~0 (
// Equation(s):
// \UART0|TxUM0|Selector7~0_combout  = (\UART0|TxUM0|IDSig~q  & !\UART0|TxUM0|TrBr.0000~q )

	.dataa(\UART0|TxUM0|IDSig~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|TrBr.0000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector7~0 .lut_mask = 16'h0A0A;
defparam \UART0|TxUM0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N21
dffeas \UART0|TxUM0|TrBr.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TrBr.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TrBr.0001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|TrBr.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector25~0 (
// Equation(s):
// \UART0|TxUM0|Selector25~0_combout  = (\UART0|TxUM0|IDstate.1110~q  & (!\UART0|TxUM0|BytePinger~combout  & ((\UART0|TxUM0|TrBr.0001~q ) # (\UART0|TxUM0|IDstate.0000~q )))) # (!\UART0|TxUM0|IDstate.1110~q  & ((\UART0|TxUM0|TrBr.0001~q ) # 
// ((\UART0|TxUM0|IDstate.0000~q ))))

	.dataa(\UART0|TxUM0|IDstate.1110~q ),
	.datab(\UART0|TxUM0|TrBr.0001~q ),
	.datac(\UART0|TxUM0|IDstate.0000~q ),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector25~0 .lut_mask = 16'h54FC;
defparam \UART0|TxUM0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N5
dffeas \UART0|TxUM0|IDstate.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.0000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector26~0 (
// Equation(s):
// \UART0|TxUM0|Selector26~0_combout  = (!\UART0|TxUM0|IDstate.0000~q  & \UART0|TxUM0|TrBr.0001~q )

	.dataa(gnd),
	.datab(\UART0|TxUM0|IDstate.0000~q ),
	.datac(\UART0|TxUM0|TrBr.0001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector26~0 .lut_mask = 16'h3030;
defparam \UART0|TxUM0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N29
dffeas \UART0|TxUM0|IDstate.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.0001 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector27~0 (
// Equation(s):
// \UART0|TxUM0|Selector27~0_combout  = (\UART0|TxUM0|IDstate.0001~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.0010~q ))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|IDstate.0010~q ),
	.datad(\UART0|TxUM0|IDstate.0001~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector27~0 .lut_mask = 16'hFF50;
defparam \UART0|TxUM0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N9
dffeas \UART0|TxUM0|IDstate.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.0010 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector28~0 (
// Equation(s):
// \UART0|TxUM0|Selector28~0_combout  = (\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.0010~q )

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|IDstate.0010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector28~0 .lut_mask = 16'hA0A0;
defparam \UART0|TxUM0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N17
dffeas \UART0|TxUM0|IDstate.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDstate.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDstate.0011 .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDstate.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector23~0 (
// Equation(s):
// \UART0|TxUM0|Selector23~0_combout  = (!\UART0|TxUM0|IDstate.1101~q  & (!\UART0|TxUM0|IDstate.1011~q  & !\UART0|TxUM0|IDstate.1001~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|IDstate.1101~q ),
	.datac(\UART0|TxUM0|IDstate.1011~q ),
	.datad(\UART0|TxUM0|IDstate.1001~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector23~0 .lut_mask = 16'h0003;
defparam \UART0|TxUM0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|WideOr24~0 (
// Equation(s):
// \UART0|TxUM0|WideOr24~0_combout  = (\UART0|TxUM0|Selector23~0_combout  & (!\UART0|TxUM0|IDstate.0101~q  & !\UART0|TxUM0|IDstate.0111~q ))

	.dataa(\UART0|TxUM0|Selector23~0_combout ),
	.datab(gnd),
	.datac(\UART0|TxUM0|IDstate.0101~q ),
	.datad(\UART0|TxUM0|IDstate.0111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|WideOr24~0 .lut_mask = 16'h000A;
defparam \UART0|TxUM0|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|WideOr24 (
// Equation(s):
// \UART0|TxUM0|WideOr24~combout  = (\UART0|TxUM0|IDstate.0011~q ) # ((\UART0|TxUM0|IDstate.0001~q ) # (!\UART0|TxUM0|WideOr24~0_combout ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|IDstate.0011~q ),
	.datac(\UART0|TxUM0|WideOr24~0_combout ),
	.datad(\UART0|TxUM0|IDstate.0001~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|WideOr24 .lut_mask = 16'hFFCF;
defparam \UART0|TxUM0|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N7
dffeas \UART0|TxUM0|IDStart (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|WideOr24~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDStart .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDStart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|sstate.00~0 (
// Equation(s):
// \UART0|TxUM0|sstate.00~0_combout  = (!\UART0|TxUM0|Selector139~5_combout  & (((\UART0|TxUM0|sstate.00~q ) # (\UART0|TxUM0|Selector139~2_combout )) # (!\UART0|TxUM0|Selector139~3_combout )))

	.dataa(\UART0|TxUM0|Selector139~3_combout ),
	.datab(\UART0|TxUM0|Selector139~5_combout ),
	.datac(\UART0|TxUM0|sstate.00~q ),
	.datad(\UART0|TxUM0|Selector139~2_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|sstate.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|sstate.00~0 .lut_mask = 16'h3331;
defparam \UART0|TxUM0|sstate.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N29
dffeas \UART0|TxUM0|sstate.00 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|sstate.00~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|sstate.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|sstate.00 .is_wysiwyg = "true";
defparam \UART0|TxUM0|sstate.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|WideOr34 (
// Equation(s):
// \UART0|TxUM0|WideOr34~combout  = (\UART0|TxUM0|Startstate.1000~q ) # ((\UART0|TxUM0|Startstate.0001~q ) # ((\UART0|TxUM0|Startstate.0101~q ) # (\UART0|TxUM0|Startstate.0011~q )))

	.dataa(\UART0|TxUM0|Startstate.1000~q ),
	.datab(\UART0|TxUM0|Startstate.0001~q ),
	.datac(\UART0|TxUM0|Startstate.0101~q ),
	.datad(\UART0|TxUM0|Startstate.0011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|WideOr34~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|WideOr34 .lut_mask = 16'hFFFE;
defparam \UART0|TxUM0|WideOr34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N5
dffeas \UART0|TxUM0|StartStart (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|WideOr34~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|StartStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|StartStart .is_wysiwyg = "true";
defparam \UART0|TxUM0|StartStart .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N29
dffeas \UART0|TxUM0|StopStart (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Stopstate~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|StopStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|StopStart .is_wysiwyg = "true";
defparam \UART0|TxUM0|StopStart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|WideOr51~0 (
// Equation(s):
// \UART0|TxUM0|WideOr51~0_combout  = (!\UART0|TxUM0|PPRstate.00011~q  & (!\UART0|TxUM0|PPRstate.10001~q  & (!\UART0|TxUM0|PPRstate.10011~q  & !\UART0|TxUM0|PPRstate.00001~q )))

	.dataa(\UART0|TxUM0|PPRstate.00011~q ),
	.datab(\UART0|TxUM0|PPRstate.10001~q ),
	.datac(\UART0|TxUM0|PPRstate.10011~q ),
	.datad(\UART0|TxUM0|PPRstate.00001~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|WideOr51~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|WideOr51~0 .lut_mask = 16'h0001;
defparam \UART0|TxUM0|WideOr51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|WideOr51~1 (
// Equation(s):
// \UART0|TxUM0|WideOr51~1_combout  = (\UART0|TxUM0|PPRstate.01001~q ) # ((\UART0|TxUM0|PPRstate.00101~q ) # ((\UART0|TxUM0|PPRstate.01011~q ) # (\UART0|TxUM0|PPRstate.00111~q )))

	.dataa(\UART0|TxUM0|PPRstate.01001~q ),
	.datab(\UART0|TxUM0|PPRstate.00101~q ),
	.datac(\UART0|TxUM0|PPRstate.01011~q ),
	.datad(\UART0|TxUM0|PPRstate.00111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|WideOr51~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|WideOr51~1 .lut_mask = 16'hFFFE;
defparam \UART0|TxUM0|WideOr51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|WideOr51~2 (
// Equation(s):
// \UART0|TxUM0|WideOr51~2_combout  = ((\UART0|TxUM0|PPRstate.01101~q ) # ((\UART0|TxUM0|WideOr51~1_combout ) # (\UART0|TxUM0|PPRstate.01111~q ))) # (!\UART0|TxUM0|WideOr51~0_combout )

	.dataa(\UART0|TxUM0|WideOr51~0_combout ),
	.datab(\UART0|TxUM0|PPRstate.01101~q ),
	.datac(\UART0|TxUM0|WideOr51~1_combout ),
	.datad(\UART0|TxUM0|PPRstate.01111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|WideOr51~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|WideOr51~2 .lut_mask = 16'hFFFD;
defparam \UART0|TxUM0|WideOr51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y18_N1
dffeas \UART0|TxUM0|PPRStart (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|WideOr51~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRStart .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRStart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|SendData[7]~0 (
// Equation(s):
// \UART0|TxUM0|SendData[7]~0_combout  = (\UART0|TxUM0|Sendstate.0111~q ) # ((\UART0|TxUM0|Sendstate.0011~q ) # ((\UART0|TxUM0|Sendstate.0001~q ) # (\UART0|TxUM0|Sendstate.0101~q )))

	.dataa(\UART0|TxUM0|Sendstate.0111~q ),
	.datab(\UART0|TxUM0|Sendstate.0011~q ),
	.datac(\UART0|TxUM0|Sendstate.0001~q ),
	.datad(\UART0|TxUM0|Sendstate.0101~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|SendData[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|SendData[7]~0 .lut_mask = 16'hFFFE;
defparam \UART0|TxUM0|SendData[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|SendStart~feeder (
// Equation(s):
// \UART0|TxUM0|SendStart~feeder_combout  = \UART0|TxUM0|SendData[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|SendData[7]~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|SendStart~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|SendStart~feeder .lut_mask = 16'hFF00;
defparam \UART0|TxUM0|SendStart~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y21_N9
dffeas \UART0|TxUM0|SendStart (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|SendStart~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendStart .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendStart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|WideOr68 (
// Equation(s):
// \UART0|TxUM0|WideOr68~combout  = (\UART0|TxUM0|Tempstate.1000~q ) # ((\UART0|TxUM0|Tempstate.0101~q ) # ((\UART0|TxUM0|Tempstate.0011~q ) # (\UART0|TxUM0|Tempstate.0001~q )))

	.dataa(\UART0|TxUM0|Tempstate.1000~q ),
	.datab(\UART0|TxUM0|Tempstate.0101~q ),
	.datac(\UART0|TxUM0|Tempstate.0011~q ),
	.datad(\UART0|TxUM0|Tempstate.0001~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|WideOr68~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|WideOr68 .lut_mask = 16'hFFFE;
defparam \UART0|TxUM0|WideOr68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N7
dffeas \UART0|TxUM0|TempStart (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|WideOr68~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempStart .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempStart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Add11~0 (
// Equation(s):
// \UART0|TxUM0|Add11~0_combout  = \UART0|TxUM0|StopStart~q  $ (\UART0|TxUM0|PPRStart~q  $ (\UART0|TxUM0|SendStart~q  $ (\UART0|TxUM0|TempStart~q )))

	.dataa(\UART0|TxUM0|StopStart~q ),
	.datab(\UART0|TxUM0|PPRStart~q ),
	.datac(\UART0|TxUM0|SendStart~q ),
	.datad(\UART0|TxUM0|TempStart~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Add11~0 .lut_mask = 16'h6996;
defparam \UART0|TxUM0|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector139~2 (
// Equation(s):
// \UART0|TxUM0|Selector139~2_combout  = (!\UART0|TxUM0|sstate.00~q  & (\UART0|TxUM0|IDStart~q  $ (\UART0|TxUM0|StartStart~q  $ (\UART0|TxUM0|Add11~0_combout ))))

	.dataa(\UART0|TxUM0|IDStart~q ),
	.datab(\UART0|TxUM0|sstate.00~q ),
	.datac(\UART0|TxUM0|StartStart~q ),
	.datad(\UART0|TxUM0|Add11~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector139~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector139~2 .lut_mask = 16'h2112;
defparam \UART0|TxUM0|Selector139~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector139~4 (
// Equation(s):
// \UART0|TxUM0|Selector139~4_combout  = ((\UART0|TxUM0|Selector139~2_combout ) # ((\UART0|TxUM0|sstate.11~q  & !\UART0|TxUM0|Txer0|Done~q ))) # (!\UART0|TxUM0|Selector139~3_combout )

	.dataa(\UART0|TxUM0|Selector139~3_combout ),
	.datab(\UART0|TxUM0|sstate.11~q ),
	.datac(\UART0|TxUM0|Txer0|Done~q ),
	.datad(\UART0|TxUM0|Selector139~2_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector139~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector139~4 .lut_mask = 16'hFF5D;
defparam \UART0|TxUM0|Selector139~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector141~0 (
// Equation(s):
// \UART0|TxUM0|Selector141~0_combout  = (\UART0|TxUM0|Selector139~4_combout  & (\UART0|TxUM0|Txer0|Done~q  & (\UART0|TxUM0|sstate.10~q ))) # (!\UART0|TxUM0|Selector139~4_combout  & (((\UART0|TxUM0|sstate.11~q ))))

	.dataa(\UART0|TxUM0|Txer0|Done~q ),
	.datab(\UART0|TxUM0|sstate.10~q ),
	.datac(\UART0|TxUM0|sstate.11~q ),
	.datad(\UART0|TxUM0|Selector139~4_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector141~0 .lut_mask = 16'h88F0;
defparam \UART0|TxUM0|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N17
dffeas \UART0|TxUM0|sstate.11 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector141~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|sstate.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|sstate.11 .is_wysiwyg = "true";
defparam \UART0|TxUM0|sstate.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector139~5 (
// Equation(s):
// \UART0|TxUM0|Selector139~5_combout  = (!\UART0|TxUM0|Txer0|Done~q  & \UART0|TxUM0|sstate.11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|Txer0|Done~q ),
	.datad(\UART0|TxUM0|sstate.11~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector139~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector139~5 .lut_mask = 16'h0F00;
defparam \UART0|TxUM0|Selector139~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector140~0 (
// Equation(s):
// \UART0|TxUM0|Selector140~0_combout  = (\UART0|TxUM0|Selector139~4_combout  & (\UART0|TxUM0|sstate.01~q  & (!\UART0|TxUM0|Selector139~5_combout ))) # (!\UART0|TxUM0|Selector139~4_combout  & (((\UART0|TxUM0|sstate.10~q ))))

	.dataa(\UART0|TxUM0|sstate.01~q ),
	.datab(\UART0|TxUM0|Selector139~5_combout ),
	.datac(\UART0|TxUM0|sstate.10~q ),
	.datad(\UART0|TxUM0|Selector139~4_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector140~0 .lut_mask = 16'h22F0;
defparam \UART0|TxUM0|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N19
dffeas \UART0|TxUM0|sstate.10 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector140~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|sstate.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|sstate.10 .is_wysiwyg = "true";
defparam \UART0|TxUM0|sstate.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector139~3 (
// Equation(s):
// \UART0|TxUM0|Selector139~3_combout  = (!\UART0|TxUM0|sstate.01~q  & ((!\UART0|TxUM0|sstate.10~q ) # (!\UART0|TxUM0|Txer0|Done~q )))

	.dataa(\UART0|TxUM0|sstate.01~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|Txer0|Done~q ),
	.datad(\UART0|TxUM0|sstate.10~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector139~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector139~3 .lut_mask = 16'h0555;
defparam \UART0|TxUM0|Selector139~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector139~6 (
// Equation(s):
// \UART0|TxUM0|Selector139~6_combout  = (\UART0|TxUM0|Selector139~3_combout  & (\UART0|TxUM0|Selector139~2_combout  & ((\UART0|TxUM0|Txer0|Done~q ) # (!\UART0|TxUM0|sstate.11~q ))))

	.dataa(\UART0|TxUM0|Selector139~3_combout ),
	.datab(\UART0|TxUM0|sstate.11~q ),
	.datac(\UART0|TxUM0|Txer0|Done~q ),
	.datad(\UART0|TxUM0|Selector139~2_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector139~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector139~6 .lut_mask = 16'hA200;
defparam \UART0|TxUM0|Selector139~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N13
dffeas \UART0|TxUM0|sstate.01 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector139~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|sstate.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|sstate.01 .is_wysiwyg = "true";
defparam \UART0|TxUM0|sstate.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Starter~feeder (
// Equation(s):
// \UART0|TxUM0|Starter~feeder_combout  = \UART0|TxUM0|sstate.01~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|sstate.01~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Starter~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Starter~feeder .lut_mask = 16'hFF00;
defparam \UART0|TxUM0|Starter~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y19_N31
dffeas \UART0|TxUM0|Starter (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Starter~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Starter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Starter .is_wysiwyg = "true";
defparam \UART0|TxUM0|Starter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|StarterDone~1 (
// Equation(s):
// \UART0|TxUM0|Txer0|StarterDone~1_combout  = (\UART0|TxUM0|Starter~q ) # (\UART0|TxUM0|Txer0|StarterDone~q )

	.dataa(\UART0|TxUM0|Starter~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|Txer0|StarterDone~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|StarterDone~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|StarterDone~1 .lut_mask = 16'hFAFA;
defparam \UART0|TxUM0|Txer0|StarterDone~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N19
dffeas \UART0|TxUM0|Txer0|StarterDone (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Txer0|StarterDone~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|Txer0|state.0000~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|StarterDone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|StarterDone .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|StarterDone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Starter~0 (
// Equation(s):
// \UART0|TxUM0|Txer0|Starter~0_combout  = (!\UART0|TxUM0|Txer0|StarterDone~q  & \UART0|TxUM0|Starter~q )

	.dataa(gnd),
	.datab(\UART0|TxUM0|Txer0|StarterDone~q ),
	.datac(\UART0|TxUM0|Starter~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Starter~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Starter~0 .lut_mask = 16'h3030;
defparam \UART0|TxUM0|Txer0|Starter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N13
dffeas \UART0|TxUM0|Txer0|Starter (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Txer0|Starter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART0|TxUM0|Txer0|state.0000~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|Starter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Starter .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|Starter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Selector0~0 (
// Equation(s):
// \UART0|TxUM0|Txer0|Selector0~0_combout  = (\UART0|TxUM0|Txer0|Starter~q  & (((!\UART0|TxUM0|TxMetr0|Equal0~4_combout )) # (!\UART0|TxUM0|Txer0|state.1010~q ))) # (!\UART0|TxUM0|Txer0|Starter~q  & (\UART0|TxUM0|Txer0|state.0000~q  & 
// ((!\UART0|TxUM0|TxMetr0|Equal0~4_combout ) # (!\UART0|TxUM0|Txer0|state.1010~q ))))

	.dataa(\UART0|TxUM0|Txer0|Starter~q ),
	.datab(\UART0|TxUM0|Txer0|state.1010~q ),
	.datac(\UART0|TxUM0|Txer0|state.0000~q ),
	.datad(\UART0|TxUM0|TxMetr0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Selector0~0 .lut_mask = 16'h32FA;
defparam \UART0|TxUM0|Txer0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N15
dffeas \UART0|TxUM0|Txer0|state.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Txer0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|state.0000 .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector123~0 (
// Equation(s):
// \UART0|TxUM0|Selector123~0_combout  = (\UART0|TxUM0|Tempstate.0101~q ) # ((\UART0|TxUM0|Tempstate.0011~q ) # ((!\UART0|TxUM0|Tempstate.1000~q  & !\UART0|TxUM0|Tempstate.0001~q )))

	.dataa(\UART0|TxUM0|Tempstate.1000~q ),
	.datab(\UART0|TxUM0|Tempstate.0101~q ),
	.datac(\UART0|TxUM0|Tempstate.0011~q ),
	.datad(\UART0|TxUM0|Tempstate.0001~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector123~0 .lut_mask = 16'hFCFD;
defparam \UART0|TxUM0|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector123~1 (
// Equation(s):
// \UART0|TxUM0|Selector123~1_combout  = (\UART0|TxUM0|Tempstate.0110~q ) # (\UART0|TxUM0|Selector123~0_combout )

	.dataa(gnd),
	.datab(\UART0|TxUM0|Tempstate.0110~q ),
	.datac(gnd),
	.datad(\UART0|TxUM0|Selector123~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector123~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector123~1 .lut_mask = 16'hFFCC;
defparam \UART0|TxUM0|Selector123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N30
fiftyfivenm_lcell_comb \UART0|MemSlaver~2 (
// Equation(s):
// \UART0|MemSlaver~2_combout  = (\UART0|cenState.00000~q  & (\UART0|RxUM0|Cmd [0] & (!\UART0|RxUM0|Cmd [2] & \UART0|RxUM0|Cmd [3])))

	.dataa(\UART0|cenState.00000~q ),
	.datab(\UART0|RxUM0|Cmd [0]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|MemSlaver~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|MemSlaver~2 .lut_mask = 16'h0800;
defparam \UART0|MemSlaver~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N26
fiftyfivenm_lcell_comb \UART0|MemSlaver[0]~feeder (
// Equation(s):
// \UART0|MemSlaver[0]~feeder_combout  = \UART0|MemSlaver~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|MemSlaver~2_combout ),
	.cin(gnd),
	.combout(\UART0|MemSlaver[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|MemSlaver[0]~feeder .lut_mask = 16'hFF00;
defparam \UART0|MemSlaver[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
fiftyfivenm_lcell_comb \UART0|WideOr1~0 (
// Equation(s):
// \UART0|WideOr1~0_combout  = (\UART0|cenState.00001~q ) # (!\UART0|cenState.00000~q )

	.dataa(\UART0|cenState.00000~q ),
	.datab(gnd),
	.datac(\UART0|cenState.00001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|WideOr1~0 .lut_mask = 16'hF5F5;
defparam \UART0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N27
dffeas \UART0|MemSlaver[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|MemSlaver[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|MemSlaver [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|MemSlaver[0] .is_wysiwyg = "true";
defparam \UART0|MemSlaver[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N20
fiftyfivenm_lcell_comb \UART0|MemSlaver[3]~1 (
// Equation(s):
// \UART0|MemSlaver[3]~1_combout  = (\UART0|cenState.00000~q  & (!\UART0|RxUM0|Cmd [2] & \UART0|RxUM0|Cmd [3]))

	.dataa(\UART0|cenState.00000~q ),
	.datab(gnd),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|MemSlaver[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|MemSlaver[3]~1 .lut_mask = 16'h0A00;
defparam \UART0|MemSlaver[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N16
fiftyfivenm_lcell_comb \UART0|MemSlaver[3]~feeder (
// Equation(s):
// \UART0|MemSlaver[3]~feeder_combout  = \UART0|MemSlaver[3]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|MemSlaver[3]~1_combout ),
	.cin(gnd),
	.combout(\UART0|MemSlaver[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|MemSlaver[3]~feeder .lut_mask = 16'hFF00;
defparam \UART0|MemSlaver[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N17
dffeas \UART0|MemSlaver[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|MemSlaver[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|MemSlaver [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|MemSlaver[3] .is_wysiwyg = "true";
defparam \UART0|MemSlaver[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N20
fiftyfivenm_lcell_comb \SigP|Equal1~0 (
// Equation(s):
// \SigP|Equal1~0_combout  = (\UART0|MemSlaver [0]) # (!\UART0|MemSlaver [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|MemSlaver [0]),
	.datad(\UART0|MemSlaver [3]),
	.cin(gnd),
	.combout(\SigP|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Equal1~0 .lut_mask = 16'hF0FF;
defparam \SigP|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N30
fiftyfivenm_lcell_comb \SigN|EncSig0|Z0|StartCheck~feeder (
// Equation(s):
// \SigN|EncSig0|Z0|StartCheck~feeder_combout  = \comb_5|Qout~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_5|Qout~q ),
	.cin(gnd),
	.combout(\SigN|EncSig0|Z0|StartCheck~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|EncSig0|Z0|StartCheck~feeder .lut_mask = 16'hFF00;
defparam \SigN|EncSig0|Z0|StartCheck~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N31
dffeas \SigN|EncSig0|Z0|StartCheck (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|EncSig0|Z0|StartCheck~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|EncSig0|Z0|StartCheck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|EncSig0|Z0|StartCheck .is_wysiwyg = "true";
defparam \SigN|EncSig0|Z0|StartCheck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N18
fiftyfivenm_lcell_comb \SigN|EncSig0|Z0|StartOuter~0 (
// Equation(s):
// \SigN|EncSig0|Z0|StartOuter~0_combout  = (!\SigN|EncSig0|Z0|StartCheck~q  & \comb_5|Qout~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|EncSig0|Z0|StartCheck~q ),
	.datad(\comb_5|Qout~q ),
	.cin(gnd),
	.combout(\SigN|EncSig0|Z0|StartOuter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|EncSig0|Z0|StartOuter~0 .lut_mask = 16'h0F00;
defparam \SigN|EncSig0|Z0|StartOuter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N19
dffeas \SigN|EncSig0|Z0|StartOuter (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|EncSig0|Z0|StartOuter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|EncSig0|Z0|StartOuter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|EncSig0|Z0|StartOuter .is_wysiwyg = "true";
defparam \SigN|EncSig0|Z0|StartOuter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
fiftyfivenm_lcell_comb \UART0|Equal4~0 (
// Equation(s):
// \UART0|Equal4~0_combout  = (\UART0|RxUM0|Cmd [0] & (\UART0|RxUM0|Cmd [1] & (!\UART0|RxUM0|Cmd [2] & !\UART0|RxUM0|Cmd [3])))

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Equal4~0 .lut_mask = 16'h0008;
defparam \UART0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
fiftyfivenm_lcell_comb \UART0|always5~0 (
// Equation(s):
// \UART0|always5~0_combout  = (!\UART0|cenState.00000~q  & \UART0|Equal4~0_combout )

	.dataa(\UART0|cenState.00000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART0|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|always5~0 .lut_mask = 16'h5500;
defparam \UART0|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N7
dffeas \UART0|UseStart (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|UseStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|UseStart .is_wysiwyg = "true";
defparam \UART0|UseStart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
fiftyfivenm_lcell_comb \SigN|Start0|StartCheck~feeder (
// Equation(s):
// \SigN|Start0|StartCheck~feeder_combout  = \UART0|UseStart~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|UseStart~q ),
	.cin(gnd),
	.combout(\SigN|Start0|StartCheck~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Start0|StartCheck~feeder .lut_mask = 16'hFF00;
defparam \SigN|Start0|StartCheck~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N25
dffeas \SigN|Start0|StartCheck (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Start0|StartCheck~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Start0|StartCheck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Start0|StartCheck .is_wysiwyg = "true";
defparam \SigN|Start0|StartCheck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N22
fiftyfivenm_lcell_comb \SigN|Start0|StartOuter~0 (
// Equation(s):
// \SigN|Start0|StartOuter~0_combout  = (\UART0|UseStart~q  & !\SigN|Start0|StartCheck~q )

	.dataa(\UART0|UseStart~q ),
	.datab(\SigN|Start0|StartCheck~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigN|Start0|StartOuter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Start0|StartOuter~0 .lut_mask = 16'h2222;
defparam \SigN|Start0|StartOuter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N23
dffeas \SigN|Start0|StartOuter (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Start0|StartOuter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Start0|StartOuter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Start0|StartOuter .is_wysiwyg = "true";
defparam \SigN|Start0|StartOuter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N24
fiftyfivenm_lcell_comb \SigN|Selector1~0 (
// Equation(s):
// \SigN|Selector1~0_combout  = (\SigN|ZCtr.00~q  & (!\SigN|EncSig0|Z0|StartOuter~q  & (\SigN|ZCtr.01~q ))) # (!\SigN|ZCtr.00~q  & ((\SigN|Start0|StartOuter~q ) # ((!\SigN|EncSig0|Z0|StartOuter~q  & \SigN|ZCtr.01~q ))))

	.dataa(\SigN|ZCtr.00~q ),
	.datab(\SigN|EncSig0|Z0|StartOuter~q ),
	.datac(\SigN|ZCtr.01~q ),
	.datad(\SigN|Start0|StartOuter~q ),
	.cin(gnd),
	.combout(\SigN|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector1~0 .lut_mask = 16'h7530;
defparam \SigN|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N25
dffeas \SigN|ZCtr.01 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|ZCtr.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|ZCtr.01 .is_wysiwyg = "true";
defparam \SigN|ZCtr.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N16
fiftyfivenm_lcell_comb \SigN|ZCtr.10~0 (
// Equation(s):
// \SigN|ZCtr.10~0_combout  = (\SigN|EncSig0|Z0|StartOuter~q  & (\SigN|ZCtr.01~q )) # (!\SigN|EncSig0|Z0|StartOuter~q  & ((\SigN|ZCtr.10~q )))

	.dataa(gnd),
	.datab(\SigN|ZCtr.01~q ),
	.datac(\SigN|ZCtr.10~q ),
	.datad(\SigN|EncSig0|Z0|StartOuter~q ),
	.cin(gnd),
	.combout(\SigN|ZCtr.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|ZCtr.10~0 .lut_mask = 16'hCCF0;
defparam \SigN|ZCtr.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N17
dffeas \SigN|ZCtr.10 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|ZCtr.10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|ZCtr.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|ZCtr.10 .is_wysiwyg = "true";
defparam \SigN|ZCtr.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
fiftyfivenm_lcell_comb \SigP|always3~0 (
// Equation(s):
// \SigP|always3~0_combout  = (\SigN|ZCtr.10~q  & \SigN|EncSig0|Z0|StartOuter~q )

	.dataa(gnd),
	.datab(\SigN|ZCtr.10~q ),
	.datac(gnd),
	.datad(\SigN|EncSig0|Z0|StartOuter~q ),
	.cin(gnd),
	.combout(\SigP|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|always3~0 .lut_mask = 16'hCC00;
defparam \SigP|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N27
dffeas \SigN|ZCtr.11 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|always3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|ZCtr.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|ZCtr.11 .is_wysiwyg = "true";
defparam \SigN|ZCtr.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
fiftyfivenm_lcell_comb \SigN|Selector0~0 (
// Equation(s):
// \SigN|Selector0~0_combout  = (!\SigN|ZCtr.11~q  & ((\SigN|ZCtr.00~q ) # (\SigN|Start0|StartOuter~q )))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(gnd),
	.datac(\SigN|ZCtr.00~q ),
	.datad(\SigN|Start0|StartOuter~q ),
	.cin(gnd),
	.combout(\SigN|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector0~0 .lut_mask = 16'h5550;
defparam \SigN|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N23
dffeas \SigN|ZCtr.00 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|ZCtr.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|ZCtr.00 .is_wysiwyg = "true";
defparam \SigN|ZCtr.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N22
fiftyfivenm_lcell_comb \SigN|AddA[9]~0 (
// Equation(s):
// \SigN|AddA[9]~0_combout  = (\SigN|ZCtr.00~q  & (!\SigN|ZCtr.01~q  & ((\UART0|MemSlaver [0]) # (!\UART0|MemSlaver [3]))))

	.dataa(\SigN|ZCtr.00~q ),
	.datab(\SigN|ZCtr.01~q ),
	.datac(\UART0|MemSlaver [3]),
	.datad(\UART0|MemSlaver [0]),
	.cin(gnd),
	.combout(\SigN|AddA[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA[9]~0 .lut_mask = 16'h2202;
defparam \SigN|AddA[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
fiftyfivenm_io_ibuf \AIn~input (
	.i(AIn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AIn~input_o ));
// synopsys translate_off
defparam \AIn~input .bus_hold = "false";
defparam \AIn~input .listen_to_nsleep_signal = "false";
defparam \AIn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N24
fiftyfivenm_lcell_comb \ASig|q1~feeder (
// Equation(s):
// \ASig|q1~feeder_combout  = \AIn~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AIn~input_o ),
	.cin(gnd),
	.combout(\ASig|q1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ASig|q1~feeder .lut_mask = 16'hFF00;
defparam \ASig|q1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N25
dffeas \ASig|q1 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ASig|q1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASig|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASig|q1 .is_wysiwyg = "true";
defparam \ASig|q1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N20
fiftyfivenm_lcell_comb \ASig|q2~feeder (
// Equation(s):
// \ASig|q2~feeder_combout  = \ASig|q1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ASig|q1~q ),
	.cin(gnd),
	.combout(\ASig|q2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ASig|q2~feeder .lut_mask = 16'hFF00;
defparam \ASig|q2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N21
dffeas \ASig|q2 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ASig|q2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASig|q2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASig|q2 .is_wysiwyg = "true";
defparam \ASig|q2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N2
fiftyfivenm_lcell_comb \ASig|q3~feeder (
// Equation(s):
// \ASig|q3~feeder_combout  = \ASig|q2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ASig|q2~q ),
	.cin(gnd),
	.combout(\ASig|q3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ASig|q3~feeder .lut_mask = 16'hFF00;
defparam \ASig|q3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N3
dffeas \ASig|q3 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ASig|q3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASig|q3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASig|q3 .is_wysiwyg = "true";
defparam \ASig|q3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N6
fiftyfivenm_lcell_comb \ASig|q4~feeder (
// Equation(s):
// \ASig|q4~feeder_combout  = \ASig|q3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ASig|q3~q ),
	.cin(gnd),
	.combout(\ASig|q4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ASig|q4~feeder .lut_mask = 16'hFF00;
defparam \ASig|q4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N7
dffeas \ASig|q4 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ASig|q4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASig|q4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASig|q4 .is_wysiwyg = "true";
defparam \ASig|q4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N18
fiftyfivenm_lcell_comb \ASig|q5~feeder (
// Equation(s):
// \ASig|q5~feeder_combout  = \ASig|q4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ASig|q4~q ),
	.cin(gnd),
	.combout(\ASig|q5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ASig|q5~feeder .lut_mask = 16'hFF00;
defparam \ASig|q5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N19
dffeas \ASig|q5 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ASig|q5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASig|q5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASig|q5 .is_wysiwyg = "true";
defparam \ASig|q5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N10
fiftyfivenm_lcell_comb \ASig|q6~feeder (
// Equation(s):
// \ASig|q6~feeder_combout  = \ASig|q5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ASig|q5~q ),
	.cin(gnd),
	.combout(\ASig|q6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ASig|q6~feeder .lut_mask = 16'hFF00;
defparam \ASig|q6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N11
dffeas \ASig|q6 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ASig|q6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASig|q6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASig|q6 .is_wysiwyg = "true";
defparam \ASig|q6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N14
fiftyfivenm_lcell_comb \ASig|q7~feeder (
// Equation(s):
// \ASig|q7~feeder_combout  = \ASig|q6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ASig|q6~q ),
	.cin(gnd),
	.combout(\ASig|q7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ASig|q7~feeder .lut_mask = 16'hFF00;
defparam \ASig|q7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N15
dffeas \ASig|q7 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ASig|q7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASig|q7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASig|q7 .is_wysiwyg = "true";
defparam \ASig|q7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N30
fiftyfivenm_lcell_comb \ASig|q8~feeder (
// Equation(s):
// \ASig|q8~feeder_combout  = \ASig|q7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ASig|q7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ASig|q8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ASig|q8~feeder .lut_mask = 16'hF0F0;
defparam \ASig|q8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N31
dffeas \ASig|q8 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\ASig|q8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ASig|q8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ASig|q8 .is_wysiwyg = "true";
defparam \ASig|q8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N28
fiftyfivenm_lcell_comb \comb_3|Selector1~0 (
// Equation(s):
// \comb_3|Selector1~0_combout  = (!\comb_3|range.0111~q  & (\comb_3|range.0000~q  & (\ASig|q8~q  $ (!\comb_3|Qout~q ))))

	.dataa(\ASig|q8~q ),
	.datab(\comb_3|Qout~q ),
	.datac(\comb_3|range.0111~q ),
	.datad(\comb_3|range.0000~q ),
	.cin(gnd),
	.combout(\comb_3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Selector1~0 .lut_mask = 16'h0900;
defparam \comb_3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N29
dffeas \comb_3|range.0111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_3|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|range.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|range.0111 .is_wysiwyg = "true";
defparam \comb_3|range.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N26
fiftyfivenm_lcell_comb \comb_3|Selector0~0 (
// Equation(s):
// \comb_3|Selector0~0_combout  = (\comb_3|range.0000~q  & (\comb_3|range.0100~q  & (\comb_3|Qout~q  $ (\ASig|q8~q )))) # (!\comb_3|range.0000~q  & ((\comb_3|range.0100~q ) # (\comb_3|Qout~q  $ (!\ASig|q8~q ))))

	.dataa(\comb_3|range.0000~q ),
	.datab(\comb_3|Qout~q ),
	.datac(\ASig|q8~q ),
	.datad(\comb_3|range.0100~q ),
	.cin(gnd),
	.combout(\comb_3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Selector0~0 .lut_mask = 16'h7D41;
defparam \comb_3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N12
fiftyfivenm_lcell_comb \comb_3|Selector0~1 (
// Equation(s):
// \comb_3|Selector0~1_combout  = (!\comb_3|range.0111~q  & !\comb_3|Selector0~0_combout )

	.dataa(gnd),
	.datab(\comb_3|range.0111~q ),
	.datac(\comb_3|Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Selector0~1 .lut_mask = 16'h0303;
defparam \comb_3|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N13
dffeas \comb_3|range.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_3|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|range.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|range.0000 .is_wysiwyg = "true";
defparam \comb_3|range.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N0
fiftyfivenm_lcell_comb \comb_3|range~15 (
// Equation(s):
// \comb_3|range~15_combout  = (!\comb_3|range.0000~q  & (\comb_3|Qout~q  $ (\ASig|q8~q )))

	.dataa(\comb_3|range.0000~q ),
	.datab(\comb_3|Qout~q ),
	.datac(\ASig|q8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|range~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|range~15 .lut_mask = 16'h1414;
defparam \comb_3|range~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N1
dffeas \comb_3|range.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_3|range~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|range.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|range.0001 .is_wysiwyg = "true";
defparam \comb_3|range.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N4
fiftyfivenm_lcell_comb \comb_3|range~14 (
// Equation(s):
// \comb_3|range~14_combout  = (\comb_3|range.0001~q  & (\ASig|q8~q  $ (\comb_3|Qout~q )))

	.dataa(\ASig|q8~q ),
	.datab(\comb_3|range.0001~q ),
	.datac(gnd),
	.datad(\comb_3|Qout~q ),
	.cin(gnd),
	.combout(\comb_3|range~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|range~14 .lut_mask = 16'h4488;
defparam \comb_3|range~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N5
dffeas \comb_3|range.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_3|range~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|range.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|range.0010 .is_wysiwyg = "true";
defparam \comb_3|range.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N8
fiftyfivenm_lcell_comb \comb_3|range~13 (
// Equation(s):
// \comb_3|range~13_combout  = (\comb_3|range.0010~q  & (\ASig|q8~q  $ (\comb_3|Qout~q )))

	.dataa(\ASig|q8~q ),
	.datab(\comb_3|Qout~q ),
	.datac(\comb_3|range.0010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|range~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|range~13 .lut_mask = 16'h6060;
defparam \comb_3|range~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N9
dffeas \comb_3|range.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_3|range~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|range.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|range.0011 .is_wysiwyg = "true";
defparam \comb_3|range.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N24
fiftyfivenm_lcell_comb \comb_3|range~12 (
// Equation(s):
// \comb_3|range~12_combout  = (\comb_3|range.0011~q  & (\ASig|q8~q  $ (\comb_3|Qout~q )))

	.dataa(\ASig|q8~q ),
	.datab(\comb_3|Qout~q ),
	.datac(\comb_3|range.0011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|range~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|range~12 .lut_mask = 16'h6060;
defparam \comb_3|range~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N25
dffeas \comb_3|range.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_3|range~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|range.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|range.0100 .is_wysiwyg = "true";
defparam \comb_3|range.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N16
fiftyfivenm_lcell_comb \comb_3|Qout~0 (
// Equation(s):
// \comb_3|Qout~0_combout  = (\comb_3|range.0100~q  & (\ASig|q8~q )) # (!\comb_3|range.0100~q  & ((\comb_3|Qout~q )))

	.dataa(\ASig|q8~q ),
	.datab(\comb_3|range.0100~q ),
	.datac(\comb_3|Qout~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|Qout~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|Qout~0 .lut_mask = 16'hB8B8;
defparam \comb_3|Qout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N17
dffeas \comb_3|Qout (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_3|Qout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|Qout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|Qout .is_wysiwyg = "true";
defparam \comb_3|Qout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
fiftyfivenm_lcell_comb \SigP|EncSig0|A0|StartCheck~feeder (
// Equation(s):
// \SigP|EncSig0|A0|StartCheck~feeder_combout  = \comb_3|Qout~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_3|Qout~q ),
	.cin(gnd),
	.combout(\SigP|EncSig0|A0|StartCheck~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|EncSig0|A0|StartCheck~feeder .lut_mask = 16'hFF00;
defparam \SigP|EncSig0|A0|StartCheck~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \SigP|EncSig0|A0|StartCheck (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|EncSig0|A0|StartCheck~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|EncSig0|A0|StartCheck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|EncSig0|A0|StartCheck .is_wysiwyg = "true";
defparam \SigP|EncSig0|A0|StartCheck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
fiftyfivenm_lcell_comb \SigP|EncSig0|A0|StartOuter~0 (
// Equation(s):
// \SigP|EncSig0|A0|StartOuter~0_combout  = (\comb_3|Qout~q  & !\SigP|EncSig0|A0|StartCheck~q )

	.dataa(gnd),
	.datab(\comb_3|Qout~q ),
	.datac(gnd),
	.datad(\SigP|EncSig0|A0|StartCheck~q ),
	.cin(gnd),
	.combout(\SigP|EncSig0|A0|StartOuter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|EncSig0|A0|StartOuter~0 .lut_mask = 16'h00CC;
defparam \SigP|EncSig0|A0|StartOuter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \SigP|EncSig0|A0|StartOuter (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|EncSig0|A0|StartOuter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|EncSig0|A0|StartOuter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|EncSig0|A0|StartOuter .is_wysiwyg = "true";
defparam \SigP|EncSig0|A0|StartOuter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
fiftyfivenm_lcell_comb \SigP|Add2~0 (
// Equation(s):
// \SigP|Add2~0_combout  = (\SigP|AddA [0] & (\SigP|EncSig0|A0|StartOuter~q  $ (VCC))) # (!\SigP|AddA [0] & (\SigP|EncSig0|A0|StartOuter~q  & VCC))
// \SigP|Add2~1  = CARRY((\SigP|AddA [0] & \SigP|EncSig0|A0|StartOuter~q ))

	.dataa(\SigP|AddA [0]),
	.datab(\SigP|EncSig0|A0|StartOuter~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SigP|Add2~0_combout ),
	.cout(\SigP|Add2~1 ));
// synopsys translate_off
defparam \SigP|Add2~0 .lut_mask = 16'h6688;
defparam \SigP|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
fiftyfivenm_lcell_comb \SigP|AddA~2 (
// Equation(s):
// \SigP|AddA~2_combout  = (\SigP|Equal1~0_combout  & (\SigN|AddA[9]~0_combout  & ((\SigP|Add2~0_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [0]) # ((\SigN|AddA[9]~0_combout  & \SigP|Add2~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\UART0|CurrAdd [0]),
	.datad(\SigP|Add2~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~2_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~2 .lut_mask = 16'hDC50;
defparam \SigP|AddA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
fiftyfivenm_lcell_comb \SigP|AEn~0 (
// Equation(s):
// \SigP|AEn~0_combout  = (\SigP|EncSig0|A0|StartOuter~q  & \SigN|ZCtr.10~q )

	.dataa(\SigP|EncSig0|A0|StartOuter~q ),
	.datab(gnd),
	.datac(\SigN|ZCtr.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|AEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AEn~0 .lut_mask = 16'hA0A0;
defparam \SigP|AEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
fiftyfivenm_lcell_comb \SigP|AddHolderA~0 (
// Equation(s):
// \SigP|AddHolderA~0_combout  = (!\SigN|ZCtr.01~q  & (\SigN|ZCtr.00~q  & ((\SigP|AddHolderA~q ) # (\SigP|AEn~0_combout ))))

	.dataa(\SigN|ZCtr.01~q ),
	.datab(\SigN|ZCtr.00~q ),
	.datac(\SigP|AddHolderA~q ),
	.datad(\SigP|AEn~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddHolderA~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddHolderA~0 .lut_mask = 16'h4440;
defparam \SigP|AddHolderA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N23
dffeas \SigP|AddHolderA (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|AddHolderA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddHolderA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddHolderA .is_wysiwyg = "true";
defparam \SigP|AddHolderA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
fiftyfivenm_lcell_comb \SigP|AddA[1]~1 (
// Equation(s):
// \SigP|AddA[1]~1_combout  = ((\SigP|AddHolderA~q  & \SigN|ZCtr.10~q )) # (!\SigN|AddA[9]~0_combout )

	.dataa(\SigP|AddHolderA~q ),
	.datab(gnd),
	.datac(\SigN|ZCtr.10~q ),
	.datad(\SigN|AddA[9]~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA[1]~1 .lut_mask = 16'hA0FF;
defparam \SigP|AddA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N5
dffeas \SigP|AddA[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[0] .is_wysiwyg = "true";
defparam \SigP|AddA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
fiftyfivenm_lcell_comb \SigP|Add2~2 (
// Equation(s):
// \SigP|Add2~2_combout  = (\SigP|AddA [1] & (!\SigP|Add2~1 )) # (!\SigP|AddA [1] & ((\SigP|Add2~1 ) # (GND)))
// \SigP|Add2~3  = CARRY((!\SigP|Add2~1 ) # (!\SigP|AddA [1]))

	.dataa(\SigP|AddA [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~1 ),
	.combout(\SigP|Add2~2_combout ),
	.cout(\SigP|Add2~3 ));
// synopsys translate_off
defparam \SigP|Add2~2 .lut_mask = 16'h5A5F;
defparam \SigP|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N6
fiftyfivenm_lcell_comb \SigP|AddA~3 (
// Equation(s):
// \SigP|AddA~3_combout  = (\SigP|Equal1~0_combout  & (\SigN|AddA[9]~0_combout  & ((\SigP|Add2~2_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [1]) # ((\SigN|AddA[9]~0_combout  & \SigP|Add2~2_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\UART0|CurrAdd [1]),
	.datad(\SigP|Add2~2_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~3_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~3 .lut_mask = 16'hDC50;
defparam \SigP|AddA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N7
dffeas \SigP|AddA[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[1] .is_wysiwyg = "true";
defparam \SigP|AddA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
fiftyfivenm_lcell_comb \SigP|Add2~4 (
// Equation(s):
// \SigP|Add2~4_combout  = (\SigP|AddA [2] & (\SigP|Add2~3  $ (GND))) # (!\SigP|AddA [2] & (!\SigP|Add2~3  & VCC))
// \SigP|Add2~5  = CARRY((\SigP|AddA [2] & !\SigP|Add2~3 ))

	.dataa(gnd),
	.datab(\SigP|AddA [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~3 ),
	.combout(\SigP|Add2~4_combout ),
	.cout(\SigP|Add2~5 ));
// synopsys translate_off
defparam \SigP|Add2~4 .lut_mask = 16'hC30C;
defparam \SigP|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
fiftyfivenm_lcell_comb \SigP|AddA~4 (
// Equation(s):
// \SigP|AddA~4_combout  = (\UART0|CurrAdd [2] & (((\SigN|AddA[9]~0_combout  & \SigP|Add2~4_combout )) # (!\SigP|Equal1~0_combout ))) # (!\UART0|CurrAdd [2] & (\SigN|AddA[9]~0_combout  & ((\SigP|Add2~4_combout ))))

	.dataa(\UART0|CurrAdd [2]),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigP|Add2~4_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~4_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~4 .lut_mask = 16'hCE0A;
defparam \SigP|AddA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N9
dffeas \SigP|AddA[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[2] .is_wysiwyg = "true";
defparam \SigP|AddA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
fiftyfivenm_lcell_comb \SigP|Add2~6 (
// Equation(s):
// \SigP|Add2~6_combout  = (\SigP|AddA [3] & (!\SigP|Add2~5 )) # (!\SigP|AddA [3] & ((\SigP|Add2~5 ) # (GND)))
// \SigP|Add2~7  = CARRY((!\SigP|Add2~5 ) # (!\SigP|AddA [3]))

	.dataa(\SigP|AddA [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~5 ),
	.combout(\SigP|Add2~6_combout ),
	.cout(\SigP|Add2~7 ));
// synopsys translate_off
defparam \SigP|Add2~6 .lut_mask = 16'h5A5F;
defparam \SigP|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
fiftyfivenm_lcell_comb \SigP|AddA~5 (
// Equation(s):
// \SigP|AddA~5_combout  = (\UART0|CurrAdd [3] & (((\SigN|AddA[9]~0_combout  & \SigP|Add2~6_combout )) # (!\SigP|Equal1~0_combout ))) # (!\UART0|CurrAdd [3] & (\SigN|AddA[9]~0_combout  & (\SigP|Add2~6_combout )))

	.dataa(\UART0|CurrAdd [3]),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\SigP|Add2~6_combout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~5_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~5 .lut_mask = 16'hC0EA;
defparam \SigP|AddA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N11
dffeas \SigP|AddA[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[3] .is_wysiwyg = "true";
defparam \SigP|AddA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
fiftyfivenm_lcell_comb \SigP|Add2~8 (
// Equation(s):
// \SigP|Add2~8_combout  = (\SigP|AddA [4] & (\SigP|Add2~7  $ (GND))) # (!\SigP|AddA [4] & (!\SigP|Add2~7  & VCC))
// \SigP|Add2~9  = CARRY((\SigP|AddA [4] & !\SigP|Add2~7 ))

	.dataa(\SigP|AddA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~7 ),
	.combout(\SigP|Add2~8_combout ),
	.cout(\SigP|Add2~9 ));
// synopsys translate_off
defparam \SigP|Add2~8 .lut_mask = 16'hA50A;
defparam \SigP|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
fiftyfivenm_lcell_comb \SigP|AddA~6 (
// Equation(s):
// \SigP|AddA~6_combout  = (\UART0|CurrAdd [4] & (((\SigN|AddA[9]~0_combout  & \SigP|Add2~8_combout )) # (!\SigP|Equal1~0_combout ))) # (!\UART0|CurrAdd [4] & (\SigN|AddA[9]~0_combout  & (\SigP|Add2~8_combout )))

	.dataa(\UART0|CurrAdd [4]),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\SigP|Add2~8_combout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~6_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~6 .lut_mask = 16'hC0EA;
defparam \SigP|AddA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N13
dffeas \SigP|AddA[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[4] .is_wysiwyg = "true";
defparam \SigP|AddA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
fiftyfivenm_lcell_comb \SigP|Add2~10 (
// Equation(s):
// \SigP|Add2~10_combout  = (\SigP|AddA [5] & (!\SigP|Add2~9 )) # (!\SigP|AddA [5] & ((\SigP|Add2~9 ) # (GND)))
// \SigP|Add2~11  = CARRY((!\SigP|Add2~9 ) # (!\SigP|AddA [5]))

	.dataa(gnd),
	.datab(\SigP|AddA [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~9 ),
	.combout(\SigP|Add2~10_combout ),
	.cout(\SigP|Add2~11 ));
// synopsys translate_off
defparam \SigP|Add2~10 .lut_mask = 16'h3C3F;
defparam \SigP|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
fiftyfivenm_lcell_comb \SigP|AddA~7 (
// Equation(s):
// \SigP|AddA~7_combout  = (\UART0|CurrAdd [5] & (((\SigN|AddA[9]~0_combout  & \SigP|Add2~10_combout )) # (!\SigP|Equal1~0_combout ))) # (!\UART0|CurrAdd [5] & (\SigN|AddA[9]~0_combout  & (\SigP|Add2~10_combout )))

	.dataa(\UART0|CurrAdd [5]),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\SigP|Add2~10_combout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~7_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~7 .lut_mask = 16'hC0EA;
defparam \SigP|AddA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N15
dffeas \SigP|AddA[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[5] .is_wysiwyg = "true";
defparam \SigP|AddA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
fiftyfivenm_lcell_comb \SigP|Add2~12 (
// Equation(s):
// \SigP|Add2~12_combout  = (\SigP|AddA [6] & (\SigP|Add2~11  $ (GND))) # (!\SigP|AddA [6] & (!\SigP|Add2~11  & VCC))
// \SigP|Add2~13  = CARRY((\SigP|AddA [6] & !\SigP|Add2~11 ))

	.dataa(gnd),
	.datab(\SigP|AddA [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~11 ),
	.combout(\SigP|Add2~12_combout ),
	.cout(\SigP|Add2~13 ));
// synopsys translate_off
defparam \SigP|Add2~12 .lut_mask = 16'hC30C;
defparam \SigP|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
fiftyfivenm_lcell_comb \SigP|AddA~8 (
// Equation(s):
// \SigP|AddA~8_combout  = (\UART0|CurrAdd [6] & (((\SigP|Add2~12_combout  & \SigN|AddA[9]~0_combout )) # (!\SigP|Equal1~0_combout ))) # (!\UART0|CurrAdd [6] & (\SigP|Add2~12_combout  & (\SigN|AddA[9]~0_combout )))

	.dataa(\UART0|CurrAdd [6]),
	.datab(\SigP|Add2~12_combout ),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~8_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~8 .lut_mask = 16'hC0EA;
defparam \SigP|AddA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N3
dffeas \SigP|AddA[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|AddA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[6] .is_wysiwyg = "true";
defparam \SigP|AddA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
fiftyfivenm_lcell_comb \SigP|Add2~14 (
// Equation(s):
// \SigP|Add2~14_combout  = (\SigP|AddA [7] & (!\SigP|Add2~13 )) # (!\SigP|AddA [7] & ((\SigP|Add2~13 ) # (GND)))
// \SigP|Add2~15  = CARRY((!\SigP|Add2~13 ) # (!\SigP|AddA [7]))

	.dataa(gnd),
	.datab(\SigP|AddA [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~13 ),
	.combout(\SigP|Add2~14_combout ),
	.cout(\SigP|Add2~15 ));
// synopsys translate_off
defparam \SigP|Add2~14 .lut_mask = 16'h3C3F;
defparam \SigP|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
fiftyfivenm_lcell_comb \SigP|AddA~9 (
// Equation(s):
// \SigP|AddA~9_combout  = (\SigP|Equal1~0_combout  & (((\SigN|AddA[9]~0_combout  & \SigP|Add2~14_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [7]) # ((\SigN|AddA[9]~0_combout  & \SigP|Add2~14_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\UART0|CurrAdd [7]),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigP|Add2~14_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~9_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~9 .lut_mask = 16'hF444;
defparam \SigP|AddA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N19
dffeas \SigP|AddA[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[7] .is_wysiwyg = "true";
defparam \SigP|AddA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
fiftyfivenm_lcell_comb \SigP|Add2~16 (
// Equation(s):
// \SigP|Add2~16_combout  = (\SigP|AddA [8] & (\SigP|Add2~15  $ (GND))) # (!\SigP|AddA [8] & (!\SigP|Add2~15  & VCC))
// \SigP|Add2~17  = CARRY((\SigP|AddA [8] & !\SigP|Add2~15 ))

	.dataa(gnd),
	.datab(\SigP|AddA [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~15 ),
	.combout(\SigP|Add2~16_combout ),
	.cout(\SigP|Add2~17 ));
// synopsys translate_off
defparam \SigP|Add2~16 .lut_mask = 16'hC30C;
defparam \SigP|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
fiftyfivenm_lcell_comb \SigP|AddA~10 (
// Equation(s):
// \SigP|AddA~10_combout  = (\UART0|CurrAdd [8] & (((\SigN|AddA[9]~0_combout  & \SigP|Add2~16_combout )) # (!\SigP|Equal1~0_combout ))) # (!\UART0|CurrAdd [8] & (\SigN|AddA[9]~0_combout  & (\SigP|Add2~16_combout )))

	.dataa(\UART0|CurrAdd [8]),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\SigP|Add2~16_combout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~10_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~10 .lut_mask = 16'hC0EA;
defparam \SigP|AddA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N21
dffeas \SigP|AddA[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[8] .is_wysiwyg = "true";
defparam \SigP|AddA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
fiftyfivenm_lcell_comb \SigP|Add2~18 (
// Equation(s):
// \SigP|Add2~18_combout  = (\SigP|AddA [9] & (!\SigP|Add2~17 )) # (!\SigP|AddA [9] & ((\SigP|Add2~17 ) # (GND)))
// \SigP|Add2~19  = CARRY((!\SigP|Add2~17 ) # (!\SigP|AddA [9]))

	.dataa(\SigP|AddA [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~17 ),
	.combout(\SigP|Add2~18_combout ),
	.cout(\SigP|Add2~19 ));
// synopsys translate_off
defparam \SigP|Add2~18 .lut_mask = 16'h5A5F;
defparam \SigP|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
fiftyfivenm_lcell_comb \SigP|AddA~11 (
// Equation(s):
// \SigP|AddA~11_combout  = (\SigP|Equal1~0_combout  & (\SigP|Add2~18_combout  & (\SigN|AddA[9]~0_combout ))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [9]) # ((\SigP|Add2~18_combout  & \SigN|AddA[9]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigP|Add2~18_combout ),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\UART0|CurrAdd [9]),
	.cin(gnd),
	.combout(\SigP|AddA~11_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~11 .lut_mask = 16'hD5C0;
defparam \SigP|AddA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N23
dffeas \SigP|AddA[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[9] .is_wysiwyg = "true";
defparam \SigP|AddA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
fiftyfivenm_lcell_comb \SigP|Add2~20 (
// Equation(s):
// \SigP|Add2~20_combout  = (\SigP|AddA [10] & (\SigP|Add2~19  $ (GND))) # (!\SigP|AddA [10] & (!\SigP|Add2~19  & VCC))
// \SigP|Add2~21  = CARRY((\SigP|AddA [10] & !\SigP|Add2~19 ))

	.dataa(gnd),
	.datab(\SigP|AddA [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~19 ),
	.combout(\SigP|Add2~20_combout ),
	.cout(\SigP|Add2~21 ));
// synopsys translate_off
defparam \SigP|Add2~20 .lut_mask = 16'hC30C;
defparam \SigP|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
fiftyfivenm_lcell_comb \SigP|AddA~12 (
// Equation(s):
// \SigP|AddA~12_combout  = (\SigP|Equal1~0_combout  & (\SigN|AddA[9]~0_combout  & ((\SigP|Add2~20_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [10]) # ((\SigN|AddA[9]~0_combout  & \SigP|Add2~20_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\UART0|CurrAdd [10]),
	.datad(\SigP|Add2~20_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~12_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~12 .lut_mask = 16'hDC50;
defparam \SigP|AddA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N25
dffeas \SigP|AddA[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[10] .is_wysiwyg = "true";
defparam \SigP|AddA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
fiftyfivenm_lcell_comb \SigP|Add2~22 (
// Equation(s):
// \SigP|Add2~22_combout  = (\SigP|AddA [11] & (!\SigP|Add2~21 )) # (!\SigP|AddA [11] & ((\SigP|Add2~21 ) # (GND)))
// \SigP|Add2~23  = CARRY((!\SigP|Add2~21 ) # (!\SigP|AddA [11]))

	.dataa(\SigP|AddA [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~21 ),
	.combout(\SigP|Add2~22_combout ),
	.cout(\SigP|Add2~23 ));
// synopsys translate_off
defparam \SigP|Add2~22 .lut_mask = 16'h5A5F;
defparam \SigP|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
fiftyfivenm_lcell_comb \SigP|AddA~13 (
// Equation(s):
// \SigP|AddA~13_combout  = (\SigP|Equal1~0_combout  & (((\SigN|AddA[9]~0_combout  & \SigP|Add2~22_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [11]) # ((\SigN|AddA[9]~0_combout  & \SigP|Add2~22_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\UART0|CurrAdd [11]),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigP|Add2~22_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~13_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~13 .lut_mask = 16'hF444;
defparam \SigP|AddA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N27
dffeas \SigP|AddA[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[11] .is_wysiwyg = "true";
defparam \SigP|AddA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
fiftyfivenm_lcell_comb \SigP|Add2~24 (
// Equation(s):
// \SigP|Add2~24_combout  = (\SigP|AddA [12] & (\SigP|Add2~23  $ (GND))) # (!\SigP|AddA [12] & (!\SigP|Add2~23  & VCC))
// \SigP|Add2~25  = CARRY((\SigP|AddA [12] & !\SigP|Add2~23 ))

	.dataa(gnd),
	.datab(\SigP|AddA [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add2~23 ),
	.combout(\SigP|Add2~24_combout ),
	.cout(\SigP|Add2~25 ));
// synopsys translate_off
defparam \SigP|Add2~24 .lut_mask = 16'hC30C;
defparam \SigP|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
fiftyfivenm_lcell_comb \SigP|AddA~14 (
// Equation(s):
// \SigP|AddA~14_combout  = (\SigP|Equal1~0_combout  & (\SigN|AddA[9]~0_combout  & ((\SigP|Add2~24_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [12]) # ((\SigN|AddA[9]~0_combout  & \SigP|Add2~24_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\UART0|CurrAdd [12]),
	.datad(\SigP|Add2~24_combout ),
	.cin(gnd),
	.combout(\SigP|AddA~14_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~14 .lut_mask = 16'hDC50;
defparam \SigP|AddA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N29
dffeas \SigP|AddA[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddA~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[12] .is_wysiwyg = "true";
defparam \SigP|AddA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
fiftyfivenm_lcell_comb \SigP|Add2~26 (
// Equation(s):
// \SigP|Add2~26_combout  = \SigP|Add2~25  $ (\SigP|AddA [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigP|AddA [13]),
	.cin(\SigP|Add2~25 ),
	.combout(\SigP|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Add2~26 .lut_mask = 16'h0FF0;
defparam \SigP|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
fiftyfivenm_lcell_comb \SigP|AddA~0 (
// Equation(s):
// \SigP|AddA~0_combout  = (\SigP|Add2~26_combout  & ((\SigN|AddA[9]~0_combout ) # ((!\SigP|Equal1~0_combout  & \UART0|CurrAdd [13])))) # (!\SigP|Add2~26_combout  & (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [13]))))

	.dataa(\SigP|Add2~26_combout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\UART0|CurrAdd [13]),
	.cin(gnd),
	.combout(\SigP|AddA~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddA~0 .lut_mask = 16'hB3A0;
defparam \SigP|AddA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N1
dffeas \SigP|AddA[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|AddA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|AddA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddA[13] .is_wysiwyg = "true";
defparam \SigP|AddA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
fiftyfivenm_lcell_comb \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \SigP|AddA [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|AddA [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N25
dffeas \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
fiftyfivenm_lcell_comb \SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N15
dffeas \SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N30
fiftyfivenm_lcell_comb \SigP|Equal0~0 (
// Equation(s):
// \SigP|Equal0~0_combout  = (!\UART0|MemSlaver [3]) # (!\UART0|MemSlaver [0])

	.dataa(\UART0|MemSlaver [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|MemSlaver [3]),
	.cin(gnd),
	.combout(\SigP|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Equal0~0 .lut_mask = 16'h55FF;
defparam \SigP|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N24
fiftyfivenm_lcell_comb \SigN|AddB[9]~0 (
// Equation(s):
// \SigN|AddB[9]~0_combout  = (!\SigN|ZCtr.01~q  & (\SigN|ZCtr.00~q  & ((!\UART0|MemSlaver [0]) # (!\UART0|MemSlaver [3]))))

	.dataa(\UART0|MemSlaver [3]),
	.datab(\SigN|ZCtr.01~q ),
	.datac(\SigN|ZCtr.00~q ),
	.datad(\UART0|MemSlaver [0]),
	.cin(gnd),
	.combout(\SigN|AddB[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB[9]~0 .lut_mask = 16'h1030;
defparam \SigN|AddB[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
fiftyfivenm_io_ibuf \BIn~input (
	.i(BIn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BIn~input_o ));
// synopsys translate_off
defparam \BIn~input .bus_hold = "false";
defparam \BIn~input .listen_to_nsleep_signal = "false";
defparam \BIn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N10
fiftyfivenm_lcell_comb \BSig|q1~feeder (
// Equation(s):
// \BSig|q1~feeder_combout  = \BIn~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BIn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BSig|q1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BSig|q1~feeder .lut_mask = 16'hF0F0;
defparam \BSig|q1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N11
dffeas \BSig|q1 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\BSig|q1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BSig|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BSig|q1 .is_wysiwyg = "true";
defparam \BSig|q1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N16
fiftyfivenm_lcell_comb \BSig|q2~feeder (
// Equation(s):
// \BSig|q2~feeder_combout  = \BSig|q1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BSig|q1~q ),
	.cin(gnd),
	.combout(\BSig|q2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BSig|q2~feeder .lut_mask = 16'hFF00;
defparam \BSig|q2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N17
dffeas \BSig|q2 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\BSig|q2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BSig|q2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BSig|q2 .is_wysiwyg = "true";
defparam \BSig|q2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N2
fiftyfivenm_lcell_comb \BSig|q3~feeder (
// Equation(s):
// \BSig|q3~feeder_combout  = \BSig|q2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BSig|q2~q ),
	.cin(gnd),
	.combout(\BSig|q3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BSig|q3~feeder .lut_mask = 16'hFF00;
defparam \BSig|q3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N3
dffeas \BSig|q3 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\BSig|q3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BSig|q3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BSig|q3 .is_wysiwyg = "true";
defparam \BSig|q3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N6
fiftyfivenm_lcell_comb \BSig|q4~feeder (
// Equation(s):
// \BSig|q4~feeder_combout  = \BSig|q3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BSig|q3~q ),
	.cin(gnd),
	.combout(\BSig|q4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BSig|q4~feeder .lut_mask = 16'hFF00;
defparam \BSig|q4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N7
dffeas \BSig|q4 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\BSig|q4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BSig|q4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BSig|q4 .is_wysiwyg = "true";
defparam \BSig|q4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N18
fiftyfivenm_lcell_comb \BSig|q5~feeder (
// Equation(s):
// \BSig|q5~feeder_combout  = \BSig|q4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BSig|q4~q ),
	.cin(gnd),
	.combout(\BSig|q5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BSig|q5~feeder .lut_mask = 16'hFF00;
defparam \BSig|q5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N19
dffeas \BSig|q5 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\BSig|q5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BSig|q5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BSig|q5 .is_wysiwyg = "true";
defparam \BSig|q5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N26
fiftyfivenm_lcell_comb \BSig|q6~feeder (
// Equation(s):
// \BSig|q6~feeder_combout  = \BSig|q5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BSig|q5~q ),
	.cin(gnd),
	.combout(\BSig|q6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BSig|q6~feeder .lut_mask = 16'hFF00;
defparam \BSig|q6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N27
dffeas \BSig|q6 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\BSig|q6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BSig|q6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BSig|q6 .is_wysiwyg = "true";
defparam \BSig|q6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N14
fiftyfivenm_lcell_comb \BSig|q7~feeder (
// Equation(s):
// \BSig|q7~feeder_combout  = \BSig|q6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BSig|q6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BSig|q7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BSig|q7~feeder .lut_mask = 16'hF0F0;
defparam \BSig|q7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N15
dffeas \BSig|q7 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\BSig|q7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BSig|q7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BSig|q7 .is_wysiwyg = "true";
defparam \BSig|q7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N30
fiftyfivenm_lcell_comb \BSig|q8~feeder (
// Equation(s):
// \BSig|q8~feeder_combout  = \BSig|q7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BSig|q7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BSig|q8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BSig|q8~feeder .lut_mask = 16'hF0F0;
defparam \BSig|q8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N31
dffeas \BSig|q8 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\BSig|q8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BSig|q8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BSig|q8 .is_wysiwyg = "true";
defparam \BSig|q8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N0
fiftyfivenm_lcell_comb \comb_4|Selector1~0 (
// Equation(s):
// \comb_4|Selector1~0_combout  = (!\comb_4|range.0111~q  & (\comb_4|range.0000~q  & (\BSig|q8~q  $ (!\comb_4|Qout~q ))))

	.dataa(\BSig|q8~q ),
	.datab(\comb_4|Qout~q ),
	.datac(\comb_4|range.0111~q ),
	.datad(\comb_4|range.0000~q ),
	.cin(gnd),
	.combout(\comb_4|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Selector1~0 .lut_mask = 16'h0900;
defparam \comb_4|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N1
dffeas \comb_4|range.0111 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_4|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|range.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|range.0111 .is_wysiwyg = "true";
defparam \comb_4|range.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N22
fiftyfivenm_lcell_comb \comb_4|Selector0~0 (
// Equation(s):
// \comb_4|Selector0~0_combout  = (\comb_4|range.0000~q  & (\comb_4|range.0100~q  & (\BSig|q8~q  $ (\comb_4|Qout~q )))) # (!\comb_4|range.0000~q  & ((\comb_4|range.0100~q ) # (\BSig|q8~q  $ (!\comb_4|Qout~q ))))

	.dataa(\comb_4|range.0000~q ),
	.datab(\comb_4|range.0100~q ),
	.datac(\BSig|q8~q ),
	.datad(\comb_4|Qout~q ),
	.cin(gnd),
	.combout(\comb_4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Selector0~0 .lut_mask = 16'h5CC5;
defparam \comb_4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N12
fiftyfivenm_lcell_comb \comb_4|Selector0~1 (
// Equation(s):
// \comb_4|Selector0~1_combout  = (!\comb_4|range.0111~q  & !\comb_4|Selector0~0_combout )

	.dataa(gnd),
	.datab(\comb_4|range.0111~q ),
	.datac(\comb_4|Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Selector0~1 .lut_mask = 16'h0303;
defparam \comb_4|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N13
dffeas \comb_4|range.0000 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_4|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|range.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|range.0000 .is_wysiwyg = "true";
defparam \comb_4|range.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N4
fiftyfivenm_lcell_comb \comb_4|range~15 (
// Equation(s):
// \comb_4|range~15_combout  = (!\comb_4|range.0000~q  & (\BSig|q8~q  $ (\comb_4|Qout~q )))

	.dataa(\comb_4|range.0000~q ),
	.datab(gnd),
	.datac(\BSig|q8~q ),
	.datad(\comb_4|Qout~q ),
	.cin(gnd),
	.combout(\comb_4|range~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|range~15 .lut_mask = 16'h0550;
defparam \comb_4|range~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N5
dffeas \comb_4|range.0001 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_4|range~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|range.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|range.0001 .is_wysiwyg = "true";
defparam \comb_4|range.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N8
fiftyfivenm_lcell_comb \comb_4|range~14 (
// Equation(s):
// \comb_4|range~14_combout  = (\comb_4|range.0001~q  & (\BSig|q8~q  $ (\comb_4|Qout~q )))

	.dataa(\BSig|q8~q ),
	.datab(gnd),
	.datac(\comb_4|range.0001~q ),
	.datad(\comb_4|Qout~q ),
	.cin(gnd),
	.combout(\comb_4|range~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|range~14 .lut_mask = 16'h50A0;
defparam \comb_4|range~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N9
dffeas \comb_4|range.0010 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_4|range~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|range.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|range.0010 .is_wysiwyg = "true";
defparam \comb_4|range.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N28
fiftyfivenm_lcell_comb \comb_4|range~13 (
// Equation(s):
// \comb_4|range~13_combout  = (\comb_4|range.0010~q  & (\BSig|q8~q  $ (\comb_4|Qout~q )))

	.dataa(\BSig|q8~q ),
	.datab(gnd),
	.datac(\comb_4|range.0010~q ),
	.datad(\comb_4|Qout~q ),
	.cin(gnd),
	.combout(\comb_4|range~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|range~13 .lut_mask = 16'h50A0;
defparam \comb_4|range~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N29
dffeas \comb_4|range.0011 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_4|range~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|range.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|range.0011 .is_wysiwyg = "true";
defparam \comb_4|range.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N24
fiftyfivenm_lcell_comb \comb_4|range~12 (
// Equation(s):
// \comb_4|range~12_combout  = (\comb_4|range.0011~q  & (\BSig|q8~q  $ (\comb_4|Qout~q )))

	.dataa(gnd),
	.datab(\comb_4|range.0011~q ),
	.datac(\BSig|q8~q ),
	.datad(\comb_4|Qout~q ),
	.cin(gnd),
	.combout(\comb_4|range~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|range~12 .lut_mask = 16'h0CC0;
defparam \comb_4|range~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N25
dffeas \comb_4|range.0100 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_4|range~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|range.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|range.0100 .is_wysiwyg = "true";
defparam \comb_4|range.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N20
fiftyfivenm_lcell_comb \comb_4|Qout~0 (
// Equation(s):
// \comb_4|Qout~0_combout  = (\comb_4|range.0100~q  & (\BSig|q8~q )) # (!\comb_4|range.0100~q  & ((\comb_4|Qout~q )))

	.dataa(\BSig|q8~q ),
	.datab(\comb_4|range.0100~q ),
	.datac(\comb_4|Qout~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|Qout~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Qout~0 .lut_mask = 16'hB8B8;
defparam \comb_4|Qout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N21
dffeas \comb_4|Qout (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\comb_4|Qout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|Qout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|Qout .is_wysiwyg = "true";
defparam \comb_4|Qout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N18
fiftyfivenm_lcell_comb \SigP|EncSig0|B0|StartCheck~feeder (
// Equation(s):
// \SigP|EncSig0|B0|StartCheck~feeder_combout  = \comb_4|Qout~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|Qout~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|EncSig0|B0|StartCheck~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|EncSig0|B0|StartCheck~feeder .lut_mask = 16'hF0F0;
defparam \SigP|EncSig0|B0|StartCheck~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N19
dffeas \SigP|EncSig0|B0|StartCheck (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|EncSig0|B0|StartCheck~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|EncSig0|B0|StartCheck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|EncSig0|B0|StartCheck .is_wysiwyg = "true";
defparam \SigP|EncSig0|B0|StartCheck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N4
fiftyfivenm_lcell_comb \SigP|EncSig0|B0|StartOuter~0 (
// Equation(s):
// \SigP|EncSig0|B0|StartOuter~0_combout  = (!\SigP|EncSig0|B0|StartCheck~q  & \comb_4|Qout~q )

	.dataa(gnd),
	.datab(\SigP|EncSig0|B0|StartCheck~q ),
	.datac(\comb_4|Qout~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|EncSig0|B0|StartOuter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|EncSig0|B0|StartOuter~0 .lut_mask = 16'h3030;
defparam \SigP|EncSig0|B0|StartOuter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N5
dffeas \SigP|EncSig0|B0|StartOuter (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|EncSig0|B0|StartOuter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|EncSig0|B0|StartOuter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|EncSig0|B0|StartOuter .is_wysiwyg = "true";
defparam \SigP|EncSig0|B0|StartOuter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
fiftyfivenm_lcell_comb \SigP|Add3~0 (
// Equation(s):
// \SigP|Add3~0_combout  = (\SigP|AddB [0] & (\SigP|EncSig0|B0|StartOuter~q  $ (VCC))) # (!\SigP|AddB [0] & (\SigP|EncSig0|B0|StartOuter~q  & VCC))
// \SigP|Add3~1  = CARRY((\SigP|AddB [0] & \SigP|EncSig0|B0|StartOuter~q ))

	.dataa(\SigP|AddB [0]),
	.datab(\SigP|EncSig0|B0|StartOuter~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SigP|Add3~0_combout ),
	.cout(\SigP|Add3~1 ));
// synopsys translate_off
defparam \SigP|Add3~0 .lut_mask = 16'h6688;
defparam \SigP|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
fiftyfivenm_lcell_comb \SigP|AddB~2 (
// Equation(s):
// \SigP|AddB~2_combout  = (\UART0|CurrAdd [0] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~0_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [0] & (\SigN|AddB[9]~0_combout  & (\SigP|Add3~0_combout )))

	.dataa(\UART0|CurrAdd [0]),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigP|Add3~0_combout ),
	.datad(\SigP|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~2_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~2 .lut_mask = 16'hC0EA;
defparam \SigP|AddB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N0
fiftyfivenm_lcell_comb \SigP|BEn~0 (
// Equation(s):
// \SigP|BEn~0_combout  = (\SigN|ZCtr.10~q  & \SigP|EncSig0|B0|StartOuter~q )

	.dataa(gnd),
	.datab(\SigN|ZCtr.10~q ),
	.datac(gnd),
	.datad(\SigP|EncSig0|B0|StartOuter~q ),
	.cin(gnd),
	.combout(\SigP|BEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|BEn~0 .lut_mask = 16'hCC00;
defparam \SigP|BEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
fiftyfivenm_lcell_comb \SigP|AddHolderB~0 (
// Equation(s):
// \SigP|AddHolderB~0_combout  = (\SigN|ZCtr.00~q  & (!\SigN|ZCtr.01~q  & ((\SigP|AddHolderB~q ) # (\SigP|BEn~0_combout ))))

	.dataa(\SigN|ZCtr.00~q ),
	.datab(\SigN|ZCtr.01~q ),
	.datac(\SigP|AddHolderB~q ),
	.datad(\SigP|BEn~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddHolderB~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddHolderB~0 .lut_mask = 16'h2220;
defparam \SigP|AddHolderB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N31
dffeas \SigP|AddHolderB (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|AddHolderB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddHolderB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddHolderB .is_wysiwyg = "true";
defparam \SigP|AddHolderB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
fiftyfivenm_lcell_comb \SigP|AddB[0]~1 (
// Equation(s):
// \SigP|AddB[0]~1_combout  = ((\SigP|AddHolderB~q  & \SigN|ZCtr.10~q )) # (!\SigN|AddB[9]~0_combout )

	.dataa(\SigP|AddHolderB~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|AddB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB[0]~1 .lut_mask = 16'h8F8F;
defparam \SigP|AddB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N15
dffeas \SigP|AddB[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[0] .is_wysiwyg = "true";
defparam \SigP|AddB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
fiftyfivenm_lcell_comb \SigP|Add3~2 (
// Equation(s):
// \SigP|Add3~2_combout  = (\SigP|AddB [1] & (!\SigP|Add3~1 )) # (!\SigP|AddB [1] & ((\SigP|Add3~1 ) # (GND)))
// \SigP|Add3~3  = CARRY((!\SigP|Add3~1 ) # (!\SigP|AddB [1]))

	.dataa(gnd),
	.datab(\SigP|AddB [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~1 ),
	.combout(\SigP|Add3~2_combout ),
	.cout(\SigP|Add3~3 ));
// synopsys translate_off
defparam \SigP|Add3~2 .lut_mask = 16'h3C3F;
defparam \SigP|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
fiftyfivenm_lcell_comb \SigP|AddB~3 (
// Equation(s):
// \SigP|AddB~3_combout  = (\UART0|CurrAdd [1] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~2_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [1] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~2_combout ))))

	.dataa(\UART0|CurrAdd [1]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigP|Add3~2_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~3_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~3 .lut_mask = 16'hF222;
defparam \SigP|AddB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N3
dffeas \SigP|AddB[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[1] .is_wysiwyg = "true";
defparam \SigP|AddB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
fiftyfivenm_lcell_comb \SigP|Add3~4 (
// Equation(s):
// \SigP|Add3~4_combout  = (\SigP|AddB [2] & (\SigP|Add3~3  $ (GND))) # (!\SigP|AddB [2] & (!\SigP|Add3~3  & VCC))
// \SigP|Add3~5  = CARRY((\SigP|AddB [2] & !\SigP|Add3~3 ))

	.dataa(gnd),
	.datab(\SigP|AddB [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~3 ),
	.combout(\SigP|Add3~4_combout ),
	.cout(\SigP|Add3~5 ));
// synopsys translate_off
defparam \SigP|Add3~4 .lut_mask = 16'hC30C;
defparam \SigP|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
fiftyfivenm_lcell_comb \SigP|AddB~4 (
// Equation(s):
// \SigP|AddB~4_combout  = (\UART0|CurrAdd [2] & (((\SigP|Add3~4_combout  & \SigN|AddB[9]~0_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [2] & (((\SigP|Add3~4_combout  & \SigN|AddB[9]~0_combout ))))

	.dataa(\UART0|CurrAdd [2]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigP|Add3~4_combout ),
	.datad(\SigN|AddB[9]~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~4_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~4 .lut_mask = 16'hF222;
defparam \SigP|AddB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \SigP|AddB[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|AddB~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[2] .is_wysiwyg = "true";
defparam \SigP|AddB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
fiftyfivenm_lcell_comb \SigP|Add3~6 (
// Equation(s):
// \SigP|Add3~6_combout  = (\SigP|AddB [3] & (!\SigP|Add3~5 )) # (!\SigP|AddB [3] & ((\SigP|Add3~5 ) # (GND)))
// \SigP|Add3~7  = CARRY((!\SigP|Add3~5 ) # (!\SigP|AddB [3]))

	.dataa(\SigP|AddB [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~5 ),
	.combout(\SigP|Add3~6_combout ),
	.cout(\SigP|Add3~7 ));
// synopsys translate_off
defparam \SigP|Add3~6 .lut_mask = 16'h5A5F;
defparam \SigP|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
fiftyfivenm_lcell_comb \SigP|AddB~5 (
// Equation(s):
// \SigP|AddB~5_combout  = (\UART0|CurrAdd [3] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~6_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [3] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~6_combout ))))

	.dataa(\UART0|CurrAdd [3]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigP|Add3~6_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~5_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~5 .lut_mask = 16'hF222;
defparam \SigP|AddB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N7
dffeas \SigP|AddB[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[3] .is_wysiwyg = "true";
defparam \SigP|AddB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
fiftyfivenm_lcell_comb \SigP|Add3~8 (
// Equation(s):
// \SigP|Add3~8_combout  = (\SigP|AddB [4] & (\SigP|Add3~7  $ (GND))) # (!\SigP|AddB [4] & (!\SigP|Add3~7  & VCC))
// \SigP|Add3~9  = CARRY((\SigP|AddB [4] & !\SigP|Add3~7 ))

	.dataa(gnd),
	.datab(\SigP|AddB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~7 ),
	.combout(\SigP|Add3~8_combout ),
	.cout(\SigP|Add3~9 ));
// synopsys translate_off
defparam \SigP|Add3~8 .lut_mask = 16'hC30C;
defparam \SigP|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
fiftyfivenm_lcell_comb \SigP|AddB~6 (
// Equation(s):
// \SigP|AddB~6_combout  = (\UART0|CurrAdd [4] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~8_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [4] & (\SigN|AddB[9]~0_combout  & (\SigP|Add3~8_combout )))

	.dataa(\UART0|CurrAdd [4]),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigP|Add3~8_combout ),
	.datad(\SigP|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~6_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~6 .lut_mask = 16'hC0EA;
defparam \SigP|AddB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N9
dffeas \SigP|AddB[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[4] .is_wysiwyg = "true";
defparam \SigP|AddB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
fiftyfivenm_lcell_comb \SigP|Add3~10 (
// Equation(s):
// \SigP|Add3~10_combout  = (\SigP|AddB [5] & (!\SigP|Add3~9 )) # (!\SigP|AddB [5] & ((\SigP|Add3~9 ) # (GND)))
// \SigP|Add3~11  = CARRY((!\SigP|Add3~9 ) # (!\SigP|AddB [5]))

	.dataa(\SigP|AddB [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~9 ),
	.combout(\SigP|Add3~10_combout ),
	.cout(\SigP|Add3~11 ));
// synopsys translate_off
defparam \SigP|Add3~10 .lut_mask = 16'h5A5F;
defparam \SigP|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
fiftyfivenm_lcell_comb \SigP|AddB~7 (
// Equation(s):
// \SigP|AddB~7_combout  = (\UART0|CurrAdd [5] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~10_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [5] & (\SigN|AddB[9]~0_combout  & (\SigP|Add3~10_combout )))

	.dataa(\UART0|CurrAdd [5]),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigP|Add3~10_combout ),
	.datad(\SigP|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~7_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~7 .lut_mask = 16'hC0EA;
defparam \SigP|AddB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N11
dffeas \SigP|AddB[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[5] .is_wysiwyg = "true";
defparam \SigP|AddB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
fiftyfivenm_lcell_comb \SigP|Add3~12 (
// Equation(s):
// \SigP|Add3~12_combout  = (\SigP|AddB [6] & (\SigP|Add3~11  $ (GND))) # (!\SigP|AddB [6] & (!\SigP|Add3~11  & VCC))
// \SigP|Add3~13  = CARRY((\SigP|AddB [6] & !\SigP|Add3~11 ))

	.dataa(\SigP|AddB [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~11 ),
	.combout(\SigP|Add3~12_combout ),
	.cout(\SigP|Add3~13 ));
// synopsys translate_off
defparam \SigP|Add3~12 .lut_mask = 16'hA50A;
defparam \SigP|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
fiftyfivenm_lcell_comb \SigP|AddB~8 (
// Equation(s):
// \SigP|AddB~8_combout  = (\UART0|CurrAdd [6] & (((\SigP|Add3~12_combout  & \SigN|AddB[9]~0_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [6] & (\SigP|Add3~12_combout  & (\SigN|AddB[9]~0_combout )))

	.dataa(\UART0|CurrAdd [6]),
	.datab(\SigP|Add3~12_combout ),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigP|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~8_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~8 .lut_mask = 16'hC0EA;
defparam \SigP|AddB~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N13
dffeas \SigP|AddB[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[6] .is_wysiwyg = "true";
defparam \SigP|AddB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
fiftyfivenm_lcell_comb \SigP|Add3~14 (
// Equation(s):
// \SigP|Add3~14_combout  = (\SigP|AddB [7] & (!\SigP|Add3~13 )) # (!\SigP|AddB [7] & ((\SigP|Add3~13 ) # (GND)))
// \SigP|Add3~15  = CARRY((!\SigP|Add3~13 ) # (!\SigP|AddB [7]))

	.dataa(\SigP|AddB [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~13 ),
	.combout(\SigP|Add3~14_combout ),
	.cout(\SigP|Add3~15 ));
// synopsys translate_off
defparam \SigP|Add3~14 .lut_mask = 16'h5A5F;
defparam \SigP|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
fiftyfivenm_lcell_comb \SigP|AddB~9 (
// Equation(s):
// \SigP|AddB~9_combout  = (\UART0|CurrAdd [7] & (((\SigP|Add3~14_combout  & \SigN|AddB[9]~0_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [7] & (((\SigP|Add3~14_combout  & \SigN|AddB[9]~0_combout ))))

	.dataa(\UART0|CurrAdd [7]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigP|Add3~14_combout ),
	.datad(\SigN|AddB[9]~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~9_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~9 .lut_mask = 16'hF222;
defparam \SigP|AddB~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N31
dffeas \SigP|AddB[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|AddB~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[7] .is_wysiwyg = "true";
defparam \SigP|AddB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
fiftyfivenm_lcell_comb \SigP|Add3~16 (
// Equation(s):
// \SigP|Add3~16_combout  = (\SigP|AddB [8] & (\SigP|Add3~15  $ (GND))) # (!\SigP|AddB [8] & (!\SigP|Add3~15  & VCC))
// \SigP|Add3~17  = CARRY((\SigP|AddB [8] & !\SigP|Add3~15 ))

	.dataa(gnd),
	.datab(\SigP|AddB [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~15 ),
	.combout(\SigP|Add3~16_combout ),
	.cout(\SigP|Add3~17 ));
// synopsys translate_off
defparam \SigP|Add3~16 .lut_mask = 16'hC30C;
defparam \SigP|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
fiftyfivenm_lcell_comb \SigP|AddB~10 (
// Equation(s):
// \SigP|AddB~10_combout  = (\UART0|CurrAdd [8] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~16_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [8] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~16_combout ))))

	.dataa(\UART0|CurrAdd [8]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigP|Add3~16_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~10_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~10 .lut_mask = 16'hF222;
defparam \SigP|AddB~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N17
dffeas \SigP|AddB[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[8] .is_wysiwyg = "true";
defparam \SigP|AddB[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
fiftyfivenm_lcell_comb \SigP|Add3~18 (
// Equation(s):
// \SigP|Add3~18_combout  = (\SigP|AddB [9] & (!\SigP|Add3~17 )) # (!\SigP|AddB [9] & ((\SigP|Add3~17 ) # (GND)))
// \SigP|Add3~19  = CARRY((!\SigP|Add3~17 ) # (!\SigP|AddB [9]))

	.dataa(gnd),
	.datab(\SigP|AddB [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~17 ),
	.combout(\SigP|Add3~18_combout ),
	.cout(\SigP|Add3~19 ));
// synopsys translate_off
defparam \SigP|Add3~18 .lut_mask = 16'h3C3F;
defparam \SigP|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
fiftyfivenm_lcell_comb \SigP|AddB~11 (
// Equation(s):
// \SigP|AddB~11_combout  = (\UART0|CurrAdd [9] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~18_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [9] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~18_combout ))))

	.dataa(\UART0|CurrAdd [9]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigP|Add3~18_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~11_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~11 .lut_mask = 16'hF222;
defparam \SigP|AddB~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N19
dffeas \SigP|AddB[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[9] .is_wysiwyg = "true";
defparam \SigP|AddB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
fiftyfivenm_lcell_comb \SigP|Add3~20 (
// Equation(s):
// \SigP|Add3~20_combout  = (\SigP|AddB [10] & (\SigP|Add3~19  $ (GND))) # (!\SigP|AddB [10] & (!\SigP|Add3~19  & VCC))
// \SigP|Add3~21  = CARRY((\SigP|AddB [10] & !\SigP|Add3~19 ))

	.dataa(gnd),
	.datab(\SigP|AddB [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~19 ),
	.combout(\SigP|Add3~20_combout ),
	.cout(\SigP|Add3~21 ));
// synopsys translate_off
defparam \SigP|Add3~20 .lut_mask = 16'hC30C;
defparam \SigP|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
fiftyfivenm_lcell_comb \SigP|AddB~12 (
// Equation(s):
// \SigP|AddB~12_combout  = (\UART0|CurrAdd [10] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~20_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [10] & (\SigN|AddB[9]~0_combout  & (\SigP|Add3~20_combout )))

	.dataa(\UART0|CurrAdd [10]),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigP|Add3~20_combout ),
	.datad(\SigP|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~12_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~12 .lut_mask = 16'hC0EA;
defparam \SigP|AddB~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N21
dffeas \SigP|AddB[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[10] .is_wysiwyg = "true";
defparam \SigP|AddB[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
fiftyfivenm_lcell_comb \SigP|Add3~22 (
// Equation(s):
// \SigP|Add3~22_combout  = (\SigP|AddB [11] & (!\SigP|Add3~21 )) # (!\SigP|AddB [11] & ((\SigP|Add3~21 ) # (GND)))
// \SigP|Add3~23  = CARRY((!\SigP|Add3~21 ) # (!\SigP|AddB [11]))

	.dataa(\SigP|AddB [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~21 ),
	.combout(\SigP|Add3~22_combout ),
	.cout(\SigP|Add3~23 ));
// synopsys translate_off
defparam \SigP|Add3~22 .lut_mask = 16'h5A5F;
defparam \SigP|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
fiftyfivenm_lcell_comb \SigP|AddB~13 (
// Equation(s):
// \SigP|AddB~13_combout  = (\UART0|CurrAdd [11] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~22_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [11] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~22_combout ))))

	.dataa(\UART0|CurrAdd [11]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigP|Add3~22_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~13_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~13 .lut_mask = 16'hF222;
defparam \SigP|AddB~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N23
dffeas \SigP|AddB[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[11] .is_wysiwyg = "true";
defparam \SigP|AddB[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
fiftyfivenm_lcell_comb \SigP|Add3~24 (
// Equation(s):
// \SigP|Add3~24_combout  = (\SigP|AddB [12] & (\SigP|Add3~23  $ (GND))) # (!\SigP|AddB [12] & (!\SigP|Add3~23  & VCC))
// \SigP|Add3~25  = CARRY((\SigP|AddB [12] & !\SigP|Add3~23 ))

	.dataa(gnd),
	.datab(\SigP|AddB [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add3~23 ),
	.combout(\SigP|Add3~24_combout ),
	.cout(\SigP|Add3~25 ));
// synopsys translate_off
defparam \SigP|Add3~24 .lut_mask = 16'hC30C;
defparam \SigP|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
fiftyfivenm_lcell_comb \SigP|AddB~14 (
// Equation(s):
// \SigP|AddB~14_combout  = (\UART0|CurrAdd [12] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~24_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [12] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~24_combout ))))

	.dataa(\UART0|CurrAdd [12]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigP|Add3~24_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~14_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~14 .lut_mask = 16'hF222;
defparam \SigP|AddB~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N25
dffeas \SigP|AddB[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|AddB~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[12] .is_wysiwyg = "true";
defparam \SigP|AddB[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
fiftyfivenm_lcell_comb \SigP|Add3~26 (
// Equation(s):
// \SigP|Add3~26_combout  = \SigP|Add3~25  $ (\SigP|AddB [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigP|AddB [13]),
	.cin(\SigP|Add3~25 ),
	.combout(\SigP|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Add3~26 .lut_mask = 16'h0FF0;
defparam \SigP|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
fiftyfivenm_lcell_comb \SigP|AddB~0 (
// Equation(s):
// \SigP|AddB~0_combout  = (\UART0|CurrAdd [13] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~26_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [13] & (((\SigN|AddB[9]~0_combout  & \SigP|Add3~26_combout ))))

	.dataa(\UART0|CurrAdd [13]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigP|Add3~26_combout ),
	.cin(gnd),
	.combout(\SigP|AddB~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|AddB~0 .lut_mask = 16'hF222;
defparam \SigP|AddB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N13
dffeas \SigP|AddB[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|AddB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|AddB[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AddB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AddB[13] .is_wysiwyg = "true";
defparam \SigP|AddB[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
fiftyfivenm_lcell_comb \SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \SigP|AddB [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigP|AddB [13]),
	.cin(gnd),
	.combout(\SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N9
dffeas \SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N1
dffeas \SigP|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigP|DataC0|B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N0
fiftyfivenm_lcell_comb \SigP|qOut[27]~0 (
// Equation(s):
// \SigP|qOut[27]~0_combout  = (\UART0|MemSlaver [0] & (((\SigP|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\UART0|MemSlaver [0] & ((\UART0|MemSlaver [3] & (\SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a 
// [0])) # (!\UART0|MemSlaver [3] & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a [0])))))

	.dataa(\UART0|MemSlaver [0]),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\UART0|MemSlaver [3]),
	.cin(gnd),
	.combout(\SigP|qOut[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut[27]~0 .lut_mask = 16'hE4F0;
defparam \SigP|qOut[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N27
dffeas \SigP|AEn (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|AEn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|AEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|AEn .is_wysiwyg = "true";
defparam \SigP|AEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
fiftyfivenm_lcell_comb \SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1] = (\SigP|AEn~q  & \SigP|AddA [13])

	.dataa(\SigP|AEn~q ),
	.datab(gnd),
	.datac(\SigP|AddA [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[1] .lut_mask = 16'hA0A0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \rset0|reset~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rset0|reset~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rset0|reset~clkctrl_outclk ));
// synopsys translate_off
defparam \rset0|reset~clkctrl .clock_type = "global clock";
defparam \rset0|reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
fiftyfivenm_lcell_comb \SigN|Add1~0 (
// Equation(s):
// \SigN|Add1~0_combout  = \SigN|Timer [0] $ (VCC)
// \SigN|Add1~1  = CARRY(\SigN|Timer [0])

	.dataa(gnd),
	.datab(\SigN|Timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SigN|Add1~0_combout ),
	.cout(\SigN|Add1~1 ));
// synopsys translate_off
defparam \SigN|Add1~0 .lut_mask = 16'h33CC;
defparam \SigN|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
fiftyfivenm_lcell_comb \SigN|Selector50~0 (
// Equation(s):
// \SigN|Selector50~0_combout  = (\SigN|Add1~0_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [0])))) # (!\SigN|Add1~0_combout  & (\SigN|ZCtr.11~q  & (\SigN|Timer [0])))

	.dataa(\SigN|Add1~0_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [0]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector50~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \SigN|Timer[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[0] .is_wysiwyg = "true";
defparam \SigN|Timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
fiftyfivenm_lcell_comb \SigN|Add1~2 (
// Equation(s):
// \SigN|Add1~2_combout  = (\SigN|Timer [1] & (!\SigN|Add1~1 )) # (!\SigN|Timer [1] & ((\SigN|Add1~1 ) # (GND)))
// \SigN|Add1~3  = CARRY((!\SigN|Add1~1 ) # (!\SigN|Timer [1]))

	.dataa(gnd),
	.datab(\SigN|Timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~1 ),
	.combout(\SigN|Add1~2_combout ),
	.cout(\SigN|Add1~3 ));
// synopsys translate_off
defparam \SigN|Add1~2 .lut_mask = 16'h3C3F;
defparam \SigN|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
fiftyfivenm_lcell_comb \SigN|Selector49~0 (
// Equation(s):
// \SigN|Selector49~0_combout  = (\SigN|ZCtr.10~q  & ((\SigN|Add1~2_combout ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [1])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigN|Timer [1])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [1]),
	.datad(\SigN|Add1~2_combout ),
	.cin(gnd),
	.combout(\SigN|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector49~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \SigN|Timer[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[1] .is_wysiwyg = "true";
defparam \SigN|Timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
fiftyfivenm_lcell_comb \SigN|Add1~4 (
// Equation(s):
// \SigN|Add1~4_combout  = (\SigN|Timer [2] & (\SigN|Add1~3  $ (GND))) # (!\SigN|Timer [2] & (!\SigN|Add1~3  & VCC))
// \SigN|Add1~5  = CARRY((\SigN|Timer [2] & !\SigN|Add1~3 ))

	.dataa(gnd),
	.datab(\SigN|Timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~3 ),
	.combout(\SigN|Add1~4_combout ),
	.cout(\SigN|Add1~5 ));
// synopsys translate_off
defparam \SigN|Add1~4 .lut_mask = 16'hC30C;
defparam \SigN|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
fiftyfivenm_lcell_comb \SigN|Selector48~0 (
// Equation(s):
// \SigN|Selector48~0_combout  = (\SigN|Add1~4_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [2])))) # (!\SigN|Add1~4_combout  & (\SigN|ZCtr.11~q  & (\SigN|Timer [2])))

	.dataa(\SigN|Add1~4_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [2]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector48~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \SigN|Timer[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[2] .is_wysiwyg = "true";
defparam \SigN|Timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
fiftyfivenm_lcell_comb \SigN|Add1~6 (
// Equation(s):
// \SigN|Add1~6_combout  = (\SigN|Timer [3] & (!\SigN|Add1~5 )) # (!\SigN|Timer [3] & ((\SigN|Add1~5 ) # (GND)))
// \SigN|Add1~7  = CARRY((!\SigN|Add1~5 ) # (!\SigN|Timer [3]))

	.dataa(\SigN|Timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~5 ),
	.combout(\SigN|Add1~6_combout ),
	.cout(\SigN|Add1~7 ));
// synopsys translate_off
defparam \SigN|Add1~6 .lut_mask = 16'h5A5F;
defparam \SigN|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
fiftyfivenm_lcell_comb \SigN|Selector47~0 (
// Equation(s):
// \SigN|Selector47~0_combout  = (\SigN|Add1~6_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [3])))) # (!\SigN|Add1~6_combout  & (\SigN|ZCtr.11~q  & (\SigN|Timer [3])))

	.dataa(\SigN|Add1~6_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [3]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector47~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \SigN|Timer[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[3] .is_wysiwyg = "true";
defparam \SigN|Timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
fiftyfivenm_lcell_comb \SigN|Add1~8 (
// Equation(s):
// \SigN|Add1~8_combout  = (\SigN|Timer [4] & (\SigN|Add1~7  $ (GND))) # (!\SigN|Timer [4] & (!\SigN|Add1~7  & VCC))
// \SigN|Add1~9  = CARRY((\SigN|Timer [4] & !\SigN|Add1~7 ))

	.dataa(gnd),
	.datab(\SigN|Timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~7 ),
	.combout(\SigN|Add1~8_combout ),
	.cout(\SigN|Add1~9 ));
// synopsys translate_off
defparam \SigN|Add1~8 .lut_mask = 16'hC30C;
defparam \SigN|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
fiftyfivenm_lcell_comb \SigN|Selector46~0 (
// Equation(s):
// \SigN|Selector46~0_combout  = (\SigN|ZCtr.10~q  & ((\SigN|Add1~8_combout ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [4])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigN|Timer [4])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [4]),
	.datad(\SigN|Add1~8_combout ),
	.cin(gnd),
	.combout(\SigN|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector46~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \SigN|Timer[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[4] .is_wysiwyg = "true";
defparam \SigN|Timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
fiftyfivenm_lcell_comb \SigN|Add1~10 (
// Equation(s):
// \SigN|Add1~10_combout  = (\SigN|Timer [5] & (!\SigN|Add1~9 )) # (!\SigN|Timer [5] & ((\SigN|Add1~9 ) # (GND)))
// \SigN|Add1~11  = CARRY((!\SigN|Add1~9 ) # (!\SigN|Timer [5]))

	.dataa(gnd),
	.datab(\SigN|Timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~9 ),
	.combout(\SigN|Add1~10_combout ),
	.cout(\SigN|Add1~11 ));
// synopsys translate_off
defparam \SigN|Add1~10 .lut_mask = 16'h3C3F;
defparam \SigN|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
fiftyfivenm_lcell_comb \SigN|Selector45~0 (
// Equation(s):
// \SigN|Selector45~0_combout  = (\SigN|ZCtr.10~q  & ((\SigN|Add1~10_combout ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [5])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigN|Timer [5])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [5]),
	.datad(\SigN|Add1~10_combout ),
	.cin(gnd),
	.combout(\SigN|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector45~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \SigN|Timer[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[5] .is_wysiwyg = "true";
defparam \SigN|Timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
fiftyfivenm_lcell_comb \SigN|Add1~12 (
// Equation(s):
// \SigN|Add1~12_combout  = (\SigN|Timer [6] & (\SigN|Add1~11  $ (GND))) # (!\SigN|Timer [6] & (!\SigN|Add1~11  & VCC))
// \SigN|Add1~13  = CARRY((\SigN|Timer [6] & !\SigN|Add1~11 ))

	.dataa(\SigN|Timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~11 ),
	.combout(\SigN|Add1~12_combout ),
	.cout(\SigN|Add1~13 ));
// synopsys translate_off
defparam \SigN|Add1~12 .lut_mask = 16'hA50A;
defparam \SigN|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
fiftyfivenm_lcell_comb \SigN|Selector44~0 (
// Equation(s):
// \SigN|Selector44~0_combout  = (\SigN|ZCtr.10~q  & ((\SigN|Add1~12_combout ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [6])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigN|Timer [6])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [6]),
	.datad(\SigN|Add1~12_combout ),
	.cin(gnd),
	.combout(\SigN|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector44~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \SigN|Timer[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[6] .is_wysiwyg = "true";
defparam \SigN|Timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
fiftyfivenm_lcell_comb \SigN|Add1~14 (
// Equation(s):
// \SigN|Add1~14_combout  = (\SigN|Timer [7] & (!\SigN|Add1~13 )) # (!\SigN|Timer [7] & ((\SigN|Add1~13 ) # (GND)))
// \SigN|Add1~15  = CARRY((!\SigN|Add1~13 ) # (!\SigN|Timer [7]))

	.dataa(gnd),
	.datab(\SigN|Timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~13 ),
	.combout(\SigN|Add1~14_combout ),
	.cout(\SigN|Add1~15 ));
// synopsys translate_off
defparam \SigN|Add1~14 .lut_mask = 16'h3C3F;
defparam \SigN|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
fiftyfivenm_lcell_comb \SigN|Selector43~0 (
// Equation(s):
// \SigN|Selector43~0_combout  = (\SigN|ZCtr.10~q  & ((\SigN|Add1~14_combout ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [7])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigN|Timer [7])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [7]),
	.datad(\SigN|Add1~14_combout ),
	.cin(gnd),
	.combout(\SigN|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector43~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \SigN|Timer[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[7] .is_wysiwyg = "true";
defparam \SigN|Timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
fiftyfivenm_lcell_comb \SigN|Add1~16 (
// Equation(s):
// \SigN|Add1~16_combout  = (\SigN|Timer [8] & (\SigN|Add1~15  $ (GND))) # (!\SigN|Timer [8] & (!\SigN|Add1~15  & VCC))
// \SigN|Add1~17  = CARRY((\SigN|Timer [8] & !\SigN|Add1~15 ))

	.dataa(gnd),
	.datab(\SigN|Timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~15 ),
	.combout(\SigN|Add1~16_combout ),
	.cout(\SigN|Add1~17 ));
// synopsys translate_off
defparam \SigN|Add1~16 .lut_mask = 16'hC30C;
defparam \SigN|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
fiftyfivenm_lcell_comb \SigN|Selector42~0 (
// Equation(s):
// \SigN|Selector42~0_combout  = (\SigN|Add1~16_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [8])))) # (!\SigN|Add1~16_combout  & (\SigN|ZCtr.11~q  & (\SigN|Timer [8])))

	.dataa(\SigN|Add1~16_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [8]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector42~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \SigN|Timer[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[8] .is_wysiwyg = "true";
defparam \SigN|Timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
fiftyfivenm_lcell_comb \SigN|Add1~18 (
// Equation(s):
// \SigN|Add1~18_combout  = (\SigN|Timer [9] & (!\SigN|Add1~17 )) # (!\SigN|Timer [9] & ((\SigN|Add1~17 ) # (GND)))
// \SigN|Add1~19  = CARRY((!\SigN|Add1~17 ) # (!\SigN|Timer [9]))

	.dataa(\SigN|Timer [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~17 ),
	.combout(\SigN|Add1~18_combout ),
	.cout(\SigN|Add1~19 ));
// synopsys translate_off
defparam \SigN|Add1~18 .lut_mask = 16'h5A5F;
defparam \SigN|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
fiftyfivenm_lcell_comb \SigN|Selector41~0 (
// Equation(s):
// \SigN|Selector41~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [9]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~18_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~18_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [9]),
	.datad(\SigN|Add1~18_combout ),
	.cin(gnd),
	.combout(\SigN|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector41~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \SigN|Timer[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[9] .is_wysiwyg = "true";
defparam \SigN|Timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
fiftyfivenm_lcell_comb \SigN|Add1~20 (
// Equation(s):
// \SigN|Add1~20_combout  = (\SigN|Timer [10] & (\SigN|Add1~19  $ (GND))) # (!\SigN|Timer [10] & (!\SigN|Add1~19  & VCC))
// \SigN|Add1~21  = CARRY((\SigN|Timer [10] & !\SigN|Add1~19 ))

	.dataa(gnd),
	.datab(\SigN|Timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~19 ),
	.combout(\SigN|Add1~20_combout ),
	.cout(\SigN|Add1~21 ));
// synopsys translate_off
defparam \SigN|Add1~20 .lut_mask = 16'hC30C;
defparam \SigN|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
fiftyfivenm_lcell_comb \SigN|Selector40~0 (
// Equation(s):
// \SigN|Selector40~0_combout  = (\SigN|ZCtr.10~q  & ((\SigN|Add1~20_combout ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [10])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigN|Timer [10])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [10]),
	.datad(\SigN|Add1~20_combout ),
	.cin(gnd),
	.combout(\SigN|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector40~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \SigN|Timer[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[10] .is_wysiwyg = "true";
defparam \SigN|Timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
fiftyfivenm_lcell_comb \SigN|Add1~22 (
// Equation(s):
// \SigN|Add1~22_combout  = (\SigN|Timer [11] & (!\SigN|Add1~21 )) # (!\SigN|Timer [11] & ((\SigN|Add1~21 ) # (GND)))
// \SigN|Add1~23  = CARRY((!\SigN|Add1~21 ) # (!\SigN|Timer [11]))

	.dataa(gnd),
	.datab(\SigN|Timer [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~21 ),
	.combout(\SigN|Add1~22_combout ),
	.cout(\SigN|Add1~23 ));
// synopsys translate_off
defparam \SigN|Add1~22 .lut_mask = 16'h3C3F;
defparam \SigN|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
fiftyfivenm_lcell_comb \SigN|Selector39~0 (
// Equation(s):
// \SigN|Selector39~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [11]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~22_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~22_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [11]),
	.datad(\SigN|Add1~22_combout ),
	.cin(gnd),
	.combout(\SigN|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector39~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \SigN|Timer[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[11] .is_wysiwyg = "true";
defparam \SigN|Timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
fiftyfivenm_lcell_comb \SigN|Add1~24 (
// Equation(s):
// \SigN|Add1~24_combout  = (\SigN|Timer [12] & (\SigN|Add1~23  $ (GND))) # (!\SigN|Timer [12] & (!\SigN|Add1~23  & VCC))
// \SigN|Add1~25  = CARRY((\SigN|Timer [12] & !\SigN|Add1~23 ))

	.dataa(gnd),
	.datab(\SigN|Timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~23 ),
	.combout(\SigN|Add1~24_combout ),
	.cout(\SigN|Add1~25 ));
// synopsys translate_off
defparam \SigN|Add1~24 .lut_mask = 16'hC30C;
defparam \SigN|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
fiftyfivenm_lcell_comb \SigN|Selector38~0 (
// Equation(s):
// \SigN|Selector38~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [12]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~24_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~24_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [12]),
	.datad(\SigN|Add1~24_combout ),
	.cin(gnd),
	.combout(\SigN|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector38~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \SigN|Timer[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[12] .is_wysiwyg = "true";
defparam \SigN|Timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
fiftyfivenm_lcell_comb \SigN|Add1~26 (
// Equation(s):
// \SigN|Add1~26_combout  = (\SigN|Timer [13] & (!\SigN|Add1~25 )) # (!\SigN|Timer [13] & ((\SigN|Add1~25 ) # (GND)))
// \SigN|Add1~27  = CARRY((!\SigN|Add1~25 ) # (!\SigN|Timer [13]))

	.dataa(gnd),
	.datab(\SigN|Timer [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~25 ),
	.combout(\SigN|Add1~26_combout ),
	.cout(\SigN|Add1~27 ));
// synopsys translate_off
defparam \SigN|Add1~26 .lut_mask = 16'h3C3F;
defparam \SigN|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
fiftyfivenm_lcell_comb \SigN|Selector37~0 (
// Equation(s):
// \SigN|Selector37~0_combout  = (\SigN|Add1~26_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [13])))) # (!\SigN|Add1~26_combout  & (\SigN|ZCtr.11~q  & (\SigN|Timer [13])))

	.dataa(\SigN|Add1~26_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [13]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector37~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \SigN|Timer[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[13] .is_wysiwyg = "true";
defparam \SigN|Timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
fiftyfivenm_lcell_comb \SigN|Add1~28 (
// Equation(s):
// \SigN|Add1~28_combout  = (\SigN|Timer [14] & (\SigN|Add1~27  $ (GND))) # (!\SigN|Timer [14] & (!\SigN|Add1~27  & VCC))
// \SigN|Add1~29  = CARRY((\SigN|Timer [14] & !\SigN|Add1~27 ))

	.dataa(gnd),
	.datab(\SigN|Timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~27 ),
	.combout(\SigN|Add1~28_combout ),
	.cout(\SigN|Add1~29 ));
// synopsys translate_off
defparam \SigN|Add1~28 .lut_mask = 16'hC30C;
defparam \SigN|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
fiftyfivenm_lcell_comb \SigN|Selector36~0 (
// Equation(s):
// \SigN|Selector36~0_combout  = (\SigN|ZCtr.10~q  & ((\SigN|Add1~28_combout ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [14])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigN|Timer [14])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [14]),
	.datad(\SigN|Add1~28_combout ),
	.cin(gnd),
	.combout(\SigN|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector36~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \SigN|Timer[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[14] .is_wysiwyg = "true";
defparam \SigN|Timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
fiftyfivenm_lcell_comb \SigN|Add1~30 (
// Equation(s):
// \SigN|Add1~30_combout  = (\SigN|Timer [15] & (!\SigN|Add1~29 )) # (!\SigN|Timer [15] & ((\SigN|Add1~29 ) # (GND)))
// \SigN|Add1~31  = CARRY((!\SigN|Add1~29 ) # (!\SigN|Timer [15]))

	.dataa(\SigN|Timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~29 ),
	.combout(\SigN|Add1~30_combout ),
	.cout(\SigN|Add1~31 ));
// synopsys translate_off
defparam \SigN|Add1~30 .lut_mask = 16'h5A5F;
defparam \SigN|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
fiftyfivenm_lcell_comb \SigN|Selector35~0 (
// Equation(s):
// \SigN|Selector35~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [15]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~30_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~30_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [15]),
	.datad(\SigN|Add1~30_combout ),
	.cin(gnd),
	.combout(\SigN|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector35~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \SigN|Timer[15] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[15] .is_wysiwyg = "true";
defparam \SigN|Timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
fiftyfivenm_lcell_comb \SigN|Add1~32 (
// Equation(s):
// \SigN|Add1~32_combout  = (\SigN|Timer [16] & (\SigN|Add1~31  $ (GND))) # (!\SigN|Timer [16] & (!\SigN|Add1~31  & VCC))
// \SigN|Add1~33  = CARRY((\SigN|Timer [16] & !\SigN|Add1~31 ))

	.dataa(gnd),
	.datab(\SigN|Timer [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~31 ),
	.combout(\SigN|Add1~32_combout ),
	.cout(\SigN|Add1~33 ));
// synopsys translate_off
defparam \SigN|Add1~32 .lut_mask = 16'hC30C;
defparam \SigN|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
fiftyfivenm_lcell_comb \SigN|Selector34~0 (
// Equation(s):
// \SigN|Selector34~0_combout  = (\SigN|Add1~32_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [16])))) # (!\SigN|Add1~32_combout  & (\SigN|ZCtr.11~q  & (\SigN|Timer [16])))

	.dataa(\SigN|Add1~32_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [16]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector34~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \SigN|Timer[16] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[16] .is_wysiwyg = "true";
defparam \SigN|Timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
fiftyfivenm_lcell_comb \SigN|Add1~34 (
// Equation(s):
// \SigN|Add1~34_combout  = (\SigN|Timer [17] & (!\SigN|Add1~33 )) # (!\SigN|Timer [17] & ((\SigN|Add1~33 ) # (GND)))
// \SigN|Add1~35  = CARRY((!\SigN|Add1~33 ) # (!\SigN|Timer [17]))

	.dataa(gnd),
	.datab(\SigN|Timer [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~33 ),
	.combout(\SigN|Add1~34_combout ),
	.cout(\SigN|Add1~35 ));
// synopsys translate_off
defparam \SigN|Add1~34 .lut_mask = 16'h3C3F;
defparam \SigN|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
fiftyfivenm_lcell_comb \SigN|Selector33~0 (
// Equation(s):
// \SigN|Selector33~0_combout  = (\SigN|ZCtr.10~q  & ((\SigN|Add1~34_combout ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [17])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigN|Timer [17])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [17]),
	.datad(\SigN|Add1~34_combout ),
	.cin(gnd),
	.combout(\SigN|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector33~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \SigN|Timer[17] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[17] .is_wysiwyg = "true";
defparam \SigN|Timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
fiftyfivenm_lcell_comb \SigN|Add1~36 (
// Equation(s):
// \SigN|Add1~36_combout  = (\SigN|Timer [18] & (\SigN|Add1~35  $ (GND))) # (!\SigN|Timer [18] & (!\SigN|Add1~35  & VCC))
// \SigN|Add1~37  = CARRY((\SigN|Timer [18] & !\SigN|Add1~35 ))

	.dataa(gnd),
	.datab(\SigN|Timer [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~35 ),
	.combout(\SigN|Add1~36_combout ),
	.cout(\SigN|Add1~37 ));
// synopsys translate_off
defparam \SigN|Add1~36 .lut_mask = 16'hC30C;
defparam \SigN|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
fiftyfivenm_lcell_comb \SigN|Selector32~0 (
// Equation(s):
// \SigN|Selector32~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [18]) # ((\SigN|Add1~36_combout  & \SigN|ZCtr.10~q )))) # (!\SigN|ZCtr.11~q  & (\SigN|Add1~36_combout  & ((\SigN|ZCtr.10~q ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|Add1~36_combout ),
	.datac(\SigN|Timer [18]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector32~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \SigN|Timer[18] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[18] .is_wysiwyg = "true";
defparam \SigN|Timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
fiftyfivenm_lcell_comb \SigN|Add1~38 (
// Equation(s):
// \SigN|Add1~38_combout  = (\SigN|Timer [19] & (!\SigN|Add1~37 )) # (!\SigN|Timer [19] & ((\SigN|Add1~37 ) # (GND)))
// \SigN|Add1~39  = CARRY((!\SigN|Add1~37 ) # (!\SigN|Timer [19]))

	.dataa(gnd),
	.datab(\SigN|Timer [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~37 ),
	.combout(\SigN|Add1~38_combout ),
	.cout(\SigN|Add1~39 ));
// synopsys translate_off
defparam \SigN|Add1~38 .lut_mask = 16'h3C3F;
defparam \SigN|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
fiftyfivenm_lcell_comb \SigN|Selector31~0 (
// Equation(s):
// \SigN|Selector31~0_combout  = (\SigN|Add1~38_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [19])))) # (!\SigN|Add1~38_combout  & (\SigN|ZCtr.11~q  & (\SigN|Timer [19])))

	.dataa(\SigN|Add1~38_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [19]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector31~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \SigN|Timer[19] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[19] .is_wysiwyg = "true";
defparam \SigN|Timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
fiftyfivenm_lcell_comb \SigN|Add1~40 (
// Equation(s):
// \SigN|Add1~40_combout  = (\SigN|Timer [20] & (\SigN|Add1~39  $ (GND))) # (!\SigN|Timer [20] & (!\SigN|Add1~39  & VCC))
// \SigN|Add1~41  = CARRY((\SigN|Timer [20] & !\SigN|Add1~39 ))

	.dataa(gnd),
	.datab(\SigN|Timer [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~39 ),
	.combout(\SigN|Add1~40_combout ),
	.cout(\SigN|Add1~41 ));
// synopsys translate_off
defparam \SigN|Add1~40 .lut_mask = 16'hC30C;
defparam \SigN|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
fiftyfivenm_lcell_comb \SigN|Selector30~0 (
// Equation(s):
// \SigN|Selector30~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [20]) # ((\SigN|Add1~40_combout  & \SigN|ZCtr.10~q )))) # (!\SigN|ZCtr.11~q  & (\SigN|Add1~40_combout  & ((\SigN|ZCtr.10~q ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|Add1~40_combout ),
	.datac(\SigN|Timer [20]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector30~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \SigN|Timer[20] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[20] .is_wysiwyg = "true";
defparam \SigN|Timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
fiftyfivenm_lcell_comb \SigN|Add1~42 (
// Equation(s):
// \SigN|Add1~42_combout  = (\SigN|Timer [21] & (!\SigN|Add1~41 )) # (!\SigN|Timer [21] & ((\SigN|Add1~41 ) # (GND)))
// \SigN|Add1~43  = CARRY((!\SigN|Add1~41 ) # (!\SigN|Timer [21]))

	.dataa(\SigN|Timer [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~41 ),
	.combout(\SigN|Add1~42_combout ),
	.cout(\SigN|Add1~43 ));
// synopsys translate_off
defparam \SigN|Add1~42 .lut_mask = 16'h5A5F;
defparam \SigN|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
fiftyfivenm_lcell_comb \SigN|Selector29~0 (
// Equation(s):
// \SigN|Selector29~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [21]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~42_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~42_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [21]),
	.datad(\SigN|Add1~42_combout ),
	.cin(gnd),
	.combout(\SigN|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector29~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \SigN|Timer[21] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[21] .is_wysiwyg = "true";
defparam \SigN|Timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
fiftyfivenm_lcell_comb \SigN|Add1~44 (
// Equation(s):
// \SigN|Add1~44_combout  = (\SigN|Timer [22] & (\SigN|Add1~43  $ (GND))) # (!\SigN|Timer [22] & (!\SigN|Add1~43  & VCC))
// \SigN|Add1~45  = CARRY((\SigN|Timer [22] & !\SigN|Add1~43 ))

	.dataa(gnd),
	.datab(\SigN|Timer [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~43 ),
	.combout(\SigN|Add1~44_combout ),
	.cout(\SigN|Add1~45 ));
// synopsys translate_off
defparam \SigN|Add1~44 .lut_mask = 16'hC30C;
defparam \SigN|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
fiftyfivenm_lcell_comb \SigN|Selector28~0 (
// Equation(s):
// \SigN|Selector28~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [22]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~44_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~44_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [22]),
	.datad(\SigN|Add1~44_combout ),
	.cin(gnd),
	.combout(\SigN|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector28~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \SigN|Timer[22] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[22] .is_wysiwyg = "true";
defparam \SigN|Timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
fiftyfivenm_lcell_comb \SigN|Add1~46 (
// Equation(s):
// \SigN|Add1~46_combout  = (\SigN|Timer [23] & (!\SigN|Add1~45 )) # (!\SigN|Timer [23] & ((\SigN|Add1~45 ) # (GND)))
// \SigN|Add1~47  = CARRY((!\SigN|Add1~45 ) # (!\SigN|Timer [23]))

	.dataa(gnd),
	.datab(\SigN|Timer [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~45 ),
	.combout(\SigN|Add1~46_combout ),
	.cout(\SigN|Add1~47 ));
// synopsys translate_off
defparam \SigN|Add1~46 .lut_mask = 16'h3C3F;
defparam \SigN|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
fiftyfivenm_lcell_comb \SigN|Selector27~0 (
// Equation(s):
// \SigN|Selector27~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [23]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~46_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~46_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [23]),
	.datad(\SigN|Add1~46_combout ),
	.cin(gnd),
	.combout(\SigN|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector27~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \SigN|Timer[23] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[23] .is_wysiwyg = "true";
defparam \SigN|Timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
fiftyfivenm_lcell_comb \SigN|Add1~48 (
// Equation(s):
// \SigN|Add1~48_combout  = (\SigN|Timer [24] & (\SigN|Add1~47  $ (GND))) # (!\SigN|Timer [24] & (!\SigN|Add1~47  & VCC))
// \SigN|Add1~49  = CARRY((\SigN|Timer [24] & !\SigN|Add1~47 ))

	.dataa(gnd),
	.datab(\SigN|Timer [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~47 ),
	.combout(\SigN|Add1~48_combout ),
	.cout(\SigN|Add1~49 ));
// synopsys translate_off
defparam \SigN|Add1~48 .lut_mask = 16'hC30C;
defparam \SigN|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
fiftyfivenm_lcell_comb \SigN|Selector26~0 (
// Equation(s):
// \SigN|Selector26~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [24]) # ((\SigN|Add1~48_combout  & \SigN|ZCtr.10~q )))) # (!\SigN|ZCtr.11~q  & (\SigN|Add1~48_combout  & ((\SigN|ZCtr.10~q ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|Add1~48_combout ),
	.datac(\SigN|Timer [24]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigN|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector26~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \SigN|Timer[24] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[24] .is_wysiwyg = "true";
defparam \SigN|Timer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
fiftyfivenm_lcell_comb \SigN|Add1~50 (
// Equation(s):
// \SigN|Add1~50_combout  = (\SigN|Timer [25] & (!\SigN|Add1~49 )) # (!\SigN|Timer [25] & ((\SigN|Add1~49 ) # (GND)))
// \SigN|Add1~51  = CARRY((!\SigN|Add1~49 ) # (!\SigN|Timer [25]))

	.dataa(\SigN|Timer [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~49 ),
	.combout(\SigN|Add1~50_combout ),
	.cout(\SigN|Add1~51 ));
// synopsys translate_off
defparam \SigN|Add1~50 .lut_mask = 16'h5A5F;
defparam \SigN|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
fiftyfivenm_lcell_comb \SigN|Selector25~0 (
// Equation(s):
// \SigN|Selector25~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [25]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~50_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~50_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [25]),
	.datad(\SigN|Add1~50_combout ),
	.cin(gnd),
	.combout(\SigN|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector25~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \SigN|Timer[25] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[25] .is_wysiwyg = "true";
defparam \SigN|Timer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
fiftyfivenm_lcell_comb \SigN|Add1~52 (
// Equation(s):
// \SigN|Add1~52_combout  = (\SigN|Timer [26] & (\SigN|Add1~51  $ (GND))) # (!\SigN|Timer [26] & (!\SigN|Add1~51  & VCC))
// \SigN|Add1~53  = CARRY((\SigN|Timer [26] & !\SigN|Add1~51 ))

	.dataa(gnd),
	.datab(\SigN|Timer [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~51 ),
	.combout(\SigN|Add1~52_combout ),
	.cout(\SigN|Add1~53 ));
// synopsys translate_off
defparam \SigN|Add1~52 .lut_mask = 16'hC30C;
defparam \SigN|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
fiftyfivenm_lcell_comb \SigN|Selector24~0 (
// Equation(s):
// \SigN|Selector24~0_combout  = (\SigN|ZCtr.10~q  & ((\SigN|Add1~52_combout ) # ((\SigN|ZCtr.11~q  & \SigN|Timer [26])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigN|Timer [26])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigN|Timer [26]),
	.datad(\SigN|Add1~52_combout ),
	.cin(gnd),
	.combout(\SigN|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector24~0 .lut_mask = 16'hEAC0;
defparam \SigN|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \SigN|Timer[26] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[26] .is_wysiwyg = "true";
defparam \SigN|Timer[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [26],\SigN|Timer [18],\SigN|Timer [10],\SigN|Timer [2]}),
	.portaaddr({\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 2047;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X46_Y24_N1
dffeas \SigP|BEn (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|BEn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|BEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|BEn .is_wysiwyg = "true";
defparam \SigP|BEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N10
fiftyfivenm_lcell_comb \SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1] = (\SigP|AddB [13] & \SigP|BEn~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|AddB [13]),
	.datad(\SigP|BEn~q ),
	.cin(gnd),
	.combout(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[1] .lut_mask = 16'hF000;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [26],\SigN|Timer [18],\SigN|Timer [10],\SigN|Timer [2]}),
	.portaaddr({\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 2047;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
fiftyfivenm_lcell_comb \SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0] = (!\SigP|AddB [13] & \SigP|BEn~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|AddB [13]),
	.datad(\SigP|BEn~q ),
	.cin(gnd),
	.combout(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[0] .lut_mask = 16'h0F00;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [2]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
fiftyfivenm_lcell_comb \SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0] = (\SigP|AEn~q  & !\SigP|AddA [13])

	.dataa(\SigP|AEn~q ),
	.datab(gnd),
	.datac(\SigP|AddA [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[0] .lut_mask = 16'h0A0A;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y36_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [2]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
fiftyfivenm_lcell_comb \SigP|qOut~15 (
// Equation(s):
// \SigP|qOut~15_combout  = (\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2~portadataout  & (!\SigP|qOut[27]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigP|qOut[27]~0_combout ) # 
// (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~15_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~15 .lut_mask = 16'h5D58;
defparam \SigP|qOut~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
fiftyfivenm_lcell_comb \SigP|qOut~16 (
// Equation(s):
// \SigP|qOut~16_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~15_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (!\SigP|qOut~15_combout  & 
// ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))) # (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~15_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\SigP|qOut~15_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~16_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~16 .lut_mask = 16'hDDA0;
defparam \SigP|qOut~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N27
dffeas \SigP|qOut[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[2] .is_wysiwyg = "true";
defparam \SigP|qOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
fiftyfivenm_lcell_comb \UART0|MemSlaver~0 (
// Equation(s):
// \UART0|MemSlaver~0_combout  = (\UART0|RxUM0|Cmd [3] & (\UART0|RxUM0|Cmd [1] & (!\UART0|RxUM0|Cmd [2] & \UART0|cenState.00000~q )))

	.dataa(\UART0|RxUM0|Cmd [3]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|cenState.00000~q ),
	.cin(gnd),
	.combout(\UART0|MemSlaver~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|MemSlaver~0 .lut_mask = 16'h0800;
defparam \UART0|MemSlaver~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N9
dffeas \UART0|MemSlaver[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|MemSlaver~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|MemSlaver [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|MemSlaver[1] .is_wysiwyg = "true";
defparam \UART0|MemSlaver[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
fiftyfivenm_lcell_comb \UART0|Data[10]~13 (
// Equation(s):
// \UART0|Data[10]~13_combout  = (\UART0|SendPhase.001~q  & ((\UART0|MemSlaver [1]))) # (!\UART0|SendPhase.001~q  & (!\UART0|SendPhase.000~q ))

	.dataa(\UART0|SendPhase.001~q ),
	.datab(gnd),
	.datac(\UART0|SendPhase.000~q ),
	.datad(\UART0|MemSlaver [1]),
	.cin(gnd),
	.combout(\UART0|Data[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[10]~13 .lut_mask = 16'hAF05;
defparam \UART0|Data[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N4
fiftyfivenm_lcell_comb \UART0|Selector38~1 (
// Equation(s):
// \UART0|Selector38~1_combout  = (!\UART0|Data[10]~13_combout  & ((\UART0|SendPhase.001~q  & (\SigP|qOut [2])) # (!\UART0|SendPhase.001~q  & ((\UART0|StopAdd [2])))))

	.dataa(\SigP|qOut [2]),
	.datab(\UART0|Data[10]~13_combout ),
	.datac(\UART0|StopAdd [2]),
	.datad(\UART0|SendPhase.001~q ),
	.cin(gnd),
	.combout(\UART0|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector38~1 .lut_mask = 16'h2230;
defparam \UART0|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N28
fiftyfivenm_lcell_comb \SigN|EncSig0|B0|StartCheck~0 (
// Equation(s):
// \SigN|EncSig0|B0|StartCheck~0_combout  = !\comb_4|Qout~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|Qout~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigN|EncSig0|B0|StartCheck~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|EncSig0|B0|StartCheck~0 .lut_mask = 16'h0F0F;
defparam \SigN|EncSig0|B0|StartCheck~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N29
dffeas \SigN|EncSig0|B0|StartCheck (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|EncSig0|B0|StartCheck~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|EncSig0|B0|StartCheck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|EncSig0|B0|StartCheck .is_wysiwyg = "true";
defparam \SigN|EncSig0|B0|StartCheck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N6
fiftyfivenm_lcell_comb \SigN|EncSig0|B0|StartOuter~0 (
// Equation(s):
// \SigN|EncSig0|B0|StartOuter~0_combout  = (!\SigN|EncSig0|B0|StartCheck~q  & !\comb_4|Qout~q )

	.dataa(gnd),
	.datab(\SigN|EncSig0|B0|StartCheck~q ),
	.datac(\comb_4|Qout~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigN|EncSig0|B0|StartOuter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|EncSig0|B0|StartOuter~0 .lut_mask = 16'h0303;
defparam \SigN|EncSig0|B0|StartOuter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y21_N7
dffeas \SigN|EncSig0|B0|StartOuter (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|EncSig0|B0|StartOuter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|EncSig0|B0|StartOuter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|EncSig0|B0|StartOuter .is_wysiwyg = "true";
defparam \SigN|EncSig0|B0|StartOuter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N2
fiftyfivenm_lcell_comb \SigN|Add3~0 (
// Equation(s):
// \SigN|Add3~0_combout  = (\SigN|EncSig0|B0|StartOuter~q  & (\SigN|AddB [0] $ (VCC))) # (!\SigN|EncSig0|B0|StartOuter~q  & (\SigN|AddB [0] & VCC))
// \SigN|Add3~1  = CARRY((\SigN|EncSig0|B0|StartOuter~q  & \SigN|AddB [0]))

	.dataa(\SigN|EncSig0|B0|StartOuter~q ),
	.datab(\SigN|AddB [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SigN|Add3~0_combout ),
	.cout(\SigN|Add3~1 ));
// synopsys translate_off
defparam \SigN|Add3~0 .lut_mask = 16'h6688;
defparam \SigN|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N24
fiftyfivenm_lcell_comb \SigN|AddB~3 (
// Equation(s):
// \SigN|AddB~3_combout  = (\UART0|CurrAdd [0] & (((\SigN|AddB[9]~0_combout  & \SigN|Add3~0_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [0] & (\SigN|AddB[9]~0_combout  & ((\SigN|Add3~0_combout ))))

	.dataa(\UART0|CurrAdd [0]),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigP|Equal0~0_combout ),
	.datad(\SigN|Add3~0_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~3_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~3 .lut_mask = 16'hCE0A;
defparam \SigN|AddB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N10
fiftyfivenm_lcell_comb \SigN|BEn~0 (
// Equation(s):
// \SigN|BEn~0_combout  = (\SigN|ZCtr.10~q  & \SigN|EncSig0|B0|StartOuter~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|ZCtr.10~q ),
	.datad(\SigN|EncSig0|B0|StartOuter~q ),
	.cin(gnd),
	.combout(\SigN|BEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|BEn~0 .lut_mask = 16'hF000;
defparam \SigN|BEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N10
fiftyfivenm_lcell_comb \SigN|AddHolderB~0 (
// Equation(s):
// \SigN|AddHolderB~0_combout  = (\SigN|ZCtr.00~q  & (!\SigN|ZCtr.01~q  & ((\SigN|BEn~0_combout ) # (\SigN|AddHolderB~q ))))

	.dataa(\SigN|BEn~0_combout ),
	.datab(\SigN|ZCtr.00~q ),
	.datac(\SigN|AddHolderB~q ),
	.datad(\SigN|ZCtr.01~q ),
	.cin(gnd),
	.combout(\SigN|AddHolderB~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddHolderB~0 .lut_mask = 16'h00C8;
defparam \SigN|AddHolderB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N11
dffeas \SigN|AddHolderB (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddHolderB~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddHolderB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddHolderB .is_wysiwyg = "true";
defparam \SigN|AddHolderB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N28
fiftyfivenm_lcell_comb \SigN|AddB[9]~2 (
// Equation(s):
// \SigN|AddB[9]~2_combout  = ((\SigN|ZCtr.10~q  & \SigN|AddHolderB~q )) # (!\SigN|AddB[9]~0_combout )

	.dataa(\SigN|ZCtr.10~q ),
	.datab(gnd),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigN|AddHolderB~q ),
	.cin(gnd),
	.combout(\SigN|AddB[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB[9]~2 .lut_mask = 16'hAF0F;
defparam \SigN|AddB[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N25
dffeas \SigN|AddB[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddB~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[0] .is_wysiwyg = "true";
defparam \SigN|AddB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N4
fiftyfivenm_lcell_comb \SigN|Add3~2 (
// Equation(s):
// \SigN|Add3~2_combout  = (\SigN|AddB [1] & (!\SigN|Add3~1 )) # (!\SigN|AddB [1] & ((\SigN|Add3~1 ) # (GND)))
// \SigN|Add3~3  = CARRY((!\SigN|Add3~1 ) # (!\SigN|AddB [1]))

	.dataa(gnd),
	.datab(\SigN|AddB [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~1 ),
	.combout(\SigN|Add3~2_combout ),
	.cout(\SigN|Add3~3 ));
// synopsys translate_off
defparam \SigN|Add3~2 .lut_mask = 16'h3C3F;
defparam \SigN|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N0
fiftyfivenm_lcell_comb \SigN|AddB~4 (
// Equation(s):
// \SigN|AddB~4_combout  = (\UART0|CurrAdd [1] & (((\SigN|Add3~2_combout  & \SigN|AddB[9]~0_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [1] & (((\SigN|Add3~2_combout  & \SigN|AddB[9]~0_combout ))))

	.dataa(\UART0|CurrAdd [1]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigN|Add3~2_combout ),
	.datad(\SigN|AddB[9]~0_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~4_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~4 .lut_mask = 16'hF222;
defparam \SigN|AddB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N1
dffeas \SigN|AddB[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddB~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[1] .is_wysiwyg = "true";
defparam \SigN|AddB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N6
fiftyfivenm_lcell_comb \SigN|Add3~4 (
// Equation(s):
// \SigN|Add3~4_combout  = (\SigN|AddB [2] & (\SigN|Add3~3  $ (GND))) # (!\SigN|AddB [2] & (!\SigN|Add3~3  & VCC))
// \SigN|Add3~5  = CARRY((\SigN|AddB [2] & !\SigN|Add3~3 ))

	.dataa(\SigN|AddB [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~3 ),
	.combout(\SigN|Add3~4_combout ),
	.cout(\SigN|Add3~5 ));
// synopsys translate_off
defparam \SigN|Add3~4 .lut_mask = 16'hA50A;
defparam \SigN|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N6
fiftyfivenm_lcell_comb \SigN|AddB~5 (
// Equation(s):
// \SigN|AddB~5_combout  = (\UART0|CurrAdd [2] & (((\SigN|AddB[9]~0_combout  & \SigN|Add3~4_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [2] & (\SigN|AddB[9]~0_combout  & ((\SigN|Add3~4_combout ))))

	.dataa(\UART0|CurrAdd [2]),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigP|Equal0~0_combout ),
	.datad(\SigN|Add3~4_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~5_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~5 .lut_mask = 16'hCE0A;
defparam \SigN|AddB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N5
dffeas \SigN|AddB[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[2] .is_wysiwyg = "true";
defparam \SigN|AddB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N8
fiftyfivenm_lcell_comb \SigN|Add3~6 (
// Equation(s):
// \SigN|Add3~6_combout  = (\SigN|AddB [3] & (!\SigN|Add3~5 )) # (!\SigN|AddB [3] & ((\SigN|Add3~5 ) # (GND)))
// \SigN|Add3~7  = CARRY((!\SigN|Add3~5 ) # (!\SigN|AddB [3]))

	.dataa(\SigN|AddB [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~5 ),
	.combout(\SigN|Add3~6_combout ),
	.cout(\SigN|Add3~7 ));
// synopsys translate_off
defparam \SigN|Add3~6 .lut_mask = 16'h5A5F;
defparam \SigN|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N8
fiftyfivenm_lcell_comb \SigN|AddB~6 (
// Equation(s):
// \SigN|AddB~6_combout  = (\SigP|Equal0~0_combout  & (\SigN|AddB[9]~0_combout  & (\SigN|Add3~6_combout ))) # (!\SigP|Equal0~0_combout  & ((\UART0|CurrAdd [3]) # ((\SigN|AddB[9]~0_combout  & \SigN|Add3~6_combout ))))

	.dataa(\SigP|Equal0~0_combout ),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigN|Add3~6_combout ),
	.datad(\UART0|CurrAdd [3]),
	.cin(gnd),
	.combout(\SigN|AddB~6_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~6 .lut_mask = 16'hD5C0;
defparam \SigN|AddB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N7
dffeas \SigN|AddB[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[3] .is_wysiwyg = "true";
defparam \SigN|AddB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N10
fiftyfivenm_lcell_comb \SigN|Add3~8 (
// Equation(s):
// \SigN|Add3~8_combout  = (\SigN|AddB [4] & (\SigN|Add3~7  $ (GND))) # (!\SigN|AddB [4] & (!\SigN|Add3~7  & VCC))
// \SigN|Add3~9  = CARRY((\SigN|AddB [4] & !\SigN|Add3~7 ))

	.dataa(gnd),
	.datab(\SigN|AddB [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~7 ),
	.combout(\SigN|Add3~8_combout ),
	.cout(\SigN|Add3~9 ));
// synopsys translate_off
defparam \SigN|Add3~8 .lut_mask = 16'hC30C;
defparam \SigN|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N0
fiftyfivenm_lcell_comb \SigN|AddB~7 (
// Equation(s):
// \SigN|AddB~7_combout  = (\SigP|Equal0~0_combout  & (((\SigN|AddB[9]~0_combout  & \SigN|Add3~8_combout )))) # (!\SigP|Equal0~0_combout  & ((\UART0|CurrAdd [4]) # ((\SigN|AddB[9]~0_combout  & \SigN|Add3~8_combout ))))

	.dataa(\SigP|Equal0~0_combout ),
	.datab(\UART0|CurrAdd [4]),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigN|Add3~8_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~7_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~7 .lut_mask = 16'hF444;
defparam \SigN|AddB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N9
dffeas \SigN|AddB[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[4] .is_wysiwyg = "true";
defparam \SigN|AddB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N12
fiftyfivenm_lcell_comb \SigN|Add3~10 (
// Equation(s):
// \SigN|Add3~10_combout  = (\SigN|AddB [5] & (!\SigN|Add3~9 )) # (!\SigN|AddB [5] & ((\SigN|Add3~9 ) # (GND)))
// \SigN|Add3~11  = CARRY((!\SigN|Add3~9 ) # (!\SigN|AddB [5]))

	.dataa(\SigN|AddB [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~9 ),
	.combout(\SigN|Add3~10_combout ),
	.cout(\SigN|Add3~11 ));
// synopsys translate_off
defparam \SigN|Add3~10 .lut_mask = 16'h5A5F;
defparam \SigN|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N14
fiftyfivenm_lcell_comb \SigN|AddB~8 (
// Equation(s):
// \SigN|AddB~8_combout  = (\SigP|Equal0~0_combout  & (\SigN|AddB[9]~0_combout  & (\SigN|Add3~10_combout ))) # (!\SigP|Equal0~0_combout  & ((\UART0|CurrAdd [5]) # ((\SigN|AddB[9]~0_combout  & \SigN|Add3~10_combout ))))

	.dataa(\SigP|Equal0~0_combout ),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigN|Add3~10_combout ),
	.datad(\UART0|CurrAdd [5]),
	.cin(gnd),
	.combout(\SigN|AddB~8_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~8 .lut_mask = 16'hD5C0;
defparam \SigN|AddB~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N11
dffeas \SigN|AddB[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[5] .is_wysiwyg = "true";
defparam \SigN|AddB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N14
fiftyfivenm_lcell_comb \SigN|Add3~12 (
// Equation(s):
// \SigN|Add3~12_combout  = (\SigN|AddB [6] & (\SigN|Add3~11  $ (GND))) # (!\SigN|AddB [6] & (!\SigN|Add3~11  & VCC))
// \SigN|Add3~13  = CARRY((\SigN|AddB [6] & !\SigN|Add3~11 ))

	.dataa(\SigN|AddB [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~11 ),
	.combout(\SigN|Add3~12_combout ),
	.cout(\SigN|Add3~13 ));
// synopsys translate_off
defparam \SigN|Add3~12 .lut_mask = 16'hA50A;
defparam \SigN|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N16
fiftyfivenm_lcell_comb \SigN|AddB~9 (
// Equation(s):
// \SigN|AddB~9_combout  = (\SigP|Equal0~0_combout  & (\SigN|AddB[9]~0_combout  & (\SigN|Add3~12_combout ))) # (!\SigP|Equal0~0_combout  & ((\UART0|CurrAdd [6]) # ((\SigN|AddB[9]~0_combout  & \SigN|Add3~12_combout ))))

	.dataa(\SigP|Equal0~0_combout ),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigN|Add3~12_combout ),
	.datad(\UART0|CurrAdd [6]),
	.cin(gnd),
	.combout(\SigN|AddB~9_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~9 .lut_mask = 16'hD5C0;
defparam \SigN|AddB~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N13
dffeas \SigN|AddB[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[6] .is_wysiwyg = "true";
defparam \SigN|AddB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N16
fiftyfivenm_lcell_comb \SigN|Add3~14 (
// Equation(s):
// \SigN|Add3~14_combout  = (\SigN|AddB [7] & (!\SigN|Add3~13 )) # (!\SigN|AddB [7] & ((\SigN|Add3~13 ) # (GND)))
// \SigN|Add3~15  = CARRY((!\SigN|Add3~13 ) # (!\SigN|AddB [7]))

	.dataa(gnd),
	.datab(\SigN|AddB [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~13 ),
	.combout(\SigN|Add3~14_combout ),
	.cout(\SigN|Add3~15 ));
// synopsys translate_off
defparam \SigN|Add3~14 .lut_mask = 16'h3C3F;
defparam \SigN|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N30
fiftyfivenm_lcell_comb \SigN|AddB~10 (
// Equation(s):
// \SigN|AddB~10_combout  = (\SigP|Equal0~0_combout  & (((\SigN|AddB[9]~0_combout  & \SigN|Add3~14_combout )))) # (!\SigP|Equal0~0_combout  & ((\UART0|CurrAdd [7]) # ((\SigN|AddB[9]~0_combout  & \SigN|Add3~14_combout ))))

	.dataa(\SigP|Equal0~0_combout ),
	.datab(\UART0|CurrAdd [7]),
	.datac(\SigN|AddB[9]~0_combout ),
	.datad(\SigN|Add3~14_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~10_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~10 .lut_mask = 16'hF444;
defparam \SigN|AddB~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N15
dffeas \SigN|AddB[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[7] .is_wysiwyg = "true";
defparam \SigN|AddB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N18
fiftyfivenm_lcell_comb \SigN|Add3~16 (
// Equation(s):
// \SigN|Add3~16_combout  = (\SigN|AddB [8] & (\SigN|Add3~15  $ (GND))) # (!\SigN|AddB [8] & (!\SigN|Add3~15  & VCC))
// \SigN|Add3~17  = CARRY((\SigN|AddB [8] & !\SigN|Add3~15 ))

	.dataa(gnd),
	.datab(\SigN|AddB [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~15 ),
	.combout(\SigN|Add3~16_combout ),
	.cout(\SigN|Add3~17 ));
// synopsys translate_off
defparam \SigN|Add3~16 .lut_mask = 16'hC30C;
defparam \SigN|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N0
fiftyfivenm_lcell_comb \SigN|AddB~11 (
// Equation(s):
// \SigN|AddB~11_combout  = (\SigP|Equal0~0_combout  & (\SigN|AddB[9]~0_combout  & ((\SigN|Add3~16_combout )))) # (!\SigP|Equal0~0_combout  & ((\UART0|CurrAdd [8]) # ((\SigN|AddB[9]~0_combout  & \SigN|Add3~16_combout ))))

	.dataa(\SigP|Equal0~0_combout ),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\UART0|CurrAdd [8]),
	.datad(\SigN|Add3~16_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~11_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~11 .lut_mask = 16'hDC50;
defparam \SigN|AddB~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N17
dffeas \SigN|AddB[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[8] .is_wysiwyg = "true";
defparam \SigN|AddB[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N20
fiftyfivenm_lcell_comb \SigN|Add3~18 (
// Equation(s):
// \SigN|Add3~18_combout  = (\SigN|AddB [9] & (!\SigN|Add3~17 )) # (!\SigN|AddB [9] & ((\SigN|Add3~17 ) # (GND)))
// \SigN|Add3~19  = CARRY((!\SigN|Add3~17 ) # (!\SigN|AddB [9]))

	.dataa(gnd),
	.datab(\SigN|AddB [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~17 ),
	.combout(\SigN|Add3~18_combout ),
	.cout(\SigN|Add3~19 ));
// synopsys translate_off
defparam \SigN|Add3~18 .lut_mask = 16'h3C3F;
defparam \SigN|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N26
fiftyfivenm_lcell_comb \SigN|AddB~12 (
// Equation(s):
// \SigN|AddB~12_combout  = (\SigP|Equal0~0_combout  & (\SigN|AddB[9]~0_combout  & (\SigN|Add3~18_combout ))) # (!\SigP|Equal0~0_combout  & ((\UART0|CurrAdd [9]) # ((\SigN|AddB[9]~0_combout  & \SigN|Add3~18_combout ))))

	.dataa(\SigP|Equal0~0_combout ),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigN|Add3~18_combout ),
	.datad(\UART0|CurrAdd [9]),
	.cin(gnd),
	.combout(\SigN|AddB~12_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~12 .lut_mask = 16'hD5C0;
defparam \SigN|AddB~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N19
dffeas \SigN|AddB[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[9] .is_wysiwyg = "true";
defparam \SigN|AddB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N22
fiftyfivenm_lcell_comb \SigN|Add3~20 (
// Equation(s):
// \SigN|Add3~20_combout  = (\SigN|AddB [10] & (\SigN|Add3~19  $ (GND))) # (!\SigN|AddB [10] & (!\SigN|Add3~19  & VCC))
// \SigN|Add3~21  = CARRY((\SigN|AddB [10] & !\SigN|Add3~19 ))

	.dataa(gnd),
	.datab(\SigN|AddB [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~19 ),
	.combout(\SigN|Add3~20_combout ),
	.cout(\SigN|Add3~21 ));
// synopsys translate_off
defparam \SigN|Add3~20 .lut_mask = 16'hC30C;
defparam \SigN|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N4
fiftyfivenm_lcell_comb \SigN|AddB~13 (
// Equation(s):
// \SigN|AddB~13_combout  = (\SigP|Equal0~0_combout  & (\SigN|AddB[9]~0_combout  & ((\SigN|Add3~20_combout )))) # (!\SigP|Equal0~0_combout  & ((\UART0|CurrAdd [10]) # ((\SigN|AddB[9]~0_combout  & \SigN|Add3~20_combout ))))

	.dataa(\SigP|Equal0~0_combout ),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\UART0|CurrAdd [10]),
	.datad(\SigN|Add3~20_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~13_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~13 .lut_mask = 16'hDC50;
defparam \SigN|AddB~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N21
dffeas \SigN|AddB[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[10] .is_wysiwyg = "true";
defparam \SigN|AddB[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N24
fiftyfivenm_lcell_comb \SigN|Add3~22 (
// Equation(s):
// \SigN|Add3~22_combout  = (\SigN|AddB [11] & (!\SigN|Add3~21 )) # (!\SigN|AddB [11] & ((\SigN|Add3~21 ) # (GND)))
// \SigN|Add3~23  = CARRY((!\SigN|Add3~21 ) # (!\SigN|AddB [11]))

	.dataa(\SigN|AddB [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~21 ),
	.combout(\SigN|Add3~22_combout ),
	.cout(\SigN|Add3~23 ));
// synopsys translate_off
defparam \SigN|Add3~22 .lut_mask = 16'h5A5F;
defparam \SigN|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N22
fiftyfivenm_lcell_comb \SigN|AddB~14 (
// Equation(s):
// \SigN|AddB~14_combout  = (\UART0|CurrAdd [11] & (((\SigN|AddB[9]~0_combout  & \SigN|Add3~22_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [11] & (\SigN|AddB[9]~0_combout  & ((\SigN|Add3~22_combout ))))

	.dataa(\UART0|CurrAdd [11]),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigP|Equal0~0_combout ),
	.datad(\SigN|Add3~22_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~14_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~14 .lut_mask = 16'hCE0A;
defparam \SigN|AddB~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N23
dffeas \SigN|AddB[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddB~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[11] .is_wysiwyg = "true";
defparam \SigN|AddB[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N26
fiftyfivenm_lcell_comb \SigN|Add3~24 (
// Equation(s):
// \SigN|Add3~24_combout  = (\SigN|AddB [12] & (\SigN|Add3~23  $ (GND))) # (!\SigN|AddB [12] & (!\SigN|Add3~23  & VCC))
// \SigN|Add3~25  = CARRY((\SigN|AddB [12] & !\SigN|Add3~23 ))

	.dataa(\SigN|AddB [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add3~23 ),
	.combout(\SigN|Add3~24_combout ),
	.cout(\SigN|Add3~25 ));
// synopsys translate_off
defparam \SigN|Add3~24 .lut_mask = 16'hA50A;
defparam \SigN|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N30
fiftyfivenm_lcell_comb \SigN|AddB~15 (
// Equation(s):
// \SigN|AddB~15_combout  = (\UART0|CurrAdd [12] & (((\SigN|Add3~24_combout  & \SigN|AddB[9]~0_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [12] & (((\SigN|Add3~24_combout  & \SigN|AddB[9]~0_combout ))))

	.dataa(\UART0|CurrAdd [12]),
	.datab(\SigP|Equal0~0_combout ),
	.datac(\SigN|Add3~24_combout ),
	.datad(\SigN|AddB[9]~0_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~15_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~15 .lut_mask = 16'hF222;
defparam \SigN|AddB~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y21_N31
dffeas \SigN|AddB[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddB~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[12] .is_wysiwyg = "true";
defparam \SigN|AddB[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N28
fiftyfivenm_lcell_comb \SigN|Add3~26 (
// Equation(s):
// \SigN|Add3~26_combout  = \SigN|Add3~25  $ (\SigN|AddB [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigN|AddB [13]),
	.cin(\SigN|Add3~25 ),
	.combout(\SigN|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Add3~26 .lut_mask = 16'h0FF0;
defparam \SigN|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N18
fiftyfivenm_lcell_comb \SigN|AddB~1 (
// Equation(s):
// \SigN|AddB~1_combout  = (\UART0|CurrAdd [13] & (((\SigN|AddB[9]~0_combout  & \SigN|Add3~26_combout )) # (!\SigP|Equal0~0_combout ))) # (!\UART0|CurrAdd [13] & (\SigN|AddB[9]~0_combout  & ((\SigN|Add3~26_combout ))))

	.dataa(\UART0|CurrAdd [13]),
	.datab(\SigN|AddB[9]~0_combout ),
	.datac(\SigP|Equal0~0_combout ),
	.datad(\SigN|Add3~26_combout ),
	.cin(gnd),
	.combout(\SigN|AddB~1_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddB~1 .lut_mask = 16'hCE0A;
defparam \SigN|AddB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N19
dffeas \SigN|AddB[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddB~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|AddB[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddB[13] .is_wysiwyg = "true";
defparam \SigN|AddB[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N22
fiftyfivenm_lcell_comb \SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \SigN|AddB [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|AddB [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N23
dffeas \SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N21
dffeas \SigN|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|DataC0|B0|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
fiftyfivenm_lcell_comb \SigN|EncSig0|A0|StartCheck~0 (
// Equation(s):
// \SigN|EncSig0|A0|StartCheck~0_combout  = !\comb_3|Qout~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_3|Qout~q ),
	.cin(gnd),
	.combout(\SigN|EncSig0|A0|StartCheck~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|EncSig0|A0|StartCheck~0 .lut_mask = 16'h00FF;
defparam \SigN|EncSig0|A0|StartCheck~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N31
dffeas \SigN|EncSig0|A0|StartCheck (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|EncSig0|A0|StartCheck~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|EncSig0|A0|StartCheck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|EncSig0|A0|StartCheck .is_wysiwyg = "true";
defparam \SigN|EncSig0|A0|StartCheck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
fiftyfivenm_lcell_comb \SigN|EncSig0|A0|StartOuter~0 (
// Equation(s):
// \SigN|EncSig0|A0|StartOuter~0_combout  = (!\comb_3|Qout~q  & !\SigN|EncSig0|A0|StartCheck~q )

	.dataa(gnd),
	.datab(\comb_3|Qout~q ),
	.datac(\SigN|EncSig0|A0|StartCheck~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigN|EncSig0|A0|StartOuter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|EncSig0|A0|StartOuter~0 .lut_mask = 16'h0303;
defparam \SigN|EncSig0|A0|StartOuter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N19
dffeas \SigN|EncSig0|A0|StartOuter (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|EncSig0|A0|StartOuter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|EncSig0|A0|StartOuter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|EncSig0|A0|StartOuter .is_wysiwyg = "true";
defparam \SigN|EncSig0|A0|StartOuter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N4
fiftyfivenm_lcell_comb \SigN|Add2~0 (
// Equation(s):
// \SigN|Add2~0_combout  = (\SigN|EncSig0|A0|StartOuter~q  & (\SigN|AddA [0] $ (VCC))) # (!\SigN|EncSig0|A0|StartOuter~q  & (\SigN|AddA [0] & VCC))
// \SigN|Add2~1  = CARRY((\SigN|EncSig0|A0|StartOuter~q  & \SigN|AddA [0]))

	.dataa(\SigN|EncSig0|A0|StartOuter~q ),
	.datab(\SigN|AddA [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SigN|Add2~0_combout ),
	.cout(\SigN|Add2~1 ));
// synopsys translate_off
defparam \SigN|Add2~0 .lut_mask = 16'h6688;
defparam \SigN|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N16
fiftyfivenm_lcell_comb \SigN|AddA~3 (
// Equation(s):
// \SigN|AddA~3_combout  = (\SigP|Equal1~0_combout  & (((\SigN|AddA[9]~0_combout  & \SigN|Add2~0_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [0]) # ((\SigN|AddA[9]~0_combout  & \SigN|Add2~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\UART0|CurrAdd [0]),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigN|Add2~0_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~3_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~3 .lut_mask = 16'hF444;
defparam \SigN|AddA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N6
fiftyfivenm_lcell_comb \SigN|AEn~0 (
// Equation(s):
// \SigN|AEn~0_combout  = (\SigN|ZCtr.10~q  & \SigN|EncSig0|A0|StartOuter~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|ZCtr.10~q ),
	.datad(\SigN|EncSig0|A0|StartOuter~q ),
	.cin(gnd),
	.combout(\SigN|AEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AEn~0 .lut_mask = 16'hF000;
defparam \SigN|AEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N8
fiftyfivenm_lcell_comb \SigN|AddHolderA~0 (
// Equation(s):
// \SigN|AddHolderA~0_combout  = (\SigN|ZCtr.00~q  & (!\SigN|ZCtr.01~q  & ((\SigN|AddHolderA~q ) # (\SigN|AEn~0_combout ))))

	.dataa(\SigN|ZCtr.00~q ),
	.datab(\SigN|ZCtr.01~q ),
	.datac(\SigN|AddHolderA~q ),
	.datad(\SigN|AEn~0_combout ),
	.cin(gnd),
	.combout(\SigN|AddHolderA~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddHolderA~0 .lut_mask = 16'h2220;
defparam \SigN|AddHolderA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N9
dffeas \SigN|AddHolderA (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddHolderA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddHolderA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddHolderA .is_wysiwyg = "true";
defparam \SigN|AddHolderA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N10
fiftyfivenm_lcell_comb \SigN|AddA[9]~2 (
// Equation(s):
// \SigN|AddA[9]~2_combout  = ((\SigN|AddHolderA~q  & \SigN|ZCtr.10~q )) # (!\SigN|AddA[9]~0_combout )

	.dataa(\SigN|AddA[9]~0_combout ),
	.datab(\SigN|AddHolderA~q ),
	.datac(\SigN|ZCtr.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigN|AddA[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA[9]~2 .lut_mask = 16'hD5D5;
defparam \SigN|AddA[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N5
dffeas \SigN|AddA[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[0] .is_wysiwyg = "true";
defparam \SigN|AddA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
fiftyfivenm_lcell_comb \SigN|Add2~2 (
// Equation(s):
// \SigN|Add2~2_combout  = (\SigN|AddA [1] & (!\SigN|Add2~1 )) # (!\SigN|AddA [1] & ((\SigN|Add2~1 ) # (GND)))
// \SigN|Add2~3  = CARRY((!\SigN|Add2~1 ) # (!\SigN|AddA [1]))

	.dataa(\SigN|AddA [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~1 ),
	.combout(\SigN|Add2~2_combout ),
	.cout(\SigN|Add2~3 ));
// synopsys translate_off
defparam \SigN|Add2~2 .lut_mask = 16'h5A5F;
defparam \SigN|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N6
fiftyfivenm_lcell_comb \SigN|AddA~4 (
// Equation(s):
// \SigN|AddA~4_combout  = (\SigP|Equal1~0_combout  & (((\SigN|AddA[9]~0_combout  & \SigN|Add2~2_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [1]) # ((\SigN|AddA[9]~0_combout  & \SigN|Add2~2_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\UART0|CurrAdd [1]),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigN|Add2~2_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~4_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~4 .lut_mask = 16'hF444;
defparam \SigN|AddA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N7
dffeas \SigN|AddA[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[1] .is_wysiwyg = "true";
defparam \SigN|AddA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
fiftyfivenm_lcell_comb \SigN|Add2~4 (
// Equation(s):
// \SigN|Add2~4_combout  = (\SigN|AddA [2] & (\SigN|Add2~3  $ (GND))) # (!\SigN|AddA [2] & (!\SigN|Add2~3  & VCC))
// \SigN|Add2~5  = CARRY((\SigN|AddA [2] & !\SigN|Add2~3 ))

	.dataa(gnd),
	.datab(\SigN|AddA [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~3 ),
	.combout(\SigN|Add2~4_combout ),
	.cout(\SigN|Add2~5 ));
// synopsys translate_off
defparam \SigN|Add2~4 .lut_mask = 16'hC30C;
defparam \SigN|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N28
fiftyfivenm_lcell_comb \SigN|AddA~5 (
// Equation(s):
// \SigN|AddA~5_combout  = (\SigN|AddA[9]~0_combout  & ((\SigN|Add2~4_combout ) # ((!\SigP|Equal1~0_combout  & \UART0|CurrAdd [2])))) # (!\SigN|AddA[9]~0_combout  & (((!\SigP|Equal1~0_combout  & \UART0|CurrAdd [2]))))

	.dataa(\SigN|AddA[9]~0_combout ),
	.datab(\SigN|Add2~4_combout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\UART0|CurrAdd [2]),
	.cin(gnd),
	.combout(\SigN|AddA~5_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~5 .lut_mask = 16'h8F88;
defparam \SigN|AddA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N9
dffeas \SigN|AddA[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[2] .is_wysiwyg = "true";
defparam \SigN|AddA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N10
fiftyfivenm_lcell_comb \SigN|Add2~6 (
// Equation(s):
// \SigN|Add2~6_combout  = (\SigN|AddA [3] & (!\SigN|Add2~5 )) # (!\SigN|AddA [3] & ((\SigN|Add2~5 ) # (GND)))
// \SigN|Add2~7  = CARRY((!\SigN|Add2~5 ) # (!\SigN|AddA [3]))

	.dataa(\SigN|AddA [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~5 ),
	.combout(\SigN|Add2~6_combout ),
	.cout(\SigN|Add2~7 ));
// synopsys translate_off
defparam \SigN|Add2~6 .lut_mask = 16'h5A5F;
defparam \SigN|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N2
fiftyfivenm_lcell_comb \SigN|AddA~6 (
// Equation(s):
// \SigN|AddA~6_combout  = (\SigN|AddA[9]~0_combout  & ((\SigN|Add2~6_combout ) # ((!\SigP|Equal1~0_combout  & \UART0|CurrAdd [3])))) # (!\SigN|AddA[9]~0_combout  & (((!\SigP|Equal1~0_combout  & \UART0|CurrAdd [3]))))

	.dataa(\SigN|AddA[9]~0_combout ),
	.datab(\SigN|Add2~6_combout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\UART0|CurrAdd [3]),
	.cin(gnd),
	.combout(\SigN|AddA~6_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~6 .lut_mask = 16'h8F88;
defparam \SigN|AddA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N3
dffeas \SigN|AddA[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[3] .is_wysiwyg = "true";
defparam \SigN|AddA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
fiftyfivenm_lcell_comb \SigN|Add2~8 (
// Equation(s):
// \SigN|Add2~8_combout  = (\SigN|AddA [4] & (\SigN|Add2~7  $ (GND))) # (!\SigN|AddA [4] & (!\SigN|Add2~7  & VCC))
// \SigN|Add2~9  = CARRY((\SigN|AddA [4] & !\SigN|Add2~7 ))

	.dataa(\SigN|AddA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~7 ),
	.combout(\SigN|Add2~8_combout ),
	.cout(\SigN|Add2~9 ));
// synopsys translate_off
defparam \SigN|Add2~8 .lut_mask = 16'hA50A;
defparam \SigN|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N18
fiftyfivenm_lcell_comb \SigN|AddA~7 (
// Equation(s):
// \SigN|AddA~7_combout  = (\SigN|AddA[9]~0_combout  & ((\SigN|Add2~8_combout ) # ((\UART0|CurrAdd [4] & !\SigP|Equal1~0_combout )))) # (!\SigN|AddA[9]~0_combout  & (\UART0|CurrAdd [4] & (!\SigP|Equal1~0_combout )))

	.dataa(\SigN|AddA[9]~0_combout ),
	.datab(\UART0|CurrAdd [4]),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|Add2~8_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~7_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~7 .lut_mask = 16'hAE0C;
defparam \SigN|AddA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N11
dffeas \SigN|AddA[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[4] .is_wysiwyg = "true";
defparam \SigN|AddA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N14
fiftyfivenm_lcell_comb \SigN|Add2~10 (
// Equation(s):
// \SigN|Add2~10_combout  = (\SigN|AddA [5] & (!\SigN|Add2~9 )) # (!\SigN|AddA [5] & ((\SigN|Add2~9 ) # (GND)))
// \SigN|Add2~11  = CARRY((!\SigN|Add2~9 ) # (!\SigN|AddA [5]))

	.dataa(gnd),
	.datab(\SigN|AddA [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~9 ),
	.combout(\SigN|Add2~10_combout ),
	.cout(\SigN|Add2~11 ));
// synopsys translate_off
defparam \SigN|Add2~10 .lut_mask = 16'h3C3F;
defparam \SigN|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N0
fiftyfivenm_lcell_comb \SigN|AddA~8 (
// Equation(s):
// \SigN|AddA~8_combout  = (\SigP|Equal1~0_combout  & (((\SigN|Add2~10_combout  & \SigN|AddA[9]~0_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [5]) # ((\SigN|Add2~10_combout  & \SigN|AddA[9]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\UART0|CurrAdd [5]),
	.datac(\SigN|Add2~10_combout ),
	.datad(\SigN|AddA[9]~0_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~8_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~8 .lut_mask = 16'hF444;
defparam \SigN|AddA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N1
dffeas \SigN|AddA[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[5] .is_wysiwyg = "true";
defparam \SigN|AddA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
fiftyfivenm_lcell_comb \SigN|Add2~12 (
// Equation(s):
// \SigN|Add2~12_combout  = (\SigN|AddA [6] & (\SigN|Add2~11  $ (GND))) # (!\SigN|AddA [6] & (!\SigN|Add2~11  & VCC))
// \SigN|Add2~13  = CARRY((\SigN|AddA [6] & !\SigN|Add2~11 ))

	.dataa(\SigN|AddA [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~11 ),
	.combout(\SigN|Add2~12_combout ),
	.cout(\SigN|Add2~13 ));
// synopsys translate_off
defparam \SigN|Add2~12 .lut_mask = 16'hA50A;
defparam \SigN|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N0
fiftyfivenm_lcell_comb \SigN|AddA~9 (
// Equation(s):
// \SigN|AddA~9_combout  = (\UART0|CurrAdd [6] & (((\SigN|AddA[9]~0_combout  & \SigN|Add2~12_combout )) # (!\SigP|Equal1~0_combout ))) # (!\UART0|CurrAdd [6] & (((\SigN|AddA[9]~0_combout  & \SigN|Add2~12_combout ))))

	.dataa(\UART0|CurrAdd [6]),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigN|Add2~12_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~9_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~9 .lut_mask = 16'hF222;
defparam \SigN|AddA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N15
dffeas \SigN|AddA[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[6] .is_wysiwyg = "true";
defparam \SigN|AddA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N18
fiftyfivenm_lcell_comb \SigN|Add2~14 (
// Equation(s):
// \SigN|Add2~14_combout  = (\SigN|AddA [7] & (!\SigN|Add2~13 )) # (!\SigN|AddA [7] & ((\SigN|Add2~13 ) # (GND)))
// \SigN|Add2~15  = CARRY((!\SigN|Add2~13 ) # (!\SigN|AddA [7]))

	.dataa(gnd),
	.datab(\SigN|AddA [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~13 ),
	.combout(\SigN|Add2~14_combout ),
	.cout(\SigN|Add2~15 ));
// synopsys translate_off
defparam \SigN|Add2~14 .lut_mask = 16'h3C3F;
defparam \SigN|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N30
fiftyfivenm_lcell_comb \SigN|AddA~10 (
// Equation(s):
// \SigN|AddA~10_combout  = (\SigP|Equal1~0_combout  & (((\SigN|AddA[9]~0_combout  & \SigN|Add2~14_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [7]) # ((\SigN|AddA[9]~0_combout  & \SigN|Add2~14_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\UART0|CurrAdd [7]),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigN|Add2~14_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~10_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~10 .lut_mask = 16'hF444;
defparam \SigN|AddA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N17
dffeas \SigN|AddA[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[7] .is_wysiwyg = "true";
defparam \SigN|AddA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
fiftyfivenm_lcell_comb \SigN|Add2~16 (
// Equation(s):
// \SigN|Add2~16_combout  = (\SigN|AddA [8] & (\SigN|Add2~15  $ (GND))) # (!\SigN|AddA [8] & (!\SigN|Add2~15  & VCC))
// \SigN|Add2~17  = CARRY((\SigN|AddA [8] & !\SigN|Add2~15 ))

	.dataa(gnd),
	.datab(\SigN|AddA [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~15 ),
	.combout(\SigN|Add2~16_combout ),
	.cout(\SigN|Add2~17 ));
// synopsys translate_off
defparam \SigN|Add2~16 .lut_mask = 16'hC30C;
defparam \SigN|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
fiftyfivenm_lcell_comb \SigN|AddA~11 (
// Equation(s):
// \SigN|AddA~11_combout  = (\SigN|AddA[9]~0_combout  & ((\SigN|Add2~16_combout ) # ((!\SigP|Equal1~0_combout  & \UART0|CurrAdd [8])))) # (!\SigN|AddA[9]~0_combout  & (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [8]))))

	.dataa(\SigN|AddA[9]~0_combout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigN|Add2~16_combout ),
	.datad(\UART0|CurrAdd [8]),
	.cin(gnd),
	.combout(\SigN|AddA~11_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~11 .lut_mask = 16'hB3A0;
defparam \SigN|AddA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N19
dffeas \SigN|AddA[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[8] .is_wysiwyg = "true";
defparam \SigN|AddA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
fiftyfivenm_lcell_comb \SigN|Add2~18 (
// Equation(s):
// \SigN|Add2~18_combout  = (\SigN|AddA [9] & (!\SigN|Add2~17 )) # (!\SigN|AddA [9] & ((\SigN|Add2~17 ) # (GND)))
// \SigN|Add2~19  = CARRY((!\SigN|Add2~17 ) # (!\SigN|AddA [9]))

	.dataa(gnd),
	.datab(\SigN|AddA [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~17 ),
	.combout(\SigN|Add2~18_combout ),
	.cout(\SigN|Add2~19 ));
// synopsys translate_off
defparam \SigN|Add2~18 .lut_mask = 16'h3C3F;
defparam \SigN|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N14
fiftyfivenm_lcell_comb \SigN|AddA~12 (
// Equation(s):
// \SigN|AddA~12_combout  = (\SigP|Equal1~0_combout  & (((\SigN|AddA[9]~0_combout  & \SigN|Add2~18_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [9]) # ((\SigN|AddA[9]~0_combout  & \SigN|Add2~18_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\UART0|CurrAdd [9]),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigN|Add2~18_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~12_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~12 .lut_mask = 16'hF444;
defparam \SigN|AddA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N21
dffeas \SigN|AddA[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[9] .is_wysiwyg = "true";
defparam \SigN|AddA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
fiftyfivenm_lcell_comb \SigN|Add2~20 (
// Equation(s):
// \SigN|Add2~20_combout  = (\SigN|AddA [10] & (\SigN|Add2~19  $ (GND))) # (!\SigN|AddA [10] & (!\SigN|Add2~19  & VCC))
// \SigN|Add2~21  = CARRY((\SigN|AddA [10] & !\SigN|Add2~19 ))

	.dataa(\SigN|AddA [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~19 ),
	.combout(\SigN|Add2~20_combout ),
	.cout(\SigN|Add2~21 ));
// synopsys translate_off
defparam \SigN|Add2~20 .lut_mask = 16'hA50A;
defparam \SigN|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
fiftyfivenm_lcell_comb \SigN|AddA~13 (
// Equation(s):
// \SigN|AddA~13_combout  = (\UART0|CurrAdd [10] & (((\SigN|AddA[9]~0_combout  & \SigN|Add2~20_combout )) # (!\SigP|Equal1~0_combout ))) # (!\UART0|CurrAdd [10] & (((\SigN|AddA[9]~0_combout  & \SigN|Add2~20_combout ))))

	.dataa(\UART0|CurrAdd [10]),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigN|Add2~20_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~13_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~13 .lut_mask = 16'hF222;
defparam \SigN|AddA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N23
dffeas \SigN|AddA[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[10] .is_wysiwyg = "true";
defparam \SigN|AddA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
fiftyfivenm_lcell_comb \SigN|Add2~22 (
// Equation(s):
// \SigN|Add2~22_combout  = (\SigN|AddA [11] & (!\SigN|Add2~21 )) # (!\SigN|AddA [11] & ((\SigN|Add2~21 ) # (GND)))
// \SigN|Add2~23  = CARRY((!\SigN|Add2~21 ) # (!\SigN|AddA [11]))

	.dataa(gnd),
	.datab(\SigN|AddA [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~21 ),
	.combout(\SigN|Add2~22_combout ),
	.cout(\SigN|Add2~23 ));
// synopsys translate_off
defparam \SigN|Add2~22 .lut_mask = 16'h3C3F;
defparam \SigN|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N26
fiftyfivenm_lcell_comb \SigN|AddA~14 (
// Equation(s):
// \SigN|AddA~14_combout  = (\SigP|Equal1~0_combout  & (((\SigN|AddA[9]~0_combout  & \SigN|Add2~22_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [11]) # ((\SigN|AddA[9]~0_combout  & \SigN|Add2~22_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\UART0|CurrAdd [11]),
	.datac(\SigN|AddA[9]~0_combout ),
	.datad(\SigN|Add2~22_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~14_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~14 .lut_mask = 16'hF444;
defparam \SigN|AddA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N25
dffeas \SigN|AddA[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SigN|AddA~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[11] .is_wysiwyg = "true";
defparam \SigN|AddA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
fiftyfivenm_lcell_comb \SigN|Add2~24 (
// Equation(s):
// \SigN|Add2~24_combout  = (\SigN|AddA [12] & (\SigN|Add2~23  $ (GND))) # (!\SigN|AddA [12] & (!\SigN|Add2~23  & VCC))
// \SigN|Add2~25  = CARRY((\SigN|AddA [12] & !\SigN|Add2~23 ))

	.dataa(gnd),
	.datab(\SigN|AddA [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add2~23 ),
	.combout(\SigN|Add2~24_combout ),
	.cout(\SigN|Add2~25 ));
// synopsys translate_off
defparam \SigN|Add2~24 .lut_mask = 16'hC30C;
defparam \SigN|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
fiftyfivenm_lcell_comb \SigN|AddA~15 (
// Equation(s):
// \SigN|AddA~15_combout  = (\SigP|Equal1~0_combout  & (\SigN|AddA[9]~0_combout  & ((\SigN|Add2~24_combout )))) # (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [12]) # ((\SigN|AddA[9]~0_combout  & \SigN|Add2~24_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|AddA[9]~0_combout ),
	.datac(\UART0|CurrAdd [12]),
	.datad(\SigN|Add2~24_combout ),
	.cin(gnd),
	.combout(\SigN|AddA~15_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~15 .lut_mask = 16'hDC50;
defparam \SigN|AddA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y22_N3
dffeas \SigN|AddA[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddA~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[12] .is_wysiwyg = "true";
defparam \SigN|AddA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
fiftyfivenm_lcell_comb \SigN|Add2~26 (
// Equation(s):
// \SigN|Add2~26_combout  = \SigN|AddA [13] $ (\SigN|Add2~25 )

	.dataa(gnd),
	.datab(\SigN|AddA [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SigN|Add2~25 ),
	.combout(\SigN|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Add2~26 .lut_mask = 16'h3C3C;
defparam \SigN|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N12
fiftyfivenm_lcell_comb \SigN|AddA~1 (
// Equation(s):
// \SigN|AddA~1_combout  = (\SigN|AddA[9]~0_combout  & ((\SigN|Add2~26_combout ) # ((!\SigP|Equal1~0_combout  & \UART0|CurrAdd [13])))) # (!\SigN|AddA[9]~0_combout  & (!\SigP|Equal1~0_combout  & ((\UART0|CurrAdd [13]))))

	.dataa(\SigN|AddA[9]~0_combout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigN|Add2~26_combout ),
	.datad(\UART0|CurrAdd [13]),
	.cin(gnd),
	.combout(\SigN|AddA~1_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|AddA~1 .lut_mask = 16'hB3A0;
defparam \SigN|AddA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y22_N13
dffeas \SigN|AddA[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AddA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|AddA[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AddA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AddA[13] .is_wysiwyg = "true";
defparam \SigN|AddA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N16
fiftyfivenm_lcell_comb \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \SigN|AddA [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigN|AddA [13]),
	.cin(gnd),
	.combout(\SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N17
dffeas \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N18
fiftyfivenm_lcell_comb \SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N19
dffeas \SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N20
fiftyfivenm_lcell_comb \SigN|qOut[25]~0 (
// Equation(s):
// \SigN|qOut[25]~0_combout  = (\UART0|MemSlaver [0] & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\UART0|MemSlaver [0] & ((\UART0|MemSlaver [3] & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\UART0|MemSlaver [3] & (\SigN|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\UART0|MemSlaver [0]),
	.datab(\UART0|MemSlaver [3]),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\SigN|qOut[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut[25]~0 .lut_mask = 16'hF4B0;
defparam \SigN|qOut[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N11
dffeas \SigN|BEn (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|BEn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|BEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|BEn .is_wysiwyg = "true";
defparam \SigN|BEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N4
fiftyfivenm_lcell_comb \SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1] = (\SigN|AddB [13] & \SigN|BEn~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|AddB [13]),
	.datad(\SigN|BEn~q ),
	.cin(gnd),
	.combout(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[1] .lut_mask = 16'hF000;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [26],\SigN|Timer [18],\SigN|Timer [10],\SigN|Timer [2]}),
	.portaaddr({\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 2047;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X49_Y21_N7
dffeas \SigN|AEn (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|AEn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|AEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|AEn .is_wysiwyg = "true";
defparam \SigN|AEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N24
fiftyfivenm_lcell_comb \SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1] = (\SigN|AddA [13] & \SigN|AEn~q )

	.dataa(gnd),
	.datab(\SigN|AddA [13]),
	.datac(gnd),
	.datad(\SigN|AEn~q ),
	.cin(gnd),
	.combout(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[1] .lut_mask = 16'hCC00;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [26],\SigN|Timer [18],\SigN|Timer [10],\SigN|Timer [2]}),
	.portaaddr({\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 2047;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N12
fiftyfivenm_lcell_comb \SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0] = (\SigN|AEn~q  & !\SigN|AddA [13])

	.dataa(\SigN|AEn~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigN|AddA [13]),
	.cin(gnd),
	.combout(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[0] .lut_mask = 16'h00AA;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [2]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N26
fiftyfivenm_lcell_comb \SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0] = (!\SigN|AddB [13] & \SigN|BEn~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|AddB [13]),
	.datad(\SigN|BEn~q ),
	.cin(gnd),
	.combout(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[0] .lut_mask = 16'h0F00;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y17_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [2]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
fiftyfivenm_lcell_comb \SigN|qOut~15 (
// Equation(s):
// \SigN|qOut~15_combout  = (\SigP|Equal1~0_combout  & (((!\SigN|qOut[25]~0_combout  & \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~15_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~15 .lut_mask = 16'h5E54;
defparam \SigN|qOut~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
fiftyfivenm_lcell_comb \SigN|qOut~16 (
// Equation(s):
// \SigN|qOut~16_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~15_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (!\SigN|qOut~15_combout  & 
// (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~15_combout ))))

	.dataa(\SigN|qOut[25]~0_combout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\SigN|qOut~15_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~16_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~16 .lut_mask = 16'hF588;
defparam \SigN|qOut~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \SigN|qOut[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[2] .is_wysiwyg = "true";
defparam \SigN|qOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N30
fiftyfivenm_lcell_comb \UART0|Selector38~2 (
// Equation(s):
// \UART0|Selector38~2_combout  = (\UART0|Data[10]~13_combout  & ((\UART0|SendPhase.001~q  & (\SigN|qOut [2])) # (!\UART0|SendPhase.001~q  & ((!\UART0|StopAdd [2])))))

	.dataa(\UART0|SendPhase.001~q ),
	.datab(\SigN|qOut [2]),
	.datac(\UART0|StopAdd [2]),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector38~2 .lut_mask = 16'h8D00;
defparam \UART0|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
fiftyfivenm_lcell_comb \SigP|ZCount~8 (
// Equation(s):
// \SigP|ZCount~8_combout  = (\SigN|Timer [2] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [2]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~8_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~8 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N2
fiftyfivenm_lcell_comb \SigP|ZCount[3]~1 (
// Equation(s):
// \SigP|ZCount[3]~1_combout  = (\rset0|reset~q ) # ((\SigN|ZCtr.10~q  & \SigN|EncSig0|Z0|StartOuter~q ))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|EncSig0|Z0|StartOuter~q ),
	.cin(gnd),
	.combout(\SigP|ZCount[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount[3]~1 .lut_mask = 16'hFAF0;
defparam \SigP|ZCount[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N31
dffeas \SigP|ZCount[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[2] .is_wysiwyg = "true";
defparam \SigP|ZCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
fiftyfivenm_lcell_comb \UART0|Selector38~0 (
// Equation(s):
// \UART0|Selector38~0_combout  = (!\UART0|cenState.10000~q  & (\SigP|ZCount [2] & (\UART0|cenState.00001~q  & \UART0|Equal4~0_combout )))

	.dataa(\UART0|cenState.10000~q ),
	.datab(\SigP|ZCount [2]),
	.datac(\UART0|cenState.00001~q ),
	.datad(\UART0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector38~0 .lut_mask = 16'h4000;
defparam \UART0|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N10
fiftyfivenm_lcell_comb \UART0|Selector38~3 (
// Equation(s):
// \UART0|Selector38~3_combout  = (\UART0|Selector38~0_combout ) # ((\UART0|cenState.10000~q  & ((\UART0|Selector38~1_combout ) # (\UART0|Selector38~2_combout ))))

	.dataa(\UART0|cenState.10000~q ),
	.datab(\UART0|Selector38~1_combout ),
	.datac(\UART0|Selector38~2_combout ),
	.datad(\UART0|Selector38~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector38~3 .lut_mask = 16'hFFA8;
defparam \UART0|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
fiftyfivenm_lcell_comb \UART0|Data[0]~14 (
// Equation(s):
// \UART0|Data[0]~14_combout  = (!\UART0|RxUM0|Cmd [2] & ((\UART0|RxUM0|Cmd [3]) # ((!\UART0|RxUM0|Cmd [0] & !\UART0|RxUM0|Cmd [1]))))

	.dataa(\UART0|RxUM0|Cmd [0]),
	.datab(\UART0|RxUM0|Cmd [1]),
	.datac(\UART0|RxUM0|Cmd [2]),
	.datad(\UART0|RxUM0|Cmd [3]),
	.cin(gnd),
	.combout(\UART0|Data[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[0]~14 .lut_mask = 16'h0F01;
defparam \UART0|Data[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
fiftyfivenm_lcell_comb \UART0|Data[0]~15 (
// Equation(s):
// \UART0|Data[0]~15_combout  = (\UART0|cenState.00001~q  & (!\UART0|Equal4~0_combout  & ((\UART0|Data[0]~14_combout )))) # (!\UART0|cenState.00001~q  & ((\UART0|Equal4~0_combout ) # ((\UART0|cenState.00000~q ))))

	.dataa(\UART0|cenState.00001~q ),
	.datab(\UART0|Equal4~0_combout ),
	.datac(\UART0|cenState.00000~q ),
	.datad(\UART0|Data[0]~14_combout ),
	.cin(gnd),
	.combout(\UART0|Data[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[0]~15 .lut_mask = 16'h7654;
defparam \UART0|Data[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N0
fiftyfivenm_lcell_comb \UART0|Data[0]~21 (
// Equation(s):
// \UART0|Data[0]~21_combout  = ((!\UART0|TxUM0|Sending~q  & (\UART0|cenState.10000~q  & !\UART0|Data[0]~16_combout ))) # (!\UART0|Data[0]~15_combout )

	.dataa(\UART0|TxUM0|Sending~q ),
	.datab(\UART0|cenState.10000~q ),
	.datac(\UART0|Data[0]~15_combout ),
	.datad(\UART0|Data[0]~16_combout ),
	.cin(gnd),
	.combout(\UART0|Data[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[0]~21 .lut_mask = 16'h0F4F;
defparam \UART0|Data[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N11
dffeas \UART0|Data[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector38~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[2] .is_wysiwyg = "true";
defparam \UART0|Data[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [10]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [10]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
fiftyfivenm_lcell_comb \SigN|qOut~11 (
// Equation(s):
// \SigN|qOut~11_combout  = (\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ((!\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # (\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~11 .lut_mask = 16'h0FAC;
defparam \SigN|qOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
fiftyfivenm_lcell_comb \SigN|qOut~12 (
// Equation(s):
// \SigN|qOut~12_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~11_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a42 )) # (!\SigN|qOut~11_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a42 ))))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~11_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a42 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|qOut~11_combout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a42 ),
	.cin(gnd),
	.combout(\SigN|qOut~12_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~12 .lut_mask = 16'hBCB0;
defparam \SigN|qOut~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N27
dffeas \SigN|qOut[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[10] .is_wysiwyg = "true";
defparam \SigN|qOut[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [10]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [10]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
fiftyfivenm_lcell_comb \SigP|qOut~11 (
// Equation(s):
// \SigP|qOut~11_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (!\SigP|Equal1~0_combout 
//  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~11 .lut_mask = 16'h44FA;
defparam \SigP|qOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
fiftyfivenm_lcell_comb \SigP|qOut~12 (
// Equation(s):
// \SigP|qOut~12_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~11_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a42 )) # (!\SigP|qOut~11_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a42 ))))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~11_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a42 ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a42 ),
	.datad(\SigP|qOut~11_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~12_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~12 .lut_mask = 16'hDDA0;
defparam \SigP|qOut~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N31
dffeas \SigP|qOut[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[10] .is_wysiwyg = "true";
defparam \SigP|qOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
fiftyfivenm_lcell_comb \UART0|Selector30~0 (
// Equation(s):
// \UART0|Selector30~0_combout  = (\UART0|SendPhase.001~q  & ((\SigP|qOut [10]) # ((\UART0|Data[10]~13_combout )))) # (!\UART0|SendPhase.001~q  & (((\UART0|StopAdd [10] & !\UART0|Data[10]~13_combout ))))

	.dataa(\SigP|qOut [10]),
	.datab(\UART0|SendPhase.001~q ),
	.datac(\UART0|StopAdd [10]),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector30~0 .lut_mask = 16'hCCB8;
defparam \UART0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
fiftyfivenm_lcell_comb \UART0|Selector30~1 (
// Equation(s):
// \UART0|Selector30~1_combout  = (\UART0|Data[10]~13_combout  & ((\UART0|Selector30~0_combout  & (\SigN|qOut [10])) # (!\UART0|Selector30~0_combout  & ((\UART0|RetrAdd [10]))))) # (!\UART0|Data[10]~13_combout  & (((\UART0|Selector30~0_combout ))))

	.dataa(\UART0|Data[10]~13_combout ),
	.datab(\SigN|qOut [10]),
	.datac(\UART0|RetrAdd [10]),
	.datad(\UART0|Selector30~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector30~1 .lut_mask = 16'hDDA0;
defparam \UART0|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
fiftyfivenm_lcell_comb \UART0|Selector9~0 (
// Equation(s):
// \UART0|Selector9~0_combout  = (\UART0|cenState.00001~q  & \UART0|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|cenState.00001~q ),
	.datad(\UART0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector9~0 .lut_mask = 16'hF000;
defparam \UART0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N10
fiftyfivenm_lcell_comb \SigP|ZCount~6 (
// Equation(s):
// \SigP|ZCount~6_combout  = (!\rset0|reset~q  & \SigN|Timer [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [10]),
	.cin(gnd),
	.combout(\SigP|ZCount~6_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~6 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N11
dffeas \SigP|ZCount[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[10] .is_wysiwyg = "true";
defparam \SigP|ZCount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
fiftyfivenm_lcell_comb \UART0|Selector30~2 (
// Equation(s):
// \UART0|Selector30~2_combout  = (\UART0|cenState.10000~q  & (\UART0|Selector30~1_combout )) # (!\UART0|cenState.10000~q  & (((\UART0|Selector9~0_combout  & \SigP|ZCount [10]))))

	.dataa(\UART0|cenState.10000~q ),
	.datab(\UART0|Selector30~1_combout ),
	.datac(\UART0|Selector9~0_combout ),
	.datad(\SigP|ZCount [10]),
	.cin(gnd),
	.combout(\UART0|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector30~2 .lut_mask = 16'hD888;
defparam \UART0|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N21
dffeas \UART0|Data[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector30~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[10] .is_wysiwyg = "true";
defparam \UART0|Data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector126~0 (
// Equation(s):
// \UART0|TxUM0|Selector126~0_combout  = (!\UART0|TxUM0|Selector123~1_combout  & ((\UART0|TxUM0|Tempstate.1000~q  & (\UART0|Data [2])) # (!\UART0|TxUM0|Tempstate.1000~q  & ((\UART0|Data [10])))))

	.dataa(\UART0|TxUM0|Selector123~1_combout ),
	.datab(\UART0|TxUM0|Tempstate.1000~q ),
	.datac(\UART0|Data [2]),
	.datad(\UART0|Data [10]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector126~0 .lut_mask = 16'h5140;
defparam \UART0|TxUM0|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector126~1 (
// Equation(s):
// \UART0|TxUM0|Selector126~1_combout  = (\UART0|TxUM0|Selector126~0_combout ) # ((!\UART0|TxUM0|Tempstate.0110~q  & ((\UART0|TxUM0|Tempstate.0011~q ) # (\UART0|TxUM0|Tempstate.0101~q ))))

	.dataa(\UART0|TxUM0|Tempstate.0011~q ),
	.datab(\UART0|TxUM0|Tempstate.0110~q ),
	.datac(\UART0|TxUM0|Tempstate.0101~q ),
	.datad(\UART0|TxUM0|Selector126~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector126~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector126~1 .lut_mask = 16'hFF32;
defparam \UART0|TxUM0|Selector126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|TempData[4]~0 (
// Equation(s):
// \UART0|TxUM0|TempData[4]~0_combout  = (\UART0|TxUM0|Tempstate.0100~q ) # ((\UART0|TxUM0|Tempstate.0010~q ) # ((\UART0|TxUM0|Tempstate.0110~q  & !\UART0|TxUM0|BytePinger~combout )))

	.dataa(\UART0|TxUM0|Tempstate.0100~q ),
	.datab(\UART0|TxUM0|Tempstate.0110~q ),
	.datac(\UART0|TxUM0|Tempstate.0010~q ),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|TempData[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TempData[4]~0 .lut_mask = 16'hFAFE;
defparam \UART0|TxUM0|TempData[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|TempData[4]~1 (
// Equation(s):
// \UART0|TxUM0|TempData[4]~1_combout  = (!\UART0|TxUM0|Tempstate.1001~q  & !\UART0|TxUM0|TempData[4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|Tempstate.1001~q ),
	.datad(\UART0|TxUM0|TempData[4]~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|TempData[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|TempData[4]~1 .lut_mask = 16'h000F;
defparam \UART0|TxUM0|TempData[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N9
dffeas \UART0|TxUM0|TempData[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector126~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TempData[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempData[2] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector18~0 (
// Equation(s):
// \UART0|TxUM0|Selector18~0_combout  = (\UART0|TxUM0|IDstate.0010~q ) # ((\UART0|TxUM0|IDstate.0100~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|IDstate.1110~q )))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|IDstate.0010~q ),
	.datac(\UART0|TxUM0|IDstate.1110~q ),
	.datad(\UART0|TxUM0|IDstate.0100~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector18~0 .lut_mask = 16'hFFDC;
defparam \UART0|TxUM0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector18~1 (
// Equation(s):
// \UART0|TxUM0|Selector18~1_combout  = (\UART0|TxUM0|IDstate.1010~q ) # ((\UART0|TxUM0|IDstate.1100~q ) # ((\UART0|TxUM0|IDstate.0110~q ) # (\UART0|TxUM0|IDstate.1000~q )))

	.dataa(\UART0|TxUM0|IDstate.1010~q ),
	.datab(\UART0|TxUM0|IDstate.1100~q ),
	.datac(\UART0|TxUM0|IDstate.0110~q ),
	.datad(\UART0|TxUM0|IDstate.1000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector18~1 .lut_mask = 16'hFFFE;
defparam \UART0|TxUM0|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector18~2 (
// Equation(s):
// \UART0|TxUM0|Selector18~2_combout  = (\UART0|TxUM0|Selector18~0_combout ) # (\UART0|TxUM0|Selector18~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|Selector18~0_combout ),
	.datad(\UART0|TxUM0|Selector18~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector18~2 .lut_mask = 16'hFFF0;
defparam \UART0|TxUM0|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector22~0 (
// Equation(s):
// \UART0|TxUM0|Selector22~0_combout  = ((\UART0|TxUM0|IDstate.0011~q ) # ((\UART0|TxUM0|Selector18~2_combout  & \UART0|TxUM0|IDData [2]))) # (!\UART0|TxUM0|WideOr24~0_combout )

	.dataa(\UART0|TxUM0|WideOr24~0_combout ),
	.datab(\UART0|TxUM0|Selector18~2_combout ),
	.datac(\UART0|TxUM0|IDData [2]),
	.datad(\UART0|TxUM0|IDstate.0011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector22~0 .lut_mask = 16'hFFD5;
defparam \UART0|TxUM0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N1
dffeas \UART0|TxUM0|IDData[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDData[2] .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
fiftyfivenm_lcell_comb \UART0|Data[0]~20 (
// Equation(s):
// \UART0|Data[0]~20_combout  = (\UART0|Selector53~0_combout ) # ((\UART0|Equal0~0_combout ) # (!\UART0|cenState.00001~q ))

	.dataa(\UART0|Selector53~0_combout ),
	.datab(gnd),
	.datac(\UART0|Equal0~0_combout ),
	.datad(\UART0|cenState.00001~q ),
	.cin(gnd),
	.combout(\UART0|Data[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[0]~20 .lut_mask = 16'hFAFF;
defparam \UART0|Data[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N26
fiftyfivenm_lcell_comb \SigP|ZCount~12 (
// Equation(s):
// \SigP|ZCount~12_combout  = (\SigN|Timer [1] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(\SigN|Timer [1]),
	.datac(\rset0|reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|ZCount~12_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~12 .lut_mask = 16'h0C0C;
defparam \SigP|ZCount~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N27
dffeas \SigP|ZCount[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[1] .is_wysiwyg = "true";
defparam \SigP|ZCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
fiftyfivenm_lcell_comb \UART0|Selector10~0 (
// Equation(s):
// \UART0|Selector10~0_combout  = (\UART0|Selector53~0_combout  & (((\UART0|Equal0~0_combout  & !\UART0|cenState.00000~q )))) # (!\UART0|Selector53~0_combout  & ((\UART0|cenState.00001~q ) # ((\UART0|Equal0~0_combout  & !\UART0|cenState.00000~q ))))

	.dataa(\UART0|Selector53~0_combout ),
	.datab(\UART0|cenState.00001~q ),
	.datac(\UART0|Equal0~0_combout ),
	.datad(\UART0|cenState.00000~q ),
	.cin(gnd),
	.combout(\UART0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector10~0 .lut_mask = 16'h44F4;
defparam \UART0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
fiftyfivenm_lcell_comb \UART0|Data[1]~9 (
// Equation(s):
// \UART0|Data[1]~9_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [1]))

	.dataa(\UART0|Data[0]~20_combout ),
	.datab(\SigP|ZCount [1]),
	.datac(gnd),
	.datad(\UART0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\UART0|Data[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[1]~9 .lut_mask = 16'hEE44;
defparam \UART0|Data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [25],\SigN|Timer [17],\SigN|Timer [9],\SigN|Timer [1]}),
	.portaaddr({\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 2047;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [25],\SigN|Timer [17],\SigN|Timer [9],\SigN|Timer [1]}),
	.portaaddr({\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 2047;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [1]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y15_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [1]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
fiftyfivenm_lcell_comb \SigN|qOut~23 (
// Equation(s):
// \SigN|qOut~23_combout  = (\SigP|Equal1~0_combout  & (((!\SigN|qOut[25]~0_combout  & \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~23_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~23 .lut_mask = 16'h5E54;
defparam \SigN|qOut~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
fiftyfivenm_lcell_comb \SigN|qOut~24 (
// Equation(s):
// \SigN|qOut~24_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~23_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (!\SigN|qOut~23_combout  & 
// (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~23_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|qOut~23_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~24_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~24 .lut_mask = 16'hCFA0;
defparam \SigN|qOut~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \SigN|qOut[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[1] .is_wysiwyg = "true";
defparam \SigN|qOut[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [25],\SigN|Timer [17],\SigN|Timer [9],\SigN|Timer [1]}),
	.portaaddr({\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 2047;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y47_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [1]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y33_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [1]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
fiftyfivenm_lcell_comb \SigP|qOut~23 (
// Equation(s):
// \SigP|qOut~23_combout  = (\SigP|qOut[27]~0_combout  & (!\SigP|Equal1~0_combout )) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (!\SigP|Equal1~0_combout  & 
// (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~23_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~23 .lut_mask = 16'h7632;
defparam \SigP|qOut~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [25],\SigN|Timer [17],\SigN|Timer [9],\SigN|Timer [1]}),
	.portaaddr({\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 2047;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
fiftyfivenm_lcell_comb \SigP|qOut~24 (
// Equation(s):
// \SigP|qOut~24_combout  = (\SigP|qOut~23_combout  & (((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # (!\SigP|qOut[27]~0_combout )))) # (!\SigP|qOut~23_combout  & 
// (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33~portadataout  & (\SigP|qOut[27]~0_combout )))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\SigP|qOut~23_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~24_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~24 .lut_mask = 16'hEC2C;
defparam \SigP|qOut~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N27
dffeas \SigP|qOut[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[1] .is_wysiwyg = "true";
defparam \SigP|qOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
fiftyfivenm_lcell_comb \UART0|Selector39~0 (
// Equation(s):
// \UART0|Selector39~0_combout  = (\UART0|SendPhase.001~q  & ((\UART0|MemSlaver [1] & (\SigN|qOut [1])) # (!\UART0|MemSlaver [1] & ((\SigP|qOut [1])))))

	.dataa(\UART0|MemSlaver [1]),
	.datab(\SigN|qOut [1]),
	.datac(\SigP|qOut [1]),
	.datad(\UART0|SendPhase.001~q ),
	.cin(gnd),
	.combout(\UART0|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector39~0 .lut_mask = 16'hD800;
defparam \UART0|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N13
dffeas \UART0|Data[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[1]~9_combout ),
	.asdata(\UART0|Selector39~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[1] .is_wysiwyg = "true";
defparam \UART0|Data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N0
fiftyfivenm_lcell_comb \SigP|ZCount~9 (
// Equation(s):
// \SigP|ZCount~9_combout  = (!\rset0|reset~q  & \SigN|Timer [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [9]),
	.cin(gnd),
	.combout(\SigP|ZCount~9_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~9 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N1
dffeas \SigP|ZCount[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[9] .is_wysiwyg = "true";
defparam \SigP|ZCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
fiftyfivenm_lcell_comb \UART0|Data[9]~7 (
// Equation(s):
// \UART0|Data[9]~7_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [9]))

	.dataa(\UART0|Data[0]~20_combout ),
	.datab(\SigP|ZCount [9]),
	.datac(gnd),
	.datad(\UART0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\UART0|Data[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[9]~7 .lut_mask = 16'hEE44;
defparam \UART0|Data[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y3_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [9]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [9]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
fiftyfivenm_lcell_comb \SigN|qOut~17 (
// Equation(s):
// \SigN|qOut~17_combout  = (\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & (!\SigN|qOut[25]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigN|qOut[25]~0_combout ) # 
// (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~17_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~17 .lut_mask = 16'h5D58;
defparam \SigN|qOut~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
fiftyfivenm_lcell_comb \SigN|qOut~18 (
// Equation(s):
// \SigN|qOut~18_combout  = (\SigN|qOut~17_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a41 ) # ((!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~17_combout  & (((\SigN|qOut[25]~0_combout  & 
// \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a41 ))))

	.dataa(\SigN|qOut~17_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a41 ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a41 ),
	.cin(gnd),
	.combout(\SigN|qOut~18_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~18 .lut_mask = 16'hDA8A;
defparam \SigN|qOut~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \SigN|qOut[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[9] .is_wysiwyg = "true";
defparam \SigN|qOut[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [9]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y37_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [9]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
fiftyfivenm_lcell_comb \SigP|qOut~17 (
// Equation(s):
// \SigP|qOut~17_combout  = (\SigP|qOut[27]~0_combout  & (!\SigP|Equal1~0_combout )) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (!\SigP|Equal1~0_combout  & 
// ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~17_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~17 .lut_mask = 16'h7362;
defparam \SigP|qOut~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
fiftyfivenm_lcell_comb \SigP|qOut~18 (
// Equation(s):
// \SigP|qOut~18_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~17_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a41 ))) # (!\SigP|qOut~17_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a41 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~17_combout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a41 ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a41 ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|qOut~17_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~18_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~18 .lut_mask = 16'hCFA0;
defparam \SigP|qOut~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N5
dffeas \SigP|qOut[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[9] .is_wysiwyg = "true";
defparam \SigP|qOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
fiftyfivenm_lcell_comb \UART0|Selector31~0 (
// Equation(s):
// \UART0|Selector31~0_combout  = (\UART0|SendPhase.001~q  & (((\UART0|Data[10]~13_combout ) # (\SigP|qOut [9])))) # (!\UART0|SendPhase.001~q  & (\UART0|StopAdd [9] & (!\UART0|Data[10]~13_combout )))

	.dataa(\UART0|StopAdd [9]),
	.datab(\UART0|SendPhase.001~q ),
	.datac(\UART0|Data[10]~13_combout ),
	.datad(\SigP|qOut [9]),
	.cin(gnd),
	.combout(\UART0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector31~0 .lut_mask = 16'hCEC2;
defparam \UART0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
fiftyfivenm_lcell_comb \UART0|Selector31~1 (
// Equation(s):
// \UART0|Selector31~1_combout  = (\UART0|Data[10]~13_combout  & ((\UART0|Selector31~0_combout  & (\SigN|qOut [9])) # (!\UART0|Selector31~0_combout  & ((\UART0|RetrAdd [9]))))) # (!\UART0|Data[10]~13_combout  & (((\UART0|Selector31~0_combout ))))

	.dataa(\SigN|qOut [9]),
	.datab(\UART0|RetrAdd [9]),
	.datac(\UART0|Data[10]~13_combout ),
	.datad(\UART0|Selector31~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector31~1 .lut_mask = 16'hAFC0;
defparam \UART0|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N29
dffeas \UART0|Data[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[9]~7_combout ),
	.asdata(\UART0|Selector31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[9] .is_wysiwyg = "true";
defparam \UART0|Data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector127~0 (
// Equation(s):
// \UART0|TxUM0|Selector127~0_combout  = (!\UART0|TxUM0|Selector123~1_combout  & ((\UART0|TxUM0|Tempstate.1000~q  & (\UART0|Data [1])) # (!\UART0|TxUM0|Tempstate.1000~q  & ((\UART0|Data [9])))))

	.dataa(\UART0|Data [1]),
	.datab(\UART0|TxUM0|Tempstate.1000~q ),
	.datac(\UART0|Data [9]),
	.datad(\UART0|TxUM0|Selector123~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector127~0 .lut_mask = 16'h00B8;
defparam \UART0|TxUM0|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector127~1 (
// Equation(s):
// \UART0|TxUM0|Selector127~1_combout  = (\UART0|TxUM0|Selector127~0_combout ) # ((!\UART0|TxUM0|Tempstate.0110~q  & ((\UART0|TxUM0|Tempstate.0011~q ) # (\UART0|TxUM0|Tempstate.0101~q ))))

	.dataa(\UART0|TxUM0|Tempstate.0011~q ),
	.datab(\UART0|TxUM0|Tempstate.0101~q ),
	.datac(\UART0|TxUM0|Tempstate.0110~q ),
	.datad(\UART0|TxUM0|Selector127~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector127~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector127~1 .lut_mask = 16'hFF0E;
defparam \UART0|TxUM0|Selector127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N11
dffeas \UART0|TxUM0|TempData[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector127~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TempData[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempData[1] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector23~1 (
// Equation(s):
// \UART0|TxUM0|Selector23~1_combout  = ((\UART0|TxUM0|IDData [1] & ((\UART0|TxUM0|Selector18~1_combout ) # (\UART0|TxUM0|Selector18~0_combout )))) # (!\UART0|TxUM0|Selector23~0_combout )

	.dataa(\UART0|TxUM0|Selector23~0_combout ),
	.datab(\UART0|TxUM0|Selector18~1_combout ),
	.datac(\UART0|TxUM0|Selector18~0_combout ),
	.datad(\UART0|TxUM0|IDData [1]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector23~1 .lut_mask = 16'hFD55;
defparam \UART0|TxUM0|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N21
dffeas \UART0|TxUM0|IDData[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDData[1] .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N8
fiftyfivenm_lcell_comb \SigP|ZCount~14 (
// Equation(s):
// \SigP|ZCount~14_combout  = (\SigN|Timer [8] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(\SigN|Timer [8]),
	.datac(\rset0|reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|ZCount~14_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~14 .lut_mask = 16'h0C0C;
defparam \SigP|ZCount~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N9
dffeas \SigP|ZCount[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[8] .is_wysiwyg = "true";
defparam \SigP|ZCount[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [24],\SigN|Timer [16],\SigN|Timer [8],\SigN|Timer [0]}),
	.portaaddr({\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 2047;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [8]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y18_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [8]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
fiftyfivenm_lcell_comb \SigN|qOut~27 (
// Equation(s):
// \SigN|qOut~27_combout  = (\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & (!\SigN|qOut[25]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigN|qOut[25]~0_combout ) # 
// (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~27_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~27 .lut_mask = 16'h3B38;
defparam \SigN|qOut~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [24],\SigN|Timer [16],\SigN|Timer [8],\SigN|Timer [0]}),
	.portaaddr({\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 2047;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N0
fiftyfivenm_lcell_comb \SigN|qOut~28 (
// Equation(s):
// \SigN|qOut~28_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~27_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a40 )) # (!\SigN|qOut~27_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a40 ))))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~27_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a40 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|qOut~27_combout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a40 ),
	.cin(gnd),
	.combout(\SigN|qOut~28_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~28 .lut_mask = 16'hBCB0;
defparam \SigN|qOut~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N1
dffeas \SigN|qOut[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[8] .is_wysiwyg = "true";
defparam \SigN|qOut[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [8]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y40_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [8]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
fiftyfivenm_lcell_comb \SigP|qOut~27 (
// Equation(s):
// \SigP|qOut~27_combout  = (\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & (!\SigP|qOut[27]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigP|qOut[27]~0_combout ) # 
// (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~27_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~27 .lut_mask = 16'h3B38;
defparam \SigP|qOut~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [24],\SigN|Timer [16],\SigN|Timer [8],\SigN|Timer [0]}),
	.portaaddr({\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 2047;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [24],\SigN|Timer [16],\SigN|Timer [8],\SigN|Timer [0]}),
	.portaaddr({\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 2047;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
fiftyfivenm_lcell_comb \SigP|qOut~28 (
// Equation(s):
// \SigP|qOut~28_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~27_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a40 ))) # (!\SigP|qOut~27_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a40 )))) # 
// (!\SigP|qOut[27]~0_combout  & (\SigP|qOut~27_combout ))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|qOut~27_combout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a40 ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a40 ),
	.cin(gnd),
	.combout(\SigP|qOut~28_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~28 .lut_mask = 16'hEC64;
defparam \SigP|qOut~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \SigP|qOut[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[8] .is_wysiwyg = "true";
defparam \SigP|qOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
fiftyfivenm_lcell_comb \UART0|Selector32~0 (
// Equation(s):
// \UART0|Selector32~0_combout  = (\UART0|Data[10]~13_combout  & (((\UART0|SendPhase.001~q )))) # (!\UART0|Data[10]~13_combout  & ((\UART0|SendPhase.001~q  & ((\SigP|qOut [8]))) # (!\UART0|SendPhase.001~q  & (\UART0|StopAdd [8]))))

	.dataa(\UART0|Data[10]~13_combout ),
	.datab(\UART0|StopAdd [8]),
	.datac(\UART0|SendPhase.001~q ),
	.datad(\SigP|qOut [8]),
	.cin(gnd),
	.combout(\UART0|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector32~0 .lut_mask = 16'hF4A4;
defparam \UART0|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N4
fiftyfivenm_lcell_comb \UART0|Selector32~1 (
// Equation(s):
// \UART0|Selector32~1_combout  = (\UART0|Data[10]~13_combout  & ((\UART0|Selector32~0_combout  & (\SigN|qOut [8])) # (!\UART0|Selector32~0_combout  & ((\UART0|RetrAdd [8]))))) # (!\UART0|Data[10]~13_combout  & (((\UART0|Selector32~0_combout ))))

	.dataa(\UART0|Data[10]~13_combout ),
	.datab(\SigN|qOut [8]),
	.datac(\UART0|RetrAdd [8]),
	.datad(\UART0|Selector32~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector32~1 .lut_mask = 16'hDDA0;
defparam \UART0|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N30
fiftyfivenm_lcell_comb \UART0|Selector32~2 (
// Equation(s):
// \UART0|Selector32~2_combout  = (\UART0|cenState.10000~q  & (((\UART0|Selector32~1_combout )))) # (!\UART0|cenState.10000~q  & (\UART0|Selector9~0_combout  & (\SigP|ZCount [8])))

	.dataa(\UART0|cenState.10000~q ),
	.datab(\UART0|Selector9~0_combout ),
	.datac(\SigP|ZCount [8]),
	.datad(\UART0|Selector32~1_combout ),
	.cin(gnd),
	.combout(\UART0|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector32~2 .lut_mask = 16'hEA40;
defparam \UART0|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N31
dffeas \UART0|Data[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector32~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[8] .is_wysiwyg = "true";
defparam \UART0|Data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N30
fiftyfivenm_lcell_comb \SigP|ZCount~16 (
// Equation(s):
// \SigP|ZCount~16_combout  = (!\rset0|reset~q  & \SigN|Timer [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [0]),
	.cin(gnd),
	.combout(\SigP|ZCount~16_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~16 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N31
dffeas \SigP|ZCount[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[0] .is_wysiwyg = "true";
defparam \SigP|ZCount[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [0]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y46_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [0]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
fiftyfivenm_lcell_comb \SigP|qOut~31 (
// Equation(s):
// \SigP|qOut~31_combout  = (\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0~portadataout  & (!\SigP|qOut[27]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigP|qOut[27]~0_combout ) # 
// (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~31_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~31 .lut_mask = 16'h3B38;
defparam \SigP|qOut~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
fiftyfivenm_lcell_comb \SigP|qOut~32 (
// Equation(s):
// \SigP|qOut~32_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~31_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (!\SigP|qOut~31_combout  & 
// (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~31_combout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\SigP|qOut[27]~0_combout ),
	.datac(\SigP|qOut~31_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~32_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~32 .lut_mask = 16'hF838;
defparam \SigP|qOut~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \SigP|qOut[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[0] .is_wysiwyg = "true";
defparam \SigP|qOut[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [0]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [0]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N8
fiftyfivenm_lcell_comb \SigN|qOut~31 (
// Equation(s):
// \SigN|qOut~31_combout  = (\SigP|Equal1~0_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0~portadataout  & !\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~31_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~31 .lut_mask = 16'h0FCA;
defparam \SigN|qOut~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N16
fiftyfivenm_lcell_comb \SigN|qOut~32 (
// Equation(s):
// \SigN|qOut~32_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~31_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (!\SigN|qOut~31_combout  & 
// ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))) # (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~31_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|qOut~31_combout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~32_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~32 .lut_mask = 16'hBCB0;
defparam \SigN|qOut~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N17
dffeas \SigN|qOut[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[0] .is_wysiwyg = "true";
defparam \SigN|qOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N2
fiftyfivenm_lcell_comb \UART0|Selector40~0 (
// Equation(s):
// \UART0|Selector40~0_combout  = (\UART0|Data[23]~17_combout  & ((\UART0|MemSlaver [1] & ((\SigN|qOut [0]))) # (!\UART0|MemSlaver [1] & (\SigP|qOut [0]))))

	.dataa(\UART0|MemSlaver [1]),
	.datab(\SigP|qOut [0]),
	.datac(\UART0|Data[23]~17_combout ),
	.datad(\SigN|qOut [0]),
	.cin(gnd),
	.combout(\UART0|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector40~0 .lut_mask = 16'hE040;
defparam \UART0|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N16
fiftyfivenm_lcell_comb \UART0|Selector40~1 (
// Equation(s):
// \UART0|Selector40~1_combout  = (\UART0|Selector40~0_combout ) # ((\SigP|ZCount [0] & (\UART0|Selector9~0_combout  & !\UART0|cenState.10000~q )))

	.dataa(\SigP|ZCount [0]),
	.datab(\UART0|Selector9~0_combout ),
	.datac(\UART0|cenState.10000~q ),
	.datad(\UART0|Selector40~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector40~1 .lut_mask = 16'hFF08;
defparam \UART0|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N17
dffeas \UART0|Data[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector40~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[0] .is_wysiwyg = "true";
defparam \UART0|Data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector128~0 (
// Equation(s):
// \UART0|TxUM0|Selector128~0_combout  = (\UART0|TxUM0|Tempstate.1000~q  & (((\UART0|Data [0])))) # (!\UART0|TxUM0|Tempstate.1000~q  & (\UART0|TxUM0|Tempstate.0001~q  & (\UART0|Data [8])))

	.dataa(\UART0|TxUM0|Tempstate.0001~q ),
	.datab(\UART0|TxUM0|Tempstate.1000~q ),
	.datac(\UART0|Data [8]),
	.datad(\UART0|Data [0]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector128~0 .lut_mask = 16'hEC20;
defparam \UART0|TxUM0|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N17
dffeas \UART0|TxUM0|TempData[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector128~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TempData[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempData[0] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector24~0 (
// Equation(s):
// \UART0|TxUM0|Selector24~0_combout  = (\UART0|TxUM0|IDstate.1001~q ) # ((\UART0|TxUM0|IDstate.0011~q ) # ((\UART0|TxUM0|IDData [0] & \UART0|TxUM0|Selector18~2_combout )))

	.dataa(\UART0|TxUM0|IDstate.1001~q ),
	.datab(\UART0|TxUM0|IDstate.0011~q ),
	.datac(\UART0|TxUM0|IDData [0]),
	.datad(\UART0|TxUM0|Selector18~2_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector24~0 .lut_mask = 16'hFEEE;
defparam \UART0|TxUM0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N15
dffeas \UART0|TxUM0|IDData[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDData[0] .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Add12~0 (
// Equation(s):
// \UART0|TxUM0|Add12~0_combout  = (\UART0|TxUM0|TempData [0] & (\UART0|TxUM0|IDData [0] $ (VCC))) # (!\UART0|TxUM0|TempData [0] & (\UART0|TxUM0|IDData [0] & VCC))
// \UART0|TxUM0|Add12~1  = CARRY((\UART0|TxUM0|TempData [0] & \UART0|TxUM0|IDData [0]))

	.dataa(\UART0|TxUM0|TempData [0]),
	.datab(\UART0|TxUM0|IDData [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|TxUM0|Add12~0_combout ),
	.cout(\UART0|TxUM0|Add12~1 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add12~0 .lut_mask = 16'h6688;
defparam \UART0|TxUM0|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Add12~2 (
// Equation(s):
// \UART0|TxUM0|Add12~2_combout  = (\UART0|TxUM0|TempData [1] & ((\UART0|TxUM0|IDData [1] & (\UART0|TxUM0|Add12~1  & VCC)) # (!\UART0|TxUM0|IDData [1] & (!\UART0|TxUM0|Add12~1 )))) # (!\UART0|TxUM0|TempData [1] & ((\UART0|TxUM0|IDData [1] & 
// (!\UART0|TxUM0|Add12~1 )) # (!\UART0|TxUM0|IDData [1] & ((\UART0|TxUM0|Add12~1 ) # (GND)))))
// \UART0|TxUM0|Add12~3  = CARRY((\UART0|TxUM0|TempData [1] & (!\UART0|TxUM0|IDData [1] & !\UART0|TxUM0|Add12~1 )) # (!\UART0|TxUM0|TempData [1] & ((!\UART0|TxUM0|Add12~1 ) # (!\UART0|TxUM0|IDData [1]))))

	.dataa(\UART0|TxUM0|TempData [1]),
	.datab(\UART0|TxUM0|IDData [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add12~1 ),
	.combout(\UART0|TxUM0|Add12~2_combout ),
	.cout(\UART0|TxUM0|Add12~3 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add12~2 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Add12~4 (
// Equation(s):
// \UART0|TxUM0|Add12~4_combout  = ((\UART0|TxUM0|TempData [2] $ (\UART0|TxUM0|IDData [2] $ (!\UART0|TxUM0|Add12~3 )))) # (GND)
// \UART0|TxUM0|Add12~5  = CARRY((\UART0|TxUM0|TempData [2] & ((\UART0|TxUM0|IDData [2]) # (!\UART0|TxUM0|Add12~3 ))) # (!\UART0|TxUM0|TempData [2] & (\UART0|TxUM0|IDData [2] & !\UART0|TxUM0|Add12~3 )))

	.dataa(\UART0|TxUM0|TempData [2]),
	.datab(\UART0|TxUM0|IDData [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add12~3 ),
	.combout(\UART0|TxUM0|Add12~4_combout ),
	.cout(\UART0|TxUM0|Add12~5 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add12~4 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector64~0 (
// Equation(s):
// \UART0|TxUM0|Selector64~0_combout  = (\UART0|Data [10] & ((\UART0|TxUM0|PPRstate.01101~q ) # ((\UART0|Data [2] & \UART0|TxUM0|PPRstate.01111~q )))) # (!\UART0|Data [10] & (((\UART0|Data [2] & \UART0|TxUM0|PPRstate.01111~q ))))

	.dataa(\UART0|Data [10]),
	.datab(\UART0|TxUM0|PPRstate.01101~q ),
	.datac(\UART0|Data [2]),
	.datad(\UART0|TxUM0|PPRstate.01111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector64~0 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [18]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [18]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
fiftyfivenm_lcell_comb \SigN|qOut~9 (
// Equation(s):
// \SigN|qOut~9_combout  = (\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ((!\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # (\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~9 .lut_mask = 16'h0FAC;
defparam \SigN|qOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
fiftyfivenm_lcell_comb \SigN|qOut~10 (
// Equation(s):
// \SigN|qOut~10_combout  = (\SigN|qOut~9_combout  & (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a50 ) # (!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~9_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a50  & 
// ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a50 ),
	.datab(\SigN|qOut~9_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a50 ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~10 .lut_mask = 16'hE2CC;
defparam \SigN|qOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \SigN|qOut[18] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[18] .is_wysiwyg = "true";
defparam \SigN|qOut[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [18]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y46_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [18]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \SigP|qOut~9 (
// Equation(s):
// \SigP|qOut~9_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (!\SigP|Equal1~0_combout  
// & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18~portadataout )))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\SigP|qOut[27]~0_combout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~9 .lut_mask = 16'h22FC;
defparam \SigP|qOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \SigP|qOut~10 (
// Equation(s):
// \SigP|qOut~10_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~9_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a50 )) # (!\SigP|qOut~9_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a50 ))))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~9_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a50 ),
	.datab(\SigP|qOut[27]~0_combout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a50 ),
	.datad(\SigP|qOut~9_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~10 .lut_mask = 16'hBBC0;
defparam \SigP|qOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \SigP|qOut[18] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[18] .is_wysiwyg = "true";
defparam \SigP|qOut[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
fiftyfivenm_lcell_comb \UART0|Data[23]~19 (
// Equation(s):
// \UART0|Data[23]~19_combout  = (\UART0|cenState.10000~q  & ((\UART0|MemSlaver [1]) # (!\UART0|SendPhase.001~q )))

	.dataa(\UART0|cenState.10000~q ),
	.datab(gnd),
	.datac(\UART0|MemSlaver [1]),
	.datad(\UART0|SendPhase.001~q ),
	.cin(gnd),
	.combout(\UART0|Data[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[23]~19 .lut_mask = 16'hA0AA;
defparam \UART0|Data[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N2
fiftyfivenm_lcell_comb \UART0|Data[23]~18 (
// Equation(s):
// \UART0|Data[23]~18_combout  = ((\UART0|SendPhase.000~q  & !\UART0|SendPhase.001~q )) # (!\UART0|cenState.10000~q )

	.dataa(\UART0|SendPhase.000~q ),
	.datab(\UART0|SendPhase.001~q ),
	.datac(gnd),
	.datad(\UART0|cenState.10000~q ),
	.cin(gnd),
	.combout(\UART0|Data[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[23]~18 .lut_mask = 16'h22FF;
defparam \UART0|Data[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N22
fiftyfivenm_lcell_comb \SigP|ZCount~5 (
// Equation(s):
// \SigP|ZCount~5_combout  = (\SigN|Timer [18] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(\SigN|Timer [18]),
	.datac(gnd),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~5_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~5 .lut_mask = 16'h00CC;
defparam \SigP|ZCount~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N23
dffeas \SigP|ZCount[18] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[18] .is_wysiwyg = "true";
defparam \SigP|ZCount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
fiftyfivenm_lcell_comb \UART0|Selector22~0 (
// Equation(s):
// \UART0|Selector22~0_combout  = (\SigP|ZCount [18] & (\UART0|cenState.00001~q  & \UART0|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\SigP|ZCount [18]),
	.datac(\UART0|cenState.00001~q ),
	.datad(\UART0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector22~0 .lut_mask = 16'hC000;
defparam \UART0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N22
fiftyfivenm_lcell_comb \UART0|Selector22~1 (
// Equation(s):
// \UART0|Selector22~1_combout  = (\UART0|Data[23]~19_combout  & (((!\UART0|Data[23]~18_combout )) # (!\UART0|StopAdd [2]))) # (!\UART0|Data[23]~19_combout  & (((\UART0|Data[23]~18_combout  & \UART0|Selector22~0_combout ))))

	.dataa(\UART0|Data[23]~19_combout ),
	.datab(\UART0|StopAdd [2]),
	.datac(\UART0|Data[23]~18_combout ),
	.datad(\UART0|Selector22~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector22~1 .lut_mask = 16'h7A2A;
defparam \UART0|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N4
fiftyfivenm_lcell_comb \UART0|Selector22 (
// Equation(s):
// \UART0|Selector22~combout  = (\UART0|Selector22~1_combout  & ((\SigN|qOut [18]) # ((!\UART0|Data[23]~17_combout )))) # (!\UART0|Selector22~1_combout  & (((\SigP|qOut [18] & \UART0|Data[23]~17_combout ))))

	.dataa(\SigN|qOut [18]),
	.datab(\SigP|qOut [18]),
	.datac(\UART0|Selector22~1_combout ),
	.datad(\UART0|Data[23]~17_combout ),
	.cin(gnd),
	.combout(\UART0|Selector22~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector22 .lut_mask = 16'hACF0;
defparam \UART0|Selector22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N5
dffeas \UART0|Data[18] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector22~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[18] .is_wysiwyg = "true";
defparam \UART0|Data[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y10_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [26]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y1_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [26]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
fiftyfivenm_lcell_comb \SigN|qOut~13 (
// Equation(s):
// \SigN|qOut~13_combout  = (\SigP|Equal1~0_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & !\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~13_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~13 .lut_mask = 16'h55E4;
defparam \SigN|qOut~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
fiftyfivenm_lcell_comb \SigN|qOut~14 (
// Equation(s):
// \SigN|qOut~14_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~13_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a58 )) # (!\SigN|qOut~13_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a58 ))))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~13_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a58 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a58 ),
	.datad(\SigN|qOut~13_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~14_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~14 .lut_mask = 16'hBBC0;
defparam \SigN|qOut~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N25
dffeas \SigN|qOut[26] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[26] .is_wysiwyg = "true";
defparam \SigN|qOut[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N12
fiftyfivenm_lcell_comb \SigP|ZCount~7 (
// Equation(s):
// \SigP|ZCount~7_combout  = (\SigN|Timer [26] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [26]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~7_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~7 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N13
dffeas \SigP|ZCount[26] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[26] .is_wysiwyg = "true";
defparam \SigP|ZCount[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
fiftyfivenm_lcell_comb \UART0|Selector14~0 (
// Equation(s):
// \UART0|Selector14~0_combout  = (\SigP|ZCount [26] & (\UART0|cenState.00001~q  & \UART0|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\SigP|ZCount [26]),
	.datac(\UART0|cenState.00001~q ),
	.datad(\UART0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector14~0 .lut_mask = 16'hC000;
defparam \UART0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N20
fiftyfivenm_lcell_comb \UART0|Selector14~1 (
// Equation(s):
// \UART0|Selector14~1_combout  = (\UART0|Data[23]~18_combout  & ((\UART0|Data[23]~19_combout  & ((\UART0|RetrAdd [10]))) # (!\UART0|Data[23]~19_combout  & (\UART0|Selector14~0_combout )))) # (!\UART0|Data[23]~18_combout  & (((\UART0|Data[23]~19_combout ))))

	.dataa(\UART0|Selector14~0_combout ),
	.datab(\UART0|Data[23]~18_combout ),
	.datac(\UART0|RetrAdd [10]),
	.datad(\UART0|Data[23]~19_combout ),
	.cin(gnd),
	.combout(\UART0|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector14~1 .lut_mask = 16'hF388;
defparam \UART0|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y34_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [26]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y27_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [26]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
fiftyfivenm_lcell_comb \SigP|qOut~13 (
// Equation(s):
// \SigP|qOut~13_combout  = (\SigP|Equal1~0_combout  & (((!\SigP|qOut[27]~0_combout  & \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # ((\SigP|qOut[27]~0_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~13_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~13 .lut_mask = 16'h3E32;
defparam \SigP|qOut~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
fiftyfivenm_lcell_comb \SigP|qOut~14 (
// Equation(s):
// \SigP|qOut~14_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~13_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a58 )) # (!\SigP|qOut~13_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a58 ))))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~13_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a58 ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a58 ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|qOut~13_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~14_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~14 .lut_mask = 16'hAFC0;
defparam \SigP|qOut~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \SigP|qOut[26] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[26] .is_wysiwyg = "true";
defparam \SigP|qOut[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N4
fiftyfivenm_lcell_comb \UART0|Selector14 (
// Equation(s):
// \UART0|Selector14~combout  = (\UART0|Selector14~1_combout  & ((\SigN|qOut [26]) # ((!\UART0|Data[23]~17_combout )))) # (!\UART0|Selector14~1_combout  & (((\SigP|qOut [26] & \UART0|Data[23]~17_combout ))))

	.dataa(\SigN|qOut [26]),
	.datab(\UART0|Selector14~1_combout ),
	.datac(\SigP|qOut [26]),
	.datad(\UART0|Data[23]~17_combout ),
	.cin(gnd),
	.combout(\UART0|Selector14~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector14 .lut_mask = 16'hB8CC;
defparam \UART0|Selector14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N5
dffeas \UART0|Data[26] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector14~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[26] .is_wysiwyg = "true";
defparam \UART0|Data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector64~1 (
// Equation(s):
// \UART0|TxUM0|Selector64~1_combout  = (\UART0|Data [18] & ((\UART0|TxUM0|PPRstate.01011~q ) # ((\UART0|TxUM0|PPRstate.01001~q  & \UART0|Data [26])))) # (!\UART0|Data [18] & (((\UART0|TxUM0|PPRstate.01001~q  & \UART0|Data [26]))))

	.dataa(\UART0|Data [18]),
	.datab(\UART0|TxUM0|PPRstate.01011~q ),
	.datac(\UART0|TxUM0|PPRstate.01001~q ),
	.datad(\UART0|Data [26]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector64~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector64~1 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N0
fiftyfivenm_lcell_comb \SigP|Add0~0 (
// Equation(s):
// \SigP|Add0~0_combout  = (\SigP|EncSig0|A0|StartOuter~q  & (\SigP|PPRCtr [0] $ (VCC))) # (!\SigP|EncSig0|A0|StartOuter~q  & (\SigP|PPRCtr [0] & VCC))
// \SigP|Add0~1  = CARRY((\SigP|EncSig0|A0|StartOuter~q  & \SigP|PPRCtr [0]))

	.dataa(\SigP|EncSig0|A0|StartOuter~q ),
	.datab(\SigP|PPRCtr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SigP|Add0~0_combout ),
	.cout(\SigP|Add0~1 ));
// synopsys translate_off
defparam \SigP|Add0~0 .lut_mask = 16'h6688;
defparam \SigP|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N20
fiftyfivenm_lcell_comb \SigP|Selector18~0 (
// Equation(s):
// \SigP|Selector18~0_combout  = (\SigP|Add0~0_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [0])))) # (!\SigP|Add0~0_combout  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [0])))

	.dataa(\SigP|Add0~0_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [0]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigP|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector18~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N21
dffeas \SigP|PPRCtr[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[0] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N2
fiftyfivenm_lcell_comb \SigP|Add0~2 (
// Equation(s):
// \SigP|Add0~2_combout  = (\SigP|PPRCtr [1] & (!\SigP|Add0~1 )) # (!\SigP|PPRCtr [1] & ((\SigP|Add0~1 ) # (GND)))
// \SigP|Add0~3  = CARRY((!\SigP|Add0~1 ) # (!\SigP|PPRCtr [1]))

	.dataa(\SigP|PPRCtr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~1 ),
	.combout(\SigP|Add0~2_combout ),
	.cout(\SigP|Add0~3 ));
// synopsys translate_off
defparam \SigP|Add0~2 .lut_mask = 16'h5A5F;
defparam \SigP|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N10
fiftyfivenm_lcell_comb \SigP|Selector17~0 (
// Equation(s):
// \SigP|Selector17~0_combout  = (\SigN|ZCtr.10~q  & ((\SigP|Add0~2_combout ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [1])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [1])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [1]),
	.datad(\SigP|Add0~2_combout ),
	.cin(gnd),
	.combout(\SigP|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector17~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N11
dffeas \SigP|PPRCtr[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[1] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N4
fiftyfivenm_lcell_comb \SigP|Add0~4 (
// Equation(s):
// \SigP|Add0~4_combout  = (\SigP|PPRCtr [2] & (\SigP|Add0~3  $ (GND))) # (!\SigP|PPRCtr [2] & (!\SigP|Add0~3  & VCC))
// \SigP|Add0~5  = CARRY((\SigP|PPRCtr [2] & !\SigP|Add0~3 ))

	.dataa(\SigP|PPRCtr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~3 ),
	.combout(\SigP|Add0~4_combout ),
	.cout(\SigP|Add0~5 ));
// synopsys translate_off
defparam \SigP|Add0~4 .lut_mask = 16'hA50A;
defparam \SigP|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N26
fiftyfivenm_lcell_comb \SigP|Selector16~0 (
// Equation(s):
// \SigP|Selector16~0_combout  = (\SigN|ZCtr.10~q  & ((\SigP|Add0~4_combout ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [2])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [2])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [2]),
	.datad(\SigP|Add0~4_combout ),
	.cin(gnd),
	.combout(\SigP|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector16~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N27
dffeas \SigP|PPRCtr[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[2] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N6
fiftyfivenm_lcell_comb \SigP|Add0~6 (
// Equation(s):
// \SigP|Add0~6_combout  = (\SigP|PPRCtr [3] & (!\SigP|Add0~5 )) # (!\SigP|PPRCtr [3] & ((\SigP|Add0~5 ) # (GND)))
// \SigP|Add0~7  = CARRY((!\SigP|Add0~5 ) # (!\SigP|PPRCtr [3]))

	.dataa(gnd),
	.datab(\SigP|PPRCtr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~5 ),
	.combout(\SigP|Add0~6_combout ),
	.cout(\SigP|Add0~7 ));
// synopsys translate_off
defparam \SigP|Add0~6 .lut_mask = 16'h3C3F;
defparam \SigP|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N30
fiftyfivenm_lcell_comb \SigP|Selector15~0 (
// Equation(s):
// \SigP|Selector15~0_combout  = (\SigN|ZCtr.10~q  & ((\SigP|Add0~6_combout ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [3])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [3])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [3]),
	.datad(\SigP|Add0~6_combout ),
	.cin(gnd),
	.combout(\SigP|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector15~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N31
dffeas \SigP|PPRCtr[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[3] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N8
fiftyfivenm_lcell_comb \SigP|Add0~8 (
// Equation(s):
// \SigP|Add0~8_combout  = (\SigP|PPRCtr [4] & (\SigP|Add0~7  $ (GND))) # (!\SigP|PPRCtr [4] & (!\SigP|Add0~7  & VCC))
// \SigP|Add0~9  = CARRY((\SigP|PPRCtr [4] & !\SigP|Add0~7 ))

	.dataa(\SigP|PPRCtr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~7 ),
	.combout(\SigP|Add0~8_combout ),
	.cout(\SigP|Add0~9 ));
// synopsys translate_off
defparam \SigP|Add0~8 .lut_mask = 16'hA50A;
defparam \SigP|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N4
fiftyfivenm_lcell_comb \SigP|Selector14~0 (
// Equation(s):
// \SigP|Selector14~0_combout  = (\SigP|Add0~8_combout  & ((\SigN|ZCtr.10~q ) # ((\SigP|PPRCtr [4] & \SigN|ZCtr.11~q )))) # (!\SigP|Add0~8_combout  & (((\SigP|PPRCtr [4] & \SigN|ZCtr.11~q ))))

	.dataa(\SigP|Add0~8_combout ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigP|PPRCtr [4]),
	.datad(\SigN|ZCtr.11~q ),
	.cin(gnd),
	.combout(\SigP|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector14~0 .lut_mask = 16'hF888;
defparam \SigP|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N5
dffeas \SigP|PPRCtr[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[4] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N10
fiftyfivenm_lcell_comb \SigP|Add0~10 (
// Equation(s):
// \SigP|Add0~10_combout  = (\SigP|PPRCtr [5] & (!\SigP|Add0~9 )) # (!\SigP|PPRCtr [5] & ((\SigP|Add0~9 ) # (GND)))
// \SigP|Add0~11  = CARRY((!\SigP|Add0~9 ) # (!\SigP|PPRCtr [5]))

	.dataa(gnd),
	.datab(\SigP|PPRCtr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~9 ),
	.combout(\SigP|Add0~10_combout ),
	.cout(\SigP|Add0~11 ));
// synopsys translate_off
defparam \SigP|Add0~10 .lut_mask = 16'h3C3F;
defparam \SigP|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N8
fiftyfivenm_lcell_comb \SigP|Selector13~0 (
// Equation(s):
// \SigP|Selector13~0_combout  = (\SigP|Add0~10_combout  & ((\SigN|ZCtr.10~q ) # ((\SigP|PPRCtr [5] & \SigN|ZCtr.11~q )))) # (!\SigP|Add0~10_combout  & (((\SigP|PPRCtr [5] & \SigN|ZCtr.11~q ))))

	.dataa(\SigP|Add0~10_combout ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigP|PPRCtr [5]),
	.datad(\SigN|ZCtr.11~q ),
	.cin(gnd),
	.combout(\SigP|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector13~0 .lut_mask = 16'hF888;
defparam \SigP|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N9
dffeas \SigP|PPRCtr[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[5] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N12
fiftyfivenm_lcell_comb \SigP|Add0~12 (
// Equation(s):
// \SigP|Add0~12_combout  = (\SigP|PPRCtr [6] & (\SigP|Add0~11  $ (GND))) # (!\SigP|PPRCtr [6] & (!\SigP|Add0~11  & VCC))
// \SigP|Add0~13  = CARRY((\SigP|PPRCtr [6] & !\SigP|Add0~11 ))

	.dataa(gnd),
	.datab(\SigP|PPRCtr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~11 ),
	.combout(\SigP|Add0~12_combout ),
	.cout(\SigP|Add0~13 ));
// synopsys translate_off
defparam \SigP|Add0~12 .lut_mask = 16'hC30C;
defparam \SigP|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N28
fiftyfivenm_lcell_comb \SigP|Selector12~0 (
// Equation(s):
// \SigP|Selector12~0_combout  = (\SigP|Add0~12_combout  & ((\SigN|ZCtr.10~q ) # ((\SigP|PPRCtr [6] & \SigN|ZCtr.11~q )))) # (!\SigP|Add0~12_combout  & (((\SigP|PPRCtr [6] & \SigN|ZCtr.11~q ))))

	.dataa(\SigP|Add0~12_combout ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigP|PPRCtr [6]),
	.datad(\SigN|ZCtr.11~q ),
	.cin(gnd),
	.combout(\SigP|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector12~0 .lut_mask = 16'hF888;
defparam \SigP|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N29
dffeas \SigP|PPRCtr[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[6] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N14
fiftyfivenm_lcell_comb \SigP|Add0~14 (
// Equation(s):
// \SigP|Add0~14_combout  = (\SigP|PPRCtr [7] & (!\SigP|Add0~13 )) # (!\SigP|PPRCtr [7] & ((\SigP|Add0~13 ) # (GND)))
// \SigP|Add0~15  = CARRY((!\SigP|Add0~13 ) # (!\SigP|PPRCtr [7]))

	.dataa(\SigP|PPRCtr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~13 ),
	.combout(\SigP|Add0~14_combout ),
	.cout(\SigP|Add0~15 ));
// synopsys translate_off
defparam \SigP|Add0~14 .lut_mask = 16'h5A5F;
defparam \SigP|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N2
fiftyfivenm_lcell_comb \SigP|Selector11~0 (
// Equation(s):
// \SigP|Selector11~0_combout  = (\SigP|Add0~14_combout  & ((\SigN|ZCtr.10~q ) # ((\SigP|PPRCtr [7] & \SigN|ZCtr.11~q )))) # (!\SigP|Add0~14_combout  & (((\SigP|PPRCtr [7] & \SigN|ZCtr.11~q ))))

	.dataa(\SigP|Add0~14_combout ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigP|PPRCtr [7]),
	.datad(\SigN|ZCtr.11~q ),
	.cin(gnd),
	.combout(\SigP|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector11~0 .lut_mask = 16'hF888;
defparam \SigP|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N3
dffeas \SigP|PPRCtr[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[7] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N16
fiftyfivenm_lcell_comb \SigP|Add0~16 (
// Equation(s):
// \SigP|Add0~16_combout  = (\SigP|PPRCtr [8] & (\SigP|Add0~15  $ (GND))) # (!\SigP|PPRCtr [8] & (!\SigP|Add0~15  & VCC))
// \SigP|Add0~17  = CARRY((\SigP|PPRCtr [8] & !\SigP|Add0~15 ))

	.dataa(\SigP|PPRCtr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~15 ),
	.combout(\SigP|Add0~16_combout ),
	.cout(\SigP|Add0~17 ));
// synopsys translate_off
defparam \SigP|Add0~16 .lut_mask = 16'hA50A;
defparam \SigP|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N16
fiftyfivenm_lcell_comb \SigP|Selector10~0 (
// Equation(s):
// \SigP|Selector10~0_combout  = (\SigN|ZCtr.10~q  & ((\SigP|Add0~16_combout ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [8])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [8])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [8]),
	.datad(\SigP|Add0~16_combout ),
	.cin(gnd),
	.combout(\SigP|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector10~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N17
dffeas \SigP|PPRCtr[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[8] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N18
fiftyfivenm_lcell_comb \SigP|Add0~18 (
// Equation(s):
// \SigP|Add0~18_combout  = (\SigP|PPRCtr [9] & (!\SigP|Add0~17 )) # (!\SigP|PPRCtr [9] & ((\SigP|Add0~17 ) # (GND)))
// \SigP|Add0~19  = CARRY((!\SigP|Add0~17 ) # (!\SigP|PPRCtr [9]))

	.dataa(\SigP|PPRCtr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~17 ),
	.combout(\SigP|Add0~18_combout ),
	.cout(\SigP|Add0~19 ));
// synopsys translate_off
defparam \SigP|Add0~18 .lut_mask = 16'h5A5F;
defparam \SigP|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N12
fiftyfivenm_lcell_comb \SigP|Selector9~0 (
// Equation(s):
// \SigP|Selector9~0_combout  = (\SigN|ZCtr.10~q  & ((\SigP|Add0~18_combout ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [9])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [9])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [9]),
	.datad(\SigP|Add0~18_combout ),
	.cin(gnd),
	.combout(\SigP|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector9~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N13
dffeas \SigP|PPRCtr[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[9] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N20
fiftyfivenm_lcell_comb \SigP|Add0~20 (
// Equation(s):
// \SigP|Add0~20_combout  = (\SigP|PPRCtr [10] & (\SigP|Add0~19  $ (GND))) # (!\SigP|PPRCtr [10] & (!\SigP|Add0~19  & VCC))
// \SigP|Add0~21  = CARRY((\SigP|PPRCtr [10] & !\SigP|Add0~19 ))

	.dataa(gnd),
	.datab(\SigP|PPRCtr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~19 ),
	.combout(\SigP|Add0~20_combout ),
	.cout(\SigP|Add0~21 ));
// synopsys translate_off
defparam \SigP|Add0~20 .lut_mask = 16'hC30C;
defparam \SigP|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N20
fiftyfivenm_lcell_comb \SigP|Selector8~0 (
// Equation(s):
// \SigP|Selector8~0_combout  = (\SigP|Add0~20_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [10])))) # (!\SigP|Add0~20_combout  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [10])))

	.dataa(\SigP|Add0~20_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [10]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigP|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector8~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N21
dffeas \SigP|PPRCtr[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[10] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N0
fiftyfivenm_lcell_comb \SigP|PPROut[10]~feeder (
// Equation(s):
// \SigP|PPROut[10]~feeder_combout  = \SigP|PPRCtr [10]

	.dataa(gnd),
	.datab(\SigP|PPRCtr [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[10]~feeder .lut_mask = 16'hCCCC;
defparam \SigP|PPROut[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N1
dffeas \SigP|PPROut[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[10] .is_wysiwyg = "true";
defparam \SigP|PPROut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
fiftyfivenm_lcell_comb \UART0|PPR~3 (
// Equation(s):
// \UART0|PPR~3_combout  = (!\UART0|reset~q  & \SigP|PPROut [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|reset~q ),
	.datad(\SigP|PPROut [10]),
	.cin(gnd),
	.combout(\UART0|PPR~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~3 .lut_mask = 16'h0F00;
defparam \UART0|PPR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N8
fiftyfivenm_lcell_comb \SigP|DoneSig~feeder (
// Equation(s):
// \SigP|DoneSig~feeder_combout  = \SigN|ZCtr.11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|ZCtr.11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|DoneSig~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|DoneSig~feeder .lut_mask = 16'hF0F0;
defparam \SigP|DoneSig~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N9
dffeas \SigP|DoneSig (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|DoneSig~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|DoneSig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|DoneSig .is_wysiwyg = "true";
defparam \SigP|DoneSig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N6
fiftyfivenm_lcell_comb \UART0|Selector1~0 (
// Equation(s):
// \UART0|Selector1~0_combout  = (\SigP|DoneSig~q  & !\UART0|readPPR.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|DoneSig~q ),
	.datad(\UART0|readPPR.10~q ),
	.cin(gnd),
	.combout(\UART0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector1~0 .lut_mask = 16'h00F0;
defparam \UART0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N7
dffeas \UART0|readPPR.01 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|readPPR.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|readPPR.01 .is_wysiwyg = "true";
defparam \UART0|readPPR.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
fiftyfivenm_lcell_comb \UART0|readPPR~5 (
// Equation(s):
// \UART0|readPPR~5_combout  = (!\SigP|DoneSig~q  & \UART0|readPPR.01~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|DoneSig~q ),
	.datad(\UART0|readPPR.01~q ),
	.cin(gnd),
	.combout(\UART0|readPPR~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|readPPR~5 .lut_mask = 16'h0F00;
defparam \UART0|readPPR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N21
dffeas \UART0|readPPR.10 (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|readPPR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|readPPR.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|readPPR.10 .is_wysiwyg = "true";
defparam \UART0|readPPR.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
fiftyfivenm_lcell_comb \UART0|PPR[7]~1 (
// Equation(s):
// \UART0|PPR[7]~1_combout  = (\UART0|readPPR.10~q ) # (\UART0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|readPPR.10~q ),
	.datad(\UART0|reset~q ),
	.cin(gnd),
	.combout(\UART0|PPR[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR[7]~1 .lut_mask = 16'hFFF0;
defparam \UART0|PPR[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N23
dffeas \UART0|PPR[10] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[10] .is_wysiwyg = "true";
defparam \UART0|PPR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N2
fiftyfivenm_lcell_comb \SigP|PPROut[2]~feeder (
// Equation(s):
// \SigP|PPROut[2]~feeder_combout  = \SigP|PPRCtr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPRCtr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[2]~feeder .lut_mask = 16'hF0F0;
defparam \SigP|PPROut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N3
dffeas \SigP|PPROut[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[2] .is_wysiwyg = "true";
defparam \SigP|PPROut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
fiftyfivenm_lcell_comb \UART0|PPR~4 (
// Equation(s):
// \UART0|PPR~4_combout  = (!\UART0|reset~q  & \SigP|PPROut [2])

	.dataa(\UART0|reset~q ),
	.datab(gnd),
	.datac(\SigP|PPROut [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|PPR~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~4 .lut_mask = 16'h5050;
defparam \UART0|PPR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N1
dffeas \UART0|PPR[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[2] .is_wysiwyg = "true";
defparam \UART0|PPR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector64~2 (
// Equation(s):
// \UART0|TxUM0|Selector64~2_combout  = (\UART0|PPR [10] & ((\UART0|TxUM0|PPRstate.00101~q ) # ((\UART0|PPR [2] & \UART0|TxUM0|PPRstate.00111~q )))) # (!\UART0|PPR [10] & (\UART0|PPR [2] & ((\UART0|TxUM0|PPRstate.00111~q ))))

	.dataa(\UART0|PPR [10]),
	.datab(\UART0|PPR [2]),
	.datac(\UART0|TxUM0|PPRstate.00101~q ),
	.datad(\UART0|TxUM0|PPRstate.00111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector64~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector64~2 .lut_mask = 16'hECA0;
defparam \UART0|TxUM0|Selector64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector64~3 (
// Equation(s):
// \UART0|TxUM0|Selector64~3_combout  = (\UART0|TxUM0|Selector64~0_combout ) # ((\UART0|TxUM0|Selector64~1_combout ) # ((\UART0|TxUM0|Selector64~2_combout ) # (!\UART0|TxUM0|WideOr51~0_combout )))

	.dataa(\UART0|TxUM0|Selector64~0_combout ),
	.datab(\UART0|TxUM0|Selector64~1_combout ),
	.datac(\UART0|TxUM0|Selector64~2_combout ),
	.datad(\UART0|TxUM0|WideOr51~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector64~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector64~3 .lut_mask = 16'hFEFF;
defparam \UART0|TxUM0|Selector64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|PPRData[4]~1 (
// Equation(s):
// \UART0|TxUM0|PPRData[4]~1_combout  = (\UART0|TxUM0|PPRstate.01010~q ) # ((\UART0|TxUM0|PPRstate.00110~q ) # ((\UART0|TxUM0|PPRstate.01100~q ) # (\UART0|TxUM0|PPRstate.01000~q )))

	.dataa(\UART0|TxUM0|PPRstate.01010~q ),
	.datab(\UART0|TxUM0|PPRstate.00110~q ),
	.datac(\UART0|TxUM0|PPRstate.01100~q ),
	.datad(\UART0|TxUM0|PPRstate.01000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|PPRData[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[4]~1 .lut_mask = 16'hFFFE;
defparam \UART0|TxUM0|PPRData[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|PPRData[4]~0 (
// Equation(s):
// \UART0|TxUM0|PPRData[4]~0_combout  = (\UART0|TxUM0|PPRstate.00010~q ) # ((\UART0|TxUM0|PPRstate.00100~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|PPRstate.10100~q )))

	.dataa(\UART0|TxUM0|BytePinger~combout ),
	.datab(\UART0|TxUM0|PPRstate.00010~q ),
	.datac(\UART0|TxUM0|PPRstate.00100~q ),
	.datad(\UART0|TxUM0|PPRstate.10100~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|PPRData[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[4]~0 .lut_mask = 16'hFDFC;
defparam \UART0|TxUM0|PPRData[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|PPRData[4]~2 (
// Equation(s):
// \UART0|TxUM0|PPRData[4]~2_combout  = (\UART0|TxUM0|PPRstate.10000~q ) # ((\UART0|TxUM0|PPRstate.01110~q ) # (\UART0|TxUM0|PPRstate.10010~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|PPRstate.10000~q ),
	.datac(\UART0|TxUM0|PPRstate.01110~q ),
	.datad(\UART0|TxUM0|PPRstate.10010~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|PPRData[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[4]~2 .lut_mask = 16'hFFFC;
defparam \UART0|TxUM0|PPRData[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|PPRData[4]~3 (
// Equation(s):
// \UART0|TxUM0|PPRData[4]~3_combout  = (!\UART0|TxUM0|PPRData[4]~1_combout  & (!\UART0|TxUM0|PPRData[4]~0_combout  & !\UART0|TxUM0|PPRData[4]~2_combout ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|PPRData[4]~1_combout ),
	.datac(\UART0|TxUM0|PPRData[4]~0_combout ),
	.datad(\UART0|TxUM0|PPRData[4]~2_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|PPRData[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[4]~3 .lut_mask = 16'h0003;
defparam \UART0|TxUM0|PPRData[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N7
dffeas \UART0|TxUM0|PPRData[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector64~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|PPRData[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[2] .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector48~0 (
// Equation(s):
// \UART0|TxUM0|Selector48~0_combout  = (\UART0|TxUM0|Startstate.0100~q ) # ((\UART0|TxUM0|Startstate.0010~q ) # ((\UART0|TxUM0|Startstate.0110~q  & !\UART0|TxUM0|BytePinger~combout )))

	.dataa(\UART0|TxUM0|Startstate.0110~q ),
	.datab(\UART0|TxUM0|Startstate.0100~q ),
	.datac(\UART0|TxUM0|Startstate.0010~q ),
	.datad(\UART0|TxUM0|BytePinger~combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector48~0 .lut_mask = 16'hFCFE;
defparam \UART0|TxUM0|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector47~0 (
// Equation(s):
// \UART0|TxUM0|Selector47~0_combout  = (\UART0|TxUM0|WideOr34~combout ) # ((\UART0|TxUM0|StartData [1] & ((\UART0|TxUM0|Selector48~0_combout ) # (\UART0|TxUM0|Startstate.1001~q ))))

	.dataa(\UART0|TxUM0|Selector48~0_combout ),
	.datab(\UART0|TxUM0|Startstate.1001~q ),
	.datac(\UART0|TxUM0|WideOr34~combout ),
	.datad(\UART0|TxUM0|StartData [1]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector47~0 .lut_mask = 16'hFEF0;
defparam \UART0|TxUM0|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N5
dffeas \UART0|TxUM0|StartData[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector47~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|StartData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|StartData[1] .is_wysiwyg = "true";
defparam \UART0|TxUM0|StartData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N4
fiftyfivenm_lcell_comb \SigP|PPROut[9]~feeder (
// Equation(s):
// \SigP|PPROut[9]~feeder_combout  = \SigP|PPRCtr [9]

	.dataa(\SigP|PPRCtr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[9]~feeder .lut_mask = 16'hAAAA;
defparam \SigP|PPROut[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N5
dffeas \SigP|PPROut[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[9] .is_wysiwyg = "true";
defparam \SigP|PPROut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N14
fiftyfivenm_lcell_comb \UART0|PPR~5 (
// Equation(s):
// \UART0|PPR~5_combout  = (\SigP|PPROut [9] & !\UART0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPROut [9]),
	.datad(\UART0|reset~q ),
	.cin(gnd),
	.combout(\UART0|PPR~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~5 .lut_mask = 16'h00F0;
defparam \UART0|PPR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N15
dffeas \UART0|PPR[9] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[9] .is_wysiwyg = "true";
defparam \UART0|PPR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N14
fiftyfivenm_lcell_comb \SigP|PPROut[1]~feeder (
// Equation(s):
// \SigP|PPROut[1]~feeder_combout  = \SigP|PPRCtr [1]

	.dataa(\SigP|PPRCtr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[1]~feeder .lut_mask = 16'hAAAA;
defparam \SigP|PPROut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N15
dffeas \SigP|PPROut[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[1] .is_wysiwyg = "true";
defparam \SigP|PPROut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
fiftyfivenm_lcell_comb \UART0|PPR~6 (
// Equation(s):
// \UART0|PPR~6_combout  = (\SigP|PPROut [1] & !\UART0|reset~q )

	.dataa(\SigP|PPROut [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|reset~q ),
	.cin(gnd),
	.combout(\UART0|PPR~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~6 .lut_mask = 16'h00AA;
defparam \UART0|PPR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N21
dffeas \UART0|PPR[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[1] .is_wysiwyg = "true";
defparam \UART0|PPR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector65~2 (
// Equation(s):
// \UART0|TxUM0|Selector65~2_combout  = (\UART0|TxUM0|PPRstate.00101~q  & ((\UART0|PPR [9]) # ((\UART0|TxUM0|PPRstate.00111~q  & \UART0|PPR [1])))) # (!\UART0|TxUM0|PPRstate.00101~q  & (((\UART0|TxUM0|PPRstate.00111~q  & \UART0|PPR [1]))))

	.dataa(\UART0|TxUM0|PPRstate.00101~q ),
	.datab(\UART0|PPR [9]),
	.datac(\UART0|TxUM0|PPRstate.00111~q ),
	.datad(\UART0|PPR [1]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector65~2 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N20
fiftyfivenm_lcell_comb \SigP|ZCount~10 (
// Equation(s):
// \SigP|ZCount~10_combout  = (\SigN|Timer [17] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [17]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~10_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~10 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N21
dffeas \SigP|ZCount[17] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[17] .is_wysiwyg = "true";
defparam \SigP|ZCount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
fiftyfivenm_lcell_comb \UART0|Data[17]~8 (
// Equation(s):
// \UART0|Data[17]~8_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [17]))

	.dataa(\UART0|Data[0]~20_combout ),
	.datab(\SigP|ZCount [17]),
	.datac(gnd),
	.datad(\UART0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\UART0|Data[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[17]~8 .lut_mask = 16'hEE44;
defparam \UART0|Data[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y29_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [17]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [17]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
fiftyfivenm_lcell_comb \SigP|qOut~19 (
// Equation(s):
// \SigP|qOut~19_combout  = (\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & (!\SigP|qOut[27]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigP|qOut[27]~0_combout ) # 
// (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~19_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~19 .lut_mask = 16'h3B38;
defparam \SigP|qOut~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
fiftyfivenm_lcell_comb \SigP|qOut~20 (
// Equation(s):
// \SigP|qOut~20_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~19_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a49 ))) # (!\SigP|qOut~19_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a49 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~19_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a49 ),
	.datac(\SigP|qOut~19_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a49 ),
	.cin(gnd),
	.combout(\SigP|qOut~20_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~20 .lut_mask = 16'hF858;
defparam \SigP|qOut~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N31
dffeas \SigP|qOut[17] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[17] .is_wysiwyg = "true";
defparam \SigP|qOut[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y2_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [17]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y9_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [17]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
fiftyfivenm_lcell_comb \SigN|qOut~19 (
// Equation(s):
// \SigN|qOut~19_combout  = (\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ((!\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # (\SigN|qOut[25]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~19_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~19 .lut_mask = 16'h55D8;
defparam \SigN|qOut~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
fiftyfivenm_lcell_comb \SigN|qOut~20 (
// Equation(s):
// \SigN|qOut~20_combout  = (\SigN|qOut~19_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a49 ) # ((!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~19_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a49  
// & \SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a49 ),
	.datab(\SigN|qOut~19_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a49 ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~20_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~20 .lut_mask = 16'hB8CC;
defparam \SigN|qOut~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \SigN|qOut[17] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[17] .is_wysiwyg = "true";
defparam \SigN|qOut[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
fiftyfivenm_lcell_comb \UART0|Selector23~0 (
// Equation(s):
// \UART0|Selector23~0_combout  = (\UART0|SendPhase.001~q  & ((\UART0|MemSlaver [1] & ((\SigN|qOut [17]))) # (!\UART0|MemSlaver [1] & (\SigP|qOut [17]))))

	.dataa(\SigP|qOut [17]),
	.datab(\UART0|SendPhase.001~q ),
	.datac(\UART0|MemSlaver [1]),
	.datad(\SigN|qOut [17]),
	.cin(gnd),
	.combout(\UART0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector23~0 .lut_mask = 16'hC808;
defparam \UART0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N11
dffeas \UART0|Data[17] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[17]~8_combout ),
	.asdata(\UART0|Selector23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[17] .is_wysiwyg = "true";
defparam \UART0|Data[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [25]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [25]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
fiftyfivenm_lcell_comb \SigP|qOut~21 (
// Equation(s):
// \SigP|qOut~21_combout  = (\SigP|qOut[27]~0_combout  & (!\SigP|Equal1~0_combout )) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (!\SigP|Equal1~0_combout  & 
// ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~21_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~21 .lut_mask = 16'h7362;
defparam \SigP|qOut~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
fiftyfivenm_lcell_comb \SigP|qOut~22 (
// Equation(s):
// \SigP|qOut~22_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~21_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a57 ))) # (!\SigP|qOut~21_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a57 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~21_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a57 ),
	.datac(\SigP|qOut~21_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a57 ),
	.cin(gnd),
	.combout(\SigP|qOut~22_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~22 .lut_mask = 16'hF858;
defparam \SigP|qOut~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N17
dffeas \SigP|qOut[25] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[25] .is_wysiwyg = "true";
defparam \SigP|qOut[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [25]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [25]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
fiftyfivenm_lcell_comb \SigN|qOut~21 (
// Equation(s):
// \SigN|qOut~21_combout  = (\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ((!\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # (\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~21_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~21 .lut_mask = 16'h0FAC;
defparam \SigN|qOut~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
fiftyfivenm_lcell_comb \SigN|qOut~22 (
// Equation(s):
// \SigN|qOut~22_combout  = (\SigN|qOut~21_combout  & (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a57 ) # (!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~21_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a57  & 
// ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a57 ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a57 ),
	.datac(\SigN|qOut~21_combout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~22_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~22 .lut_mask = 16'hCAF0;
defparam \SigN|qOut~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \SigN|qOut[25] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[25] .is_wysiwyg = "true";
defparam \SigN|qOut[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
fiftyfivenm_lcell_comb \SigP|ZCount~11 (
// Equation(s):
// \SigP|ZCount~11_combout  = (\SigN|Timer [25] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [25]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~11_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~11 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N19
dffeas \SigP|ZCount[25] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[25] .is_wysiwyg = "true";
defparam \SigP|ZCount[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N22
fiftyfivenm_lcell_comb \UART0|Selector15~0 (
// Equation(s):
// \UART0|Selector15~0_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [25]))

	.dataa(\SigP|ZCount [25]),
	.datab(gnd),
	.datac(\UART0|Data[0]~20_combout ),
	.datad(\UART0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector15~0 .lut_mask = 16'hFA0A;
defparam \UART0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
fiftyfivenm_lcell_comb \UART0|Selector15~1 (
// Equation(s):
// \UART0|Selector15~1_combout  = (\UART0|Data[23]~18_combout  & ((\UART0|Data[23]~19_combout  & (\UART0|RetrAdd [9])) # (!\UART0|Data[23]~19_combout  & ((\UART0|Selector15~0_combout ))))) # (!\UART0|Data[23]~18_combout  & (((!\UART0|Data[23]~19_combout ))))

	.dataa(\UART0|Data[23]~18_combout ),
	.datab(\UART0|RetrAdd [9]),
	.datac(\UART0|Data[23]~19_combout ),
	.datad(\UART0|Selector15~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector15~1 .lut_mask = 16'h8F85;
defparam \UART0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
fiftyfivenm_lcell_comb \UART0|Selector15 (
// Equation(s):
// \UART0|Selector15~combout  = (\UART0|Data[23]~17_combout  & ((\UART0|Selector15~1_combout  & (\SigP|qOut [25])) # (!\UART0|Selector15~1_combout  & ((\SigN|qOut [25]))))) # (!\UART0|Data[23]~17_combout  & (((\UART0|Selector15~1_combout ))))

	.dataa(\UART0|Data[23]~17_combout ),
	.datab(\SigP|qOut [25]),
	.datac(\SigN|qOut [25]),
	.datad(\UART0|Selector15~1_combout ),
	.cin(gnd),
	.combout(\UART0|Selector15~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector15 .lut_mask = 16'hDDA0;
defparam \UART0|Selector15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N17
dffeas \UART0|Data[25] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector15~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[25] .is_wysiwyg = "true";
defparam \UART0|Data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector65~1 (
// Equation(s):
// \UART0|TxUM0|Selector65~1_combout  = (\UART0|Data [17] & ((\UART0|TxUM0|PPRstate.01011~q ) # ((\UART0|TxUM0|PPRstate.01001~q  & \UART0|Data [25])))) # (!\UART0|Data [17] & (((\UART0|TxUM0|PPRstate.01001~q  & \UART0|Data [25]))))

	.dataa(\UART0|Data [17]),
	.datab(\UART0|TxUM0|PPRstate.01011~q ),
	.datac(\UART0|TxUM0|PPRstate.01001~q ),
	.datad(\UART0|Data [25]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector65~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector65~1 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector65~0 (
// Equation(s):
// \UART0|TxUM0|Selector65~0_combout  = (\UART0|Data [9] & ((\UART0|TxUM0|PPRstate.01101~q ) # ((\UART0|Data [1] & \UART0|TxUM0|PPRstate.01111~q )))) # (!\UART0|Data [9] & (((\UART0|Data [1] & \UART0|TxUM0|PPRstate.01111~q ))))

	.dataa(\UART0|Data [9]),
	.datab(\UART0|TxUM0|PPRstate.01101~q ),
	.datac(\UART0|Data [1]),
	.datad(\UART0|TxUM0|PPRstate.01111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector65~0 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector65~3 (
// Equation(s):
// \UART0|TxUM0|Selector65~3_combout  = (\UART0|TxUM0|Selector65~2_combout ) # (((\UART0|TxUM0|Selector65~1_combout ) # (\UART0|TxUM0|Selector65~0_combout )) # (!\UART0|TxUM0|WideOr51~0_combout ))

	.dataa(\UART0|TxUM0|Selector65~2_combout ),
	.datab(\UART0|TxUM0|WideOr51~0_combout ),
	.datac(\UART0|TxUM0|Selector65~1_combout ),
	.datad(\UART0|TxUM0|Selector65~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector65~3 .lut_mask = 16'hFFFB;
defparam \UART0|TxUM0|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \UART0|TxUM0|PPRData[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector65~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|PPRData[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[1] .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N24
fiftyfivenm_lcell_comb \SigP|PPROut[8]~feeder (
// Equation(s):
// \SigP|PPROut[8]~feeder_combout  = \SigP|PPRCtr [8]

	.dataa(gnd),
	.datab(\SigP|PPRCtr [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[8]~feeder .lut_mask = 16'hCCCC;
defparam \SigP|PPROut[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N25
dffeas \SigP|PPROut[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[8] .is_wysiwyg = "true";
defparam \SigP|PPROut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
fiftyfivenm_lcell_comb \UART0|PPR~7 (
// Equation(s):
// \UART0|PPR~7_combout  = (\SigP|PPROut [8] & !\UART0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPROut [8]),
	.datad(\UART0|reset~q ),
	.cin(gnd),
	.combout(\UART0|PPR~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~7 .lut_mask = 16'h00F0;
defparam \UART0|PPR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N9
dffeas \UART0|PPR[8] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[8] .is_wysiwyg = "true";
defparam \UART0|PPR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N0
fiftyfivenm_lcell_comb \SigP|PPROut[0]~feeder (
// Equation(s):
// \SigP|PPROut[0]~feeder_combout  = \SigP|PPRCtr [0]

	.dataa(gnd),
	.datab(\SigP|PPRCtr [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[0]~feeder .lut_mask = 16'hCCCC;
defparam \SigP|PPROut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N1
dffeas \SigP|PPROut[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[0] .is_wysiwyg = "true";
defparam \SigP|PPROut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
fiftyfivenm_lcell_comb \UART0|PPR~8 (
// Equation(s):
// \UART0|PPR~8_combout  = (!\UART0|reset~q  & \SigP|PPROut [0])

	.dataa(gnd),
	.datab(\UART0|reset~q ),
	.datac(gnd),
	.datad(\SigP|PPROut [0]),
	.cin(gnd),
	.combout(\UART0|PPR~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~8 .lut_mask = 16'h3300;
defparam \UART0|PPR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N19
dffeas \UART0|PPR[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[0] .is_wysiwyg = "true";
defparam \UART0|PPR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector66~2 (
// Equation(s):
// \UART0|TxUM0|Selector66~2_combout  = (\UART0|TxUM0|PPRstate.00101~q  & ((\UART0|PPR [8]) # ((\UART0|TxUM0|PPRstate.00111~q  & \UART0|PPR [0])))) # (!\UART0|TxUM0|PPRstate.00101~q  & (((\UART0|TxUM0|PPRstate.00111~q  & \UART0|PPR [0]))))

	.dataa(\UART0|TxUM0|PPRstate.00101~q ),
	.datab(\UART0|PPR [8]),
	.datac(\UART0|TxUM0|PPRstate.00111~q ),
	.datad(\UART0|PPR [0]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector66~2 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector60~0 (
// Equation(s):
// \UART0|TxUM0|Selector60~0_combout  = (!\UART0|TxUM0|PPRstate.00011~q  & !\UART0|TxUM0|PPRstate.00001~q )

	.dataa(\UART0|TxUM0|PPRstate.00011~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|PPRstate.00001~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector60~0 .lut_mask = 16'h0055;
defparam \UART0|TxUM0|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector66~0 (
// Equation(s):
// \UART0|TxUM0|Selector66~0_combout  = (\UART0|Data [8] & ((\UART0|TxUM0|PPRstate.01101~q ) # ((\UART0|Data [0] & \UART0|TxUM0|PPRstate.01111~q )))) # (!\UART0|Data [8] & (\UART0|Data [0] & ((\UART0|TxUM0|PPRstate.01111~q ))))

	.dataa(\UART0|Data [8]),
	.datab(\UART0|Data [0]),
	.datac(\UART0|TxUM0|PPRstate.01101~q ),
	.datad(\UART0|TxUM0|PPRstate.01111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector66~0 .lut_mask = 16'hECA0;
defparam \UART0|TxUM0|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y41_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [24]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [24]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N6
fiftyfivenm_lcell_comb \SigP|qOut~29 (
// Equation(s):
// \SigP|qOut~29_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~29_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~29 .lut_mask = 16'h5E0E;
defparam \SigP|qOut~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N30
fiftyfivenm_lcell_comb \SigP|qOut~30 (
// Equation(s):
// \SigP|qOut~30_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~29_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a56 ))) # (!\SigP|qOut~29_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a56 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~29_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a56 ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a56 ),
	.datad(\SigP|qOut~29_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~30_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~30 .lut_mask = 16'hF588;
defparam \SigP|qOut~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N31
dffeas \SigP|qOut[24] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[24] .is_wysiwyg = "true";
defparam \SigP|qOut[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
fiftyfivenm_lcell_comb \SigP|ZCount~15 (
// Equation(s):
// \SigP|ZCount~15_combout  = (\SigN|Timer [24] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [24]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~15_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~15 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N27
dffeas \SigP|ZCount[24] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[24] .is_wysiwyg = "true";
defparam \SigP|ZCount[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
fiftyfivenm_lcell_comb \UART0|Selector16~0 (
// Equation(s):
// \UART0|Selector16~0_combout  = (\UART0|Equal4~0_combout  & (\UART0|cenState.00001~q  & \SigP|ZCount [24]))

	.dataa(gnd),
	.datab(\UART0|Equal4~0_combout ),
	.datac(\UART0|cenState.00001~q ),
	.datad(\SigP|ZCount [24]),
	.cin(gnd),
	.combout(\UART0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector16~0 .lut_mask = 16'hC000;
defparam \UART0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N20
fiftyfivenm_lcell_comb \UART0|Selector16~1 (
// Equation(s):
// \UART0|Selector16~1_combout  = (\UART0|Data[23]~18_combout  & ((\UART0|Data[23]~19_combout  & (\UART0|RetrAdd [8])) # (!\UART0|Data[23]~19_combout  & ((\UART0|Selector16~0_combout ))))) # (!\UART0|Data[23]~18_combout  & (((\UART0|Data[23]~19_combout ))))

	.dataa(\UART0|RetrAdd [8]),
	.datab(\UART0|Selector16~0_combout ),
	.datac(\UART0|Data[23]~18_combout ),
	.datad(\UART0|Data[23]~19_combout ),
	.cin(gnd),
	.combout(\UART0|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector16~1 .lut_mask = 16'hAFC0;
defparam \UART0|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [24]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y3_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [24]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N20
fiftyfivenm_lcell_comb \SigN|qOut~29 (
// Equation(s):
// \SigN|qOut~29_combout  = (\SigP|Equal1~0_combout  & (!\SigN|qOut[25]~0_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (!\SigP|Equal1~0_combout  & ((\SigN|qOut[25]~0_combout ) # 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~29_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~29 .lut_mask = 16'h7654;
defparam \SigN|qOut~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N12
fiftyfivenm_lcell_comb \SigN|qOut~30 (
// Equation(s):
// \SigN|qOut~30_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~29_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a56 ))) # (!\SigN|qOut~29_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a56 )))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~29_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a56 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a56 ),
	.datad(\SigN|qOut~29_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~30_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~30 .lut_mask = 16'hF388;
defparam \SigN|qOut~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N13
dffeas \SigN|qOut[24] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[24] .is_wysiwyg = "true";
defparam \SigN|qOut[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N6
fiftyfivenm_lcell_comb \UART0|Selector16 (
// Equation(s):
// \UART0|Selector16~combout  = (\UART0|Data[23]~17_combout  & ((\UART0|Selector16~1_combout  & ((\SigN|qOut [24]))) # (!\UART0|Selector16~1_combout  & (\SigP|qOut [24])))) # (!\UART0|Data[23]~17_combout  & (((\UART0|Selector16~1_combout ))))

	.dataa(\UART0|Data[23]~17_combout ),
	.datab(\SigP|qOut [24]),
	.datac(\UART0|Selector16~1_combout ),
	.datad(\SigN|qOut [24]),
	.cin(gnd),
	.combout(\UART0|Selector16~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector16 .lut_mask = 16'hF858;
defparam \UART0|Selector16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N7
dffeas \UART0|Data[24] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector16~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[24] .is_wysiwyg = "true";
defparam \UART0|Data[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y18_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [16]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [16]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N26
fiftyfivenm_lcell_comb \SigN|qOut~25 (
// Equation(s):
// \SigN|qOut~25_combout  = (\SigN|qOut[25]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigN|qOut[25]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (!\SigP|Equal1~0_combout 
//  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~25_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~25 .lut_mask = 16'h2F2C;
defparam \SigN|qOut~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N0
fiftyfivenm_lcell_comb \SigN|qOut~26 (
// Equation(s):
// \SigN|qOut~26_combout  = (\SigN|qOut~25_combout  & (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a48 ) # (!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~25_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a48  & 
// ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|qOut~25_combout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a48 ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a48 ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~26_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~26 .lut_mask = 16'hE4AA;
defparam \SigN|qOut~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N1
dffeas \SigN|qOut[16] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[16] .is_wysiwyg = "true";
defparam \SigN|qOut[16] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y49_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [16]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [16]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
fiftyfivenm_lcell_comb \SigP|qOut~25 (
// Equation(s):
// \SigP|qOut~25_combout  = (\SigP|Equal1~0_combout  & (((!\SigP|qOut[27]~0_combout  & \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # ((\SigP|qOut[27]~0_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~25_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~25 .lut_mask = 16'h3E32;
defparam \SigP|qOut~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
fiftyfivenm_lcell_comb \SigP|qOut~26 (
// Equation(s):
// \SigP|qOut~26_combout  = (\SigP|qOut~25_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a48 ) # ((!\SigP|qOut[27]~0_combout )))) # (!\SigP|qOut~25_combout  & (((\SigP|qOut[27]~0_combout  & 
// \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a48 ))))

	.dataa(\SigP|qOut~25_combout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a48 ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a48 ),
	.cin(gnd),
	.combout(\SigP|qOut~26_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~26 .lut_mask = 16'hDA8A;
defparam \SigP|qOut~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N21
dffeas \SigP|qOut[16] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[16] .is_wysiwyg = "true";
defparam \SigP|qOut[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N14
fiftyfivenm_lcell_comb \UART0|Selector24~0 (
// Equation(s):
// \UART0|Selector24~0_combout  = (\UART0|MemSlaver [1] & (\SigN|qOut [16])) # (!\UART0|MemSlaver [1] & ((\SigP|qOut [16])))

	.dataa(\UART0|MemSlaver [1]),
	.datab(\SigN|qOut [16]),
	.datac(gnd),
	.datad(\SigP|qOut [16]),
	.cin(gnd),
	.combout(\UART0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector24~0 .lut_mask = 16'hDD88;
defparam \UART0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
fiftyfivenm_lcell_comb \UART0|Data[16]~10 (
// Equation(s):
// \UART0|Data[16]~10_combout  = (\UART0|SendPhase.001~q  & ((\UART0|Selector24~0_combout ))) # (!\UART0|SendPhase.001~q  & (!\UART0|SendPhase.000~q ))

	.dataa(\UART0|SendPhase.000~q ),
	.datab(\UART0|Selector24~0_combout ),
	.datac(gnd),
	.datad(\UART0|SendPhase.001~q ),
	.cin(gnd),
	.combout(\UART0|Data[16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[16]~10 .lut_mask = 16'hCC55;
defparam \UART0|Data[16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
fiftyfivenm_lcell_comb \SigP|ZCount~13 (
// Equation(s):
// \SigP|ZCount~13_combout  = (\SigN|Timer [16] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [16]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~13_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~13 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N25
dffeas \SigP|ZCount[16] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[16] .is_wysiwyg = "true";
defparam \SigP|ZCount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
fiftyfivenm_lcell_comb \UART0|Selector24~1 (
// Equation(s):
// \UART0|Selector24~1_combout  = (\UART0|cenState.00001~q  & (\SigP|ZCount [16] & \UART0|Equal4~0_combout ))

	.dataa(\UART0|cenState.00001~q ),
	.datab(gnd),
	.datac(\SigP|ZCount [16]),
	.datad(\UART0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector24~1 .lut_mask = 16'hA000;
defparam \UART0|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N17
dffeas \UART0|Data[16] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[16]~10_combout ),
	.asdata(\UART0|Selector24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[16] .is_wysiwyg = "true";
defparam \UART0|Data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector66~1 (
// Equation(s):
// \UART0|TxUM0|Selector66~1_combout  = (\UART0|Data [24] & ((\UART0|TxUM0|PPRstate.01001~q ) # ((\UART0|Data [16] & \UART0|TxUM0|PPRstate.01011~q )))) # (!\UART0|Data [24] & (\UART0|Data [16] & ((\UART0|TxUM0|PPRstate.01011~q ))))

	.dataa(\UART0|Data [24]),
	.datab(\UART0|Data [16]),
	.datac(\UART0|TxUM0|PPRstate.01001~q ),
	.datad(\UART0|TxUM0|PPRstate.01011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector66~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector66~1 .lut_mask = 16'hECA0;
defparam \UART0|TxUM0|Selector66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector66~3 (
// Equation(s):
// \UART0|TxUM0|Selector66~3_combout  = (\UART0|TxUM0|Selector66~2_combout ) # (((\UART0|TxUM0|Selector66~0_combout ) # (\UART0|TxUM0|Selector66~1_combout )) # (!\UART0|TxUM0|Selector60~0_combout ))

	.dataa(\UART0|TxUM0|Selector66~2_combout ),
	.datab(\UART0|TxUM0|Selector60~0_combout ),
	.datac(\UART0|TxUM0|Selector66~0_combout ),
	.datad(\UART0|TxUM0|Selector66~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector66~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector66~3 .lut_mask = 16'hFFFB;
defparam \UART0|TxUM0|Selector66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N9
dffeas \UART0|TxUM0|PPRData[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector66~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|PPRData[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[0] .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector48~1 (
// Equation(s):
// \UART0|TxUM0|Selector48~1_combout  = (\UART0|TxUM0|Startstate.1001~q ) # (\UART0|TxUM0|Selector48~0_combout )

	.dataa(\UART0|TxUM0|Startstate.1001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|Selector48~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector48~1 .lut_mask = 16'hFFAA;
defparam \UART0|TxUM0|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector48~2 (
// Equation(s):
// \UART0|TxUM0|Selector48~2_combout  = (\UART0|TxUM0|Startstate.0001~q ) # ((\UART0|TxUM0|Startstate.1000~q ) # ((\UART0|TxUM0|Selector48~1_combout  & \UART0|TxUM0|StartData [0])))

	.dataa(\UART0|TxUM0|Selector48~1_combout ),
	.datab(\UART0|TxUM0|Startstate.0001~q ),
	.datac(\UART0|TxUM0|StartData [0]),
	.datad(\UART0|TxUM0|Startstate.1000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector48~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector48~2 .lut_mask = 16'hFFEC;
defparam \UART0|TxUM0|Selector48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N1
dffeas \UART0|TxUM0|StartData[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector48~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|StartData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|StartData[0] .is_wysiwyg = "true";
defparam \UART0|TxUM0|StartData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Add13~0 (
// Equation(s):
// \UART0|TxUM0|Add13~0_combout  = (\UART0|TxUM0|PPRData [0] & (\UART0|TxUM0|StartData [0] $ (VCC))) # (!\UART0|TxUM0|PPRData [0] & (\UART0|TxUM0|StartData [0] & VCC))
// \UART0|TxUM0|Add13~1  = CARRY((\UART0|TxUM0|PPRData [0] & \UART0|TxUM0|StartData [0]))

	.dataa(\UART0|TxUM0|PPRData [0]),
	.datab(\UART0|TxUM0|StartData [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|TxUM0|Add13~0_combout ),
	.cout(\UART0|TxUM0|Add13~1 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add13~0 .lut_mask = 16'h6688;
defparam \UART0|TxUM0|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Add13~2 (
// Equation(s):
// \UART0|TxUM0|Add13~2_combout  = (\UART0|TxUM0|PPRData [1] & ((\UART0|TxUM0|StartData [1] & (\UART0|TxUM0|Add13~1  & VCC)) # (!\UART0|TxUM0|StartData [1] & (!\UART0|TxUM0|Add13~1 )))) # (!\UART0|TxUM0|PPRData [1] & ((\UART0|TxUM0|StartData [1] & 
// (!\UART0|TxUM0|Add13~1 )) # (!\UART0|TxUM0|StartData [1] & ((\UART0|TxUM0|Add13~1 ) # (GND)))))
// \UART0|TxUM0|Add13~3  = CARRY((\UART0|TxUM0|PPRData [1] & (!\UART0|TxUM0|StartData [1] & !\UART0|TxUM0|Add13~1 )) # (!\UART0|TxUM0|PPRData [1] & ((!\UART0|TxUM0|Add13~1 ) # (!\UART0|TxUM0|StartData [1]))))

	.dataa(\UART0|TxUM0|PPRData [1]),
	.datab(\UART0|TxUM0|StartData [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add13~1 ),
	.combout(\UART0|TxUM0|Add13~2_combout ),
	.cout(\UART0|TxUM0|Add13~3 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add13~2 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Add13~4 (
// Equation(s):
// \UART0|TxUM0|Add13~4_combout  = ((\UART0|TxUM0|PPRData [2] $ (\UART0|TxUM0|StartData [1] $ (!\UART0|TxUM0|Add13~3 )))) # (GND)
// \UART0|TxUM0|Add13~5  = CARRY((\UART0|TxUM0|PPRData [2] & ((\UART0|TxUM0|StartData [1]) # (!\UART0|TxUM0|Add13~3 ))) # (!\UART0|TxUM0|PPRData [2] & (\UART0|TxUM0|StartData [1] & !\UART0|TxUM0|Add13~3 )))

	.dataa(\UART0|TxUM0|PPRData [2]),
	.datab(\UART0|TxUM0|StartData [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add13~3 ),
	.combout(\UART0|TxUM0|Add13~4_combout ),
	.cout(\UART0|TxUM0|Add13~5 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add13~4 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Add14~0 (
// Equation(s):
// \UART0|TxUM0|Add14~0_combout  = (\UART0|TxUM0|Add13~0_combout  & (\UART0|TxUM0|Add12~0_combout  $ (VCC))) # (!\UART0|TxUM0|Add13~0_combout  & (\UART0|TxUM0|Add12~0_combout  & VCC))
// \UART0|TxUM0|Add14~1  = CARRY((\UART0|TxUM0|Add13~0_combout  & \UART0|TxUM0|Add12~0_combout ))

	.dataa(\UART0|TxUM0|Add13~0_combout ),
	.datab(\UART0|TxUM0|Add12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|TxUM0|Add14~0_combout ),
	.cout(\UART0|TxUM0|Add14~1 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add14~0 .lut_mask = 16'h6688;
defparam \UART0|TxUM0|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Add14~2 (
// Equation(s):
// \UART0|TxUM0|Add14~2_combout  = (\UART0|TxUM0|Add12~2_combout  & ((\UART0|TxUM0|Add13~2_combout  & (\UART0|TxUM0|Add14~1  & VCC)) # (!\UART0|TxUM0|Add13~2_combout  & (!\UART0|TxUM0|Add14~1 )))) # (!\UART0|TxUM0|Add12~2_combout  & 
// ((\UART0|TxUM0|Add13~2_combout  & (!\UART0|TxUM0|Add14~1 )) # (!\UART0|TxUM0|Add13~2_combout  & ((\UART0|TxUM0|Add14~1 ) # (GND)))))
// \UART0|TxUM0|Add14~3  = CARRY((\UART0|TxUM0|Add12~2_combout  & (!\UART0|TxUM0|Add13~2_combout  & !\UART0|TxUM0|Add14~1 )) # (!\UART0|TxUM0|Add12~2_combout  & ((!\UART0|TxUM0|Add14~1 ) # (!\UART0|TxUM0|Add13~2_combout ))))

	.dataa(\UART0|TxUM0|Add12~2_combout ),
	.datab(\UART0|TxUM0|Add13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add14~1 ),
	.combout(\UART0|TxUM0|Add14~2_combout ),
	.cout(\UART0|TxUM0|Add14~3 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add14~2 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Add14~4 (
// Equation(s):
// \UART0|TxUM0|Add14~4_combout  = ((\UART0|TxUM0|Add12~4_combout  $ (\UART0|TxUM0|Add13~4_combout  $ (!\UART0|TxUM0|Add14~3 )))) # (GND)
// \UART0|TxUM0|Add14~5  = CARRY((\UART0|TxUM0|Add12~4_combout  & ((\UART0|TxUM0|Add13~4_combout ) # (!\UART0|TxUM0|Add14~3 ))) # (!\UART0|TxUM0|Add12~4_combout  & (\UART0|TxUM0|Add13~4_combout  & !\UART0|TxUM0|Add14~3 )))

	.dataa(\UART0|TxUM0|Add12~4_combout ),
	.datab(\UART0|TxUM0|Add13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add14~3 ),
	.combout(\UART0|TxUM0|Add14~4_combout ),
	.cout(\UART0|TxUM0|Add14~5 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add14~4 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|SendData[7]~2 (
// Equation(s):
// \UART0|TxUM0|SendData[7]~2_combout  = (\UART0|TxUM0|Sendstate.0111~q ) # ((\UART0|TxUM0|Sendstate.0011~q  & !\UART0|TxUM0|Sendstate.0101~q ))

	.dataa(\UART0|TxUM0|Sendstate.0111~q ),
	.datab(\UART0|TxUM0|Sendstate.0011~q ),
	.datac(gnd),
	.datad(\UART0|TxUM0|Sendstate.0101~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|SendData[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|SendData[7]~2 .lut_mask = 16'hAAEE;
defparam \UART0|TxUM0|SendData[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|SendData[7]~1 (
// Equation(s):
// \UART0|TxUM0|SendData[7]~1_combout  = (!\UART0|TxUM0|Sendstate.0111~q  & !\UART0|TxUM0|Sendstate.0101~q )

	.dataa(\UART0|TxUM0|Sendstate.0111~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|Sendstate.0101~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|SendData[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|SendData[7]~1 .lut_mask = 16'h0055;
defparam \UART0|TxUM0|SendData[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector94~0 (
// Equation(s):
// \UART0|TxUM0|Selector94~0_combout  = (\UART0|TxUM0|SendData[7]~1_combout  & (((!\UART0|TxUM0|SendData[7]~2_combout  & \UART0|Data [26])))) # (!\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|Data [10]) # ((\UART0|TxUM0|SendData[7]~2_combout ))))

	.dataa(\UART0|TxUM0|SendData[7]~1_combout ),
	.datab(\UART0|Data [10]),
	.datac(\UART0|TxUM0|SendData[7]~2_combout ),
	.datad(\UART0|Data [26]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector94~0 .lut_mask = 16'h5E54;
defparam \UART0|TxUM0|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector94~1 (
// Equation(s):
// \UART0|TxUM0|Selector94~1_combout  = (\UART0|TxUM0|SendData[7]~2_combout  & ((\UART0|TxUM0|Selector94~0_combout  & ((\UART0|Data [2]))) # (!\UART0|TxUM0|Selector94~0_combout  & (\UART0|Data [18])))) # (!\UART0|TxUM0|SendData[7]~2_combout  & 
// (((\UART0|TxUM0|Selector94~0_combout ))))

	.dataa(\UART0|TxUM0|SendData[7]~2_combout ),
	.datab(\UART0|Data [18]),
	.datac(\UART0|TxUM0|Selector94~0_combout ),
	.datad(\UART0|Data [2]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector94~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector94~1 .lut_mask = 16'hF858;
defparam \UART0|TxUM0|Selector94~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector94~2 (
// Equation(s):
// \UART0|TxUM0|Selector94~2_combout  = (\UART0|TxUM0|SendData[7]~0_combout  & \UART0|TxUM0|Selector94~1_combout )

	.dataa(\UART0|TxUM0|SendData[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|Selector94~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector94~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector94~2 .lut_mask = 16'hAA00;
defparam \UART0|TxUM0|Selector94~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|SendData[7]~3 (
// Equation(s):
// \UART0|TxUM0|SendData[7]~3_combout  = (\UART0|TxUM0|Sendstate.0100~q ) # ((\UART0|TxUM0|Sendstate.0010~q ) # ((\UART0|TxUM0|Sendstate.1000~q  & !\UART0|TxUM0|BytePinger~combout )))

	.dataa(\UART0|TxUM0|Sendstate.0100~q ),
	.datab(\UART0|TxUM0|Sendstate.1000~q ),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(\UART0|TxUM0|Sendstate.0010~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|SendData[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|SendData[7]~3 .lut_mask = 16'hFFAE;
defparam \UART0|TxUM0|SendData[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|SendData[7]~4 (
// Equation(s):
// \UART0|TxUM0|SendData[7]~4_combout  = (!\UART0|TxUM0|Sendstate.0110~q  & !\UART0|TxUM0|SendData[7]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|Sendstate.0110~q ),
	.datad(\UART0|TxUM0|SendData[7]~3_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|SendData[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|SendData[7]~4 .lut_mask = 16'h000F;
defparam \UART0|TxUM0|SendData[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N9
dffeas \UART0|TxUM0|SendData[2] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector94~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|SendData[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendData[2] .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector114~0 (
// Equation(s):
// \UART0|TxUM0|Selector114~0_combout  = (\UART0|TxUM0|Stopstate.0010~q ) # ((!\UART0|TxUM0|BytePinger~combout  & \UART0|TxUM0|Stopstate.0100~q ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|Stopstate.0010~q ),
	.datac(\UART0|TxUM0|BytePinger~combout ),
	.datad(\UART0|TxUM0|Stopstate.0100~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector114~0 .lut_mask = 16'hCFCC;
defparam \UART0|TxUM0|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector113~2 (
// Equation(s):
// \UART0|TxUM0|Selector113~2_combout  = (\UART0|TxUM0|Stopstate.0001~q ) # ((\UART0|TxUM0|Stopstate.0011~q ) # ((\UART0|TxUM0|StopData [1] & \UART0|TxUM0|Selector114~0_combout )))

	.dataa(\UART0|TxUM0|StopData [1]),
	.datab(\UART0|TxUM0|Stopstate.0001~q ),
	.datac(\UART0|TxUM0|Selector114~0_combout ),
	.datad(\UART0|TxUM0|Stopstate.0011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector113~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector113~2 .lut_mask = 16'hFFEC;
defparam \UART0|TxUM0|Selector113~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N23
dffeas \UART0|TxUM0|StopData[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector113~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|StopData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|StopData[1] .is_wysiwyg = "true";
defparam \UART0|TxUM0|StopData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector95~0 (
// Equation(s):
// \UART0|TxUM0|Selector95~0_combout  = (\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|TxUM0|SendData[7]~2_combout  & ((\UART0|Data [17]))) # (!\UART0|TxUM0|SendData[7]~2_combout  & (\UART0|Data [25])))) # (!\UART0|TxUM0|SendData[7]~1_combout  & 
// (((\UART0|TxUM0|SendData[7]~2_combout ))))

	.dataa(\UART0|TxUM0|SendData[7]~1_combout ),
	.datab(\UART0|Data [25]),
	.datac(\UART0|TxUM0|SendData[7]~2_combout ),
	.datad(\UART0|Data [17]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector95~0 .lut_mask = 16'hF858;
defparam \UART0|TxUM0|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector95~1 (
// Equation(s):
// \UART0|TxUM0|Selector95~1_combout  = (\UART0|TxUM0|SendData[7]~1_combout  & (((\UART0|TxUM0|Selector95~0_combout )))) # (!\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|TxUM0|Selector95~0_combout  & ((\UART0|Data [1]))) # 
// (!\UART0|TxUM0|Selector95~0_combout  & (\UART0|Data [9]))))

	.dataa(\UART0|TxUM0|SendData[7]~1_combout ),
	.datab(\UART0|Data [9]),
	.datac(\UART0|TxUM0|Selector95~0_combout ),
	.datad(\UART0|Data [1]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector95~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector95~1 .lut_mask = 16'hF4A4;
defparam \UART0|TxUM0|Selector95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector95~2 (
// Equation(s):
// \UART0|TxUM0|Selector95~2_combout  = (\UART0|TxUM0|SendData[7]~0_combout  & \UART0|TxUM0|Selector95~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|SendData[7]~0_combout ),
	.datad(\UART0|TxUM0|Selector95~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector95~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector95~2 .lut_mask = 16'hF000;
defparam \UART0|TxUM0|Selector95~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N29
dffeas \UART0|TxUM0|SendData[1] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector95~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|SendData[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendData[1] .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector96~0 (
// Equation(s):
// \UART0|TxUM0|Selector96~0_combout  = (\UART0|TxUM0|SendData[7]~1_combout  & (((!\UART0|TxUM0|SendData[7]~2_combout  & \UART0|Data [24])))) # (!\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|Data [8]) # ((\UART0|TxUM0|SendData[7]~2_combout ))))

	.dataa(\UART0|TxUM0|SendData[7]~1_combout ),
	.datab(\UART0|Data [8]),
	.datac(\UART0|TxUM0|SendData[7]~2_combout ),
	.datad(\UART0|Data [24]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector96~0 .lut_mask = 16'h5E54;
defparam \UART0|TxUM0|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector96~1 (
// Equation(s):
// \UART0|TxUM0|Selector96~1_combout  = (\UART0|TxUM0|SendData[7]~2_combout  & ((\UART0|TxUM0|Selector96~0_combout  & ((\UART0|Data [0]))) # (!\UART0|TxUM0|Selector96~0_combout  & (\UART0|Data [16])))) # (!\UART0|TxUM0|SendData[7]~2_combout  & 
// (((\UART0|TxUM0|Selector96~0_combout ))))

	.dataa(\UART0|TxUM0|SendData[7]~2_combout ),
	.datab(\UART0|Data [16]),
	.datac(\UART0|Data [0]),
	.datad(\UART0|TxUM0|Selector96~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector96~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector96~1 .lut_mask = 16'hF588;
defparam \UART0|TxUM0|Selector96~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector96~2 (
// Equation(s):
// \UART0|TxUM0|Selector96~2_combout  = (\UART0|TxUM0|SendData[7]~0_combout  & \UART0|TxUM0|Selector96~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|SendData[7]~0_combout ),
	.datad(\UART0|TxUM0|Selector96~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector96~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector96~2 .lut_mask = 16'hF000;
defparam \UART0|TxUM0|Selector96~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N27
dffeas \UART0|TxUM0|SendData[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector96~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|SendData[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendData[0] .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector114~1 (
// Equation(s):
// \UART0|TxUM0|Selector114~1_combout  = (\UART0|TxUM0|Stopstate.0011~q ) # ((\UART0|TxUM0|StopData [0] & \UART0|TxUM0|Selector114~0_combout ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|StopData [0]),
	.datac(\UART0|TxUM0|Selector114~0_combout ),
	.datad(\UART0|TxUM0|Stopstate.0011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector114~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector114~1 .lut_mask = 16'hFFC0;
defparam \UART0|TxUM0|Selector114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N25
dffeas \UART0|TxUM0|StopData[0] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector114~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|StopData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|StopData[0] .is_wysiwyg = "true";
defparam \UART0|TxUM0|StopData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Add15~0 (
// Equation(s):
// \UART0|TxUM0|Add15~0_combout  = (\UART0|TxUM0|SendData [0] & (\UART0|TxUM0|StopData [0] $ (VCC))) # (!\UART0|TxUM0|SendData [0] & (\UART0|TxUM0|StopData [0] & VCC))
// \UART0|TxUM0|Add15~1  = CARRY((\UART0|TxUM0|SendData [0] & \UART0|TxUM0|StopData [0]))

	.dataa(\UART0|TxUM0|SendData [0]),
	.datab(\UART0|TxUM0|StopData [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|TxUM0|Add15~0_combout ),
	.cout(\UART0|TxUM0|Add15~1 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add15~0 .lut_mask = 16'h6688;
defparam \UART0|TxUM0|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Add15~2 (
// Equation(s):
// \UART0|TxUM0|Add15~2_combout  = (\UART0|TxUM0|StopData [1] & ((\UART0|TxUM0|SendData [1] & (\UART0|TxUM0|Add15~1  & VCC)) # (!\UART0|TxUM0|SendData [1] & (!\UART0|TxUM0|Add15~1 )))) # (!\UART0|TxUM0|StopData [1] & ((\UART0|TxUM0|SendData [1] & 
// (!\UART0|TxUM0|Add15~1 )) # (!\UART0|TxUM0|SendData [1] & ((\UART0|TxUM0|Add15~1 ) # (GND)))))
// \UART0|TxUM0|Add15~3  = CARRY((\UART0|TxUM0|StopData [1] & (!\UART0|TxUM0|SendData [1] & !\UART0|TxUM0|Add15~1 )) # (!\UART0|TxUM0|StopData [1] & ((!\UART0|TxUM0|Add15~1 ) # (!\UART0|TxUM0|SendData [1]))))

	.dataa(\UART0|TxUM0|StopData [1]),
	.datab(\UART0|TxUM0|SendData [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add15~1 ),
	.combout(\UART0|TxUM0|Add15~2_combout ),
	.cout(\UART0|TxUM0|Add15~3 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add15~2 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Add15~4 (
// Equation(s):
// \UART0|TxUM0|Add15~4_combout  = (\UART0|TxUM0|SendData [2] & (\UART0|TxUM0|Add15~3  $ (GND))) # (!\UART0|TxUM0|SendData [2] & (!\UART0|TxUM0|Add15~3  & VCC))
// \UART0|TxUM0|Add15~5  = CARRY((\UART0|TxUM0|SendData [2] & !\UART0|TxUM0|Add15~3 ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|SendData [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add15~3 ),
	.combout(\UART0|TxUM0|Add15~4_combout ),
	.cout(\UART0|TxUM0|Add15~5 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add15~4 .lut_mask = 16'hC30C;
defparam \UART0|TxUM0|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|SData[0]~0 (
// Equation(s):
// \UART0|TxUM0|SData[0]~0_combout  = (\UART0|TxUM0|Add15~0_combout  & (\UART0|TxUM0|Add14~0_combout  $ (VCC))) # (!\UART0|TxUM0|Add15~0_combout  & (\UART0|TxUM0|Add14~0_combout  & VCC))
// \UART0|TxUM0|SData[0]~1  = CARRY((\UART0|TxUM0|Add15~0_combout  & \UART0|TxUM0|Add14~0_combout ))

	.dataa(\UART0|TxUM0|Add15~0_combout ),
	.datab(\UART0|TxUM0|Add14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART0|TxUM0|SData[0]~0_combout ),
	.cout(\UART0|TxUM0|SData[0]~1 ));
// synopsys translate_off
defparam \UART0|TxUM0|SData[0]~0 .lut_mask = 16'h6688;
defparam \UART0|TxUM0|SData[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|SData[1]~2 (
// Equation(s):
// \UART0|TxUM0|SData[1]~2_combout  = (\UART0|TxUM0|Add14~2_combout  & ((\UART0|TxUM0|Add15~2_combout  & (\UART0|TxUM0|SData[0]~1  & VCC)) # (!\UART0|TxUM0|Add15~2_combout  & (!\UART0|TxUM0|SData[0]~1 )))) # (!\UART0|TxUM0|Add14~2_combout  & 
// ((\UART0|TxUM0|Add15~2_combout  & (!\UART0|TxUM0|SData[0]~1 )) # (!\UART0|TxUM0|Add15~2_combout  & ((\UART0|TxUM0|SData[0]~1 ) # (GND)))))
// \UART0|TxUM0|SData[1]~3  = CARRY((\UART0|TxUM0|Add14~2_combout  & (!\UART0|TxUM0|Add15~2_combout  & !\UART0|TxUM0|SData[0]~1 )) # (!\UART0|TxUM0|Add14~2_combout  & ((!\UART0|TxUM0|SData[0]~1 ) # (!\UART0|TxUM0|Add15~2_combout ))))

	.dataa(\UART0|TxUM0|Add14~2_combout ),
	.datab(\UART0|TxUM0|Add15~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|SData[0]~1 ),
	.combout(\UART0|TxUM0|SData[1]~2_combout ),
	.cout(\UART0|TxUM0|SData[1]~3 ));
// synopsys translate_off
defparam \UART0|TxUM0|SData[1]~2 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|SData[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|SData[2]~4 (
// Equation(s):
// \UART0|TxUM0|SData[2]~4_combout  = ((\UART0|TxUM0|Add14~4_combout  $ (\UART0|TxUM0|Add15~4_combout  $ (!\UART0|TxUM0|SData[1]~3 )))) # (GND)
// \UART0|TxUM0|SData[2]~5  = CARRY((\UART0|TxUM0|Add14~4_combout  & ((\UART0|TxUM0|Add15~4_combout ) # (!\UART0|TxUM0|SData[1]~3 ))) # (!\UART0|TxUM0|Add14~4_combout  & (\UART0|TxUM0|Add15~4_combout  & !\UART0|TxUM0|SData[1]~3 )))

	.dataa(\UART0|TxUM0|Add14~4_combout ),
	.datab(\UART0|TxUM0|Add15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|SData[1]~3 ),
	.combout(\UART0|TxUM0|SData[2]~4_combout ),
	.cout(\UART0|TxUM0|SData[2]~5 ));
// synopsys translate_off
defparam \UART0|TxUM0|SData[2]~4 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|SData[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N8
fiftyfivenm_lcell_comb \SigP|ZCount~4 (
// Equation(s):
// \SigP|ZCount~4_combout  = (\SigN|Timer [3] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [3]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~4_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~4 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N9
dffeas \SigP|ZCount[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[3] .is_wysiwyg = "true";
defparam \SigP|ZCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
fiftyfivenm_lcell_comb \SigN|Add1~54 (
// Equation(s):
// \SigN|Add1~54_combout  = (\SigN|Timer [27] & (!\SigN|Add1~53 )) # (!\SigN|Timer [27] & ((\SigN|Add1~53 ) # (GND)))
// \SigN|Add1~55  = CARRY((!\SigN|Add1~53 ) # (!\SigN|Timer [27]))

	.dataa(\SigN|Timer [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~53 ),
	.combout(\SigN|Add1~54_combout ),
	.cout(\SigN|Add1~55 ));
// synopsys translate_off
defparam \SigN|Add1~54 .lut_mask = 16'h5A5F;
defparam \SigN|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
fiftyfivenm_lcell_comb \SigN|Selector23~0 (
// Equation(s):
// \SigN|Selector23~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [27]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~54_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~54_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [27]),
	.datad(\SigN|Add1~54_combout ),
	.cin(gnd),
	.combout(\SigN|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector23~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \SigN|Timer[27] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[27] .is_wysiwyg = "true";
defparam \SigN|Timer[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [27],\SigN|Timer [19],\SigN|Timer [11],\SigN|Timer [3]}),
	.portaaddr({\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 2047;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y13_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [3]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y16_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [3]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
fiftyfivenm_lcell_comb \SigN|qOut~7 (
// Equation(s):
// \SigN|qOut~7_combout  = (\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ((!\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # (\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~7 .lut_mask = 16'h0FAC;
defparam \SigN|qOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [27],\SigN|Timer [19],\SigN|Timer [11],\SigN|Timer [3]}),
	.portaaddr({\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 2047;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
fiftyfivenm_lcell_comb \SigN|qOut~8 (
// Equation(s):
// \SigN|qOut~8_combout  = (\SigN|qOut~7_combout  & (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35~portadataout ) # (!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~7_combout  & 
// (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\SigN|qOut~7_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~8 .lut_mask = 16'hE2CC;
defparam \SigN|qOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N15
dffeas \SigN|qOut[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[3] .is_wysiwyg = "true";
defparam \SigN|qOut[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [27],\SigN|Timer [19],\SigN|Timer [11],\SigN|Timer [3]}),
	.portaaddr({\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 2047;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y24_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [3]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y37_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [3]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
fiftyfivenm_lcell_comb \SigP|qOut~7 (
// Equation(s):
// \SigP|qOut~7_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (!\SigP|Equal1~0_combout  
// & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~7 .lut_mask = 16'h44FA;
defparam \SigP|qOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [27],\SigN|Timer [19],\SigN|Timer [11],\SigN|Timer [3]}),
	.portaaddr({\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 2047;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
fiftyfivenm_lcell_comb \SigP|qOut~8 (
// Equation(s):
// \SigP|qOut~8_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~7_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (!\SigP|qOut~7_combout  & 
// ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) # (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~7_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\SigP|qOut~7_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~8 .lut_mask = 16'hDAD0;
defparam \SigP|qOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N9
dffeas \SigP|qOut[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[3] .is_wysiwyg = "true";
defparam \SigP|qOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
fiftyfivenm_lcell_comb \UART0|Selector37~0 (
// Equation(s):
// \UART0|Selector37~0_combout  = (\UART0|SendPhase.001~q  & (((\SigP|qOut [3]) # (\UART0|Data[10]~13_combout )))) # (!\UART0|SendPhase.001~q  & (\UART0|StopAdd [3] & ((!\UART0|Data[10]~13_combout ))))

	.dataa(\UART0|StopAdd [3]),
	.datab(\SigP|qOut [3]),
	.datac(\UART0|SendPhase.001~q ),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector37~0 .lut_mask = 16'hF0CA;
defparam \UART0|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
fiftyfivenm_lcell_comb \UART0|Selector37~1 (
// Equation(s):
// \UART0|Selector37~1_combout  = (\UART0|Data[10]~13_combout  & ((\UART0|Selector37~0_combout  & (\SigN|qOut [3])) # (!\UART0|Selector37~0_combout  & ((\UART0|RetrAdd [3]))))) # (!\UART0|Data[10]~13_combout  & (((\UART0|Selector37~0_combout ))))

	.dataa(\UART0|Data[10]~13_combout ),
	.datab(\SigN|qOut [3]),
	.datac(\UART0|RetrAdd [3]),
	.datad(\UART0|Selector37~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector37~1 .lut_mask = 16'hDDA0;
defparam \UART0|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N22
fiftyfivenm_lcell_comb \UART0|Selector37~2 (
// Equation(s):
// \UART0|Selector37~2_combout  = (\UART0|cenState.10000~q  & (((\UART0|Selector37~1_combout )))) # (!\UART0|cenState.10000~q  & (\SigP|ZCount [3] & (\UART0|Selector9~0_combout )))

	.dataa(\UART0|cenState.10000~q ),
	.datab(\SigP|ZCount [3]),
	.datac(\UART0|Selector9~0_combout ),
	.datad(\UART0|Selector37~1_combout ),
	.cin(gnd),
	.combout(\UART0|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector37~2 .lut_mask = 16'hEA40;
defparam \UART0|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N23
dffeas \UART0|Data[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector37~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[3] .is_wysiwyg = "true";
defparam \UART0|Data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N28
fiftyfivenm_lcell_comb \SigP|ZCount~0 (
// Equation(s):
// \SigP|ZCount~0_combout  = (!\rset0|reset~q  & \SigN|Timer [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [11]),
	.cin(gnd),
	.combout(\SigP|ZCount~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~0 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N29
dffeas \SigP|ZCount[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[11] .is_wysiwyg = "true";
defparam \SigP|ZCount[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [11]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y43_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [11]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
fiftyfivenm_lcell_comb \SigP|qOut~1 (
// Equation(s):
// \SigP|qOut~1_combout  = (\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & (!\SigP|qOut[27]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigP|qOut[27]~0_combout ) # 
// (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~1 .lut_mask = 16'h5D58;
defparam \SigP|qOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N14
fiftyfivenm_lcell_comb \SigP|qOut~2 (
// Equation(s):
// \SigP|qOut~2_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~1_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a43 ))) # (!\SigP|qOut~1_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a43 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~1_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a43 ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a43 ),
	.datad(\SigP|qOut~1_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~2 .lut_mask = 16'hF588;
defparam \SigP|qOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N15
dffeas \SigP|qOut[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[11] .is_wysiwyg = "true";
defparam \SigP|qOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
fiftyfivenm_lcell_comb \UART0|Selector29~0 (
// Equation(s):
// \UART0|Selector29~0_combout  = (\UART0|SendPhase.001~q  & (((\SigP|qOut [11]) # (\UART0|Data[10]~13_combout )))) # (!\UART0|SendPhase.001~q  & (\UART0|StopAdd [11] & ((!\UART0|Data[10]~13_combout ))))

	.dataa(\UART0|SendPhase.001~q ),
	.datab(\UART0|StopAdd [11]),
	.datac(\SigP|qOut [11]),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector29~0 .lut_mask = 16'hAAE4;
defparam \UART0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [11]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [11]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
fiftyfivenm_lcell_comb \SigN|qOut~1 (
// Equation(s):
// \SigN|qOut~1_combout  = (\SigP|Equal1~0_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & !\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~1 .lut_mask = 16'h55E4;
defparam \SigN|qOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
fiftyfivenm_lcell_comb \SigN|qOut~2 (
// Equation(s):
// \SigN|qOut~2_combout  = (\SigN|qOut~1_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a43 ) # ((!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~1_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a43  & 
// \SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a43 ),
	.datab(\SigN|qOut~1_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a43 ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~2 .lut_mask = 16'hB8CC;
defparam \SigN|qOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N13
dffeas \SigN|qOut[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[11] .is_wysiwyg = "true";
defparam \SigN|qOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
fiftyfivenm_lcell_comb \UART0|Selector29~1 (
// Equation(s):
// \UART0|Selector29~1_combout  = (\UART0|Selector29~0_combout  & (((\SigN|qOut [11]) # (!\UART0|Data[10]~13_combout )))) # (!\UART0|Selector29~0_combout  & (\UART0|RetrAdd [11] & ((\UART0|Data[10]~13_combout ))))

	.dataa(\UART0|Selector29~0_combout ),
	.datab(\UART0|RetrAdd [11]),
	.datac(\SigN|qOut [11]),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector29~1 .lut_mask = 16'hE4AA;
defparam \UART0|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N24
fiftyfivenm_lcell_comb \UART0|Selector29~2 (
// Equation(s):
// \UART0|Selector29~2_combout  = (\UART0|cenState.10000~q  & (((\UART0|Selector29~1_combout )))) # (!\UART0|cenState.10000~q  & (\SigP|ZCount [11] & (\UART0|Selector9~0_combout )))

	.dataa(\UART0|cenState.10000~q ),
	.datab(\SigP|ZCount [11]),
	.datac(\UART0|Selector9~0_combout ),
	.datad(\UART0|Selector29~1_combout ),
	.cin(gnd),
	.combout(\UART0|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector29~2 .lut_mask = 16'hEA40;
defparam \UART0|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N25
dffeas \UART0|Data[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector29~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[11] .is_wysiwyg = "true";
defparam \UART0|Data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector125~0 (
// Equation(s):
// \UART0|TxUM0|Selector125~0_combout  = (!\UART0|TxUM0|Selector123~1_combout  & ((\UART0|TxUM0|Tempstate.1000~q  & (\UART0|Data [3])) # (!\UART0|TxUM0|Tempstate.1000~q  & ((\UART0|Data [11])))))

	.dataa(\UART0|Data [3]),
	.datab(\UART0|Data [11]),
	.datac(\UART0|TxUM0|Selector123~1_combout ),
	.datad(\UART0|TxUM0|Tempstate.1000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector125~0 .lut_mask = 16'h0A0C;
defparam \UART0|TxUM0|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector125~1 (
// Equation(s):
// \UART0|TxUM0|Selector125~1_combout  = (\UART0|TxUM0|Selector125~0_combout ) # ((!\UART0|TxUM0|Tempstate.0110~q  & ((\UART0|TxUM0|Tempstate.0011~q ) # (\UART0|TxUM0|Tempstate.0101~q ))))

	.dataa(\UART0|TxUM0|Tempstate.0011~q ),
	.datab(\UART0|TxUM0|Tempstate.0110~q ),
	.datac(\UART0|TxUM0|Selector125~0_combout ),
	.datad(\UART0|TxUM0|Tempstate.0101~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector125~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector125~1 .lut_mask = 16'hF3F2;
defparam \UART0|TxUM0|Selector125~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N7
dffeas \UART0|TxUM0|TempData[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector125~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TempData[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempData[3] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector21~0 (
// Equation(s):
// \UART0|TxUM0|Selector21~0_combout  = ((\UART0|TxUM0|IDstate.0001~q ) # ((\UART0|TxUM0|IDData [3] & \UART0|TxUM0|Selector18~2_combout ))) # (!\UART0|TxUM0|WideOr24~0_combout )

	.dataa(\UART0|TxUM0|IDData [3]),
	.datab(\UART0|TxUM0|WideOr24~0_combout ),
	.datac(\UART0|TxUM0|IDstate.0001~q ),
	.datad(\UART0|TxUM0|Selector18~2_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector21~0 .lut_mask = 16'hFBF3;
defparam \UART0|TxUM0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N3
dffeas \UART0|TxUM0|IDData[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDData[3] .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Add12~6 (
// Equation(s):
// \UART0|TxUM0|Add12~6_combout  = (\UART0|TxUM0|TempData [3] & ((\UART0|TxUM0|IDData [3] & (\UART0|TxUM0|Add12~5  & VCC)) # (!\UART0|TxUM0|IDData [3] & (!\UART0|TxUM0|Add12~5 )))) # (!\UART0|TxUM0|TempData [3] & ((\UART0|TxUM0|IDData [3] & 
// (!\UART0|TxUM0|Add12~5 )) # (!\UART0|TxUM0|IDData [3] & ((\UART0|TxUM0|Add12~5 ) # (GND)))))
// \UART0|TxUM0|Add12~7  = CARRY((\UART0|TxUM0|TempData [3] & (!\UART0|TxUM0|IDData [3] & !\UART0|TxUM0|Add12~5 )) # (!\UART0|TxUM0|TempData [3] & ((!\UART0|TxUM0|Add12~5 ) # (!\UART0|TxUM0|IDData [3]))))

	.dataa(\UART0|TxUM0|TempData [3]),
	.datab(\UART0|TxUM0|IDData [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add12~5 ),
	.combout(\UART0|TxUM0|Add12~6_combout ),
	.cout(\UART0|TxUM0|Add12~7 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add12~6 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector63~0 (
// Equation(s):
// \UART0|TxUM0|Selector63~0_combout  = (\UART0|Data [3] & ((\UART0|TxUM0|PPRstate.01111~q ) # ((\UART0|TxUM0|PPRstate.01101~q  & \UART0|Data [11])))) # (!\UART0|Data [3] & (((\UART0|TxUM0|PPRstate.01101~q  & \UART0|Data [11]))))

	.dataa(\UART0|Data [3]),
	.datab(\UART0|TxUM0|PPRstate.01111~q ),
	.datac(\UART0|TxUM0|PPRstate.01101~q ),
	.datad(\UART0|Data [11]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector63~0 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N22
fiftyfivenm_lcell_comb \SigP|Add0~22 (
// Equation(s):
// \SigP|Add0~22_combout  = (\SigP|PPRCtr [11] & (!\SigP|Add0~21 )) # (!\SigP|PPRCtr [11] & ((\SigP|Add0~21 ) # (GND)))
// \SigP|Add0~23  = CARRY((!\SigP|Add0~21 ) # (!\SigP|PPRCtr [11]))

	.dataa(\SigP|PPRCtr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~21 ),
	.combout(\SigP|Add0~22_combout ),
	.cout(\SigP|Add0~23 ));
// synopsys translate_off
defparam \SigP|Add0~22 .lut_mask = 16'h5A5F;
defparam \SigP|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N8
fiftyfivenm_lcell_comb \SigP|Selector7~0 (
// Equation(s):
// \SigP|Selector7~0_combout  = (\SigN|ZCtr.10~q  & ((\SigP|Add0~22_combout ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [11])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [11])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [11]),
	.datad(\SigP|Add0~22_combout ),
	.cin(gnd),
	.combout(\SigP|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector7~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N9
dffeas \SigP|PPRCtr[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[11] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N28
fiftyfivenm_lcell_comb \SigP|PPROut[11]~feeder (
// Equation(s):
// \SigP|PPROut[11]~feeder_combout  = \SigP|PPRCtr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPRCtr [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[11]~feeder .lut_mask = 16'hF0F0;
defparam \SigP|PPROut[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N29
dffeas \SigP|PPROut[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[11] .is_wysiwyg = "true";
defparam \SigP|PPROut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
fiftyfivenm_lcell_comb \UART0|PPR~0 (
// Equation(s):
// \UART0|PPR~0_combout  = (\SigP|PPROut [11] & !\UART0|reset~q )

	.dataa(gnd),
	.datab(\SigP|PPROut [11]),
	.datac(\UART0|reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|PPR~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~0 .lut_mask = 16'h0C0C;
defparam \UART0|PPR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N11
dffeas \UART0|PPR[11] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[11] .is_wysiwyg = "true";
defparam \UART0|PPR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N6
fiftyfivenm_lcell_comb \SigP|PPROut[3]~feeder (
// Equation(s):
// \SigP|PPROut[3]~feeder_combout  = \SigP|PPRCtr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPRCtr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[3]~feeder .lut_mask = 16'hF0F0;
defparam \SigP|PPROut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N7
dffeas \SigP|PPROut[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[3] .is_wysiwyg = "true";
defparam \SigP|PPROut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
fiftyfivenm_lcell_comb \UART0|PPR~2 (
// Equation(s):
// \UART0|PPR~2_combout  = (\SigP|PPROut [3] & !\UART0|reset~q )

	.dataa(\SigP|PPROut [3]),
	.datab(gnd),
	.datac(\UART0|reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|PPR~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~2 .lut_mask = 16'h0A0A;
defparam \UART0|PPR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N21
dffeas \UART0|PPR[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[3] .is_wysiwyg = "true";
defparam \UART0|PPR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector63~2 (
// Equation(s):
// \UART0|TxUM0|Selector63~2_combout  = (\UART0|PPR [11] & ((\UART0|TxUM0|PPRstate.00101~q ) # ((\UART0|PPR [3] & \UART0|TxUM0|PPRstate.00111~q )))) # (!\UART0|PPR [11] & (\UART0|PPR [3] & ((\UART0|TxUM0|PPRstate.00111~q ))))

	.dataa(\UART0|PPR [11]),
	.datab(\UART0|PPR [3]),
	.datac(\UART0|TxUM0|PPRstate.00101~q ),
	.datad(\UART0|TxUM0|PPRstate.00111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector63~2 .lut_mask = 16'hECA0;
defparam \UART0|TxUM0|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector61~0 (
// Equation(s):
// \UART0|TxUM0|Selector61~0_combout  = (!\UART0|TxUM0|PPRstate.10001~q  & !\UART0|TxUM0|PPRstate.10011~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|PPRstate.10001~q ),
	.datad(\UART0|TxUM0|PPRstate.10011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector61~0 .lut_mask = 16'h000F;
defparam \UART0|TxUM0|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N14
fiftyfivenm_lcell_comb \SigP|ZCount~3 (
// Equation(s):
// \SigP|ZCount~3_combout  = (\SigN|Timer [27] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [27]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~3_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~3 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N15
dffeas \SigP|ZCount[27] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[27] .is_wysiwyg = "true";
defparam \SigP|ZCount[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
fiftyfivenm_lcell_comb \UART0|Selector13~0 (
// Equation(s):
// \UART0|Selector13~0_combout  = (\UART0|Equal4~0_combout  & (\UART0|cenState.00001~q  & \SigP|ZCount [27]))

	.dataa(gnd),
	.datab(\UART0|Equal4~0_combout ),
	.datac(\UART0|cenState.00001~q ),
	.datad(\SigP|ZCount [27]),
	.cin(gnd),
	.combout(\UART0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector13~0 .lut_mask = 16'hC000;
defparam \UART0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N6
fiftyfivenm_lcell_comb \UART0|Selector13~1 (
// Equation(s):
// \UART0|Selector13~1_combout  = (\UART0|Data[23]~19_combout  & ((\UART0|RetrAdd [11]) # ((!\UART0|Data[23]~18_combout )))) # (!\UART0|Data[23]~19_combout  & (((\UART0|Selector13~0_combout  & \UART0|Data[23]~18_combout ))))

	.dataa(\UART0|Data[23]~19_combout ),
	.datab(\UART0|RetrAdd [11]),
	.datac(\UART0|Selector13~0_combout ),
	.datad(\UART0|Data[23]~18_combout ),
	.cin(gnd),
	.combout(\UART0|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector13~1 .lut_mask = 16'hD8AA;
defparam \UART0|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y17_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [27]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y11_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [27]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N16
fiftyfivenm_lcell_comb \SigN|qOut~5 (
// Equation(s):
// \SigN|qOut~5_combout  = (\SigP|Equal1~0_combout  & (!\SigN|qOut[25]~0_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # (!\SigP|Equal1~0_combout  & ((\SigN|qOut[25]~0_combout ) # 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~5 .lut_mask = 16'h7654;
defparam \SigN|qOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N8
fiftyfivenm_lcell_comb \SigN|qOut~6 (
// Equation(s):
// \SigN|qOut~6_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~5_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a59 )) # (!\SigN|qOut~5_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a59 ))))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~5_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a59 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a59 ),
	.datad(\SigN|qOut~5_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~6 .lut_mask = 16'hBBC0;
defparam \SigN|qOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N9
dffeas \SigN|qOut[27] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[27] .is_wysiwyg = "true";
defparam \SigN|qOut[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [27]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [27]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N26
fiftyfivenm_lcell_comb \SigP|qOut~5 (
// Equation(s):
// \SigP|qOut~5_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~5 .lut_mask = 16'h5E0E;
defparam \SigP|qOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N22
fiftyfivenm_lcell_comb \SigP|qOut~6 (
// Equation(s):
// \SigP|qOut~6_combout  = (\SigP|qOut~5_combout  & (((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a59 ) # (!\SigP|qOut[27]~0_combout )))) # (!\SigP|qOut~5_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a59  & 
// ((\SigP|qOut[27]~0_combout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a59 ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a59 ),
	.datac(\SigP|qOut~5_combout ),
	.datad(\SigP|qOut[27]~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~6 .lut_mask = 16'hCAF0;
defparam \SigP|qOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N23
dffeas \SigP|qOut[27] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[27] .is_wysiwyg = "true";
defparam \SigP|qOut[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N18
fiftyfivenm_lcell_comb \UART0|Selector13 (
// Equation(s):
// \UART0|Selector13~combout  = (\UART0|Selector13~1_combout  & ((\SigN|qOut [27]) # ((!\UART0|Data[23]~17_combout )))) # (!\UART0|Selector13~1_combout  & (((\SigP|qOut [27] & \UART0|Data[23]~17_combout ))))

	.dataa(\UART0|Selector13~1_combout ),
	.datab(\SigN|qOut [27]),
	.datac(\SigP|qOut [27]),
	.datad(\UART0|Data[23]~17_combout ),
	.cin(gnd),
	.combout(\UART0|Selector13~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector13 .lut_mask = 16'hD8AA;
defparam \UART0|Selector13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N19
dffeas \UART0|Data[27] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[27] .is_wysiwyg = "true";
defparam \UART0|Data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
fiftyfivenm_lcell_comb \SigP|ZCount~2 (
// Equation(s):
// \SigP|ZCount~2_combout  = (\SigN|Timer [19] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(\SigN|Timer [19]),
	.datac(gnd),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~2_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~2 .lut_mask = 16'h00CC;
defparam \SigP|ZCount~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N1
dffeas \SigP|ZCount[19] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[19] .is_wysiwyg = "true";
defparam \SigP|ZCount[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
fiftyfivenm_lcell_comb \UART0|Selector21~0 (
// Equation(s):
// \UART0|Selector21~0_combout  = (\SigP|ZCount [19] & (\UART0|cenState.00001~q  & \UART0|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\SigP|ZCount [19]),
	.datac(\UART0|cenState.00001~q ),
	.datad(\UART0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector21~0 .lut_mask = 16'hC000;
defparam \UART0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N12
fiftyfivenm_lcell_comb \UART0|Selector21~1 (
// Equation(s):
// \UART0|Selector21~1_combout  = (\UART0|Data[23]~19_combout  & ((\UART0|RetrAdd [3]) # ((!\UART0|Data[23]~18_combout )))) # (!\UART0|Data[23]~19_combout  & (((\UART0|Selector21~0_combout  & \UART0|Data[23]~18_combout ))))

	.dataa(\UART0|Data[23]~19_combout ),
	.datab(\UART0|RetrAdd [3]),
	.datac(\UART0|Selector21~0_combout ),
	.datad(\UART0|Data[23]~18_combout ),
	.cin(gnd),
	.combout(\UART0|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector21~1 .lut_mask = 16'hD8AA;
defparam \UART0|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [19]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y43_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [19]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N18
fiftyfivenm_lcell_comb \SigP|qOut~3 (
// Equation(s):
// \SigP|qOut~3_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (!\SigP|Equal1~0_combout  
// & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19~portadataout )))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~3 .lut_mask = 16'h4F4A;
defparam \SigP|qOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N10
fiftyfivenm_lcell_comb \SigP|qOut~4 (
// Equation(s):
// \SigP|qOut~4_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~3_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a51 )) # (!\SigP|qOut~3_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a51 ))))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~3_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a51 ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a51 ),
	.datad(\SigP|qOut~3_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~4 .lut_mask = 16'hDDA0;
defparam \SigP|qOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N11
dffeas \SigP|qOut[19] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[19] .is_wysiwyg = "true";
defparam \SigP|qOut[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [19]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y16_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [19]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N28
fiftyfivenm_lcell_comb \SigN|qOut~3 (
// Equation(s):
// \SigN|qOut~3_combout  = (\SigP|Equal1~0_combout  & (!\SigN|qOut[25]~0_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (!\SigP|Equal1~0_combout  & ((\SigN|qOut[25]~0_combout ) # 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~3 .lut_mask = 16'h7654;
defparam \SigN|qOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N4
fiftyfivenm_lcell_comb \SigN|qOut~4 (
// Equation(s):
// \SigN|qOut~4_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~3_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a51 )) # (!\SigN|qOut~3_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a51 ))))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~3_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a51 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a51 ),
	.datad(\SigN|qOut~3_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~4 .lut_mask = 16'hBBC0;
defparam \SigN|qOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y21_N5
dffeas \SigN|qOut[19] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[19] .is_wysiwyg = "true";
defparam \SigN|qOut[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N28
fiftyfivenm_lcell_comb \UART0|Selector21 (
// Equation(s):
// \UART0|Selector21~combout  = (\UART0|Selector21~1_combout  & (((\SigN|qOut [19]) # (!\UART0|Data[23]~17_combout )))) # (!\UART0|Selector21~1_combout  & (\SigP|qOut [19] & ((\UART0|Data[23]~17_combout ))))

	.dataa(\UART0|Selector21~1_combout ),
	.datab(\SigP|qOut [19]),
	.datac(\SigN|qOut [19]),
	.datad(\UART0|Data[23]~17_combout ),
	.cin(gnd),
	.combout(\UART0|Selector21~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector21 .lut_mask = 16'hE4AA;
defparam \UART0|Selector21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N29
dffeas \UART0|Data[19] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector21~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[19] .is_wysiwyg = "true";
defparam \UART0|Data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector63~1 (
// Equation(s):
// \UART0|TxUM0|Selector63~1_combout  = (\UART0|TxUM0|PPRstate.01011~q  & ((\UART0|Data [19]) # ((\UART0|Data [27] & \UART0|TxUM0|PPRstate.01001~q )))) # (!\UART0|TxUM0|PPRstate.01011~q  & (\UART0|Data [27] & (\UART0|TxUM0|PPRstate.01001~q )))

	.dataa(\UART0|TxUM0|PPRstate.01011~q ),
	.datab(\UART0|Data [27]),
	.datac(\UART0|TxUM0|PPRstate.01001~q ),
	.datad(\UART0|Data [19]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector63~1 .lut_mask = 16'hEAC0;
defparam \UART0|TxUM0|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector63~3 (
// Equation(s):
// \UART0|TxUM0|Selector63~3_combout  = (\UART0|TxUM0|Selector63~0_combout ) # ((\UART0|TxUM0|Selector63~2_combout ) # ((\UART0|TxUM0|Selector63~1_combout ) # (!\UART0|TxUM0|Selector61~0_combout )))

	.dataa(\UART0|TxUM0|Selector63~0_combout ),
	.datab(\UART0|TxUM0|Selector63~2_combout ),
	.datac(\UART0|TxUM0|Selector61~0_combout ),
	.datad(\UART0|TxUM0|Selector63~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector63~3 .lut_mask = 16'hFFEF;
defparam \UART0|TxUM0|Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N27
dffeas \UART0|TxUM0|PPRData[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector63~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|PPRData[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[3] .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector45~0 (
// Equation(s):
// \UART0|TxUM0|Selector45~0_combout  = (\UART0|TxUM0|Startstate.0101~q ) # ((\UART0|TxUM0|Startstate.0011~q ) # ((\UART0|TxUM0|Selector48~1_combout  & \UART0|TxUM0|StartData [3])))

	.dataa(\UART0|TxUM0|Selector48~1_combout ),
	.datab(\UART0|TxUM0|Startstate.0101~q ),
	.datac(\UART0|TxUM0|StartData [3]),
	.datad(\UART0|TxUM0|Startstate.0011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector45~0 .lut_mask = 16'hFFEC;
defparam \UART0|TxUM0|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \UART0|TxUM0|StartData[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|StartData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|StartData[3] .is_wysiwyg = "true";
defparam \UART0|TxUM0|StartData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Add13~6 (
// Equation(s):
// \UART0|TxUM0|Add13~6_combout  = (\UART0|TxUM0|PPRData [3] & ((\UART0|TxUM0|StartData [3] & (\UART0|TxUM0|Add13~5  & VCC)) # (!\UART0|TxUM0|StartData [3] & (!\UART0|TxUM0|Add13~5 )))) # (!\UART0|TxUM0|PPRData [3] & ((\UART0|TxUM0|StartData [3] & 
// (!\UART0|TxUM0|Add13~5 )) # (!\UART0|TxUM0|StartData [3] & ((\UART0|TxUM0|Add13~5 ) # (GND)))))
// \UART0|TxUM0|Add13~7  = CARRY((\UART0|TxUM0|PPRData [3] & (!\UART0|TxUM0|StartData [3] & !\UART0|TxUM0|Add13~5 )) # (!\UART0|TxUM0|PPRData [3] & ((!\UART0|TxUM0|Add13~5 ) # (!\UART0|TxUM0|StartData [3]))))

	.dataa(\UART0|TxUM0|PPRData [3]),
	.datab(\UART0|TxUM0|StartData [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add13~5 ),
	.combout(\UART0|TxUM0|Add13~6_combout ),
	.cout(\UART0|TxUM0|Add13~7 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add13~6 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Add14~6 (
// Equation(s):
// \UART0|TxUM0|Add14~6_combout  = (\UART0|TxUM0|Add12~6_combout  & ((\UART0|TxUM0|Add13~6_combout  & (\UART0|TxUM0|Add14~5  & VCC)) # (!\UART0|TxUM0|Add13~6_combout  & (!\UART0|TxUM0|Add14~5 )))) # (!\UART0|TxUM0|Add12~6_combout  & 
// ((\UART0|TxUM0|Add13~6_combout  & (!\UART0|TxUM0|Add14~5 )) # (!\UART0|TxUM0|Add13~6_combout  & ((\UART0|TxUM0|Add14~5 ) # (GND)))))
// \UART0|TxUM0|Add14~7  = CARRY((\UART0|TxUM0|Add12~6_combout  & (!\UART0|TxUM0|Add13~6_combout  & !\UART0|TxUM0|Add14~5 )) # (!\UART0|TxUM0|Add12~6_combout  & ((!\UART0|TxUM0|Add14~5 ) # (!\UART0|TxUM0|Add13~6_combout ))))

	.dataa(\UART0|TxUM0|Add12~6_combout ),
	.datab(\UART0|TxUM0|Add13~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add14~5 ),
	.combout(\UART0|TxUM0|Add14~6_combout ),
	.cout(\UART0|TxUM0|Add14~7 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add14~6 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector93~0 (
// Equation(s):
// \UART0|TxUM0|Selector93~0_combout  = (\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|TxUM0|SendData[7]~2_combout  & ((\UART0|Data [19]))) # (!\UART0|TxUM0|SendData[7]~2_combout  & (\UART0|Data [27])))) # (!\UART0|TxUM0|SendData[7]~1_combout  & 
// (((\UART0|TxUM0|SendData[7]~2_combout ))))

	.dataa(\UART0|TxUM0|SendData[7]~1_combout ),
	.datab(\UART0|Data [27]),
	.datac(\UART0|TxUM0|SendData[7]~2_combout ),
	.datad(\UART0|Data [19]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector93~0 .lut_mask = 16'hF858;
defparam \UART0|TxUM0|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector93~1 (
// Equation(s):
// \UART0|TxUM0|Selector93~1_combout  = (\UART0|TxUM0|SendData[7]~1_combout  & (((\UART0|TxUM0|Selector93~0_combout )))) # (!\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|TxUM0|Selector93~0_combout  & ((\UART0|Data [3]))) # 
// (!\UART0|TxUM0|Selector93~0_combout  & (\UART0|Data [11]))))

	.dataa(\UART0|TxUM0|SendData[7]~1_combout ),
	.datab(\UART0|Data [11]),
	.datac(\UART0|Data [3]),
	.datad(\UART0|TxUM0|Selector93~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector93~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector93~1 .lut_mask = 16'hFA44;
defparam \UART0|TxUM0|Selector93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector93~2 (
// Equation(s):
// \UART0|TxUM0|Selector93~2_combout  = (\UART0|TxUM0|SendData[7]~0_combout  & \UART0|TxUM0|Selector93~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|SendData[7]~0_combout ),
	.datad(\UART0|TxUM0|Selector93~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector93~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector93~2 .lut_mask = 16'hF000;
defparam \UART0|TxUM0|Selector93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N21
dffeas \UART0|TxUM0|SendData[3] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector93~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|SendData[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendData[3] .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Add15~6 (
// Equation(s):
// \UART0|TxUM0|Add15~6_combout  = (\UART0|TxUM0|StopData [1] & ((\UART0|TxUM0|SendData [3] & (\UART0|TxUM0|Add15~5  & VCC)) # (!\UART0|TxUM0|SendData [3] & (!\UART0|TxUM0|Add15~5 )))) # (!\UART0|TxUM0|StopData [1] & ((\UART0|TxUM0|SendData [3] & 
// (!\UART0|TxUM0|Add15~5 )) # (!\UART0|TxUM0|SendData [3] & ((\UART0|TxUM0|Add15~5 ) # (GND)))))
// \UART0|TxUM0|Add15~7  = CARRY((\UART0|TxUM0|StopData [1] & (!\UART0|TxUM0|SendData [3] & !\UART0|TxUM0|Add15~5 )) # (!\UART0|TxUM0|StopData [1] & ((!\UART0|TxUM0|Add15~5 ) # (!\UART0|TxUM0|SendData [3]))))

	.dataa(\UART0|TxUM0|StopData [1]),
	.datab(\UART0|TxUM0|SendData [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add15~5 ),
	.combout(\UART0|TxUM0|Add15~6_combout ),
	.cout(\UART0|TxUM0|Add15~7 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add15~6 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|SData[3]~6 (
// Equation(s):
// \UART0|TxUM0|SData[3]~6_combout  = (\UART0|TxUM0|Add14~6_combout  & ((\UART0|TxUM0|Add15~6_combout  & (\UART0|TxUM0|SData[2]~5  & VCC)) # (!\UART0|TxUM0|Add15~6_combout  & (!\UART0|TxUM0|SData[2]~5 )))) # (!\UART0|TxUM0|Add14~6_combout  & 
// ((\UART0|TxUM0|Add15~6_combout  & (!\UART0|TxUM0|SData[2]~5 )) # (!\UART0|TxUM0|Add15~6_combout  & ((\UART0|TxUM0|SData[2]~5 ) # (GND)))))
// \UART0|TxUM0|SData[3]~7  = CARRY((\UART0|TxUM0|Add14~6_combout  & (!\UART0|TxUM0|Add15~6_combout  & !\UART0|TxUM0|SData[2]~5 )) # (!\UART0|TxUM0|Add14~6_combout  & ((!\UART0|TxUM0|SData[2]~5 ) # (!\UART0|TxUM0|Add15~6_combout ))))

	.dataa(\UART0|TxUM0|Add14~6_combout ),
	.datab(\UART0|TxUM0|Add15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|SData[2]~5 ),
	.combout(\UART0|TxUM0|SData[3]~6_combout ),
	.cout(\UART0|TxUM0|SData[3]~7 ));
// synopsys translate_off
defparam \UART0|TxUM0|SData[3]~6 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|SData[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Selector11~0 (
// Equation(s):
// \UART0|TxUM0|Txer0|Selector11~0_combout  = (\UART0|TxUM0|Txer0|state.0100~q  & ((\UART0|TxUM0|SData[2]~4_combout ) # ((\UART0|TxUM0|Txer0|state.0101~q  & \UART0|TxUM0|SData[3]~6_combout )))) # (!\UART0|TxUM0|Txer0|state.0100~q  & 
// (((\UART0|TxUM0|Txer0|state.0101~q  & \UART0|TxUM0|SData[3]~6_combout ))))

	.dataa(\UART0|TxUM0|Txer0|state.0100~q ),
	.datab(\UART0|TxUM0|SData[2]~4_combout ),
	.datac(\UART0|TxUM0|Txer0|state.0101~q ),
	.datad(\UART0|TxUM0|SData[3]~6_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Selector11~0 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Txer0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Selector11~2 (
// Equation(s):
// \UART0|TxUM0|Txer0|Selector11~2_combout  = (\UART0|TxUM0|Txer0|state.0011~q  & ((\UART0|TxUM0|SData[1]~2_combout ) # ((\UART0|TxUM0|Txer0|state.0010~q  & \UART0|TxUM0|SData[0]~0_combout )))) # (!\UART0|TxUM0|Txer0|state.0011~q  & 
// (((\UART0|TxUM0|Txer0|state.0010~q  & \UART0|TxUM0|SData[0]~0_combout ))))

	.dataa(\UART0|TxUM0|Txer0|state.0011~q ),
	.datab(\UART0|TxUM0|SData[1]~2_combout ),
	.datac(\UART0|TxUM0|Txer0|state.0010~q ),
	.datad(\UART0|TxUM0|SData[0]~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Selector11~2 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Txer0|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
fiftyfivenm_lcell_comb \SigN|Add1~56 (
// Equation(s):
// \SigN|Add1~56_combout  = (\SigN|Timer [28] & (\SigN|Add1~55  $ (GND))) # (!\SigN|Timer [28] & (!\SigN|Add1~55  & VCC))
// \SigN|Add1~57  = CARRY((\SigN|Timer [28] & !\SigN|Add1~55 ))

	.dataa(\SigN|Timer [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~55 ),
	.combout(\SigN|Add1~56_combout ),
	.cout(\SigN|Add1~57 ));
// synopsys translate_off
defparam \SigN|Add1~56 .lut_mask = 16'hA50A;
defparam \SigN|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
fiftyfivenm_lcell_comb \SigN|Selector22~0 (
// Equation(s):
// \SigN|Selector22~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [28]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~56_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~56_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [28]),
	.datad(\SigN|Add1~56_combout ),
	.cin(gnd),
	.combout(\SigN|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector22~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \SigN|Timer[28] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[28] .is_wysiwyg = "true";
defparam \SigN|Timer[28] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [28],\SigN|Timer [20],\SigN|Timer [12],\SigN|Timer [4]}),
	.portaaddr({\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 2047;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [28],\SigN|Timer [20],\SigN|Timer [12],\SigN|Timer [4]}),
	.portaaddr({\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 2047;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y1_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [20]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y5_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [20]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N18
fiftyfivenm_lcell_comb \SigN|qOut~49 (
// Equation(s):
// \SigN|qOut~49_combout  = (\SigP|Equal1~0_combout  & (!\SigN|qOut[25]~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (!\SigP|Equal1~0_combout  & ((\SigN|qOut[25]~0_combout ) # 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~49_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~49 .lut_mask = 16'h7564;
defparam \SigN|qOut~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N6
fiftyfivenm_lcell_comb \SigN|qOut~50 (
// Equation(s):
// \SigN|qOut~50_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~49_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a52 )) # (!\SigN|qOut~49_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a52 ))))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~49_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a52 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a52 ),
	.datad(\SigN|qOut~49_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~50_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~50 .lut_mask = 16'hBBC0;
defparam \SigN|qOut~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N7
dffeas \SigN|qOut[20] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[20] .is_wysiwyg = "true";
defparam \SigN|qOut[20] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [28],\SigN|Timer [20],\SigN|Timer [12],\SigN|Timer [4]}),
	.portaaddr({\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 2047;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [28],\SigN|Timer [20],\SigN|Timer [12],\SigN|Timer [4]}),
	.portaaddr({\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 2047;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y35_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [20]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [20]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N24
fiftyfivenm_lcell_comb \SigP|qOut~49 (
// Equation(s):
// \SigP|qOut~49_combout  = (\SigP|Equal1~0_combout  & (((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & !\SigP|qOut[27]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # ((\SigP|qOut[27]~0_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigP|qOut[27]~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~49_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~49 .lut_mask = 16'h0FCA;
defparam \SigP|qOut~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
fiftyfivenm_lcell_comb \SigP|qOut~50 (
// Equation(s):
// \SigP|qOut~50_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~49_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a52 ))) # (!\SigP|qOut~49_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a52 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~49_combout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a52 ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a52 ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|qOut~49_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~50_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~50 .lut_mask = 16'hCFA0;
defparam \SigP|qOut~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N21
dffeas \SigP|qOut[20] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[20] .is_wysiwyg = "true";
defparam \SigP|qOut[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
fiftyfivenm_lcell_comb \SigP|ZCount~25 (
// Equation(s):
// \SigP|ZCount~25_combout  = (\SigN|Timer [20] & !\rset0|reset~q )

	.dataa(\SigN|Timer [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~25_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~25 .lut_mask = 16'h00AA;
defparam \SigP|ZCount~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N11
dffeas \SigP|ZCount[20] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[20] .is_wysiwyg = "true";
defparam \SigP|ZCount[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N18
fiftyfivenm_lcell_comb \UART0|Selector20~0 (
// Equation(s):
// \UART0|Selector20~0_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [20]))

	.dataa(\SigP|ZCount [20]),
	.datab(gnd),
	.datac(\UART0|Selector10~0_combout ),
	.datad(\UART0|Data[0]~20_combout ),
	.cin(gnd),
	.combout(\UART0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector20~0 .lut_mask = 16'hF0AA;
defparam \UART0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N8
fiftyfivenm_lcell_comb \UART0|Selector20~1 (
// Equation(s):
// \UART0|Selector20~1_combout  = (\UART0|Data[23]~19_combout  & (((\UART0|RetrAdd [4])) # (!\UART0|Data[23]~18_combout ))) # (!\UART0|Data[23]~19_combout  & (\UART0|Data[23]~18_combout  & ((\UART0|Selector20~0_combout ))))

	.dataa(\UART0|Data[23]~19_combout ),
	.datab(\UART0|Data[23]~18_combout ),
	.datac(\UART0|RetrAdd [4]),
	.datad(\UART0|Selector20~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector20~1 .lut_mask = 16'hE6A2;
defparam \UART0|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N28
fiftyfivenm_lcell_comb \UART0|Selector20 (
// Equation(s):
// \UART0|Selector20~combout  = (\UART0|Selector20~1_combout  & ((\SigN|qOut [20]) # ((!\UART0|Data[23]~17_combout )))) # (!\UART0|Selector20~1_combout  & (((\SigP|qOut [20] & \UART0|Data[23]~17_combout ))))

	.dataa(\SigN|qOut [20]),
	.datab(\SigP|qOut [20]),
	.datac(\UART0|Selector20~1_combout ),
	.datad(\UART0|Data[23]~17_combout ),
	.cin(gnd),
	.combout(\UART0|Selector20~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector20 .lut_mask = 16'hACF0;
defparam \UART0|Selector20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N29
dffeas \UART0|Data[20] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector20~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[20] .is_wysiwyg = "true";
defparam \UART0|Data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N18
fiftyfivenm_lcell_comb \SigP|ZCount~28 (
// Equation(s):
// \SigP|ZCount~28_combout  = (!\rset0|reset~q  & \SigN|Timer [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [4]),
	.cin(gnd),
	.combout(\SigP|ZCount~28_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~28 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N19
dffeas \SigP|ZCount[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[4] .is_wysiwyg = "true";
defparam \SigP|ZCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N0
fiftyfivenm_lcell_comb \UART0|Data[4]~6 (
// Equation(s):
// \UART0|Data[4]~6_combout  = (\UART0|Data[0]~20_combout  & (\UART0|Selector10~0_combout )) # (!\UART0|Data[0]~20_combout  & ((\SigP|ZCount [4])))

	.dataa(\UART0|Selector10~0_combout ),
	.datab(\UART0|Data[0]~20_combout ),
	.datac(gnd),
	.datad(\SigP|ZCount [4]),
	.cin(gnd),
	.combout(\UART0|Data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[4]~6 .lut_mask = 16'hBB88;
defparam \UART0|Data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [4]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y39_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [4]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
fiftyfivenm_lcell_comb \SigP|qOut~55 (
// Equation(s):
// \SigP|qOut~55_combout  = (\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & (!\SigP|qOut[27]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigP|qOut[27]~0_combout ) # 
// (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~55_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~55 .lut_mask = 16'h3B38;
defparam \SigP|qOut~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
fiftyfivenm_lcell_comb \SigP|qOut~56 (
// Equation(s):
// \SigP|qOut~56_combout  = (\SigP|qOut~55_combout  & (((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # (!\SigP|qOut[27]~0_combout )))) # (!\SigP|qOut~55_combout  & 
// (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & (\SigP|qOut[27]~0_combout )))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(\SigP|qOut~55_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~56_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~56 .lut_mask = 16'hEC2C;
defparam \SigP|qOut~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N7
dffeas \SigP|qOut[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[4] .is_wysiwyg = "true";
defparam \SigP|qOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N14
fiftyfivenm_lcell_comb \UART0|Selector36~0 (
// Equation(s):
// \UART0|Selector36~0_combout  = (\UART0|Data[10]~13_combout  & (((\UART0|SendPhase.001~q )))) # (!\UART0|Data[10]~13_combout  & ((\UART0|SendPhase.001~q  & ((\SigP|qOut [4]))) # (!\UART0|SendPhase.001~q  & (\UART0|StopAdd [4]))))

	.dataa(\UART0|Data[10]~13_combout ),
	.datab(\UART0|StopAdd [4]),
	.datac(\SigP|qOut [4]),
	.datad(\UART0|SendPhase.001~q ),
	.cin(gnd),
	.combout(\UART0|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector36~0 .lut_mask = 16'hFA44;
defparam \UART0|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [4]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y2_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [4]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N8
fiftyfivenm_lcell_comb \SigN|qOut~55 (
// Equation(s):
// \SigN|qOut~55_combout  = (\SigP|Equal1~0_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & !\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~55_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~55 .lut_mask = 16'h55E4;
defparam \SigN|qOut~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N20
fiftyfivenm_lcell_comb \SigN|qOut~56 (
// Equation(s):
// \SigN|qOut~56_combout  = (\SigN|qOut~55_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # ((!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~55_combout  & 
// (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & \SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\SigN|qOut~55_combout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~56_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~56 .lut_mask = 16'hACF0;
defparam \SigN|qOut~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N21
dffeas \SigN|qOut[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[4] .is_wysiwyg = "true";
defparam \SigN|qOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N14
fiftyfivenm_lcell_comb \UART0|Selector36~1 (
// Equation(s):
// \UART0|Selector36~1_combout  = (\UART0|Selector36~0_combout  & ((\SigN|qOut [4]) # ((!\UART0|Data[10]~13_combout )))) # (!\UART0|Selector36~0_combout  & (((\UART0|RetrAdd [4] & \UART0|Data[10]~13_combout ))))

	.dataa(\UART0|Selector36~0_combout ),
	.datab(\SigN|qOut [4]),
	.datac(\UART0|RetrAdd [4]),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector36~1 .lut_mask = 16'hD8AA;
defparam \UART0|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N1
dffeas \UART0|Data[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[4]~6_combout ),
	.asdata(\UART0|Selector36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[4] .is_wysiwyg = "true";
defparam \UART0|Data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y8_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [28]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [28]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N22
fiftyfivenm_lcell_comb \SigN|qOut~53 (
// Equation(s):
// \SigN|qOut~53_combout  = (\SigP|Equal1~0_combout  & (!\SigN|qOut[25]~0_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # (!\SigP|Equal1~0_combout  & ((\SigN|qOut[25]~0_combout ) # 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~53_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~53 .lut_mask = 16'h7654;
defparam \SigN|qOut~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N30
fiftyfivenm_lcell_comb \SigN|qOut~54 (
// Equation(s):
// \SigN|qOut~54_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~53_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a60 ))) # (!\SigN|qOut~53_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a60 )))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~53_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a60 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|qOut~53_combout ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a60 ),
	.cin(gnd),
	.combout(\SigN|qOut~54_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~54 .lut_mask = 16'hF838;
defparam \SigN|qOut~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N31
dffeas \SigN|qOut[28] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[28] .is_wysiwyg = "true";
defparam \SigN|qOut[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N16
fiftyfivenm_lcell_comb \SigP|ZCount~27 (
// Equation(s):
// \SigP|ZCount~27_combout  = (\SigN|Timer [28] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [28]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~27_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~27 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N17
dffeas \SigP|ZCount[28] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[28] .is_wysiwyg = "true";
defparam \SigP|ZCount[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N16
fiftyfivenm_lcell_comb \UART0|Selector12~0 (
// Equation(s):
// \UART0|Selector12~0_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [28]))

	.dataa(\SigP|ZCount [28]),
	.datab(gnd),
	.datac(\UART0|Selector10~0_combout ),
	.datad(\UART0|Data[0]~20_combout ),
	.cin(gnd),
	.combout(\UART0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector12~0 .lut_mask = 16'hF0AA;
defparam \UART0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N2
fiftyfivenm_lcell_comb \UART0|Selector12~1 (
// Equation(s):
// \UART0|Selector12~1_combout  = (\UART0|Data[23]~18_combout  & ((\UART0|Data[23]~19_combout  & (\UART0|RetrAdd [12])) # (!\UART0|Data[23]~19_combout  & ((\UART0|Selector12~0_combout ))))) # (!\UART0|Data[23]~18_combout  & (((\UART0|Data[23]~19_combout ))))

	.dataa(\UART0|Data[23]~18_combout ),
	.datab(\UART0|RetrAdd [12]),
	.datac(\UART0|Selector12~0_combout ),
	.datad(\UART0|Data[23]~19_combout ),
	.cin(gnd),
	.combout(\UART0|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector12~1 .lut_mask = 16'hDDA0;
defparam \UART0|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y47_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [28]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [28]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
fiftyfivenm_lcell_comb \SigP|qOut~53 (
// Equation(s):
// \SigP|qOut~53_combout  = (\SigP|qOut[27]~0_combout  & (!\SigP|Equal1~0_combout )) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (!\SigP|Equal1~0_combout  
// & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~53_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~53 .lut_mask = 16'h7632;
defparam \SigP|qOut~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
fiftyfivenm_lcell_comb \SigP|qOut~54 (
// Equation(s):
// \SigP|qOut~54_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~53_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a60 ))) # (!\SigP|qOut~53_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a60 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~53_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a60 ),
	.datac(\SigP|qOut~53_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a60 ),
	.cin(gnd),
	.combout(\SigP|qOut~54_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~54 .lut_mask = 16'hF858;
defparam \SigP|qOut~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \SigP|qOut[28] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[28] .is_wysiwyg = "true";
defparam \SigP|qOut[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N26
fiftyfivenm_lcell_comb \UART0|Selector12 (
// Equation(s):
// \UART0|Selector12~combout  = (\UART0|Selector12~1_combout  & ((\SigN|qOut [28]) # ((!\UART0|Data[23]~17_combout )))) # (!\UART0|Selector12~1_combout  & (((\SigP|qOut [28] & \UART0|Data[23]~17_combout ))))

	.dataa(\SigN|qOut [28]),
	.datab(\UART0|Selector12~1_combout ),
	.datac(\SigP|qOut [28]),
	.datad(\UART0|Data[23]~17_combout ),
	.cin(gnd),
	.combout(\UART0|Selector12~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector12 .lut_mask = 16'hB8CC;
defparam \UART0|Selector12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N27
dffeas \UART0|Data[28] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[28] .is_wysiwyg = "true";
defparam \UART0|Data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N20
fiftyfivenm_lcell_comb \SigP|ZCount~26 (
// Equation(s):
// \SigP|ZCount~26_combout  = (!\rset0|reset~q  & \SigN|Timer [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [12]),
	.cin(gnd),
	.combout(\SigP|ZCount~26_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~26 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N21
dffeas \SigP|ZCount[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[12] .is_wysiwyg = "true";
defparam \SigP|ZCount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N18
fiftyfivenm_lcell_comb \UART0|Data[12]~5 (
// Equation(s):
// \UART0|Data[12]~5_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [12]))

	.dataa(\SigP|ZCount [12]),
	.datab(\UART0|Data[0]~20_combout ),
	.datac(gnd),
	.datad(\UART0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\UART0|Data[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[12]~5 .lut_mask = 16'hEE22;
defparam \UART0|Data[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [12]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y48_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [12]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
fiftyfivenm_lcell_comb \SigP|qOut~51 (
// Equation(s):
// \SigP|qOut~51_combout  = (\SigP|qOut[27]~0_combout  & (!\SigP|Equal1~0_combout )) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (!\SigP|Equal1~0_combout  & 
// ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~51_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~51 .lut_mask = 16'h7362;
defparam \SigP|qOut~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
fiftyfivenm_lcell_comb \SigP|qOut~52 (
// Equation(s):
// \SigP|qOut~52_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~51_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a44 )) # (!\SigP|qOut~51_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a44 ))))) # 
// (!\SigP|qOut[27]~0_combout  & (\SigP|qOut~51_combout ))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|qOut~51_combout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a44 ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a44 ),
	.cin(gnd),
	.combout(\SigP|qOut~52_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~52 .lut_mask = 16'hE6C4;
defparam \SigP|qOut~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \SigP|qOut[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[12] .is_wysiwyg = "true";
defparam \SigP|qOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
fiftyfivenm_lcell_comb \UART0|Selector28~0 (
// Equation(s):
// \UART0|Selector28~0_combout  = (\UART0|SendPhase.001~q  & (((\SigP|qOut [12]) # (\UART0|Data[10]~13_combout )))) # (!\UART0|SendPhase.001~q  & (\UART0|StopAdd [12] & ((!\UART0|Data[10]~13_combout ))))

	.dataa(\UART0|StopAdd [12]),
	.datab(\SigP|qOut [12]),
	.datac(\UART0|SendPhase.001~q ),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector28~0 .lut_mask = 16'hF0CA;
defparam \UART0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y2_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [12]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [12]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N12
fiftyfivenm_lcell_comb \SigN|qOut~51 (
// Equation(s):
// \SigN|qOut~51_combout  = (\SigN|qOut[25]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigN|qOut[25]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (!\SigP|Equal1~0_combout 
//  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~51_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~51 .lut_mask = 16'h2F2C;
defparam \SigN|qOut~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N28
fiftyfivenm_lcell_comb \SigN|qOut~52 (
// Equation(s):
// \SigN|qOut~52_combout  = (\SigN|qOut~51_combout  & (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a44 )) # (!\SigN|qOut[25]~0_combout ))) # (!\SigN|qOut~51_combout  & (\SigN|qOut[25]~0_combout  & 
// (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a44 )))

	.dataa(\SigN|qOut~51_combout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a44 ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a44 ),
	.cin(gnd),
	.combout(\SigN|qOut~52_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~52 .lut_mask = 16'hEA62;
defparam \SigN|qOut~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N29
dffeas \SigN|qOut[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[12] .is_wysiwyg = "true";
defparam \SigN|qOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N16
fiftyfivenm_lcell_comb \UART0|Selector28~1 (
// Equation(s):
// \UART0|Selector28~1_combout  = (\UART0|Selector28~0_combout  & ((\SigN|qOut [12]) # ((!\UART0|Data[10]~13_combout )))) # (!\UART0|Selector28~0_combout  & (((\UART0|Data[10]~13_combout  & \UART0|RetrAdd [12]))))

	.dataa(\UART0|Selector28~0_combout ),
	.datab(\SigN|qOut [12]),
	.datac(\UART0|Data[10]~13_combout ),
	.datad(\UART0|RetrAdd [12]),
	.cin(gnd),
	.combout(\UART0|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector28~1 .lut_mask = 16'hDA8A;
defparam \UART0|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N19
dffeas \UART0|Data[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[12]~5_combout ),
	.asdata(\UART0|Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[12] .is_wysiwyg = "true";
defparam \UART0|Data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector92~0 (
// Equation(s):
// \UART0|TxUM0|Selector92~0_combout  = (\UART0|TxUM0|SendData[7]~1_combout  & (!\UART0|TxUM0|SendData[7]~2_combout  & (\UART0|Data [28]))) # (!\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|TxUM0|SendData[7]~2_combout ) # ((\UART0|Data [12]))))

	.dataa(\UART0|TxUM0|SendData[7]~1_combout ),
	.datab(\UART0|TxUM0|SendData[7]~2_combout ),
	.datac(\UART0|Data [28]),
	.datad(\UART0|Data [12]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector92~0 .lut_mask = 16'h7564;
defparam \UART0|TxUM0|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector92~1 (
// Equation(s):
// \UART0|TxUM0|Selector92~1_combout  = (\UART0|TxUM0|SendData[7]~2_combout  & ((\UART0|TxUM0|Selector92~0_combout  & ((\UART0|Data [4]))) # (!\UART0|TxUM0|Selector92~0_combout  & (\UART0|Data [20])))) # (!\UART0|TxUM0|SendData[7]~2_combout  & 
// (((\UART0|TxUM0|Selector92~0_combout ))))

	.dataa(\UART0|TxUM0|SendData[7]~2_combout ),
	.datab(\UART0|Data [20]),
	.datac(\UART0|Data [4]),
	.datad(\UART0|TxUM0|Selector92~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector92~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector92~1 .lut_mask = 16'hF588;
defparam \UART0|TxUM0|Selector92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector92~2 (
// Equation(s):
// \UART0|TxUM0|Selector92~2_combout  = (\UART0|TxUM0|SendData[7]~0_combout  & \UART0|TxUM0|Selector92~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|SendData[7]~0_combout ),
	.datad(\UART0|TxUM0|Selector92~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector92~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector92~2 .lut_mask = 16'hF000;
defparam \UART0|TxUM0|Selector92~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N1
dffeas \UART0|TxUM0|SendData[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector92~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|SendData[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendData[4] .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Add15~8 (
// Equation(s):
// \UART0|TxUM0|Add15~8_combout  = (\UART0|TxUM0|SendData [4] & (\UART0|TxUM0|Add15~7  $ (GND))) # (!\UART0|TxUM0|SendData [4] & (!\UART0|TxUM0|Add15~7  & VCC))
// \UART0|TxUM0|Add15~9  = CARRY((\UART0|TxUM0|SendData [4] & !\UART0|TxUM0|Add15~7 ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|SendData [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add15~7 ),
	.combout(\UART0|TxUM0|Add15~8_combout ),
	.cout(\UART0|TxUM0|Add15~9 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add15~8 .lut_mask = 16'hC30C;
defparam \UART0|TxUM0|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector124~0 (
// Equation(s):
// \UART0|TxUM0|Selector124~0_combout  = (\UART0|TxUM0|Tempstate.1000~q  & (\UART0|Data [4])) # (!\UART0|TxUM0|Tempstate.1000~q  & (((\UART0|TxUM0|Tempstate.0001~q  & \UART0|Data [12]))))

	.dataa(\UART0|TxUM0|Tempstate.1000~q ),
	.datab(\UART0|Data [4]),
	.datac(\UART0|TxUM0|Tempstate.0001~q ),
	.datad(\UART0|Data [12]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector124~0 .lut_mask = 16'hD888;
defparam \UART0|TxUM0|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N25
dffeas \UART0|TxUM0|TempData[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector124~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TempData[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempData[4] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Add12~8 (
// Equation(s):
// \UART0|TxUM0|Add12~8_combout  = (\UART0|TxUM0|TempData [4] & (\UART0|TxUM0|Add12~7  $ (GND))) # (!\UART0|TxUM0|TempData [4] & (!\UART0|TxUM0|Add12~7  & VCC))
// \UART0|TxUM0|Add12~9  = CARRY((\UART0|TxUM0|TempData [4] & !\UART0|TxUM0|Add12~7 ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|TempData [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add12~7 ),
	.combout(\UART0|TxUM0|Add12~8_combout ),
	.cout(\UART0|TxUM0|Add12~9 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add12~8 .lut_mask = 16'hC30C;
defparam \UART0|TxUM0|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N24
fiftyfivenm_lcell_comb \SigP|Add0~24 (
// Equation(s):
// \SigP|Add0~24_combout  = (\SigP|PPRCtr [12] & (\SigP|Add0~23  $ (GND))) # (!\SigP|PPRCtr [12] & (!\SigP|Add0~23  & VCC))
// \SigP|Add0~25  = CARRY((\SigP|PPRCtr [12] & !\SigP|Add0~23 ))

	.dataa(\SigP|PPRCtr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~23 ),
	.combout(\SigP|Add0~24_combout ),
	.cout(\SigP|Add0~25 ));
// synopsys translate_off
defparam \SigP|Add0~24 .lut_mask = 16'hA50A;
defparam \SigP|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N26
fiftyfivenm_lcell_comb \SigP|Selector6~0 (
// Equation(s):
// \SigP|Selector6~0_combout  = (\SigN|ZCtr.10~q  & ((\SigP|Add0~24_combout ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [12])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [12])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [12]),
	.datad(\SigP|Add0~24_combout ),
	.cin(gnd),
	.combout(\SigP|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector6~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N27
dffeas \SigP|PPRCtr[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[12] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N10
fiftyfivenm_lcell_comb \SigP|PPROut[12]~feeder (
// Equation(s):
// \SigP|PPROut[12]~feeder_combout  = \SigP|PPRCtr [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPRCtr [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[12]~feeder .lut_mask = 16'hF0F0;
defparam \SigP|PPROut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N11
dffeas \SigP|PPROut[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[12] .is_wysiwyg = "true";
defparam \SigP|PPROut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
fiftyfivenm_lcell_comb \UART0|PPR~13 (
// Equation(s):
// \UART0|PPR~13_combout  = (!\UART0|reset~q  & \SigP|PPROut [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|reset~q ),
	.datad(\SigP|PPROut [12]),
	.cin(gnd),
	.combout(\UART0|PPR~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~13 .lut_mask = 16'h0F00;
defparam \UART0|PPR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N31
dffeas \UART0|PPR[12] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[12] .is_wysiwyg = "true";
defparam \UART0|PPR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N12
fiftyfivenm_lcell_comb \SigP|PPROut[4]~feeder (
// Equation(s):
// \SigP|PPROut[4]~feeder_combout  = \SigP|PPRCtr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPRCtr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[4]~feeder .lut_mask = 16'hF0F0;
defparam \SigP|PPROut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N13
dffeas \SigP|PPROut[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[4] .is_wysiwyg = "true";
defparam \SigP|PPROut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N16
fiftyfivenm_lcell_comb \UART0|PPR~14 (
// Equation(s):
// \UART0|PPR~14_combout  = (!\UART0|reset~q  & \SigP|PPROut [4])

	.dataa(gnd),
	.datab(\UART0|reset~q ),
	.datac(gnd),
	.datad(\SigP|PPROut [4]),
	.cin(gnd),
	.combout(\UART0|PPR~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~14 .lut_mask = 16'h3300;
defparam \UART0|PPR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N17
dffeas \UART0|PPR[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[4] .is_wysiwyg = "true";
defparam \UART0|PPR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector62~2 (
// Equation(s):
// \UART0|TxUM0|Selector62~2_combout  = (\UART0|TxUM0|PPRstate.00111~q  & ((\UART0|PPR [4]) # ((\UART0|TxUM0|PPRstate.00101~q  & \UART0|PPR [12])))) # (!\UART0|TxUM0|PPRstate.00111~q  & (\UART0|TxUM0|PPRstate.00101~q  & (\UART0|PPR [12])))

	.dataa(\UART0|TxUM0|PPRstate.00111~q ),
	.datab(\UART0|TxUM0|PPRstate.00101~q ),
	.datac(\UART0|PPR [12]),
	.datad(\UART0|PPR [4]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector62~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector62~2 .lut_mask = 16'hEAC0;
defparam \UART0|TxUM0|Selector62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector62~0 (
// Equation(s):
// \UART0|TxUM0|Selector62~0_combout  = (\UART0|Data [12] & ((\UART0|TxUM0|PPRstate.01101~q ) # ((\UART0|Data [4] & \UART0|TxUM0|PPRstate.01111~q )))) # (!\UART0|Data [12] & (\UART0|Data [4] & ((\UART0|TxUM0|PPRstate.01111~q ))))

	.dataa(\UART0|Data [12]),
	.datab(\UART0|Data [4]),
	.datac(\UART0|TxUM0|PPRstate.01101~q ),
	.datad(\UART0|TxUM0|PPRstate.01111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector62~0 .lut_mask = 16'hECA0;
defparam \UART0|TxUM0|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector62~1 (
// Equation(s):
// \UART0|TxUM0|Selector62~1_combout  = (\UART0|TxUM0|PPRstate.01001~q  & ((\UART0|Data [28]) # ((\UART0|Data [20] & \UART0|TxUM0|PPRstate.01011~q )))) # (!\UART0|TxUM0|PPRstate.01001~q  & (\UART0|Data [20] & ((\UART0|TxUM0|PPRstate.01011~q ))))

	.dataa(\UART0|TxUM0|PPRstate.01001~q ),
	.datab(\UART0|Data [20]),
	.datac(\UART0|Data [28]),
	.datad(\UART0|TxUM0|PPRstate.01011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector62~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector62~1 .lut_mask = 16'hECA0;
defparam \UART0|TxUM0|Selector62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector62~3 (
// Equation(s):
// \UART0|TxUM0|Selector62~3_combout  = (\UART0|TxUM0|Selector62~2_combout ) # ((\UART0|TxUM0|Selector62~0_combout ) # (\UART0|TxUM0|Selector62~1_combout ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|Selector62~2_combout ),
	.datac(\UART0|TxUM0|Selector62~0_combout ),
	.datad(\UART0|TxUM0|Selector62~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector62~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector62~3 .lut_mask = 16'hFFFC;
defparam \UART0|TxUM0|Selector62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N3
dffeas \UART0|TxUM0|PPRData[4] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector62~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|PPRData[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[4] .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Add13~8 (
// Equation(s):
// \UART0|TxUM0|Add13~8_combout  = (\UART0|TxUM0|PPRData [4] & (\UART0|TxUM0|Add13~7  $ (GND))) # (!\UART0|TxUM0|PPRData [4] & (!\UART0|TxUM0|Add13~7  & VCC))
// \UART0|TxUM0|Add13~9  = CARRY((\UART0|TxUM0|PPRData [4] & !\UART0|TxUM0|Add13~7 ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|PPRData [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add13~7 ),
	.combout(\UART0|TxUM0|Add13~8_combout ),
	.cout(\UART0|TxUM0|Add13~9 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add13~8 .lut_mask = 16'hC30C;
defparam \UART0|TxUM0|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Add14~8 (
// Equation(s):
// \UART0|TxUM0|Add14~8_combout  = ((\UART0|TxUM0|Add12~8_combout  $ (\UART0|TxUM0|Add13~8_combout  $ (!\UART0|TxUM0|Add14~7 )))) # (GND)
// \UART0|TxUM0|Add14~9  = CARRY((\UART0|TxUM0|Add12~8_combout  & ((\UART0|TxUM0|Add13~8_combout ) # (!\UART0|TxUM0|Add14~7 ))) # (!\UART0|TxUM0|Add12~8_combout  & (\UART0|TxUM0|Add13~8_combout  & !\UART0|TxUM0|Add14~7 )))

	.dataa(\UART0|TxUM0|Add12~8_combout ),
	.datab(\UART0|TxUM0|Add13~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add14~7 ),
	.combout(\UART0|TxUM0|Add14~8_combout ),
	.cout(\UART0|TxUM0|Add14~9 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add14~8 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|SData[4]~8 (
// Equation(s):
// \UART0|TxUM0|SData[4]~8_combout  = ((\UART0|TxUM0|Add15~8_combout  $ (\UART0|TxUM0|Add14~8_combout  $ (!\UART0|TxUM0|SData[3]~7 )))) # (GND)
// \UART0|TxUM0|SData[4]~9  = CARRY((\UART0|TxUM0|Add15~8_combout  & ((\UART0|TxUM0|Add14~8_combout ) # (!\UART0|TxUM0|SData[3]~7 ))) # (!\UART0|TxUM0|Add15~8_combout  & (\UART0|TxUM0|Add14~8_combout  & !\UART0|TxUM0|SData[3]~7 )))

	.dataa(\UART0|TxUM0|Add15~8_combout ),
	.datab(\UART0|TxUM0|Add14~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|SData[3]~7 ),
	.combout(\UART0|TxUM0|SData[4]~8_combout ),
	.cout(\UART0|TxUM0|SData[4]~9 ));
// synopsys translate_off
defparam \UART0|TxUM0|SData[4]~8 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|SData[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N4
fiftyfivenm_lcell_comb \SigP|ZCount~29 (
// Equation(s):
// \SigP|ZCount~29_combout  = (!\rset0|reset~q  & \SigN|Timer [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [15]),
	.cin(gnd),
	.combout(\SigP|ZCount~29_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~29 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N5
dffeas \SigP|ZCount[15] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[15] .is_wysiwyg = "true";
defparam \SigP|ZCount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
fiftyfivenm_lcell_comb \SigN|Add1~58 (
// Equation(s):
// \SigN|Add1~58_combout  = (\SigN|Timer [29] & (!\SigN|Add1~57 )) # (!\SigN|Timer [29] & ((\SigN|Add1~57 ) # (GND)))
// \SigN|Add1~59  = CARRY((!\SigN|Add1~57 ) # (!\SigN|Timer [29]))

	.dataa(\SigN|Timer [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~57 ),
	.combout(\SigN|Add1~58_combout ),
	.cout(\SigN|Add1~59 ));
// synopsys translate_off
defparam \SigN|Add1~58 .lut_mask = 16'h5A5F;
defparam \SigN|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
fiftyfivenm_lcell_comb \SigN|Selector21~0 (
// Equation(s):
// \SigN|Selector21~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [29]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~58_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~58_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [29]),
	.datad(\SigN|Add1~58_combout ),
	.cin(gnd),
	.combout(\SigN|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector21~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \SigN|Timer[29] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[29] .is_wysiwyg = "true";
defparam \SigN|Timer[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
fiftyfivenm_lcell_comb \SigN|Add1~60 (
// Equation(s):
// \SigN|Add1~60_combout  = (\SigN|Timer [30] & (\SigN|Add1~59  $ (GND))) # (!\SigN|Timer [30] & (!\SigN|Add1~59  & VCC))
// \SigN|Add1~61  = CARRY((\SigN|Timer [30] & !\SigN|Add1~59 ))

	.dataa(gnd),
	.datab(\SigN|Timer [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigN|Add1~59 ),
	.combout(\SigN|Add1~60_combout ),
	.cout(\SigN|Add1~61 ));
// synopsys translate_off
defparam \SigN|Add1~60 .lut_mask = 16'hC30C;
defparam \SigN|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
fiftyfivenm_lcell_comb \SigN|Selector20~0 (
// Equation(s):
// \SigN|Selector20~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [30]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~60_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~60_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [30]),
	.datad(\SigN|Add1~60_combout ),
	.cin(gnd),
	.combout(\SigN|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector20~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N11
dffeas \SigN|Timer[30] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[30] .is_wysiwyg = "true";
defparam \SigN|Timer[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
fiftyfivenm_lcell_comb \SigN|Add1~62 (
// Equation(s):
// \SigN|Add1~62_combout  = \SigN|Add1~61  $ (\SigN|Timer [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigN|Timer [31]),
	.cin(\SigN|Add1~61 ),
	.combout(\SigN|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Add1~62 .lut_mask = 16'h0FF0;
defparam \SigN|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
fiftyfivenm_lcell_comb \SigN|Selector19~0 (
// Equation(s):
// \SigN|Selector19~0_combout  = (\SigN|ZCtr.11~q  & ((\SigN|Timer [31]) # ((\SigN|ZCtr.10~q  & \SigN|Add1~62_combout )))) # (!\SigN|ZCtr.11~q  & (\SigN|ZCtr.10~q  & ((\SigN|Add1~62_combout ))))

	.dataa(\SigN|ZCtr.11~q ),
	.datab(\SigN|ZCtr.10~q ),
	.datac(\SigN|Timer [31]),
	.datad(\SigN|Add1~62_combout ),
	.cin(gnd),
	.combout(\SigN|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|Selector19~0 .lut_mask = 16'hECA0;
defparam \SigN|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \SigN|Timer[31] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|Timer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|Timer[31] .is_wysiwyg = "true";
defparam \SigN|Timer[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y38_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [31],\SigN|Timer [23],\SigN|Timer [15],\SigN|Timer [7]}),
	.portaaddr({\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 2047;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y42_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [15]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [15]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
fiftyfivenm_lcell_comb \SigP|qOut~57 (
// Equation(s):
// \SigP|qOut~57_combout  = (\SigP|Equal1~0_combout  & (((!\SigP|qOut[27]~0_combout  & \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # ((\SigP|qOut[27]~0_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~57_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~57 .lut_mask = 16'h3E32;
defparam \SigP|qOut~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [31],\SigN|Timer [23],\SigN|Timer [15],\SigN|Timer [7]}),
	.portaaddr({\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 2047;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
fiftyfivenm_lcell_comb \SigP|qOut~58 (
// Equation(s):
// \SigP|qOut~58_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~57_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a47 )) # (!\SigP|qOut~57_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a47 ))))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~57_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a47 ),
	.datab(\SigP|qOut[27]~0_combout ),
	.datac(\SigP|qOut~57_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a47 ),
	.cin(gnd),
	.combout(\SigP|qOut~58_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~58 .lut_mask = 16'hBCB0;
defparam \SigP|qOut~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \SigP|qOut[15] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[15] .is_wysiwyg = "true";
defparam \SigP|qOut[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [15]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y14_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [15]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N30
fiftyfivenm_lcell_comb \SigN|qOut~57 (
// Equation(s):
// \SigN|qOut~57_combout  = (\SigP|Equal1~0_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & !\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~57_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~57 .lut_mask = 16'h33E2;
defparam \SigN|qOut~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [31],\SigN|Timer [23],\SigN|Timer [15],\SigN|Timer [7]}),
	.portaaddr({\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 2047;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [31],\SigN|Timer [23],\SigN|Timer [15],\SigN|Timer [7]}),
	.portaaddr({\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 2047;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N18
fiftyfivenm_lcell_comb \SigN|qOut~58 (
// Equation(s):
// \SigN|qOut~58_combout  = (\SigN|qOut~57_combout  & (((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a47 )) # (!\SigN|qOut[25]~0_combout ))) # (!\SigN|qOut~57_combout  & (\SigN|qOut[25]~0_combout  & 
// (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a47 )))

	.dataa(\SigN|qOut~57_combout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a47 ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a47 ),
	.cin(gnd),
	.combout(\SigN|qOut~58_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~58 .lut_mask = 16'hEA62;
defparam \SigN|qOut~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N19
dffeas \SigN|qOut[15] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[15] .is_wysiwyg = "true";
defparam \SigN|qOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N28
fiftyfivenm_lcell_comb \UART0|Selector25~0 (
// Equation(s):
// \UART0|Selector25~0_combout  = (\UART0|Data[23]~17_combout  & ((\UART0|MemSlaver [1] & ((\SigN|qOut [15]))) # (!\UART0|MemSlaver [1] & (\SigP|qOut [15]))))

	.dataa(\SigP|qOut [15]),
	.datab(\SigN|qOut [15]),
	.datac(\UART0|Data[23]~17_combout ),
	.datad(\UART0|MemSlaver [1]),
	.cin(gnd),
	.combout(\UART0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector25~0 .lut_mask = 16'hC0A0;
defparam \UART0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N2
fiftyfivenm_lcell_comb \UART0|Selector25~1 (
// Equation(s):
// \UART0|Selector25~1_combout  = (\UART0|Selector25~0_combout ) # ((\SigP|ZCount [15] & (\UART0|Selector9~0_combout  & !\UART0|cenState.10000~q )))

	.dataa(\SigP|ZCount [15]),
	.datab(\UART0|Selector9~0_combout ),
	.datac(\UART0|cenState.10000~q ),
	.datad(\UART0|Selector25~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector25~1 .lut_mask = 16'hFF08;
defparam \UART0|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N3
dffeas \UART0|Data[15] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[15] .is_wysiwyg = "true";
defparam \UART0|Data[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [7]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y13_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [7]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N26
fiftyfivenm_lcell_comb \SigN|qOut~63 (
// Equation(s):
// \SigN|qOut~63_combout  = (\SigP|Equal1~0_combout  & (!\SigN|qOut[25]~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (!\SigP|Equal1~0_combout  & ((\SigN|qOut[25]~0_combout ) # 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~63_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~63 .lut_mask = 16'h7564;
defparam \SigN|qOut~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N14
fiftyfivenm_lcell_comb \SigN|qOut~64 (
// Equation(s):
// \SigN|qOut~64_combout  = (\SigN|qOut~63_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39~portadataout ) # ((!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~63_combout  & 
// (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39~portadataout  & \SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|qOut~63_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~64_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~64 .lut_mask = 16'hD8AA;
defparam \SigN|qOut~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N15
dffeas \SigN|qOut[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[7] .is_wysiwyg = "true";
defparam \SigN|qOut[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y44_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [7]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [7]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \SigP|qOut~63 (
// Equation(s):
// \SigP|qOut~63_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\SigP|qOut[27]~0_combout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~63_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~63 .lut_mask = 16'h30EE;
defparam \SigP|qOut~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
fiftyfivenm_lcell_comb \SigP|qOut~64 (
// Equation(s):
// \SigP|qOut~64_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~63_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (!\SigP|qOut~63_combout  & 
// (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~63_combout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\SigP|qOut[27]~0_combout ),
	.datac(\SigP|qOut~63_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~64_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~64 .lut_mask = 16'hF838;
defparam \SigP|qOut~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \SigP|qOut[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[7] .is_wysiwyg = "true";
defparam \SigP|qOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N12
fiftyfivenm_lcell_comb \UART0|Selector33~0 (
// Equation(s):
// \UART0|Selector33~0_combout  = (\UART0|SendPhase.001~q  & ((\UART0|Data[10]~13_combout ) # ((\SigP|qOut [7])))) # (!\UART0|SendPhase.001~q  & (!\UART0|Data[10]~13_combout  & (\UART0|StopAdd [7])))

	.dataa(\UART0|SendPhase.001~q ),
	.datab(\UART0|Data[10]~13_combout ),
	.datac(\UART0|StopAdd [7]),
	.datad(\SigP|qOut [7]),
	.cin(gnd),
	.combout(\UART0|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector33~0 .lut_mask = 16'hBA98;
defparam \UART0|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N26
fiftyfivenm_lcell_comb \UART0|Selector33~1 (
// Equation(s):
// \UART0|Selector33~1_combout  = (\UART0|Data[10]~13_combout  & ((\UART0|Selector33~0_combout  & ((\SigN|qOut [7]))) # (!\UART0|Selector33~0_combout  & (\UART0|RetrAdd [7])))) # (!\UART0|Data[10]~13_combout  & (((\UART0|Selector33~0_combout ))))

	.dataa(\UART0|RetrAdd [7]),
	.datab(\UART0|Data[10]~13_combout ),
	.datac(\SigN|qOut [7]),
	.datad(\UART0|Selector33~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector33~1 .lut_mask = 16'hF388;
defparam \UART0|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
fiftyfivenm_lcell_comb \SigP|ZCount~32 (
// Equation(s):
// \SigP|ZCount~32_combout  = (\SigN|Timer [7] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [7]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~32_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~32 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N7
dffeas \SigP|ZCount[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[7] .is_wysiwyg = "true";
defparam \SigP|ZCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N20
fiftyfivenm_lcell_comb \UART0|Selector33~2 (
// Equation(s):
// \UART0|Selector33~2_combout  = (\UART0|cenState.10000~q  & (\UART0|Selector33~1_combout )) # (!\UART0|cenState.10000~q  & (((\UART0|Selector9~0_combout  & \SigP|ZCount [7]))))

	.dataa(\UART0|Selector33~1_combout ),
	.datab(\UART0|cenState.10000~q ),
	.datac(\UART0|Selector9~0_combout ),
	.datad(\SigP|ZCount [7]),
	.cin(gnd),
	.combout(\UART0|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector33~2 .lut_mask = 16'hB888;
defparam \UART0|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y22_N21
dffeas \UART0|Data[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector33~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[7] .is_wysiwyg = "true";
defparam \UART0|Data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N6
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector121~0 (
// Equation(s):
// \UART0|TxUM0|Selector121~0_combout  = (\UART0|TxUM0|Tempstate.1000~q  & (((\UART0|Data [7])))) # (!\UART0|TxUM0|Tempstate.1000~q  & (\UART0|Data [15] & (\UART0|TxUM0|Tempstate.0001~q )))

	.dataa(\UART0|TxUM0|Tempstate.1000~q ),
	.datab(\UART0|Data [15]),
	.datac(\UART0|TxUM0|Tempstate.0001~q ),
	.datad(\UART0|Data [7]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector121~0 .lut_mask = 16'hEA40;
defparam \UART0|TxUM0|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N7
dffeas \UART0|TxUM0|TempData[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|TempData[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempData[7] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector18~3 (
// Equation(s):
// \UART0|TxUM0|Selector18~3_combout  = (\UART0|TxUM0|IDstate.0111~q ) # ((\UART0|TxUM0|IDstate.0001~q ) # ((\UART0|TxUM0|IDstate.0101~q ) # (\UART0|TxUM0|IDstate.0011~q )))

	.dataa(\UART0|TxUM0|IDstate.0111~q ),
	.datab(\UART0|TxUM0|IDstate.0001~q ),
	.datac(\UART0|TxUM0|IDstate.0101~q ),
	.datad(\UART0|TxUM0|IDstate.0011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector18~3 .lut_mask = 16'hFFFE;
defparam \UART0|TxUM0|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector18~4 (
// Equation(s):
// \UART0|TxUM0|Selector18~4_combout  = (\UART0|TxUM0|Selector18~3_combout ) # ((\UART0|TxUM0|IDstate.1001~q ) # ((\UART0|TxUM0|IDData [6] & \UART0|TxUM0|Selector18~2_combout )))

	.dataa(\UART0|TxUM0|Selector18~3_combout ),
	.datab(\UART0|TxUM0|IDstate.1001~q ),
	.datac(\UART0|TxUM0|IDData [6]),
	.datad(\UART0|TxUM0|Selector18~2_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector18~4 .lut_mask = 16'hFEEE;
defparam \UART0|TxUM0|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N21
dffeas \UART0|TxUM0|IDData[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|IDData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|IDData[6] .is_wysiwyg = "true";
defparam \UART0|TxUM0|IDData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
fiftyfivenm_lcell_comb \SigP|ZCount~18 (
// Equation(s):
// \SigP|ZCount~18_combout  = (!\rset0|reset~q  & \SigN|Timer [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [14]),
	.cin(gnd),
	.combout(\SigP|ZCount~18_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~18 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N25
dffeas \SigP|ZCount[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[14] .is_wysiwyg = "true";
defparam \SigP|ZCount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N12
fiftyfivenm_lcell_comb \UART0|Data[14]~1 (
// Equation(s):
// \UART0|Data[14]~1_combout  = (\UART0|Data[0]~20_combout  & (\UART0|Selector10~0_combout )) # (!\UART0|Data[0]~20_combout  & ((\SigP|ZCount [14])))

	.dataa(\UART0|Selector10~0_combout ),
	.datab(\UART0|Data[0]~20_combout ),
	.datac(gnd),
	.datad(\SigP|ZCount [14]),
	.cin(gnd),
	.combout(\UART0|Data[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[14]~1 .lut_mask = 16'hBB88;
defparam \UART0|Data[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [30],\SigN|Timer [22],\SigN|Timer [14],\SigN|Timer [6]}),
	.portaaddr({\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 2047;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [30],\SigN|Timer [22],\SigN|Timer [14],\SigN|Timer [6]}),
	.portaaddr({\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 2047;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y19_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [14]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y20_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [14]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
fiftyfivenm_lcell_comb \SigN|qOut~35 (
// Equation(s):
// \SigN|qOut~35_combout  = (\SigN|qOut[25]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigN|qOut[25]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~35_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~35 .lut_mask = 16'h0CFA;
defparam \SigN|qOut~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
fiftyfivenm_lcell_comb \SigN|qOut~36 (
// Equation(s):
// \SigN|qOut~36_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~35_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a46 )) # (!\SigN|qOut~35_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a46 ))))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~35_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a46 ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a46 ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|qOut~35_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~36_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~36 .lut_mask = 16'hAFC0;
defparam \SigN|qOut~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \SigN|qOut[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[14] .is_wysiwyg = "true";
defparam \SigN|qOut[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [30],\SigN|Timer [22],\SigN|Timer [14],\SigN|Timer [6]}),
	.portaaddr({\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 2047;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y28_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [14]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y51_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [14]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
fiftyfivenm_lcell_comb \SigP|qOut~35 (
// Equation(s):
// \SigP|qOut~35_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (!\SigP|Equal1~0_combout 
//  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~35_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~35 .lut_mask = 16'h44FA;
defparam \SigP|qOut~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [30],\SigN|Timer [22],\SigN|Timer [14],\SigN|Timer [6]}),
	.portaaddr({\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 2047;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
fiftyfivenm_lcell_comb \SigP|qOut~36 (
// Equation(s):
// \SigP|qOut~36_combout  = (\SigP|qOut~35_combout  & (((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a46 ) # (!\SigP|qOut[27]~0_combout )))) # (!\SigP|qOut~35_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a46  & 
// (\SigP|qOut[27]~0_combout )))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a46 ),
	.datab(\SigP|qOut~35_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a46 ),
	.cin(gnd),
	.combout(\SigP|qOut~36_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~36 .lut_mask = 16'hEC2C;
defparam \SigP|qOut~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \SigP|qOut[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[14] .is_wysiwyg = "true";
defparam \SigP|qOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N8
fiftyfivenm_lcell_comb \UART0|Selector26~0 (
// Equation(s):
// \UART0|Selector26~0_combout  = (\UART0|SendPhase.001~q  & ((\UART0|MemSlaver [1] & (\SigN|qOut [14])) # (!\UART0|MemSlaver [1] & ((\SigP|qOut [14])))))

	.dataa(\SigN|qOut [14]),
	.datab(\UART0|MemSlaver [1]),
	.datac(\SigP|qOut [14]),
	.datad(\UART0|SendPhase.001~q ),
	.cin(gnd),
	.combout(\UART0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector26~0 .lut_mask = 16'hB800;
defparam \UART0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N13
dffeas \UART0|Data[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[14]~1_combout ),
	.asdata(\UART0|Selector26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[14] .is_wysiwyg = "true";
defparam \UART0|Data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
fiftyfivenm_lcell_comb \SigP|ZCount~20 (
// Equation(s):
// \SigP|ZCount~20_combout  = (!\rset0|reset~q  & \SigN|Timer [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [6]),
	.cin(gnd),
	.combout(\SigP|ZCount~20_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~20 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N23
dffeas \SigP|ZCount[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[6] .is_wysiwyg = "true";
defparam \SigP|ZCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N10
fiftyfivenm_lcell_comb \UART0|Data[6]~3 (
// Equation(s):
// \UART0|Data[6]~3_combout  = (\UART0|Data[0]~20_combout  & (\UART0|Selector10~0_combout )) # (!\UART0|Data[0]~20_combout  & ((\SigP|ZCount [6])))

	.dataa(\UART0|Selector10~0_combout ),
	.datab(\UART0|Data[0]~20_combout ),
	.datac(gnd),
	.datad(\SigP|ZCount [6]),
	.cin(gnd),
	.combout(\UART0|Data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[6]~3 .lut_mask = 16'hBB88;
defparam \UART0|Data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y45_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [6]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y32_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [6]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
fiftyfivenm_lcell_comb \SigP|qOut~39 (
// Equation(s):
// \SigP|qOut~39_combout  = (\SigP|Equal1~0_combout  & (((!\SigP|qOut[27]~0_combout  & \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # ((\SigP|qOut[27]~0_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~39_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~39 .lut_mask = 16'h3E32;
defparam \SigP|qOut~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
fiftyfivenm_lcell_comb \SigP|qOut~40 (
// Equation(s):
// \SigP|qOut~40_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~39_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (!\SigP|qOut~39_combout  & 
// ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~39_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|qOut~39_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~40_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~40 .lut_mask = 16'hAFC0;
defparam \SigP|qOut~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N29
dffeas \SigP|qOut[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[6] .is_wysiwyg = "true";
defparam \SigP|qOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N30
fiftyfivenm_lcell_comb \UART0|Selector34~0 (
// Equation(s):
// \UART0|Selector34~0_combout  = (\UART0|SendPhase.001~q  & ((\UART0|Data[10]~13_combout ) # ((\SigP|qOut [6])))) # (!\UART0|SendPhase.001~q  & (!\UART0|Data[10]~13_combout  & ((\UART0|StopAdd [6]))))

	.dataa(\UART0|SendPhase.001~q ),
	.datab(\UART0|Data[10]~13_combout ),
	.datac(\SigP|qOut [6]),
	.datad(\UART0|StopAdd [6]),
	.cin(gnd),
	.combout(\UART0|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector34~0 .lut_mask = 16'hB9A8;
defparam \UART0|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [6]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y19_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [6]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
fiftyfivenm_lcell_comb \SigN|qOut~39 (
// Equation(s):
// \SigN|qOut~39_combout  = (\SigN|qOut[25]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigN|qOut[25]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\SigN|qOut[25]~0_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~39_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~39 .lut_mask = 16'h50EE;
defparam \SigN|qOut~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
fiftyfivenm_lcell_comb \SigN|qOut~40 (
// Equation(s):
// \SigN|qOut~40_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~39_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (!\SigN|qOut~39_combout  & 
// (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~39_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|qOut~39_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~40_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~40 .lut_mask = 16'hCFA0;
defparam \SigN|qOut~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \SigN|qOut[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[6] .is_wysiwyg = "true";
defparam \SigN|qOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N22
fiftyfivenm_lcell_comb \UART0|Selector34~1 (
// Equation(s):
// \UART0|Selector34~1_combout  = (\UART0|Selector34~0_combout  & ((\SigN|qOut [6]) # ((!\UART0|Data[10]~13_combout )))) # (!\UART0|Selector34~0_combout  & (((\UART0|RetrAdd [6] & \UART0|Data[10]~13_combout ))))

	.dataa(\UART0|Selector34~0_combout ),
	.datab(\SigN|qOut [6]),
	.datac(\UART0|RetrAdd [6]),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector34~1 .lut_mask = 16'hD8AA;
defparam \UART0|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N11
dffeas \UART0|Data[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[6]~3_combout ),
	.asdata(\UART0|Selector34~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[6] .is_wysiwyg = "true";
defparam \UART0|Data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector122~0 (
// Equation(s):
// \UART0|TxUM0|Selector122~0_combout  = (\UART0|TxUM0|Tempstate.1000~q  & (((\UART0|Data [6])))) # (!\UART0|TxUM0|Tempstate.1000~q  & (\UART0|Data [14] & (\UART0|TxUM0|Tempstate.0001~q )))

	.dataa(\UART0|Data [14]),
	.datab(\UART0|TxUM0|Tempstate.1000~q ),
	.datac(\UART0|TxUM0|Tempstate.0001~q ),
	.datad(\UART0|Data [6]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector122~0 .lut_mask = 16'hEC20;
defparam \UART0|TxUM0|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N29
dffeas \UART0|TxUM0|TempData[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector122~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|TempData[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempData[6] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempData[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [29],\SigN|Timer [21],\SigN|Timer [13],\SigN|Timer [5]}),
	.portaaddr({\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 2047;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 11;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 4;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [29],\SigN|Timer [21],\SigN|Timer [13],\SigN|Timer [5]}),
	.portaaddr({\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 2047;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 11;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 4;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y25_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [5]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y30_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [5]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
fiftyfivenm_lcell_comb \SigP|qOut~47 (
// Equation(s):
// \SigP|qOut~47_combout  = (\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & (!\SigP|qOut[27]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigP|qOut[27]~0_combout ) # 
// (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~47_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~47 .lut_mask = 16'h5D58;
defparam \SigP|qOut~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
fiftyfivenm_lcell_comb \SigP|qOut~48 (
// Equation(s):
// \SigP|qOut~48_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~47_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (!\SigP|qOut~47_combout  & 
// (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~47_combout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|qOut~47_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~48_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~48 .lut_mask = 16'hCFA0;
defparam \SigP|qOut~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N13
dffeas \SigP|qOut[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[5] .is_wysiwyg = "true";
defparam \SigP|qOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
fiftyfivenm_lcell_comb \UART0|Selector35~0 (
// Equation(s):
// \UART0|Selector35~0_combout  = (\UART0|SendPhase.001~q  & ((\SigP|qOut [5]) # ((\UART0|Data[10]~13_combout )))) # (!\UART0|SendPhase.001~q  & (((\UART0|StopAdd [5] & !\UART0|Data[10]~13_combout ))))

	.dataa(\SigP|qOut [5]),
	.datab(\UART0|StopAdd [5]),
	.datac(\UART0|SendPhase.001~q ),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector35~0 .lut_mask = 16'hF0AC;
defparam \UART0|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [29],\SigN|Timer [21],\SigN|Timer [13],\SigN|Timer [5]}),
	.portaaddr({\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 2047;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 11;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 4;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [29],\SigN|Timer [21],\SigN|Timer [13],\SigN|Timer [5]}),
	.portaaddr({\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 2047;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 11;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 4;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y14_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [5]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y21_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [5]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
fiftyfivenm_lcell_comb \SigN|qOut~47 (
// Equation(s):
// \SigN|qOut~47_combout  = (\SigP|Equal1~0_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & (!\SigN|qOut[25]~0_combout ))) # (!\SigP|Equal1~0_combout  & (((\SigN|qOut[25]~0_combout ) # 
// (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~47_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~47 .lut_mask = 16'h5D58;
defparam \SigN|qOut~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
fiftyfivenm_lcell_comb \SigN|qOut~48 (
// Equation(s):
// \SigN|qOut~48_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~47_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (!\SigN|qOut~47_combout  & 
// ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))) # (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~47_combout ))))

	.dataa(\SigN|qOut[25]~0_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\SigN|qOut~47_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~48_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~48 .lut_mask = 16'hDDA0;
defparam \SigN|qOut~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \SigN|qOut[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[5] .is_wysiwyg = "true";
defparam \SigN|qOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
fiftyfivenm_lcell_comb \UART0|Selector35~1 (
// Equation(s):
// \UART0|Selector35~1_combout  = (\UART0|Selector35~0_combout  & (((\SigN|qOut [5]) # (!\UART0|Data[10]~13_combout )))) # (!\UART0|Selector35~0_combout  & (\UART0|RetrAdd [5] & ((\UART0|Data[10]~13_combout ))))

	.dataa(\UART0|Selector35~0_combout ),
	.datab(\UART0|RetrAdd [5]),
	.datac(\SigN|qOut [5]),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector35~1 .lut_mask = 16'hE4AA;
defparam \UART0|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N14
fiftyfivenm_lcell_comb \SigP|ZCount~24 (
// Equation(s):
// \SigP|ZCount~24_combout  = (!\rset0|reset~q  & \SigN|Timer [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [5]),
	.cin(gnd),
	.combout(\SigP|ZCount~24_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~24 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N15
dffeas \SigP|ZCount[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[5] .is_wysiwyg = "true";
defparam \SigP|ZCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
fiftyfivenm_lcell_comb \UART0|Selector35~2 (
// Equation(s):
// \UART0|Selector35~2_combout  = (\UART0|cenState.10000~q  & (\UART0|Selector35~1_combout )) # (!\UART0|cenState.10000~q  & (((\UART0|Selector9~0_combout  & \SigP|ZCount [5]))))

	.dataa(\UART0|Selector35~1_combout ),
	.datab(\UART0|Selector9~0_combout ),
	.datac(\UART0|cenState.10000~q ),
	.datad(\SigP|ZCount [5]),
	.cin(gnd),
	.combout(\UART0|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector35~2 .lut_mask = 16'hACA0;
defparam \UART0|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N19
dffeas \UART0|Data[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector35~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[5] .is_wysiwyg = "true";
defparam \UART0|Data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
fiftyfivenm_lcell_comb \SigP|ZCount~21 (
// Equation(s):
// \SigP|ZCount~21_combout  = (\SigN|Timer [13] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(\SigN|Timer [13]),
	.datac(\rset0|reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|ZCount~21_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~21 .lut_mask = 16'h0C0C;
defparam \SigP|ZCount~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N17
dffeas \SigP|ZCount[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[13] .is_wysiwyg = "true";
defparam \SigP|ZCount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N24
fiftyfivenm_lcell_comb \UART0|Data[13]~4 (
// Equation(s):
// \UART0|Data[13]~4_combout  = (\UART0|Data[0]~20_combout  & (\UART0|Selector10~0_combout )) # (!\UART0|Data[0]~20_combout  & ((\SigP|ZCount [13])))

	.dataa(\UART0|Selector10~0_combout ),
	.datab(\UART0|Data[0]~20_combout ),
	.datac(gnd),
	.datad(\SigP|ZCount [13]),
	.cin(gnd),
	.combout(\UART0|Data[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[13]~4 .lut_mask = 16'hBB88;
defparam \UART0|Data[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [13]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y38_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [13]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
fiftyfivenm_lcell_comb \SigP|qOut~41 (
// Equation(s):
// \SigP|qOut~41_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (!\SigP|Equal1~0_combout 
//  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~41_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~41 .lut_mask = 16'h44FA;
defparam \SigP|qOut~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
fiftyfivenm_lcell_comb \SigP|qOut~42 (
// Equation(s):
// \SigP|qOut~42_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~41_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a45 )) # (!\SigP|qOut~41_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a45 ))))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~41_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a45 ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a45 ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|qOut~41_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~42_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~42 .lut_mask = 16'hAFC0;
defparam \SigP|qOut~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \SigP|qOut[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[13] .is_wysiwyg = "true";
defparam \SigP|qOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
fiftyfivenm_lcell_comb \UART0|Selector27~0 (
// Equation(s):
// \UART0|Selector27~0_combout  = (\UART0|SendPhase.001~q  & (((\SigP|qOut [13]) # (\UART0|Data[10]~13_combout )))) # (!\UART0|SendPhase.001~q  & (\UART0|StopAdd [13] & ((!\UART0|Data[10]~13_combout ))))

	.dataa(\UART0|StopAdd [13]),
	.datab(\SigP|qOut [13]),
	.datac(\UART0|SendPhase.001~q ),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector27~0 .lut_mask = 16'hF0CA;
defparam \UART0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y8_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [13]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y9_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [13]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N16
fiftyfivenm_lcell_comb \SigN|qOut~41 (
// Equation(s):
// \SigN|qOut~41_combout  = (\SigP|Equal1~0_combout  & (!\SigN|qOut[25]~0_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (!\SigP|Equal1~0_combout  & ((\SigN|qOut[25]~0_combout ) # 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~41_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~41 .lut_mask = 16'h7654;
defparam \SigN|qOut~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N0
fiftyfivenm_lcell_comb \SigN|qOut~42 (
// Equation(s):
// \SigN|qOut~42_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~41_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a45 ))) # (!\SigN|qOut~41_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a45 )))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~41_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a45 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a45 ),
	.datad(\SigN|qOut~41_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~42_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~42 .lut_mask = 16'hF388;
defparam \SigN|qOut~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N1
dffeas \SigN|qOut[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[13] .is_wysiwyg = "true";
defparam \SigN|qOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N4
fiftyfivenm_lcell_comb \UART0|Selector27~1 (
// Equation(s):
// \UART0|Selector27~1_combout  = (\UART0|Selector27~0_combout  & ((\SigN|qOut [13]) # ((!\UART0|Data[10]~13_combout )))) # (!\UART0|Selector27~0_combout  & (((\UART0|RetrAdd [13] & \UART0|Data[10]~13_combout ))))

	.dataa(\UART0|Selector27~0_combout ),
	.datab(\SigN|qOut [13]),
	.datac(\UART0|RetrAdd [13]),
	.datad(\UART0|Data[10]~13_combout ),
	.cin(gnd),
	.combout(\UART0|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector27~1 .lut_mask = 16'hD8AA;
defparam \UART0|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N25
dffeas \UART0|Data[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[13]~4_combout ),
	.asdata(\UART0|Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[13] .is_wysiwyg = "true";
defparam \UART0|Data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector123~2 (
// Equation(s):
// \UART0|TxUM0|Selector123~2_combout  = (!\UART0|TxUM0|Selector123~1_combout  & ((\UART0|TxUM0|Tempstate.1000~q  & (\UART0|Data [5])) # (!\UART0|TxUM0|Tempstate.1000~q  & ((\UART0|Data [13])))))

	.dataa(\UART0|Data [5]),
	.datab(\UART0|Data [13]),
	.datac(\UART0|TxUM0|Selector123~1_combout ),
	.datad(\UART0|TxUM0|Tempstate.1000~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector123~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector123~2 .lut_mask = 16'h0A0C;
defparam \UART0|TxUM0|Selector123~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector123~3 (
// Equation(s):
// \UART0|TxUM0|Selector123~3_combout  = (\UART0|TxUM0|Selector123~2_combout ) # ((!\UART0|TxUM0|Tempstate.0110~q  & ((\UART0|TxUM0|Tempstate.0011~q ) # (\UART0|TxUM0|Tempstate.0101~q ))))

	.dataa(\UART0|TxUM0|Tempstate.0011~q ),
	.datab(\UART0|TxUM0|Tempstate.0101~q ),
	.datac(\UART0|TxUM0|Tempstate.0110~q ),
	.datad(\UART0|TxUM0|Selector123~2_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector123~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector123~3 .lut_mask = 16'hFF0E;
defparam \UART0|TxUM0|Selector123~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N9
dffeas \UART0|TxUM0|TempData[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector123~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|TempData[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|TempData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|TempData[5] .is_wysiwyg = "true";
defparam \UART0|TxUM0|TempData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Add12~10 (
// Equation(s):
// \UART0|TxUM0|Add12~10_combout  = (\UART0|TxUM0|IDData [2] & ((\UART0|TxUM0|TempData [5] & (\UART0|TxUM0|Add12~9  & VCC)) # (!\UART0|TxUM0|TempData [5] & (!\UART0|TxUM0|Add12~9 )))) # (!\UART0|TxUM0|IDData [2] & ((\UART0|TxUM0|TempData [5] & 
// (!\UART0|TxUM0|Add12~9 )) # (!\UART0|TxUM0|TempData [5] & ((\UART0|TxUM0|Add12~9 ) # (GND)))))
// \UART0|TxUM0|Add12~11  = CARRY((\UART0|TxUM0|IDData [2] & (!\UART0|TxUM0|TempData [5] & !\UART0|TxUM0|Add12~9 )) # (!\UART0|TxUM0|IDData [2] & ((!\UART0|TxUM0|Add12~9 ) # (!\UART0|TxUM0|TempData [5]))))

	.dataa(\UART0|TxUM0|IDData [2]),
	.datab(\UART0|TxUM0|TempData [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add12~9 ),
	.combout(\UART0|TxUM0|Add12~10_combout ),
	.cout(\UART0|TxUM0|Add12~11 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add12~10 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Add12~12 (
// Equation(s):
// \UART0|TxUM0|Add12~12_combout  = ((\UART0|TxUM0|IDData [6] $ (\UART0|TxUM0|TempData [6] $ (!\UART0|TxUM0|Add12~11 )))) # (GND)
// \UART0|TxUM0|Add12~13  = CARRY((\UART0|TxUM0|IDData [6] & ((\UART0|TxUM0|TempData [6]) # (!\UART0|TxUM0|Add12~11 ))) # (!\UART0|TxUM0|IDData [6] & (\UART0|TxUM0|TempData [6] & !\UART0|TxUM0|Add12~11 )))

	.dataa(\UART0|TxUM0|IDData [6]),
	.datab(\UART0|TxUM0|TempData [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add12~11 ),
	.combout(\UART0|TxUM0|Add12~12_combout ),
	.cout(\UART0|TxUM0|Add12~13 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add12~12 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Add12~14 (
// Equation(s):
// \UART0|TxUM0|Add12~14_combout  = \UART0|TxUM0|Add12~13  $ (\UART0|TxUM0|TempData [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|TempData [7]),
	.cin(\UART0|TxUM0|Add12~13 ),
	.combout(\UART0|TxUM0|Add12~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Add12~14 .lut_mask = 16'h0FF0;
defparam \UART0|TxUM0|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N26
fiftyfivenm_lcell_comb \SigP|Add0~26 (
// Equation(s):
// \SigP|Add0~26_combout  = (\SigP|PPRCtr [13] & (!\SigP|Add0~25 )) # (!\SigP|PPRCtr [13] & ((\SigP|Add0~25 ) # (GND)))
// \SigP|Add0~27  = CARRY((!\SigP|Add0~25 ) # (!\SigP|PPRCtr [13]))

	.dataa(gnd),
	.datab(\SigP|PPRCtr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~25 ),
	.combout(\SigP|Add0~26_combout ),
	.cout(\SigP|Add0~27 ));
// synopsys translate_off
defparam \SigP|Add0~26 .lut_mask = 16'h3C3F;
defparam \SigP|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N14
fiftyfivenm_lcell_comb \SigP|Selector5~0 (
// Equation(s):
// \SigP|Selector5~0_combout  = (\SigP|Add0~26_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [13])))) # (!\SigP|Add0~26_combout  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [13])))

	.dataa(\SigP|Add0~26_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [13]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigP|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector5~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N15
dffeas \SigP|PPRCtr[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[13] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N28
fiftyfivenm_lcell_comb \SigP|Add0~28 (
// Equation(s):
// \SigP|Add0~28_combout  = (\SigP|PPRCtr [14] & (\SigP|Add0~27  $ (GND))) # (!\SigP|PPRCtr [14] & (!\SigP|Add0~27  & VCC))
// \SigP|Add0~29  = CARRY((\SigP|PPRCtr [14] & !\SigP|Add0~27 ))

	.dataa(gnd),
	.datab(\SigP|PPRCtr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SigP|Add0~27 ),
	.combout(\SigP|Add0~28_combout ),
	.cout(\SigP|Add0~29 ));
// synopsys translate_off
defparam \SigP|Add0~28 .lut_mask = 16'hC30C;
defparam \SigP|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N18
fiftyfivenm_lcell_comb \SigP|Selector4~0 (
// Equation(s):
// \SigP|Selector4~0_combout  = (\SigN|ZCtr.10~q  & ((\SigP|Add0~28_combout ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [14])))) # (!\SigN|ZCtr.10~q  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [14])))

	.dataa(\SigN|ZCtr.10~q ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [14]),
	.datad(\SigP|Add0~28_combout ),
	.cin(gnd),
	.combout(\SigP|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector4~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N19
dffeas \SigP|PPRCtr[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[14] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N30
fiftyfivenm_lcell_comb \SigP|Add0~30 (
// Equation(s):
// \SigP|Add0~30_combout  = \SigP|Add0~29  $ (\SigP|PPRCtr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SigP|PPRCtr [15]),
	.cin(\SigP|Add0~29 ),
	.combout(\SigP|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Add0~30 .lut_mask = 16'h0FF0;
defparam \SigP|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N18
fiftyfivenm_lcell_comb \SigP|Selector3~0 (
// Equation(s):
// \SigP|Selector3~0_combout  = (\SigP|Add0~30_combout  & ((\SigN|ZCtr.10~q ) # ((\SigN|ZCtr.11~q  & \SigP|PPRCtr [15])))) # (!\SigP|Add0~30_combout  & (\SigN|ZCtr.11~q  & (\SigP|PPRCtr [15])))

	.dataa(\SigP|Add0~30_combout ),
	.datab(\SigN|ZCtr.11~q ),
	.datac(\SigP|PPRCtr [15]),
	.datad(\SigN|ZCtr.10~q ),
	.cin(gnd),
	.combout(\SigP|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|Selector3~0 .lut_mask = 16'hEAC0;
defparam \SigP|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N19
dffeas \SigP|PPRCtr[15] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPRCtr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPRCtr[15] .is_wysiwyg = "true";
defparam \SigP|PPRCtr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N22
fiftyfivenm_lcell_comb \SigP|PPROut[15]~feeder (
// Equation(s):
// \SigP|PPROut[15]~feeder_combout  = \SigP|PPRCtr [15]

	.dataa(gnd),
	.datab(\SigP|PPRCtr [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[15]~feeder .lut_mask = 16'hCCCC;
defparam \SigP|PPROut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N23
dffeas \SigP|PPROut[15] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[15] .is_wysiwyg = "true";
defparam \SigP|PPROut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
fiftyfivenm_lcell_comb \UART0|PPR~16 (
// Equation(s):
// \UART0|PPR~16_combout  = (\SigP|PPROut [15] & !\UART0|reset~q )

	.dataa(gnd),
	.datab(\SigP|PPROut [15]),
	.datac(\UART0|reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|PPR~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~16 .lut_mask = 16'h0C0C;
defparam \UART0|PPR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N15
dffeas \UART0|PPR[15] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[15] .is_wysiwyg = "true";
defparam \UART0|PPR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N30
fiftyfivenm_lcell_comb \SigP|PPROut[7]~feeder (
// Equation(s):
// \SigP|PPROut[7]~feeder_combout  = \SigP|PPRCtr [7]

	.dataa(gnd),
	.datab(\SigP|PPRCtr [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[7]~feeder .lut_mask = 16'hCCCC;
defparam \SigP|PPROut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N31
dffeas \SigP|PPROut[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[7] .is_wysiwyg = "true";
defparam \SigP|PPROut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N10
fiftyfivenm_lcell_comb \UART0|PPR~15 (
// Equation(s):
// \UART0|PPR~15_combout  = (\SigP|PPROut [7] & !\UART0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPROut [7]),
	.datad(\UART0|reset~q ),
	.cin(gnd),
	.combout(\UART0|PPR~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~15 .lut_mask = 16'h00F0;
defparam \UART0|PPR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N11
dffeas \UART0|PPR[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[7] .is_wysiwyg = "true";
defparam \UART0|PPR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector59~2 (
// Equation(s):
// \UART0|TxUM0|Selector59~2_combout  = (\UART0|TxUM0|PPRstate.00101~q  & ((\UART0|PPR [15]) # ((\UART0|TxUM0|PPRstate.00111~q  & \UART0|PPR [7])))) # (!\UART0|TxUM0|PPRstate.00101~q  & (\UART0|TxUM0|PPRstate.00111~q  & ((\UART0|PPR [7]))))

	.dataa(\UART0|TxUM0|PPRstate.00101~q ),
	.datab(\UART0|TxUM0|PPRstate.00111~q ),
	.datac(\UART0|PPR [15]),
	.datad(\UART0|PPR [7]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector59~2 .lut_mask = 16'hECA0;
defparam \UART0|TxUM0|Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y7_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [31]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y6_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [31]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N24
fiftyfivenm_lcell_comb \SigN|qOut~61 (
// Equation(s):
// \SigN|qOut~61_combout  = (\SigP|Equal1~0_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31~portadataout  & !\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~61_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~61 .lut_mask = 16'h55E4;
defparam \SigN|qOut~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N4
fiftyfivenm_lcell_comb \SigN|qOut~62 (
// Equation(s):
// \SigN|qOut~62_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~61_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a63 )) # (!\SigN|qOut~61_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a63 ))))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~61_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a63 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a63 ),
	.datad(\SigN|qOut~61_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~62_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~62 .lut_mask = 16'hBBC0;
defparam \SigN|qOut~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N5
dffeas \SigN|qOut[31] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[31] .is_wysiwyg = "true";
defparam \SigN|qOut[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y38_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [31]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [31]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \SigP|qOut~61 (
// Equation(s):
// \SigP|qOut~61_combout  = (\SigP|Equal1~0_combout  & (((!\SigP|qOut[27]~0_combout  & \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # ((\SigP|qOut[27]~0_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~61_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~61 .lut_mask = 16'h3E32;
defparam \SigP|qOut~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
fiftyfivenm_lcell_comb \SigP|qOut~62 (
// Equation(s):
// \SigP|qOut~62_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~61_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a63 ))) # (!\SigP|qOut~61_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a63 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~61_combout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a63 ),
	.datab(\SigP|qOut[27]~0_combout ),
	.datac(\SigP|qOut~61_combout ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a63 ),
	.cin(gnd),
	.combout(\SigP|qOut~62_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~62 .lut_mask = 16'hF838;
defparam \SigP|qOut~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \SigP|qOut[31] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[31] .is_wysiwyg = "true";
defparam \SigP|qOut[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
fiftyfivenm_lcell_comb \UART0|Selector9~1 (
// Equation(s):
// \UART0|Selector9~1_combout  = (\UART0|MemSlaver [1] & (\SigN|qOut [31])) # (!\UART0|MemSlaver [1] & ((\SigP|qOut [31])))

	.dataa(\SigN|qOut [31]),
	.datab(\UART0|MemSlaver [1]),
	.datac(gnd),
	.datad(\SigP|qOut [31]),
	.cin(gnd),
	.combout(\UART0|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector9~1 .lut_mask = 16'hBB88;
defparam \UART0|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
fiftyfivenm_lcell_comb \UART0|Data[31]~0 (
// Equation(s):
// \UART0|Data[31]~0_combout  = (\UART0|SendPhase.001~q  & ((\UART0|Selector9~1_combout ))) # (!\UART0|SendPhase.001~q  & (!\UART0|SendPhase.000~q ))

	.dataa(\UART0|SendPhase.000~q ),
	.datab(\UART0|Selector9~1_combout ),
	.datac(gnd),
	.datad(\UART0|SendPhase.001~q ),
	.cin(gnd),
	.combout(\UART0|Data[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[31]~0 .lut_mask = 16'hCC55;
defparam \UART0|Data[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
fiftyfivenm_lcell_comb \SigP|ZCount~31 (
// Equation(s):
// \SigP|ZCount~31_combout  = (!\rset0|reset~q  & \SigN|Timer [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [31]),
	.cin(gnd),
	.combout(\SigP|ZCount~31_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~31 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N13
dffeas \SigP|ZCount[31] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[31] .is_wysiwyg = "true";
defparam \SigP|ZCount[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
fiftyfivenm_lcell_comb \UART0|Selector9~2 (
// Equation(s):
// \UART0|Selector9~2_combout  = (\UART0|Equal4~0_combout  & (\UART0|cenState.00001~q  & \SigP|ZCount [31]))

	.dataa(gnd),
	.datab(\UART0|Equal4~0_combout ),
	.datac(\UART0|cenState.00001~q ),
	.datad(\SigP|ZCount [31]),
	.cin(gnd),
	.combout(\UART0|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector9~2 .lut_mask = 16'hC000;
defparam \UART0|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N21
dffeas \UART0|Data[31] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[31]~0_combout ),
	.asdata(\UART0|Selector9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[31] .is_wysiwyg = "true";
defparam \UART0|Data[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [23]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y10_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [23]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N10
fiftyfivenm_lcell_comb \SigN|qOut~59 (
// Equation(s):
// \SigN|qOut~59_combout  = (\SigP|Equal1~0_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & !\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~59_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~59 .lut_mask = 16'h0FCA;
defparam \SigN|qOut~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N2
fiftyfivenm_lcell_comb \SigN|qOut~60 (
// Equation(s):
// \SigN|qOut~60_combout  = (\SigN|qOut~59_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a55 ) # ((!\SigN|qOut[25]~0_combout )))) # (!\SigN|qOut~59_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a55  
// & \SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|qOut~59_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a55 ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a55 ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~60_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~60 .lut_mask = 16'hD8AA;
defparam \SigN|qOut~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N3
dffeas \SigN|qOut[23] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[23] .is_wysiwyg = "true";
defparam \SigN|qOut[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N6
fiftyfivenm_lcell_comb \SigP|ZCount~30 (
// Equation(s):
// \SigP|ZCount~30_combout  = (!\rset0|reset~q  & \SigN|Timer [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rset0|reset~q ),
	.datad(\SigN|Timer [23]),
	.cin(gnd),
	.combout(\SigP|ZCount~30_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~30 .lut_mask = 16'h0F00;
defparam \SigP|ZCount~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N7
dffeas \SigP|ZCount[23] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[23] .is_wysiwyg = "true";
defparam \SigP|ZCount[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
fiftyfivenm_lcell_comb \UART0|Selector17~0 (
// Equation(s):
// \UART0|Selector17~0_combout  = (\UART0|Equal4~0_combout  & (\UART0|cenState.00001~q  & \SigP|ZCount [23]))

	.dataa(gnd),
	.datab(\UART0|Equal4~0_combout ),
	.datac(\UART0|cenState.00001~q ),
	.datad(\SigP|ZCount [23]),
	.cin(gnd),
	.combout(\UART0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector17~0 .lut_mask = 16'hC000;
defparam \UART0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N10
fiftyfivenm_lcell_comb \UART0|Selector17~1 (
// Equation(s):
// \UART0|Selector17~1_combout  = (\UART0|Data[23]~18_combout  & ((\UART0|Data[23]~19_combout  & (\UART0|RetrAdd [7])) # (!\UART0|Data[23]~19_combout  & ((\UART0|Selector17~0_combout ))))) # (!\UART0|Data[23]~18_combout  & (((\UART0|Data[23]~19_combout ))))

	.dataa(\UART0|RetrAdd [7]),
	.datab(\UART0|Selector17~0_combout ),
	.datac(\UART0|Data[23]~18_combout ),
	.datad(\UART0|Data[23]~19_combout ),
	.cin(gnd),
	.combout(\UART0|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector17~1 .lut_mask = 16'hAFC0;
defparam \UART0|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y50_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [23]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [23]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
fiftyfivenm_lcell_comb \SigP|qOut~59 (
// Equation(s):
// \SigP|qOut~59_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\SigP|qOut[27]~0_combout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~59_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~59 .lut_mask = 16'h30EE;
defparam \SigP|qOut~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \SigP|qOut~60 (
// Equation(s):
// \SigP|qOut~60_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~59_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a55 )) # (!\SigP|qOut~59_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a55 ))))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~59_combout ))))

	.dataa(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a55 ),
	.datab(\SigP|qOut[27]~0_combout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a55 ),
	.datad(\SigP|qOut~59_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~60_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~60 .lut_mask = 16'hBBC0;
defparam \SigP|qOut~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \SigP|qOut[23] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[23] .is_wysiwyg = "true";
defparam \SigP|qOut[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N30
fiftyfivenm_lcell_comb \UART0|Selector17 (
// Equation(s):
// \UART0|Selector17~combout  = (\UART0|Data[23]~17_combout  & ((\UART0|Selector17~1_combout  & (\SigN|qOut [23])) # (!\UART0|Selector17~1_combout  & ((\SigP|qOut [23]))))) # (!\UART0|Data[23]~17_combout  & (((\UART0|Selector17~1_combout ))))

	.dataa(\UART0|Data[23]~17_combout ),
	.datab(\SigN|qOut [23]),
	.datac(\UART0|Selector17~1_combout ),
	.datad(\SigP|qOut [23]),
	.cin(gnd),
	.combout(\UART0|Selector17~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector17 .lut_mask = 16'hDAD0;
defparam \UART0|Selector17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N31
dffeas \UART0|Data[23] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector17~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[23] .is_wysiwyg = "true";
defparam \UART0|Data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector59~1 (
// Equation(s):
// \UART0|TxUM0|Selector59~1_combout  = (\UART0|TxUM0|PPRstate.01001~q  & ((\UART0|Data [31]) # ((\UART0|Data [23] & \UART0|TxUM0|PPRstate.01011~q )))) # (!\UART0|TxUM0|PPRstate.01001~q  & (((\UART0|Data [23] & \UART0|TxUM0|PPRstate.01011~q ))))

	.dataa(\UART0|TxUM0|PPRstate.01001~q ),
	.datab(\UART0|Data [31]),
	.datac(\UART0|Data [23]),
	.datad(\UART0|TxUM0|PPRstate.01011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector59~1 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector59~0 (
// Equation(s):
// \UART0|TxUM0|Selector59~0_combout  = (\UART0|Data [7] & ((\UART0|TxUM0|PPRstate.01111~q ) # ((\UART0|Data [15] & \UART0|TxUM0|PPRstate.01101~q )))) # (!\UART0|Data [7] & (\UART0|Data [15] & (\UART0|TxUM0|PPRstate.01101~q )))

	.dataa(\UART0|Data [7]),
	.datab(\UART0|Data [15]),
	.datac(\UART0|TxUM0|PPRstate.01101~q ),
	.datad(\UART0|TxUM0|PPRstate.01111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector59~0 .lut_mask = 16'hEAC0;
defparam \UART0|TxUM0|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector59~3 (
// Equation(s):
// \UART0|TxUM0|Selector59~3_combout  = (\UART0|TxUM0|Selector59~2_combout ) # ((\UART0|TxUM0|Selector59~1_combout ) # (\UART0|TxUM0|Selector59~0_combout ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|Selector59~2_combout ),
	.datac(\UART0|TxUM0|Selector59~1_combout ),
	.datad(\UART0|TxUM0|Selector59~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector59~3 .lut_mask = 16'hFFFC;
defparam \UART0|TxUM0|Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N25
dffeas \UART0|TxUM0|PPRData[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector59~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|PPRData[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[7] .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRData[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [22]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y12_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [22]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
fiftyfivenm_lcell_comb \SigN|qOut~33 (
// Equation(s):
// \SigN|qOut~33_combout  = (\SigP|Equal1~0_combout  & (((!\SigN|qOut[25]~0_combout  & \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigP|Equal1~0_combout ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~33_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~33 .lut_mask = 16'h5E54;
defparam \SigN|qOut~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
fiftyfivenm_lcell_comb \SigN|qOut~34 (
// Equation(s):
// \SigN|qOut~34_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~33_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a54 ))) # (!\SigN|qOut~33_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a54 )))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~33_combout ))))

	.dataa(\SigN|qOut[25]~0_combout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a54 ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a54 ),
	.datad(\SigN|qOut~33_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~34_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~34 .lut_mask = 16'hF588;
defparam \SigN|qOut~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \SigN|qOut[22] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[22] .is_wysiwyg = "true";
defparam \SigN|qOut[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y44_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [22]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y26_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [22]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
fiftyfivenm_lcell_comb \SigP|qOut~33 (
// Equation(s):
// \SigP|qOut~33_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~33_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~33 .lut_mask = 16'h50EE;
defparam \SigP|qOut~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
fiftyfivenm_lcell_comb \SigP|qOut~34 (
// Equation(s):
// \SigP|qOut~34_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~33_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a54 ))) # (!\SigP|qOut~33_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a54 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~33_combout ))))

	.dataa(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a54 ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a54 ),
	.datac(\SigP|qOut[27]~0_combout ),
	.datad(\SigP|qOut~33_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~34_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~34 .lut_mask = 16'hCFA0;
defparam \SigP|qOut~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N23
dffeas \SigP|qOut[22] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[22] .is_wysiwyg = "true";
defparam \SigP|qOut[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N28
fiftyfivenm_lcell_comb \SigP|ZCount~17 (
// Equation(s):
// \SigP|ZCount~17_combout  = (\SigN|Timer [22] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(\SigN|Timer [22]),
	.datac(gnd),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~17_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~17 .lut_mask = 16'h00CC;
defparam \SigP|ZCount~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N29
dffeas \SigP|ZCount[22] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[22] .is_wysiwyg = "true";
defparam \SigP|ZCount[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N30
fiftyfivenm_lcell_comb \UART0|Selector18~0 (
// Equation(s):
// \UART0|Selector18~0_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [22]))

	.dataa(\SigP|ZCount [22]),
	.datab(gnd),
	.datac(\UART0|Selector10~0_combout ),
	.datad(\UART0|Data[0]~20_combout ),
	.cin(gnd),
	.combout(\UART0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector18~0 .lut_mask = 16'hF0AA;
defparam \UART0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N0
fiftyfivenm_lcell_comb \UART0|Selector18~1 (
// Equation(s):
// \UART0|Selector18~1_combout  = (\UART0|Data[23]~19_combout  & (((\UART0|RetrAdd [6])) # (!\UART0|Data[23]~18_combout ))) # (!\UART0|Data[23]~19_combout  & (\UART0|Data[23]~18_combout  & (\UART0|Selector18~0_combout )))

	.dataa(\UART0|Data[23]~19_combout ),
	.datab(\UART0|Data[23]~18_combout ),
	.datac(\UART0|Selector18~0_combout ),
	.datad(\UART0|RetrAdd [6]),
	.cin(gnd),
	.combout(\UART0|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector18~1 .lut_mask = 16'hEA62;
defparam \UART0|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N18
fiftyfivenm_lcell_comb \UART0|Selector18 (
// Equation(s):
// \UART0|Selector18~combout  = (\UART0|Selector18~1_combout  & ((\SigN|qOut [22]) # ((!\UART0|Data[23]~17_combout )))) # (!\UART0|Selector18~1_combout  & (((\SigP|qOut [22] & \UART0|Data[23]~17_combout ))))

	.dataa(\SigN|qOut [22]),
	.datab(\SigP|qOut [22]),
	.datac(\UART0|Selector18~1_combout ),
	.datad(\UART0|Data[23]~17_combout ),
	.cin(gnd),
	.combout(\UART0|Selector18~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector18 .lut_mask = 16'hACF0;
defparam \UART0|Selector18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N19
dffeas \UART0|Data[22] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector18~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[22] .is_wysiwyg = "true";
defparam \UART0|Data[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y36_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [30]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [30]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
fiftyfivenm_lcell_comb \SigP|qOut~37 (
// Equation(s):
// \SigP|qOut~37_combout  = (\SigP|qOut[27]~0_combout  & (!\SigP|Equal1~0_combout )) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (!\SigP|Equal1~0_combout  
// & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\SigP|qOut~37_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~37 .lut_mask = 16'h7632;
defparam \SigP|qOut~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
fiftyfivenm_lcell_comb \SigP|qOut~38 (
// Equation(s):
// \SigP|qOut~38_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~37_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a62 ))) # (!\SigP|qOut~37_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a62 )))) # 
// (!\SigP|qOut[27]~0_combout  & (\SigP|qOut~37_combout ))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|qOut~37_combout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a62 ),
	.datad(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a62 ),
	.cin(gnd),
	.combout(\SigP|qOut~38_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~38 .lut_mask = 16'hEC64;
defparam \SigP|qOut~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \SigP|qOut[30] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[30] .is_wysiwyg = "true";
defparam \SigP|qOut[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [30]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y4_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [30]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N6
fiftyfivenm_lcell_comb \SigN|qOut~37 (
// Equation(s):
// \SigN|qOut~37_combout  = (\SigN|qOut[25]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigN|qOut[25]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigP|Equal1~0_combout ),
	.datad(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\SigN|qOut~37_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~37 .lut_mask = 16'h3E0E;
defparam \SigN|qOut~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N20
fiftyfivenm_lcell_comb \SigN|qOut~38 (
// Equation(s):
// \SigN|qOut~38_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~37_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a62 )) # (!\SigN|qOut~37_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a62 ))))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~37_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a62 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a62 ),
	.datad(\SigN|qOut~37_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~38_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~38 .lut_mask = 16'hBBC0;
defparam \SigN|qOut~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N21
dffeas \SigN|qOut[30] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[30] .is_wysiwyg = "true";
defparam \SigN|qOut[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N22
fiftyfivenm_lcell_comb \UART0|Selector10~1 (
// Equation(s):
// \UART0|Selector10~1_combout  = (\UART0|MemSlaver [1] & ((\SigN|qOut [30]))) # (!\UART0|MemSlaver [1] & (\SigP|qOut [30]))

	.dataa(\SigP|qOut [30]),
	.datab(\SigN|qOut [30]),
	.datac(gnd),
	.datad(\UART0|MemSlaver [1]),
	.cin(gnd),
	.combout(\UART0|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector10~1 .lut_mask = 16'hCCAA;
defparam \UART0|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
fiftyfivenm_lcell_comb \UART0|Data[30]~2 (
// Equation(s):
// \UART0|Data[30]~2_combout  = (\UART0|SendPhase.001~q  & ((\UART0|Selector10~1_combout ))) # (!\UART0|SendPhase.001~q  & (!\UART0|SendPhase.000~q ))

	.dataa(\UART0|SendPhase.000~q ),
	.datab(\UART0|Selector10~1_combout ),
	.datac(gnd),
	.datad(\UART0|SendPhase.001~q ),
	.cin(gnd),
	.combout(\UART0|Data[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Data[30]~2 .lut_mask = 16'hCC55;
defparam \UART0|Data[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
fiftyfivenm_lcell_comb \SigP|ZCount~19 (
// Equation(s):
// \SigP|ZCount~19_combout  = (\SigN|Timer [30] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [30]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~19_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~19 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N5
dffeas \SigP|ZCount[30] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[30] .is_wysiwyg = "true";
defparam \SigP|ZCount[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
fiftyfivenm_lcell_comb \UART0|Selector10~2 (
// Equation(s):
// \UART0|Selector10~2_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [30]))

	.dataa(gnd),
	.datab(\UART0|Data[0]~20_combout ),
	.datac(\SigP|ZCount [30]),
	.datad(\UART0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector10~2 .lut_mask = 16'hFC30;
defparam \UART0|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y23_N19
dffeas \UART0|Data[30] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Data[30]~2_combout ),
	.asdata(\UART0|Selector10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART0|cenState.10000~q ),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[30] .is_wysiwyg = "true";
defparam \UART0|Data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector60~2 (
// Equation(s):
// \UART0|TxUM0|Selector60~2_combout  = (\UART0|TxUM0|PPRstate.01011~q  & ((\UART0|Data [22]) # ((\UART0|TxUM0|PPRstate.01001~q  & \UART0|Data [30])))) # (!\UART0|TxUM0|PPRstate.01011~q  & (((\UART0|TxUM0|PPRstate.01001~q  & \UART0|Data [30]))))

	.dataa(\UART0|TxUM0|PPRstate.01011~q ),
	.datab(\UART0|Data [22]),
	.datac(\UART0|TxUM0|PPRstate.01001~q ),
	.datad(\UART0|Data [30]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector60~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector60~2 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector60~1 (
// Equation(s):
// \UART0|TxUM0|Selector60~1_combout  = (\UART0|Data [6] & ((\UART0|TxUM0|PPRstate.01111~q ) # ((\UART0|TxUM0|PPRstate.01101~q  & \UART0|Data [14])))) # (!\UART0|Data [6] & (((\UART0|TxUM0|PPRstate.01101~q  & \UART0|Data [14]))))

	.dataa(\UART0|Data [6]),
	.datab(\UART0|TxUM0|PPRstate.01111~q ),
	.datac(\UART0|TxUM0|PPRstate.01101~q ),
	.datad(\UART0|Data [14]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector60~1 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N6
fiftyfivenm_lcell_comb \SigP|PPROut[14]~feeder (
// Equation(s):
// \SigP|PPROut[14]~feeder_combout  = \SigP|PPRCtr [14]

	.dataa(gnd),
	.datab(\SigP|PPRCtr [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[14]~feeder .lut_mask = 16'hCCCC;
defparam \SigP|PPROut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N7
dffeas \SigP|PPROut[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[14] .is_wysiwyg = "true";
defparam \SigP|PPROut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
fiftyfivenm_lcell_comb \UART0|PPR~9 (
// Equation(s):
// \UART0|PPR~9_combout  = (\SigP|PPROut [14] & !\UART0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPROut [14]),
	.datad(\UART0|reset~q ),
	.cin(gnd),
	.combout(\UART0|PPR~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~9 .lut_mask = 16'h00F0;
defparam \UART0|PPR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N1
dffeas \UART0|PPR[14] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[14] .is_wysiwyg = "true";
defparam \UART0|PPR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N16
fiftyfivenm_lcell_comb \SigP|PPROut[6]~feeder (
// Equation(s):
// \SigP|PPROut[6]~feeder_combout  = \SigP|PPRCtr [6]

	.dataa(gnd),
	.datab(\SigP|PPRCtr [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[6]~feeder .lut_mask = 16'hCCCC;
defparam \SigP|PPROut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N17
dffeas \SigP|PPROut[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[6] .is_wysiwyg = "true";
defparam \SigP|PPROut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N26
fiftyfivenm_lcell_comb \UART0|PPR~10 (
// Equation(s):
// \UART0|PPR~10_combout  = (!\UART0|reset~q  & \SigP|PPROut [6])

	.dataa(gnd),
	.datab(\UART0|reset~q ),
	.datac(gnd),
	.datad(\SigP|PPROut [6]),
	.cin(gnd),
	.combout(\UART0|PPR~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~10 .lut_mask = 16'h3300;
defparam \UART0|PPR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N27
dffeas \UART0|PPR[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[6] .is_wysiwyg = "true";
defparam \UART0|PPR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector60~3 (
// Equation(s):
// \UART0|TxUM0|Selector60~3_combout  = (\UART0|TxUM0|PPRstate.00111~q  & ((\UART0|PPR [6]) # ((\UART0|TxUM0|PPRstate.00101~q  & \UART0|PPR [14])))) # (!\UART0|TxUM0|PPRstate.00111~q  & (\UART0|TxUM0|PPRstate.00101~q  & (\UART0|PPR [14])))

	.dataa(\UART0|TxUM0|PPRstate.00111~q ),
	.datab(\UART0|TxUM0|PPRstate.00101~q ),
	.datac(\UART0|PPR [14]),
	.datad(\UART0|PPR [6]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector60~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector60~3 .lut_mask = 16'hEAC0;
defparam \UART0|TxUM0|Selector60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector60~4 (
// Equation(s):
// \UART0|TxUM0|Selector60~4_combout  = (\UART0|TxUM0|Selector60~2_combout ) # ((\UART0|TxUM0|Selector60~1_combout ) # ((\UART0|TxUM0|Selector60~3_combout ) # (!\UART0|TxUM0|Selector60~0_combout )))

	.dataa(\UART0|TxUM0|Selector60~2_combout ),
	.datab(\UART0|TxUM0|Selector60~1_combout ),
	.datac(\UART0|TxUM0|Selector60~3_combout ),
	.datad(\UART0|TxUM0|Selector60~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector60~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector60~4 .lut_mask = 16'hFEFF;
defparam \UART0|TxUM0|Selector60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N31
dffeas \UART0|TxUM0|PPRData[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector60~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|PPRData[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[6] .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector61~1 (
// Equation(s):
// \UART0|TxUM0|Selector61~1_combout  = (\UART0|Data [5] & ((\UART0|TxUM0|PPRstate.01111~q ) # ((\UART0|Data [13] & \UART0|TxUM0|PPRstate.01101~q )))) # (!\UART0|Data [5] & (\UART0|Data [13] & (\UART0|TxUM0|PPRstate.01101~q )))

	.dataa(\UART0|Data [5]),
	.datab(\UART0|Data [13]),
	.datac(\UART0|TxUM0|PPRstate.01101~q ),
	.datad(\UART0|TxUM0|PPRstate.01111~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector61~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector61~1 .lut_mask = 16'hEAC0;
defparam \UART0|TxUM0|Selector61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N24
fiftyfivenm_lcell_comb \SigP|PPROut[5]~feeder (
// Equation(s):
// \SigP|PPROut[5]~feeder_combout  = \SigP|PPRCtr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPRCtr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[5]~feeder .lut_mask = 16'hF0F0;
defparam \SigP|PPROut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N25
dffeas \SigP|PPROut[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[5] .is_wysiwyg = "true";
defparam \SigP|PPROut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
fiftyfivenm_lcell_comb \UART0|PPR~12 (
// Equation(s):
// \UART0|PPR~12_combout  = (!\UART0|reset~q  & \SigP|PPROut [5])

	.dataa(gnd),
	.datab(\UART0|reset~q ),
	.datac(gnd),
	.datad(\SigP|PPROut [5]),
	.cin(gnd),
	.combout(\UART0|PPR~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~12 .lut_mask = 16'h3300;
defparam \UART0|PPR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N23
dffeas \UART0|PPR[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[5] .is_wysiwyg = "true";
defparam \UART0|PPR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N22
fiftyfivenm_lcell_comb \SigP|PPROut[13]~feeder (
// Equation(s):
// \SigP|PPROut[13]~feeder_combout  = \SigP|PPRCtr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPRCtr [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SigP|PPROut[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|PPROut[13]~feeder .lut_mask = 16'hF0F0;
defparam \SigP|PPROut[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N23
dffeas \SigP|PPROut[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|PPROut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigN|ZCtr.11~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|PPROut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|PPROut[13] .is_wysiwyg = "true";
defparam \SigP|PPROut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
fiftyfivenm_lcell_comb \UART0|PPR~11 (
// Equation(s):
// \UART0|PPR~11_combout  = (\SigP|PPROut [13] & !\UART0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigP|PPROut [13]),
	.datad(\UART0|reset~q ),
	.cin(gnd),
	.combout(\UART0|PPR~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|PPR~11 .lut_mask = 16'h00F0;
defparam \UART0|PPR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N5
dffeas \UART0|PPR[13] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|PPR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|PPR[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|PPR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|PPR[13] .is_wysiwyg = "true";
defparam \UART0|PPR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector61~3 (
// Equation(s):
// \UART0|TxUM0|Selector61~3_combout  = (\UART0|TxUM0|PPRstate.00111~q  & ((\UART0|PPR [5]) # ((\UART0|TxUM0|PPRstate.00101~q  & \UART0|PPR [13])))) # (!\UART0|TxUM0|PPRstate.00111~q  & (((\UART0|TxUM0|PPRstate.00101~q  & \UART0|PPR [13]))))

	.dataa(\UART0|TxUM0|PPRstate.00111~q ),
	.datab(\UART0|PPR [5]),
	.datac(\UART0|TxUM0|PPRstate.00101~q ),
	.datad(\UART0|PPR [13]),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector61~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector61~3 .lut_mask = 16'hF888;
defparam \UART0|TxUM0|Selector61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y11_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [29]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y3_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [29]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
fiftyfivenm_lcell_comb \SigN|qOut~45 (
// Equation(s):
// \SigN|qOut~45_combout  = (\SigN|qOut[25]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigN|qOut[25]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~45_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~45 .lut_mask = 16'h0CFA;
defparam \SigN|qOut~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
fiftyfivenm_lcell_comb \SigN|qOut~46 (
// Equation(s):
// \SigN|qOut~46_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~45_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a61 ))) # (!\SigN|qOut~45_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a61 )))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~45_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a61 ),
	.datab(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a61 ),
	.datac(\SigN|qOut[25]~0_combout ),
	.datad(\SigN|qOut~45_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~46_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~46 .lut_mask = 16'hCFA0;
defparam \SigN|qOut~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \SigN|qOut[29] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[29] .is_wysiwyg = "true";
defparam \SigN|qOut[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y35_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [29]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y31_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [29]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
fiftyfivenm_lcell_comb \SigP|qOut~45 (
// Equation(s):
// \SigP|qOut~45_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # 
// (!\SigP|Equal1~0_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~45_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~45 .lut_mask = 16'h50EE;
defparam \SigP|qOut~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
fiftyfivenm_lcell_comb \SigP|qOut~46 (
// Equation(s):
// \SigP|qOut~46_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~45_combout  & (\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a61 )) # (!\SigP|qOut~45_combout  & ((\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a61 ))))) # 
// (!\SigP|qOut[27]~0_combout  & (\SigP|qOut~45_combout ))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|qOut~45_combout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a61 ),
	.datad(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a61 ),
	.cin(gnd),
	.combout(\SigP|qOut~46_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~46 .lut_mask = 16'hE6C4;
defparam \SigP|qOut~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \SigP|qOut[29] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[29] .is_wysiwyg = "true";
defparam \SigP|qOut[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N4
fiftyfivenm_lcell_comb \SigP|ZCount~23 (
// Equation(s):
// \SigP|ZCount~23_combout  = (\SigN|Timer [29] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(\SigN|Timer [29]),
	.datac(gnd),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~23_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~23 .lut_mask = 16'h00CC;
defparam \SigP|ZCount~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N5
dffeas \SigP|ZCount[29] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[29] .is_wysiwyg = "true";
defparam \SigP|ZCount[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N24
fiftyfivenm_lcell_comb \UART0|Selector11~0 (
// Equation(s):
// \UART0|Selector11~0_combout  = (\UART0|Data[0]~20_combout  & ((\UART0|Selector10~0_combout ))) # (!\UART0|Data[0]~20_combout  & (\SigP|ZCount [29]))

	.dataa(\SigP|ZCount [29]),
	.datab(gnd),
	.datac(\UART0|Data[0]~20_combout ),
	.datad(\UART0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector11~0 .lut_mask = 16'hFA0A;
defparam \UART0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N26
fiftyfivenm_lcell_comb \UART0|Selector11~1 (
// Equation(s):
// \UART0|Selector11~1_combout  = (\UART0|Data[23]~19_combout  & (\UART0|Data[23]~18_combout  & (\UART0|RetrAdd [13]))) # (!\UART0|Data[23]~19_combout  & (((\UART0|Selector11~0_combout )) # (!\UART0|Data[23]~18_combout )))

	.dataa(\UART0|Data[23]~19_combout ),
	.datab(\UART0|Data[23]~18_combout ),
	.datac(\UART0|RetrAdd [13]),
	.datad(\UART0|Selector11~0_combout ),
	.cin(gnd),
	.combout(\UART0|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector11~1 .lut_mask = 16'hD591;
defparam \UART0|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N14
fiftyfivenm_lcell_comb \UART0|Selector11 (
// Equation(s):
// \UART0|Selector11~combout  = (\UART0|Selector11~1_combout  & (((\SigP|qOut [29]) # (!\UART0|Data[23]~17_combout )))) # (!\UART0|Selector11~1_combout  & (\SigN|qOut [29] & ((\UART0|Data[23]~17_combout ))))

	.dataa(\SigN|qOut [29]),
	.datab(\SigP|qOut [29]),
	.datac(\UART0|Selector11~1_combout ),
	.datad(\UART0|Data[23]~17_combout ),
	.cin(gnd),
	.combout(\UART0|Selector11~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector11 .lut_mask = 16'hCAF0;
defparam \UART0|Selector11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N15
dffeas \UART0|Data[29] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[29] .is_wysiwyg = "true";
defparam \UART0|Data[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y15_N0
fiftyfivenm_ram_block \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\SigN|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [21]}),
	.portaaddr({\SigN|AddA [12],\SigN|AddA [11],\SigN|AddA [10],\SigN|AddA [9],\SigN|AddA [8],\SigN|AddA [7],\SigN|AddA [6],\SigN|AddA [5],\SigN|AddA [4],\SigN|AddA [3],\SigN|AddA [2],\SigN|AddA [1],\SigN|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y12_N0
fiftyfivenm_ram_block \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\SigN|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigN|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [21]}),
	.portaaddr({\SigN|AddB [12],\SigN|AddB [11],\SigN|AddB [10],\SigN|AddB [9],\SigN|AddB [8],\SigN|AddB [7],\SigN|AddB [6],\SigN|AddB [5],\SigN|AddB [4],\SigN|AddB [3],\SigN|AddB [2],\SigN|AddB [1],\SigN|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "clear0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10005;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N12
fiftyfivenm_lcell_comb \SigN|qOut~43 (
// Equation(s):
// \SigN|qOut~43_combout  = (\SigP|Equal1~0_combout  & (((\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & !\SigN|qOut[25]~0_combout )))) # (!\SigP|Equal1~0_combout  & 
// ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # ((\SigN|qOut[25]~0_combout ))))

	.dataa(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\SigP|Equal1~0_combout ),
	.datac(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\SigN|qOut[25]~0_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~43_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~43 .lut_mask = 16'h33E2;
defparam \SigN|qOut~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N4
fiftyfivenm_lcell_comb \SigN|qOut~44 (
// Equation(s):
// \SigN|qOut~44_combout  = (\SigN|qOut[25]~0_combout  & ((\SigN|qOut~43_combout  & ((\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a53 ))) # (!\SigN|qOut~43_combout  & (\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a53 )))) # 
// (!\SigN|qOut[25]~0_combout  & (((\SigN|qOut~43_combout ))))

	.dataa(\SigN|DataC0|B0|altsyncram_component|auto_generated|ram_block1a53 ),
	.datab(\SigN|qOut[25]~0_combout ),
	.datac(\SigN|DataC0|A0|altsyncram_component|auto_generated|ram_block1a53 ),
	.datad(\SigN|qOut~43_combout ),
	.cin(gnd),
	.combout(\SigN|qOut~44_combout ),
	.cout());
// synopsys translate_off
defparam \SigN|qOut~44 .lut_mask = 16'hF388;
defparam \SigN|qOut~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N5
dffeas \SigN|qOut[21] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigN|qOut~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigN|qOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SigN|qOut[21] .is_wysiwyg = "true";
defparam \SigN|qOut[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\SigP|DataC0|B0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddB [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [21]}),
	.portaaddr({\SigP|AddB [12],\SigP|AddB [11],\SigP|AddB [10],\SigP|AddB [9],\SigP|AddB [8],\SigP|AddB [7],\SigP|AddB [6],\SigP|AddB [5],\SigP|AddB [4],\SigP|AddB [3],\SigP|AddB [2],\SigP|AddB [1],\SigP|AddB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\SigP|DataC0|A0|altsyncram_component|auto_generated|decode3|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Qualude0|Add0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SigP|AddA [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rset0|reset~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\SigN|Timer [21]}),
	.portaaddr({\SigP|AddA [12],\SigP|AddA [11],\SigP|AddA [10],\SigP|AddA [9],\SigP|AddA [8],\SigP|AddA [7],\SigP|AddA [6],\SigP|AddA [5],\SigP|AddA [4],\SigP|AddA [3],\SigP|AddA [2],\SigP|AddA [1],\SigP|AddA [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "clear0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10005;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
fiftyfivenm_lcell_comb \SigP|qOut~43 (
// Equation(s):
// \SigP|qOut~43_combout  = (\SigP|qOut[27]~0_combout  & (((!\SigP|Equal1~0_combout )))) # (!\SigP|qOut[27]~0_combout  & ((\SigP|Equal1~0_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (!\SigP|Equal1~0_combout 
//  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21~portadataout )))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\SigP|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~43_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~43 .lut_mask = 16'h44FA;
defparam \SigP|qOut~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
fiftyfivenm_lcell_comb \SigP|qOut~44 (
// Equation(s):
// \SigP|qOut~44_combout  = (\SigP|qOut[27]~0_combout  & ((\SigP|qOut~43_combout  & ((\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a53 ))) # (!\SigP|qOut~43_combout  & (\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a53 )))) # 
// (!\SigP|qOut[27]~0_combout  & (((\SigP|qOut~43_combout ))))

	.dataa(\SigP|qOut[27]~0_combout ),
	.datab(\SigP|DataC0|B0|altsyncram_component|auto_generated|ram_block1a53 ),
	.datac(\SigP|DataC0|A0|altsyncram_component|auto_generated|ram_block1a53 ),
	.datad(\SigP|qOut~43_combout ),
	.cin(gnd),
	.combout(\SigP|qOut~44_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|qOut~44 .lut_mask = 16'hF588;
defparam \SigP|qOut~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \SigP|qOut[21] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|qOut~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|qOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|qOut[21] .is_wysiwyg = "true";
defparam \SigP|qOut[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N2
fiftyfivenm_lcell_comb \SigP|ZCount~22 (
// Equation(s):
// \SigP|ZCount~22_combout  = (\SigN|Timer [21] & !\rset0|reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SigN|Timer [21]),
	.datad(\rset0|reset~q ),
	.cin(gnd),
	.combout(\SigP|ZCount~22_combout ),
	.cout());
// synopsys translate_off
defparam \SigP|ZCount~22 .lut_mask = 16'h00F0;
defparam \SigP|ZCount~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N3
dffeas \SigP|ZCount[21] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\SigP|ZCount~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SigP|ZCount[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SigP|ZCount [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SigP|ZCount[21] .is_wysiwyg = "true";
defparam \SigP|ZCount[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
fiftyfivenm_lcell_comb \UART0|Selector19~0 (
// Equation(s):
// \UART0|Selector19~0_combout  = (\UART0|Equal4~0_combout  & (\UART0|cenState.00001~q  & \SigP|ZCount [21]))

	.dataa(gnd),
	.datab(\UART0|Equal4~0_combout ),
	.datac(\UART0|cenState.00001~q ),
	.datad(\SigP|ZCount [21]),
	.cin(gnd),
	.combout(\UART0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector19~0 .lut_mask = 16'hC000;
defparam \UART0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N20
fiftyfivenm_lcell_comb \UART0|Selector19~1 (
// Equation(s):
// \UART0|Selector19~1_combout  = (\UART0|Data[23]~19_combout  & (((\UART0|RetrAdd [5] & \UART0|Data[23]~18_combout )))) # (!\UART0|Data[23]~19_combout  & ((\UART0|Selector19~0_combout ) # ((!\UART0|Data[23]~18_combout ))))

	.dataa(\UART0|Data[23]~19_combout ),
	.datab(\UART0|Selector19~0_combout ),
	.datac(\UART0|RetrAdd [5]),
	.datad(\UART0|Data[23]~18_combout ),
	.cin(gnd),
	.combout(\UART0|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector19~1 .lut_mask = 16'hE455;
defparam \UART0|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N16
fiftyfivenm_lcell_comb \UART0|Selector19 (
// Equation(s):
// \UART0|Selector19~combout  = (\UART0|Data[23]~17_combout  & ((\UART0|Selector19~1_combout  & ((\SigP|qOut [21]))) # (!\UART0|Selector19~1_combout  & (\SigN|qOut [21])))) # (!\UART0|Data[23]~17_combout  & (((\UART0|Selector19~1_combout ))))

	.dataa(\UART0|Data[23]~17_combout ),
	.datab(\SigN|qOut [21]),
	.datac(\SigP|qOut [21]),
	.datad(\UART0|Selector19~1_combout ),
	.cin(gnd),
	.combout(\UART0|Selector19~combout ),
	.cout());
// synopsys translate_off
defparam \UART0|Selector19 .lut_mask = 16'hF588;
defparam \UART0|Selector19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N17
dffeas \UART0|Data[21] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|Selector19~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|Data[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|Data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|Data[21] .is_wysiwyg = "true";
defparam \UART0|Data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N8
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector61~2 (
// Equation(s):
// \UART0|TxUM0|Selector61~2_combout  = (\UART0|Data [29] & ((\UART0|TxUM0|PPRstate.01001~q ) # ((\UART0|Data [21] & \UART0|TxUM0|PPRstate.01011~q )))) # (!\UART0|Data [29] & (\UART0|Data [21] & ((\UART0|TxUM0|PPRstate.01011~q ))))

	.dataa(\UART0|Data [29]),
	.datab(\UART0|Data [21]),
	.datac(\UART0|TxUM0|PPRstate.01001~q ),
	.datad(\UART0|TxUM0|PPRstate.01011~q ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector61~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector61~2 .lut_mask = 16'hECA0;
defparam \UART0|TxUM0|Selector61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector61~4 (
// Equation(s):
// \UART0|TxUM0|Selector61~4_combout  = (\UART0|TxUM0|Selector61~1_combout ) # ((\UART0|TxUM0|Selector61~3_combout ) # ((\UART0|TxUM0|Selector61~2_combout ) # (!\UART0|TxUM0|Selector61~0_combout )))

	.dataa(\UART0|TxUM0|Selector61~1_combout ),
	.datab(\UART0|TxUM0|Selector61~3_combout ),
	.datac(\UART0|TxUM0|Selector61~0_combout ),
	.datad(\UART0|TxUM0|Selector61~2_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector61~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector61~4 .lut_mask = 16'hFFEF;
defparam \UART0|TxUM0|Selector61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y20_N25
dffeas \UART0|TxUM0|PPRData[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector61~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|PPRData[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|PPRData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|PPRData[5] .is_wysiwyg = "true";
defparam \UART0|TxUM0|PPRData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Add13~10 (
// Equation(s):
// \UART0|TxUM0|Add13~10_combout  = (\UART0|TxUM0|PPRData [5] & ((\UART0|TxUM0|StartData [3] & (\UART0|TxUM0|Add13~9  & VCC)) # (!\UART0|TxUM0|StartData [3] & (!\UART0|TxUM0|Add13~9 )))) # (!\UART0|TxUM0|PPRData [5] & ((\UART0|TxUM0|StartData [3] & 
// (!\UART0|TxUM0|Add13~9 )) # (!\UART0|TxUM0|StartData [3] & ((\UART0|TxUM0|Add13~9 ) # (GND)))))
// \UART0|TxUM0|Add13~11  = CARRY((\UART0|TxUM0|PPRData [5] & (!\UART0|TxUM0|StartData [3] & !\UART0|TxUM0|Add13~9 )) # (!\UART0|TxUM0|PPRData [5] & ((!\UART0|TxUM0|Add13~9 ) # (!\UART0|TxUM0|StartData [3]))))

	.dataa(\UART0|TxUM0|PPRData [5]),
	.datab(\UART0|TxUM0|StartData [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add13~9 ),
	.combout(\UART0|TxUM0|Add13~10_combout ),
	.cout(\UART0|TxUM0|Add13~11 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add13~10 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
fiftyfivenm_lcell_comb \UART0|TxUM0|Add13~12 (
// Equation(s):
// \UART0|TxUM0|Add13~12_combout  = ((\UART0|TxUM0|PPRData [6] $ (\UART0|TxUM0|StartData [0] $ (!\UART0|TxUM0|Add13~11 )))) # (GND)
// \UART0|TxUM0|Add13~13  = CARRY((\UART0|TxUM0|PPRData [6] & ((\UART0|TxUM0|StartData [0]) # (!\UART0|TxUM0|Add13~11 ))) # (!\UART0|TxUM0|PPRData [6] & (\UART0|TxUM0|StartData [0] & !\UART0|TxUM0|Add13~11 )))

	.dataa(\UART0|TxUM0|PPRData [6]),
	.datab(\UART0|TxUM0|StartData [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add13~11 ),
	.combout(\UART0|TxUM0|Add13~12_combout ),
	.cout(\UART0|TxUM0|Add13~13 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add13~12 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|Add13~14 (
// Equation(s):
// \UART0|TxUM0|Add13~14_combout  = \UART0|TxUM0|Add13~13  $ (\UART0|TxUM0|PPRData [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|PPRData [7]),
	.cin(\UART0|TxUM0|Add13~13 ),
	.combout(\UART0|TxUM0|Add13~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Add13~14 .lut_mask = 16'h0FF0;
defparam \UART0|TxUM0|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Add14~10 (
// Equation(s):
// \UART0|TxUM0|Add14~10_combout  = (\UART0|TxUM0|Add12~10_combout  & ((\UART0|TxUM0|Add13~10_combout  & (\UART0|TxUM0|Add14~9  & VCC)) # (!\UART0|TxUM0|Add13~10_combout  & (!\UART0|TxUM0|Add14~9 )))) # (!\UART0|TxUM0|Add12~10_combout  & 
// ((\UART0|TxUM0|Add13~10_combout  & (!\UART0|TxUM0|Add14~9 )) # (!\UART0|TxUM0|Add13~10_combout  & ((\UART0|TxUM0|Add14~9 ) # (GND)))))
// \UART0|TxUM0|Add14~11  = CARRY((\UART0|TxUM0|Add12~10_combout  & (!\UART0|TxUM0|Add13~10_combout  & !\UART0|TxUM0|Add14~9 )) # (!\UART0|TxUM0|Add12~10_combout  & ((!\UART0|TxUM0|Add14~9 ) # (!\UART0|TxUM0|Add13~10_combout ))))

	.dataa(\UART0|TxUM0|Add12~10_combout ),
	.datab(\UART0|TxUM0|Add13~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add14~9 ),
	.combout(\UART0|TxUM0|Add14~10_combout ),
	.cout(\UART0|TxUM0|Add14~11 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add14~10 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
fiftyfivenm_lcell_comb \UART0|TxUM0|Add14~12 (
// Equation(s):
// \UART0|TxUM0|Add14~12_combout  = ((\UART0|TxUM0|Add13~12_combout  $ (\UART0|TxUM0|Add12~12_combout  $ (!\UART0|TxUM0|Add14~11 )))) # (GND)
// \UART0|TxUM0|Add14~13  = CARRY((\UART0|TxUM0|Add13~12_combout  & ((\UART0|TxUM0|Add12~12_combout ) # (!\UART0|TxUM0|Add14~11 ))) # (!\UART0|TxUM0|Add13~12_combout  & (\UART0|TxUM0|Add12~12_combout  & !\UART0|TxUM0|Add14~11 )))

	.dataa(\UART0|TxUM0|Add13~12_combout ),
	.datab(\UART0|TxUM0|Add12~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add14~11 ),
	.combout(\UART0|TxUM0|Add14~12_combout ),
	.cout(\UART0|TxUM0|Add14~13 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add14~12 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Add14~14 (
// Equation(s):
// \UART0|TxUM0|Add14~14_combout  = \UART0|TxUM0|Add12~14_combout  $ (\UART0|TxUM0|Add14~13  $ (\UART0|TxUM0|Add13~14_combout ))

	.dataa(\UART0|TxUM0|Add12~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|Add13~14_combout ),
	.cin(\UART0|TxUM0|Add14~13 ),
	.combout(\UART0|TxUM0|Add14~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Add14~14 .lut_mask = 16'hA55A;
defparam \UART0|TxUM0|Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector89~0 (
// Equation(s):
// \UART0|TxUM0|Selector89~0_combout  = (\UART0|TxUM0|SendData[7]~2_combout  & (((\UART0|Data [23]) # (!\UART0|TxUM0|SendData[7]~1_combout )))) # (!\UART0|TxUM0|SendData[7]~2_combout  & (\UART0|Data [31] & ((\UART0|TxUM0|SendData[7]~1_combout ))))

	.dataa(\UART0|TxUM0|SendData[7]~2_combout ),
	.datab(\UART0|Data [31]),
	.datac(\UART0|Data [23]),
	.datad(\UART0|TxUM0|SendData[7]~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector89~0 .lut_mask = 16'hE4AA;
defparam \UART0|TxUM0|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector89~1 (
// Equation(s):
// \UART0|TxUM0|Selector89~1_combout  = (\UART0|TxUM0|SendData[7]~1_combout  & (((\UART0|TxUM0|Selector89~0_combout )))) # (!\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|TxUM0|Selector89~0_combout  & (\UART0|Data [7])) # (!\UART0|TxUM0|Selector89~0_combout 
//  & ((\UART0|Data [15])))))

	.dataa(\UART0|TxUM0|SendData[7]~1_combout ),
	.datab(\UART0|Data [7]),
	.datac(\UART0|Data [15]),
	.datad(\UART0|TxUM0|Selector89~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector89~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector89~1 .lut_mask = 16'hEE50;
defparam \UART0|TxUM0|Selector89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector89~2 (
// Equation(s):
// \UART0|TxUM0|Selector89~2_combout  = (\UART0|TxUM0|SendData[7]~0_combout  & \UART0|TxUM0|Selector89~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|SendData[7]~0_combout ),
	.datad(\UART0|TxUM0|Selector89~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector89~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector89~2 .lut_mask = 16'hF000;
defparam \UART0|TxUM0|Selector89~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N31
dffeas \UART0|TxUM0|SendData[7] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector89~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|SendData[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendData[7] .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector90~0 (
// Equation(s):
// \UART0|TxUM0|Selector90~0_combout  = (\UART0|TxUM0|SendData[7]~2_combout  & (((!\UART0|TxUM0|SendData[7]~1_combout )))) # (!\UART0|TxUM0|SendData[7]~2_combout  & ((\UART0|TxUM0|SendData[7]~1_combout  & (\UART0|Data [30])) # 
// (!\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|Data [14])))))

	.dataa(\UART0|TxUM0|SendData[7]~2_combout ),
	.datab(\UART0|Data [30]),
	.datac(\UART0|Data [14]),
	.datad(\UART0|TxUM0|SendData[7]~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector90~0 .lut_mask = 16'h44FA;
defparam \UART0|TxUM0|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector90~1 (
// Equation(s):
// \UART0|TxUM0|Selector90~1_combout  = (\UART0|TxUM0|SendData[7]~2_combout  & ((\UART0|TxUM0|Selector90~0_combout  & ((\UART0|Data [6]))) # (!\UART0|TxUM0|Selector90~0_combout  & (\UART0|Data [22])))) # (!\UART0|TxUM0|SendData[7]~2_combout  & 
// (((\UART0|TxUM0|Selector90~0_combout ))))

	.dataa(\UART0|TxUM0|SendData[7]~2_combout ),
	.datab(\UART0|Data [22]),
	.datac(\UART0|Data [6]),
	.datad(\UART0|TxUM0|Selector90~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector90~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector90~1 .lut_mask = 16'hF588;
defparam \UART0|TxUM0|Selector90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector90~2 (
// Equation(s):
// \UART0|TxUM0|Selector90~2_combout  = (\UART0|TxUM0|SendData[7]~0_combout  & \UART0|TxUM0|Selector90~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|SendData[7]~0_combout ),
	.datad(\UART0|TxUM0|Selector90~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector90~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector90~2 .lut_mask = 16'hF000;
defparam \UART0|TxUM0|Selector90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N3
dffeas \UART0|TxUM0|SendData[6] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Selector90~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART0|TxUM0|SendData[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendData[6] .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N10
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector91~0 (
// Equation(s):
// \UART0|TxUM0|Selector91~0_combout  = (\UART0|TxUM0|SendData[7]~2_combout  & (((\UART0|Data [21]) # (!\UART0|TxUM0|SendData[7]~1_combout )))) # (!\UART0|TxUM0|SendData[7]~2_combout  & (\UART0|Data [29] & ((\UART0|TxUM0|SendData[7]~1_combout ))))

	.dataa(\UART0|Data [29]),
	.datab(\UART0|Data [21]),
	.datac(\UART0|TxUM0|SendData[7]~2_combout ),
	.datad(\UART0|TxUM0|SendData[7]~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector91~0 .lut_mask = 16'hCAF0;
defparam \UART0|TxUM0|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector91~1 (
// Equation(s):
// \UART0|TxUM0|Selector91~1_combout  = (\UART0|TxUM0|SendData[7]~1_combout  & (((\UART0|TxUM0|Selector91~0_combout )))) # (!\UART0|TxUM0|SendData[7]~1_combout  & ((\UART0|TxUM0|Selector91~0_combout  & ((\UART0|Data [5]))) # 
// (!\UART0|TxUM0|Selector91~0_combout  & (\UART0|Data [13]))))

	.dataa(\UART0|TxUM0|SendData[7]~1_combout ),
	.datab(\UART0|Data [13]),
	.datac(\UART0|Data [5]),
	.datad(\UART0|TxUM0|Selector91~0_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector91~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector91~1 .lut_mask = 16'hFA44;
defparam \UART0|TxUM0|Selector91~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|Selector91~2 (
// Equation(s):
// \UART0|TxUM0|Selector91~2_combout  = (\UART0|TxUM0|SendData[7]~0_combout  & \UART0|TxUM0|Selector91~1_combout )

	.dataa(\UART0|TxUM0|SendData[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|Selector91~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Selector91~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Selector91~2 .lut_mask = 16'hAA00;
defparam \UART0|TxUM0|Selector91~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N15
dffeas \UART0|TxUM0|SendData[5] (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART0|TxUM0|Selector91~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART0|TxUM0|SendData[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|SendData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|SendData[5] .is_wysiwyg = "true";
defparam \UART0|TxUM0|SendData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
fiftyfivenm_lcell_comb \UART0|TxUM0|Add15~10 (
// Equation(s):
// \UART0|TxUM0|Add15~10_combout  = (\UART0|TxUM0|StopData [1] & ((\UART0|TxUM0|SendData [5] & (\UART0|TxUM0|Add15~9  & VCC)) # (!\UART0|TxUM0|SendData [5] & (!\UART0|TxUM0|Add15~9 )))) # (!\UART0|TxUM0|StopData [1] & ((\UART0|TxUM0|SendData [5] & 
// (!\UART0|TxUM0|Add15~9 )) # (!\UART0|TxUM0|SendData [5] & ((\UART0|TxUM0|Add15~9 ) # (GND)))))
// \UART0|TxUM0|Add15~11  = CARRY((\UART0|TxUM0|StopData [1] & (!\UART0|TxUM0|SendData [5] & !\UART0|TxUM0|Add15~9 )) # (!\UART0|TxUM0|StopData [1] & ((!\UART0|TxUM0|Add15~9 ) # (!\UART0|TxUM0|SendData [5]))))

	.dataa(\UART0|TxUM0|StopData [1]),
	.datab(\UART0|TxUM0|SendData [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add15~9 ),
	.combout(\UART0|TxUM0|Add15~10_combout ),
	.cout(\UART0|TxUM0|Add15~11 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add15~10 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
fiftyfivenm_lcell_comb \UART0|TxUM0|Add15~12 (
// Equation(s):
// \UART0|TxUM0|Add15~12_combout  = (\UART0|TxUM0|SendData [6] & (\UART0|TxUM0|Add15~11  $ (GND))) # (!\UART0|TxUM0|SendData [6] & (!\UART0|TxUM0|Add15~11  & VCC))
// \UART0|TxUM0|Add15~13  = CARRY((\UART0|TxUM0|SendData [6] & !\UART0|TxUM0|Add15~11 ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|SendData [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|Add15~11 ),
	.combout(\UART0|TxUM0|Add15~12_combout ),
	.cout(\UART0|TxUM0|Add15~13 ));
// synopsys translate_off
defparam \UART0|TxUM0|Add15~12 .lut_mask = 16'hC30C;
defparam \UART0|TxUM0|Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
fiftyfivenm_lcell_comb \UART0|TxUM0|Add15~14 (
// Equation(s):
// \UART0|TxUM0|Add15~14_combout  = \UART0|TxUM0|Add15~13  $ (\UART0|TxUM0|SendData [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART0|TxUM0|SendData [7]),
	.cin(\UART0|TxUM0|Add15~13 ),
	.combout(\UART0|TxUM0|Add15~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Add15~14 .lut_mask = 16'h0FF0;
defparam \UART0|TxUM0|Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
fiftyfivenm_lcell_comb \UART0|TxUM0|SData[5]~10 (
// Equation(s):
// \UART0|TxUM0|SData[5]~10_combout  = (\UART0|TxUM0|Add15~10_combout  & ((\UART0|TxUM0|Add14~10_combout  & (\UART0|TxUM0|SData[4]~9  & VCC)) # (!\UART0|TxUM0|Add14~10_combout  & (!\UART0|TxUM0|SData[4]~9 )))) # (!\UART0|TxUM0|Add15~10_combout  & 
// ((\UART0|TxUM0|Add14~10_combout  & (!\UART0|TxUM0|SData[4]~9 )) # (!\UART0|TxUM0|Add14~10_combout  & ((\UART0|TxUM0|SData[4]~9 ) # (GND)))))
// \UART0|TxUM0|SData[5]~11  = CARRY((\UART0|TxUM0|Add15~10_combout  & (!\UART0|TxUM0|Add14~10_combout  & !\UART0|TxUM0|SData[4]~9 )) # (!\UART0|TxUM0|Add15~10_combout  & ((!\UART0|TxUM0|SData[4]~9 ) # (!\UART0|TxUM0|Add14~10_combout ))))

	.dataa(\UART0|TxUM0|Add15~10_combout ),
	.datab(\UART0|TxUM0|Add14~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|SData[4]~9 ),
	.combout(\UART0|TxUM0|SData[5]~10_combout ),
	.cout(\UART0|TxUM0|SData[5]~11 ));
// synopsys translate_off
defparam \UART0|TxUM0|SData[5]~10 .lut_mask = 16'h9617;
defparam \UART0|TxUM0|SData[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
fiftyfivenm_lcell_comb \UART0|TxUM0|SData[6]~12 (
// Equation(s):
// \UART0|TxUM0|SData[6]~12_combout  = ((\UART0|TxUM0|Add15~12_combout  $ (\UART0|TxUM0|Add14~12_combout  $ (!\UART0|TxUM0|SData[5]~11 )))) # (GND)
// \UART0|TxUM0|SData[6]~13  = CARRY((\UART0|TxUM0|Add15~12_combout  & ((\UART0|TxUM0|Add14~12_combout ) # (!\UART0|TxUM0|SData[5]~11 ))) # (!\UART0|TxUM0|Add15~12_combout  & (\UART0|TxUM0|Add14~12_combout  & !\UART0|TxUM0|SData[5]~11 )))

	.dataa(\UART0|TxUM0|Add15~12_combout ),
	.datab(\UART0|TxUM0|Add14~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART0|TxUM0|SData[5]~11 ),
	.combout(\UART0|TxUM0|SData[6]~12_combout ),
	.cout(\UART0|TxUM0|SData[6]~13 ));
// synopsys translate_off
defparam \UART0|TxUM0|SData[6]~12 .lut_mask = 16'h698E;
defparam \UART0|TxUM0|SData[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
fiftyfivenm_lcell_comb \UART0|TxUM0|SData[7]~14 (
// Equation(s):
// \UART0|TxUM0|SData[7]~14_combout  = \UART0|TxUM0|Add14~14_combout  $ (\UART0|TxUM0|SData[6]~13  $ (\UART0|TxUM0|Add15~14_combout ))

	.dataa(gnd),
	.datab(\UART0|TxUM0|Add14~14_combout ),
	.datac(gnd),
	.datad(\UART0|TxUM0|Add15~14_combout ),
	.cin(\UART0|TxUM0|SData[6]~13 ),
	.combout(\UART0|TxUM0|SData[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|SData[7]~14 .lut_mask = 16'hC33C;
defparam \UART0|TxUM0|SData[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Selector11~3 (
// Equation(s):
// \UART0|TxUM0|Txer0|Selector11~3_combout  = (\UART0|TxUM0|Txer0|state.1010~q ) # ((\UART0|TxUM0|Txer0|state.1001~q  & \UART0|TxUM0|SData[7]~14_combout ))

	.dataa(\UART0|TxUM0|Txer0|state.1001~q ),
	.datab(gnd),
	.datac(\UART0|TxUM0|Txer0|state.1010~q ),
	.datad(\UART0|TxUM0|SData[7]~14_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Selector11~3 .lut_mask = 16'hFAF0;
defparam \UART0|TxUM0|Txer0|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Selector11~4 (
// Equation(s):
// \UART0|TxUM0|Txer0|Selector11~4_combout  = (\UART0|TxUM0|Txer0|Selector11~2_combout ) # ((\UART0|TxUM0|Txer0|Selector11~3_combout ) # ((\UART0|TxUM0|SData[4]~8_combout  & \UART0|TxUM0|Txer0|state.0110~q )))

	.dataa(\UART0|TxUM0|Txer0|Selector11~2_combout ),
	.datab(\UART0|TxUM0|SData[4]~8_combout ),
	.datac(\UART0|TxUM0|Txer0|state.0110~q ),
	.datad(\UART0|TxUM0|Txer0|Selector11~3_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Selector11~4 .lut_mask = 16'hFFEA;
defparam \UART0|TxUM0|Txer0|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Selector11~1 (
// Equation(s):
// \UART0|TxUM0|Txer0|Selector11~1_combout  = (\UART0|TxUM0|SData[5]~10_combout  & ((\UART0|TxUM0|Txer0|state.0111~q ) # ((\UART0|TxUM0|Txer0|state.1000~q  & \UART0|TxUM0|SData[6]~12_combout )))) # (!\UART0|TxUM0|SData[5]~10_combout  & 
// (\UART0|TxUM0|Txer0|state.1000~q  & ((\UART0|TxUM0|SData[6]~12_combout ))))

	.dataa(\UART0|TxUM0|SData[5]~10_combout ),
	.datab(\UART0|TxUM0|Txer0|state.1000~q ),
	.datac(\UART0|TxUM0|Txer0|state.0111~q ),
	.datad(\UART0|TxUM0|SData[6]~12_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Selector11~1 .lut_mask = 16'hECA0;
defparam \UART0|TxUM0|Txer0|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|Selector11~5 (
// Equation(s):
// \UART0|TxUM0|Txer0|Selector11~5_combout  = ((\UART0|TxUM0|Txer0|Selector11~0_combout ) # ((\UART0|TxUM0|Txer0|Selector11~4_combout ) # (\UART0|TxUM0|Txer0|Selector11~1_combout ))) # (!\UART0|TxUM0|Txer0|state.0000~q )

	.dataa(\UART0|TxUM0|Txer0|state.0000~q ),
	.datab(\UART0|TxUM0|Txer0|Selector11~0_combout ),
	.datac(\UART0|TxUM0|Txer0|Selector11~4_combout ),
	.datad(\UART0|TxUM0|Txer0|Selector11~1_combout ),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Selector11~5 .lut_mask = 16'hFFFD;
defparam \UART0|TxUM0|Txer0|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N29
dffeas \UART0|TxUM0|Txer0|Tx (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Txer0|Selector11~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|Tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|Tx .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|Tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
fiftyfivenm_lcell_comb \UART0|TxUM0|Txer0|TxEnabler~0 (
// Equation(s):
// \UART0|TxUM0|Txer0|TxEnabler~0_combout  = !\UART0|TxUM0|Txer0|state.0000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART0|TxUM0|Txer0|state.0000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART0|TxUM0|Txer0|TxEnabler~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|TxEnabler~0 .lut_mask = 16'h0F0F;
defparam \UART0|TxUM0|Txer0|TxEnabler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N5
dffeas \UART0|TxUM0|Txer0|TxEnabler (
	.clk(\Qualude0|Add0~clkctrl_outclk ),
	.d(\UART0|TxUM0|Txer0|TxEnabler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART0|TxUM0|Txer0|TxEnabler~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART0|TxUM0|Txer0|TxEnabler .is_wysiwyg = "true";
defparam \UART0|TxUM0|Txer0|TxEnabler .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N1
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \TestIn0~input (
	.i(TestIn0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TestIn0~input_o ));
// synopsys translate_off
defparam \TestIn0~input .bus_hold = "false";
defparam \TestIn0~input .listen_to_nsleep_signal = "false";
defparam \TestIn0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \TestIn1~input (
	.i(TestIn1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TestIn1~input_o ));
// synopsys translate_off
defparam \TestIn1~input .bus_hold = "false";
defparam \TestIn1~input .listen_to_nsleep_signal = "false";
defparam \TestIn1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
