

================================================================
== Vivado HLS Report for 'stream_deconv_1'
================================================================
* Date:           Tue Oct 30 20:44:20 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7879|  7879|  7879|  7879|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- L_Buf      |    10|    10|         2|          1|          1|    10|    yes   |
        |- Loop 2     |   288|   288|        33|         32|          1|     9|    yes   |
        |- L_OH       |  7576|  7576|      1894|          -|          -|     4|    no    |
        | + L_OH.1    |    32|    32|         2|          1|          1|    32|    yes   |
        | + L_OW      |  1568|  1568|       392|          -|          -|     4|    no    |
        |  ++ L_OC    |   355|   355|        46|         10|          1|    32|    yes   |
        |  ++ L_OW.2  |    32|    32|         2|          1|          1|    32|    yes   |
        | + L_OH.3    |   288|   288|         2|          1|          1|   288|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     10|       -|      -|
|Expression       |        -|      -|       0|   1134|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    2077|   1582|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    511|
|Register         |        0|      -|    1006|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    3083|   3259|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |deconv_sdiv_30ns_bkb_U14  |deconv_sdiv_30ns_bkb  |        0|      0|  2077|  1582|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|      0|  2077|  1582|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |deconv_mul_mul_18cud_U15  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U16  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U17  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U18  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U19  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U20  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U21  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U22  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U23  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U24  |deconv_mul_mul_18cud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ic_V_fu_381_p2                     |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_1016_p2     |     +    |      0|  0|  16|           9|           1|
    |oc_V_5_fu_769_p2                   |     +    |      0|  0|  15|           6|           1|
    |oc_V_6_fu_1004_p2                  |     +    |      0|  0|  15|           6|           1|
    |oc_V_fu_745_p2                     |     +    |      0|  0|  15|           6|           1|
    |oh_V_fu_733_p2                     |     +    |      0|  0|  12|           3|           1|
    |ow_V_3_fu_757_p2                   |     +    |      0|  0|  12|           3|           1|
    |ow_V_fu_681_p2                     |     +    |      0|  0|  13|           4|           1|
    |tmp38_fu_909_p2                    |     +    |      0|  0|   8|          18|          18|
    |tmp39_fu_913_p2                    |     +    |      0|  0|   8|          18|          18|
    |tmp40_fu_917_p2                    |     +    |      0|  0|   8|          18|          18|
    |tmp41_fu_922_p2                    |     +    |      0|  0|   8|          18|          18|
    |tmp42_fu_814_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp43_fu_928_p2                    |     +    |      0|  0|   8|          18|          18|
    |tmp44_fu_932_p2                    |     +    |      0|  0|   8|          18|          18|
    |tmp45_fu_936_p2                    |     +    |      0|  0|   8|          18|          18|
    |tmp46_fu_941_p2                    |     +    |      0|  0|   8|          18|          18|
    |tmp_V_51_fu_947_p2                 |     +    |      0|  0|   8|          18|          18|
    |op_V_read_assign_2_fu_951_p2       |     -    |      0|  0|   8|          18|          18|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage10_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp3_stage1_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp3_stage2_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp4_stage0_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp5_stage0_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp1_stage5_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state41_pp2_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state46_pp3_stage2_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state89_pp3_stage5_iter4  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state92_pp4_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state95_pp5_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_375_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond2_fu_675_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_727_p2                |   icmp   |      0|  0|   9|           3|           4|
    |exitcond4_fu_739_p2                |   icmp   |      0|  0|  11|           6|           7|
    |exitcond5_fu_751_p2                |   icmp   |      0|  0|   9|           3|           4|
    |exitcond7_fu_763_p2                |   icmp   |      0|  0|  11|           6|           7|
    |exitcond8_fu_998_p2                |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_flatten_fu_1010_p2        |   icmp   |      0|  0|  13|           9|           9|
    |sel_tmp1_fu_417_p2                 |   icmp   |      0|  0|   9|           4|           2|
    |sel_tmp2_fu_393_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp3_fu_423_p2                 |   icmp   |      0|  0|   9|           4|           2|
    |sel_tmp4_fu_399_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp5_fu_429_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |sel_tmp6_fu_405_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp7_fu_435_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |sel_tmp8_fu_411_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp_fu_387_p2                  |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp3_stage5_01001          |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |ap_block_state45_pp3_stage1_iter0  |    or    |      0|  0|   8|           1|           1|
    |or_cond1_fu_447_p2                 |    or    |      0|  0|   8|           1|           1|
    |or_cond2_fu_453_p2                 |    or    |      0|  0|   8|           1|           1|
    |or_cond3_fu_459_p2                 |    or    |      0|  0|   8|           1|           1|
    |or_cond4_fu_473_p2                 |    or    |      0|  0|   8|           1|           1|
    |or_cond5_fu_479_p2                 |    or    |      0|  0|   8|           1|           1|
    |or_cond6_fu_485_p2                 |    or    |      0|  0|   8|           1|           1|
    |or_cond_fu_441_p2                  |    or    |      0|  0|   8|           1|           1|
    |in_buf_9_V_11_fu_627_p3            |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_13_fu_643_p3            |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_17_fu_651_p3            |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_18_fu_659_p3            |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_19_fu_667_p3            |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_1_fu_507_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_3_fu_539_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_5_fu_563_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_7_fu_587_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_9_fu_603_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_fu_491_p3               |  select  |      0|  0|  18|           1|          18|
    |newSel10_fu_611_p3                 |  select  |      0|  0|  18|           1|          18|
    |newSel11_fu_619_p3                 |  select  |      0|  0|  18|           1|          18|
    |newSel12_fu_635_p3                 |  select  |      0|  0|  18|           1|          18|
    |newSel1_fu_571_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel2_fu_499_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel3_fu_579_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel4_fu_515_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel5_fu_523_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel6_fu_531_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel7_fu_595_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel8_fu_547_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel9_fu_555_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel_fu_465_p3                   |  select  |      0|  0|  18|           1|          18|
    |tmp_V_54_fu_985_p3                 |  select  |      0|  0|  17|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1134|         379|         758|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  241|         56|    1|         56|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter4  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp5_iter1  |   15|          3|    1|          3|
    |bias_V_V_blk_n           |    9|          2|    1|          2|
    |indvar_flatten_reg_364   |    9|          2|    9|         18|
    |kernel_0_V_V_blk_n       |    9|          2|    1|          2|
    |mean_V_V_blk_n           |    9|          2|    1|          2|
    |p_1_phi_fu_302_p4        |    9|          2|    4|          8|
    |p_1_reg_298              |    9|          2|    4|          8|
    |p_2_reg_309              |    9|          2|    3|          6|
    |p_3_reg_320              |    9|          2|    6|         12|
    |p_4_reg_331              |    9|          2|    3|          6|
    |p_6_phi_fu_346_p4        |    9|          2|    6|         12|
    |p_6_reg_342              |    9|          2|    6|         12|
    |p_8_reg_353              |    9|          2|    6|         12|
    |p_s_phi_fu_290_p4        |    9|          2|    4|          8|
    |p_s_reg_286              |    9|          2|    4|          8|
    |std_V_V_blk_n            |    9|          2|    1|          2|
    |stream_i_V_V_blk_n       |    9|          2|    1|          2|
    |stream_o_0_V_V_blk_n     |    9|          2|    1|          2|
    |stream_o_0_V_V_din       |   15|          3|   18|         54|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  511|        114|   88|        253|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |agg_result_V_i1_reg_1256            |  18|   0|   18|          0|
    |agg_result_V_i2_reg_1261            |  18|   0|   18|          0|
    |agg_result_V_i3_reg_1271            |  18|   0|   18|          0|
    |agg_result_V_i4_reg_1276            |  18|   0|   18|          0|
    |agg_result_V_i5_reg_1281            |  18|   0|   18|          0|
    |agg_result_V_i6_reg_1286            |  18|   0|   18|          0|
    |agg_result_V_i7_reg_1291            |  18|   0|   18|          0|
    |agg_result_V_i8_reg_1296            |  18|   0|   18|          0|
    |agg_result_V_i9_reg_1301            |  18|   0|   18|          0|
    |agg_result_V_i_reg_1241             |  18|   0|   18|          0|
    |ap_CS_fsm                           |  55|   0|   55|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1             |   1|   0|    1|          0|
    |ap_reg_pp3_iter1_tmp_V_52_reg_1246  |  18|   0|   18|          0|
    |ap_reg_pp3_iter1_tmp_V_53_reg_1251  |  18|   0|   18|          0|
    |exitcond1_reg_1082                  |   1|   0|    1|          0|
    |exitcond2_reg_1141                  |   1|   0|    1|          0|
    |exitcond4_reg_1209                  |   1|   0|    1|          0|
    |exitcond7_reg_1227                  |   1|   0|    1|          0|
    |exitcond8_reg_1326                  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1335           |   1|   0|    1|          0|
    |ic_V_reg_1086                       |   4|   0|    4|          0|
    |in_buf_9_V_10_reg_250               |  18|   0|   18|          0|
    |in_buf_9_V_12_reg_262               |  18|   0|   18|          0|
    |in_buf_9_V_14_reg_274               |  18|   0|   18|          0|
    |in_buf_9_V_16_reg_190               |  18|   0|   18|          0|
    |in_buf_9_V_2_reg_202                |  18|   0|   18|          0|
    |in_buf_9_V_4_reg_214                |  18|   0|   18|          0|
    |in_buf_9_V_6_reg_226                |  18|   0|   18|          0|
    |in_buf_9_V_8_reg_238                |  18|   0|   18|          0|
    |indvar_flatten_reg_364              |   9|   0|    9|          0|
    |oc_V_5_reg_1231                     |   6|   0|    6|          0|
    |oh_V_reg_1204                       |   3|   0|    3|          0|
    |op_V_read_assign_1_reg_178          |  18|   0|   18|          0|
    |op_V_read_assign_s_reg_166          |  18|   0|   18|          0|
    |ow_V_3_reg_1222                     |   3|   0|    3|          0|
    |ow_V_reg_1145                       |   4|   0|    4|          0|
    |p_1_reg_298                         |   4|   0|    4|          0|
    |p_2_reg_309                         |   3|   0|    3|          0|
    |p_3_reg_320                         |   6|   0|    6|          0|
    |p_4_reg_331                         |   3|   0|    3|          0|
    |p_6_reg_342                         |   6|   0|    6|          0|
    |p_8_reg_353                         |   6|   0|    6|          0|
    |p_s_reg_286                         |   4|   0|    4|          0|
    |tmp41_reg_1306                      |  18|   0|   18|          0|
    |tmp42_reg_1266                      |  18|   0|   18|          0|
    |tmp46_reg_1311                      |  18|   0|   18|          0|
    |tmp_V_52_reg_1246                   |  18|   0|   18|          0|
    |tmp_V_53_reg_1251                   |  18|   0|   18|          0|
    |tmp_V_reg_1236                      |  18|   0|   18|          0|
    |tmp_i11_cast_reg_1155               |  30|   0|   30|          0|
    |tmp_i16_cast_reg_1160               |  30|   0|   30|          0|
    |tmp_i21_cast_reg_1165               |  30|   0|   30|          0|
    |tmp_i26_cast_reg_1170               |  30|   0|   30|          0|
    |tmp_i31_cast_reg_1175               |  30|   0|   30|          0|
    |tmp_i36_cast_reg_1180               |  30|   0|   30|          0|
    |tmp_i41_cast_reg_1185               |  30|   0|   30|          0|
    |tmp_i46_cast_reg_1190               |  30|   0|   30|          0|
    |tmp_i51_cast_reg_1195               |  30|   0|   30|          0|
    |tmp_i_cast_reg_1150                 |  30|   0|   30|          0|
    |exitcond7_reg_1227                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1006|  32|  943|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_done                | out |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|stream_i_V_V_dout      |  in |   18|   ap_fifo  |   stream_i_V_V  |    pointer   |
|stream_i_V_V_empty_n   |  in |    1|   ap_fifo  |   stream_i_V_V  |    pointer   |
|stream_i_V_V_read      | out |    1|   ap_fifo  |   stream_i_V_V  |    pointer   |
|kernel_0_V_V_dout      |  in |   18|   ap_fifo  |   kernel_0_V_V  |    pointer   |
|kernel_0_V_V_empty_n   |  in |    1|   ap_fifo  |   kernel_0_V_V  |    pointer   |
|kernel_0_V_V_read      | out |    1|   ap_fifo  |   kernel_0_V_V  |    pointer   |
|bias_V_V_dout          |  in |   18|   ap_fifo  |     bias_V_V    |    pointer   |
|bias_V_V_empty_n       |  in |    1|   ap_fifo  |     bias_V_V    |    pointer   |
|bias_V_V_read          | out |    1|   ap_fifo  |     bias_V_V    |    pointer   |
|mean_V_V_dout          |  in |   18|   ap_fifo  |     mean_V_V    |    pointer   |
|mean_V_V_empty_n       |  in |    1|   ap_fifo  |     mean_V_V    |    pointer   |
|mean_V_V_read          | out |    1|   ap_fifo  |     mean_V_V    |    pointer   |
|std_V_V_dout           |  in |   18|   ap_fifo  |     std_V_V     |    pointer   |
|std_V_V_empty_n        |  in |    1|   ap_fifo  |     std_V_V     |    pointer   |
|std_V_V_read           | out |    1|   ap_fifo  |     std_V_V     |    pointer   |
|stream_o_0_V_V_din     | out |   18|   ap_fifo  |  stream_o_0_V_V |    pointer   |
|stream_o_0_V_V_full_n  |  in |    1|   ap_fifo  |  stream_o_0_V_V |    pointer   |
|stream_o_0_V_V_write   | out |    1|   ap_fifo  |  stream_o_0_V_V |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

