; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_convolution_tanh_16(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #3, !dbg !10
  %7 = shl i32 %6, 4, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = lshr i32 %8, 3, !dbg !12
  %10 = and i32 %9, 15, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = icmp slt i32 %11, 12, !dbg !14
  %13 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !15
  %14 = shl i32 %13, 4, !dbg !16
  %15 = shl i32 %8, 1, !dbg !17
  %16 = and i32 %15, 14, !dbg !17
  %17 = or disjoint i32 %16, 1, !dbg !17
  %18 = or disjoint i32 %14, %16, !dbg !18
  %19 = or disjoint i32 %14, %17, !dbg !18
  %20 = icmp slt i32 %18, 16, !dbg !19
  %.frozen = freeze i32 %11, !dbg !20
  %21 = sdiv i32 %.frozen, 3, !dbg !20
  %22 = mul i32 %21, 3, !dbg !21
  %.decomposed = sub i32 %.frozen, %22, !dbg !21
  %23 = mul i32 %18, 3, !dbg !22
  %24 = mul i32 %19, 3, !dbg !22
  %25 = mul i32 %21, 48, !dbg !23
  %26 = add i32 %25, %.decomposed, !dbg !24
  %27 = add i32 %26, %23, !dbg !25
  %28 = add i32 %26, %24, !dbg !25
  %29 = sext i32 %27 to i64, !dbg !26
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !26
  %31 = sext i32 %28 to i64, !dbg !26
  %32 = getelementptr float, ptr addrspace(1) %0, i64 %31, !dbg !26
  %33 = and i1 %12, %20, !dbg !27
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 %33) #3, !dbg !28
  %35 = bitcast i32 %34 to float, !dbg !28
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %33) #3, !dbg !28
  %37 = bitcast i32 %36 to float, !dbg !28
  %38 = sext i32 %.decomposed to i64, !dbg !29
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !29
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %12) #3, !dbg !30
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %12) #3, !dbg !30
  %42 = bitcast i32 %41 to float, !dbg !30
  %43 = fadd float %35, %42, !dbg !31
  %44 = fadd float %37, %42, !dbg !31
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not.i = icmp eq i32 %45, 0, !dbg !32
  %46 = tail call float @llvm.nvvm.fabs.ftz.f(float %43) #3, !dbg !32
  %47 = tail call float @llvm.nvvm.fabs.f(float %43) #3, !dbg !32
  %.01.i = select i1 %.not.i, float %47, float %46, !dbg !32
  %48 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !32
  br i1 %48, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !32

__internal_fmad.exit1.i:                          ; preds = %5
  %49 = fmul float %.01.i, 0x4007154760000000, !dbg !32
  %50 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %49) #3, !dbg !32
  %51 = fadd float %50, 1.000000e+00, !dbg !32
  %52 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %51) #4, !dbg !32, !srcloc !33
  %53 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not6.i = icmp eq i32 %53, 0, !dbg !32
  %54 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %52, float -2.000000e+00, float 1.000000e+00) #3, !dbg !32
  %55 = tail call float @llvm.nvvm.fma.rn.f(float %52, float -2.000000e+00, float 1.000000e+00) #3, !dbg !32
  %.03.i = select i1 %.not6.i, float %55, float %54, !dbg !32
  %56 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !32
  %s.0.i = select i1 %56, float 1.000000e+00, float %.03.i, !dbg !32
  %57 = bitcast float %s.0.i to i32, !dbg !32
  %58 = bitcast float %43 to i32, !dbg !32
  %59 = and i32 %58, -2147483648, !dbg !32
  %60 = or i32 %59, %57, !dbg !32
  br label %__nv_tanhf.exit, !dbg !32

__internal_fmad.exit3.i:                          ; preds = %5
  %61 = fmul float %43, %43, !dbg !32
  %62 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not1.i = icmp eq i32 %62, 0, !dbg !32
  %63 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %61, float 0xBFAAC795C0000000) #3, !dbg !32
  %64 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %61, float 0xBFAAC795C0000000) #3, !dbg !32
  %.06.i = select i1 %.not1.i, float %64, float %63, !dbg !32
  %65 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not2.i = icmp eq i32 %65, 0, !dbg !32
  %66 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %61, float 0x3FC10B2820000000) #3, !dbg !32
  %67 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %61, float 0x3FC10B2820000000) #3, !dbg !32
  %.05.i = select i1 %.not2.i, float %67, float %66, !dbg !32
  %68 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not3.i = icmp eq i32 %68, 0, !dbg !32
  %69 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %61, float 0xBFD5553DA0000000) #3, !dbg !32
  %70 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %61, float 0xBFD5553DA0000000) #3, !dbg !32
  %.0.i = select i1 %.not3.i, float %70, float %69, !dbg !32
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not4.i = icmp eq i32 %71, 0, !dbg !32
  %72 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %61, float 0.000000e+00) #3, !dbg !32
  %73 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %61, float 0.000000e+00) #3, !dbg !32
  %.04.i = select i1 %.not4.i, float %73, float %72, !dbg !32
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not5.i = icmp eq i32 %74, 0, !dbg !32
  %75 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %43, float %43) #3, !dbg !32
  %76 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %43, float %43) #3, !dbg !32
  %.02.i = select i1 %.not5.i, float %76, float %75, !dbg !32
  %77 = bitcast float %.02.i to i32, !dbg !34
  br label %__nv_tanhf.exit, !dbg !32

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi i32 [ %60, %__internal_fmad.exit1.i ], [ %77, %__internal_fmad.exit3.i ], !dbg !32
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not.i1 = icmp eq i32 %78, 0, !dbg !32
  %79 = tail call float @llvm.nvvm.fabs.ftz.f(float %44) #3, !dbg !32
  %80 = tail call float @llvm.nvvm.fabs.f(float %44) #3, !dbg !32
  %.01.i2 = select i1 %.not.i1, float %80, float %79, !dbg !32
  %81 = fcmp ult float %.01.i2, 0x3FE3333340000000, !dbg !32
  br i1 %81, label %__internal_fmad.exit3.i8, label %__internal_fmad.exit1.i3, !dbg !32

__internal_fmad.exit1.i3:                         ; preds = %__nv_tanhf.exit
  %82 = fmul float %.01.i2, 0x4007154760000000, !dbg !32
  %83 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %82) #3, !dbg !32
  %84 = fadd float %83, 1.000000e+00, !dbg !32
  %85 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %84) #4, !dbg !32, !srcloc !33
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not6.i4 = icmp eq i32 %86, 0, !dbg !32
  %87 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %85, float -2.000000e+00, float 1.000000e+00) #3, !dbg !32
  %88 = tail call float @llvm.nvvm.fma.rn.f(float %85, float -2.000000e+00, float 1.000000e+00) #3, !dbg !32
  %.03.i5 = select i1 %.not6.i4, float %88, float %87, !dbg !32
  %89 = fcmp oge float %.01.i2, 0x4022059680000000, !dbg !32
  %s.0.i6 = select i1 %89, float 1.000000e+00, float %.03.i5, !dbg !32
  %90 = bitcast float %s.0.i6 to i32, !dbg !32
  %91 = bitcast float %44 to i32, !dbg !32
  %92 = and i32 %91, -2147483648, !dbg !32
  %93 = or i32 %92, %90, !dbg !32
  br label %__nv_tanhf.exit19, !dbg !32

__internal_fmad.exit3.i8:                         ; preds = %__nv_tanhf.exit
  %94 = fmul float %44, %44, !dbg !32
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not1.i9 = icmp eq i32 %95, 0, !dbg !32
  %96 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %94, float 0xBFAAC795C0000000) #3, !dbg !32
  %97 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %94, float 0xBFAAC795C0000000) #3, !dbg !32
  %.06.i10 = select i1 %.not1.i9, float %97, float %96, !dbg !32
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not2.i11 = icmp eq i32 %98, 0, !dbg !32
  %99 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i10, float %94, float 0x3FC10B2820000000) #3, !dbg !32
  %100 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i10, float %94, float 0x3FC10B2820000000) #3, !dbg !32
  %.05.i12 = select i1 %.not2.i11, float %100, float %99, !dbg !32
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not3.i13 = icmp eq i32 %101, 0, !dbg !32
  %102 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i12, float %94, float 0xBFD5553DA0000000) #3, !dbg !32
  %103 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i12, float %94, float 0xBFD5553DA0000000) #3, !dbg !32
  %.0.i14 = select i1 %.not3.i13, float %103, float %102, !dbg !32
  %104 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not4.i15 = icmp eq i32 %104, 0, !dbg !32
  %105 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i14, float %94, float 0.000000e+00) #3, !dbg !32
  %106 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i14, float %94, float 0.000000e+00) #3, !dbg !32
  %.04.i16 = select i1 %.not4.i15, float %106, float %105, !dbg !32
  %107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !32
  %.not5.i17 = icmp eq i32 %107, 0, !dbg !32
  %108 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i16, float %44, float %44) #3, !dbg !32
  %109 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i16, float %44, float %44) #3, !dbg !32
  %.02.i18 = select i1 %.not5.i17, float %109, float %108, !dbg !32
  %110 = bitcast float %.02.i18 to i32, !dbg !34
  br label %__nv_tanhf.exit19, !dbg !32

__nv_tanhf.exit19:                                ; preds = %__internal_fmad.exit1.i3, %__internal_fmad.exit3.i8
  %s.1.i7 = phi i32 [ %93, %__internal_fmad.exit1.i3 ], [ %110, %__internal_fmad.exit3.i8 ], !dbg !32
  %111 = shl i32 %11, 4, !dbg !35
  %112 = add i32 %18, %111, !dbg !36
  %113 = sext i32 %112 to i64, !dbg !37
  %114 = getelementptr float, ptr addrspace(1) %2, i64 %113, !dbg !37
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %s.1.i, i32 %s.1.i7, ptr addrspace(1) %114, i1 %33) #3, !dbg !34
  ret void, !dbg !38
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }
attributes #4 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cxkwowbdt53zlxtxbzjupldm6l55hqqop52neogye6wg7dxryfs4.py", directory: "inductor_cache/xk")
!4 = !{ptr @triton_poi_fused_convolution_tanh_16, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_tanh_16, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_tanh_16", linkageName: "triton_poi_fused_convolution_tanh_16", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 37, scope: !7)
!23 = !DILocation(line: 32, column: 45, scope: !7)
!24 = !DILocation(line: 32, column: 35, scope: !7)
!25 = !DILocation(line: 32, column: 42, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 58, scope: !7)
!28 = !DILocation(line: 32, column: 50, scope: !7)
!29 = !DILocation(line: 33, column: 30, scope: !7)
!30 = !DILocation(line: 33, column: 35, scope: !7)
!31 = !DILocation(line: 34, column: 18, scope: !7)
!32 = !DILocation(line: 35, column: 26, scope: !7)
!33 = !{i32 21046}
!34 = !DILocation(line: 36, column: 44, scope: !7)
!35 = !DILocation(line: 36, column: 33, scope: !7)
!36 = !DILocation(line: 36, column: 30, scope: !7)
!37 = !DILocation(line: 36, column: 25, scope: !7)
!38 = !DILocation(line: 36, column: 4, scope: !7)
