=====
SETUP
-13.640
16.844
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_4_1_s
8.891
9.408
u_loader/mem_DOL_60_G[0]_s8
10.484
11.033
u_loader/mem_DOL_60_G[0]_s3
11.033
11.138
u_loader/mem_DOL_60_G[0]_s1
11.138
11.243
u_loader/mem_DOL_60_G[0]_s0
11.243
11.348
data_out_controlled_4_s2
11.527
12.082
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
13.281
13.830
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
13.833
14.204
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
14.456
15.005
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
15.007
15.378
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
15.553
16.102
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
16.274
16.844
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
16.844
=====
SETUP
-13.610
16.814
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_15_G[0]_s11
10.452
11.001
u_loader/mem_DOL_15_G[0]_s5
11.001
11.106
u_loader/mem_DOL_15_G[0]_s2
11.106
11.211
u_loader/mem_DOL_15_G[0]_s0
11.211
11.316
data_out_controlled_1_s2
11.494
12.049
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
14.010
14.559
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
14.735
15.197
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
15.199
15.748
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
15.750
16.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
16.443
16.814
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
16.814
=====
SETUP
-12.986
16.190
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_30_G[0]_s11
10.602
10.973
u_loader/mem_DOL_30_G[0]_s5
10.973
11.076
u_loader/mem_DOL_30_G[0]_s2
11.076
11.179
u_loader/mem_DOL_30_G[0]_s0
11.179
11.282
data_out_controlled_2_s2
11.535
12.090
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
12.865
13.435
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4
13.438
13.891
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9
14.313
14.862
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3
15.006
15.555
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
15.728
16.190
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
16.190
=====
SETUP
-12.069
15.273
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_0_1_s
8.742
9.259
u_loader/mem_DOL_75_G[0]_s7
10.263
10.812
u_loader/mem_DOL_75_G[0]_s3
10.812
10.917
u_loader/mem_DOL_75_G[0]_s1
10.917
11.022
u_loader/mem_DOL_75_G[0]_s0
11.022
11.127
data_out_controlled_5_s2
11.305
11.822
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
15.273
=====
SETUP
-11.434
14.638
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_0_1_s
8.742
9.259
u_loader/mem_DOL_75_G[0]_s7
10.263
10.812
u_loader/mem_DOL_75_G[0]_s3
10.812
10.917
u_loader/mem_DOL_75_G[0]_s1
10.917
11.022
u_loader/mem_DOL_75_G[0]_s0
11.022
11.127
data_out_controlled_5_s2
11.305
11.822
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
14.638
=====
SETUP
-10.862
14.067
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_45_G[0]_s11
10.452
10.823
u_loader/mem_DOL_45_G[0]_s5
10.823
10.926
u_loader/mem_DOL_45_G[0]_s2
10.926
11.029
u_loader/mem_DOL_45_G[0]_s0
11.029
11.132
data_out_controlled_3_s2
11.308
11.825
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
14.067
=====
SETUP
-10.769
13.973
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_45_G[0]_s11
10.452
10.823
u_loader/mem_DOL_45_G[0]_s5
10.823
10.926
u_loader/mem_DOL_45_G[0]_s2
10.926
11.029
u_loader/mem_DOL_45_G[0]_s0
11.029
11.132
data_out_controlled_3_s2
11.308
11.825
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
13.973
=====
SETUP
-10.690
13.895
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_4_1_s
8.891
9.408
u_loader/mem_DOL_60_G[0]_s8
10.484
11.033
u_loader/mem_DOL_60_G[0]_s3
11.033
11.138
u_loader/mem_DOL_60_G[0]_s1
11.138
11.243
u_loader/mem_DOL_60_G[0]_s0
11.243
11.348
data_out_controlled_4_s2
11.527
12.082
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
13.895
=====
SETUP
-10.546
13.750
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_30_G[0]_s11
10.602
10.973
u_loader/mem_DOL_30_G[0]_s5
10.973
11.076
u_loader/mem_DOL_30_G[0]_s2
11.076
11.179
u_loader/mem_DOL_30_G[0]_s0
11.179
11.282
data_out_controlled_2_s2
11.535
12.090
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
13.750
=====
SETUP
-10.481
13.685
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_4_1_s
8.891
9.408
u_loader/mem_DOL_60_G[0]_s8
10.484
11.033
u_loader/mem_DOL_60_G[0]_s3
11.033
11.138
u_loader/mem_DOL_60_G[0]_s1
11.138
11.243
u_loader/mem_DOL_60_G[0]_s0
11.243
11.348
data_out_controlled_4_s2
11.527
12.082
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0
13.685
=====
SETUP
-10.437
13.641
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_15_G[0]_s11
10.452
11.001
u_loader/mem_DOL_15_G[0]_s5
11.001
11.106
u_loader/mem_DOL_15_G[0]_s2
11.106
11.211
u_loader/mem_DOL_15_G[0]_s0
11.211
11.316
data_out_controlled_1_s2
11.494
12.049
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
13.641
=====
SETUP
-10.436
13.641
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_45_G[0]_s11
10.452
10.823
u_loader/mem_DOL_45_G[0]_s5
10.823
10.926
u_loader/mem_DOL_45_G[0]_s2
10.926
11.029
u_loader/mem_DOL_45_G[0]_s0
11.029
11.132
data_out_controlled_3_s2
11.308
11.825
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
13.641
=====
SETUP
-10.432
13.637
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_15_G[0]_s11
10.452
11.001
u_loader/mem_DOL_15_G[0]_s5
11.001
11.106
u_loader/mem_DOL_15_G[0]_s2
11.106
11.211
u_loader/mem_DOL_15_G[0]_s0
11.211
11.316
data_out_controlled_1_s2
11.494
12.049
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
13.637
=====
SETUP
-10.423
13.627
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_4_1_s
8.891
9.408
u_loader/mem_DOL_105_G[0]_s8
10.168
10.723
u_loader/mem_DOL_105_G[0]_s3
10.723
10.826
u_loader/mem_DOL_105_G[0]_s1
10.826
10.929
u_loader/mem_DOL_105_G[0]_s0
10.929
11.032
data_out_controlled_7_s2
11.285
11.802
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
13.627
=====
SETUP
-10.420
13.624
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_4_1_s
8.891
9.408
u_loader/mem_DOL_90_G[0]_s8
10.092
10.641
u_loader/mem_DOL_90_G[0]_s3
10.641
10.746
u_loader/mem_DOL_90_G[0]_s1
10.746
10.851
u_loader/mem_DOL_90_G[0]_s0
10.851
10.956
data_out_controlled_6_s2
11.134
11.689
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
13.624
=====
SETUP
-10.345
13.549
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_0_G[0]_s11
10.424
10.973
u_loader/mem_DOL_0_G[0]_s5
10.973
11.078
u_loader/mem_DOL_0_G[0]_s2
11.078
11.183
u_loader/mem_DOL_0_G[0]_s0
11.183
11.288
data_out_controlled_0_s2
11.466
12.021
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
13.549
=====
SETUP
-10.308
13.512
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_30_G[0]_s11
10.602
10.973
u_loader/mem_DOL_30_G[0]_s5
10.973
11.076
u_loader/mem_DOL_30_G[0]_s2
11.076
11.179
u_loader/mem_DOL_30_G[0]_s0
11.179
11.282
data_out_controlled_2_s2
11.535
12.090
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
13.512
=====
SETUP
-10.308
13.512
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_30_G[0]_s11
10.602
10.973
u_loader/mem_DOL_30_G[0]_s5
10.973
11.076
u_loader/mem_DOL_30_G[0]_s2
11.076
11.179
u_loader/mem_DOL_30_G[0]_s0
11.179
11.282
data_out_controlled_2_s2
11.535
12.090
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
13.512
=====
SETUP
-10.232
13.437
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_4_1_s
8.891
9.408
u_loader/mem_DOL_60_G[0]_s8
10.484
11.033
u_loader/mem_DOL_60_G[0]_s3
11.033
11.138
u_loader/mem_DOL_60_G[0]_s1
11.138
11.243
u_loader/mem_DOL_60_G[0]_s0
11.243
11.348
data_out_controlled_4_s2
11.527
12.082
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
13.437
=====
SETUP
-10.207
13.411
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_0_G[0]_s11
10.424
10.973
u_loader/mem_DOL_0_G[0]_s5
10.973
11.078
u_loader/mem_DOL_0_G[0]_s2
11.078
11.183
u_loader/mem_DOL_0_G[0]_s0
11.183
11.288
data_out_controlled_0_s2
11.466
12.021
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
13.411
=====
SETUP
-10.201
13.405
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_0_G[0]_s11
10.424
10.973
u_loader/mem_DOL_0_G[0]_s5
10.973
11.078
u_loader/mem_DOL_0_G[0]_s2
11.078
11.183
u_loader/mem_DOL_0_G[0]_s0
11.183
11.288
data_out_controlled_0_s2
11.466
12.021
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
13.405
=====
SETUP
-10.181
13.385
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_0_1_s
8.742
9.259
u_loader/mem_DOL_75_G[0]_s7
10.263
10.812
u_loader/mem_DOL_75_G[0]_s3
10.812
10.917
u_loader/mem_DOL_75_G[0]_s1
10.917
11.022
u_loader/mem_DOL_75_G[0]_s0
11.022
11.127
data_out_controlled_5_s2
11.305
11.822
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
13.385
=====
SETUP
-10.103
13.307
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_1_0_s
9.251
9.768
u_loader/mem_DOL_15_G[0]_s11
10.452
11.001
u_loader/mem_DOL_15_G[0]_s5
11.001
11.106
u_loader/mem_DOL_15_G[0]_s2
11.106
11.211
u_loader/mem_DOL_15_G[0]_s0
11.211
11.316
data_out_controlled_1_s2
11.494
12.049
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
13.307
=====
SETUP
-10.088
13.292
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_4_1_s
8.891
9.408
u_loader/mem_DOL_105_G[0]_s8
10.168
10.723
u_loader/mem_DOL_105_G[0]_s3
10.723
10.826
u_loader/mem_DOL_105_G[0]_s1
10.826
10.929
u_loader/mem_DOL_105_G[0]_s0
10.929
11.032
data_out_controlled_7_s2
11.285
11.802
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
13.292
=====
SETUP
-9.907
13.111
3.204
u_loader/rd_ptr_1_s4
6.403
6.635
u_loader/mem_mem_4_1_s
8.891
9.408
u_loader/mem_DOL_90_G[0]_s8
10.092
10.641
u_loader/mem_DOL_90_G[0]_s3
10.641
10.746
u_loader/mem_DOL_90_G[0]_s1
10.746
10.851
u_loader/mem_DOL_90_G[0]_s0
10.851
10.956
data_out_controlled_6_s2
11.134
11.689
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
13.111
=====
HOLD
-1.924
3.766
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
3.766
=====
HOLD
0.219
5.981
5.761
u_loader/prom_addr_1_s1
5.643
5.844
u_loader/u_prom/prom_inst_12
5.981
=====
HOLD
0.228
5.990
5.761
u_loader/prom_addr_6_s1
5.643
5.844
u_loader/u_prom/prom_inst_9
5.990
=====
HOLD
0.230
5.991
5.761
u_loader/prom_addr_13_s1
5.643
5.845
u_loader/u_prom/prom_inst_12
5.991
=====
HOLD
0.230
5.991
5.761
u_loader/prom_addr_7_s1
5.643
5.845
u_loader/u_prom/prom_inst_9
5.991
=====
HOLD
0.230
5.991
5.761
u_loader/prom_addr_12_s1
5.643
5.845
u_loader/u_prom/prom_inst_9
5.991
=====
HOLD
0.231
5.992
5.761
u_loader/prom_addr_2_s1
5.643
5.845
u_loader/u_prom/prom_inst_6
5.992
=====
HOLD
0.316
5.970
5.653
u_loader/fifo_din_2_s0
5.643
5.844
u_loader/mem_mem_9_0_s
5.970
=====
HOLD
0.319
5.973
5.653
u_loader/wr_ptr_1_s4
5.643
5.844
u_loader/mem_mem_0_1_s
5.973
=====
HOLD
0.321
5.975
5.653
u_loader/wr_ptr_0_s4
5.643
5.845
u_loader/mem_mem_11_1_s
5.975
=====
HOLD
0.321
5.975
5.653
u_loader/wr_ptr_0_s4
5.643
5.845
u_loader/mem_mem_11_0_s
5.975
=====
HOLD
0.322
5.976
5.653
u_loader/fifo_din_3_s0
5.643
5.845
u_loader/mem_mem_13_0_s
5.976
=====
HOLD
0.325
5.978
5.653
u_loader/wr_ptr_3_s4
5.643
5.844
u_loader/mem_mem_11_0_s
5.978
=====
HOLD
0.339
6.100
5.761
u_loader/prom_addr_10_s1
5.643
5.845
u_loader/u_prom/prom_inst_12
6.100
=====
HOLD
0.347
6.240
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.240
=====
HOLD
0.348
6.109
5.761
u_loader/prom_addr_8_s1
5.643
5.845
u_loader/u_prom/prom_inst_9
6.109
=====
HOLD
0.354
6.115
5.761
u_loader/prom_addr_8_s1
5.643
5.845
u_loader/u_prom/prom_inst_12
6.115
=====
HOLD
0.360
6.122
5.761
u_loader/prom_addr_11_s1
5.643
5.845
u_loader/u_prom/prom_inst_6
6.122
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_30_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s
6.255
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
6.255
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
6.255
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.255
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.255
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/capture_window_sel_6_s3
5.643
5.845
gw_gao_inst_0/u_la0_top/n2761_s4
5.848
6.080
gw_gao_inst_0/u_la0_top/capture_window_sel_6_s3
6.080
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n565_s6
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s3
6.606
