      Lattice Mapping Report File for Design Module 'game_logic_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2.2.0.97.3
Mapped on: Thu May  6 11:04:59 2021

Design Information
------------------

Command line:   map game_logic_impl_1_syn.udb -o game_logic_impl_1_map.udb -mp
     game_logic_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 180 out of  5280 (3%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           319 out of  5280 (6%)
      Number of logic LUT4s:             139
      Number of inserted feedthru LUT4s: 180
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   46 out of 39 (118%)
      Number of IO sites used for general PIOs: 46
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 46 out of 36 (128%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 180 loads, 180 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  9
      Net n65: 20 loads, 20 SLICEs
      Net n64: 20 loads, 20 SLICEs
      Net n63: 20 loads, 20 SLICEs
      Net n62: 20 loads, 20 SLICEs
      Net n61: 20 loads, 20 SLICEs
      Net n60: 20 loads, 20 SLICEs
      Net n59: 20 loads, 20 SLICEs
      Net n58: 20 loads, 20 SLICEs
      Net n57: 20 loads, 20 SLICEs
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net addr_c_1: 71 loads
      Net addr_c_0: 56 loads
      Net addr_c_2: 35 loads
      Net addr_c_3: 29 loads
      Net n58: 20 loads
      Net n59: 20 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net n60: 20 loads
      Net n61: 20 loads
      Net n62: 20 loads
      Net n63: 20 loads




   Number of warnings:  0
   Number of errors:    1

Design Errors/Warnings
----------------------

ERROR - map: Design doesn't fit into device specified, refer to the Map report
     for more details.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 158 MB



































                                    Page 2


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor
     Corporation,  All rights reserved.
