
ubuntu-preinstalled/sg_logs:     file format elf32-littlearm


Disassembly of section .init:

000018d4 <.init>:
    18d4:	push	{r3, lr}
    18d8:	bl	2b9c <strspn@plt+0xfe8>
    18dc:	pop	{r3, pc}

Disassembly of section .plt:

000018e0 <calloc@plt-0x14>:
    18e0:	push	{lr}		; (str lr, [sp, #-4]!)
    18e4:	ldr	lr, [pc, #4]	; 18f0 <calloc@plt-0x4>
    18e8:	add	lr, pc, lr
    18ec:	ldr	pc, [lr, #8]!
    18f0:	strdeq	r8, [r2], -r0

000018f4 <calloc@plt>:
    18f4:	add	ip, pc, #0, 12
    18f8:	add	ip, ip, #40, 20	; 0x28000
    18fc:	ldr	pc, [ip, #1520]!	; 0x5f0

00001900 <sg_simple_inquiry@plt>:
    1900:	add	ip, pc, #0, 12
    1904:	add	ip, ip, #40, 20	; 0x28000
    1908:	ldr	pc, [ip, #1512]!	; 0x5e8

0000190c <raise@plt>:
    190c:	add	ip, pc, #0, 12
    1910:	add	ip, ip, #40, 20	; 0x28000
    1914:	ldr	pc, [ip, #1504]!	; 0x5e0

00001918 <sg_set_binary_mode@plt>:
    1918:	add	ip, pc, #0, 12
    191c:	add	ip, ip, #40, 20	; 0x28000
    1920:	ldr	pc, [ip, #1496]!	; 0x5d8

00001924 <strcmp@plt>:
    1924:			; <UNDEFINED> instruction: 0xe7fd4778
    1928:	add	ip, pc, #0, 12
    192c:	add	ip, ip, #40, 20	; 0x28000
    1930:	ldr	pc, [ip, #1484]!	; 0x5cc

00001934 <__cxa_finalize@plt>:
    1934:	add	ip, pc, #0, 12
    1938:	add	ip, ip, #40, 20	; 0x28000
    193c:	ldr	pc, [ip, #1476]!	; 0x5c4

00001940 <read@plt>:
    1940:	add	ip, pc, #0, 12
    1944:	add	ip, ip, #40, 20	; 0x28000
    1948:	ldr	pc, [ip, #1468]!	; 0x5bc

0000194c <free@plt>:
    194c:	add	ip, pc, #0, 12
    1950:	add	ip, ip, #40, 20	; 0x28000
    1954:	ldr	pc, [ip, #1460]!	; 0x5b4

00001958 <fgets@plt>:
    1958:	add	ip, pc, #0, 12
    195c:	add	ip, ip, #40, 20	; 0x28000
    1960:	ldr	pc, [ip, #1452]!	; 0x5ac

00001964 <memcpy@plt>:
    1964:	add	ip, pc, #0, 12
    1968:	add	ip, ip, #40, 20	; 0x28000
    196c:	ldr	pc, [ip, #1444]!	; 0x5a4

00001970 <sg_cmds_close_device@plt>:
    1970:	add	ip, pc, #0, 12
    1974:	add	ip, ip, #40, 20	; 0x28000
    1978:	ldr	pc, [ip, #1436]!	; 0x59c

0000197c <__stack_chk_fail@plt>:
    197c:	add	ip, pc, #0, 12
    1980:	add	ip, ip, #40, 20	; 0x28000
    1984:	ldr	pc, [ip, #1428]!	; 0x594

00001988 <pr2serr@plt>:
    1988:			; <UNDEFINED> instruction: 0xe7fd4778
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #40, 20	; 0x28000
    1994:	ldr	pc, [ip, #1416]!	; 0x588

00001998 <sg_get_sense_key_str@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #40, 20	; 0x28000
    19a0:	ldr	pc, [ip, #1408]!	; 0x580

000019a4 <perror@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #40, 20	; 0x28000
    19ac:	ldr	pc, [ip, #1400]!	; 0x578

000019b0 <__memcpy_chk@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #40, 20	; 0x28000
    19b8:	ldr	pc, [ip, #1392]!	; 0x570

000019bc <hex2stdout@plt>:
    19bc:			; <UNDEFINED> instruction: 0xe7fd4778
    19c0:	add	ip, pc, #0, 12
    19c4:	add	ip, ip, #40, 20	; 0x28000
    19c8:	ldr	pc, [ip, #1380]!	; 0x564

000019cc <sg_get_desig_code_set_str@plt>:
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #40, 20	; 0x28000
    19d4:	ldr	pc, [ip, #1372]!	; 0x55c

000019d8 <sg_lib_pdt_decay@plt>:
    19d8:	add	ip, pc, #0, 12
    19dc:	add	ip, ip, #40, 20	; 0x28000
    19e0:	ldr	pc, [ip, #1364]!	; 0x554

000019e4 <open64@plt>:
    19e4:	add	ip, pc, #0, 12
    19e8:	add	ip, ip, #40, 20	; 0x28000
    19ec:	ldr	pc, [ip, #1356]!	; 0x54c

000019f0 <getenv@plt>:
    19f0:	add	ip, pc, #0, 12
    19f4:	add	ip, ip, #40, 20	; 0x28000
    19f8:	ldr	pc, [ip, #1348]!	; 0x544

000019fc <puts@plt>:
    19fc:			; <UNDEFINED> instruction: 0xe7fd4778
    1a00:	add	ip, pc, #0, 12
    1a04:	add	ip, ip, #40, 20	; 0x28000
    1a08:	ldr	pc, [ip, #1336]!	; 0x538

00001a0c <__libc_start_main@plt>:
    1a0c:	add	ip, pc, #0, 12
    1a10:	add	ip, ip, #40, 20	; 0x28000
    1a14:	ldr	pc, [ip, #1328]!	; 0x530

00001a18 <sg_all_ffs@plt>:
    1a18:	add	ip, pc, #0, 12
    1a1c:	add	ip, ip, #40, 20	; 0x28000
    1a20:	ldr	pc, [ip, #1320]!	; 0x528

00001a24 <__ctype_tolower_loc@plt>:
    1a24:	add	ip, pc, #0, 12
    1a28:	add	ip, ip, #40, 20	; 0x28000
    1a2c:	ldr	pc, [ip, #1312]!	; 0x520

00001a30 <__gmon_start__@plt>:
    1a30:	add	ip, pc, #0, 12
    1a34:	add	ip, ip, #40, 20	; 0x28000
    1a38:	ldr	pc, [ip, #1304]!	; 0x518

00001a3c <getopt_long@plt>:
    1a3c:	add	ip, pc, #0, 12
    1a40:	add	ip, ip, #40, 20	; 0x28000
    1a44:	ldr	pc, [ip, #1296]!	; 0x510

00001a48 <__ctype_b_loc@plt>:
    1a48:	add	ip, pc, #0, 12
    1a4c:	add	ip, ip, #40, 20	; 0x28000
    1a50:	ldr	pc, [ip, #1288]!	; 0x508

00001a54 <sg_get_num_nomult@plt>:
    1a54:	add	ip, pc, #0, 12
    1a58:	add	ip, ip, #40, 20	; 0x28000
    1a5c:	ldr	pc, [ip, #1280]!	; 0x500

00001a60 <strlen@plt>:
    1a60:	add	ip, pc, #0, 12
    1a64:	add	ip, ip, #40, 20	; 0x28000
    1a68:	ldr	pc, [ip, #1272]!	; 0x4f8

00001a6c <strchr@plt>:
    1a6c:	add	ip, pc, #0, 12
    1a70:	add	ip, ip, #40, 20	; 0x28000
    1a74:	ldr	pc, [ip, #1264]!	; 0x4f0

00001a78 <sg_if_can2stderr@plt>:
    1a78:	add	ip, pc, #0, 12
    1a7c:	add	ip, ip, #40, 20	; 0x28000
    1a80:	ldr	pc, [ip, #1256]!	; 0x4e8

00001a84 <__errno_location@plt>:
    1a84:	add	ip, pc, #0, 12
    1a88:	add	ip, ip, #40, 20	; 0x28000
    1a8c:	ldr	pc, [ip, #1248]!	; 0x4e0

00001a90 <__sprintf_chk@plt>:
    1a90:	add	ip, pc, #0, 12
    1a94:	add	ip, ip, #40, 20	; 0x28000
    1a98:	ldr	pc, [ip, #1240]!	; 0x4d8

00001a9c <snprintf@plt>:
    1a9c:	add	ip, pc, #0, 12
    1aa0:	add	ip, ip, #40, 20	; 0x28000
    1aa4:	ldr	pc, [ip, #1232]!	; 0x4d0

00001aa8 <__isoc99_sscanf@plt>:
    1aa8:	add	ip, pc, #0, 12
    1aac:	add	ip, ip, #40, 20	; 0x28000
    1ab0:	ldr	pc, [ip, #1224]!	; 0x4c8

00001ab4 <memset@plt>:
    1ab4:	add	ip, pc, #0, 12
    1ab8:	add	ip, ip, #40, 20	; 0x28000
    1abc:	ldr	pc, [ip, #1216]!	; 0x4c0

00001ac0 <putchar@plt>:
    1ac0:	add	ip, pc, #0, 12
    1ac4:	add	ip, ip, #40, 20	; 0x28000
    1ac8:	ldr	pc, [ip, #1208]!	; 0x4b8

00001acc <__printf_chk@plt>:
    1acc:			; <UNDEFINED> instruction: 0xe7fd4778
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #40, 20	; 0x28000
    1ad8:	ldr	pc, [ip, #1196]!	; 0x4ac

00001adc <sg_convert_errno@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #40, 20	; 0x28000
    1ae4:	ldr	pc, [ip, #1188]!	; 0x4a4

00001ae8 <fclose@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #40, 20	; 0x28000
    1af0:	ldr	pc, [ip, #1180]!	; 0x49c

00001af4 <sg_ll_log_sense_v2@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #40, 20	; 0x28000
    1afc:	ldr	pc, [ip, #1172]!	; 0x494

00001b00 <sg_get_asc_ascq_str@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #40, 20	; 0x28000
    1b08:	ldr	pc, [ip, #1164]!	; 0x48c

00001b0c <safe_strerror@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #40, 20	; 0x28000
    1b14:	ldr	pc, [ip, #1156]!	; 0x484

00001b18 <sg_ll_log_select@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #40, 20	; 0x28000
    1b20:	ldr	pc, [ip, #1148]!	; 0x47c

00001b24 <fopen64@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #40, 20	; 0x28000
    1b2c:	ldr	pc, [ip, #1140]!	; 0x474

00001b30 <qsort@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #40, 20	; 0x28000
    1b38:	ldr	pc, [ip, #1132]!	; 0x46c

00001b3c <strpbrk@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #40, 20	; 0x28000
    1b44:	ldr	pc, [ip, #1124]!	; 0x464

00001b48 <sg_get_num@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #40, 20	; 0x28000
    1b50:	ldr	pc, [ip, #1116]!	; 0x45c

00001b54 <hex2stderr@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #40, 20	; 0x28000
    1b5c:	ldr	pc, [ip, #1108]!	; 0x454

00001b60 <sg_cmds_open_device@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #40, 20	; 0x28000
    1b68:	ldr	pc, [ip, #1100]!	; 0x44c

00001b6c <sg_all_zeros@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #40, 20	; 0x28000
    1b74:	ldr	pc, [ip, #1092]!	; 0x444

00001b78 <sg_memalign@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #40, 20	; 0x28000
    1b80:	ldr	pc, [ip, #1084]!	; 0x43c

00001b84 <strncmp@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #40, 20	; 0x28000
    1b8c:	ldr	pc, [ip, #1076]!	; 0x434

00001b90 <abort@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #40, 20	; 0x28000
    1b98:	ldr	pc, [ip, #1068]!	; 0x42c

00001b9c <close@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #40, 20	; 0x28000
    1ba4:	ldr	pc, [ip, #1060]!	; 0x424

00001ba8 <__snprintf_chk@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #40, 20	; 0x28000
    1bb0:	ldr	pc, [ip, #1052]!	; 0x41c

00001bb4 <strspn@plt>:
    1bb4:	add	ip, pc, #0, 12
    1bb8:	add	ip, ip, #40, 20	; 0x28000
    1bbc:	ldr	pc, [ip, #1044]!	; 0x414

Disassembly of section .text:

00001bc0 <.text>:
    1bc0:	svcmi	0x00f0e92d
    1bc4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1bc8:	blhi	bd084 <strspn@plt+0xbb4d0>
    1bcc:			; <UNDEFINED> instruction: 0xf8df2268
    1bd0:			; <UNDEFINED> instruction: 0x46065cb8
    1bd4:	ldccc	8, cr15, [r4], #892	; 0x37c
    1bd8:	ldrbtmi	r4, [sp], #-1551	; 0xfffff9f1
    1bdc:	adcslt	r4, r5, r1, asr #12
    1be0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1be4:	stmiapl	fp!, {r0, r1, r2, r3, sl, fp, sp, pc}^
    1be8:	ldrbcc	pc, [pc, #79]!	; 1c3f <strspn@plt+0x8b>	; <UNPREDICTABLE>
    1bec:	ldmdavs	fp, {r5, r9, sl, lr}
    1bf0:			; <UNDEFINED> instruction: 0xf04f9333
    1bf4:			; <UNDEFINED> instruction: 0xf8cd0300
    1bf8:	strls	r8, [sp, #-56]	; 0xffffffc8
    1bfc:	svc	0x005af7ff
    1c00:	stceq	8, cr15, [ip], {223}	; 0xdf
    1c04:	ldrbtmi	r9, [r8], #-1315	; 0xfffffadd
    1c08:	ldrpl	lr, [r9, #-2509]	; 0xfffff633
    1c0c:	rsbsls	pc, r4, sp, asr #17
    1c10:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1c14:			; <UNDEFINED> instruction: 0x4631463a
    1c18:			; <UNDEFINED> instruction: 0xf0002800
    1c1c:	strtmi	r8, [r0], -r1, asr #1
    1c20:	subhi	pc, r7, sp, lsl #17
    1c24:			; <UNDEFINED> instruction: 0xf954f001
    1c28:	strcs	fp, [r1, #-392]	; 0xfffffe78
    1c2c:	stclcs	8, cr15, [r4], #-892	; 0xfffffc84
    1c30:	mrrccc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    1c34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1c38:	blls	cdbca8 <strspn@plt+0xcda0f4>
    1c3c:			; <UNDEFINED> instruction: 0xf040405a
    1c40:			; <UNDEFINED> instruction: 0x462886fd
    1c44:	ldc	0, cr11, [sp], #212	; 0xd4
    1c48:	pop	{r1, r8, r9, fp, pc}
    1c4c:			; <UNDEFINED> instruction: 0xf89d8ff0
    1c50:	blcs	dd74 <strspn@plt+0xc1c0>
    1c54:	orrshi	pc, r0, r0, asr #32
    1c58:	blcs	288b8 <strspn@plt+0x26d04>
    1c5c:	orrhi	pc, r8, r0, asr #32
    1c60:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
    1c64:			; <UNDEFINED> instruction: 0xf0002b00
    1c68:			; <UNDEFINED> instruction: 0xf89d80bd
    1c6c:	blcs	dd98 <strspn@plt+0xc1e4>
    1c70:	adcshi	pc, r3, r0, asr #32
    1c74:			; <UNDEFINED> instruction: 0xf8dd9f27
    1c78:			; <UNDEFINED> instruction: 0xb3b7a06c
    1c7c:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1c80:	stmdavs	r3, {r1, r3, r4, r5, fp, ip, sp, lr}
    1c84:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1c88:	strtle	r0, [r5], #-1309	; 0xfffffae3
    1c8c:	stcvs	8, cr15, [r8], {223}	; 0xdf
    1c90:			; <UNDEFINED> instruction: 0xf506447e
    1c94:	ldmdavs	r5!, {r1, r3, r5, r9, sl, sp, lr}^
    1c98:			; <UNDEFINED> instruction: 0xf0002d00
    1c9c:			; <UNDEFINED> instruction: 0x462881bb
    1ca0:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
    1ca4:	stmdacs	r0, {r7, r9, sl, lr}
    1ca8:	msrhi	SPSR_fs, r0
    1cac:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    1cb0:	mcrne	14, 3, r1, cr10, cr11, {3}
    1cb4:	streq	lr, [r8, #-2819]	; 0xfffff4fd
    1cb8:	ldrdgt	pc, [r0], -r0
    1cbc:	addsmi	lr, sp, #2
    1cc0:	msrhi	SPSR_, r0
    1cc4:	svceq	0x0001f813
    1cc8:	svcne	0x0001f812
    1ccc:	eoreq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    1cd0:	rscsle	r4, r4, r8, lsl #5
    1cd4:	bfi	r3, r4, #12, #19
    1cd8:			; <UNDEFINED> instruction: 0xf7ff4638
    1cdc:	stmdacs	r3!, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    1ce0:	andle	r9, r2, r9, lsl r0
    1ce4:	vtst.8	d2, d0, d8
    1ce8:	blls	562350 <strspn@plt+0x56079c>
    1cec:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    1cf0:	stmdbls	r4!, {r3, r7, pc}
    1cf4:			; <UNDEFINED> instruction: 0xf1bab141
    1cf8:	andle	r0, r5, r0, lsl #30
    1cfc:	bleq	fe740080 <strspn@plt+0xfe73e4cc>
    1d00:			; <UNDEFINED> instruction: 0xf7ff4478
    1d04:	blls	57d61c <strspn@plt+0x57ba68>
    1d08:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    1d0c:			; <UNDEFINED> instruction: 0xf8df813d
    1d10:	ldrbtmi	r5, [sp], #-2960	; 0xfffff470
    1d14:	bcs	1bdc4 <strspn@plt+0x1a210>
    1d18:	subhi	pc, sl, #192, 4
    1d1c:	andcs	r4, r0, #45088768	; 0x2b00000
    1d20:	svcne	0x0020f853
    1d24:	andcc	r4, r1, #16, 12	; 0x1000000
    1d28:	ble	ffe4c130 <strspn@plt+0xffe4a57c>
    1d2c:	tstcs	r4, r2
    1d30:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
    1d34:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1d38:	ldrthi	pc, [r2], r0	; <UNPREDICTABLE>
    1d3c:	blcc	19400c0 <strspn@plt+0x193e50c>
    1d40:	tstcs	r0, sl, lsr pc
    1d44:			; <UNDEFINED> instruction: 0xf842447b
    1d48:	tstcc	r1, r4, lsl #30
    1d4c:	svceq	0x0020f853
    1d50:	ble	ffe0bd58 <strspn@plt+0xffe0a1a4>
    1d54:	eorcc	pc, r1, r7, asr #16
    1d58:			; <UNDEFINED> instruction: 0xf8df2204
    1d5c:	tstcc	r1, ip, asr #22
    1d60:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    1d64:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1d68:	bleq	10400ec <strspn@plt+0x103e538>
    1d6c:			; <UNDEFINED> instruction: 0xf7ff4478
    1d70:	ldmdavs	r8!, {r3, r6, r9, sl, fp, sp, lr, pc}
    1d74:	blcs	1bd88 <strspn@plt+0x1a1d4>
    1d78:	ldrtmi	sp, [lr], -sp, lsl #22
    1d7c:	blx	fed4b184 <strspn@plt+0xfed495d0>
    1d80:	strtmi	pc, [r2], -r5, lsl #3
    1d84:	stmdbeq	r9, {r0, r8, sl, ip, sp}^
    1d88:	blx	fe53ddb4 <strspn@plt+0xfe53c200>
    1d8c:	svceq	0x0004f856
    1d90:	blcs	1bda4 <strspn@plt+0x1a1f0>
    1d94:			; <UNDEFINED> instruction: 0x4638daf3
    1d98:			; <UNDEFINED> instruction: 0xf7ff2500
    1d9c:			; <UNDEFINED> instruction: 0xe745edd8
    1da0:			; <UNDEFINED> instruction: 0xf88d4620
    1da4:			; <UNDEFINED> instruction: 0xf0019047
    1da8:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    1dac:	svcge	0x003df47f
    1db0:	umaalcc	pc, r7, sp, r8	; <UNPREDICTABLE>
    1db4:			; <UNDEFINED> instruction: 0xf0002b00
    1db8:	blls	5a20e8 <strspn@plt+0x5a0534>
    1dbc:			; <UNDEFINED> instruction: 0xf43f2b00
    1dc0:	blcs	6db04 <strspn@plt+0x6bf50>
    1dc4:	bicshi	pc, r8, r0
    1dc8:	sbcshi	pc, r4, r0, asr #6
    1dcc:	beq	ff840150 <strspn@plt+0xff83e59c>
    1dd0:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    1dd4:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
    1dd8:			; <UNDEFINED> instruction: 0xf8dfe728
    1ddc:	ldrbtmi	r0, [r8], #-2776	; 0xfffff528
    1de0:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
    1de4:	umaalcc	pc, r9, sp, r8	; <UNPREDICTABLE>
    1de8:			; <UNDEFINED> instruction: 0xf43f2b00
    1dec:			; <UNDEFINED> instruction: 0xf8dfaf43
    1df0:	strcs	r1, [r0, #-2760]	; 0xfffff538
    1df4:	beq	ff140178 <strspn@plt+0xff13e5c4>
    1df8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1dfc:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    1e00:			; <UNDEFINED> instruction: 0xf8dfe714
    1e04:	movwcs	r5, #2748	; 0xabc
    1e08:	vst1.8	{d20-d22}, [pc :64], r9
    1e0c:	ldrbtmi	r3, [sp], #-128	; 0xffffff80
    1e10:	andeq	pc, ip, #1073741825	; 0x40000001
    1e14:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
    1e18:	stmdacs	r0, {r3, r5, r8, sp, lr}
    1e1c:	mvnhi	pc, r0
    1e20:	blcs	28ab8 <strspn@plt+0x26f04>
    1e24:	teqhi	r1, r0	; <UNPREDICTABLE>
    1e28:	umaalcc	pc, r1, sp, r8	; <UNPREDICTABLE>
    1e2c:			; <UNDEFINED> instruction: 0xf0402b00
    1e30:			; <UNDEFINED> instruction: 0xf89d80c6
    1e34:	blcs	df38 <strspn@plt+0xc384>
    1e38:	bichi	pc, r5, r0, asr #32
    1e3c:	tstlt	fp, r3, lsl fp
    1e40:	blcs	28ab8 <strspn@plt+0x26f04>
    1e44:	adchi	pc, r0, #64	; 0x40
    1e48:	blcs	28ae4 <strspn@plt+0x26f30>
    1e4c:	mvnhi	pc, r0, asr #32
    1e50:	teqlt	r9, r6, lsr #18
    1e54:	blcs	28aa8 <strspn@plt+0x26ef4>
    1e58:	orrhi	pc, r4, r0
    1e5c:	blcs	28ab4 <strspn@plt+0x26f00>
    1e60:	addhi	pc, ip, #0
    1e64:	umaalne	pc, r6, sp, r8	; <UNPREDICTABLE>
    1e68:	stmdals	r4!, {r1, r4, r6, r9, sl, lr}
    1e6c:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
    1e70:	vmull.p8	<illegal reg q8.5>, d0, d6
    1e74:	blls	622618 <strspn@plt+0x620a64>
    1e78:			; <UNDEFINED> instruction: 0xf0402b00
    1e7c:	bls	4e25ec <strspn@plt+0x4e0a38>
    1e80:	tstls	pc, #-2147483640	; 0x80000008
    1e84:	vstrle	s4, [r1, #-4]
    1e88:			; <UNDEFINED> instruction: 0x932023ff
    1e8c:	umaalne	pc, r4, sp, r8	; <UNPREDICTABLE>
    1e90:			; <UNDEFINED> instruction: 0xf0002900
    1e94:	blls	7e2714 <strspn@plt+0x7e0b60>
    1e98:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    1e9c:	blls	82264c <strspn@plt+0x820a98>
    1ea0:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    1ea4:			; <UNDEFINED> instruction: 0xf89d81e6
    1ea8:	stmdbcs	r0, {r0, r1, r6, ip}
    1eac:	mvnhi	pc, r0, asr #32
    1eb0:	eorcs	sl, r7, #41984	; 0xa400
    1eb4:	ldrls	r2, [pc, #-1304]	; 19a4 <perror@plt>
    1eb8:			; <UNDEFINED> instruction: 0xf7ff4618
    1ebc:	bls	8bd6b4 <strspn@plt+0x8bbb00>
    1ec0:	strmi	r2, [r3], -r1, lsl #20
    1ec4:	adcshi	pc, ip, #64, 6
    1ec8:	ldmibvc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ecc:	umaalcc	pc, r1, sp, r8	; <UNPREDICTABLE>
    1ed0:	ldmdbvs	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    1ed4:			; <UNDEFINED> instruction: 0xf0402b00
    1ed8:			; <UNDEFINED> instruction: 0xf8dd8360
    1edc:			; <UNDEFINED> instruction: 0xf64f8078
    1ee0:			; <UNDEFINED> instruction: 0x462372fc
    1ee4:			; <UNDEFINED> instruction: 0xf1b84630
    1ee8:	svclt	0x00d80f00
    1eec:			; <UNDEFINED> instruction: 0x46424690
    1ef0:	cdp2	0, 13, cr15, cr12, cr0, {0}
    1ef4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1ef8:	rsbshi	pc, r3, #64	; 0x40
    1efc:			; <UNDEFINED> instruction: 0xf8b3693b
    1f00:	blx	fe665f10 <strspn@plt+0xfe66435c>
    1f04:	blx	800570 <strspn@plt+0x7fe9bc>
    1f08:			; <UNDEFINED> instruction: 0xf109f989
    1f0c:	strbmi	r0, [r3, #-771]	; 0xfffffcfd
    1f10:	ldrbhi	pc, [r7], #-640	; 0xfffffd80	; <UNPREDICTABLE>
    1f14:	bcs	28768 <strspn@plt+0x26bb4>
    1f18:	rsbshi	pc, r8, #0
    1f1c:	svceq	0x0001f1b9
    1f20:	orrshi	pc, r2, #0, 6
    1f24:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f28:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1f2c:			; <UNDEFINED> instruction: 0xf7ffb108
    1f30:	stmdals	lr, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
    1f34:			; <UNDEFINED> instruction: 0xf7ffb108
    1f38:	cdpcs	13, 0, cr14, cr0, cr10, {0}
    1f3c:			; <UNDEFINED> instruction: 0xf1bada3b
    1f40:			; <UNDEFINED> instruction: 0xf0000f00
    1f44:	stccs	0, cr8, [r0, #-588]	; 0xfffffdb4
    1f48:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
    1f4c:	ldrtmi	lr, [sl], -lr, ror #12
    1f50:			; <UNDEFINED> instruction: 0x46204631
    1f54:			; <UNDEFINED> instruction: 0xffbcf000
    1f58:			; <UNDEFINED> instruction: 0xf47f2800
    1f5c:	blls	5ad8fc <strspn@plt+0x5abd48>
    1f60:			; <UNDEFINED> instruction: 0xf43f2b00
    1f64:			; <UNDEFINED> instruction: 0xf89dae7d
    1f68:	bcs	a08c <strspn@plt+0x84d8>
    1f6c:	svcge	0x0029f47f
    1f70:			; <UNDEFINED> instruction: 0xff9ef000
    1f74:	ldrb	r2, [r9], -r0, lsl #10
    1f78:			; <UNDEFINED> instruction: 0x4631463a
    1f7c:			; <UNDEFINED> instruction: 0xf0014620
    1f80:			; <UNDEFINED> instruction: 0xe7e9fa7b
    1f84:			; <UNDEFINED> instruction: 0xe6aa6830
    1f88:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f8c:			; <UNDEFINED> instruction: 0xf8df2600
    1f90:	ldrbtmi	r5, [r8], #-2368	; 0xfffff6c0
    1f94:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1f98:	and	r4, r8, sp, ror r4
    1f9c:			; <UNDEFINED> instruction: 0xf186fab6
    1fa0:	strtmi	r4, [r2], -r8, lsr #12
    1fa4:	stmdbeq	r9, {r0, r9, sl, ip, sp}^
    1fa8:			; <UNDEFINED> instruction: 0xf0093520
    1fac:	stmdavs	fp!, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
    1fb0:	ble	ffcccbb8 <strspn@plt+0xffccb004>
    1fb4:			; <UNDEFINED> instruction: 0x4630e7de
    1fb8:	ldcl	7, cr15, [sl], {255}	; 0xff
    1fbc:			; <UNDEFINED> instruction: 0xf89de7bf
    1fc0:	blcs	e0d4 <strspn@plt+0xc520>
    1fc4:	cmnhi	r7, r0, asr #32	; <UNPREDICTABLE>
    1fc8:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    1fcc:			; <UNDEFINED> instruction: 0xf0402b00
    1fd0:	blls	4e2708 <strspn@plt+0x4e0b54>
    1fd4:			; <UNDEFINED> instruction: 0xf0402b00
    1fd8:	stmdals	r5!, {r0, r1, r8, pc}
    1fdc:			; <UNDEFINED> instruction: 0xf43f2800
    1fe0:			; <UNDEFINED> instruction: 0xf8dfaf37
    1fe4:	blge	34c3ac <strspn@plt+0x34a7f8>
    1fe8:	mlasne	pc, sp, r8, pc	; <UNPREDICTABLE>
    1fec:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    1ff0:			; <UNDEFINED> instruction: 0xf9f4f008
    1ff4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1ff8:	adcshi	pc, fp, r0, asr #32
    1ffc:	svceq	0x0002f1ba
    2000:	svcge	0x0026f77f
    2004:			; <UNDEFINED> instruction: 0xf8df9a0d
    2008:			; <UNDEFINED> instruction: 0x461108d0
    200c:			; <UNDEFINED> instruction: 0xf7ff4478
    2010:			; <UNDEFINED> instruction: 0xe71decbe
    2014:	mvnscc	pc, #79	; 0x4f
    2018:			; <UNDEFINED> instruction: 0xf8df9319
    201c:			; <UNDEFINED> instruction: 0xf8df08c0
    2020:			; <UNDEFINED> instruction: 0xf8df48c0
    2024:	ldrbtmi	r5, [r8], #-2240	; 0xfffff740
    2028:	ldmvs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    202c:			; <UNDEFINED> instruction: 0xf7ff447c
    2030:	ldrbtmi	lr, [sp], #-3246	; 0xfffff352
    2034:	strtvs	pc, [sl], #-1284	; 0xfffffafc
    2038:	andcs	r4, r0, #2113929216	; 0x7e000000
    203c:	movwls	lr, #8
    2040:	stmdavs	r2!, {r0, r3, r5, r9, sl, lr}^
    2044:	stmdavs	r3!, {r0, sp}
    2048:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    204c:	ldrcc	r2, [r4], #-513	; 0xfffffdff
    2050:	blcs	1c1e4 <strspn@plt+0x1a630>
    2054:	cfstrdge	mvd15, [r9, #252]!	; 0xfc
    2058:	blcs	1c2ec <strspn@plt+0x1a738>
    205c:	bcs	36440 <strspn@plt+0x3488c>
    2060:	ldrtmi	sp, [r0], -sp, ror #3
    2064:	stcl	7, cr15, [ip], {255}	; 0xff
    2068:	strb	r6, [r8, r3, lsr #17]!
    206c:	ldmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2070:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    2074:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    2078:			; <UNDEFINED> instruction: 0xf47f2800
    207c:			; <UNDEFINED> instruction: 0xf8dfaf64
    2080:	ldrbtmi	r0, [r8], #-2160	; 0xfffff790
    2084:	stc	7, cr15, [r2], {255}	; 0xff
    2088:	blls	97be04 <strspn@plt+0x97a250>
    208c:	rsbsle	r2, r7, r0, lsl #22
    2090:			; <UNDEFINED> instruction: 0xf89d4602
    2094:			; <UNDEFINED> instruction: 0x4618103f
    2098:			; <UNDEFINED> instruction: 0xf008ab0d
    209c:			; <UNDEFINED> instruction: 0x4605f99f
    20a0:	cmnle	r6, r0, lsl #16
    20a4:	svceq	0x0002f1ba
    20a8:	orrhi	pc, r1, r0, lsl #6
    20ac:	mlascc	pc, sp, r8, pc	; <UNPREDICTABLE>
    20b0:	movwcs	fp, #275	; 0x113
    20b4:	eorscc	pc, pc, sp, lsl #17
    20b8:	bcs	e88f4 <strspn@plt+0xe6d40>
    20bc:	cmnhi	pc, r0, asr #6	; <UNPREDICTABLE>
    20c0:	tstlt	r9, r6, lsr #18
    20c4:	blcs	28d1c <strspn@plt+0x27168>
    20c8:	subhi	pc, r9, #0
    20cc:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    20d0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    20d4:	stmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    20d8:			; <UNDEFINED> instruction: 0xf8df447b
    20dc:	ldrbtmi	r1, [r8], #-2080	; 0xfffff7e0
    20e0:	strge	lr, [r7, #-2509]	; 0xfffff633
    20e4:			; <UNDEFINED> instruction: 0xf8d34479
    20e8:			; <UNDEFINED> instruction: 0xf8df8010
    20ec:	pkhbtmi	r3, r3, r4, lsl #16
    20f0:	bne	43d918 <strspn@plt+0x43bd64>
    20f4:	ldrbtmi	r4, [fp], #-1553	; 0xfffff9ef
    20f8:	ands	r9, r5, r9, lsl #6
    20fc:	ldrtmi	r9, [r9], -r3, lsr #26
    2100:			; <UNDEFINED> instruction: 0x46509b19
    2104:			; <UNDEFINED> instruction: 0xf008462a
    2108:	strmi	pc, [r2], -r7, lsl #23
    210c:			; <UNDEFINED> instruction: 0xf0002800
    2110:	stmibvs	r3, {r0, r1, r2, r4, r5, r7, pc}^
    2114:			; <UNDEFINED> instruction: 0xf0002b00
    2118:	strtmi	r8, [r2], -r5, asr #1
    211c:			; <UNDEFINED> instruction: 0x46404631
    2120:	stmdbls	sp, {r3, r4, r7, r8, r9, sl, lr}
    2124:	ldrtmi	r4, [r1], #1200	; 0x4b0
    2128:	vrshl.u8	q10, <illegal reg q4.5>, q0
    212c:			; <UNDEFINED> instruction: 0xf8b880cd
    2130:	bl	fe85a140 <strspn@plt+0xfe85858c>
    2134:			; <UNDEFINED> instruction: 0xf8980109
    2138:	blt	1d9e140 <strspn@plt+0x1d9c58c>
    213c:	beq	ffe160 <strspn@plt+0xffc5ac>
    2140:	smlaldeq	pc, r0, r7, r0	; <UNPREDICTABLE>
    2144:			; <UNDEFINED> instruction: 0xf106b2b6
    2148:	svclt	0x00180604
    214c:	mulvc	r1, r8, r8
    2150:	ble	ff4d2c1c <strspn@plt+0xff4d1068>
    2154:			; <UNDEFINED> instruction: 0x46584632
    2158:	ldc	7, cr15, [r8], {255}	; 0xff
    215c:	bl	fe9a9998 <strspn@plt+0xfe9a7de4>
    2160:	strb	r0, [fp, r9, lsl #12]
    2164:			; <UNDEFINED> instruction: 0xf0014620
    2168:			; <UNDEFINED> instruction: 0x4605fb7d
    216c:			; <UNDEFINED> instruction: 0xf43f2800
    2170:			; <UNDEFINED> instruction: 0xf04fae79
    2174:			; <UNDEFINED> instruction: 0xe6d536ff
    2178:			; <UNDEFINED> instruction: 0xf96ef001
    217c:	ldrb	r2, [r5, #-1280]	; 0xfffffb00
    2180:			; <UNDEFINED> instruction: 0xb12b9b26
    2184:			; <UNDEFINED> instruction: 0xf0014620
    2188:	strmi	pc, [r5], -sp, ror #22
    218c:	mvnsle	r2, r0, lsl #16
    2190:			; <UNDEFINED> instruction: 0x0770f8df
    2194:			; <UNDEFINED> instruction: 0xf7ff4478
    2198:			; <UNDEFINED> instruction: 0xf89debfa
    219c:	blcs	e2c0 <strspn@plt+0xc70c>
    21a0:	rscshi	pc, fp, r0
    21a4:			; <UNDEFINED> instruction: 0xf958f001
    21a8:			; <UNDEFINED> instruction: 0xf04f2501
    21ac:			; <UNDEFINED> instruction: 0xe6b936ff
    21b0:	andcs	r2, r1, r4, lsl #2
    21b4:	bl	fe7c01b8 <strspn@plt+0xfe7be604>
    21b8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    21bc:	ldrbthi	pc, [r0], #-0	; <UNPREDICTABLE>
    21c0:	tstcs	r0, fp, lsr #12
    21c4:	andcs	lr, r1, r6, asr #11
    21c8:	bl	fe9c01cc <strspn@plt+0xfe9be618>
    21cc:	vmlal.s8	q9, d0, d0
    21d0:	blls	4e28bc <strspn@plt+0x4e0d08>
    21d4:			; <UNDEFINED> instruction: 0xf89db1db
    21d8:	blcs	e2e4 <strspn@plt+0xc730>
    21dc:	mrcge	4, 1, APSR_nzcv, cr0, cr15, {1}
    21e0:			; <UNDEFINED> instruction: 0x0724f8df
    21e4:			; <UNDEFINED> instruction: 0xf04f251f
    21e8:	ldrbtmi	r3, [r8], #-1791	; 0xfffff901
    21ec:	bl	ff3c01f0 <strspn@plt+0xff3be63c>
    21f0:			; <UNDEFINED> instruction: 0xf8dfe698
    21f4:	vst1.8	{d16}, [pc :64], r8
    21f8:			; <UNDEFINED> instruction: 0xf04f3180
    21fc:	ldrbtmi	r3, [r8], #-1791	; 0xfffff901
    2200:	bl	ff140204 <strspn@plt+0xff13e650>
    2204:			; <UNDEFINED> instruction: 0xf7ff200c
    2208:	strmi	lr, [r5], -sl, ror #24
    220c:	stmdals	r5!, {r1, r3, r7, r9, sl, sp, lr, pc}
    2210:			; <UNDEFINED> instruction: 0xf43f2800
    2214:			; <UNDEFINED> instruction: 0xf89dae1d
    2218:	blcs	e324 <strspn@plt+0xc770>
    221c:	mcrge	4, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    2220:	usateq	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    2224:			; <UNDEFINED> instruction: 0xf04f251f
    2228:	ldrbtmi	r3, [r8], #-1791	; 0xfffff901
    222c:	bl	febc0230 <strspn@plt+0xfebbe67c>
    2230:	blcs	7bc18 <strspn@plt+0x7a064>
    2234:	andeq	pc, r0, #79	; 0x4f
    2238:	svclt	0x00d8921f
    223c:			; <UNDEFINED> instruction: 0xf73f9a13
    2240:	ldr	sl, [pc], -r3, lsr #28
    2244:	umaalcc	pc, r6, sp, r8	; <UNPREDICTABLE>
    2248:			; <UNDEFINED> instruction: 0xf0002b00
    224c:	stmdbls	r4!, {r0, r2, r7, pc}
    2250:			; <UNDEFINED> instruction: 0x46204274
    2254:			; <UNDEFINED> instruction: 0xf7ff9107
    2258:	stmdbls	r7, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    225c:			; <UNDEFINED> instruction: 0xf8df4602
    2260:	ldrbtmi	r0, [r8], #-1716	; 0xfffff94c
    2264:	bl	fe4c0268 <strspn@plt+0xfe4be6b4>
    2268:			; <UNDEFINED> instruction: 0xf7ff4620
    226c:			; <UNDEFINED> instruction: 0x4605ec38
    2270:			; <UNDEFINED> instruction: 0xf8dfe658
    2274:	strcs	r0, [pc, #-1700]	; 1bd8 <strspn@plt+0x24>
    2278:			; <UNDEFINED> instruction: 0xf7ff4478
    227c:	ldrb	lr, [r1], -r8, lsl #23
    2280:	bne	43dae8 <strspn@plt+0x43bf34>
    2284:	andcs	r4, r1, r2, asr r6
    2288:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    228c:			; <UNDEFINED> instruction: 0xf0402f00
    2290:	stccs	0, cr8, [r0, #-640]	; 0xfffffd80
    2294:	addhi	pc, r7, r0, asr #5
    2298:	strtmi	r9, [sl], -r9, lsl #18
    229c:			; <UNDEFINED> instruction: 0xf7ff2001
    22a0:			; <UNDEFINED> instruction: 0xe73eec18
    22a4:			; <UNDEFINED> instruction: 0x1674f8df
    22a8:	andcs	r6, r1, r3, lsl #19
    22ac:	ldrbtmi	r6, [r9], #-2386	; 0xfffff6ae
    22b0:	stc	7, cr15, [lr], {255}	; 0xff
    22b4:			; <UNDEFINED> instruction: 0xf8dfe735
    22b8:	ldrcs	r0, [pc, #-1640]	; 1c58 <strspn@plt+0xa4>
    22bc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    22c0:			; <UNDEFINED> instruction: 0xf7ff4478
    22c4:	strt	lr, [sp], -r4, ror #22
    22c8:	strge	lr, [r7, #-2525]	; 0xfffff623
    22cc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    22d0:	blge	a7bb78 <strspn@plt+0xa79fc4>
    22d4:	ldrmi	r2, [r8], -r7, lsr #4
    22d8:	bl	ffb402dc <strspn@plt+0xffb3e728>
    22dc:	bcs	68b6c <strspn@plt+0x66fb8>
    22e0:	vmax.u8	d20, d0, d3
    22e4:			; <UNDEFINED> instruction: 0xf89d80ad
    22e8:	blcs	e3fc <strspn@plt+0xc848>
    22ec:	cfstrdge	mvd15, [ip, #252]!	; 0xfc
    22f0:			; <UNDEFINED> instruction: 0x1630f8df
    22f4:	strtmi	r2, [r3], -sp
    22f8:	ldrbtmi	r9, [r9], #-31	; 0xffffffe1
    22fc:	ldrtmi	r2, [r0], -r0, lsl #5
    2300:	stmdbvs	pc, {r8, sl, sp}	; <UNPREDICTABLE>
    2304:	ldrtmi	r9, [r9], -r0, lsr #10
    2308:	ldc2l	0, cr15, [r0], {0}
    230c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2310:	rsbhi	pc, r2, #64	; 0x40
    2314:			; <UNDEFINED> instruction: 0x8002f8b7
    2318:	mlascc	pc, sp, r8, pc	; <UNPREDICTABLE>
    231c:			; <UNDEFINED> instruction: 0xf898fa98
    2320:			; <UNDEFINED> instruction: 0xf888fa1f
    2324:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    2328:	bls	5f08fc <strspn@plt+0x5eed48>
    232c:			; <UNDEFINED> instruction: 0xf0002a00
    2330:	cdpne	3, 5, cr8, cr0, cr7, {4}
    2334:	submi	r4, r2, #68157440	; 0x4100000
    2338:	ldrtmi	r4, [r8], -r2, asr #2
    233c:	bl	1040340 <strspn@plt+0x103e78c>
    2340:			; <UNDEFINED> instruction: 0xf7ff4630
    2344:	strb	lr, [sp, #2838]!	; 0xb16
    2348:	strcc	r5, [r1, #-3448]	; 0xfffff288
    234c:	bl	fee40350 <strspn@plt+0xfee3e79c>
    2350:	cfldr64le	mvdx4, [r9], #672	; 0x2a0
    2354:	ldrb	r2, [r3, r0, lsl #10]!
    2358:	ldrbmi	r9, [r2], -r4, lsr #16
    235c:			; <UNDEFINED> instruction: 0xf7ff2101
    2360:	cdpne	12, 0, cr14, cr6, cr0, {0}
    2364:	stcge	6, cr15, [r7, #764]	; 0x2fc
    2368:			; <UNDEFINED> instruction: 0xf8dfe771
    236c:	ldrcs	r0, [pc, #-1468]	; 1db8 <strspn@plt+0x204>
    2370:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    2374:			; <UNDEFINED> instruction: 0xf7ff4478
    2378:	ldrb	lr, [r3, #2826]	; 0xb0a
    237c:	streq	pc, [ip, #2271]!	; 0x8df
    2380:			; <UNDEFINED> instruction: 0xf7ff4478
    2384:	strb	lr, [sp, #-2820]!	; 0xfffff4fc
    2388:	streq	pc, [r4, #2271]!	; 0x8df
    238c:			; <UNDEFINED> instruction: 0xf04f251f
    2390:	ldrbtmi	r3, [r8], #-1791	; 0xfffff901
    2394:	b	ffec0398 <strspn@plt+0xffebe7e4>
    2398:			; <UNDEFINED> instruction: 0xf000e5c4
    239c:	strcs	pc, [r1, #-3465]	; 0xfffff277
    23a0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    23a4:			; <UNDEFINED> instruction: 0x200ae5be
    23a8:	bl	fe2c03ac <strspn@plt+0xfe2be7f8>
    23ac:	bls	37be98 <strspn@plt+0x37a2e4>
    23b0:	streq	pc, [r0, #2271]	; 0x8df
    23b4:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    23b8:	b	ffa403bc <strspn@plt+0xffa3e808>
    23bc:			; <UNDEFINED> instruction: 0xf8dfe676
    23c0:	strcs	r0, [r1, #-1400]	; 0xfffffa88
    23c4:			; <UNDEFINED> instruction: 0xf04f9925
    23c8:	ldrbtmi	r3, [r8], #-1791	; 0xfffff901
    23cc:	b	ff7c03d0 <strspn@plt+0xff7be81c>
    23d0:			; <UNDEFINED> instruction: 0xf8dfe5a8
    23d4:	ldrtmi	r1, [sl], -r8, ror #10
    23d8:	ldrbtmi	r2, [r9], #-1
    23dc:	bl	1e403e0 <strspn@plt+0x1e3e82c>
    23e0:	stmdacs	r9, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    23e4:	subhi	pc, r6, #0
    23e8:			; <UNDEFINED> instruction: 0xf0002802
    23ec:	stmdacs	r5, {r4, r5, r6, r7, r9, pc}
    23f0:	rscshi	pc, pc, #0
    23f4:			; <UNDEFINED> instruction: 0xf0002806
    23f8:	stmdacs	fp, {r2, r3, r4, r8, r9, pc}
    23fc:	msrhi	CPSR_sx, #0
    2400:	ldrdls	pc, [ip], #-141	; 0xffffff73
    2404:	svceq	0x0000f1b9
    2408:	cfstrsge	mvf15, [ip, #508]	; 0x1fc
    240c:	umaalcc	pc, r5, sp, r8	; <UNPREDICTABLE>
    2410:			; <UNDEFINED> instruction: 0xf0002b00
    2414:			; <UNDEFINED> instruction: 0xf8df80ab
    2418:			; <UNDEFINED> instruction: 0xf1093528
    241c:	bls	5c2834 <strspn@plt+0x5c0c80>
    2420:	bcs	93614 <strspn@plt+0x91a60>
    2424:	vmul.p8	d22, d0, d8
    2428:	bcs	e2ca0 <strspn@plt+0xe10ec>
    242c:	andcs	fp, r0, #204, 30	; 0x330
    2430:			; <UNDEFINED> instruction: 0xf7ff2201
    2434:	bls	4fcf54 <strspn@plt+0x4fb3a0>
    2438:			; <UNDEFINED> instruction: 0xf43f2a00
    243c:	strb	sl, [sp, #-3443]!	; 0xfffff28d
    2440:	andcs	r4, r1, #26214400	; 0x1900000
    2444:			; <UNDEFINED> instruction: 0x46304653
    2448:	b	16c044c <strspn@plt+0x16be898>
    244c:			; <UNDEFINED> instruction: 0xf0402800
    2450:			; <UNDEFINED> instruction: 0xf89d82c3
    2454:			; <UNDEFINED> instruction: 0xf89d20a5
    2458:	eorls	r3, r3, #63	; 0x3f
    245c:	cmnle	sl, r0, lsl #22
    2460:	mlascc	ip, sp, r8, pc	; <UNPREDICTABLE>
    2464:	cmnle	r6, r0, lsl #22
    2468:			; <UNDEFINED> instruction: 0xf10d9b17
    246c:	stmdbls	r2!, {r0, r2, r4, r5, r7, r8, r9, sl}
    2470:	bls	52d924 <strspn@plt+0x52bd70>
    2474:	tstmi	r3, #738197504	; 0x2c000000
    2478:	msrhi	CPSR_fx, #0
    247c:	strbgt	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2480:	muleq	r3, r5, r8
    2484:			; <UNDEFINED> instruction: 0xf8dd44fc
    2488:	ldmvs	sl!, {r2, r5, r6, ip, pc}
    248c:	ldmdaeq	r4, {r2, r3, r8, ip, sp, lr, pc}
    2490:	andeq	lr, r3, ip, lsl #17
    2494:	svccc	0x00fff1b9
    2498:			; <UNDEFINED> instruction: 0x464568fb
    249c:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    24a0:			; <UNDEFINED> instruction: 0xf47fc50f
    24a4:	strbtmi	sl, [r0], -r0, lsr #30
    24a8:	b	ff6c04ac <strspn@plt+0xff6be8f8>
    24ac:	strbmi	r4, [r0], -r7, lsl #12
    24b0:	b	ff5c04b4 <strspn@plt+0xff5be900>
    24b4:	movweq	lr, #2647	; 0xa57
    24b8:	suble	r4, r0, r0, lsl #13
    24bc:	strcc	pc, [r8], #2271	; 0x8df
    24c0:			; <UNDEFINED> instruction: 0xf8df46b3
    24c4:			; <UNDEFINED> instruction: 0xf8df2488
    24c8:	ldrbtmi	r5, [fp], #-1160	; 0xfffffb78
    24cc:	tstcc	r4, #2046820352	; 0x7a000000
    24d0:			; <UNDEFINED> instruction: 0xf505447d
    24d4:	cfsh32	mvfx6, mvfx8, #26
    24d8:	vmov	s17, r2
    24dc:	and	r3, pc, r0, lsl sl	; <UNPREDICTABLE>
    24e0:			; <UNDEFINED> instruction: 0xf7ff4630
    24e4:			; <UNDEFINED> instruction: 0xee18eabe
    24e8:	adcsmi	r1, r8, #144, 20	; 0x90000
    24ec:	ldrtmi	r4, [r0], -r2, lsl #12
    24f0:	ldrtmi	fp, [sl], -r8, lsr #30
    24f4:	bl	11c04f8 <strspn@plt+0x11be944>
    24f8:			; <UNDEFINED> instruction: 0xf0002800
    24fc:	ldrcc	r8, [r4, #-684]	; 0xfffffd54
    2500:	blcs	1c6b4 <strspn@plt+0x1ab00>
    2504:	rschi	pc, r2, #0
    2508:	smlattlt	pc, lr, r8, r6
    250c:	mvnle	r2, r0, lsl #28
    2510:	vmlacs.f16	s12, s0, s29	; <UNPREDICTABLE>
    2514:			; <UNDEFINED> instruction: 0xf1b8d0f3
    2518:	rscsle	r0, r0, r0, lsl #30
    251c:			; <UNDEFINED> instruction: 0xf7ff4630
    2520:	vnmls.f32	s28, s17, s1
    2524:	strbmi	r1, [r0, #-2576]	; 0xfffff5f0
    2528:	ldrtmi	r4, [r0], -r2, lsl #12
    252c:	strbmi	fp, [r2], -r8, lsr #30
    2530:	bl	a40534 <strspn@plt+0xa3e980>
    2534:	mvnle	r2, r0, lsl #16
    2538:	ldrdls	pc, [r0], -r5
    253c:			; <UNDEFINED> instruction: 0xf8cd465e
    2540:	ldrb	r9, [r0], r8, rrx
    2544:	streq	pc, [ip], #-2271	; 0xfffff721
    2548:			; <UNDEFINED> instruction: 0xf04f250f
    254c:	ldrbtmi	r3, [r8], #-1791	; 0xfffff901
    2550:	b	a40554 <strspn@plt+0xa3e9a0>
    2554:			; <UNDEFINED> instruction: 0xf10de4e6
    2558:	stcge	7, cr0, [fp, #-724]!	; 0xfffffd2c
    255c:	ldmmi	lr!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    2560:	ldrbtmi	r9, [r8], #-2597	; 0xfffff5db
    2564:	b	4c0568 <strspn@plt+0x4be9b4>
    2568:	str	r9, [pc, #2573]!	; 2f7d <strspn@plt+0x13c9>
    256c:	mlascc	pc, sp, r8, pc	; <UNPREDICTABLE>
    2570:			; <UNDEFINED> instruction: 0xf0002b00
    2574:	blmi	ffe62b14 <strspn@plt+0xffe60f60>
    2578:	ldmdbvs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    257c:	svccc	0x00011cfb
    2580:	bleq	27d194 <strspn@plt+0x27b5e0>
    2584:	svceq	0x0001f817
    2588:	b	fe6c058c <strspn@plt+0xfe6be9d8>
    258c:	ldrhle	r4, [r9, #91]!	; 0x5b
    2590:	bcs	28de4 <strspn@plt+0x27230>
    2594:	cfstrdge	mvd15, [r6], {63}	; 0x3f
    2598:	bls	7fb8a0 <strspn@plt+0x7f9cec>
    259c:	blls	34b9a8 <strspn@plt+0x349df4>
    25a0:	stcls	6, cr4, [r0], #-192	; 0xffffff40
    25a4:	b	8e79bc <strspn@plt+0x8e5e08>
    25a8:			; <UNDEFINED> instruction: 0xf8cd73e3
    25ac:	stmib	sp, {r2, r4, sp, pc}^
    25b0:	stmib	sp, {r1, r8, r9, ip}^
    25b4:	blls	74b5bc <strspn@plt+0x749a08>
    25b8:	umaalcs	pc, r2, sp, r8	; <UNPREDICTABLE>
    25bc:	umaalne	pc, r0, sp, r8	; <UNPREDICTABLE>
    25c0:	b	feac05c4 <strspn@plt+0xfeabea10>
    25c4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    25c8:	cfstrsge	mvf15, [ip], #252	; 0xfc
    25cc:			; <UNDEFINED> instruction: 0xf0002802
    25d0:	stmdacs	r9, {r0, r5, r6, r9, pc}
    25d4:	subshi	pc, r8, #0
    25d8:			; <UNDEFINED> instruction: 0xf0002806
    25dc:	stmdacs	fp, {r0, r4, r5, r6, r9, pc}
    25e0:	subhi	pc, ip, #0
    25e4:	ldmmi	lr, {r0, r9, sl, lr}^
    25e8:			; <UNDEFINED> instruction: 0xf7ff4478
    25ec:	vstrcs.16	s28, [r0, #-416]	; 0xfffffe60	; <UNPREDICTABLE>
    25f0:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
    25f4:			; <UNDEFINED> instruction: 0xf1b9e496
    25f8:			; <UNDEFINED> instruction: 0xf77f0f01
    25fc:	blmi	ff66d850 <strspn@plt+0xff66bc9c>
    2600:	streq	pc, [r4, -r9, lsl #2]
    2604:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2608:			; <UNDEFINED> instruction: 0xf0002a00
    260c:	stmdavc	r1, {r0, r2, r4, r5, r6, r9, pc}
    2610:			; <UNDEFINED> instruction: 0xf001064b
    2614:	b	13c2f18 <strspn@plt+0x13c1364>
    2618:			; <UNDEFINED> instruction: 0xf1401cd1
    261c:	ldmibmi	r2, {r2, r5, r6, r9, pc}^
    2620:	andcs	r7, r1, r3, asr #16
    2624:			; <UNDEFINED> instruction: 0xf8cd4479
    2628:			; <UNDEFINED> instruction: 0xf8cd9004
    262c:			; <UNDEFINED> instruction: 0xf7ffc000
    2630:	blmi	ff3bcf78 <strspn@plt+0xff3bb3c4>
    2634:	andcs	r4, r1, #59768832	; 0x3900000
    2638:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    263c:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2640:	blcs	29294 <strspn@plt+0x276e0>
    2644:	cfstrdge	mvd15, [lr], #-252	; 0xffffff04
    2648:	bge	38b250 <strspn@plt+0x38969c>
    264c:	vst1.8	{d20-d22}, [pc :64], r9
    2650:			; <UNDEFINED> instruction: 0xf7ff5080
    2654:			; <UNDEFINED> instruction: 0x4607ea92
    2658:			; <UNDEFINED> instruction: 0xf0002800
    265c:	blmi	ff122e78 <strspn@plt+0xff1212c4>
    2660:	svcpl	0x0080f5b9
    2664:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2668:			; <UNDEFINED> instruction: 0xf003781b
    266c:	movwls	r0, #29504	; 0x7340
    2670:	bichi	pc, r4, r0, lsl #6
    2674:			; <UNDEFINED> instruction: 0x46384bbf
    2678:			; <UNDEFINED> instruction: 0x464a49bf
    267c:	sxtahmi	r4, fp, fp, ror #8
    2680:	tstls	r9, r9, ror r4
    2684:	svcmi	0x00bd6919
    2688:			; <UNDEFINED> instruction: 0xf7ff3104
    268c:	blmi	fef3cc44 <strspn@plt+0xfef3b090>
    2690:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    2694:	ldrbtmi	sl, [fp], #-1290	; 0xfffffaf6
    2698:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    269c:	bvc	43dec4 <strspn@plt+0x43c310>
    26a0:	mcr	6, 0, r4, cr8, cr13, {2}
    26a4:			; <UNDEFINED> instruction: 0x27003a90
    26a8:	eorls	pc, r0, sp, asr #17
    26ac:	smladxcc	r1, r0, r0, lr
    26b0:	eorls	r5, r0, #14976	; 0x3a80
    26b4:	bcs	fffeeae8 <strspn@plt+0xfffecf34>
    26b8:			; <UNDEFINED> instruction: 0xf89dd026
    26bc:	blcs	e7c0 <strspn@plt+0xcc0c>
    26c0:			; <UNDEFINED> instruction: 0xf8dad045
    26c4:			; <UNDEFINED> instruction: 0x46231010
    26c8:	ldrtmi	r4, [r0], -r2, asr #12
    26cc:	blx	ffbbe6d4 <strspn@plt+0xffbbcb20>
    26d0:			; <UNDEFINED> instruction: 0xf8dabb40
    26d4:	ldmdahi	r9, {r4, ip, sp}^
    26d8:	addlt	fp, r9, #299008	; 0x49000
    26dc:	strbmi	r1, [r3, #-3275]	; 0xfffff335
    26e0:	blmi	fea38fcc <strspn@plt+0xfea37418>
    26e4:	bleq	13eaf0 <strspn@plt+0x13cf3c>
    26e8:	mlascs	pc, sp, r8, pc	; <UNPREDICTABLE>
    26ec:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    26f0:	cmple	sl, r0, lsl #20
    26f4:	bcs	68f58 <strspn@plt+0x673a4>
    26f8:	bcc	b9bd4 <strspn@plt+0xb8020>
    26fc:	svclt	0x00184659
    2700:	rscscc	pc, pc, #79	; 0x4f
    2704:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2708:	strcc	r9, [r1, -r8, lsl #22]
    270c:	sfmle	f4, 2, [r8, #-748]	; 0xfffffd14
    2710:			; <UNDEFINED> instruction: 0x5deb9a07
    2714:	teqeq	pc, #3	; <UNPREDICTABLE>
    2718:	bcs	2739c <strspn@plt+0x257e8>
    271c:	blls	1f6e40 <strspn@plt+0x1f528c>
    2720:	strb	r9, [sl, r0, lsr #6]
    2724:			; <UNDEFINED> instruction: 0xf0002809
    2728:	stmdacs	r2, {r0, r2, r7, pc}
    272c:	adchi	pc, r7, r0
    2730:			; <UNDEFINED> instruction: 0xf0002805
    2734:	stmdacs	r6, {r0, r3, r4, r5, r8, pc}
    2738:	cmphi	r6, r0	; <UNPREDICTABLE>
    273c:	svclt	0x000c280b
    2740:	beq	fe43dfa8 <strspn@plt+0xfe43c3f4>
    2744:	beq	43dfac <strspn@plt+0x43c3f8>
    2748:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    274c:	ldrdcs	lr, [sl], -ip
    2750:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2754:	stmmi	ip, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2758:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    275c:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2760:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    2764:	bcs	3c660 <strspn@plt+0x3aaac>
    2768:	cmphi	r9, r0	; <UNPREDICTABLE>
    276c:	mulgt	r0, r0, r8
    2770:	svceq	0x0040f01c
    2774:	eorseq	pc, pc, #12
    2778:	vfnmane.f32	s29, s24, s30
    277c:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
    2780:	andcs	r7, r1, r3, asr #16
    2784:	stmibmi	r1, {r0, r8, ip, pc}
    2788:	and	pc, r0, sp, asr #17
    278c:			; <UNDEFINED> instruction: 0xf7ff4479
    2790:	blmi	1ffce18 <strspn@plt+0x1ffb264>
    2794:	andcs	r4, r1, #93323264	; 0x5900000
    2798:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    279c:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27a0:	ldmib	sp, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    27a4:			; <UNDEFINED> instruction: 0xf7ffa50a
    27a8:			; <UNDEFINED> instruction: 0xf100bbbd
    27ac:			; <UNDEFINED> instruction: 0xf1000b03
    27b0:	strmi	r3, [fp], #2559	; 0x9ff
    27b4:	svceq	0x0001f819
    27b8:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27bc:	mvnsle	r4, fp, asr #11
    27c0:	ldmdami	r4!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}^
    27c4:	andeq	pc, r4, #1073741826	; 0x40000002
    27c8:			; <UNDEFINED> instruction: 0xf1a84641
    27cc:	ldrbtmi	r0, [r8], #-2308	; 0xfffff6fc
    27d0:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27d4:	bllt	fe7c07d8 <strspn@plt+0xfe7bec24>
    27d8:			; <UNDEFINED> instruction: 0xf0002802
    27dc:	strtmi	r8, [r3], -r5, lsr #2
    27e0:	ldrtmi	r2, [r9], -r0, lsl #5
    27e4:	strcs	r4, [pc, #-1584]!	; 21bc <strspn@plt+0x608>
    27e8:			; <UNDEFINED> instruction: 0xf000951f
    27ec:			; <UNDEFINED> instruction: 0x4605fa5f
    27f0:			; <UNDEFINED> instruction: 0xf0402800
    27f4:			; <UNDEFINED> instruction: 0xf8b780e0
    27f8:			; <UNDEFINED> instruction: 0xf89d8002
    27fc:	blx	fe60e900 <strspn@plt+0xfe60cd4c>
    2800:	blx	800a68 <strspn@plt+0x7feeb4>
    2804:			; <UNDEFINED> instruction: 0xf108f888
    2808:	stmdblt	r3!, {r2, fp}^
    280c:	stccs	13, cr9, [r0, #-92]	; 0xffffffa4
    2810:	cmphi	r0, r0	; <UNPREDICTABLE>
    2814:	ldrtmi	r1, [r8], -r9, ror #28
    2818:	ldrmi	r4, [sp], -sl, asr #4
    281c:	strbmi	r4, [r1], -sl, asr #2
    2820:	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2824:	cfldr64pl	mvdx14, [r8, #-560]!	; 0xfffffdd0
    2828:			; <UNDEFINED> instruction: 0xf7ff3501
    282c:	strmi	lr, [r8, #2378]!	; 0x94a
    2830:	str	sp, [pc, #3321]	; 3531 <strspn@plt+0x197d>
    2834:	ldmib	sp, {r3, r4, r6, fp, lr}^
    2838:	ldrbtmi	r1, [r8], #-543	; 0xfffffde1
    283c:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2840:	bls	5fc5d0 <strspn@plt+0x5faa1c>
    2844:			; <UNDEFINED> instruction: 0xf77f2a01
    2848:	blmi	152e3a8 <strspn@plt+0x152c7f4>
    284c:			; <UNDEFINED> instruction: 0xf1093a02
    2850:	ldrbtmi	r0, [fp], #-260	; 0xfffffefc
    2854:			; <UNDEFINED> instruction: 0xf04fbf18
    2858:	ldmdbvs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    285c:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2860:			; <UNDEFINED> instruction: 0x4622e696
    2864:			; <UNDEFINED> instruction: 0xf958f008
    2868:	bcs	290bc <strspn@plt+0x27508>
    286c:	blge	16bf970 <strspn@plt+0x16bddbc>
    2870:	bllt	1540874 <strspn@plt+0x153ecc0>
    2874:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    2878:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    287c:	stmdami	r9, {r6, r7, r8, sl, sp, lr, pc}^
    2880:			; <UNDEFINED> instruction: 0xf7ff4478
    2884:	ldr	lr, [pc, -r4, lsl #17]!
    2888:	andeq	r8, r2, r2, lsl #6
    288c:	andeq	r0, r0, r0, lsl #2
    2890:	strdeq	r5, [r1], -lr
    2894:	andeq	r8, r2, r8, lsr #5
    2898:	andeq	r8, r2, r4, ror r3
    289c:	andeq	r5, r1, r4, ror #15
    28a0:	strdeq	r8, [r2], -r2
    28a4:	andeq	r8, r2, r0, asr #5
    28a8:	andeq	r0, r0, fp, lsr pc
    28ac:			; <UNDEFINED> instruction: 0x000157b4
    28b0:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    28b4:	andeq	r5, r1, sl, lsr r6
    28b8:	andeq	r5, r1, r4, asr r6
    28bc:	andeq	r5, r1, r2, ror #12
    28c0:	andeq	r8, r2, lr, asr #26
    28c4:	andeq	r8, r2, ip, lsl #25
    28c8:	andeq	r8, r2, r4, lsr ip
    28cc:			; <UNDEFINED> instruction: 0x000155b2
    28d0:	andeq	r8, r2, ip, rrx
    28d4:	andeq	r8, r2, r0, ror fp
    28d8:	andeq	r5, r1, r8, lsl #11
    28dc:	andeq	r5, r1, sl, asr #8
    28e0:	ldrdeq	r7, [r2], -r8
    28e4:	muleq	r1, lr, r4
    28e8:	andeq	r5, r1, r8, ror r4
    28ec:	muleq	r1, lr, fp
    28f0:	andeq	r5, r1, r2, lsr #23
    28f4:	andeq	r8, r2, r4, lsl #21
    28f8:	andeq	r5, r1, sl, asr r5
    28fc:	andeq	r5, r1, r0, asr #11
    2900:	ldrdeq	r5, [r1], -sl
    2904:	andeq	r5, r1, r8, asr #10
    2908:	andeq	r5, r1, r6, ror #10
    290c:	andeq	r5, r1, sl, ror #6
    2910:	andeq	r5, r1, r6, ror #10
    2914:	muleq	r1, lr, r5
    2918:	andeq	r5, r1, r8, lsr #11
    291c:	ldrdeq	r5, [r1], -sl
    2920:	andeq	r5, r1, r8, lsr r4
    2924:	andeq	r8, r2, r2, ror #16
    2928:			; <UNDEFINED> instruction: 0x000153b0
    292c:	andeq	r5, r1, ip, asr #8
    2930:	ldrdeq	r5, [r1], -lr
    2934:	ldrdeq	r5, [r1], -lr
    2938:	strdeq	r5, [r1], -r6
    293c:	andeq	r5, r1, r6, ror #5
    2940:	andeq	r8, r2, ip, lsr r7
    2944:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    2948:	muleq	r2, r2, r6
    294c:	muleq	r2, r0, r6
    2950:	andeq	r7, r2, r4, lsr fp
    2954:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2958:	muleq	r1, r2, r0
    295c:	andeq	r8, r2, r4, ror #11
    2960:	andeq	r5, r1, r4, lsl #7
    2964:	andeq	r8, r2, r8, asr r5
    2968:	andeq	r5, r1, r8, ror #8
    296c:	andeq	r8, r2, r4, lsr #10
    2970:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    2974:	andeq	r8, r2, r0, ror #9
    2978:	ldrdeq	r8, [r2], -ip
    297c:	andeq	r5, r1, ip, asr #10
    2980:	ldrdeq	r5, [r1], -sl
    2984:	andeq	r8, r2, r0, ror r4
    2988:	andeq	r5, r1, lr, ror #7
    298c:	andeq	r5, r1, r0, lsl #6
    2990:	andeq	r8, r2, r4, asr #7
    2994:	ldrdeq	r5, [r1], -r6
    2998:	andeq	r5, r1, r2, asr #6
    299c:	andeq	r8, r2, sl, lsl #6
    29a0:	andeq	r5, r1, lr, ror r1
    29a4:	muleq	r1, r0, r1
    29a8:	ldmib	sp, {r1, r2, r4, r6, fp, lr}^
    29ac:	ldrbtmi	r1, [r8], #-543	; 0xfffffde1
    29b0:	svc	0x00ecf7fe
    29b4:	ldmdami	r4, {r3, r5, r7, r9, sl, sp, lr, pc}^
    29b8:			; <UNDEFINED> instruction: 0xf7fe4478
    29bc:	ldrtmi	lr, [r0], -r8, ror #31
    29c0:	svc	0x00d6f7fe
    29c4:	svclt	0x00b82d00
    29c8:			; <UNDEFINED> instruction: 0xf7ff2563
    29cc:	stmdami	pc, {r0, r1, r3, r5, r7, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    29d0:			; <UNDEFINED> instruction: 0xf7fe4478
    29d4:	ldr	lr, [r3, #-4060]	; 0xfffff024
    29d8:	strbcs	r4, [r3, #-2125]!	; 0xfffff7b3
    29dc:	ldrbtmi	r9, [r8], #-2340	; 0xfffff6dc
    29e0:	svc	0x00d4f7fe
    29e4:	blt	fe7c09e8 <strspn@plt+0xfe7bee34>
    29e8:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    29ec:	svc	0x00cef7fe
    29f0:	stmdami	r9, {r1, r3, r7, r9, sl, sp, lr, pc}^
    29f4:			; <UNDEFINED> instruction: 0xf7fe4478
    29f8:	str	lr, [r1, #-4042]	; 0xfffff036
    29fc:	strbmi	r4, [r9], -r7, asr #16
    2a00:	addpl	pc, r0, #1325400064	; 0x4f000000
    2a04:			; <UNDEFINED> instruction: 0x46914478
    2a08:	svc	0x00c0f7fe
    2a0c:	tstls	r0, r2, lsr r6
    2a10:	stmdbmi	r3, {r0, r1, r4, r5, r6, r9, sl, lr}^
    2a14:	ldrbtmi	r2, [r9], #-1
    2a18:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a1c:			; <UNDEFINED> instruction: 0x4659e6b9
    2a20:			; <UNDEFINED> instruction: 0xf0084622
    2a24:			; <UNDEFINED> instruction: 0xe66ff879
    2a28:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    2a2c:	svc	0x00aef7fe
    2a30:	ldmdami	sp!, {r1, r2, r7, sl, sp, lr, pc}
    2a34:			; <UNDEFINED> instruction: 0xf7fe4478
    2a38:	strbt	lr, [r1], #4010	; 0xfaa
    2a3c:	svc	0x009ef7fe
    2a40:	strbmi	r4, [r1], -r2, lsr #12
    2a44:			; <UNDEFINED> instruction: 0xf0014638
    2a48:	ldrbt	pc, [r9], #-3243	; 0xfffff355	; <UNPREDICTABLE>
    2a4c:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    2a50:	svc	0x009cf7fe
    2a54:	stmdbvs	lr!, {r2, r4, r6, r7, sl, sp, lr, pc}
    2a58:			; <UNDEFINED> instruction: 0xf43f2e00
    2a5c:			; <UNDEFINED> instruction: 0xf1b8ad6d
    2a60:			; <UNDEFINED> instruction: 0xf47f0f00
    2a64:	strb	sl, [r7, #-3419]!	; 0xfffff2a5
    2a68:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    2a6c:	svc	0x008ef7fe
    2a70:			; <UNDEFINED> instruction: 0xf7ff200c
    2a74:			; <UNDEFINED> instruction: 0x4605e834
    2a78:	blt	1540a7c <strspn@plt+0x153eec8>
    2a7c:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    2a80:	svc	0x0084f7fe
    2a84:	blt	13c0a88 <strspn@plt+0x13beed4>
    2a88:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    2a8c:	svc	0x007ef7fe
    2a90:	blt	1240a94 <strspn@plt+0x123eee0>
    2a94:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    2a98:	svc	0x0078f7fe
    2a9c:	blt	10c0aa0 <strspn@plt+0x10beeec>
    2aa0:	strcs	r4, [r0, #-2343]	; 0xfffff6d9
    2aa4:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    2aa8:	ldrbtmi	r3, [r8], #-300	; 0xfffffed4
    2aac:	svc	0x006ef7fe
    2ab0:	ldmlt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ab4:	strbmi	r4, [r1], -r2, lsr #12
    2ab8:			; <UNDEFINED> instruction: 0xf0064638
    2abc:	ldrt	pc, [pc], #-3591	; 2ac4 <strspn@plt+0xf10>	; <UNPREDICTABLE>
    2ac0:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    2ac4:	svc	0x0062f7fe
    2ac8:	blt	b40acc <strspn@plt+0xb3ef18>
    2acc:	ldr	r4, [r6, #-1630]!	; 0xfffff9a2
    2ad0:			; <UNDEFINED> instruction: 0xf10d491e
    2ad4:	ldrtmi	r0, [fp], -r6, asr #1
    2ad8:	ldrbtmi	r9, [r9], #-0
    2adc:	andcs	r4, r1, sl, lsr #12
    2ae0:	svc	0x00f6f7fe
    2ae4:	ldmdbmi	sl, {r1, r3, r6, r7, sl, sp, lr, pc}
    2ae8:			; <UNDEFINED> instruction: 0xf8cd4663
    2aec:	andcs	r9, r1, r0
    2af0:			; <UNDEFINED> instruction: 0xf7fe4479
    2af4:	ldr	lr, [ip, #4078]	; 0xfee
    2af8:			; <UNDEFINED> instruction: 0x46224639
    2afc:			; <UNDEFINED> instruction: 0xf80cf008
    2b00:	svclt	0x0000e59e
    2b04:	strdeq	r5, [r1], -sl
    2b08:	strdeq	r4, [r1], -r8
    2b0c:	andeq	r5, r1, r0, asr #32
    2b10:	andeq	r4, r1, lr, ror lr
    2b14:	andeq	r5, r1, sl, rrx
    2b18:	andeq	r5, r1, ip, lsr r0
    2b1c:	andeq	r5, r1, r8, lsl r1
    2b20:	andeq	r5, r1, lr, lsr #1
    2b24:	andeq	r4, r1, r2, ror lr
    2b28:	andeq	r5, r1, r0, lsr #32
    2b2c:	andeq	r5, r1, r2, lsr #32
    2b30:	andeq	r5, r1, lr, lsl #1
    2b34:	andeq	r4, r1, lr, asr #29
    2b38:	andeq	r4, r1, sl, lsl #29
    2b3c:	andeq	r4, r1, lr, asr lr
    2b40:	andeq	r6, r1, lr, lsr #24
    2b44:	andeq	r4, r1, r2, ror #20
    2b48:	andeq	r4, r1, lr, ror #28
    2b4c:	andeq	r4, r1, sl, lsr #27
    2b50:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    2b54:	bleq	3ec98 <strspn@plt+0x3d0e4>
    2b58:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2b5c:	strbtmi	fp, [sl], -r2, lsl #24
    2b60:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2b64:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2b68:	ldrmi	sl, [sl], #776	; 0x308
    2b6c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2b70:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2b74:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2b78:			; <UNDEFINED> instruction: 0xf85a4b06
    2b7c:	stmdami	r6, {r0, r1, ip, sp}
    2b80:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2b84:	svc	0x0042f7fe
    2b88:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b8c:	andeq	r7, r2, r4, asr r3
    2b90:	strdeq	r0, [r0], -r4
    2b94:	andeq	r0, r0, r0, lsl r1
    2b98:	andeq	r0, r0, r4, lsl r1
    2b9c:	ldr	r3, [pc, #20]	; 2bb8 <strspn@plt+0x1004>
    2ba0:	ldr	r2, [pc, #20]	; 2bbc <strspn@plt+0x1008>
    2ba4:	add	r3, pc, r3
    2ba8:	ldr	r2, [r3, r2]
    2bac:	cmp	r2, #0
    2bb0:	bxeq	lr
    2bb4:	b	1a30 <__gmon_start__@plt>
    2bb8:	andeq	r7, r2, r4, lsr r3
    2bbc:	andeq	r0, r0, r8, lsl #2
    2bc0:	blmi	1d4be0 <strspn@plt+0x1d302c>
    2bc4:	bmi	1d3dac <strspn@plt+0x1d21f8>
    2bc8:	addmi	r4, r3, #2063597568	; 0x7b000000
    2bcc:	andle	r4, r3, sl, ror r4
    2bd0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2bd4:	ldrmi	fp, [r8, -r3, lsl #2]
    2bd8:	svclt	0x00004770
    2bdc:	muleq	r2, r4, pc	; <UNPREDICTABLE>
    2be0:	muleq	r2, r0, pc	; <UNPREDICTABLE>
    2be4:	andeq	r7, r2, r0, lsl r3
    2be8:	strdeq	r0, [r0], -ip
    2bec:	stmdbmi	r9, {r3, fp, lr}
    2bf0:	bmi	253dd8 <strspn@plt+0x252224>
    2bf4:	bne	253de0 <strspn@plt+0x25222c>
    2bf8:	svceq	0x00cb447a
    2bfc:			; <UNDEFINED> instruction: 0x01a1eb03
    2c00:	andle	r1, r3, r9, asr #32
    2c04:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2c08:	ldrmi	fp, [r8, -r3, lsl #2]
    2c0c:	svclt	0x00004770
    2c10:	andeq	r7, r2, r8, ror #30
    2c14:	andeq	r7, r2, r4, ror #30
    2c18:	andeq	r7, r2, r4, ror #5
    2c1c:	andeq	r0, r0, r8, lsl r1
    2c20:	blmi	2b0048 <strspn@plt+0x2ae494>
    2c24:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2c28:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2c2c:	blmi	2711e0 <strspn@plt+0x26f62c>
    2c30:	ldrdlt	r5, [r3, -r3]!
    2c34:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2c38:			; <UNDEFINED> instruction: 0xf7fe6818
    2c3c:			; <UNDEFINED> instruction: 0xf7ffee7c
    2c40:	blmi	1c2b44 <strspn@plt+0x1c0f90>
    2c44:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2c48:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2c4c:	andeq	r7, r2, r2, lsr pc
    2c50:			; <UNDEFINED> instruction: 0x000272b4
    2c54:	strdeq	r0, [r0], -r8
    2c58:	andeq	r7, r2, sl, asr #7
    2c5c:	andeq	r7, r2, r2, lsl pc
    2c60:	svclt	0x0000e7c4
    2c64:	andeq	r0, r0, r0
    2c68:	blmi	330150 <strspn@plt+0x32e59c>
    2c6c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2c70:	blle	3cd478 <strspn@plt+0x3cb8c4>
    2c74:	and	r4, r2, r5, lsl #12
    2c78:	bcs	1d508 <strspn@plt+0x1b954>
    2c7c:	ldmibvs	r9, {r1, r3, r8, r9, fp, ip, lr, pc}
    2c80:	ldrmi	r4, [ip], -r8, lsr #12
    2c84:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    2c88:	msreq	CPSR_, #4, 2
    2c8c:	mvnsle	r2, r0, lsl #16
    2c90:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2c94:	strtmi	r2, [r0], -r0, lsl #8
    2c98:	svclt	0x0000bd38
    2c9c:	muleq	r2, r8, r3
    2ca0:	stmdavs	fp, {r1, fp, sp, lr}
    2ca4:	ldmibvs	r9, {r4, r7, r8, fp, sp, lr}
    2ca8:	mrclt	7, 1, APSR_nzcv, cr12, cr14, {7}
    2cac:	svcmi	0x00f0e92d
    2cb0:	mrcmi	6, 3, r4, cr4, cr12, {0}
    2cb4:	blmi	1d2eef8 <strspn@plt+0x1d2d344>
    2cb8:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    2cbc:	strmi	r4, [r8], -r7, lsl #12
    2cc0:	ldmpl	r3!, {r8, sp}^
    2cc4:	ldmdavs	fp, {r1, r2, r4, r9, sl, lr}
    2cc8:			; <UNDEFINED> instruction: 0xf04f930d
    2ccc:			; <UNDEFINED> instruction: 0xf7fe0300
    2cd0:	blvs	ff8fe8a0 <strspn@plt+0xff8fccec>
    2cd4:	ldrsbthi	pc, [r0], -r4	; <UNPREDICTABLE>
    2cd8:	fldmdbxle	r8!, {d2-d1}	;@ Deprecated
    2cdc:			; <UNDEFINED> instruction: 0xf10d6c22
    2ce0:			; <UNDEFINED> instruction: 0x6ca10930
    2ce4:	stclvs	6, cr4, [r3], #-224	; 0xffffff20
    2ce8:			; <UNDEFINED> instruction: 0xf8cd2701
    2cec:			; <UNDEFINED> instruction: 0xf8cd8020
    2cf0:	movwls	r9, #4120	; 0x1018
    2cf4:	stmib	sp, {r6, r8, r9, sp}^
    2cf8:	andls	r5, r0, #3145728	; 0x300000
    2cfc:	strls	r9, [r7, -r2, lsl #2]
    2d00:	blvs	fe8e791c <strspn@plt+0xfe8e5d68>
    2d04:	stmiavc	r1!, {r1, r5, r7, r8, fp, ip, sp, lr}
    2d08:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    2d0c:	stmiblt	r8, {r0, r1, r9, sl, lr}
    2d10:	bcs	29548 <strspn@plt+0x27994>
    2d14:	bne	fec7a128 <strspn@plt+0xfec78574>
    2d18:			; <UNDEFINED> instruction: 0xdd392903
    2d1c:	stmiavc	r2!, {r1, r2, r3, r9, sl, lr}^
    2d20:	andeq	pc, r1, #130	; 0x82
    2d24:	svceq	0x0001f1b8
    2d28:	andcs	fp, r0, #212, 30	; 0x350
    2d2c:	andeq	pc, r1, #2
    2d30:	cmnle	sl, r0, lsl #20
    2d34:	bmi	1515290 <strspn@plt+0x15136dc>
    2d38:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2d3c:	bls	35cd88 <strspn@plt+0x35b1d4>
    2d40:			; <UNDEFINED> instruction: 0xf0404051
    2d44:			; <UNDEFINED> instruction: 0x4618809d
    2d48:	pop	{r0, r1, r2, r3, ip, sp, pc}
    2d4c:	stcvs	15, cr8, [r1], #960	; 0x3c0
    2d50:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2d54:			; <UNDEFINED> instruction: 0xf04f6c62
    2d58:			; <UNDEFINED> instruction: 0x6c230b01
    2d5c:	beq	13eea0 <strspn@plt+0x13d2ec>
    2d60:	eorhi	pc, r0, sp, asr #17
    2d64:	strls	r4, [r3, #-1592]	; 0xfffff9c8
    2d68:	movtcs	r9, #768	; 0x300
    2d6c:	smlabtcs	r1, sp, r9, lr
    2d70:	blls	1bd4ac <strspn@plt+0x1bb8f8>
    2d74:	movwge	lr, #18893	; 0x49cd
    2d78:	stmibvc	r2!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}
    2d7c:			; <UNDEFINED> instruction: 0xf7fe78a1
    2d80:			; <UNDEFINED> instruction: 0x4603eeba
    2d84:	bicsle	r2, r5, r0, lsl #16
    2d88:	bcs	295c0 <strspn@plt+0x27a0c>
    2d8c:			; <UNDEFINED> instruction: 0x4656dd19
    2d90:			; <UNDEFINED> instruction: 0x4613493f
    2d94:			; <UNDEFINED> instruction: 0x4632483f
    2d98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2d9c:	ldcl	7, cr15, [r6, #1016]!	; 0x3f8
    2da0:	bne	1da91d8 <strspn@plt+0x1da7624>
    2da4:	stcle	14, cr2, [sl, #-0]
    2da8:			; <UNDEFINED> instruction: 0xf08378e3
    2dac:			; <UNDEFINED> instruction: 0xf1b80301
    2db0:	svclt	0x00d40f01
    2db4:			; <UNDEFINED> instruction: 0xf0032300
    2db8:	blcs	39c4 <strspn@plt+0x1e10>
    2dbc:	teqcs	r1, #1073741836	; 0x4000000c
    2dc0:	stmdahi	fp!, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    2dc4:	blt	16e1154 <strspn@plt+0x16df5a0>
    2dc8:	andeq	lr, fp, #532480	; 0x82000
    2dcc:	svclt	0x00d445d8
    2dd0:			; <UNDEFINED> instruction: 0xf0022200
    2dd4:	addslt	r0, fp, #268435456	; 0x10000000
    2dd8:	ldrbmi	r9, [r3], #-778	; 0xfffffcf6
    2ddc:	stmdavc	sl!, {r1, r4, r5, r8, r9, fp, ip, sp, pc}
    2de0:			; <UNDEFINED> instruction: 0xf0026c21
    2de4:	addsmi	r0, r1, #-268435453	; 0xf0000003
    2de8:			; <UNDEFINED> instruction: 0xf1b8d007
    2dec:	teqle	r4, r0, lsl #30
    2df0:	strmi	r2, [sl], -r0, asr #22
    2df4:	movtcs	fp, #4040	; 0xfc8
    2df8:	ldrbeq	sp, [r9, r3, lsl #24]
    2dfc:	blls	2b2b14 <strspn@plt+0x2b0f60>
    2e00:	addsmi	r3, lr, #335544320	; 0x14000000
    2e04:	ldrmi	fp, [lr], -r8, lsr #31
    2e08:	stmdami	r3!, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    2e0c:	ldrbtmi	r9, [r8], #-778	; 0xfffffcf6
    2e10:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    2e14:			; <UNDEFINED> instruction: 0x46284631
    2e18:			; <UNDEFINED> instruction: 0xf7fe2201
    2e1c:	blls	2be894 <strspn@plt+0x2bcce0>
    2e20:	ldmdami	lr, {r3, r7, r8, r9, sl, sp, lr, pc}
    2e24:	movwls	r2, #41777	; 0xa331
    2e28:			; <UNDEFINED> instruction: 0xe7f14478
    2e2c:	movwls	r4, #47132	; 0xb81c
    2e30:			; <UNDEFINED> instruction: 0xf7fe4478
    2e34:	ldrbmi	lr, [sl], -ip, lsr #27
    2e38:			; <UNDEFINED> instruction: 0x46284651
    2e3c:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2e40:	ldmdami	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    2e44:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    2e48:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    2e4c:	stcvs	8, cr7, [r2], #-164	; 0xffffff5c
    2e50:	teqeq	pc, r1	; <UNPREDICTABLE>
    2e54:	addsmi	r9, r1, #11264	; 0x2c00
    2e58:	ldmdami	r3, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
    2e5c:	ldrbtmi	r9, [r8], #-779	; 0xfffffcf5
    2e60:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    2e64:	blcs	1029a98 <strspn@plt+0x1027ee4>
    2e68:	ldmdami	r0, {r3, r8, sl, fp, ip, lr, pc}
    2e6c:	movwls	r2, #41792	; 0xa340
    2e70:			; <UNDEFINED> instruction: 0xf7fe4478
    2e74:	stcvs	13, cr14, [r2], #-560	; 0xfffffdd0
    2e78:	strb	r9, [r2, sl, lsl #22]
    2e7c:	ldr	r6, [ip, r2, lsr #24]!
    2e80:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2e84:	andeq	r7, r2, r2, lsr #4
    2e88:	andeq	r0, r0, r0, lsl #2
    2e8c:	andeq	r7, r2, r4, lsr #3
    2e90:	andeq	r6, r1, ip, lsr r9
    2e94:	andeq	fp, r0, sl, lsr #12
    2e98:	muleq	r0, lr, r5
    2e9c:	andeq	fp, r0, r4, asr #11
    2ea0:	andeq	fp, r0, r0, lsr #9
    2ea4:			; <UNDEFINED> instruction: 0x0000b4b2
    2ea8:	andeq	fp, r0, r2, asr #9
    2eac:	strdeq	fp, [r0], -r8
    2eb0:	strlt	r4, [r8, #-2053]	; 0xfffff7fb
    2eb4:			; <UNDEFINED> instruction: 0xf7fe4478
    2eb8:	stmdami	r4, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    2ebc:			; <UNDEFINED> instruction: 0x4008e8bd
    2ec0:			; <UNDEFINED> instruction: 0xf7fe4478
    2ec4:	svclt	0x0000bd9b
    2ec8:	andeq	fp, r0, ip, asr r5
    2ecc:	andeq	fp, r0, r4, ror #21
    2ed0:	svcmi	0x00f0e92d
    2ed4:			; <UNDEFINED> instruction: 0xf8df460f
    2ed8:	svccs	0x000114f0
    2edc:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2ee0:	ldrbtmi	fp, [r9], #-155	; 0xffffff65
    2ee4:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    2ee8:			; <UNDEFINED> instruction: 0xf04f9319
    2eec:	vcgt.u8	d16, d0, d0
    2ef0:			; <UNDEFINED> instruction: 0xf8df8156
    2ef4:			; <UNDEFINED> instruction: 0x460684dc
    2ef8:	ldrbge	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2efc:			; <UNDEFINED> instruction: 0xf8df4615
    2f00:	ldrbtmi	fp, [r8], #1240	; 0x4d8
    2f04:	strcs	r4, [r1], #-1274	; 0xfffffb06
    2f08:	strd	r4, [r9], -fp
    2f0c:	stmdbcs	r0, {r0, r4, r5, r6, r8, sl, fp, sp, lr}
    2f10:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    2f14:	subsls	pc, r4, r6, asr #17
    2f18:	adcmi	r3, r7, #16777216	; 0x1000000
    2f1c:	teqhi	pc, r0	; <UNPREDICTABLE>
    2f20:	svcls	0x0004f855
    2f24:			; <UNDEFINED> instruction: 0xf7fe4648
    2f28:	stmdacs	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    2f2c:			; <UNDEFINED> instruction: 0xf899d0f4
    2f30:	blcs	b4ef38 <strspn@plt+0xb4d384>
    2f34:	sqtnedz	f5, #2.0
    2f38:	andeq	pc, r1, #1073741826	; 0x40000002
    2f3c:	andcs	sp, r1, ip, ror #1
    2f40:	sfmne	f7, 1, [r1], {64}	; 0x40
    2f44:	andcc	r4, r1, #152043520	; 0x9100000
    2f48:	mulne	r0, r9, r8
    2f4c:	stmdbcs	fp, {r0, r2, r3, r5, r8, fp, ip, sp}^
    2f50:	ldm	pc, {r0, r1, r2, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2f54:	subeq	pc, ip, r1, lsl r0	; <UNPREDICTABLE>
    2f58:	subeq	r0, lr, lr, asr #32
    2f5c:	subeq	r0, lr, lr, asr #32
    2f60:	subeq	r0, lr, lr, asr #32
    2f64:	subeq	r0, lr, lr, asr #32
    2f68:	subeq	r0, lr, lr, asr #32
    2f6c:	subeq	r0, lr, lr, asr #32
    2f70:	subeq	r0, lr, lr, asr #32
    2f74:	subeq	r0, lr, lr, asr #32
    2f78:	rsceq	r0, fp, lr, asr #32
    2f7c:	rsceq	r0, r7, lr, asr #32
    2f80:	subeq	r0, lr, lr, asr #32
    2f84:	subeq	r0, lr, lr, asr #32
    2f88:	subeq	r0, lr, lr, asr #32
    2f8c:	ldrdeq	r0, [lr], #-10
    2f90:	subeq	r0, lr, lr, asr #32
    2f94:	subeq	r0, lr, r0, lsr #2
    2f98:	sbcseq	r0, r6, r1, lsl r1
    2f9c:	subeq	r0, lr, lr, asr #32
    2fa0:	subeq	r0, lr, lr, asr #32
    2fa4:	subeq	r0, lr, pc, lsl #2
    2fa8:	subeq	r0, lr, sp, lsl #2
    2fac:	subeq	r0, lr, fp, lsl #2
    2fb0:	subeq	r0, lr, lr, asr #32
    2fb4:	subeq	r0, lr, lr, asr #32
    2fb8:	subeq	r0, lr, lr, asr #32
    2fbc:	sbcseq	r0, r3, lr, asr #32
    2fc0:	subeq	r0, lr, r7, lsl #2
    2fc4:	tsteq	r3, lr, asr #32
    2fc8:	subeq	r0, lr, lr, asr #32
    2fcc:	ldrdeq	r0, [lr], #-10
    2fd0:	subeq	r0, lr, lr, asr #32
    2fd4:	strdeq	r0, [lr], #-6
    2fd8:	strdeq	r0, [lr], #-4
    2fdc:	subeq	r0, lr, lr, asr #32
    2fe0:	strdeq	r0, [lr], #-1
    2fe4:	subeq	r0, lr, pc, ror #1
    2fe8:	strdeq	r0, [lr], #-14
    2fec:			; <UNDEFINED> instruction: 0xf10900fa
    2ff0:			; <UNDEFINED> instruction: 0xf8990901
    2ff4:	blcs	18ceffc <strspn@plt+0x18cd448>
    2ff8:			; <UNDEFINED> instruction: 0xf899d113
    2ffc:	blcs	f4f008 <strspn@plt+0xf4d454>
    3000:	ldmibmi	r6!, {r0, r1, r2, r3, r8, ip, lr, pc}^
    3004:	andeq	pc, r2, r9, lsl #2
    3008:	ldrbtmi	sl, [r9], #-2563	; 0xfffff5fd
    300c:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    3010:			; <UNDEFINED> instruction: 0xf0402801
    3014:	blls	e3460 <strspn@plt+0xe18ac>
    3018:	vqdmulh.s<illegal width 8>	d2, d0, d3
    301c:			; <UNDEFINED> instruction: 0x63b3810d
    3020:	andcs	lr, r2, #31981568	; 0x1e80000
    3024:	strbmi	r4, [r0], -r9, asr #12
    3028:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    302c:	rsbsle	r2, r0, r0, lsl #16
    3030:	strbmi	r2, [r9], -r2, lsl #4
    3034:			; <UNDEFINED> instruction: 0xf7fe4650
    3038:	stmdacs	r0, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    303c:	adcshi	pc, lr, r0
    3040:	strbmi	r2, [r9], -r2, lsl #4
    3044:			; <UNDEFINED> instruction: 0xf7fe4658
    3048:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    304c:	adchi	pc, r9, r0
    3050:	andcs	r4, r2, #14876672	; 0xe30000
    3054:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    3058:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    305c:			; <UNDEFINED> instruction: 0xf0002800
    3060:	stmiami	r0!, {r0, r3, r6, r7, pc}^
    3064:	strbmi	r2, [r9], -r2, lsl #4
    3068:			; <UNDEFINED> instruction: 0xf7fe4478
    306c:	stmdacs	r0, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
    3070:	adcshi	pc, r0, r0
    3074:	andcs	r4, r2, #220, 16	; 0xdc0000
    3078:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    307c:	stc	7, cr15, [r2, #1016]	; 0x3f8
    3080:	stmdacs	r0, {ip, pc}
    3084:	sbchi	pc, r6, r0, asr #32
    3088:	ldcl	7, cr15, [lr], {254}	; 0xfe
    308c:	mulne	r2, r9, r8
    3090:	movweq	pc, #8457	; 0x2109	; <UNPREDICTABLE>
    3094:			; <UNDEFINED> instruction: 0xf8326802
    3098:	ldrbeq	r2, [r2, #-17]	; 0xffffffef
    309c:	sbcshi	pc, r4, r0, asr #2
    30a0:	movwls	r4, #5656	; 0x1618
    30a4:	ldcl	7, cr15, [ip], {254}	; 0xfe
    30a8:	stmdacs	lr, {r0, r8, r9, fp, ip, pc}^
    30ac:	cmnhi	r8, r0, lsl #4	; <UNPREDICTABLE>
    30b0:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    30b4:	mcrrne	6, 1, r4, r2, cr9
    30b8:			; <UNDEFINED> instruction: 0x46482350
    30bc:	ldcl	7, cr15, [r8], #-1016	; 0xfffffc08
    30c0:			; <UNDEFINED> instruction: 0x212c4648
    30c4:	ldcl	7, cr15, [r2], {254}	; 0xfe
    30c8:			; <UNDEFINED> instruction: 0xf0002800
    30cc:	blls	234d8 <strspn@plt+0x21924>
    30d0:	andvc	r9, r3, r0
    30d4:			; <UNDEFINED> instruction: 0xf7ff4648
    30d8:	bls	427fc <strspn@plt+0x40c48>
    30dc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    30e0:	tsthi	r7, r0	; <UNPREDICTABLE>
    30e4:	mrrcne	8, 0, r6, r0, cr1
    30e8:	ldrtvs	r6, [r1], #-1651	; 0xfffff98d
    30ec:	ldc	7, cr15, [r2], #1016	; 0x3f8
    30f0:	strdls	r2, [r2], -pc	; <UNPREDICTABLE>
    30f4:	teqhi	lr, r0, lsl #4	; <UNPREDICTABLE>
    30f8:	smlsdx	sp, r0, r4, r6
    30fc:	tstcc	r1, r1, lsr r9
    3100:	blcc	5b5cc <strspn@plt+0x59a18>
    3104:	svcge	0x001ef47f
    3108:	bvs	c7cd28 <strspn@plt+0xc7b174>
    310c:	eorsvs	r3, r1, #1073741824	; 0x40000000
    3110:			; <UNDEFINED> instruction: 0xf109e7f7
    3114:			; <UNDEFINED> instruction: 0xf7fe0002
    3118:	ldmdacs	pc, {r3, r4, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    311c:	stmdale	r1!, {r1, ip, pc}^
    3120:			; <UNDEFINED> instruction: 0xe6f96530
    3124:	tstcc	r2, r1, lsr r9
    3128:			; <UNDEFINED> instruction: 0xe7ea6131
    312c:	strdcc	r6, [r1, -r1]
    3130:			; <UNDEFINED> instruction: 0xe7e661f1
    3134:			; <UNDEFINED> instruction: 0xe7e471f0
    3138:	andgt	pc, r4, r6, lsr #17
    313c:	eorsvc	lr, r0, r1, ror #15
    3140:	bvs	1c7d0c4 <strspn@plt+0x1c7b510>
    3144:	rsbsvs	r3, r1, #1073741824	; 0x40000000
    3148:	ldclvs	7, cr14, [r1], #876	; 0x36c
    314c:	ldrbtvs	r3, [r1], #257	; 0x101
    3150:	blvs	c7d0b4 <strspn@plt+0xc7b500>
    3154:	tstcc	r1, r0, lsr r3
    3158:			; <UNDEFINED> instruction: 0xe7d26331
    315c:			; <UNDEFINED> instruction: 0x310169b1
    3160:			; <UNDEFINED> instruction: 0xe7ce61b1
    3164:	tstcc	r1, r1, ror r9
    3168:			; <UNDEFINED> instruction: 0xe7ca6171
    316c:			; <UNDEFINED> instruction: 0xe7c872b0
    3170:			; <UNDEFINED> instruction: 0xe7c67370
    3174:			; <UNDEFINED> instruction: 0xe7c47230
    3178:	movwcs	r2, #4096	; 0x1000
    317c:	bmi	fe6dfd50 <strspn@plt+0xfe6de19c>
    3180:	ldrbtmi	r4, [sl], #-2962	; 0xfffff46e
    3184:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3188:	subsmi	r9, sl, r9, lsl fp
    318c:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    3190:	pop	{r0, r1, r3, r4, ip, sp, pc}
    3194:	bvs	1c6715c <strspn@plt+0x1c655a8>
    3198:	rsbsvs	r3, r1, #-2147483648	; 0x80000000
    319c:			; <UNDEFINED> instruction: 0x2000e7b1
    31a0:			; <UNDEFINED> instruction: 0xf109e7ed
    31a4:	ldrvs	r0, [r3, #770]!	; 0x302
    31a8:	ldmmi	r1, {r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}
    31ac:	ldrbtmi	r4, [r8], #-1610	; 0xfffff9b6
    31b0:	bl	ffb411b0 <strspn@plt+0xffb3f5fc>
    31b4:	mrc2	7, 3, pc, cr12, cr15, {7}
    31b8:	strb	r2, [r0, r1]!
    31bc:	andeq	pc, r2, r9, lsl #2
    31c0:	stcl	7, cr15, [r2], {254}	; 0xfe
    31c4:	svccc	0x0080f5b0
    31c8:	rsbsle	r9, r1, #2
    31cc:	cmnvs	r0, #67108864	; 0x4000000
    31d0:			; <UNDEFINED> instruction: 0xe6a17273
    31d4:	blcs	1eaa8 <strspn@plt+0x1cef4>
    31d8:	adchi	pc, r6, r0, asr #32
    31dc:	movweq	pc, #8457	; 0x2109	; <UNPREDICTABLE>
    31e0:			; <UNDEFINED> instruction: 0xe6996633
    31e4:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    31e8:	bl	ff4411e8 <strspn@plt+0xff43f634>
    31ec:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    31f0:	strb	r2, [r4, r1]
    31f4:			; <UNDEFINED> instruction: 0xf1094980
    31f8:	bge	83208 <strspn@plt+0x81654>
    31fc:			; <UNDEFINED> instruction: 0xf7fe4479
    3200:	stmdacs	r1, {r2, r4, r6, sl, fp, sp, lr, pc}
    3204:	blls	b777c <strspn@plt+0xb5bc8>
    3208:	rscsvc	pc, ip, #82837504	; 0x4f00000
    320c:	ldmdale	r7, {r0, r1, r4, r7, r9, lr}^
    3210:			; <UNDEFINED> instruction: 0xe68163f3
    3214:	andcs	r4, r7, #7929856	; 0x790000
    3218:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    321c:	ldc	7, cr15, [r2], #1016	; 0x3f8
    3220:	eorsle	r2, r6, r0, lsl #16
    3224:	andcs	r4, r3, #7733248	; 0x760000
    3228:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    322c:	stc	7, cr15, [sl], #1016	; 0x3f8
    3230:	movwcs	fp, #6944	; 0x1b20
    3234:			; <UNDEFINED> instruction: 0xe66f7073
    3238:	ldrbtmi	r4, [r8], #-2162	; 0xfffff78e
    323c:	bl	fe9c123c <strspn@plt+0xfe9bf688>
    3240:	mrc2	7, 1, pc, cr6, cr15, {7}
    3244:	ldr	r2, [sl, r1]
    3248:			; <UNDEFINED> instruction: 0x212c4618
    324c:			; <UNDEFINED> instruction: 0xf7fe9300
    3250:	blls	3e290 <strspn@plt+0x3c6dc>
    3254:	suble	r2, r5, r0, lsl #16
    3258:	ldrmi	r4, [r8], -fp, ror #18
    325c:	blge	12da70 <strspn@plt+0x12bebc>
    3260:			; <UNDEFINED> instruction: 0xf7fe4479
    3264:	stmdacs	r2, {r1, r5, sl, fp, sp, lr, pc}
    3268:	addhi	pc, r9, r0, asr #32
    326c:	blcs	fffe9e84 <strspn@plt+0xfffe82d0>
    3270:	addshi	pc, fp, r0, lsl #4
    3274:	stmib	r6, {r0, r1, r9, fp, ip, pc}^
    3278:			; <UNDEFINED> instruction: 0xe64d2310
    327c:	andcs	r4, r3, #6488064	; 0x630000
    3280:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    3284:	ldcl	7, cr15, [lr], #-1016	; 0xfffffc08
    3288:	teqle	r8, r0, lsl #16
    328c:	adcsvc	r2, r3, r1, lsl #6
    3290:	ldmdbmi	pc, {r1, r6, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    3294:	andeq	pc, r7, r9, lsl #2
    3298:	ldrbtmi	sl, [r9], #-2563	; 0xfffff5fd
    329c:	stc	7, cr15, [r4], {254}	; 0xfe
    32a0:	cmnle	r3, r1, lsl #16
    32a4:			; <UNDEFINED> instruction: 0xf5b39b03
    32a8:	rsble	r3, pc, #128, 30	; 0x200
    32ac:			; <UNDEFINED> instruction: 0xe63364b3
    32b0:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    32b4:	bl	1ac12b4 <strspn@plt+0x1abf700>
    32b8:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
    32bc:	ldrb	r2, [lr, -r1]
    32c0:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    32c4:	bl	18c12c4 <strspn@plt+0x18bf710>
    32c8:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    32cc:	ldrb	r2, [r6, -r1]
    32d0:			; <UNDEFINED> instruction: 0xf7ff4648
    32d4:	mvnlt	pc, r9, asr #25
    32d8:	movwcs	lr, #2512	; 0x9d0
    32dc:	stmib	r6, {r4, r5, r6, r9, sl, sp, lr}^
    32e0:			; <UNDEFINED> instruction: 0xe6192310
    32e4:	bge	d5820 <strspn@plt+0xd3c6c>
    32e8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    32ec:	bl	ff7412ec <strspn@plt+0xff73f738>
    32f0:	cmnle	r1, r1, lsl #16
    32f4:	blcs	fe9f08 <strspn@plt+0xfe8354>
    32f8:	ldrtvs	sp, [r3], #-2142	; 0xfffff7a2
    32fc:	stmdami	r8, {r2, r3, r9, sl, sp, lr, pc}^
    3300:	strbmi	r2, [r9], -r6, lsl #4
    3304:			; <UNDEFINED> instruction: 0xf7fe4478
    3308:	ldmiblt	r8!, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
    330c:	cmnvc	r3, r1, lsl #6
    3310:	stmdami	r4, {r1, r9, sl, sp, lr, pc}^
    3314:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    3318:	bl	e41318 <strspn@plt+0xe3f764>
    331c:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    3320:	bl	d41320 <strspn@plt+0xd3f76c>
    3324:	str	r2, [sl, -r1]!
    3328:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    332c:	bl	bc132c <strspn@plt+0xbbf778>
    3330:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    3334:	bl	ac1334 <strspn@plt+0xabf780>
    3338:	str	r2, [r0, -r1]!
    333c:	andcs	r4, r2, #3997696	; 0x3d0000
    3340:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    3344:	ldc	7, cr15, [lr], {254}	; 0xfe
    3348:	movwcs	fp, #6416	; 0x1910
    334c:	strb	r7, [r3, #435]!	; 0x1b3
    3350:	andcs	r4, r3, #3735552	; 0x390000
    3354:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    3358:	ldc	7, cr15, [r4], {254}	; 0xfe
    335c:			; <UNDEFINED> instruction: 0xf43f2800
    3360:	ldmdami	r6!, {r0, r1, r3, r4, r6, r7, r8, sl, fp, sp, pc}
    3364:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    3368:	bl	441368 <strspn@plt+0x43f7b4>
    336c:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
    3370:	str	r2, [r4, -r1]
    3374:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    3378:	bl	241378 <strspn@plt+0x23f7c4>
    337c:	ldmdami	r1!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3380:			; <UNDEFINED> instruction: 0xf7fe4478
    3384:			; <UNDEFINED> instruction: 0xf7ffeb04
    3388:	bfi	pc, r3, (invalid: 27:11)	; <UNPREDICTABLE>
    338c:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    3390:	b	fff41390 <strspn@plt+0xfff3f7dc>
    3394:	stc2	7, cr15, [ip, #1020]	; 0x3fc
    3398:	ldrbt	r2, [r0], r1
    339c:	b	ffbc139c <strspn@plt+0xffbbf7e8>
    33a0:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    33a4:	b	ffcc13a4 <strspn@plt+0xffcbf7f0>
    33a8:	stmdami	r9!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    33ac:			; <UNDEFINED> instruction: 0xf7fe4478
    33b0:			; <UNDEFINED> instruction: 0xf7ffeaee
    33b4:			; <UNDEFINED> instruction: 0xe7b5fd7d
    33b8:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    33bc:	b	ff9c13bc <strspn@plt+0xff9bf808>
    33c0:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    33c4:	svclt	0x0000e7ae
    33c8:	strdeq	r6, [r2], -sl
    33cc:	andeq	r0, r0, r0, lsl #2
    33d0:			; <UNDEFINED> instruction: 0x0000bdb2
    33d4:	ldrdeq	fp, [r0], -r8
    33d8:	strdeq	fp, [r0], -ip
    33dc:	andeq	fp, r0, sl, ror ip
    33e0:			; <UNDEFINED> instruction: 0x0000bcb2
    33e4:	ldrdeq	fp, [r0], -r8
    33e8:	andeq	r0, r1, sl, ror #7
    33ec:	andeq	r6, r2, sl, asr sp
    33f0:	andeq	ip, r0, r2, ror r4
    33f4:	ldrdeq	fp, [r0], -r2
    33f8:	andeq	fp, r0, r0, lsl fp
    33fc:	muleq	r0, r6, r3
    3400:	andeq	ip, r0, r2, asr #7
    3404:	andeq	fp, r0, lr, asr #20
    3408:	andeq	ip, r0, r0, ror #5
    340c:	andeq	ip, r0, lr, ror #6
    3410:	andeq	ip, r0, lr, lsl r3
    3414:	andeq	fp, r0, lr, lsr #20
    3418:	andeq	fp, r0, lr, asr #20
    341c:	muleq	r0, sl, r9
    3420:	strdeq	ip, [r0], -r0
    3424:	andeq	ip, r0, lr, ror #2
    3428:	muleq	r0, sl, r1
    342c:	andeq	fp, r0, sl, lsl sl
    3430:	andeq	fp, r0, r6, lsr sl
    3434:			; <UNDEFINED> instruction: 0x0000c2ba
    3438:	andeq	ip, r0, sl, lsr #5
    343c:	muleq	r0, lr, r2
    3440:	andeq	ip, r0, r6, ror r1
    3444:	strdeq	ip, [r0], -r4
    3448:	andeq	ip, r0, lr, lsr #4
    344c:	andeq	ip, r0, r2, asr #1
    3450:	muleq	r0, ip, r1
    3454:	andeq	ip, r0, lr, asr r1
    3458:	strlt	r4, [r8, #-2053]	; 0xfffff7fb
    345c:			; <UNDEFINED> instruction: 0xf7fe4478
    3460:	stmdami	r4, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    3464:			; <UNDEFINED> instruction: 0x4008e8bd
    3468:			; <UNDEFINED> instruction: 0xf7fe4478
    346c:	svclt	0x0000ba8d
    3470:	strdeq	ip, [r0], -r4
    3474:	andeq	ip, r0, ip, ror #15
    3478:	svcmi	0x00f0e92d
    347c:	bmi	ff914cdc <strspn@plt+0xff913128>
    3480:	blmi	ff92f69c <strspn@plt+0xff92dae8>
    3484:	ldrbtmi	sl, [sl], #-3842	; 0xfffff0fe
    3488:	orrlt	pc, ip, #14614528	; 0xdf0000
    348c:	orrhi	pc, ip, #14614528	; 0xdf0000
    3490:			; <UNDEFINED> instruction: 0xf8df4604
    3494:	ldrbtmi	sl, [fp], #908	; 0x38c
    3498:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    349c:	orrls	pc, r4, #14614528	; 0xdf0000
    34a0:			; <UNDEFINED> instruction: 0xf50b44fa
    34a4:	strmi	r6, [sp], -sl, lsl #22
    34a8:	movwls	r6, #14363	; 0x381b
    34ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    34b0:			; <UNDEFINED> instruction: 0x465b44f9
    34b4:	ldrtmi	r4, [r1], -r2, asr #12
    34b8:	strls	r4, [r0, -r8, lsr #12]
    34bc:	stceq	0, cr15, [r0], {79}	; 0x4f
    34c0:	andgt	pc, r8, sp, asr #17
    34c4:	b	feec14c4 <strspn@plt+0xfeebf910>
    34c8:			; <UNDEFINED> instruction: 0xf0001c43
    34cc:			; <UNDEFINED> instruction: 0xf1a0813b
    34d0:	blcs	e441d4 <strspn@plt+0xe42620>
    34d4:	msrhi	R9_fiq, r0
    34d8:			; <UNDEFINED> instruction: 0xf852a202
    34dc:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    34e0:	svclt	0x00004710
    34e4:	andeq	r0, r0, pc, lsr r2
    34e8:	andeq	r0, r0, r7, asr #4
    34ec:	andeq	r0, r0, r7, lsr r2
    34f0:	andeq	r0, r0, r7, asr #4
    34f4:	andeq	r0, r0, r7, asr #4
    34f8:	andeq	r0, r0, r3, lsr #4
    34fc:	andeq	r0, r0, r7, asr #4
    3500:	andeq	r0, r0, r7, asr #4
    3504:	andeq	r0, r0, r7, asr #4
    3508:	andeq	r0, r0, fp, lsl r2
    350c:	andeq	r0, r0, r7, asr #4
    3510:	andeq	r0, r0, r7, asr #4
    3514:	andeq	r0, r0, r7, asr #4
    3518:	andeq	r0, r0, r3, lsl r2
    351c:	andeq	r0, r0, r1, lsl #4
    3520:			; <UNDEFINED> instruction: 0xffffffcf
    3524:	andeq	r0, r0, r5, ror #3
    3528:	ldrdeq	r0, [r0], -r1
    352c:	andeq	r0, r0, fp, asr #3
    3530:	andeq	r0, r0, r3, asr #3
    3534:			; <UNDEFINED> instruction: 0x000001bd
    3538:			; <UNDEFINED> instruction: 0x000001b7
    353c:	andeq	r0, r0, r7, asr #4
    3540:			; <UNDEFINED> instruction: 0x000001b1
    3544:	andeq	r0, r0, r7, asr #4
    3548:	andeq	r0, r0, fp, lsr #3
    354c:	andeq	r0, r0, r7, asr #4
    3550:	andeq	r0, r0, r7, asr #4
    3554:	andeq	r0, r0, r7, asr #4
    3558:	andeq	r0, r0, r7, asr #4
    355c:	andeq	r0, r0, r7, asr #4
    3560:	andeq	r0, r0, r7, asr #4
    3564:	andeq	r0, r0, r7, asr #4
    3568:	andeq	r0, r0, r7, asr #4
    356c:	andeq	r0, r0, r3, lsr #3
    3570:	muleq	r0, fp, r1
    3574:	andeq	r0, r0, r5, lsl #3
    3578:	andeq	r0, r0, r7, asr #4
    357c:	andeq	r0, r0, sp, ror r1
    3580:	andeq	r0, r0, r9, asr r1
    3584:	andeq	r0, r0, r7, asr #4
    3588:	andeq	r0, r0, pc, lsr r2
    358c:	andeq	r0, r0, sp, asr #2
    3590:	andeq	r0, r0, r7, asr #4
    3594:	andeq	r0, r0, r7, asr #4
    3598:	andeq	r0, r0, r5, asr #2
    359c:	andeq	r0, r0, r7, lsr #2
    35a0:	andeq	r0, r0, r1, lsr #2
    35a4:	andeq	r0, r0, r7, asr #4
    35a8:	andeq	r0, r0, r5, lsl r1
    35ac:	andeq	r0, r0, pc, lsl #2
    35b0:	andeq	r0, r0, r9, lsl #2
    35b4:	andeq	r0, r0, r3, lsl #2
    35b8:	strdeq	r0, [r0], -sp
    35bc:	andeq	r0, r0, r7, asr #4
    35c0:	strdeq	r0, [r0], -r1
    35c4:	andeq	r0, r0, r7, asr #4
    35c8:	andeq	r0, r0, r9, ror #1
    35cc:	movwcc	r6, #7395	; 0x1ce3
    35d0:	strb	r6, [lr, -r3, ror #9]!
    35d4:	andcs	r6, r1, #35840	; 0x8c00
    35d8:	ldrmi	r7, [r3], #-802	; 0xfffffcde
    35dc:	strb	r6, [r8, -r3, lsr #6]!
    35e0:	mvnvc	r2, r1, lsl #6
    35e4:	movwcs	lr, #5989	; 0x1765
    35e8:	strb	r7, [r2, -r3, lsr #3]!
    35ec:	rscvc	r2, r3, r1, lsl #6
    35f0:	movwcs	lr, #5983	; 0x175f
    35f4:	ldrb	r7, [ip, -r3, rrx]
    35f8:			; <UNDEFINED> instruction: 0xf8594b8b
    35fc:	ldmdavs	fp, {r0, r1, ip, sp}
    3600:	ldrb	r6, [r6, -r3, ror #11]
    3604:	eorvc	r2, r3, r1, lsl #6
    3608:	blmi	fe1fd35c <strspn@plt+0xfe1fb7a8>
    360c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3610:			; <UNDEFINED> instruction: 0xf7fe6818
    3614:	stmdacs	r1, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    3618:	adcshi	pc, ip, r0
    361c:	svccc	0x0080f5b0
    3620:	adcshi	pc, r8, r0, lsl #1
    3624:	strb	r6, [r4, -r0, ror #7]
    3628:	movwcc	r6, #6755	; 0x1a63
    362c:	strb	r6, [r0, -r3, ror #4]
    3630:			; <UNDEFINED> instruction: 0xf8594b7d
    3634:	ldmdavs	fp, {r0, r1, ip, sp}
    3638:	ldr	r6, [sl, -r3, lsr #11]!
    363c:			; <UNDEFINED> instruction: 0xf8594b7a
    3640:	ldmdavs	r8, {r0, r1, ip, sp}
    3644:	blcs	b61658 <strspn@plt+0xb5faa4>
    3648:	addshi	pc, ip, r0
    364c:	b	1f4164c <strspn@plt+0x1f3fa98>
    3650:	svccc	0x0080f5b0
    3654:	sbchi	pc, ip, r0, lsl #1
    3658:	movwcs	r6, #4960	; 0x1360
    365c:	str	r7, [r8, -r3, ror #4]!
    3660:	movwcc	r6, #6563	; 0x19a3
    3664:	str	r6, [r4, -r3, lsr #3]!
    3668:			; <UNDEFINED> instruction: 0xf8594b6f
    366c:	ldmdavs	r8, {r0, r1, ip, sp}
    3670:	b	1ac1670 <strspn@plt+0x1abfabc>
    3674:	vadd.i8	d2, d0, d3
    3678:	movvs	r8, #171	; 0xab
    367c:	stmdbvs	r3!, {r0, r3, r4, r8, r9, sl, sp, lr, pc}^
    3680:	cmnvs	r3, r1, lsl #6
    3684:	stmdbvs	r3!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}
    3688:			; <UNDEFINED> instruction: 0x61233301
    368c:	movwcs	lr, #5905	; 0x1711
    3690:	str	r7, [lr, -r3, lsr #5]
    3694:	cmnvc	r3, #67108864	; 0x4000000
    3698:	movwcs	lr, #5899	; 0x170b
    369c:	str	r7, [r8, -r3, lsr #4]
    36a0:	cmnvc	r3, r1, lsl #6
    36a4:	vabd.s8	d30, d0, d5
    36a8:	adchi	r1, r3, r1, lsl #6
    36ac:	movwcs	lr, #5889	; 0x1701
    36b0:	ldrbt	r7, [lr], r3, lsr #1
    36b4:			; <UNDEFINED> instruction: 0xf8594b5c
    36b8:	ldmdavs	r8, {r0, r1, ip, sp}
    36bc:	b	11416bc <strspn@plt+0x113fb08>
    36c0:	blle	1ecd6c8 <strspn@plt+0x1ecbb14>
    36c4:	ldrbt	r6, [r4], r0, lsr #9
    36c8:	rscvc	r2, r0, #0
    36cc:	blmi	1456030 <strspn@plt+0x145447c>
    36d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    36d4:	blls	dd744 <strspn@plt+0xdbb90>
    36d8:			; <UNDEFINED> instruction: 0xf040405a
    36dc:	mullt	r5, r7, r0
    36e0:	svchi	0x00f0e8bd
    36e4:	blcs	1ef78 <strspn@plt+0x1d3c4>
    36e8:	blmi	13f7c68 <strspn@plt+0x13f60b4>
    36ec:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    36f0:			; <UNDEFINED> instruction: 0x6623681b
    36f4:	bvs	18fd270 <strspn@plt+0x18fb6bc>
    36f8:	rsbvs	r3, r3, #134217728	; 0x8000000
    36fc:	bvs	8fd268 <strspn@plt+0x8fb6b4>
    3700:	eorvs	r3, r3, #67108864	; 0x4000000
    3704:	blmi	123d260 <strspn@plt+0x123b6ac>
    3708:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    370c:			; <UNDEFINED> instruction: 0xf7fe6818
    3710:	ldmdacs	pc, {r2, r3, r4, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3714:	strvs	sp, [r0, #-2150]!	; 0xfffff79a
    3718:	stmdbvs	r3!, {r0, r1, r3, r6, r7, r9, sl, sp, lr, pc}
    371c:			; <UNDEFINED> instruction: 0x61233302
    3720:	stmibvs	r3!, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}^
    3724:	mvnvs	r3, r1, lsl #6
    3728:	strmi	lr, [r2], -r3, asr #13
    372c:	ldrbmi	r4, [r0], -r1, lsl #12
    3730:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3734:	blcs	1dec8 <strspn@plt+0x1c314>
    3738:	mrcge	4, 5, APSR_nzcv, cr11, cr15, {3}
    373c:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3740:	strb	r2, [r3, r1]
    3744:			; <UNDEFINED> instruction: 0xf8594b3a
    3748:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    374c:	ble	5d4200 <strspn@plt+0x5d264c>
    3750:	cmnlt	r2, r2, ror #26
    3754:	ldrbtmi	r4, [ip], #-3127	; 0xfffff3c9
    3758:			; <UNDEFINED> instruction: 0xf856e007
    375c:	strtmi	r1, [r0], -r3, lsr #32
    3760:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3764:	movwcc	r6, #6203	; 0x183b
    3768:	ldmdavs	fp!, {r0, r1, r3, r4, r5, sp, lr}
    376c:	blle	ffd14220 <strspn@plt+0xffd1266c>
    3770:			; <UNDEFINED> instruction: 0xf856e7e4
    3774:	movwcc	r2, #4131	; 0x1023
    3778:	eorsvs	r4, fp, fp, lsr #5
    377c:	blle	ffa5cd0c <strspn@plt+0xffa5b158>
    3780:	str	r2, [r3, r0]!
    3784:			; <UNDEFINED> instruction: 0xf7fe3001
    3788:	ldmdacs	r0!, {r5, r6, r7, r8, fp, sp, lr, pc}
    378c:	submi	sp, r0, #56, 16	; 0x380000
    3790:	strb	r6, [r2, -r0, ror #6]!
    3794:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    3798:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    379c:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    37a0:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37a4:	ldr	r2, [r1, r1]
    37a8:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    37ac:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37b0:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    37b4:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37b8:	str	r2, [r7, r1]
    37bc:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    37c0:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37c4:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    37c8:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37cc:	ldrb	r2, [sp, -r1]!
    37d0:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    37d4:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37d8:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    37dc:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37e0:	ldrb	r2, [r3, -r1]!
    37e4:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    37e8:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37ec:	strb	r2, [sp, -r1]!
    37f0:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    37f4:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37f8:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    37fc:	strb	r2, [r5, -r1]!
    3800:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    3804:	stmia	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3808:	ldrb	r2, [pc, -r1]
    380c:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3810:	andeq	r6, r2, r6, asr sl
    3814:	andeq	r0, r0, r0, lsl #2
    3818:	andeq	r6, r2, lr, ror #22
    381c:	andeq	ip, r0, lr, lsl #20
    3820:	andeq	ip, r0, r0, asr #22
    3824:	andeq	r6, r2, ip, lsr #20
    3828:	andeq	r0, r0, ip, lsl r1
    382c:	andeq	r6, r2, ip, lsl #16
    3830:	andeq	r0, r0, r4, lsl #2
    3834:	andeq	ip, r0, lr, lsr #17
    3838:			; <UNDEFINED> instruction: 0x0000c7be
    383c:	andeq	fp, r0, sl, asr #11
    3840:	andeq	ip, r0, lr, ror #15
    3844:			; <UNDEFINED> instruction: 0x0000b5b6
    3848:	andeq	ip, r0, r2, lsl #16
    384c:	andeq	fp, r0, r2, lsr #11
    3850:	strdeq	ip, [r0], -lr
    3854:	andeq	fp, r0, lr, lsl #11
    3858:	andeq	ip, r0, sl, lsl #14
    385c:	andeq	ip, r0, r2, asr #14
    3860:	andeq	ip, r0, sl, lsl #14
    3864:	blmi	1216188 <strspn@plt+0x12145d4>
    3868:	ldrblt	r4, [r0, #1146]!	; 0x47a
    386c:	ldmpl	r3, {r0, r1, r2, r4, r7, ip, sp, pc}^
    3870:	ldmdavs	fp, {r2, r9, sl, lr}
    3874:			; <UNDEFINED> instruction: 0xf04f9315
    3878:			; <UNDEFINED> instruction: 0xf7fe0300
    387c:	stclvs	8, cr14, [r5, #920]!	; 0x398
    3880:	stmdavs	r3, {r1, r3, r5, fp, ip, sp, lr}
    3884:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    3888:	ldrle	r0, [r4, #-1371]!	; 0xfffffaa5
    388c:			; <UNDEFINED> instruction: 0xf7fe4628
    3890:	stmdacs	lr, {r3, r5, r6, r7, fp, sp, lr, pc}^
    3894:	cdpge	8, 0, cr13, cr1, cr0, {1}
    3898:	strtmi	r1, [r9], -r2, asr #24
    389c:			; <UNDEFINED> instruction: 0x46302350
    38a0:	stm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38a4:			; <UNDEFINED> instruction: 0x212c4630
    38a8:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38ac:	stmdacs	r0, {r0, r2, r9, sl, lr}
    38b0:	smladxcs	r0, r8, r0, sp
    38b4:	eorvc	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
    38b8:			; <UNDEFINED> instruction: 0xf9d6f7ff
    38bc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    38c0:	stmdavs	r2, {r2, r3, r4, r5, ip, lr, pc}
    38c4:	strbtvs	r1, [r3], -r8, ror #24
    38c8:			; <UNDEFINED> instruction: 0xf7fe6422
    38cc:	ldmcs	pc!, {r2, r6, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    38d0:	strbtvs	sp, [r0], #-2119	; 0xfffff7b9
    38d4:	and	r4, r4, r8, lsr r6
    38d8:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    38dc:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38e0:	bmi	acb8ec <strspn@plt+0xac9d38>
    38e4:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    38e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38ec:	subsmi	r9, sl, r5, lsl fp
    38f0:	andslt	sp, r7, r5, asr #2
    38f4:	strdcs	fp, [ip, -r0]!
    38f8:			; <UNDEFINED> instruction: 0xf7fe4628
    38fc:			; <UNDEFINED> instruction: 0x4603e8b8
    3900:	ldrmi	r4, [sp], -r8, lsr #12
    3904:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3908:			; <UNDEFINED> instruction: 0x4606283f
    390c:			; <UNDEFINED> instruction: 0xb12dd821
    3910:			; <UNDEFINED> instruction: 0xf7fe1c68
    3914:	ldmcs	pc!, {r5, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    3918:	stmdale	r8!, {r0, r2, r9, sl, lr}
    391c:	strtvs	r2, [r6], #-0
    3920:	ldrb	r6, [lr, r5, ror #8]
    3924:			; <UNDEFINED> instruction: 0xf7ff4630
    3928:			; <UNDEFINED> instruction: 0x4603f99f
    392c:	ldmdavs	r9, {r4, r5, r8, ip, sp, pc}
    3930:	ldmdavs	sl, {r3, r5, r9, sl, lr}^
    3934:	stmib	r4, {r0, r1, r5, r6, r9, sl, sp, lr}^
    3938:	bfi	r1, r0, #4, #15
    393c:			; <UNDEFINED> instruction: 0x46314815
    3940:			; <UNDEFINED> instruction: 0xf7fe4478
    3944:	ldmdami	r4, {r2, r5, fp, sp, lr, pc}
    3948:			; <UNDEFINED> instruction: 0xf7fe4478
    394c:	andcs	lr, r1, r0, lsr #16
    3950:	ldmdami	r2, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    3954:			; <UNDEFINED> instruction: 0xf7fe4478
    3958:			; <UNDEFINED> instruction: 0xf7ffe81a
    395c:	andcs	pc, r1, sp, ror sp	; <UNPREDICTABLE>
    3960:	stmdami	pc, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    3964:			; <UNDEFINED> instruction: 0xf7fe4478
    3968:	andcs	lr, r1, r2, lsl r8
    396c:	stmdami	sp, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    3970:			; <UNDEFINED> instruction: 0xf7fe4478
    3974:			; <UNDEFINED> instruction: 0xf7ffe80c
    3978:	andcs	pc, r1, pc, ror #26
    397c:			; <UNDEFINED> instruction: 0xf7fde7b1
    3980:	svclt	0x0000effe
    3984:	andeq	r6, r2, r4, ror r6
    3988:	andeq	r0, r0, r0, lsl #2
    398c:	andeq	ip, r0, sl, asr #14
    3990:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
    3994:	andeq	fp, r0, r4, asr #22
    3998:	andeq	fp, r0, r0, ror fp
    399c:	strdeq	ip, [r0], -r4
    39a0:	andeq	fp, r0, r8, lsl #23
    39a4:	andeq	fp, r0, ip, ror fp
    39a8:	bmi	2165cc <strspn@plt+0x214a18>
    39ac:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    39b0:	strmi	r4, [r1], -ip, lsl #12
    39b4:			; <UNDEFINED> instruction: 0xf853447a
    39b8:	strtmi	r3, [r0], -r1, lsr #32
    39bc:			; <UNDEFINED> instruction: 0xf7fe2140
    39c0:	strtmi	lr, [r0], -lr, ror #16
    39c4:	svclt	0x0000bd10
    39c8:	andeq	r6, r2, r0, asr #3
    39cc:			; <UNDEFINED> instruction: 0x0000c6b0
    39d0:	ldrlt	r2, [r0, #-2303]!	; 0xfffff701
    39d4:	addlt	r4, r3, r4, lsl r6
    39d8:	stmdacs	r4!, {r1, r4, ip, lr, pc}^
    39dc:	vldrmi.16	s26, [r2, #-26]	; 0xffffffe6	; <UNPREDICTABLE>
    39e0:	andls	r4, r1, sp, ror r4
    39e4:	mvnscc	pc, #79	; 0x4f
    39e8:			; <UNDEFINED> instruction: 0x21202201
    39ec:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    39f0:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39f4:	andlt	r4, r3, r0, lsr #12
    39f8:	stcmi	13, cr11, [ip, #-192]	; 0xffffff40
    39fc:			; <UNDEFINED> instruction: 0xe7f0447d
    3a00:	blmi	2eff0c <strspn@plt+0x2ee358>
    3a04:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
    3a08:	strgt	ip, [r7, #-2831]	; 0xfffff4f1
    3a0c:	eorhi	r4, fp, r0, lsr #12
    3a10:	ldclt	0, cr11, [r0, #-12]!
    3a14:	strtmi	r4, [r3], -r7, lsl #20
    3a18:	bgt	1d4c08 <strspn@plt+0x1d3054>
    3a1c:	strtmi	ip, [r0], -r3, lsl #6
    3a20:	andlt	r7, r3, sl, lsl r0
    3a24:	svclt	0x0000bd30
    3a28:	andeq	ip, r0, ip, lsr #13
    3a2c:	andeq	ip, r0, r8, lsl #13
    3a30:	andeq	ip, r0, r2, ror #12
    3a34:	andeq	ip, r0, r0, ror #12
    3a38:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    3a3c:	andne	pc, r0, #192, 6
    3a40:	strdlt	fp, [r7], r0	; <UNPREDICTABLE>
    3a44:	ldrbtmi	r4, [ip], #3880	; 0xf28
    3a48:	vsubl.u8	<illegal reg q12.5>, d0, d3
    3a4c:			; <UNDEFINED> instruction: 0xf3c01340
    3a50:	movwls	r1, #8832	; 0x2280
    3a54:	bicne	r9, r3, r1, lsl #4
    3a58:	movwls	sl, #3589	; 0xe05
    3a5c:	strmi	r4, [r4], -r3, lsr #22
    3a60:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
    3a64:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
    3a68:	addcs	r4, r0, #48, 12	; 0x3000000
    3a6c:	ldmdavs	pc!, {r0, r8, sp}	; <UNPREDICTABLE>
    3a70:			; <UNDEFINED> instruction: 0xf04f9725
    3a74:			; <UNDEFINED> instruction: 0xf7fe0700
    3a78:	strbteq	lr, [r3], ip, lsl #16
    3a7c:	andscs	fp, sl, r8, asr pc
    3a80:	blmi	6f8b04 <strspn@plt+0x6f6f50>
    3a84:	ldreq	pc, [r8, -r0, lsl #2]
    3a88:	rscscc	pc, pc, #79	; 0x4f
    3a8c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    3a90:	ldrtmi	r9, [r0], #-1025	; 0xfffffbff
    3a94:	streq	pc, [r3], #-4
    3a98:			; <UNDEFINED> instruction: 0xf7fd9400
    3a9c:	shsub8mi	lr, sl, sl
    3aa0:			; <UNDEFINED> instruction: 0x46284631
    3aa4:	svc	0x005ef7fd
    3aa8:	movwcs	r4, #2578	; 0xa12
    3aac:	blmi	399260 <strspn@plt+0x3976ac>
    3ab0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ab4:	blls	95db24 <strspn@plt+0x95bf70>
    3ab8:	tstle	r0, sl, asr r0
    3abc:	eorlt	r4, r7, r8, lsr #12
    3ac0:	blmi	373288 <strspn@plt+0x3716d4>
    3ac4:	addeq	pc, r1, #196, 6	; 0x10000003
    3ac8:	eoreq	pc, lr, sp, lsl #2
    3acc:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    3ad0:	rscscc	pc, pc, #79	; 0x4f
    3ad4:			; <UNDEFINED> instruction: 0xf7fd2101
    3ad8:	ldrdcs	lr, [r2], -ip	; <UNPREDICTABLE>
    3adc:			; <UNDEFINED> instruction: 0xf7fde7d1
    3ae0:	svclt	0x0000ef4e
    3ae4:	muleq	r2, r6, r4
    3ae8:	andeq	r0, r0, r0, lsl #2
    3aec:	andeq	ip, r0, sl, lsr r6
    3af0:	andeq	ip, r0, lr, lsr r6
    3af4:	andeq	r6, r2, ip, lsr #8
    3af8:	strdeq	ip, [r0], -r2
    3afc:	svcmi	0x00f0e92d
    3b00:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    3b04:	svcne	0x000d8b02
    3b08:	vstrcs	s8, [r3, #-336]	; 0xfffffeb0
    3b0c:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    3b10:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    3b14:			; <UNDEFINED> instruction: 0x9323681b
    3b18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3b1c:	blvs	efb11c <strspn@plt+0xef9568>
    3b20:	blcs	af38 <strspn@plt+0x9384>
    3b24:	ldmvc	fp!, {r0, r2, r3, r5, r6, r8, ip, lr, pc}^
    3b28:	rsble	r2, r7, r0, lsl #22
    3b2c:			; <UNDEFINED> instruction: 0xf8df4b4d
    3b30:			; <UNDEFINED> instruction: 0xf8df9138
    3b34:	ldrbtmi	sl, [fp], #-312	; 0xfffffec8
    3b38:	ldrbtmi	r7, [r9], #2681	; 0xa79
    3b3c:	mcr	4, 0, r4, cr8, cr10, {7}
    3b40:	and	r3, r8, r0, lsl sl
    3b44:	stmdbcs	r0, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr}
    3b48:	blne	feb78040 <strspn@plt+0xfeb7648c>
    3b4c:	cfstrscs	mvf4, [r0, #-208]	; 0xffffff30
    3b50:	stccs	13, cr13, [r2, #-224]	; 0xffffff20
    3b54:	stmdahi	r2!, {r1, r3, r4, r6, r8, sl, fp, ip, lr, pc}
    3b58:			; <UNDEFINED> instruction: 0xf894460b
    3b5c:	blt	14a3b70 <strspn@plt+0x14a1fbc>
    3b60:	streq	pc, [r4], -r8, lsl #2
    3b64:			; <UNDEFINED> instruction: 0xb141b292
    3b68:	addsmi	r6, r0, #120, 22	; 0x1e000
    3b6c:	ldmvc	r9!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    3b70:	cmple	fp, r0, lsl #18
    3b74:	stmdacs	r0, {r3, r4, r5, r9, fp, sp, lr}
    3b78:	strbmi	sp, [r9], -r2, ror #2
    3b7c:			; <UNDEFINED> instruction: 0xf7fd2001
    3b80:	cdpcs	15, 0, cr14, cr4, cr8, {5}
    3b84:	stmiavc	r2!, {r0, r1, r2, r3, ip, lr, pc}
    3b88:	bleq	13ffa0 <strspn@plt+0x13e3ec>
    3b8c:	tsteq	r3, r2	; <UNPREDICTABLE>
    3b90:	eorsle	r2, r0, r3, lsl #18
    3b94:	strle	r0, [r4, #-2003]!	; 0xfffff82d
    3b98:			; <UNDEFINED> instruction: 0x465b4935
    3b9c:	andcs	r4, r1, r2, asr #12
    3ba0:			; <UNDEFINED> instruction: 0xf7fd4479
    3ba4:	ldmdavc	fp!, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    3ba8:	sbcle	r2, fp, r0, lsl #22
    3bac:	stmiavc	r0!, {r0, r1, r8, fp, sp, pc}
    3bb0:			; <UNDEFINED> instruction: 0xff42f7ff
    3bb4:			; <UNDEFINED> instruction: 0x46024651
    3bb8:			; <UNDEFINED> instruction: 0xf7fd2001
    3bbc:	bvc	1e7f9ec <strspn@plt+0x1e7de38>
    3bc0:	sbcle	r2, r2, r0, lsl #18
    3bc4:	stmdbmi	fp!, {r0, r8, r9, sp}
    3bc8:	ldrbtmi	r4, [r9], #-2597	; 0xfffff5db
    3bcc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3bd0:	subsmi	r9, r1, r3, lsr #20
    3bd4:	ldrmi	sp, [r8], -r0, asr #2
    3bd8:	ldc	0, cr11, [sp], #148	; 0x94
    3bdc:	pop	{r1, r8, r9, fp, pc}
    3be0:	mrc	15, 0, r8, cr8, cr0, {7}
    3be4:			; <UNDEFINED> instruction: 0xf7fd0a10
    3be8:	strbmi	lr, [r1], -ip, lsl #30
    3bec:	andcs	r4, r1, #88, 12	; 0x5800000
    3bf0:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3bf4:	stmdami	r0!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3bf8:			; <UNDEFINED> instruction: 0xe7f44478
    3bfc:	blcs	1e4f0 <strspn@plt+0x1c93c>
    3c00:	ldmdami	lr, {r2, r4, r7, r8, ip, lr, pc}
    3c04:			; <UNDEFINED> instruction: 0xf7fd4478
    3c08:			; <UNDEFINED> instruction: 0xe78feefc
    3c0c:	movwcs	r4, #2076	; 0x81c
    3c10:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
    3c14:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    3c18:	ldrb	r9, [r4, r1, lsl #22]
    3c1c:	movwcs	r4, #6169	; 0x1819
    3c20:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
    3c24:	mcr	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3c28:	strb	r9, [ip, r1, lsl #22]
    3c2c:			; <UNDEFINED> instruction: 0x3c0119a5
    3c30:			; <UNDEFINED> instruction: 0xf8143d01
    3c34:			; <UNDEFINED> instruction: 0xf7fd0f01
    3c38:	adcmi	lr, ip, #68, 30	; 0x110
    3c3c:			; <UNDEFINED> instruction: 0xe7c1d1f9
    3c40:	ldrtmi	r2, [r1], -r1, lsl #16
    3c44:	svclt	0x000c9301
    3c48:			; <UNDEFINED> instruction: 0xf04f4602
    3c4c:			; <UNDEFINED> instruction: 0x462032ff
    3c50:	mrc	7, 5, APSR_nzcv, cr6, cr13, {7}
    3c54:	ldr	r9, [r6, r1, lsl #22]!
    3c58:	mrc	7, 4, APSR_nzcv, cr0, cr13, {7}
    3c5c:	andeq	r6, r2, lr, asr #7
    3c60:	andeq	r0, r0, r0, lsl #2
    3c64:	andeq	ip, r0, sl, lsr r6
    3c68:	andeq	ip, r0, r6, lsl #12
    3c6c:	andeq	ip, r0, r4, ror #12
    3c70:	andeq	ip, r0, r4, asr #11
    3c74:	andeq	r6, r2, r2, lsl r3
    3c78:	andeq	ip, r0, ip, asr r5
    3c7c:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    3c80:	andeq	ip, r0, lr, lsl #10
    3c84:	andeq	ip, r0, r6, asr #9
    3c88:	ldrbmi	lr, [r0, sp, lsr #18]!
    3c8c:	bmi	10154ec <strspn@plt+0x1013938>
    3c90:	blmi	100b8cc <strspn@plt+0x1009d18>
    3c94:	ldrbtmi	r2, [sl], #-3331	; 0xfffff2fd
    3c98:	ldmpl	r3, {r1, r5, r7, ip, sp, pc}^
    3c9c:			; <UNDEFINED> instruction: 0x9321681b
    3ca0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3ca4:	blvs	cfb20c <strspn@plt+0xcf9658>
    3ca8:	blcs	b0c0 <strspn@plt+0x950c>
    3cac:	ldmvc	r3!, {r1, r3, r6, r8, ip, lr, pc}^
    3cb0:	suble	r2, r4, r0, lsl #22
    3cb4:			; <UNDEFINED> instruction: 0xf8df4f38
    3cb8:	bvc	1c64050 <strspn@plt+0x1c6249c>
    3cbc:	ldrbtmi	r4, [r8], #1151	; 0x47f
    3cc0:	bvc	1c7bce8 <strspn@plt+0x1c7a134>
    3cc4:	bl	fe972ab0 <strspn@plt+0xfe970efc>
    3cc8:	ldrbmi	r0, [r4], #-1290	; 0xfffffaf6
    3ccc:	stcle	13, cr2, [sl, #-0]
    3cd0:	ldcle	13, cr2, [ip, #-8]!
    3cd4:			; <UNDEFINED> instruction: 0xf8948823
    3cd8:	blt	16e7cec <strspn@plt+0x16e6138>
    3cdc:	beq	140108 <strspn@plt+0x13e554>
    3ce0:			; <UNDEFINED> instruction: 0xb141b29a
    3ce4:	addsmi	r6, r3, #117760	; 0x1cc00
    3ce8:	ldmvc	r3!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    3cec:	teqle	r8, r0, lsl #22
    3cf0:	blcs	1e5c4 <strspn@plt+0x1ca10>
    3cf4:	ldrtmi	sp, [r9], -r0, asr #2
    3cf8:			; <UNDEFINED> instruction: 0xf7fd2001
    3cfc:	stcne	14, cr14, [r0, #-936]!	; 0xfffffc58
    3d00:	andcs	r4, r1, #76546048	; 0x4900000
    3d04:	mrc	7, 2, APSR_nzcv, cr12, cr13, {7}
    3d08:	blcs	21edc <strspn@plt+0x20328>
    3d0c:	stmdbge	r1, {r0, r3, r4, r6, r7, ip, lr, pc}
    3d10:			; <UNDEFINED> instruction: 0xf7ff78a0
    3d14:			; <UNDEFINED> instruction: 0x4641fe91
    3d18:	andcs	r4, r1, r2, lsl #12
    3d1c:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    3d20:	stmdbcs	r0, {r0, r4, r5, r6, r9, fp, ip, sp, lr}
    3d24:	bmi	7b8068 <strspn@plt+0x7b64b4>
    3d28:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    3d2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d30:	subsmi	r9, sl, r1, lsr #22
    3d34:	andcs	sp, r1, sl, lsr #2
    3d38:	pop	{r1, r5, ip, sp, pc}
    3d3c:	bvs	ce5d04 <strspn@plt+0xce4150>
    3d40:			; <UNDEFINED> instruction: 0xd1b72b00
    3d44:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    3d48:	mrc	7, 2, APSR_nzcv, cr10, cr13, {7}
    3d4c:	ldmdami	r6, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    3d50:			; <UNDEFINED> instruction: 0xf7fd4478
    3d54:	ubfx	lr, r6, #28, #7
    3d58:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    3d5c:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    3d60:	bl	13dcec <strspn@plt+0x13c138>
    3d64:	cfstr32cc	mvfx0, [r1], {10}
    3d68:			; <UNDEFINED> instruction: 0xf8143d01
    3d6c:			; <UNDEFINED> instruction: 0xf7fd0f01
    3d70:	adcmi	lr, ip, #168, 28	; 0xa80
    3d74:			; <UNDEFINED> instruction: 0xe7d6d1f9
    3d78:	ldrbmi	r2, [r1], -r1, lsl #22
    3d7c:	svclt	0x000c4620
    3d80:			; <UNDEFINED> instruction: 0xf04f461a
    3d84:			; <UNDEFINED> instruction: 0xf7fd32ff
    3d88:	bfi	lr, ip, (invalid: 28:12)
    3d8c:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    3d90:	andeq	r6, r2, r6, asr #4
    3d94:	andeq	r0, r0, r0, lsl #2
    3d98:	andeq	ip, r0, r8, asr r5
    3d9c:	andeq	ip, r0, r2, ror #9
    3da0:			; <UNDEFINED> instruction: 0x000261b2
    3da4:	andeq	ip, r0, r6, lsl #9
    3da8:	andeq	ip, r0, r0, lsr #9
    3dac:	andeq	ip, r0, r6, asr r4
    3db0:	svcmi	0x00f0e92d
    3db4:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    3db8:	ldrmi	r8, [r1], r2, lsl #22
    3dbc:	strmi	r4, [r5], -r1, ror #18
    3dc0:	bmi	185ea14 <strspn@plt+0x185ce60>
    3dc4:	adclt	r4, r3, r9, ror r4
    3dc8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    3dcc:			; <UNDEFINED> instruction: 0xf04f9221
    3dd0:	blcs	45d8 <strspn@plt+0x2a24>
    3dd4:	addshi	pc, fp, r0, asr #32
    3dd8:	mulcc	r3, r9, r8
    3ddc:			; <UNDEFINED> instruction: 0xf0002b00
    3de0:			; <UNDEFINED> instruction: 0xf1a88091
    3de4:	strcc	r0, [r4, #-2052]	; 0xfffff7fc
    3de8:	svceq	0x0003f1b8
    3dec:	blmi	15fb2ac <strspn@plt+0x15f96f8>
    3df0:	ldrsbge	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    3df4:	ldrbtmi	r4, [sl], #1147	; 0x47b
    3df8:	bcc	43f620 <strspn@plt+0x43da6c>
    3dfc:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    3e00:	bcc	fe43f628 <strspn@plt+0xfe43da74>
    3e04:			; <UNDEFINED> instruction: 0xf899882a
    3e08:	stmiavc	lr!, {r0, r3, ip, sp}^
    3e0c:	vldmdbne	r7!, {s22-s103}
    3e10:			; <UNDEFINED> instruction: 0xb163b292
    3e14:	ldrsbtcc	pc, [r4], -r9	; <UNPREDICTABLE>
    3e18:			; <UNDEFINED> instruction: 0xd1114293
    3e1c:	mulcc	r3, r9, r8
    3e20:			; <UNDEFINED> instruction: 0xf0402b00
    3e24:			; <UNDEFINED> instruction: 0xf8d98083
    3e28:	blcs	feb0 <strspn@plt+0xe2fc>
    3e2c:	ldmiblt	sl, {r2, r4, r5, r6, r8, ip, lr, pc}^
    3e30:	stcle	15, cr2, [lr], #-28	; 0xffffffe4
    3e34:	ldrtmi	r4, [fp], -r8, asr #18
    3e38:	ldrbtmi	r2, [r9], #-1
    3e3c:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3e40:	stmdaeq	r7, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    3e44:			; <UNDEFINED> instruction: 0xf1b8443d
    3e48:	ldclle	15, cr0, [fp], {3}
    3e4c:	blmi	f96760 <strspn@plt+0xf94bac>
    3e50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3e54:	blls	85dec4 <strspn@plt+0x85c310>
    3e58:	cmnle	r1, sl, asr r0
    3e5c:	eorlt	r2, r3, r1
    3e60:	blhi	bf15c <strspn@plt+0xbd5a8>
    3e64:	svchi	0x00f0e8bd
    3e68:	andcs	r4, r1, r1, asr r6
    3e6c:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    3e70:	ldrbeq	r7, [fp, fp, lsr #18]
    3e74:	ldmdbmi	sl!, {r0, r3, r4, r5, r8, sl, ip, lr, pc}
    3e78:	stmdbvc	sl!, {r0, sp}^
    3e7c:			; <UNDEFINED> instruction: 0xf7fd4479
    3e80:			; <UNDEFINED> instruction: 0xf899ee28
    3e84:	bllt	acfe90 <strspn@plt+0xace2dc>
    3e88:	mulcc	r9, r9, r8
    3e8c:	sbcsle	r2, r7, r0, lsl #22
    3e90:	stmdavs	sl!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3e94:	ldmdbmi	r3!, {r0, sp}
    3e98:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    3e9c:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    3ea0:	stcle	15, cr2, [r7], #-44	; 0xffffffd4
    3ea4:	stclle	15, cr2, [ip, #48]!	; 0x30
    3ea8:	ldrsbtlt	pc, [ip], pc	; <UNPREDICTABLE>
    3eac:			; <UNDEFINED> instruction: 0xf0263e09
    3eb0:	strcs	r0, [ip], #-1539	; 0xfffff9fd
    3eb4:			; <UNDEFINED> instruction: 0x361044fb
    3eb8:	adcne	r5, r2, fp, lsr #18
    3ebc:	strcc	r4, [r4], #-1625	; 0xfffff9a7
    3ec0:	andcs	fp, r1, fp, lsl sl
    3ec4:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3ec8:	ldrhle	r4, [r5, #36]!	; 0x24
    3ecc:	mulcc	r1, r9, r8
    3ed0:	sbcsle	r2, r9, r0, lsl #22
    3ed4:	stmiavc	r8!, {r0, r8, fp, sp, pc}
    3ed8:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
    3edc:	bne	43f744 <strspn@plt+0x43db90>
    3ee0:	andcs	r4, r1, r2, lsl #12
    3ee4:	ldcl	7, cr15, [r4, #1012]!	; 0x3f4
    3ee8:	cdp	7, 1, cr14, cr8, cr14, {6}
    3eec:			; <UNDEFINED> instruction: 0xf7fd0a90
    3ef0:	strb	lr, [r6, r8, lsl #27]
    3ef4:	andcs	r6, r1, sl, lsr #17
    3ef8:	blt	496370 <strspn@plt+0x4947bc>
    3efc:			; <UNDEFINED> instruction: 0xf7fd4479
    3f00:	strb	lr, [pc, r8, ror #27]
    3f04:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
    3f08:			; <UNDEFINED> instruction: 0xf47f2b00
    3f0c:	ldmdami	r8, {r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    3f10:			; <UNDEFINED> instruction: 0xf7fd4478
    3f14:			; <UNDEFINED> instruction: 0xe764ed76
    3f18:	ldrtmi	r2, [r9], -r1, lsl #22
    3f1c:	svclt	0x000c4628
    3f20:			; <UNDEFINED> instruction: 0xf04f461a
    3f24:			; <UNDEFINED> instruction: 0xf7fd32ff
    3f28:	str	lr, [pc, ip, asr #26]
    3f2c:	vstrcc.16	s2, [r1, #-472]	; 0xfffffe28	; <UNPREDICTABLE>
    3f30:			; <UNDEFINED> instruction: 0xf8153c01
    3f34:			; <UNDEFINED> instruction: 0xf7fd0f01
    3f38:	adcmi	lr, ip, #196, 26	; 0x3100
    3f3c:			; <UNDEFINED> instruction: 0xe785d1f9
    3f40:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3f44:	andeq	r6, r2, r8, lsl r1
    3f48:	andeq	r0, r0, r0, lsl #2
    3f4c:	andeq	ip, r0, ip, lsr #7
    3f50:	andeq	ip, r0, r2, asr r5
    3f54:	andeq	ip, r0, sl, ror r5
    3f58:	andeq	ip, r0, sl, lsl r4
    3f5c:	andeq	r6, r2, ip, lsl #1
    3f60:	andeq	ip, r0, r4, ror #9
    3f64:	andeq	ip, r0, r2, lsl #8
    3f68:	andeq	ip, r0, r4, ror #8
    3f6c:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    3f70:	andeq	ip, r0, ip, lsl r3
    3f74:	svcmi	0x00f0e92d
    3f78:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    3f7c:	ldrmi	r8, [r1], r2, lsl #22
    3f80:	strmi	r4, [r5], -r3, ror #18
    3f84:	bmi	18debd8 <strspn@plt+0x18dd024>
    3f88:	adclt	r4, r3, r9, ror r4
    3f8c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    3f90:			; <UNDEFINED> instruction: 0xf04f9221
    3f94:	blcs	479c <strspn@plt+0x2be8>
    3f98:	addshi	pc, lr, r0, asr #32
    3f9c:	mulcc	r3, r9, r8
    3fa0:			; <UNDEFINED> instruction: 0xf0002b00
    3fa4:			; <UNDEFINED> instruction: 0xf1a88094
    3fa8:	strcc	r0, [r4, #-2052]	; 0xfffff7fc
    3fac:	svceq	0x0003f1b8
    3fb0:	blmi	167b470 <strspn@plt+0x16798bc>
    3fb4:	ldrdge	pc, [r4, #-143]!	; 0xffffff71
    3fb8:	ldrbtmi	r4, [sl], #1147	; 0x47b
    3fbc:	bcc	43f7e4 <strspn@plt+0x43dc30>
    3fc0:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    3fc4:	bcc	fe43f7ec <strspn@plt+0xfe43dc38>
    3fc8:			; <UNDEFINED> instruction: 0xf899882a
    3fcc:	stmiavc	lr!, {r0, r3, ip, sp}^
    3fd0:	vldmdbne	r7!, {s22-s103}
    3fd4:			; <UNDEFINED> instruction: 0xb163b292
    3fd8:	ldrsbtcc	pc, [r4], -r9	; <UNPREDICTABLE>
    3fdc:			; <UNDEFINED> instruction: 0xd1114293
    3fe0:	mulcc	r3, r9, r8
    3fe4:			; <UNDEFINED> instruction: 0xf0402b00
    3fe8:			; <UNDEFINED> instruction: 0xf8d98086
    3fec:	blcs	10074 <strspn@plt+0xe4c0>
    3ff0:	ldmiblt	sl, {r0, r1, r2, r4, r5, r6, r8, ip, lr, pc}^
    3ff4:	ldcle	15, cr2, [r0], #-28	; 0xffffffe4
    3ff8:	ldrtmi	r4, [fp], -sl, asr #18
    3ffc:	ldrbtmi	r2, [r9], #-1
    4000:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    4004:	stmdaeq	r7, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    4008:			; <UNDEFINED> instruction: 0xf1b8443d
    400c:	ldclle	15, cr0, [fp], {3}
    4010:	blmi	101692c <strspn@plt+0x1014d78>
    4014:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4018:	blls	85e088 <strspn@plt+0x85c4d4>
    401c:	cmnle	r4, sl, asr r0
    4020:	eorlt	r2, r3, r1
    4024:	blhi	bf320 <strspn@plt+0xbd76c>
    4028:	svchi	0x00f0e8bd
    402c:	andcs	r4, r1, r1, asr r6
    4030:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    4034:			; <UNDEFINED> instruction: 0xf003796b
    4038:			; <UNDEFINED> instruction: 0x065b023f
    403c:	ldmdbmi	fp!, {r0, r3, r4, r5, r8, sl, ip, lr, pc}
    4040:	stmibvc	fp!, {r0, sp}
    4044:			; <UNDEFINED> instruction: 0xf7fd4479
    4048:			; <UNDEFINED> instruction: 0xf899ed44
    404c:	bllt	ad0058 <strspn@plt+0xace4a4>
    4050:	mulcc	r9, r9, r8
    4054:	sbcsle	r2, r5, r0, lsl #22
    4058:	stmdavs	sl!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    405c:	ldmdbmi	r4!, {r0, sp}
    4060:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    4064:	ldc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    4068:	stcle	15, cr2, [r8], #-44	; 0xffffffd4
    406c:	stclle	15, cr2, [ip, #48]!	; 0x30
    4070:	ldrdlt	pc, [r0], #143	; 0x8f
    4074:			; <UNDEFINED> instruction: 0xf0263e09
    4078:	strcs	r0, [ip], #-1539	; 0xfffff9fd
    407c:			; <UNDEFINED> instruction: 0x361044fb
    4080:	adcne	r5, r2, fp, lsr #18
    4084:	strcc	r4, [r4], #-1625	; 0xfffff9a7
    4088:	andcs	fp, r1, fp, lsl sl
    408c:	stc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4090:	ldrhle	r4, [r5, #36]!	; 0x24
    4094:	mulcc	r1, r9, r8
    4098:	sbcsle	r2, r9, r0, lsl #22
    409c:	stmiavc	r8!, {r0, r8, fp, sp, pc}
    40a0:	stc2l	7, cr15, [sl], {255}	; 0xff
    40a4:	bne	43f90c <strspn@plt+0x43dd58>
    40a8:	andcs	r4, r1, r2, lsl #12
    40ac:	ldc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    40b0:	cdp	7, 1, cr14, cr8, cr14, {6}
    40b4:	mulcs	r1, r0, sl
    40b8:	stc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    40bc:	stmiavs	sl!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    40c0:	ldmdbmi	sp, {r0, sp}
    40c4:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    40c8:	stc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    40cc:			; <UNDEFINED> instruction: 0xf8d9e7ce
    40d0:	blcs	10158 <strspn@plt+0xe5a4>
    40d4:	svcge	0x0067f47f
    40d8:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    40dc:	ldc	7, cr15, [r0], {253}	; 0xfd
    40e0:	blcs	7de6c <strspn@plt+0x7c2b8>
    40e4:			; <UNDEFINED> instruction: 0x46284639
    40e8:	ldrmi	fp, [sl], -ip, lsl #30
    40ec:	rscscc	pc, pc, #79	; 0x4f
    40f0:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    40f4:	stmibne	ip!, {r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    40f8:	stccc	13, cr3, [r1], {1}
    40fc:	svceq	0x0001f815
    4100:	ldcl	7, cr15, [lr], {253}	; 0xfd
    4104:	mvnsle	r4, ip, lsr #5
    4108:			; <UNDEFINED> instruction: 0xf7fde782
    410c:	svclt	0x0000ec38
    4110:	andeq	r5, r2, r4, asr pc
    4114:	andeq	r0, r0, r0, lsl #2
    4118:	andeq	ip, r0, r8, ror #3
    411c:	andeq	ip, r0, lr, lsl #7
    4120:	andeq	ip, r0, lr, lsl r4
    4124:	andeq	ip, r0, r6, asr r2
    4128:	andeq	r5, r2, r8, asr #29
    412c:	andeq	ip, r0, r0, lsl #7
    4130:	andeq	ip, r0, sl, lsr r2
    4134:	muleq	r0, ip, r2
    4138:	andeq	ip, r0, r2, lsl r2
    413c:			; <UNDEFINED> instruction: 0x0000c2be
    4140:	svcmi	0x00f0e92d
    4144:	stmibmi	r0, {r1, r2, r3, r9, sl, lr}
    4148:	blvs	4d59ac <strspn@plt+0x4d3df8>
    414c:	bmi	1ff03e0 <strspn@plt+0x1fee82c>
    4150:			; <UNDEFINED> instruction: 0x46054479
    4154:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4158:			; <UNDEFINED> instruction: 0xf04f9221
    415c:	blcs	4964 <strspn@plt+0x2db0>
    4160:	sbchi	pc, sl, r0, asr #32
    4164:	blcs	22558 <strspn@plt+0x209a4>
    4168:	sbchi	pc, r2, r0
    416c:	strcc	r3, [r4, #-3588]	; 0xfffff1fc
    4170:	ldclle	14, cr2, [pc, #-12]!	; 416c <strspn@plt+0x25b8>
    4174:	ldrsbge	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    4178:	ldrsbls	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    417c:	ldrsbhi	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    4180:	bvc	1ed5570 <strspn@plt+0x1ed39bc>
    4184:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    4188:	bcs	bc258 <strspn@plt+0xba6a4>
    418c:	addhi	pc, r4, r0
    4190:	cmple	fp, r3, lsl #20
    4194:	svclt	0x00cc2e07
    4198:	movwcs	r2, #4864	; 0x1300
    419c:	svclt	0x00c82e07
    41a0:			; <UNDEFINED> instruction: 0xf3402c07
    41a4:	stmiahi	fp!, {r1, r2, r3, r5, r7, pc}
    41a8:	bmi	1b0c1b4 <strspn@plt+0x1b0a600>
    41ac:	blt	16d6764 <strspn@plt+0x16d4bb0>
    41b0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    41b4:			; <UNDEFINED> instruction: 0xf7fdb29b
    41b8:	stccs	12, cr14, [r8], {140}	; 0x8c
    41bc:	bvc	af81fc <strspn@plt+0xaf6648>
    41c0:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    41c4:	rsbsle	r2, r4, r2, lsl #22
    41c8:	subsle	r2, pc, r3, lsl #22
    41cc:	rsble	r2, r0, r1, lsl #22
    41d0:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
    41d4:	andcs	r4, r1, r1, asr #12
    41d8:	ldcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    41dc:	blcs	223d0 <strspn@plt+0x2081c>
    41e0:	bvc	1ef86d8 <strspn@plt+0x1ef6b24>
    41e4:	cmple	r5, r0, lsl #22
    41e8:	strtmi	r1, [r5], #-2870	; 0xfffff4ca
    41ec:	stclle	14, cr2, [r1, #-12]
    41f0:	stmiavc	ip!, {r1, r3, r5, fp, pc}^
    41f4:	strcc	fp, [r4], #-2642	; 0xfffff5ae
    41f8:			; <UNDEFINED> instruction: 0xb153b292
    41fc:	addsmi	r6, r1, #123904	; 0x1e400
    4200:	ldmvc	fp!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    4204:			; <UNDEFINED> instruction: 0xf0402b00
    4208:	bvs	ee4430 <strspn@plt+0xee287c>
    420c:			; <UNDEFINED> instruction: 0xf0402b00
    4210:			; <UNDEFINED> instruction: 0xf5b2808e
    4214:	suble	r7, sl, r0, lsl #31
    4218:	vmul.i8	d29, d16, d23
    421c:	addsmi	r1, sl, #67108864	; 0x4000000
    4220:			; <UNDEFINED> instruction: 0xf5b2d019
    4224:	smlalbble	r7, r7, r1, pc	; <UNPREDICTABLE>
    4228:	ldrbtmi	r4, [sl], #-2639	; 0xfffff5b1
    422c:	svclt	0x00cc2e07
    4230:	movwcs	r2, #4864	; 0x1300
    4234:	svclt	0x00c82e07
    4238:	stclle	12, cr2, [r2, #-28]!	; 0xffffffe4
    423c:	andcs	r6, r1, fp, ror #16
    4240:	blt	6d6770 <strspn@plt+0x6d4bbc>
    4244:			; <UNDEFINED> instruction: 0xf7fd4479
    4248:	ldr	lr, [r6, r4, asr #24]!
    424c:	cmple	r8, r1, lsl #20
    4250:	ldrbtmi	r4, [sl], #-2631	; 0xfffff5b9
    4254:	bmi	11fe204 <strspn@plt+0x11fc650>
    4258:			; <UNDEFINED> instruction: 0xe7e7447a
    425c:	stmiavc	r8!, {r0, r8, fp, sp, pc}
    4260:	blx	ffac2266 <strspn@plt+0xffac06b2>
    4264:	strmi	r4, [r2], -r9, asr #12
    4268:			; <UNDEFINED> instruction: 0xf7fd2001
    426c:	bvc	1eff33c <strspn@plt+0x1efd788>
    4270:	adcsle	r2, r9, r0, lsl #22
    4274:	blmi	d56b7c <strspn@plt+0xd54fc8>
    4278:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    427c:	blls	85e2ec <strspn@plt+0x85c738>
    4280:	cmple	lr, sl, asr r0
    4284:	eorlt	r2, r3, r1
    4288:	svchi	0x00f0e8bd
    428c:	ldrbtmi	r4, [sl], #-2619	; 0xfffff5c5
    4290:	bmi	efe118 <strspn@plt+0xefc564>
    4294:			; <UNDEFINED> instruction: 0xe79d447a
    4298:	svclt	0x00cc2e07
    429c:	movwcs	r2, #4864	; 0x1300
    42a0:	svclt	0x00c82e07
    42a4:	stcle	12, cr2, [ip, #-28]!	; 0xffffffe4
    42a8:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    42ac:	ldrbmi	lr, [r2], -r6, asr #15
    42b0:	bmi	d7e1a8 <strspn@plt+0xd7c5f4>
    42b4:			; <UNDEFINED> instruction: 0xe78d447a
    42b8:			; <UNDEFINED> instruction: 0xf5a242b4
    42bc:			; <UNDEFINED> instruction: 0xf1a3437f
    42c0:			; <UNDEFINED> instruction: 0x46a303f0
    42c4:	ldrtmi	fp, [r3], r8, lsr #31
    42c8:	stmdale	lr, {r0, r1, r2, r3, r8, r9, fp, sp}
    42cc:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
    42d0:			; <UNDEFINED> instruction: 0xf7fd2001
    42d4:			; <UNDEFINED> instruction: 0x4659ebfe
    42d8:	strtmi	r2, [r8], -r0, lsl #4
    42dc:	bl	1c422d8 <strspn@plt+0x1c40724>
    42e0:	adcsmi	lr, r4, #124, 14	; 0x1f00000
    42e4:	svclt	0x00a846a3
    42e8:	stmdbmi	r9!, {r0, r1, r4, r5, r7, r9, sl, lr}
    42ec:			; <UNDEFINED> instruction: 0xe7ef4479
    42f0:	blcs	1ebe4 <strspn@plt+0x1d030>
    42f4:	svcge	0x003af47f
    42f8:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    42fc:	bl	fe0422f8 <strspn@plt+0xfe040744>
    4300:			; <UNDEFINED> instruction: 0xb123e734
    4304:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    4308:	bl	1042304 <strspn@plt+0x1040750>
    430c:	stmdami	r3!, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4310:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    4314:	bl	ec2310 <strspn@plt+0xec075c>
    4318:	strtmi	lr, [ip], #-1964	; 0xfffff854
    431c:	stccc	13, cr3, [r1], {1}
    4320:	svceq	0x0001f815
    4324:	bl	ff342320 <strspn@plt+0xff34076c>
    4328:	mvnsle	r4, ip, lsr #5
    432c:	blcs	7e1bc <strspn@plt+0x7c608>
    4330:	strtmi	r4, [r8], -r1, lsr #12
    4334:	ldrmi	fp, [sl], -ip, lsl #30
    4338:	rscscc	pc, pc, #79	; 0x4f
    433c:	bl	1042338 <strspn@plt+0x1040784>
    4340:			; <UNDEFINED> instruction: 0xf7fde798
    4344:	svclt	0x0000eb1c
    4348:	andeq	r5, r2, ip, lsl #27
    434c:	andeq	r0, r0, r0, lsl #2
    4350:	andeq	ip, r0, r0, lsl #6
    4354:	andeq	ip, r0, ip, lsl r0
    4358:	andeq	ip, r0, sl, lsl r4
    435c:	muleq	r0, r4, r3
    4360:	andeq	ip, r0, r2, asr #7
    4364:	andeq	ip, r0, sl, asr r2
    4368:	andeq	ip, r0, sl, ror #4
    436c:	andeq	ip, r0, r0, asr #6
    4370:	andeq	ip, r0, sl, lsl #4
    4374:	strdeq	ip, [r0], -r0
    4378:	andeq	r5, r2, r4, ror #24
    437c:	andeq	ip, r0, lr, lsr #3
    4380:	andeq	ip, r0, r8, lsl #3
    4384:	andeq	ip, r0, lr, asr #2
    4388:	andeq	ip, r0, r4, ror #2
    438c:	andeq	ip, r0, r2, ror #5
    4390:	andeq	ip, r0, r0, ror #5
    4394:			; <UNDEFINED> instruction: 0x0000c1b2
    4398:	andeq	ip, r0, lr, asr #3
    439c:	andeq	ip, r0, r2, lsl #4
    43a0:	svcmi	0x00f0e92d
    43a4:	bmi	17d5c08 <strspn@plt+0x17d4054>
    43a8:	blmi	17cbfe8 <strspn@plt+0x17ca434>
    43ac:	ldrbtmi	r2, [sl], #-3587	; 0xfffff1fd
    43b0:	ldmpl	r3, {r0, r1, r5, r7, ip, sp, pc}^
    43b4:			; <UNDEFINED> instruction: 0x9321681b
    43b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    43bc:	addshi	pc, r1, r0, asr #6
    43c0:	vstrne	d6, [r5, #-236]	; 0xffffff14
    43c4:	suble	r2, sp, r0, lsl #22
    43c8:	blcs	22bbc <strspn@plt+0x21008>
    43cc:	addshi	pc, r9, r0
    43d0:	ldrsbhi	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    43d4:	ldrsbge	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    43d8:	ldrsbls	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    43dc:	bvc	1ed57c4 <strspn@plt+0x1ed3c10>
    43e0:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    43e4:	ldrmi	r8, [fp], r8, lsr #16
    43e8:	blt	10227a0 <strspn@plt+0x1020bec>
    43ec:	addlt	r3, r0, #4, 8	; 0x4000000
    43f0:	blvs	1eb0924 <strspn@plt+0x1eaed70>
    43f4:	tstle	sp, r2, lsl #5
    43f8:	bcs	227e8 <strspn@plt+0x20c34>
    43fc:	addhi	pc, r6, r0, asr #32
    4400:	bcs	1ecf0 <strspn@plt+0x1d13c>
    4404:	stmdacs	r0, {r2, r4, r5, r6, r8, ip, lr, pc}
    4408:	stmdacs	r1, {r4, r6, ip, lr, pc}
    440c:	ldmibvc	sl!, {r0, r4, r5, ip, lr, pc}^
    4410:	stmdbmi	r9, {r1, r7, r8, fp, ip, sp, pc}^
    4414:	andcs	r4, r1, r2, lsl #12
    4418:			; <UNDEFINED> instruction: 0xf7fd4479
    441c:	andcs	lr, r1, #92160	; 0x16800
    4420:	strtmi	r4, [r8], -r1, lsr #12
    4424:	b	ff342420 <strspn@plt+0xff34086c>
    4428:	blcs	2261c <strspn@plt+0x20a68>
    442c:	bvc	1ef88f0 <strspn@plt+0x1ef6d3c>
    4430:	teqle	r8, r0, lsl #22
    4434:	strtmi	r1, [r5], #-2870	; 0xfffff4ca
    4438:	ldcle	14, cr2, [r4, #-0]
    443c:	ldclle	14, cr2, [r1], {2}
    4440:			; <UNDEFINED> instruction: 0xf04f483e
    4444:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    4448:	b	fe842444 <strspn@plt+0xfe840890>
    444c:	blmi	d96d44 <strspn@plt+0xd95190>
    4450:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4454:	blls	85e4c4 <strspn@plt+0x85c910>
    4458:	qdsuble	r4, sl, r1
    445c:	eorlt	r4, r3, r8, asr r6
    4460:	svchi	0x00f0e8bd
    4464:	blcs	22858 <strspn@plt+0x20ca4>
    4468:	bvs	ef8b38 <strspn@plt+0xef6f84>
    446c:			; <UNDEFINED> instruction: 0xd1af2b00
    4470:	stccs	7, cr14, [r5], {170}	; 0xaa
    4474:	cdpcs	15, 0, cr11, cr5, cr8, {6}
    4478:	stmdbvc	sl!, {r1, r2, r4, r6, r7, r8, sl, fp, ip, lr, pc}^
    447c:	strdle	r2, [r2], -pc	; <UNPREDICTABLE>
    4480:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
    4484:	bl	942480 <strspn@plt+0x9408cc>
    4488:	blcs	2267c <strspn@plt+0x20ac8>
    448c:	stmdbge	r1, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
    4490:			; <UNDEFINED> instruction: 0xf7ff78a8
    4494:			; <UNDEFINED> instruction: 0x4641fad1
    4498:	andcs	r4, r1, r2, lsl #12
    449c:	bl	642498 <strspn@plt+0x6408e4>
    44a0:	blcs	22e94 <strspn@plt+0x212e0>
    44a4:			; <UNDEFINED> instruction: 0xf04fd0c6
    44a8:	strb	r0, [pc, r1, lsl #22]
    44ac:	svclt	0x00c82c05
    44b0:	ldcle	14, cr2, [r9, #20]!
    44b4:	cmplt	sl, sl, ror #18
    44b8:	strdle	r2, [lr], -pc	; <UNPREDICTABLE>
    44bc:	andcs	r4, r1, r9, asr #12
    44c0:	bl	1c24bc <strspn@plt+0x1c0908>
    44c4:	stmdami	r0!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    44c8:			; <UNDEFINED> instruction: 0xf7fd4478
    44cc:			; <UNDEFINED> instruction: 0xe7abea9a
    44d0:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    44d4:	b	fe5424d0 <strspn@plt+0xfe54091c>
    44d8:	ldrbmi	lr, [r0], -r6, lsr #15
    44dc:	b	fe4424d8 <strspn@plt+0xfe440924>
    44e0:	ldmdami	fp, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    44e4:	bleq	40628 <strspn@plt+0x3ea74>
    44e8:			; <UNDEFINED> instruction: 0xf7fd4478
    44ec:	sbfx	lr, r0, #20, #14
    44f0:	strtmi	r2, [r1], -r1, lsl #20
    44f4:	svclt	0x00184628
    44f8:	rscscc	pc, pc, #79	; 0x4f
    44fc:	b	18424f8 <strspn@plt+0x1840944>
    4500:	ldmdami	r4, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    4504:			; <UNDEFINED> instruction: 0xf7fd4478
    4508:			; <UNDEFINED> instruction: 0xe761ea7c
    450c:	cfstrscc	mvf4, [r1, #-176]	; 0xffffff50
    4510:			; <UNDEFINED> instruction: 0xf8153c01
    4514:			; <UNDEFINED> instruction: 0xf7fd0f01
    4518:	adcmi	lr, r5, #212, 20	; 0xd4000
    451c:			; <UNDEFINED> instruction: 0xe7c2d1f9
    4520:	b	b4251c <strspn@plt+0xb40968>
    4524:	andeq	r5, r2, lr, lsr #22
    4528:	andeq	r0, r0, r0, lsl #2
    452c:	andeq	fp, r0, r4, asr #27
    4530:	andeq	ip, r0, r8, lsr #5
    4534:	andeq	ip, r0, r6, lsl #5
    4538:	andeq	ip, r0, r4, ror #5
    453c:	andeq	ip, r0, r2, ror #3
    4540:	andeq	r5, r2, ip, lsl #21
    4544:	andeq	ip, r0, lr, lsr #4
    4548:	andeq	ip, r0, r8, lsl #4
    454c:	andeq	ip, r0, lr, ror #2
    4550:	andeq	ip, r0, r8, lsl #2
    4554:	andeq	ip, r0, ip, lsl #2
    4558:	svcmi	0x00f0e92d
    455c:	bmi	fe415dc0 <strspn@plt+0xfe41420c>
    4560:	blmi	fe40c19c <strspn@plt+0xfe40a5e8>
    4564:	ldrbtmi	r2, [sl], #-3331	; 0xfffff2fd
    4568:	ldmpl	r3, {r0, r1, r5, r7, ip, sp, pc}^
    456c:			; <UNDEFINED> instruction: 0x9321681b
    4570:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4574:	sbchi	pc, sp, r0, asr #6
    4578:	vstrne	d6, [r4, #-236]	; 0xffffff14
    457c:			; <UNDEFINED> instruction: 0xf0402b00
    4580:	ldmvc	fp!, {r1, r2, r5, r7, pc}^
    4584:			; <UNDEFINED> instruction: 0xf0002b00
    4588:			; <UNDEFINED> instruction: 0xf8df809e
    458c:			; <UNDEFINED> instruction: 0xf8df821c
    4590:			; <UNDEFINED> instruction: 0xf8dfa21c
    4594:	ldrbtmi	r9, [r8], #540	; 0x21c
    4598:	ldrbtmi	r7, [sl], #2682	; 0xa7a
    459c:	stmdahi	r3!, {r0, r3, r4, r5, r6, r7, sl, lr}
    45a0:	stmiavc	r1!, {r0, r1, r4, r7, r9, sl, lr}^
    45a4:	vstrne	s22, [lr, #-364]	; 0xfffffe94
    45a8:			; <UNDEFINED> instruction: 0xb152b29b
    45ac:	addsmi	r6, r8, #120, 22	; 0x1e000
    45b0:	ldmvc	sl!, {r1, r3, r4, r8, ip, lr, pc}^
    45b4:			; <UNDEFINED> instruction: 0xf0402a00
    45b8:	bvs	ea4908 <strspn@plt+0xea2d54>
    45bc:			; <UNDEFINED> instruction: 0xf0402a00
    45c0:	mrcne	0, 2, r8, cr10, cr8, {6}
    45c4:	vpmax.s8	d2, d0, d5
    45c8:	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    45cc:	stclvs	0, cr15, [r5, #-8]!
    45d0:			; <UNDEFINED> instruction: 0x03264957
    45d4:	ldclle	14, cr2, [pc], #-28	; 45c0 <strspn@plt+0x2a0c>
    45d8:			; <UNDEFINED> instruction: 0xf7fd200a
    45dc:	ldmdavc	fp!, {r1, r4, r5, r6, r9, fp, sp, lr, pc}^
    45e0:	bvc	1eb33d4 <strspn@plt+0x1eb1820>
    45e4:	teqle	r8, r0, lsl #20
    45e8:	ldrtmi	r1, [r4], #-2989	; 0xfffff453
    45ec:	ldcle	13, cr2, [r4, #-0]
    45f0:	ldclle	13, cr2, [r4], {2}
    45f4:			; <UNDEFINED> instruction: 0xf04f486f
    45f8:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    45fc:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4600:	blmi	1a16fbc <strspn@plt+0x1a15408>
    4604:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4608:	blls	85e678 <strspn@plt+0x85cac4>
    460c:			; <UNDEFINED> instruction: 0xf040405a
    4610:			; <UNDEFINED> instruction: 0x465880b9
    4614:	pop	{r0, r1, r5, ip, sp, pc}
    4618:	mcrcs	15, 0, r8, cr7, cr0, {7}
    461c:	ldrdcs	sp, [r4, -ip]
    4620:			; <UNDEFINED> instruction: 0xf7fd1860
    4624:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    4628:	addhi	pc, r1, r0
    462c:	andcs	r4, r1, r3, ror #18
    4630:			; <UNDEFINED> instruction: 0xf7fd4479
    4634:	andcs	lr, sl, lr, asr #20
    4638:	b	10c2634 <strspn@plt+0x10c0a80>
    463c:	blcs	22830 <strspn@plt+0x20c7c>
    4640:	stmdbge	r1, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
    4644:			; <UNDEFINED> instruction: 0xf7ff78a0
    4648:			; <UNDEFINED> instruction: 0x4641f9f7
    464c:	andcs	r4, r1, r2, lsl #12
    4650:	b	fc264c <strspn@plt+0xfc0a98>
    4654:	bcs	23044 <strspn@plt+0x21490>
    4658:			; <UNDEFINED> instruction: 0xf04fd0c6
    465c:	strb	r0, [pc, r1, lsl #22]
    4660:	ldcle	14, cr2, [r9, #28]!
    4664:	stmdane	r0!, {r2, r8, sp}^
    4668:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    466c:	rsble	r2, r6, r0, lsl #16
    4670:	andcs	r4, r1, r3, asr r9
    4674:			; <UNDEFINED> instruction: 0xf7fd4479
    4678:	str	lr, [sp, ip, lsr #20]!
    467c:	stcle	14, cr2, [fp, #28]!
    4680:	stmdane	r0!, {r2, r8, sp}^
    4684:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4688:	rsble	r2, r0, r0, lsl #16
    468c:	andcs	r4, r1, sp, asr #18
    4690:			; <UNDEFINED> instruction: 0xf7fd4479
    4694:			; <UNDEFINED> instruction: 0xe79fea1e
    4698:	eorsle	r2, r1, sl, lsl #28
    469c:	blcs	1f390 <strspn@plt+0x1d7dc>
    46a0:	stmdami	r9, {r1, r3, r4, r7, ip, lr, pc}^
    46a4:	and	r4, r6, r8, ror r4
    46a8:	eorle	r2, r0, sl, lsl #28
    46ac:	blcs	1f3a0 <strspn@plt+0x1d7ec>
    46b0:	stmdami	r6, {r1, r4, r7, ip, lr, pc}^
    46b4:			; <UNDEFINED> instruction: 0xf7fd4478
    46b8:	andcs	lr, r1, #1736704	; 0x1a8000
    46bc:			; <UNDEFINED> instruction: 0x46204631
    46c0:	b	12426bc <strspn@plt+0x1240b08>
    46c4:	bvs	efe4ec <strspn@plt+0xefc938>
    46c8:			; <UNDEFINED> instruction: 0xf47f2b00
    46cc:	stmdami	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    46d0:			; <UNDEFINED> instruction: 0xf7fd4478
    46d4:			; <UNDEFINED> instruction: 0xe758e996
    46d8:	stmdane	r0!, {r2, r8, sp}^
    46dc:	ldmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46e0:	ldmdbmi	ip!, {r4, r5, r6, r7, r8, ip, sp, pc}
    46e4:	ldrbtmi	r2, [r9], #-1
    46e8:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46ec:	ldmdbmi	sl!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    46f0:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    46f4:	andcs	r1, r1, r2, lsr #26
    46f8:			; <UNDEFINED> instruction: 0xf7fd4479
    46fc:	strb	lr, [fp, -sl, ror #19]!
    4700:			; <UNDEFINED> instruction: 0xf1044936
    4704:	stcne	3, cr0, [r2, #-32]!	; 0xffffffe0
    4708:	ldrbtmi	r2, [r9], #-1
    470c:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4710:	ldmdami	r3!, {r1, r5, r6, r8, r9, sl, sp, lr, pc}
    4714:	bleq	40858 <strspn@plt+0x3eca4>
    4718:			; <UNDEFINED> instruction: 0xf7fd4478
    471c:			; <UNDEFINED> instruction: 0xe76fe938
    4720:	strbmi	r6, [r9], -r2, ror #16
    4724:	blt	48c730 <strspn@plt+0x48ab7c>
    4728:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    472c:	stmdavs	r2!, {r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    4730:	stmdbmi	ip!, {r0, sp}
    4734:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    4738:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    473c:	stmdavs	r2!, {r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    4740:	stmdbmi	r9!, {r0, sp}
    4744:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    4748:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    474c:	stmdavs	r2!, {r2, r6, r8, r9, sl, sp, lr, pc}^
    4750:	stmdbmi	r6!, {r0, sp}
    4754:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    4758:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    475c:	stmibne	r5!, {r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    4760:	stccc	12, cr3, [r1, #-4]
    4764:	svceq	0x0001f814
    4768:	stmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    476c:	mvnsle	r4, ip, lsr #5
    4770:	bcs	7e544 <strspn@plt+0x7c990>
    4774:			; <UNDEFINED> instruction: 0x46204631
    4778:			; <UNDEFINED> instruction: 0xf04fbf18
    477c:			; <UNDEFINED> instruction: 0xf7fd32ff
    4780:	ldr	lr, [sp, -r0, lsr #18]!
    4784:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4788:			; <UNDEFINED> instruction: 0x4651461a
    478c:			; <UNDEFINED> instruction: 0xf7fd2001
    4790:	andcs	lr, r1, #160, 18	; 0x280000
    4794:			; <UNDEFINED> instruction: 0x46204631
    4798:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    479c:	svclt	0x0000e71c
    47a0:	andeq	r5, r2, r6, ror r9
    47a4:	andeq	r0, r0, r0, lsl #2
    47a8:	andeq	fp, r0, sl, lsl #24
    47ac:	andeq	ip, r0, r2, ror #2
    47b0:	andeq	ip, r0, r0, lsr #8
    47b4:	andeq	ip, r0, sl, lsl #3
    47b8:	ldrdeq	r5, [r2], -r8
    47bc:	strdeq	ip, [r0], -r4
    47c0:	andeq	ip, r0, r0, ror #4
    47c4:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    47c8:	andeq	ip, r0, r8, lsr r1
    47cc:	andeq	ip, r0, r8, lsl #3
    47d0:	andeq	ip, r0, ip, lsl #1
    47d4:	andeq	ip, r0, lr, lsr #5
    47d8:	andeq	ip, r0, r8, lsl r1
    47dc:	andeq	ip, r0, r2, lsr #1
    47e0:	andeq	ip, r0, r8, lsl r0
    47e4:	andeq	ip, r0, r6, lsr #4
    47e8:			; <UNDEFINED> instruction: 0x0000c1b6
    47ec:	andeq	ip, r0, sl, asr #2
    47f0:	svcmi	0x00f0e92d
    47f4:	stmdbmi	r4!, {r0, r1, r2, r3, r9, sl, lr}^
    47f8:	blvs	4d6240 <strspn@plt+0x4d468c>
    47fc:	bmi	18f0a90 <strspn@plt+0x18eeedc>
    4800:			; <UNDEFINED> instruction: 0x46064479
    4804:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4808:			; <UNDEFINED> instruction: 0xf04f9221
    480c:	blcs	5014 <strspn@plt+0x3460>
    4810:	addshi	pc, pc, r0, asr #32
    4814:	mulcc	r3, r8, r8
    4818:			; <UNDEFINED> instruction: 0xf0002b00
    481c:	svccc	0x00048095
    4820:	svccs	0x00033604
    4824:			; <UNDEFINED> instruction: 0xf8dfdd3b
    4828:	vrhadd.s8	<illegal reg q12.5>, q4, q12
    482c:			; <UNDEFINED> instruction: 0xf8df5b1f
    4830:	vmla.f<illegal width 8>	d26, d5, d0[5]
    4834:			; <UNDEFINED> instruction: 0xf8981beb
    4838:	ldrbtmi	r3, [r9], #9
    483c:	ldmdahi	r4!, {r1, r3, r4, r5, r6, r7, sl, lr}
    4840:	blt	1922c1c <strspn@plt+0x1921068>
    4844:	adclt	r3, r4, #4, 10	; 0x1000000
    4848:			; <UNDEFINED> instruction: 0xf8d8b163
    484c:	adcmi	r2, r2, #52	; 0x34
    4850:			; <UNDEFINED> instruction: 0xf898d121
    4854:	blcs	10868 <strspn@plt+0xecb4>
    4858:	addhi	pc, r9, r0, asr #32
    485c:	ldrdcs	pc, [r0], -r8	; <UNPREDICTABLE>
    4860:	cmnle	fp, r0, lsl #20
    4864:	suble	r2, r4, r0, lsl #24
    4868:	eorle	r2, r4, r1, lsl #24
    486c:	strtmi	r4, [r2], -sl, asr #18
    4870:	ldrbtmi	r2, [r9], #-1
    4874:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4878:	ldrtmi	r4, [r9], -pc, lsr #5
    487c:	andeq	pc, r0, #79	; 0x4f
    4880:	strtmi	fp, [r9], -r8, lsr #31
    4884:			; <UNDEFINED> instruction: 0xf7fd4630
    4888:			; <UNDEFINED> instruction: 0xf898e89c
    488c:	bllt	cd0898 <strspn@plt+0xccece4>
    4890:	mulcc	r9, r8, r8
    4894:	blne	1ff2d08 <strspn@plt+0x1ff1154>
    4898:	svccs	0x0003442e
    489c:	bmi	ffbbe0 <strspn@plt+0xffa02c>
    48a0:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
    48a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    48a8:	subsmi	r9, sl, r1, lsr #22
    48ac:	andcs	sp, r1, r9, ror #2
    48b0:	pop	{r0, r1, r5, ip, sp, pc}
    48b4:	ldmdbmi	sl!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    48b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    48bc:	stmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48c0:	svclt	0x00c82f05
    48c4:	ldcle	13, cr2, [r8], #-20	; 0xffffffec
    48c8:	stcle	15, cr2, [r3, #-20]!	; 0xffffffec
    48cc:			; <UNDEFINED> instruction: 0x46294835
    48d0:			; <UNDEFINED> instruction: 0xf7fd4478
    48d4:			; <UNDEFINED> instruction: 0xf898e85c
    48d8:	blcs	108e4 <strspn@plt+0xed30>
    48dc:	stmdbge	r1, {r3, r4, r6, r7, ip, lr, pc}
    48e0:			; <UNDEFINED> instruction: 0xf7ff78b0
    48e4:	strbmi	pc, [r9], -r9, lsr #17	; <UNPREDICTABLE>
    48e8:	andcs	r4, r1, r2, lsl #12
    48ec:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48f0:	pushmi	{r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    48f4:	ldrbtmi	r2, [r9], #-1
    48f8:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48fc:	svclt	0x00c82f05
    4900:	stcle	13, cr2, [fp], {5}
    4904:	stcle	15, cr2, [r5, #-20]	; 0xffffffec
    4908:	strtmi	r4, [r9], -r8, lsr #16
    490c:			; <UNDEFINED> instruction: 0xf7fd4478
    4910:			; <UNDEFINED> instruction: 0xe7bae83e
    4914:			; <UNDEFINED> instruction: 0xf7fd4650
    4918:			; <UNDEFINED> instruction: 0xe7b6e83a
    491c:	strbtcs	r8, [r4], #-2227	; 0xfffff74d
    4920:	andcs	r4, r1, r3, lsr #18
    4924:	ldrbtmi	fp, [r9], #-2651	; 0xfffff5a5
    4928:	blx	feaf139e <strspn@plt+0xfeaef7ea>
    492c:	ldmdbeq	r2, {r0, r1, r9, lr, pc}^
    4930:	tstcc	r2, #4, 22	; 0x1000	; <UNPREDICTABLE>
    4934:	stmia	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4938:	ldmdbmi	lr, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    493c:	ldmdbvc	r2!, {r5, r9, sl, lr}
    4940:			; <UNDEFINED> instruction: 0xf7fd4479
    4944:	str	lr, [r0, r6, asr #17]!
    4948:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    494c:			; <UNDEFINED> instruction: 0xf47f2b00
    4950:	ldmdami	r9, {r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
    4954:			; <UNDEFINED> instruction: 0xf7fd4478
    4958:			; <UNDEFINED> instruction: 0xe760e854
    495c:	strtmi	r2, [r9], -r1, lsl #20
    4960:	svclt	0x00184630
    4964:	rscscc	pc, pc, #79	; 0x4f
    4968:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    496c:	ldmdbne	r4!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    4970:	stccc	14, cr3, [r1], {1}
    4974:	svceq	0x0001f816
    4978:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    497c:	ldrhle	r4, [r9, #36]!	; 0x24
    4980:			; <UNDEFINED> instruction: 0xf7fce78d
    4984:	svclt	0x0000effc
    4988:	ldrdeq	r5, [r2], -ip
    498c:	andeq	r0, r0, r0, lsl #2
    4990:	andeq	fp, r0, r6, ror #18
    4994:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    4998:	andeq	fp, r0, sl, asr sp
    499c:	andeq	r5, r2, sl, lsr r6
    49a0:	ldrdeq	ip, [r0], -lr
    49a4:	andeq	ip, r0, r8, lsl #3
    49a8:	andeq	ip, r0, sl, lsl #2
    49ac:	andeq	ip, r0, ip, asr #2
    49b0:	andeq	ip, r0, r2, ror #2
    49b4:	andeq	ip, r0, ip, lsl #3
    49b8:	muleq	r0, r0, r0
    49bc:	mvnsmi	lr, sp, lsr #18
    49c0:	bmi	125621c <strspn@plt+0x1254668>
    49c4:	blmi	124c608 <strspn@plt+0x124aa54>
    49c8:	ldrbtmi	r2, [sl], #-3843	; 0xfffff0fd
    49cc:	ldmpl	r3, {r1, r5, r7, ip, sp, pc}^
    49d0:			; <UNDEFINED> instruction: 0x9321681b
    49d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    49d8:	blvs	afbfd4 <strspn@plt+0xafa420>
    49dc:	strmi	r4, [r4], -lr, lsl #12
    49e0:	teqle	ip, r0, lsl #22
    49e4:	blcs	22d98 <strspn@plt+0x211e4>
    49e8:			; <UNDEFINED> instruction: 0xf895d036
    49ec:			; <UNDEFINED> instruction: 0xf1b88009
    49f0:	eorsle	r0, sp, r0, lsl #30
    49f4:	strcc	r6, [r4], #-2922	; 0xfffff496
    49f8:	stmiavc	r1!, {r0, r1, r5, fp, pc}^
    49fc:	tstcc	r4, fp, asr sl
    4a00:	addsmi	fp, sl, #-1342177271	; 0xb0000009
    4a04:	stmiavc	fp!, {r0, r2, r3, r4, r8, ip, lr, pc}^
    4a08:	suble	r2, r9, r0, lsl #22
    4a0c:	cdpne	4, 6, cr4, cr7, cr1, {1}
    4a10:			; <UNDEFINED> instruction: 0xf8171e4e
    4a14:			; <UNDEFINED> instruction: 0xf7fd0f01
    4a18:	adcsmi	lr, lr, #84, 16	; 0x540000
    4a1c:	strdcs	sp, [sl], -r9
    4a20:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a24:	stccs	8, cr7, [r0, #-436]	; 0xfffffe4c
    4a28:	bmi	c78f54 <strspn@plt+0xc773a0>
    4a2c:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    4a30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a34:	subsmi	r9, sl, r1, lsr #22
    4a38:			; <UNDEFINED> instruction: 0x4640d154
    4a3c:	pop	{r1, r5, ip, sp, pc}
    4a40:	bne	1fe5208 <strspn@plt+0x1fe3654>
    4a44:	svccs	0x0000440c
    4a48:	svccs	0x0002ddef
    4a4c:	stmdami	r9!, {r2, r4, r6, r7, sl, fp, ip, lr, pc}
    4a50:			; <UNDEFINED> instruction: 0xf7fc4478
    4a54:			; <UNDEFINED> instruction: 0xe7e8ef9c
    4a58:	blcs	1f30c <strspn@plt+0x1d758>
    4a5c:	stmdami	r6!, {r0, r2, r6, r7, r8, ip, lr, pc}
    4a60:			; <UNDEFINED> instruction: 0xf7fc4478
    4a64:			; <UNDEFINED> instruction: 0xf895efce
    4a68:			; <UNDEFINED> instruction: 0xf1b88009
    4a6c:	bicle	r0, r1, r0, lsl #30
    4a70:	stcle	14, cr2, [lr, #-512]	; 0xfffffe00
    4a74:	stmdblt	r3!, {r0, r1, r3, r5, r9, fp, sp, lr}^
    4a78:	andcs	r4, r1, #32, 12	; 0x2000000
    4a7c:	ldrmi	r2, [r0], r0, asr #2
    4a80:	svc	0x009ef7fc
    4a84:			; <UNDEFINED> instruction: 0x4632491d
    4a88:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    4a8c:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a90:	andcs	lr, r1, #53215232	; 0x32c0000
    4a94:			; <UNDEFINED> instruction: 0x46204631
    4a98:			; <UNDEFINED> instruction: 0xf7fc4690
    4a9c:	bfi	lr, r2, (invalid: 31:4)
    4aa0:	tstlt	sl, sl, lsr #20
    4aa4:	svclt	0x00182a01
    4aa8:	rscscc	pc, pc, #79	; 0x4f
    4aac:			; <UNDEFINED> instruction: 0xf7fc4620
    4ab0:	andcs	lr, sl, r8, lsl #31
    4ab4:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ab8:	stccs	8, cr7, [r0, #-436]	; 0xfffffe4c
    4abc:	stmdbge	r1, {r0, r2, r4, r5, r7, ip, lr, pc}
    4ac0:			; <UNDEFINED> instruction: 0xf7fe78a0
    4ac4:	stmdbmi	lr, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4ac8:	ldrbtmi	r4, [r9], #-1704	; 0xfffff958
    4acc:	andcs	r4, r1, r2, lsl #12
    4ad0:	svc	0x00fef7fc
    4ad4:	stmdami	fp, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    4ad8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4adc:			; <UNDEFINED> instruction: 0xf7fc4478
    4ae0:	sbfx	lr, r6, #30, #3
    4ae4:	svc	0x004af7fc
    4ae8:	andeq	r5, r2, r2, lsl r5
    4aec:	andeq	r0, r0, r0, lsl #2
    4af0:	andeq	r5, r2, lr, lsr #9
    4af4:	andeq	ip, r0, r4, lsl r1
    4af8:	muleq	r0, ip, r0
    4afc:	muleq	r0, r2, r0
    4b00:	ldrdeq	fp, [r0], -r6
    4b04:	strdeq	fp, [r0], -r8
    4b08:	svcmi	0x00f0e92d
    4b0c:	bmi	1f96368 <strspn@plt+0x1f947b4>
    4b10:	blmi	1f92f28 <strspn@plt+0x1f91374>
    4b14:	svcvc	0x00c8f5b1
    4b18:	adcslt	r4, fp, sl, ror r4
    4b1c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b20:			; <UNDEFINED> instruction: 0xf04f9339
    4b24:	vsubw.s8	q8, q0, d0
    4b28:	blvs	ae4e84 <strspn@plt+0xae32d0>
    4b2c:	blcs	1634c <strspn@plt+0x14798>
    4b30:	sbchi	pc, fp, r0, asr #32
    4b34:	blcs	22ee8 <strspn@plt+0x21334>
    4b38:	sbchi	pc, r3, r0
    4b3c:	ldrsbls	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    4b40:	svcmi	0x00741d34
    4b44:	strbvc	pc, [sl], r6, lsl #10	; <UNPREDICTABLE>
    4b48:	ldrdhi	pc, [ip, #143]	; 0x8f
    4b4c:	bvc	1ad5f38 <strspn@plt+0x1ad4384>
    4b50:	ldrbtmi	r4, [r8], #1151	; 0x47f
    4b54:			; <UNDEFINED> instruction: 0xf104e01a
    4b58:	tstcs	r8, r8, lsl #22
    4b5c:			; <UNDEFINED> instruction: 0xf7fc4658
    4b60:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    4b64:	stcvc	0, cr13, [r2], #-336	; 0xfffffeb0
    4b68:	beq	400bb8 <strspn@plt+0x3ff004>
    4b6c:	andcs	sp, sl, r5, ror #2
    4b70:	svc	0x00a6f7fc
    4b74:	blcs	22d28 <strspn@plt+0x21174>
    4b78:	addhi	pc, r9, r0, asr #32
    4b7c:	blcs	23530 <strspn@plt+0x2197c>
    4b80:	addshi	pc, r3, r0, asr #32
    4b84:	adcsmi	r3, r4, #20, 8	; 0x14000000
    4b88:	addhi	pc, pc, r0
    4b8c:	blt	14a6c1c <strspn@plt+0x14a5068>
    4b90:			; <UNDEFINED> instruction: 0xb163b292
    4b94:	addsmi	r6, r1, #107520	; 0x1a400
    4b98:	stmiavc	fp!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4b9c:	smlattcc	r4, r1, r8, r7
    4ba0:			; <UNDEFINED> instruction: 0xf0402b00
    4ba4:	bvs	ae4e1c <strspn@plt+0xae3268>
    4ba8:			; <UNDEFINED> instruction: 0xf0402b00
    4bac:	stmiahi	r3!, {r1, r5, r7, pc}^
    4bb0:	addslt	fp, fp, #372736	; 0x5b000
    4bb4:	stmdbvc	r1!, {r0, r1, r4, r8, fp, ip, sp, pc}
    4bb8:	rsbsle	r2, r6, r0, lsl #18
    4bbc:	andcs	r4, r1, r9, asr #12
    4bc0:	svc	0x0086f7fc
    4bc4:	strbmi	r7, [r1], -r3, lsr #18
    4bc8:	ldmdbeq	fp, {r0, sp}^
    4bcc:	addeq	lr, r3, #7168	; 0x1c00
    4bd0:			; <UNDEFINED> instruction: 0xf7fc6c12
    4bd4:			; <UNDEFINED> instruction: 0xf894ef7e
    4bd8:	ldmdbmi	r0, {r2, sp, pc}^
    4bdc:			; <UNDEFINED> instruction: 0xf00a2001
    4be0:	ldrbtmi	r0, [r9], #-2575	; 0xfffff5f1
    4be4:	addeq	lr, sl, #7168	; 0x1c00
    4be8:	mrcvs	6, 0, r4, cr2, cr3, {2}
    4bec:	svc	0x0070f7fc
    4bf0:	bcs	23180 <strspn@plt+0x215cc>
    4bf4:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, ip, lr, pc}^
    4bf8:	bleq	241010 <strspn@plt+0x23f45c>
    4bfc:	ldrbtmi	r2, [r9], #-1
    4c00:	svc	0x0066f7fc
    4c04:	ldrbmi	r2, [r8], -r8, lsl #2
    4c08:	svc	0x0006f7fc
    4c0c:			; <UNDEFINED> instruction: 0xd1aa2800
    4c10:			; <UNDEFINED> instruction: 0xf10a68a0
    4c14:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}^
    4c18:			; <UNDEFINED> instruction: 0xf1baab02
    4c1c:	movwgt	r0, #16141	; 0x3f0d
    4c20:	stmiale	r0!, {r0, r1, r9, fp, ip, pc}
    4c24:	blt	497128 <strspn@plt+0x495574>
    4c28:	andcs	fp, r1, r3, lsl #20
    4c2c:			; <UNDEFINED> instruction: 0xf7fc4479
    4c30:	stcvc	15, cr14, [r2], #-320	; 0xfffffec0
    4c34:	beq	400c84 <strspn@plt+0x3ff0d0>
    4c38:			; <UNDEFINED> instruction: 0xf10dd099
    4c3c:	cmpcs	r0, r4, lsl fp
    4c40:			; <UNDEFINED> instruction: 0x465a4650
    4c44:	mcr	7, 5, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4c48:	mulsgt	r1, r4, r8
    4c4c:			; <UNDEFINED> instruction: 0x46524936
    4c50:			; <UNDEFINED> instruction: 0x46034479
    4c54:			; <UNDEFINED> instruction: 0xf8cd7ca0
    4c58:	andls	ip, r1, r0
    4c5c:			; <UNDEFINED> instruction: 0xf7fc2001
    4c60:	stclvc	15, cr14, [r0], #-224	; 0xffffff20
    4c64:	stmdblt	r8, {r0, r5, r7, sl, fp, ip, sp, lr}
    4c68:	addle	r2, r0, r0, lsl #18
    4c6c:	subscs	r4, r0, #95420416	; 0x5b00000
    4c70:	svc	0x0046f7fc
    4c74:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    4c78:	andcs	r4, r1, r2, lsl #12
    4c7c:	svc	0x0028f7fc
    4c80:			; <UNDEFINED> instruction: 0xf7fc200a
    4c84:	stmdavc	fp!, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    4c88:			; <UNDEFINED> instruction: 0xf43f2b00
    4c8c:	ldmdbge	r9, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    4c90:			; <UNDEFINED> instruction: 0xf7fe78a0
    4c94:	stmdbmi	r6!, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4c98:			; <UNDEFINED> instruction: 0x46024479
    4c9c:			; <UNDEFINED> instruction: 0xf7fc2001
    4ca0:	bvc	1b00908 <strspn@plt+0x1afed54>
    4ca4:			; <UNDEFINED> instruction: 0xf43f2b00
    4ca8:	bmi	8b0a64 <strspn@plt+0x8aeeb0>
    4cac:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    4cb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4cb4:	subsmi	r9, sl, r9, lsr fp
    4cb8:	andcs	sp, r1, r4, lsr #2
    4cbc:	pop	{r0, r1, r3, r4, r5, ip, sp, pc}
    4cc0:	bvs	ae8c88 <strspn@plt+0xae70d4>
    4cc4:			; <UNDEFINED> instruction: 0xf47f2b00
    4cc8:	ldmdami	fp, {r0, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    4ccc:			; <UNDEFINED> instruction: 0xf7fc4478
    4cd0:			; <UNDEFINED> instruction: 0xe733ee98
    4cd4:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    4cd8:	mrc	7, 2, APSR_nzcv, cr8, cr12, {7}
    4cdc:	strtmi	lr, [r1], #-2021	; 0xfffff81b
    4ce0:	cdpne	12, 4, cr3, cr13, cr1, {0}
    4ce4:	svceq	0x0001f814
    4ce8:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4cec:	mvnsle	r4, r5, lsr #5
    4cf0:	blcs	7ec64 <strspn@plt+0x7d0b0>
    4cf4:	svclt	0x000c4620
    4cf8:			; <UNDEFINED> instruction: 0xf04f461a
    4cfc:			; <UNDEFINED> instruction: 0xf7fc32ff
    4d00:	ldrb	lr, [r2, r0, ror #28]
    4d04:	mrc	7, 1, APSR_nzcv, cr10, cr12, {7}
    4d08:	andeq	r5, r2, r4, asr #7
    4d0c:	andeq	r0, r0, r0, lsl #2
    4d10:	muleq	r0, ip, r0
    4d14:	andeq	r5, r2, ip, lsl r0
    4d18:	andeq	ip, r0, lr, asr #1
    4d1c:	andeq	ip, r0, lr, asr r0
    4d20:	andeq	ip, r0, r2, rrx
    4d24:	andeq	ip, r0, r0, asr r0
    4d28:	andeq	ip, r0, r4, asr r0
    4d2c:	andeq	ip, r0, r2, rrx
    4d30:	andeq	fp, r0, r8, lsl #10
    4d34:	andeq	r5, r2, lr, lsr #4
    4d38:	strdeq	fp, [r0], -ip
    4d3c:	andeq	fp, r0, lr, lsr #29
    4d40:	svcmi	0x00f0e92d
    4d44:	ldmdbmi	r4, {r1, r2, r3, r9, sl, lr}^
    4d48:	blvs	4d6798 <strspn@plt+0x4d4be4>
    4d4c:	bmi	14f0fe0 <strspn@plt+0x14ef42c>
    4d50:			; <UNDEFINED> instruction: 0x46054479
    4d54:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4d58:			; <UNDEFINED> instruction: 0xf04f9221
    4d5c:	blcs	5564 <strspn@plt+0x39b0>
    4d60:			; <UNDEFINED> instruction: 0xf89ad17f
    4d64:	blcs	10d78 <strspn@plt+0xf1c4>
    4d68:	mcrcc	0, 0, sp, cr4, cr7, {3}
    4d6c:	cfsh32cs	mvfx3, mvfx3, #4
    4d70:			; <UNDEFINED> instruction: 0xf8dfdd5a
    4d74:	svcmi	0x004b912c
    4d78:	ldrdhi	pc, [ip, -pc]!	; <UNPREDICTABLE>
    4d7c:			; <UNDEFINED> instruction: 0xf89a44f9
    4d80:	ldrbtmi	r3, [pc], #-9	; 4d88 <strspn@plt+0x31d4>
    4d84:			; <UNDEFINED> instruction: 0xe01944f8
    4d88:	ldrtmi	r4, [r9], -r2, lsr #12
    4d8c:			; <UNDEFINED> instruction: 0xf7fc2001
    4d90:	ldrbmi	lr, [lr, #-3744]	; 0xfffff160
    4d94:			; <UNDEFINED> instruction: 0xf04f4631
    4d98:	svclt	0x00a80200
    4d9c:			; <UNDEFINED> instruction: 0x46284659
    4da0:	mcr	7, 0, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4da4:	mulcc	r1, sl, r8
    4da8:			; <UNDEFINED> instruction: 0xf89abb8b
    4dac:	blcs	10dd8 <strspn@plt+0xf224>
    4db0:	bl	fe9b92a0 <strspn@plt+0xfe9b76ec>
    4db4:	ldrbmi	r0, [sp], #-1547	; 0xfffff9f5
    4db8:	ldcle	14, cr2, [r5, #-12]!
    4dbc:			; <UNDEFINED> instruction: 0xf895882c
    4dc0:	blt	1930dd4 <strspn@plt+0x192f220>
    4dc4:	bleq	1411f8 <strspn@plt+0x13f644>
    4dc8:	cmplt	fp, r4, lsr #5
    4dcc:	ldrsbtcs	pc, [r4], -sl	; <UNPREDICTABLE>
    4dd0:	mvnle	r4, r2, lsr #5
    4dd4:	mulcc	r3, sl, r8
    4dd8:	cmple	r7, r0, lsl #22
    4ddc:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
    4de0:	cmple	lr, r0, lsl #20
    4de4:	bicle	r2, pc, r1, lsl #24
    4de8:	strtmi	r4, [r0], -r1, asr #12
    4dec:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    4df0:	svclt	0x00c82e07
    4df4:	svceq	0x0007f1bb
    4df8:	cdpcs	12, 0, cr13, cr7, cr8, {1}
    4dfc:	stmdami	fp!, {r5, sl, fp, ip, lr, pc}
    4e00:			; <UNDEFINED> instruction: 0xf7fc4478
    4e04:			; <UNDEFINED> instruction: 0xf89aedc4
    4e08:	blcs	10e14 <strspn@plt+0xf260>
    4e0c:	stmdbge	r1, {r0, r2, r3, r6, r7, ip, lr, pc}
    4e10:			; <UNDEFINED> instruction: 0xf7fe78a8
    4e14:			; <UNDEFINED> instruction: 0x4649fe11
    4e18:	andcs	r4, r1, r2, lsl #12
    4e1c:	mrc	7, 2, APSR_nzcv, cr8, cr12, {7}
    4e20:	mulcc	r9, sl, r8
    4e24:	sbcle	r2, r4, r0, lsl #22
    4e28:	blmi	7176b4 <strspn@plt+0x715b00>
    4e2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e30:	blls	85eea0 <strspn@plt+0x85d2ec>
    4e34:	qsuble	r4, sl, sp
    4e38:	eorlt	r2, r3, r1
    4e3c:	svchi	0x00f0e8bd
    4e40:			; <UNDEFINED> instruction: 0x4659481c
    4e44:			; <UNDEFINED> instruction: 0xf7fc4478
    4e48:	str	lr, [fp, r2, lsr #27]!
    4e4c:			; <UNDEFINED> instruction: 0x4620491a
    4e50:	ldrbtmi	r7, [r9], #-2538	; 0xfffff616
    4e54:	mrc	7, 1, APSR_nzcv, cr12, cr12, {7}
    4e58:			; <UNDEFINED> instruction: 0xf8dae7a4
    4e5c:	blcs	10ee4 <strspn@plt+0xf330>
    4e60:	ldmdami	r6, {r0, r1, r7, r8, ip, lr, pc}
    4e64:			; <UNDEFINED> instruction: 0xf7fc4478
    4e68:	ldrb	lr, [lr, -ip, asr #27]!
    4e6c:	streq	lr, [fp], #-2821	; 0xfffff4fb
    4e70:	stccc	13, cr3, [r1], {1}
    4e74:	svceq	0x0001f815
    4e78:	mcr	7, 1, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4e7c:	mvnsle	r4, r5, lsr #5
    4e80:	bcs	7edd0 <strspn@plt+0x7d21c>
    4e84:			; <UNDEFINED> instruction: 0x46284659
    4e88:			; <UNDEFINED> instruction: 0xf04fbf18
    4e8c:			; <UNDEFINED> instruction: 0xf7fc32ff
    4e90:	bfi	lr, r8, (invalid: 27:9)
    4e94:	ldcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    4e98:	andeq	r5, r2, ip, lsl #3
    4e9c:	andeq	r0, r0, r0, lsl #2
    4ea0:	andeq	fp, r0, r4, lsr #8
    4ea4:	andeq	fp, r0, sl, asr #16
    4ea8:	andeq	fp, r0, r0, lsl #31
    4eac:	ldrdeq	fp, [r0], -r4
    4eb0:	strheq	r5, [r2], -r0
    4eb4:	ldrdeq	fp, [r0], -r0
    4eb8:	ldrdeq	fp, [r0], -sl
    4ebc:	andeq	fp, r0, r0, lsl #29
    4ec0:	svcmi	0x00f0e92d
    4ec4:	ldmibmi	ip, {r1, r2, r3, r9, sl, lr}^
    4ec8:	blvs	4d672c <strspn@plt+0x4d4b78>
    4ecc:	bmi	ff6f11b0 <strspn@plt+0xff6ef5fc>
    4ed0:			; <UNDEFINED> instruction: 0x46054479
    4ed4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4ed8:			; <UNDEFINED> instruction: 0xf04f9235
    4edc:	blcs	56e4 <strspn@plt+0x3b30>
    4ee0:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    4ee4:	blcs	232d8 <strspn@plt+0x21724>
    4ee8:	tsthi	r4, r0	; <UNPREDICTABLE>
    4eec:	strcc	r3, [r4, #-3588]	; 0xfffff1fc
    4ef0:	ldcle	14, cr2, [r7, #-12]!
    4ef4:	movthi	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    4ef8:	movtge	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    4efc:	movtls	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    4f00:	bvc	1e962e8 <strspn@plt+0x1e94734>
    4f04:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    4f08:	stmiavc	ip!, {r0, r1, r3, r5, fp, pc}^
    4f0c:	strcc	fp, [r4], #-2651	; 0xfffff5a5
    4f10:			; <UNDEFINED> instruction: 0xb152b29b
    4f14:	addsmi	r6, r9, #123904	; 0x1e400
    4f18:	ldmvc	sl!, {r5, r8, ip, lr, pc}^
    4f1c:			; <UNDEFINED> instruction: 0xf0402a00
    4f20:	bvs	ea536c <strspn@plt+0xea37b8>
    4f24:			; <UNDEFINED> instruction: 0xf0402a00
    4f28:	blcs	e538c <strspn@plt+0xe37d8>
    4f2c:	tsthi	pc, r0, lsl #4	; <UNPREDICTABLE>
    4f30:			; <UNDEFINED> instruction: 0xf003e8df
    4f34:	subseq	r2, r0, #272629760	; 0x10400000
    4f38:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
    4f3c:	stcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    4f40:	svclt	0x00c82e0f
    4f44:	stclle	12, cr2, [ip], #-60	; 0xffffffc4
    4f48:	mrrcle	14, 0, r2, lr, cr15
    4f4c:	ldrbtmi	r4, [r8], #-2240	; 0xfffff740
    4f50:	ldc	7, cr15, [ip, #-1008]	; 0xfffffc10
    4f54:	bllt	8e3148 <strspn@plt+0x8e1594>
    4f58:	ldmdblt	sl, {r1, r3, r4, r5, r6, r9, fp, ip, sp, lr}
    4f5c:	strtmi	r1, [r5], #-2870	; 0xfffff4ca
    4f60:	ldclle	14, cr2, [r1], {3}
    4f64:	blmi	fed57a58 <strspn@plt+0xfed55ea4>
    4f68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f6c:	blls	d5efdc <strspn@plt+0xd5d428>
    4f70:			; <UNDEFINED> instruction: 0xf040405a
    4f74:	strdcs	r8, [r1], -sl
    4f78:	pop	{r0, r1, r2, r4, r5, ip, sp, pc}
    4f7c:	ldmibmi	r6!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4f80:	ldrbtmi	r2, [r9], #-1
    4f84:	stc	7, cr15, [r4, #1008]!	; 0x3f0
    4f88:	svclt	0x00c82e05
    4f8c:	mrrcle	12, 0, r2, r4, cr5
    4f90:	stcle	14, cr2, [lr], #-20	; 0xffffffec
    4f94:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
    4f98:	ldcl	7, cr15, [r8], #1008	; 0x3f0
    4f9c:	blcs	23190 <strspn@plt+0x215dc>
    4fa0:	ldmdbge	r5, {r1, r3, r4, r6, r7, ip, lr, pc}
    4fa4:			; <UNDEFINED> instruction: 0xf7fe78a8
    4fa8:	strbmi	pc, [r1], -r7, asr #26	; <UNPREDICTABLE>
    4fac:	andcs	r4, r1, r2, lsl #12
    4fb0:	stc	7, cr15, [lr, #1008]	; 0x3f0
    4fb4:	stmiami	sl!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4fb8:			; <UNDEFINED> instruction: 0xf7fc4478
    4fbc:	cdpcs	13, 0, cr14, cr7, cr2, {1}
    4fc0:	stccs	15, cr11, [r7], {200}	; 0xc8
    4fc4:	cdpcs	12, 0, cr13, cr7, cr2, {2}
    4fc8:	stmiami	r6!, {r0, r3, r4, sl, fp, ip, lr, pc}
    4fcc:			; <UNDEFINED> instruction: 0xf7fc4478
    4fd0:	sbfx	lr, lr, #25, #32
    4fd4:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
    4fd8:	ldc	7, cr15, [r2, #-1008]	; 0xfffffc10
    4fdc:	svclt	0x00c82e0b
    4fe0:	stcle	12, cr2, [r4], #-44	; 0xffffffd4
    4fe4:	ldcle	14, cr2, [r6], {11}
    4fe8:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
    4fec:	stcl	7, cr15, [lr], {252}	; 0xfc
    4ff0:	ldmmi	pc, {r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4ff4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    4ff8:	stcl	7, cr15, [r8], {252}	; 0xfc
    4ffc:	ldmmi	sp, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    5000:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5004:	stcl	7, cr15, [r2], {252}	; 0xfc
    5008:	ldmmi	fp, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    500c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5010:	ldc	7, cr15, [ip], #1008	; 0x3f0
    5014:	ldmmi	r9, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    5018:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    501c:	ldc	7, cr15, [r6], #1008	; 0x3f0
    5020:	stcne	7, cr14, [r8, #-608]!	; 0xfffffda0
    5024:	tstcs	ip, r1, lsl #4
    5028:	stcl	7, cr15, [sl], {252}	; 0xfc
    502c:	stcne	7, cr14, [r8, #-584]!	; 0xfffffdb8
    5030:	tstcs	r8, r1, lsl #4
    5034:	stcl	7, cr15, [r4], {252}	; 0xfc
    5038:	stmiahi	sl!, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
    503c:	ldmibmi	r0, {r0, sp}
    5040:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    5044:			; <UNDEFINED> instruction: 0xf7fcb292
    5048:	str	lr, [r3, r4, asr #26]
    504c:	andcs	r7, r1, sl, lsr #18
    5050:			; <UNDEFINED> instruction: 0xf3c2498c
    5054:	movwls	r1, #4864	; 0x1300
    5058:	vmvn.i32	q10, #11075584	; 0x00a90000
    505c:	movwls	r1, #832	; 0x340
    5060:	orrne	pc, r0, #134217731	; 0x8000003
    5064:			; <UNDEFINED> instruction: 0xf7fc09d2
    5068:	stmdbvc	sl!, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    506c:	andcs	r4, r1, r6, lsl #19
    5070:	movweq	lr, #2562	; 0xa02
    5074:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    5078:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    507c:	vsubw.u8	<illegal reg q12.5>, q1, d0
    5080:	vsubw.u8	q8, q9, d0
    5084:			; <UNDEFINED> instruction: 0xf7fc02c0
    5088:	stmdbvc	sl!, {r2, r5, r8, sl, fp, sp, lr, pc}^
    508c:	andcs	r4, r1, pc, ror r9
    5090:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    5094:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    5098:	movtne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    509c:			; <UNDEFINED> instruction: 0xf7fc09d2
    50a0:	stmdbvc	sl!, {r3, r4, r8, sl, fp, sp, lr, pc}^
    50a4:	andcs	r4, r1, sl, ror r9
    50a8:	movweq	lr, #2562	; 0xa02
    50ac:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    50b0:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    50b4:	addeq	pc, r0, #134217731	; 0x8000003
    50b8:	stc	7, cr15, [sl, #-1008]	; 0xfffffc10
    50bc:	andcs	r4, r1, r5, ror r9
    50c0:			; <UNDEFINED> instruction: 0xf7fc4479
    50c4:	stmibvc	sl!, {r1, r2, r8, sl, fp, sp, lr, pc}
    50c8:	vldmdble	r2!, {s4-s19}
    50cc:	vstmdble	sl!, {s4-s130}
    50d0:	andcs	r4, r1, r1, ror r9
    50d4:			; <UNDEFINED> instruction: 0xf7fc4479
    50d8:	stmibvc	sl!, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    50dc:	stmdbmi	pc!, {r0, sp}^	; <UNPREDICTABLE>
    50e0:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    50e4:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    50e8:	movtne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    50ec:			; <UNDEFINED> instruction: 0xf7fc09d2
    50f0:	stmibvc	sl!, {r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    50f4:	andcs	r4, r1, sl, ror #18
    50f8:	movweq	lr, #2562	; 0xa02
    50fc:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    5100:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    5104:	vsubw.u8	<illegal reg q12.5>, q1, d0
    5108:	vsubw.u8	q8, q9, d0
    510c:			; <UNDEFINED> instruction: 0xf7fc02c0
    5110:	ldr	lr, [pc, -r0, ror #25]
    5114:	blcs	1fa08 <strspn@plt+0x1de54>
    5118:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    511c:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    5120:	stcl	7, cr15, [lr], #-1008	; 0xfffffc10
    5124:	stmdbmi	r0!, {r1, r5, r6, r7, r9, sl, sp, lr, pc}^
    5128:	ldrbtmi	r2, [r9], #-1
    512c:	ldcl	7, cr15, [r0], {252}	; 0xfc
    5130:	blmi	17bf084 <strspn@plt+0x17bd4d0>
    5134:	bl	d6328 <strspn@plt+0xd4774>
    5138:			; <UNDEFINED> instruction: 0xf8d30382
    513c:			; <UNDEFINED> instruction: 0xf7fc00a0
    5140:	strb	lr, [sl, r0, ror #24]
    5144:	cfstrscc	mvf4, [r1, #-176]	; 0xffffff50
    5148:			; <UNDEFINED> instruction: 0xf8153c01
    514c:			; <UNDEFINED> instruction: 0xf7fc0f01
    5150:	adcmi	lr, ip, #184, 24	; 0xb800
    5154:			; <UNDEFINED> instruction: 0xe705d1f9
    5158:	strtmi	r2, [r1], -r1, lsl #20
    515c:	svclt	0x00184628
    5160:	rscscc	pc, pc, #79	; 0x4f
    5164:	stc	7, cr15, [ip], #-1008	; 0xfffffc10
    5168:			; <UNDEFINED> instruction: 0xf7fce6fc
    516c:			; <UNDEFINED> instruction: 0xf46fec08
    5170:	ldmne	sl, {r7, r9, ip, sp, lr}
    5174:	ldmdble	r3, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}
    5178:	ldrtmi	r4, [r3], r6, lsr #5
    517c:			; <UNDEFINED> instruction: 0xf04f461a
    5180:	svclt	0x00a80001
    5184:			; <UNDEFINED> instruction: 0xf5b346a3
    5188:	svclt	0x00ac4f00
    518c:	ldrbmi	r4, [r1], -r9, asr #12
    5190:	ldc	7, cr15, [lr], {252}	; 0xfc
    5194:	andcs	r4, r0, #93323264	; 0x5900000
    5198:			; <UNDEFINED> instruction: 0xf7fc4628
    519c:			; <UNDEFINED> instruction: 0xe6d9ec12
    51a0:			; <UNDEFINED> instruction: 0xf5a34943
    51a4:	andcs	r7, r1, r0, lsl #5
    51a8:			; <UNDEFINED> instruction: 0xf7fc4479
    51ac:	stmiavc	fp!, {r1, r4, r7, sl, fp, sp, lr, pc}^
    51b0:	andle	r2, lr, ip, lsl #22
    51b4:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    51b8:	stc	7, cr15, [r2], #-1008	; 0xfffffc10
    51bc:	ldrtmi	r4, [r1], -r6, lsr #5
    51c0:	andeq	pc, r4, r5, lsl #2
    51c4:	strtmi	fp, [r1], -r8, lsr #31
    51c8:	stmdbcc	r4, {r9, sp}
    51cc:	bl	ffe431c4 <strspn@plt+0xffe41610>
    51d0:	stmdbvc	r8!, {r6, r7, r9, sl, sp, lr, pc}
    51d4:	stmdbeq	r0, {r0, r2, r8, fp, sp, pc}
    51d8:	blx	ff9c31da <strspn@plt+0xff9c1626>
    51dc:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
    51e0:	andcs	r4, r1, r2, lsl #12
    51e4:	ldcl	7, cr15, [r4], #-1008	; 0xfffffc10
    51e8:	ldmdbmi	r4!, {r1, r3, r5, r8, fp, ip, sp, lr}
    51ec:	b	8d1f8 <strspn@plt+0x8b644>
    51f0:	vsubw.u8	q8, q1, d0
    51f4:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
    51f8:	stcl	7, cr15, [sl], #-1008	; 0xfffffc10
    51fc:			; <UNDEFINED> instruction: 0xf89579ab
    5200:	andcs	ip, r1, r5
    5204:	stmdbmi	lr!, {r1, r3, r5, r6, r7, r8, fp, ip, sp, lr}
    5208:	b	10c5a7c <strspn@plt+0x10c3ec8>
    520c:	tstmi	sl, #12, 6	; 0x30000000
    5210:			; <UNDEFINED> instruction: 0xf7fc4479
    5214:			; <UNDEFINED> instruction: 0x462aec5e
    5218:	svceq	0x0008f852
    521c:	ldmdavs	r1, {r1, r8, r9, fp, sp, pc}^
    5220:	andcs	ip, r1, r3, lsl #6
    5224:	andcc	lr, r2, #3620864	; 0x374000
    5228:	blt	6d76c8 <strspn@plt+0x6d5b14>
    522c:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    5230:	mcrr	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    5234:	svclt	0x0000e68e
    5238:	andeq	r5, r2, ip
    523c:	andeq	r0, r0, r0, lsl #2
    5240:	andeq	fp, r0, r0, lsr #5
    5244:	andeq	fp, r0, r8, asr #13
    5248:	strdeq	ip, [r0], -lr
    524c:	andeq	ip, r0, sl, ror r0
    5250:	muleq	r0, r6, r0
    5254:	andeq	r4, r2, r4, ror pc
    5258:	andeq	fp, r0, r6, asr #30
    525c:	andeq	fp, r0, r2, lsl #21
    5260:	andeq	fp, r0, r8, lsr #27
    5264:			; <UNDEFINED> instruction: 0x0000bdb0
    5268:	andeq	fp, r0, lr, lsr #30
    526c:	andeq	fp, r0, sl, asr pc
    5270:	andeq	fp, r0, r2, ror #20
    5274:			; <UNDEFINED> instruction: 0x0000bdba
    5278:	andeq	ip, r0, r6, lsl r0
    527c:	andeq	fp, r0, sl, ror #30
    5280:	andeq	fp, r0, lr, lsr #29
    5284:	muleq	r0, r0, sp
    5288:	muleq	r0, r6, sp
    528c:	muleq	r0, sl, sp
    5290:	andeq	fp, r0, r2, lsr #27
    5294:			; <UNDEFINED> instruction: 0x0000bdb0
    5298:	andeq	ip, r0, r4, lsl #2
    529c:	andeq	fp, r0, r2, lsr #27
    52a0:	andeq	fp, r0, r6, lsr #27
    52a4:	andeq	fp, r0, r6, lsl ip
    52a8:	muleq	r0, r6, r0
    52ac:	andeq	r4, r2, r8, lsr sl
    52b0:	andeq	fp, r0, ip, lsr #29
    52b4:	andeq	fp, r0, lr, lsr #30
    52b8:	muleq	r0, r2, lr
    52bc:	andeq	fp, r0, r6, lsr #29
    52c0:	andeq	fp, r0, r4, lsr #29
    52c4:	muleq	r0, lr, lr
    52c8:	svcmi	0x00f0e92d
    52cc:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    52d0:	ldrmi	r8, [r1], r2, lsl #22
    52d4:	strmi	r4, [r4], -r1, ror #18
    52d8:	bmi	185ff2c <strspn@plt+0x185e378>
    52dc:	adclt	r4, r3, r9, ror r4
    52e0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    52e4:			; <UNDEFINED> instruction: 0xf04f9221
    52e8:	blcs	5af0 <strspn@plt+0x3f3c>
    52ec:	addshi	pc, fp, r0, asr #32
    52f0:	mulcc	r3, r9, r8
    52f4:			; <UNDEFINED> instruction: 0xf0002b00
    52f8:			; <UNDEFINED> instruction: 0xf1a88091
    52fc:	strcc	r0, [r4], #-2052	; 0xfffff7fc
    5300:	svceq	0x0003f1b8
    5304:	bmi	15fc814 <strspn@plt+0x15fac60>
    5308:	ldrbtmi	r4, [sl], #-3927	; 0xfffff0a9
    530c:			; <UNDEFINED> instruction: 0xf8994d57
    5310:	ldrbtmi	r3, [pc], #-9	; 5318 <strspn@plt+0x3764>
    5314:	bcs	fe440b3c <strspn@plt+0xfe43ef88>
    5318:	ldrbtmi	r4, [sp], #-2645	; 0xfffff5ab
    531c:	mcr	4, 0, r4, cr8, cr10, {3}
    5320:	stmdahi	r2!, {r4, r9, fp, sp}
    5324:	blt	14a36c4 <strspn@plt+0x14a1b10>
    5328:	addslt	r3, r2, #4, 12	; 0x400000
    532c:			; <UNDEFINED> instruction: 0xf8d9b163
    5330:	addsmi	r1, r1, #52	; 0x34
    5334:			; <UNDEFINED> instruction: 0xf899d124
    5338:	blcs	1134c <strspn@plt+0xf798>
    533c:	addhi	pc, r2, r0, asr #32
    5340:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
    5344:	cmnle	r3, r0, lsl #22
    5348:	eorsle	r2, r8, r0, lsl #20
    534c:			; <UNDEFINED> instruction: 0x46c345b0
    5350:	ldrtmi	fp, [r3], r8, lsr #31
    5354:	svcmi	0x0000f5b2
    5358:	cdp	15, 1, cr11, cr8, cr8, {6}
    535c:			; <UNDEFINED> instruction: 0xdc011a10
    5360:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
    5364:			; <UNDEFINED> instruction: 0xf7fc2001
    5368:			; <UNDEFINED> instruction: 0x4659ebb4
    536c:	strtmi	r2, [r0], -r0, lsl #4
    5370:	bl	9c3368 <strspn@plt+0x9c17b4>
    5374:	mulcc	r1, r9, r8
    5378:			; <UNDEFINED> instruction: 0xf899b9b3
    537c:	stmdblt	fp!, {r0, r3, ip, sp}
    5380:	stmdaeq	r6, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    5384:			; <UNDEFINED> instruction: 0xf1b84434
    5388:	stclle	15, cr0, [sl], {3}
    538c:	blmi	d17c7c <strspn@plt+0xd160c8>
    5390:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5394:	blls	85f404 <strspn@plt+0x85d850>
    5398:	cmple	sp, sl, asr r0
    539c:	eorlt	r2, r3, r1
    53a0:	blhi	c069c <strspn@plt+0xbeae8>
    53a4:	svchi	0x00f0e8bd
    53a8:	stmiavc	r0!, {r0, r8, fp, sp, pc}
    53ac:	blx	11433ae <strspn@plt+0x11417fa>
    53b0:	bne	fe440c18 <strspn@plt+0xfe43f064>
    53b4:	andcs	r4, r1, r2, lsl #12
    53b8:	bl	fe2c33b0 <strspn@plt+0xfe2c17fc>
    53bc:			; <UNDEFINED> instruction: 0x4693e7dd
    53c0:			; <UNDEFINED> instruction: 0xf1bbe010
    53c4:	stmdble	r2, {r3, r8, r9, sl, fp}
    53c8:			; <UNDEFINED> instruction: 0xf7fc200a
    53cc:			; <UNDEFINED> instruction: 0xf914eb7a
    53d0:	ldrbmi	r3, [sl], -sl
    53d4:	andcs	r4, r1, r9, lsr #12
    53d8:			; <UNDEFINED> instruction: 0xf7fc0fdb
    53dc:			; <UNDEFINED> instruction: 0xf1bbeb7a
    53e0:	andsle	r0, r7, r0, asr #30
    53e4:			; <UNDEFINED> instruction: 0xf10b465a
    53e8:	sbcsne	r0, r3, r1, lsl #22
    53ec:	beq	141800 <strspn@plt+0x13fc4c>
    53f0:	rscle	r0, r6, r3, asr r7
    53f4:	andgt	pc, sl, r4, lsl r8	; <UNPREDICTABLE>
    53f8:			; <UNDEFINED> instruction: 0xf00243d2
    53fc:	andcs	r0, r1, r7, lsl #6
    5400:			; <UNDEFINED> instruction: 0x4639465a
    5404:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, q6
    5408:			; <UNDEFINED> instruction: 0xf7fc4003
    540c:			; <UNDEFINED> instruction: 0xf1bbeb62
    5410:	mvnle	r0, r0, asr #30
    5414:			; <UNDEFINED> instruction: 0xf7fc200a
    5418:	sbfx	lr, r4, #22, #12
    541c:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
    5420:			; <UNDEFINED> instruction: 0xf47f2b00
    5424:	ldmdami	r5, {r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    5428:			; <UNDEFINED> instruction: 0xf7fc4478
    542c:	strb	lr, [r4, -sl, ror #21]!
    5430:	ldrtmi	r2, [r1], -r1, lsl #22
    5434:	svclt	0x000c4620
    5438:			; <UNDEFINED> instruction: 0xf04f461a
    543c:			; <UNDEFINED> instruction: 0xf7fc32ff
    5440:	str	lr, [r3, r0, asr #21]!
    5444:			; <UNDEFINED> instruction: 0x3c0119a5
    5448:			; <UNDEFINED> instruction: 0xf8143d01
    544c:			; <UNDEFINED> instruction: 0xf7fc0f01
    5450:	adcmi	lr, r5, #56, 22	; 0xe000
    5454:			; <UNDEFINED> instruction: 0xe799d1f9
    5458:	b	fe443450 <strspn@plt+0xfe44189c>
    545c:	andeq	r4, r2, r0, lsl #24
    5460:	andeq	r0, r0, r0, lsl #2
    5464:	muleq	r0, r6, lr
    5468:	andeq	fp, r0, lr, asr lr
    546c:	andeq	fp, r0, r6, asr #28
    5470:	andeq	fp, r0, r8, ror #27
    5474:	andeq	fp, r0, sl, ror #4
    5478:	andeq	r4, r2, ip, asr #22
    547c:	andeq	fp, r0, r8, lsl #26
    5480:	svcmi	0x00f0e92d
    5484:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    5488:	ldrmi	r8, [r0], r4, lsl #22
    548c:	strmi	r4, [r4], -r2, ror #18
    5490:	bmi	18a00e4 <strspn@plt+0x189e530>
    5494:	adclt	r4, r5, r9, ror r4
    5498:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    549c:			; <UNDEFINED> instruction: 0xf04f9223
    54a0:	blcs	5ca8 <strspn@plt+0x40f4>
    54a4:	addshi	pc, ip, r0, asr #32
    54a8:	mulcc	r3, r8, r8
    54ac:			; <UNDEFINED> instruction: 0xf0002b00
    54b0:	stccc	0, cr8, [r4, #-584]	; 0xfffffdb8
    54b4:	cfstrscs	mvf3, [r3, #-16]
    54b8:	blmi	167c9c0 <strspn@plt+0x167ae0c>
    54bc:	ldrdge	pc, [r4, #-143]!	; 0xffffff71
    54c0:			; <UNDEFINED> instruction: 0xf8df447b
    54c4:			; <UNDEFINED> instruction: 0xf898b164
    54c8:	ldrbtmi	r1, [sl], #9
    54cc:	bcc	440cf4 <strspn@plt+0x43f140>
    54d0:	ldrbtmi	r4, [fp], #2902	; 0xb56
    54d4:	mcr	4, 0, r4, cr9, cr11, {3}
    54d8:	stmdahi	r2!, {r4, r9, fp, ip, sp}
    54dc:	blt	14a3880 <strspn@plt+0x14a1ccc>
    54e0:	addslt	r1, r2, #3968	; 0xf80
    54e4:			; <UNDEFINED> instruction: 0xf8d8b161
    54e8:	addsmi	r3, r3, #52	; 0x34
    54ec:			; <UNDEFINED> instruction: 0xf898d122
    54f0:	blcs	11504 <strspn@plt+0xf950>
    54f4:	addhi	pc, r3, r0, asr #32
    54f8:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    54fc:	cmnle	r4, r0, lsl #22
    5500:	adcmi	fp, lr, #-1476395006	; 0xa8000002
    5504:	svclt	0x00a84637
    5508:			; <UNDEFINED> instruction: 0xf5b2462f
    550c:	svclt	0x00c84f00
    5510:	stcle	6, cr4, [r1], {81}	; 0x51
    5514:	ldrbtmi	r4, [r9], #-2374	; 0xfffff6ba
    5518:			; <UNDEFINED> instruction: 0xf7fc2001
    551c:			; <UNDEFINED> instruction: 0x4639eada
    5520:	strtmi	r2, [r0], -r0, lsl #4
    5524:	b	134351c <strspn@plt+0x1341968>
    5528:	mulcc	r1, r8, r8
    552c:			; <UNDEFINED> instruction: 0xf898b9a3
    5530:	ldmdblt	r9, {r0, r3, ip}
    5534:	ldrtmi	r1, [r4], #-2989	; 0xfffff453
    5538:	stclle	13, cr2, [lr], {3}
    553c:	blmi	dd7e38 <strspn@plt+0xdd6284>
    5540:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5544:	blls	8df5b4 <strspn@plt+0x8dda00>
    5548:	qdsuble	r4, sl, r2
    554c:	eorlt	r2, r5, r1
    5550:	blhi	14084c <strspn@plt+0x13ec98>
    5554:	svchi	0x00f0e8bd
    5558:	stmiavc	r0!, {r0, r1, r8, fp, sp, pc}
    555c:	blx	1b4355c <strspn@plt+0x1b419a8>
    5560:	bne	440dc8 <strspn@plt+0x43f214>
    5564:	andcs	r4, r1, r2, lsl #12
    5568:	b	fecc3560 <strspn@plt+0xfecc19ac>
    556c:	ldmdami	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5570:			; <UNDEFINED> instruction: 0xf7fc4478
    5574:	vmlscs.f32	s28, s8, s12
    5578:	blmi	c398d8 <strspn@plt+0xc37d24>
    557c:	stmdbeq	r3, {r2, r8, ip, sp, lr, pc}
    5580:	cdp	4, 0, cr4, cr8, cr15, {2}
    5584:	ldrbtmi	sl, [fp], #-2704	; 0xfffff570
    5588:			; <UNDEFINED> instruction: 0xf8cd46ca
    558c:	strtmi	r8, [r0], r4
    5590:	bls	440dfc <strspn@plt+0x43f248>
    5594:	and	r4, r9, ip, lsl r6
    5598:			; <UNDEFINED> instruction: 0xf04f2a7f
    559c:	svclt	0x00d40001
    55a0:	ldrbmi	r4, [r9], -r9, asr #12
    55a4:	b	fe54359c <strspn@plt+0xfe5419e8>
    55a8:			; <UNDEFINED> instruction: 0xd00e45ba
    55ac:	svccs	0x0001f81a
    55b0:	vldmiale	r1!, {s5-s19}
    55b4:	bl	117a44 <strspn@plt+0x115e90>
    55b8:	andcs	r0, r1, r2, lsl #5
    55bc:	ldrdcs	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
    55c0:			; <UNDEFINED> instruction: 0xf7fc4479
    55c4:	ldrmi	lr, [sl, #2694]!	; 0xa86
    55c8:			; <UNDEFINED> instruction: 0x4644d1f0
    55cc:	bge	fe440e34 <strspn@plt+0xfe43f280>
    55d0:	ldrdhi	pc, [r4], -sp
    55d4:			; <UNDEFINED> instruction: 0xf8d8e7a8
    55d8:	blcs	11660 <strspn@plt+0xfaac>
    55dc:	svcge	0x0069f47f
    55e0:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    55e4:	b	3435dc <strspn@plt+0x341a28>
    55e8:	blcs	7f37c <strspn@plt+0x7d7c8>
    55ec:			; <UNDEFINED> instruction: 0x46204631
    55f0:	ldrmi	fp, [sl], -ip, lsl #30
    55f4:	rscscc	pc, pc, #79	; 0x4f
    55f8:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55fc:	stmibne	r5!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    5600:	stccc	12, cr3, [r1, #-4]
    5604:	svceq	0x0001f814
    5608:	b	16c3600 <strspn@plt+0x16c1a4c>
    560c:	mvnsle	r4, r5, lsr #5
    5610:			; <UNDEFINED> instruction: 0xf7fce794
    5614:	svclt	0x0000e9b4
    5618:	andeq	r4, r2, r8, asr #20
    561c:	andeq	r0, r0, r0, lsl #2
    5620:	andeq	sl, r0, r0, ror #25
    5624:	andeq	fp, r0, sl, lsr ip
    5628:	andeq	fp, r0, r2, lsl #26
    562c:	andeq	fp, r0, r8, ror #25
    5630:	strheq	fp, [r0], -r6
    5634:	muleq	r2, ip, r9
    5638:	andeq	fp, r0, r4, lsr ip
    563c:	andeq	r4, r2, r6, ror #11
    5640:	andeq	r1, r1, ip, lsl pc
    5644:	muleq	r0, sl, fp
    5648:	ldrbmi	lr, [r0, sp, lsr #18]!
    564c:			; <UNDEFINED> instruction: 0xf8df460e
    5650:			; <UNDEFINED> instruction: 0x46171410
    5654:	adclt	r6, r4, r3, lsl fp
    5658:	strcs	pc, [r8], #-2271	; 0xfffff721
    565c:			; <UNDEFINED> instruction: 0x46054479
    5660:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    5664:			; <UNDEFINED> instruction: 0xf04f9223
    5668:	blcs	5e70 <strspn@plt+0x42bc>
    566c:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    5670:	blcs	23a64 <strspn@plt+0x21eb0>
    5674:	tsthi	r1, r0	; <UNPREDICTABLE>
    5678:	strcc	r3, [r4, #-3588]	; 0xfffff1fc
    567c:	ldcle	14, cr2, [sp, #-12]!
    5680:	mvnhi	pc, #14614528	; 0xdf0000
    5684:	mvnge	pc, #14614528	; 0xdf0000
    5688:	mvnls	pc, #14614528	; 0xdf0000
    568c:	bvc	1e96a74 <strspn@plt+0x1e94ec0>
    5690:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    5694:	stmiavc	ip!, {r0, r1, r3, r5, fp, pc}^
    5698:	strcc	fp, [r4], #-2651	; 0xfffff5a5
    569c:			; <UNDEFINED> instruction: 0xb152b29b
    56a0:	addsmi	r6, r9, #123904	; 0x1e400
    56a4:	ldmvc	sl!, {r1, r2, r5, r8, ip, lr, pc}^
    56a8:			; <UNDEFINED> instruction: 0xf0402a00
    56ac:	bvs	ea5d88 <strspn@plt+0xea41d4>
    56b0:			; <UNDEFINED> instruction: 0xf0402a00
    56b4:	blcs	2a5da8 <strspn@plt+0x2a41f4>
    56b8:	bichi	pc, r3, r0, lsl #4
    56bc:			; <UNDEFINED> instruction: 0xf003e8df
    56c0:	ldrtge	ip, [r7], #2523	; 0x9db
    56c4:	ldmdbmi	fp, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr}^
    56c8:	andeq	r2, r6, sp, ror #22
    56cc:	andcs	r4, r1, r9, asr #12
    56d0:	ldmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    56d4:	svclt	0x00c82e07
    56d8:			; <UNDEFINED> instruction: 0xf3002c07
    56dc:	mvfcsd	f0, #5.0
    56e0:	rschi	pc, r4, r0, lsl #6
    56e4:	ldrbtmi	r4, [r8], #-2275	; 0xfffff71d
    56e8:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    56ec:	bllt	ce38e0 <strspn@plt+0xce1d2c>
    56f0:	ldmdblt	sl, {r1, r3, r4, r5, r6, r9, fp, ip, sp, lr}
    56f4:	strtmi	r1, [r5], #-2870	; 0xfffff4ca
    56f8:	stclle	14, cr2, [fp], {3}
    56fc:	blmi	ff65827c <strspn@plt+0xff6566c8>
    5700:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5704:	blls	8df774 <strspn@plt+0x8ddbc0>
    5708:			; <UNDEFINED> instruction: 0xf040405a
    570c:	mulcs	r1, r8, r1
    5710:	pop	{r2, r5, ip, sp, pc}
    5714:	ldmibmi	r9, {r4, r5, r6, r7, r8, r9, sl, pc}^
    5718:	ldrbtmi	r2, [r9], #-1
    571c:	ldmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5720:	svclt	0x00c82e07
    5724:			; <UNDEFINED> instruction: 0xf3002c07
    5728:	mcrcs	1, 0, r8, cr7, cr7, {1}
    572c:	ldmmi	r4, {r1, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}^
    5730:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5734:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5738:	blcs	2392c <strspn@plt+0x21d78>
    573c:	stmdbge	r3, {r3, r4, r6, r7, ip, lr, pc}
    5740:			; <UNDEFINED> instruction: 0xf7fe78a8
    5744:			; <UNDEFINED> instruction: 0x4641f979
    5748:	andcs	r4, r1, r2, lsl #12
    574c:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5750:	stmibmi	ip, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    5754:	ldrbtmi	r2, [r9], #-1
    5758:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    575c:	svclt	0x00c82e07
    5760:			; <UNDEFINED> instruction: 0xf3002c07
    5764:	mvfcss	f0, #1.0
    5768:	stmiami	r7, {r2, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}^
    576c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5770:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5774:	stmibmi	r5, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    5778:	ldrbtmi	r2, [r9], #-1
    577c:	stmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5780:	svclt	0x00c82e07
    5784:			; <UNDEFINED> instruction: 0xf3002c07
    5788:	mvfcssp	f0, f7
    578c:	stmiami	r0, {r1, r3, r5, r7, r8, sl, fp, ip, lr, pc}^
    5790:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5794:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5798:	ldmibmi	lr!, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
    579c:	ldrbtmi	r2, [r9], #-1
    57a0:	ldmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57a4:	svclt	0x00c82e07
    57a8:			; <UNDEFINED> instruction: 0xf3002c07
    57ac:	mvfcss	f0, f5
    57b0:	ldmmi	r9!, {r3, r4, r7, r8, sl, fp, ip, lr, pc}
    57b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    57b8:	stmia	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57bc:	ldmibmi	r7!, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    57c0:	ldrbtmi	r2, [r9], #-1
    57c4:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57c8:	svclt	0x00c82e07
    57cc:			; <UNDEFINED> instruction: 0xf3002c07
    57d0:	cdpcs	0, 0, cr8, cr7, cr3, {5}
    57d4:	ldmmi	r2!, {r1, r2, r7, r8, sl, fp, ip, lr, pc}
    57d8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    57dc:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57e0:	ldmibmi	r0!, {r2, r7, r8, r9, sl, sp, lr, pc}
    57e4:	ldrbtmi	r2, [r9], #-1
    57e8:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57ec:	svclt	0x00c82e07
    57f0:			; <UNDEFINED> instruction: 0xf3002c07
    57f4:	cdpcs	0, 0, cr8, cr7, cr1, {4}
    57f8:	svcge	0x0074f77f
    57fc:	strtmi	r4, [r1], -sl, lsr #17
    5800:			; <UNDEFINED> instruction: 0xf7fc4478
    5804:	ldrb	lr, [r1, -r4, asr #17]!
    5808:	andcs	r4, r1, r8, lsr #19
    580c:			; <UNDEFINED> instruction: 0xf7fc4479
    5810:	vmlscs.f16	s28, s14, s1	; <UNPREDICTABLE>
    5814:	stccs	15, cr11, [r7], {200}	; 0xc8
    5818:	addshi	pc, lr, r0, lsl #6
    581c:			; <UNDEFINED> instruction: 0xf77f2e07
    5820:	stmiami	r3!, {r0, r5, r6, r8, r9, sl, fp, sp, pc}
    5824:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5828:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    582c:	stmibmi	r1!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    5830:	ldrbtmi	r2, [r9], #-1
    5834:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5838:	svclt	0x00c82e07
    583c:	ldclle	12, cr2, [fp], #-28	; 0xffffffe4
    5840:			; <UNDEFINED> instruction: 0xf77f2e07
    5844:	ldmmi	ip, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    5848:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    584c:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5850:	ldmibmi	sl, {r2, r3, r6, r8, r9, sl, sp, lr, pc}
    5854:	ldrbtmi	r2, [r9], #-1
    5858:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    585c:	svclt	0x00c82e07
    5860:	ldcle	12, cr2, [r9], #-28	; 0xffffffe4
    5864:			; <UNDEFINED> instruction: 0xf77f2e07
    5868:	ldmmi	r5, {r0, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    586c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5870:	stm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5874:	ldmibmi	r3, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    5878:	ldrbtmi	r2, [r9], #-1
    587c:	stmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5880:	svclt	0x00c82e07
    5884:	ldcle	12, cr2, [r7], {7}
    5888:			; <UNDEFINED> instruction: 0xf77f2e07
    588c:	stmmi	lr, {r0, r1, r3, r5, r8, r9, sl, fp, sp, pc}
    5890:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5894:	ldmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5898:	bvs	eff540 <strspn@plt+0xefd98c>
    589c:			; <UNDEFINED> instruction: 0xf47f2b00
    58a0:	stmmi	sl, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    58a4:			; <UNDEFINED> instruction: 0xf7fc4478
    58a8:	strbt	lr, [r5], ip, lsr #17
    58ac:	strtmi	r4, [r1], -r8, lsl #17
    58b0:			; <UNDEFINED> instruction: 0xf7fc4478
    58b4:	ldr	lr, [r9, -ip, ror #16]
    58b8:	strbtmi	r4, [fp], -sl, lsr #12
    58bc:	svceq	0x0004f852
    58c0:	movwgt	r6, #14417	; 0x3851
    58c4:	blls	170f4 <strspn@plt+0x15540>
    58c8:	stmibmi	r2, {r1, r4, r9, fp, ip, sp, pc}
    58cc:	blt	6cd8d8 <strspn@plt+0x6cbd24>
    58d0:			; <UNDEFINED> instruction: 0xf7fc4479
    58d4:			; <UNDEFINED> instruction: 0xe709e8fe
    58d8:	strbtmi	r4, [fp], -sl, lsr #12
    58dc:	svceq	0x0004f852
    58e0:	movwgt	r6, #14417	; 0x3851
    58e4:	blls	17114 <strspn@plt+0x15560>
    58e8:	ldmdbmi	fp!, {r1, r4, r9, fp, ip, sp, pc}^
    58ec:	blt	6cd8f8 <strspn@plt+0x6cbd44>
    58f0:			; <UNDEFINED> instruction: 0xf7fc4479
    58f4:	ldrbt	lr, [r9], lr, ror #17
    58f8:	strbtmi	r4, [fp], -sl, lsr #12
    58fc:	svceq	0x0004f852
    5900:	movwgt	r6, #14417	; 0x3851
    5904:	blls	17134 <strspn@plt+0x15580>
    5908:	ldmdbmi	r4!, {r1, r4, r9, fp, ip, sp, pc}^
    590c:	blt	6cd918 <strspn@plt+0x6cbd64>
    5910:			; <UNDEFINED> instruction: 0xf7fc4479
    5914:	usat	lr, #9, lr, asr #17
    5918:	strbtmi	r4, [fp], -sl, lsr #12
    591c:	svceq	0x0004f852
    5920:	movwgt	r6, #14417	; 0x3851
    5924:	blls	17154 <strspn@plt+0x155a0>
    5928:	stmdbmi	sp!, {r1, r4, r9, fp, ip, sp, pc}^
    592c:	blt	6cd938 <strspn@plt+0x6cbd84>
    5930:			; <UNDEFINED> instruction: 0xf7fc4479
    5934:	ldrb	lr, [r9], lr, asr #17
    5938:	strbtmi	r4, [fp], -sl, lsr #12
    593c:	svceq	0x0004f852
    5940:	movwgt	r6, #14417	; 0x3851
    5944:	blls	17174 <strspn@plt+0x155c0>
    5948:	stmdbmi	r6!, {r1, r4, r9, fp, ip, sp, pc}^
    594c:	blt	6cd958 <strspn@plt+0x6cbda4>
    5950:			; <UNDEFINED> instruction: 0xf7fc4479
    5954:			; <UNDEFINED> instruction: 0xe6c9e8be
    5958:	strbtmi	r4, [fp], -sl, lsr #12
    595c:	svceq	0x0004f852
    5960:	movwgt	r6, #14417	; 0x3851
    5964:	blls	17194 <strspn@plt+0x155e0>
    5968:	ldmdbmi	pc, {r1, r4, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    596c:	blt	6cd978 <strspn@plt+0x6cbdc4>
    5970:			; <UNDEFINED> instruction: 0xf7fc4479
    5974:	ldrt	lr, [r9], lr, lsr #17
    5978:	strbtmi	r4, [fp], -sl, lsr #12
    597c:	svceq	0x0004f852
    5980:	movwgt	r6, #14417	; 0x3851
    5984:	blls	171b4 <strspn@plt+0x15600>
    5988:	ldmdbmi	r8, {r1, r4, r9, fp, ip, sp, pc}^
    598c:	blt	6cd998 <strspn@plt+0x6cbde4>
    5990:			; <UNDEFINED> instruction: 0xf7fc4479
    5994:	ssat	lr, #10, lr, lsl #17
    5998:	strbtmi	r4, [fp], -sl, lsr #12
    599c:	svceq	0x0004f852
    59a0:	movwgt	r6, #14417	; 0x3851
    59a4:	blls	171d4 <strspn@plt+0x15620>
    59a8:	ldmdbmi	r1, {r1, r4, r9, fp, ip, sp, pc}^
    59ac:	blt	6cd9b8 <strspn@plt+0x6cbe04>
    59b0:			; <UNDEFINED> instruction: 0xf7fc4479
    59b4:	ldr	lr, [r9], lr, lsl #17
    59b8:	strbtmi	r4, [fp], -sl, lsr #12
    59bc:	svceq	0x0004f852
    59c0:	movwgt	r6, #14417	; 0x3851
    59c4:	blls	171f4 <strspn@plt+0x15640>
    59c8:	stmdbmi	sl, {r1, r4, r9, fp, ip, sp, pc}^
    59cc:	blt	6cd9d8 <strspn@plt+0x6cbe24>
    59d0:			; <UNDEFINED> instruction: 0xf7fc4479
    59d4:	sxtab16	lr, r9, lr, ror #16
    59d8:	strbtmi	r4, [fp], -sl, lsr #12
    59dc:	svceq	0x0004f852
    59e0:	movwgt	r6, #14417	; 0x3851
    59e4:	blls	17214 <strspn@plt+0x15660>
    59e8:	stmdbmi	r3, {r1, r4, r9, fp, ip, sp, pc}^
    59ec:	blt	6cd9f8 <strspn@plt+0x6cbe44>
    59f0:			; <UNDEFINED> instruction: 0xf7fc4479
    59f4:	ldrbt	lr, [r9], -lr, ror #16
    59f8:	strbtmi	r4, [fp], -sl, lsr #12
    59fc:	svceq	0x0004f852
    5a00:	movwgt	r6, #14417	; 0x3851
    5a04:	blls	17234 <strspn@plt+0x15680>
    5a08:	ldmdbmi	ip!, {r1, r4, r9, fp, ip, sp, pc}
    5a0c:	blt	6cda18 <strspn@plt+0x6cbe64>
    5a10:			; <UNDEFINED> instruction: 0xf7fc4479
    5a14:			; <UNDEFINED> instruction: 0xe669e85e
    5a18:	cfstrscc	mvf4, [r1, #-176]	; 0xffffff50
    5a1c:			; <UNDEFINED> instruction: 0xf8153c01
    5a20:			; <UNDEFINED> instruction: 0xf7fc0f01
    5a24:	adcmi	lr, ip, #5111808	; 0x4e0000
    5a28:			; <UNDEFINED> instruction: 0xe667d1f9
    5a2c:	strtmi	r2, [r1], -r1, lsl #20
    5a30:	svclt	0x00184628
    5a34:	rscscc	pc, pc, #79	; 0x4f
    5a38:	svc	0x00c2f7fb
    5a3c:			; <UNDEFINED> instruction: 0xf7fbe65e
    5a40:	sadd8mi	lr, sl, lr
    5a44:	andcs	r4, r1, r1, asr r6
    5a48:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a4c:	ldrtmi	r4, [r1], -r6, lsr #5
    5a50:	andeq	pc, r0, #79	; 0x4f
    5a54:	strtmi	fp, [r1], -r8, lsr #31
    5a58:			; <UNDEFINED> instruction: 0xf7fb4628
    5a5c:			; <UNDEFINED> instruction: 0xe645efb2
    5a60:	andeq	r4, r2, r0, lsl #17
    5a64:	andeq	r0, r0, r0, lsl #2
    5a68:	andeq	sl, r0, r4, lsl fp
    5a6c:	andeq	sl, r0, ip, lsr pc
    5a70:			; <UNDEFINED> instruction: 0x0000bcbe
    5a74:	andeq	sl, r0, lr, ror #27
    5a78:	ldrdeq	r4, [r2], -ip
    5a7c:	andeq	fp, r0, lr, lsl ip
    5a80:	andeq	sl, r0, r2, ror #27
    5a84:	andeq	fp, r0, r2, lsr #23
    5a88:	andeq	sl, r0, r6, lsr #27
    5a8c:	andeq	fp, r0, lr, asr fp
    5a90:	andeq	sl, r0, r2, lsl #27
    5a94:	andeq	fp, r0, lr, ror fp
    5a98:	andeq	sl, r0, lr, asr sp
    5a9c:	andeq	fp, r0, r2, lsl #22
    5aa0:	andeq	sl, r0, sl, lsr sp
    5aa4:			; <UNDEFINED> instruction: 0x0000bab2
    5aa8:	andeq	sl, r0, r4, lsl sp
    5aac:	andeq	fp, r0, r4, ror sl
    5ab0:	andeq	sl, r0, lr, ror #25
    5ab4:	andeq	fp, r0, sl, lsr #20
    5ab8:	andeq	sl, r0, sl, asr #25
    5abc:	andeq	fp, r0, r2, ror #19
    5ac0:	andeq	sl, r0, r6, lsr #25
    5ac4:	andeq	fp, r0, r6, lsr #19
    5ac8:	andeq	sl, r0, r2, lsl #25
    5acc:	andeq	fp, r0, ip, asr #18
    5ad0:	andeq	sl, r0, r4, ror #24
    5ad4:	andeq	r1, r1, r4, lsl #13
    5ad8:	andeq	r1, r1, r4, ror #12
    5adc:	andeq	r1, r1, r4, asr #12
    5ae0:	andeq	r1, r1, r4, lsr #12
    5ae4:	andeq	r1, r1, r4, lsl #12
    5ae8:	andeq	r1, r1, r4, ror #11
    5aec:	andeq	r1, r1, r4, asr #11
    5af0:	andeq	r1, r1, r4, lsr #11
    5af4:	andeq	r1, r1, r4, lsl #11
    5af8:	andeq	r1, r1, r4, ror #10
    5afc:	andeq	r1, r1, r4, asr #10
    5b00:	svcmi	0x00f0e92d
    5b04:	stmibmi	r0!, {r1, r2, r3, r9, sl, lr}^
    5b08:	blvs	4d736c <strspn@plt+0x4d57b8>
    5b0c:	bmi	ff7f1db0 <strspn@plt+0xff7f01fc>
    5b10:			; <UNDEFINED> instruction: 0x46044479
    5b14:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    5b18:			; <UNDEFINED> instruction: 0xf04f9225
    5b1c:	blcs	6324 <strspn@plt+0x4770>
    5b20:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    5b24:	blcs	23f18 <strspn@plt+0x22364>
    5b28:	cmphi	r1, r0	; <UNPREDICTABLE>
    5b2c:	strcc	r3, [r4], #-3588	; 0xfffff1fc
    5b30:	ldcle	14, cr2, [sl, #-12]!
    5b34:	cmphi	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    5b38:	cmpls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    5b3c:	ldrbtmi	r7, [r8], #2682	; 0xa7a
    5b40:	ldrbtmi	r4, [r9], #3029	; 0xbd5
    5b44:	movwls	r4, #9339	; 0x247b
    5b48:	stmiavc	r5!, {r0, r1, r5, fp, pc}^
    5b4c:	strcc	fp, [r4, #-2651]	; 0xfffff5a5
    5b50:			; <UNDEFINED> instruction: 0xb152b29b
    5b54:	addsmi	r6, r9, #123904	; 0x1e400
    5b58:	ldmvc	sl!, {r0, r1, r5, r8, ip, lr, pc}^
    5b5c:			; <UNDEFINED> instruction: 0xf0402a00
    5b60:	bvs	ea6164 <strspn@plt+0xea45b0>
    5b64:			; <UNDEFINED> instruction: 0xf0402a00
    5b68:			; <UNDEFINED> instruction: 0xb3ab8154
    5b6c:	svcvs	0x0000f5b3
    5b70:			; <UNDEFINED> instruction: 0xf5a3dd47
    5b74:			; <UNDEFINED> instruction: 0xf5b24200
    5b78:	ldrmi	r5, [sl], -r0, asr #30
    5b7c:	stmibmi	r7, {r0, r1, r3, r4, r5, r9, ip, lr, pc}^
    5b80:	ldrbtmi	r2, [r9], #-1
    5b84:	svc	0x00a4f7fb
    5b88:	ldrtmi	r4, [r1], -lr, lsr #5
    5b8c:	andeq	pc, r0, #79	; 0x4f
    5b90:	svclt	0x00a84620
    5b94:			; <UNDEFINED> instruction: 0xf7fb4629
    5b98:	ldmdavc	fp!, {r2, r4, r8, r9, sl, fp, sp, lr, pc}^
    5b9c:	bvc	1eb41f0 <strspn@plt+0x1eb263c>
    5ba0:	blne	1db4010 <strspn@plt+0x1db245c>
    5ba4:	cdpcs	4, 0, cr4, cr3, cr12, {1}
    5ba8:	bmi	fef7cee8 <strspn@plt+0xfef7b334>
    5bac:	ldrbtmi	r4, [sl], #-2999	; 0xfffff449
    5bb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5bb4:	subsmi	r9, sl, r5, lsr #22
    5bb8:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    5bbc:	eorlt	r2, r7, r1
    5bc0:	svchi	0x00f0e8bd
    5bc4:	stmiavc	r0!, {r0, r2, r8, fp, sp, pc}
    5bc8:			; <UNDEFINED> instruction: 0xff36f7fd
    5bcc:	strmi	r4, [r2], -r1, asr #12
    5bd0:			; <UNDEFINED> instruction: 0xf7fb2001
    5bd4:			; <UNDEFINED> instruction: 0xe7e2ef7e
    5bd8:	ldrbtmi	r4, [r8], #-2226	; 0xfffff74e
    5bdc:	svc	0x0010f7fb
    5be0:	svclt	0x00c82e0f
    5be4:	stcle	13, cr2, [r2], #-60	; 0xffffffc4
    5be8:	ldcle	14, cr2, [sl], {15}
    5bec:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
    5bf0:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5bf4:	stmibmi	sp!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5bf8:	ldrbtmi	r2, [r9], #-1
    5bfc:	svc	0x0068f7fb
    5c00:	ldrmi	lr, [sl], -r2, asr #15
    5c04:	andcs	r4, r1, r9, asr #12
    5c08:	svc	0x0062f7fb
    5c0c:	svclt	0x00c82e17
    5c10:	stclle	13, cr2, [r7], #-92	; 0xffffffa4
    5c14:	mrrcle	14, 1, r2, pc, cr7	; <UNPREDICTABLE>
    5c18:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
    5c1c:	mrc	7, 5, APSR_nzcv, cr6, cr11, {7}
    5c20:	stmiami	r4!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5c24:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    5c28:	mrc	7, 5, APSR_nzcv, cr0, cr11, {7}
    5c2c:	stmibmi	r2!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5c30:	ldrbtmi	r2, [r9], #-1
    5c34:	svc	0x004cf7fb
    5c38:			; <UNDEFINED> instruction: 0xf6486862
    5c3c:			; <UNDEFINED> instruction: 0xf6c80389
    5c40:	blt	486a68 <strspn@plt+0x484eb4>
    5c44:	ldceq	0, cr15, [ip], #-316	; 0xfffffec4
    5c48:	blx	fe0d82c2 <strspn@plt+0xfe0d670e>
    5c4c:	ldrbne	r0, [r0, r2, lsl #6]
    5c50:	ldrmi	r4, [r3], #-1145	; 0xfffffb87
    5c54:	cmnne	r3, #192, 22	; 0x30000
    5c58:	blx	30dc66 <strspn@plt+0x30c0b2>
    5c5c:			; <UNDEFINED> instruction: 0xf8cd2c13
    5c60:			; <UNDEFINED> instruction: 0xf7fbc000
    5c64:	ldmibmi	r6, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    5c68:	ldrbtmi	r2, [r9], #-1
    5c6c:	svc	0x0030f7fb
    5c70:	bcs	2a4600 <strspn@plt+0x2a2a4c>
    5c74:	addshi	pc, r9, r0, lsl #6
    5c78:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
    5c7c:	addeq	lr, r2, #3072	; 0xc00
    5c80:	ldrdeq	pc, [r4, -r2]!
    5c84:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    5c88:	andcs	r8, r1, r2, ror #18
    5c8c:	blt	14982cc <strspn@plt+0x1496718>
    5c90:	addslt	r4, r2, #2030043136	; 0x79000000
    5c94:	svc	0x001cf7fb
    5c98:	vldr.16	s16, [pc, #326]	; 5de6 <strspn@plt+0x4232>
    5c9c:	andcs	r5, r1, r7, ror fp
    5ca0:	stmibmi	sl, {r0, r1, r3, r4, r6, r9, fp, ip, sp, pc}
    5ca4:	lfm	f3, 1, [pc, #620]	; 5f18 <strspn@plt+0x4364>
    5ca8:	ldrbtmi	r6, [r9], #-2934	; 0xfffff48a
    5cac:	bcc	4414d0 <strspn@plt+0x43f91c>
    5cb0:	blvc	ff201798 <strspn@plt+0xff1ffbe4>
    5cb4:	blvc	181558 <strspn@plt+0x17f9a4>
    5cb8:	blvc	1c155c <strspn@plt+0x1bf9a8>
    5cbc:	blcs	600e10 <strspn@plt+0x5ff25c>
    5cc0:	svc	0x0006f7fb
    5cc4:	blt	14a8454 <strspn@plt+0x14a68a0>
    5cc8:	bcs	32718 <strspn@plt+0x30b64>
    5ccc:	stmmi	r0, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
    5cd0:			; <UNDEFINED> instruction: 0xf7fb4478
    5cd4:			; <UNDEFINED> instruction: 0xe760ee96
    5cd8:			; <UNDEFINED> instruction: 0x4629487e
    5cdc:			; <UNDEFINED> instruction: 0xf7fb4478
    5ce0:			; <UNDEFINED> instruction: 0xe75aee56
    5ce4:	andcs	r9, r1, r2, lsl #18
    5ce8:	mrc	7, 7, APSR_nzcv, cr2, cr11, {7}
    5cec:			; <UNDEFINED> instruction: 0xf6486862
    5cf0:			; <UNDEFINED> instruction: 0xf6c80389
    5cf4:	blt	486b1c <strspn@plt+0x484f68>
    5cf8:	ldceq	0, cr15, [ip], #-316	; 0xfffffec4
    5cfc:	blx	fe0d82de <strspn@plt+0xfe0d672a>
    5d00:	ldrbne	r0, [r0, r2, lsl #6]
    5d04:	ldrmi	r4, [r3], #-1145	; 0xfffffb87
    5d08:	cmnne	r3, #192, 22	; 0x30000
    5d0c:	blx	30dd1a <strspn@plt+0x30c166>
    5d10:			; <UNDEFINED> instruction: 0xf8cd2c13
    5d14:			; <UNDEFINED> instruction: 0xf7fbc000
    5d18:	bvc	881890 <strspn@plt+0x87fcdc>
    5d1c:	b	13d0360 <strspn@plt+0x13ce7ac>
    5d20:	stmdble	r8, {r0, r4, r9, ip}^
    5d24:	andcs	r4, r1, sp, ror #18
    5d28:			; <UNDEFINED> instruction: 0xf7fb4479
    5d2c:	bvc	84187c <strspn@plt+0x83fcc8>
    5d30:	bleq	54216c <strspn@plt+0x5405b8>
    5d34:	ldrbmi	r2, [sl], -r0, lsl #3
    5d38:	andeq	pc, pc, r0
    5d3c:	mcr	7, 1, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5d40:			; <UNDEFINED> instruction: 0xf8947a61
    5d44:	bvc	8f5d74 <strspn@plt+0x8f41c0>
    5d48:			; <UNDEFINED> instruction: 0x1c00e9cd
    5d4c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    5d50:	ldrbtmi	r4, [r9], #-2403	; 0xfffff69d
    5d54:	andcs	r4, r1, r2, lsl #12
    5d58:	mrc	7, 5, APSR_nzcv, cr10, cr11, {7}
    5d5c:	bvc	fe8646e4 <strspn@plt+0xfe862b30>
    5d60:	cmplt	r9, r0, lsl #18
    5d64:	ldrbmi	r2, [fp], -r0, lsl #5
    5d68:	mcr	7, 6, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5d6c:	ldrbtmi	r4, [r9], #-2397	; 0xfffff6a3
    5d70:	andcs	r4, r1, r2, lsl #12
    5d74:	mcr	7, 5, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5d78:	blcs	20a6c <strspn@plt+0x1eeb8>
    5d7c:	ldmdbmi	sl, {r1, r4, r6, r8, ip, lr, pc}^
    5d80:	ldrbtmi	r2, [r9], #-1
    5d84:	mcr	7, 5, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    5d88:	andseq	pc, r0, r4, lsl #2
    5d8c:			; <UNDEFINED> instruction: 0xf7fb2108
    5d90:			; <UNDEFINED> instruction: 0xb328eeee
    5d94:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    5d98:	mrc	7, 1, APSR_nzcv, cr2, cr11, {7}
    5d9c:	ldmdbmi	r4, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    5da0:	ldrbtmi	r2, [r9], #-1
    5da4:	mrc	7, 4, APSR_nzcv, cr4, cr11, {7}
    5da8:	ldmdbmi	r2, {r0, r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    5dac:	ldrbtmi	r2, [r9], #-1
    5db0:	mcr	7, 4, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5db4:	blmi	143fb5c <strspn@plt+0x143dfa8>
    5db8:	ldmdbmi	r0, {r0, sp}^
    5dbc:	bl	d6fb0 <strspn@plt+0xd53fc>
    5dc0:	ldrbtmi	r0, [r9], #-898	; 0xfffffc7e
    5dc4:	ldrsbcs	pc, [r0, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    5dc8:	mcr	7, 4, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    5dcc:	bvs	effc90 <strspn@plt+0xefe0dc>
    5dd0:			; <UNDEFINED> instruction: 0xf47f2b00
    5dd4:	stmdami	sl, {r0, r1, r3, r5, r7, r9, sl, fp, sp, pc}^
    5dd8:			; <UNDEFINED> instruction: 0xf7fb4478
    5ddc:	ssat	lr, #6, r2, lsl #28
    5de0:			; <UNDEFINED> instruction: 0xf1044948
    5de4:			; <UNDEFINED> instruction: 0xf1040a0f
    5de8:	smladls	r3, r7, fp, r0
    5dec:			; <UNDEFINED> instruction: 0x462f4479
    5df0:	strmi	r4, [ip], -r5, lsr #12
    5df4:	svccs	0x0001f81a
    5df8:	andcs	r4, r1, r1, lsr #12
    5dfc:	mcr	7, 3, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    5e00:	ldrsble	r4, [r7, #83]!	; 0x53
    5e04:	strtmi	r2, [ip], -sl
    5e08:	svcls	0x0003463d
    5e0c:	mrc	7, 2, APSR_nzcv, cr8, cr11, {7}
    5e10:	bcs	7f924 <strspn@plt+0x7dd70>
    5e14:	strtmi	r4, [r0], -r9, lsr #12
    5e18:			; <UNDEFINED> instruction: 0xf04fbf18
    5e1c:			; <UNDEFINED> instruction: 0xf7fb32ff
    5e20:			; <UNDEFINED> instruction: 0xe6c2edd0
    5e24:	andcs	r4, r1, r8, lsr r9
    5e28:	beq	2c2240 <strspn@plt+0x2c068c>
    5e2c:	bleq	402244 <strspn@plt+0x400690>
    5e30:			; <UNDEFINED> instruction: 0xf7fb4479
    5e34:	ldmdbmi	r5!, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    5e38:	strtmi	r9, [pc], -r3, lsl #14
    5e3c:			; <UNDEFINED> instruction: 0x46254479
    5e40:			; <UNDEFINED> instruction: 0xf81a460c
    5e44:	strtmi	r2, [r1], -r1, lsl #30
    5e48:			; <UNDEFINED> instruction: 0xf7fb2001
    5e4c:	ldrbmi	lr, [r3, #3650]	; 0xe42
    5e50:	strdcs	sp, [sl], -r7
    5e54:	ldrtmi	r4, [sp], -ip, lsr #12
    5e58:			; <UNDEFINED> instruction: 0xf7fb9f03
    5e5c:			; <UNDEFINED> instruction: 0xe78eee32
    5e60:	cfstrscc	mvf4, [r1], {37}	; 0x25
    5e64:			; <UNDEFINED> instruction: 0xf8143d01
    5e68:			; <UNDEFINED> instruction: 0xf7fb0f01
    5e6c:	adcmi	lr, r5, #672	; 0x2a0
    5e70:			; <UNDEFINED> instruction: 0xe69ad1f9
    5e74:	stc	7, cr15, [r2, #1004]	; 0x3ec
    5e78:	andeq	r0, r0, r0
    5e7c:	subsmi	r0, r9, r0
    5e80:	andeq	r0, r0, r0
    5e84:	cdpcc	0, 15, cr0, cr0, cr0, {0}
    5e88:	andeq	r4, r2, ip, asr #7
    5e8c:	andeq	r0, r0, r0, lsl #2
    5e90:	andeq	sl, r0, r2, ror #12
    5e94:	andeq	fp, r0, r6, lsr #20
    5e98:			; <UNDEFINED> instruction: 0x0000babc
    5e9c:	andeq	fp, r0, lr, ror r9
    5ea0:	andeq	r4, r2, lr, lsr #6
    5ea4:			; <UNDEFINED> instruction: 0x0000b7ba
    5ea8:	strdeq	fp, [r0], -r6
    5eac:	andeq	fp, r0, lr, lsr r9
    5eb0:	andeq	fp, r0, r6, ror r9
    5eb4:	strdeq	fp, [r0], -lr
    5eb8:	andeq	fp, r0, sl, ror r7
    5ebc:	andeq	fp, r0, r0, lsl #15
    5ec0:	andeq	fp, r0, sl, ror r7
    5ec4:	strdeq	r3, [r2], -r2
    5ec8:	muleq	r0, r4, r7
    5ecc:	andeq	fp, r0, sl, lsr #15
    5ed0:			; <UNDEFINED> instruction: 0x0000b7b4
    5ed4:	strdeq	fp, [r0], -r4
    5ed8:	andeq	fp, r0, r8, lsr #18
    5edc:	andeq	fp, r0, r0, lsl r9
    5ee0:	andeq	fp, r0, lr, lsl #18
    5ee4:	andeq	fp, r0, r6, lsr #18
    5ee8:	andeq	fp, r0, r6, asr #18
    5eec:	andeq	fp, r0, lr, asr r9
    5ef0:	andeq	fp, r0, r6, lsr #14
    5ef4:	andeq	fp, r0, r6, asr #12
    5ef8:			; <UNDEFINED> instruction: 0x00023db0
    5efc:	andeq	r1, r1, sl, lsl r7
    5f00:	muleq	r0, r4, r5
    5f04:	andeq	fp, r0, ip, lsl #18
    5f08:	andeq	fp, r0, r0, ror r8
    5f0c:	andeq	fp, r0, r4, lsl #17
    5f10:	ldrbmi	lr, [r0, sp, lsr #18]!
    5f14:	ldmdbmi	r1, {r0, r2, r3, r9, sl, lr}^
    5f18:	blvs	4d7964 <strspn@plt+0x4d5db0>
    5f1c:	bmi	14321ac <strspn@plt+0x14305f8>
    5f20:			; <UNDEFINED> instruction: 0x46044479
    5f24:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    5f28:			; <UNDEFINED> instruction: 0xf04f9221
    5f2c:	blcs	6734 <strspn@plt+0x4b80>
    5f30:			; <UNDEFINED> instruction: 0xf899d177
    5f34:	blcs	11f48 <strspn@plt+0x10394>
    5f38:	stccc	0, cr13, [r4, #-444]	; 0xfffffe44
    5f3c:	cfstrscs	mvf3, [r3, #-16]
    5f40:			; <UNDEFINED> instruction: 0xf8dfdd37
    5f44:	svcmi	0x00488120
    5f48:	ldrbtmi	r4, [r8], #3656	; 0xe48
    5f4c:	mulcc	r9, r9, r8
    5f50:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    5f54:			; <UNDEFINED> instruction: 0xf8948822
    5f58:	blt	14adf6c <strspn@plt+0x14ac3b8>
    5f5c:	beq	14238c <strspn@plt+0x1407d8>
    5f60:			; <UNDEFINED> instruction: 0xb15bb292
    5f64:	ldrsbtne	pc, [r4], -r9	; <UNPREDICTABLE>
    5f68:			; <UNDEFINED> instruction: 0xd11d4291
    5f6c:	mulcc	r3, r9, r8
    5f70:	cmnle	r5, r0, lsl #22
    5f74:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
    5f78:	cmple	r7, r0, lsl #22
    5f7c:	ldrtmi	fp, [r1], -sl, lsr #22
    5f80:			; <UNDEFINED> instruction: 0xf7fb2001
    5f84:	stccs	13, cr14, [r7, #-664]	; 0xfffffd68
    5f88:			; <UNDEFINED> instruction: 0xf1babfc8
    5f8c:	ldcle	15, cr0, [sp], #-28	; 0xffffffe4
    5f90:	ldcle	13, cr2, [r5], #-28	; 0xffffffe4
    5f94:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    5f98:	ldcl	7, cr15, [r8], #1004	; 0x3ec
    5f9c:	mulcc	r1, r9, r8
    5fa0:			; <UNDEFINED> instruction: 0xf899bb23
    5fa4:	stmdblt	r3!, {r0, r3, ip, sp}
    5fa8:	streq	lr, [sl, #-2981]	; 0xfffff45b
    5fac:	cfstrscs	mvf4, [r3, #-336]	; 0xfffffeb0
    5fb0:	bmi	c3d2f8 <strspn@plt+0xc3b744>
    5fb4:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    5fb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5fbc:	subsmi	r9, sl, r1, lsr #22
    5fc0:	andcs	sp, r1, r9, asr #2
    5fc4:	pop	{r1, r5, ip, sp, pc}
    5fc8:			; <UNDEFINED> instruction: 0x463987f0
    5fcc:			; <UNDEFINED> instruction: 0xf7fb2001
    5fd0:	ldrbmi	lr, [r5, #-3456]	; 0xfffff280
    5fd4:			; <UNDEFINED> instruction: 0xf04f4629
    5fd8:	svclt	0x00a80200
    5fdc:			; <UNDEFINED> instruction: 0x46204651
    5fe0:	stcl	7, cr15, [lr], #1004	; 0x3ec
    5fe4:	mulcc	r1, r9, r8
    5fe8:	sbcsle	r2, sl, r0, lsl #22
    5fec:	stmiavc	r0!, {r0, r8, fp, sp, pc}
    5ff0:	stc2	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    5ff4:	strmi	r4, [r2], -r1, asr #12
    5ff8:			; <UNDEFINED> instruction: 0xf7fb2001
    5ffc:	ldrb	lr, [r0, sl, ror #26]
    6000:			; <UNDEFINED> instruction: 0x4651481d
    6004:			; <UNDEFINED> instruction: 0xf7fb4478
    6008:	strb	lr, [r7, r2, asr #25]
    600c:	andcs	r4, r1, fp, lsl r9
    6010:	ldrbtmi	r7, [r9], #-2338	; 0xfffff6de
    6014:	ldcl	7, cr15, [ip, #-1004]	; 0xfffffc14
    6018:			; <UNDEFINED> instruction: 0xf8d9e7c0
    601c:	blcs	120a4 <strspn@plt+0x104f0>
    6020:	ldmdami	r7, {r0, r1, r3, r7, r8, ip, lr, pc}
    6024:			; <UNDEFINED> instruction: 0xf7fb4478
    6028:	str	lr, [r6, ip, ror #25]
    602c:	ldrbmi	r2, [r1], -r1, lsl #22
    6030:	svclt	0x000c4620
    6034:			; <UNDEFINED> instruction: 0xf04f461a
    6038:			; <UNDEFINED> instruction: 0xf7fb32ff
    603c:	ldr	lr, [r8, r2, asr #25]!
    6040:	streq	lr, [sl, #-2820]	; 0xfffff4fc
    6044:	stccc	12, cr3, [r1, #-4]
    6048:	svceq	0x0001f814
    604c:	ldc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    6050:	mvnsle	r4, ip, lsr #5
    6054:			; <UNDEFINED> instruction: 0xf7fbe7ad
    6058:	svclt	0x0000ec92
    605c:			; <UNDEFINED> instruction: 0x00023fbc
    6060:	andeq	r0, r0, r0, lsl #2
    6064:	andeq	sl, r0, r6, asr r2
    6068:	andeq	sl, r0, ip, ror r6
    606c:	ldrdeq	fp, [r0], -r6
    6070:	andeq	sl, r0, lr, lsr r5
    6074:	andeq	r3, r2, r6, lsr #30
    6078:	andeq	sl, r0, r0, lsl r5
    607c:	andeq	fp, r0, lr, lsr #14
    6080:	ldrdeq	fp, [r0], -ip
    6084:	ldrbmi	lr, [r0, sp, lsr #18]!
    6088:	ldmdbmi	r5, {r0, r2, r3, r9, sl, lr}^
    608c:	blvs	4d78f0 <strspn@plt+0x4d5d3c>
    6090:	bmi	1532328 <strspn@plt+0x1530774>
    6094:			; <UNDEFINED> instruction: 0x46044479
    6098:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    609c:			; <UNDEFINED> instruction: 0xf04f9223
    60a0:	blcs	68a8 <strspn@plt+0x4cf4>
    60a4:	addhi	pc, r1, r0, asr #32
    60a8:	blcs	2449c <strspn@plt+0x228e8>
    60ac:	stccc	0, cr13, [r4, #-488]	; 0xfffffe18
    60b0:	cfstrscs	mvf3, [r3, #-16]
    60b4:			; <UNDEFINED> instruction: 0xf8dfdd2b
    60b8:			; <UNDEFINED> instruction: 0xf8df8130
    60bc:			; <UNDEFINED> instruction: 0xf8dfa130
    60c0:	ldrbtmi	r9, [r8], #304	; 0x130
    60c4:	ldrbtmi	r7, [sl], #2683	; 0xa7b
    60c8:	stmdahi	r2!, {r0, r3, r4, r5, r6, r7, sl, lr}
    60cc:	blt	14a4458 <strspn@plt+0x14a28a4>
    60d0:	addslt	r1, r2, #896	; 0x380
    60d4:	blvs	1e325e8 <strspn@plt+0x1e30a34>
    60d8:			; <UNDEFINED> instruction: 0xd1144290
    60dc:	blcs	244d0 <strspn@plt+0x2291c>
    60e0:	bvs	efa6b0 <strspn@plt+0xef8afc>
    60e4:	cmnle	r5, r0, lsl #22
    60e8:			; <UNDEFINED> instruction: 0xf5b2b33a
    60ec:	ldcle	15, cr4, [r3], #-448	; 0xfffffe40
    60f0:	eorsle	r2, fp, r8, lsl #18
    60f4:	strbmi	r7, [r9], -r3, lsr #18
    60f8:			; <UNDEFINED> instruction: 0xf7fb2001
    60fc:	ldmdavc	fp!, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}^
    6100:	bvc	1ef4734 <strspn@plt+0x1ef2b80>
    6104:	blne	feb74578 <strspn@plt+0xfeb729c4>
    6108:	cfstrscs	mvf4, [r3, #-208]	; 0xffffff30
    610c:	bmi	e7d488 <strspn@plt+0xe7b8d4>
    6110:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    6114:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6118:	subsmi	r9, sl, r3, lsr #22
    611c:	andcs	sp, r1, lr, asr r1
    6120:	pop	{r2, r5, ip, sp, pc}
    6124:	stmdbge	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    6128:			; <UNDEFINED> instruction: 0xf7fd78a0
    612c:	strbmi	pc, [r1], -r5, lsl #25	; <UNPREDICTABLE>
    6130:	andcs	r4, r1, r2, lsl #12
    6134:	stcl	7, cr15, [ip], {251}	; 0xfb
    6138:	stmdbmi	pc!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    613c:	ldrbtmi	r2, [r9], #-1
    6140:	stcl	7, cr15, [r6], {251}	; 0xfb
    6144:	blcs	1244d8 <strspn@plt+0x122924>
    6148:	stmdbmi	ip!, {r5, ip, lr, pc}
    614c:	stmdbvc	r2!, {r0, sp}
    6150:			; <UNDEFINED> instruction: 0xf7fb4479
    6154:			; <UNDEFINED> instruction: 0xe7d2ecbe
    6158:	andcs	r4, r1, r1, asr r6
    615c:	ldc	7, cr15, [r8], #1004	; 0x3ec
    6160:	ldrtmi	r2, [r1], -r0, lsl #4
    6164:			; <UNDEFINED> instruction: 0xf7fb4620
    6168:	strb	lr, [r8, ip, lsr #24]
    616c:	strbtmi	r4, [fp], -r2, lsr #12
    6170:	svceq	0x0004f852
    6174:	movwgt	r6, #14417	; 0x3851
    6178:	blls	179a8 <strspn@plt+0x15df4>
    617c:	stmdbmi	r0!, {r1, r4, r9, fp, ip, sp, pc}
    6180:	blt	6ce18c <strspn@plt+0x6cc5d8>
    6184:			; <UNDEFINED> instruction: 0xf7fb4479
    6188:	ldr	lr, [r8, r4, lsr #25]!
    618c:	andcs	r8, r1, r2, lsr #17
    6190:	ldmdbmi	ip, {r0, r1, r5, r6, r7, fp, pc}
    6194:	blt	16f4ae4 <strspn@plt+0x16f2f30>
    6198:	addslt	r4, r2, #2030043136	; 0x79000000
    619c:			; <UNDEFINED> instruction: 0xf7fbb29b
    61a0:			; <UNDEFINED> instruction: 0xe7acec98
    61a4:	blcs	20a98 <strspn@plt+0x1eee4>
    61a8:	ldmdami	r7, {r0, r7, r8, ip, lr, pc}
    61ac:			; <UNDEFINED> instruction: 0xf7fb4478
    61b0:	ldrb	lr, [ip, -r8, lsr #24]!
    61b4:	ldrtmi	r2, [r1], -r1, lsl #22
    61b8:	svclt	0x000c4620
    61bc:			; <UNDEFINED> instruction: 0xf04f461a
    61c0:			; <UNDEFINED> instruction: 0xf7fb32ff
    61c4:			; <UNDEFINED> instruction: 0xe7a2ebfe
    61c8:			; <UNDEFINED> instruction: 0x3c0119a5
    61cc:			; <UNDEFINED> instruction: 0xf8143d01
    61d0:			; <UNDEFINED> instruction: 0xf7fb0f01
    61d4:	adcmi	lr, ip, #30208	; 0x7600
    61d8:			; <UNDEFINED> instruction: 0xe798d1f9
    61dc:	bl	ff3c41d0 <strspn@plt+0xff3c261c>
    61e0:	andeq	r3, r2, r8, asr #28
    61e4:	andeq	r0, r0, r0, lsl #2
    61e8:	ldrdeq	sl, [r0], -lr
    61ec:	andeq	fp, r0, sl, asr r7
    61f0:	andeq	fp, r0, ip, lsr #14
    61f4:	andeq	r3, r2, sl, asr #27
    61f8:	andeq	fp, r0, r6, lsr r6
    61fc:	andeq	fp, r0, r8, asr r6
    6200:	andeq	fp, r0, ip, asr #12
    6204:	strdeq	fp, [r0], -r8
    6208:	andeq	fp, r0, r4, lsr #11
    620c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6210:	ldmdbmi	r3, {r0, r2, r3, r9, sl, lr}^
    6214:	blvs	4d7c60 <strspn@plt+0x4d60ac>
    6218:	bmi	14b24a8 <strspn@plt+0x14b08f4>
    621c:			; <UNDEFINED> instruction: 0x46044479
    6220:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    6224:			; <UNDEFINED> instruction: 0xf04f9221
    6228:	blcs	6a30 <strspn@plt+0x4e7c>
    622c:			; <UNDEFINED> instruction: 0xf899d17c
    6230:	blcs	12244 <strspn@plt+0x10690>
    6234:	stccc	0, cr13, [r4, #-464]	; 0xfffffe30
    6238:	cfstrscs	mvf3, [r3, #-16]
    623c:			; <UNDEFINED> instruction: 0xf8dfdd64
    6240:	svcmi	0x004a8128
    6244:	ldrbtmi	r4, [r8], #3658	; 0xe4a
    6248:	mulcc	r9, r9, r8
    624c:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    6250:			; <UNDEFINED> instruction: 0xf899e008
    6254:	blcs	12280 <strspn@plt+0x106cc>
    6258:	bl	fe97a7b8 <strspn@plt+0xfe978c04>
    625c:	ldrbmi	r0, [r4], #-1290	; 0xfffffaf6
    6260:	ldclle	13, cr2, [r1, #-12]
    6264:			; <UNDEFINED> instruction: 0xf8948822
    6268:	blt	14ae27c <strspn@plt+0x14ac6c8>
    626c:	beq	14269c <strspn@plt+0x140ae8>
    6270:			; <UNDEFINED> instruction: 0xb15bb292
    6274:	ldrsbtne	pc, [r4], -r9	; <UNPREDICTABLE>
    6278:			; <UNDEFINED> instruction: 0xd1ee4291
    627c:	mulcc	r3, r9, r8
    6280:	cmple	r6, r0, lsl #22
    6284:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
    6288:	cmple	sp, r0, lsl #22
    628c:	andcs	r4, r1, r1, asr #12
    6290:	ldc	7, cr15, [lr], {251}	; 0xfb
    6294:	ldrtmi	r6, [r9], -r2, ror #16
    6298:	blt	48e2a4 <strspn@plt+0x48c6f0>
    629c:	ldc	7, cr15, [r8], {251}	; 0xfb
    62a0:	ldrtmi	r6, [r1], -r2, lsr #17
    62a4:	blt	48e2b0 <strspn@plt+0x48c6fc>
    62a8:	ldc	7, cr15, [r2], {251}	; 0xfb
    62ac:	ldmdbmi	r1!, {r1, r5, r6, r7, fp, sp, lr}
    62b0:	blt	48e2bc <strspn@plt+0x48c708>
    62b4:			; <UNDEFINED> instruction: 0xf7fb4479
    62b8:	stmdbvs	r2!, {r2, r3, sl, fp, sp, lr, pc}
    62bc:	andcs	r4, r1, lr, lsr #18
    62c0:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    62c4:	stc	7, cr15, [r4], {251}	; 0xfb
    62c8:	stmdbmi	ip!, {r1, r5, r6, r8, fp, sp, lr}
    62cc:	blt	48e2d8 <strspn@plt+0x48c724>
    62d0:			; <UNDEFINED> instruction: 0xf7fb4479
    62d4:	stmibvs	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    62d8:	andcs	r4, r1, r9, lsr #18
    62dc:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    62e0:	bl	ffdc42d4 <strspn@plt+0xffdc2720>
    62e4:	mulcc	r1, r9, r8
    62e8:	adcsle	r2, r2, r0, lsl #22
    62ec:	stmiavc	r0!, {r0, r8, fp, sp, pc}
    62f0:	blx	fe8c42ee <strspn@plt+0xfe8c273a>
    62f4:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
    62f8:	andcs	r4, r1, r2, lsl #12
    62fc:	bl	ffa442f0 <strspn@plt+0xffa4273c>
    6300:	mulcc	r9, r9, r8
    6304:	adcle	r2, r8, r0, lsl #22
    6308:	blmi	598b8c <strspn@plt+0x596fd8>
    630c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6310:	blls	860380 <strspn@plt+0x85e7cc>
    6314:	qsuble	r4, sl, r1
    6318:	eorlt	r2, r2, r1
    631c:			; <UNDEFINED> instruction: 0x87f0e8bd
    6320:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
    6324:	orrle	r2, r6, r0, lsl #22
    6328:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    632c:	bl	1a44320 <strspn@plt+0x1a4276c>
    6330:	bl	14013c <strspn@plt+0x13e588>
    6334:	cfstr32cc	mvfx0, [r1], {10}
    6338:			; <UNDEFINED> instruction: 0xf8143d01
    633c:			; <UNDEFINED> instruction: 0xf7fb0f01
    6340:	adcmi	lr, ip, #192, 22	; 0x30000
    6344:			; <UNDEFINED> instruction: 0xe7dfd1f9
    6348:	ldrbmi	r2, [r1], -r1, lsl #22
    634c:	svclt	0x000c4620
    6350:			; <UNDEFINED> instruction: 0xf04f461a
    6354:			; <UNDEFINED> instruction: 0xf7fb32ff
    6358:			; <UNDEFINED> instruction: 0xe7d5eb34
    635c:	bl	3c4350 <strspn@plt+0x3c279c>
    6360:	andeq	r3, r2, r0, asr #25
    6364:	andeq	r0, r0, r0, lsl #2
    6368:	andeq	fp, r0, sl, lsl r6
    636c:	andeq	fp, r0, ip, lsr #12
    6370:	andeq	fp, r0, r6, asr #12
    6374:	andeq	fp, r0, r4, lsl #12
    6378:	andeq	fp, r0, r2, lsl r6
    637c:	andeq	fp, r0, r4, lsr #12
    6380:	andeq	fp, r0, sl, asr #12
    6384:	andeq	r9, r0, sl, lsr #29
    6388:	ldrdeq	r3, [r2], -r0
    638c:	andeq	fp, r0, lr, lsl #10
    6390:	svcmi	0x00f0e92d
    6394:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    6398:	ldrmi	r8, [r7], -r2, lsl #22
    639c:			; <UNDEFINED> instruction: 0x4604495d
    63a0:	bmi	1760ff4 <strspn@plt+0x175f440>
    63a4:	adclt	r4, r9, r9, ror r4
    63a8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    63ac:			; <UNDEFINED> instruction: 0xf04f9227
    63b0:	blcs	6bb8 <strspn@plt+0x5004>
    63b4:	addshi	pc, r3, r0, asr #32
    63b8:	blcs	247ac <strspn@plt+0x22bf8>
    63bc:	addhi	pc, fp, r0
    63c0:	strcc	r3, [r4], #-3332	; 0xfffff2fc
    63c4:	ldclle	13, cr2, [r8, #-12]!
    63c8:			; <UNDEFINED> instruction: 0xf8df4a54
    63cc:			; <UNDEFINED> instruction: 0xf8dfa154
    63d0:	ldrbtmi	r9, [sl], #-340	; 0xfffffeac
    63d4:	ldrbtmi	r7, [sl], #2683	; 0xa7b
    63d8:	bcs	441c00 <strspn@plt+0x44004c>
    63dc:			; <UNDEFINED> instruction: 0xe01944f9
    63e0:	svcmi	0x0000f5b2
    63e4:	bleq	1427fc <strspn@plt+0x140c48>
    63e8:	andeq	pc, r1, pc, asr #32
    63ec:			; <UNDEFINED> instruction: 0x4649bfb4
    63f0:			; <UNDEFINED> instruction: 0xf7fb4651
    63f4:	strbmi	lr, [r1], -lr, ror #22
    63f8:	andcs	r4, r0, #88, 12	; 0x5800000
    63fc:	b	ff8443f0 <strspn@plt+0xff84283c>
    6400:	blcs	245f4 <strspn@plt+0x22a40>
    6404:	bvc	1efa93c <strspn@plt+0x1ef8d88>
    6408:	cmple	r6, r0, lsl #22
    640c:	ldrtmi	r1, [r4], #-2989	; 0xfffff453
    6410:	ldclle	13, cr2, [r2, #-12]
    6414:			; <UNDEFINED> instruction: 0xf8948822
    6418:	blt	14a642c <strspn@plt+0x14a4878>
    641c:	streq	pc, [r4], -r8, lsl #2
    6420:			; <UNDEFINED> instruction: 0xb143b292
    6424:	addsmi	r6, r1, #123904	; 0x1e400
    6428:	ldmvc	fp!, {r4, r5, r6, r7, r8, ip, lr, pc}^
    642c:	cmple	fp, r0, lsl #22
    6430:	blcs	20d24 <strspn@plt+0x1f170>
    6434:	bcs	ffffa9c4 <strspn@plt+0xffff8e10>
    6438:	ldmdbmi	fp!, {r1, r4, r6, r7, sl, fp, ip, lr, pc}
    643c:	ldrbtmi	r2, [r9], #-1
    6440:	bl	11c4434 <strspn@plt+0x11c2880>
    6444:	stmdbvc	r2!, {r0, r1, r5, r6, r8, fp, ip, sp, lr}
    6448:	vaddl.u8	q9, d3, d1
    644c:	tstls	r2, r0, asr #2
    6450:	orreq	pc, r0, r3, asr #7
    6454:	vaddw.u8	<illegal reg q12.5>, <illegal reg q1.5>, d1
    6458:	smlabtls	r0, r0, r1, r0
    645c:	vbic.i16	d20, #179	; 0x00b3
    6460:	ldrbtmi	r1, [r9], #-768	; 0xfffffd00
    6464:	bl	d44458 <strspn@plt+0xd428a4>
    6468:	stmdbvc	r2!, {r5, r7, r8, fp, ip, sp, lr}^
    646c:	andeq	pc, pc, r0
    6470:	andeq	pc, r1, #2
    6474:			; <UNDEFINED> instruction: 0xf7fb9205
    6478:	pushmi	{r1, r3, r5, r7, r9, fp, sp, lr, pc}
    647c:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    6480:	andcs	r4, r1, r3, lsl #12
    6484:	bl	944478 <strspn@plt+0x9428c4>
    6488:			; <UNDEFINED> instruction: 0xf104492a
    648c:			; <UNDEFINED> instruction: 0xf1a80308
    6490:	ldrbtmi	r0, [r9], #-516	; 0xfffffdfc
    6494:			; <UNDEFINED> instruction: 0xf7fb2001
    6498:	ldmdavc	fp!, {r2, r3, r4, r8, r9, fp, sp, lr, pc}^
    649c:	adcsle	r2, r2, r0, lsl #22
    64a0:	stmiavc	r0!, {r0, r1, r2, r8, fp, sp, pc}
    64a4:	blx	ff2444a0 <strspn@plt+0xff2428ec>
    64a8:	bne	441d10 <strspn@plt+0x44015c>
    64ac:	andcs	r4, r1, r2, lsl #12
    64b0:	bl	3c44a4 <strspn@plt+0x3c28f0>
    64b4:	blcs	24ea8 <strspn@plt+0x232f4>
    64b8:	bmi	7fa760 <strspn@plt+0x7f8bac>
    64bc:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    64c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    64c4:	subsmi	r9, sl, r7, lsr #22
    64c8:	andcs	sp, r1, r2, lsr #2
    64cc:	ldc	0, cr11, [sp], #164	; 0xa4
    64d0:	pop	{r1, r8, r9, fp, pc}
    64d4:	bvs	eea49c <strspn@plt+0xee88e8>
    64d8:			; <UNDEFINED> instruction: 0xf47f2b00
    64dc:	ldmdami	r7, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    64e0:			; <UNDEFINED> instruction: 0xf7fb4478
    64e4:	strb	lr, [fp, -lr, lsl #21]!
    64e8:			; <UNDEFINED> instruction: 0x3c0119a5
    64ec:			; <UNDEFINED> instruction: 0xf8143d01
    64f0:			; <UNDEFINED> instruction: 0xf7fb0f01
    64f4:	adcmi	lr, ip, #942080	; 0xe6000
    64f8:			; <UNDEFINED> instruction: 0xe7ded1f9
    64fc:	ldrtmi	r2, [r1], -r1, lsl #22
    6500:	svclt	0x000c4620
    6504:			; <UNDEFINED> instruction: 0xf04f461a
    6508:			; <UNDEFINED> instruction: 0xf7fb32ff
    650c:			; <UNDEFINED> instruction: 0xe7d4ea5a
    6510:	b	d44504 <strspn@plt+0xd42950>
    6514:	andeq	r3, r2, r8, lsr fp
    6518:	andeq	r0, r0, r0, lsl #2
    651c:	andeq	r9, r0, lr, asr #27
    6520:	andeq	fp, r0, r2, lsl #13
    6524:	andeq	fp, r0, r8, asr #12
    6528:	andeq	fp, r0, lr, asr #10
    652c:	andeq	fp, r0, lr, asr #10
    6530:	andeq	fp, r0, sl, ror #10
    6534:	andeq	fp, r0, r6, lsl #11
    6538:	andeq	r3, r2, lr, lsl sl
    653c:	andeq	fp, r0, ip, ror r4
    6540:	ldrbmi	lr, [r0, sp, lsr #18]!
    6544:	stmdbmi	r2!, {r1, r2, r3, r9, sl, lr}^
    6548:	blvs	4d7dac <strspn@plt+0x4d61f8>
    654c:	bmi	18727ec <strspn@plt+0x1870c38>
    6550:			; <UNDEFINED> instruction: 0x46054479
    6554:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    6558:			; <UNDEFINED> instruction: 0xf04f9225
    655c:	blcs	6d64 <strspn@plt+0x51b0>
    6560:	addshi	pc, sl, r0, asr #32
    6564:	blcs	24958 <strspn@plt+0x22da4>
    6568:	addshi	pc, r2, r0
    656c:	strcc	r3, [r4, #-3588]	; 0xfffff1fc
    6570:	ldcle	14, cr2, [r1, #-12]!
    6574:	ldrdls	pc, [r0, #-143]!	; 0xffffff71
    6578:	ldrdhi	pc, [r0, #-143]!	; 0xffffff71
    657c:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    6580:	bvc	1ed796c <strspn@plt+0x1ed5db8>
    6584:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    6588:	stmiavc	ip!, {r1, r3, r5, fp, pc}^
    658c:	strcc	fp, [r4], #-2642	; 0xfffff5ae
    6590:			; <UNDEFINED> instruction: 0xb14bb292
    6594:	addsmi	r6, r1, #123904	; 0x1e400
    6598:	ldmvc	fp!, {r1, r3, r4, r8, ip, lr, pc}^
    659c:			; <UNDEFINED> instruction: 0xf0402b00
    65a0:	bvs	ee67d0 <strspn@plt+0xee4c1c>
    65a4:	cmnle	ip, r0, lsl #22
    65a8:	stmdbmi	lr, {r1, r4, r8, r9, fp, ip, sp, pc}^
    65ac:	ldrbtmi	r2, [r9], #-1
    65b0:	b	fe3c45a4 <strspn@plt+0xfe3c29f0>
    65b4:	svclt	0x00c82e07
    65b8:	ldcle	12, cr2, [r4], #-28	; 0xffffffe4
    65bc:	mrrcle	14, 0, r2, r2, cr7	; <UNPREDICTABLE>
    65c0:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    65c4:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65c8:	bllt	4e47bc <strspn@plt+0x4e2c08>
    65cc:	ldmdblt	fp, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr}
    65d0:	strtmi	r1, [r5], #-2870	; 0xfffff4ca
    65d4:	ldclle	14, cr2, [r7], {3}
    65d8:	blmi	f98ef0 <strspn@plt+0xf9733c>
    65dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    65e0:	blls	960650 <strspn@plt+0x95ea9c>
    65e4:	cmnle	r0, sl, asr r0
    65e8:	eorlt	r2, r6, r1
    65ec:			; <UNDEFINED> instruction: 0x87f0e8bd
    65f0:	andcs	r4, r1, r1, asr #12
    65f4:	b	1b445e8 <strspn@plt+0x1b42a34>
    65f8:	svclt	0x00c82e0f
    65fc:	stcle	12, cr2, [r0], #-60	; 0xffffffc4
    6600:	ldcle	14, cr2, [r8], {15}
    6604:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
    6608:	stmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    660c:	blcs	24800 <strspn@plt+0x22c4c>
    6610:	stmdbge	r5, {r2, r3, r4, r6, r7, ip, lr, pc}
    6614:			; <UNDEFINED> instruction: 0xf7fd78a8
    6618:	strbmi	pc, [r9], -pc, lsl #20	; <UNPREDICTABLE>
    661c:	andcs	r4, r1, r2, lsl #12
    6620:	b	15c4614 <strspn@plt+0x15c2a60>
    6624:	stmdavs	fp!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    6628:	bllt	4f4e98 <strspn@plt+0x4f32e4>
    662c:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    6630:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6634:	ldmdami	r0!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6638:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    663c:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6640:	strtmi	lr, [r9], -r2, asr #15
    6644:			; <UNDEFINED> instruction: 0xf851686a
    6648:	blge	8a270 <strspn@plt+0x886bc>
    664c:	stmdavs	r9, {r1, r4, r9, fp, ip, sp, pc}^
    6650:	movwgt	r9, #12800	; 0x3200
    6654:	bls	d7e68 <strspn@plt+0xd62b4>
    6658:			; <UNDEFINED> instruction: 0x4651ba1b
    665c:	blt	48e668 <strspn@plt+0x48cab4>
    6660:	b	dc4654 <strspn@plt+0xdc2aa0>
    6664:	stmdami	r5!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    6668:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    666c:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6670:	stmdbmi	r3!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    6674:	ldrbtmi	r2, [r9], #-1
    6678:	b	ac466c <strspn@plt+0xac2ab8>
    667c:	andcs	r4, r1, r1, lsr #18
    6680:			; <UNDEFINED> instruction: 0xf7fb4479
    6684:	stmdami	r0!, {r1, r2, r5, r9, fp, sp, lr, pc}
    6688:			; <UNDEFINED> instruction: 0xf7fb4478
    668c:			; <UNDEFINED> instruction: 0xe79be9ba
    6690:	blcs	20f84 <strspn@plt+0x1f3d0>
    6694:	svcge	0x006af47f
    6698:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    669c:	ldmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66a0:	blcs	80438 <strspn@plt+0x7e884>
    66a4:	strtmi	r4, [r8], -r1, lsr #12
    66a8:	ldrmi	fp, [sl], -ip, lsl #30
    66ac:	rscscc	pc, pc, #79	; 0x4f
    66b0:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66b4:	strtmi	lr, [ip], #-1936	; 0xfffff870
    66b8:	stccc	13, cr3, [r1], {1}
    66bc:	svceq	0x0001f815
    66c0:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66c4:	mvnsle	r4, r5, lsr #5
    66c8:			; <UNDEFINED> instruction: 0xf7fbe786
    66cc:	svclt	0x0000e958
    66d0:	andeq	r3, r2, ip, lsl #19
    66d4:	andeq	r0, r0, r0, lsl #2
    66d8:	andeq	r9, r0, r0, lsr #24
    66dc:	andeq	fp, r0, ip, asr #11
    66e0:	andeq	fp, r0, r2, asr r6
    66e4:	andeq	fp, r0, sl, lsl #10
    66e8:	andeq	r9, r0, r2, lsl pc
    66ec:	andeq	r3, r2, r0, lsl #18
    66f0:	andeq	fp, r0, r2, ror #10
    66f4:	andeq	fp, r0, r6, asr #1
    66f8:	andeq	fp, r0, lr, ror #10
    66fc:	andeq	r9, r0, sl, lsr #29
    6700:	andeq	fp, r0, lr, asr r4
    6704:	andeq	fp, r0, r4, lsl #9
    6708:	andeq	fp, r0, ip, lsr #9
    670c:	strdeq	fp, [r0], -sl
    6710:	svcmi	0x00f0e92d
    6714:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    6718:	ldrmi	r8, [r7], -r2, lsl #22
    671c:	strmi	r4, [r4], -pc, ror #18
    6720:	bmi	1be1374 <strspn@plt+0x1bdf7c0>
    6724:	adclt	r4, r7, r9, ror r4
    6728:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    672c:			; <UNDEFINED> instruction: 0xf04f9225
    6730:	blcs	6f38 <strspn@plt+0x5384>
    6734:	adcshi	pc, r8, r0, asr #32
    6738:	blcs	24b2c <strspn@plt+0x22f78>
    673c:	adcshi	pc, r0, r0
    6740:	strcc	r3, [r4], #-3588	; 0xfffff1fc
    6744:	ldclle	14, cr2, [sp, #-12]
    6748:			; <UNDEFINED> instruction: 0xf8df4b66
    674c:			; <UNDEFINED> instruction: 0xf8dfb19c
    6750:	ldrbtmi	sl, [fp], #-412	; 0xfffffe64
    6754:	ldrbtmi	r7, [fp], #2682	; 0xa7a
    6758:	bcc	441f80 <strspn@plt+0x4403cc>
    675c:			; <UNDEFINED> instruction: 0xe01344fa
    6760:			; <UNDEFINED> instruction: 0x4651461a
    6764:			; <UNDEFINED> instruction: 0xf7fb2001
    6768:			; <UNDEFINED> instruction: 0x4642e9b4
    676c:	strtmi	r4, [r0], -r9, asr #12
    6770:	stmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6774:	blcs	24968 <strspn@plt+0x22db4>
    6778:	bvc	1ebac5c <strspn@plt+0x1eb90a8>
    677c:	cmple	r1, r0, lsl #20
    6780:	strtmi	r1, [ip], #-2934	; 0xfffff48a
    6784:	ldcle	14, cr2, [sp, #-12]!
    6788:	stmiavc	r5!, {r0, r1, r5, fp, pc}^
    678c:	strcc	fp, [r4, #-2651]	; 0xfffff5a5
    6790:			; <UNDEFINED> instruction: 0xb152b29b
    6794:	addsmi	r6, r9, #123904	; 0x1e400
    6798:	ldmvc	sl!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    679c:			; <UNDEFINED> instruction: 0xf0402a00
    67a0:	bvs	ea69c8 <strspn@plt+0xea4e14>
    67a4:			; <UNDEFINED> instruction: 0xf0402a00
    67a8:	blcs	3a69e8 <strspn@plt+0x3a4e34>
    67ac:			; <UNDEFINED> instruction: 0xf04fbfd4
    67b0:			; <UNDEFINED> instruction: 0xf04f0801
    67b4:	ldccs	8, cr0, [r1, #-0]
    67b8:			; <UNDEFINED> instruction: 0xf04fbfd8
    67bc:			; <UNDEFINED> instruction: 0xf1b80800
    67c0:			; <UNDEFINED> instruction: 0xd12d0f00
    67c4:			; <UNDEFINED> instruction: 0x46a942b5
    67c8:	ldrtmi	fp, [r1], r8, lsr #31
    67cc:	stclle	13, cr2, [r7], {17}
    67d0:	ldrbmi	r4, [r9], -sl, lsr #12
    67d4:			; <UNDEFINED> instruction: 0xf7fb2001
    67d8:			; <UNDEFINED> instruction: 0x4642e97c
    67dc:	strtmi	r4, [r0], -r9, asr #12
    67e0:	stmia	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    67e4:	blcs	249d8 <strspn@plt+0x22e24>
    67e8:	stmdbge	r5, {r0, r1, r2, r6, r7, ip, lr, pc}
    67ec:			; <UNDEFINED> instruction: 0xf7fd78a0
    67f0:	vnmls.f16	s30, s16, s7
    67f4:			; <UNDEFINED> instruction: 0x46021a10
    67f8:			; <UNDEFINED> instruction: 0xf7fb2001
    67fc:	bvc	1ec0dac <strspn@plt+0x1ebf1f8>
    6800:	adcsle	r2, sp, r0, lsl #20
    6804:	blmi	d990f4 <strspn@plt+0xd97540>
    6808:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    680c:	blls	96087c <strspn@plt+0x95ecc8>
    6810:	qdsuble	r4, sl, r1
    6814:	eorlt	r2, r7, r1
    6818:	blhi	c1b14 <strspn@plt+0xbff60>
    681c:	svchi	0x00f0e8bd
    6820:	mrrcne	9, 3, r4, sl, cr4	; <UNPREDICTABLE>
    6824:	ldrbtmi	r2, [r9], #-1
    6828:	ldmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    682c:	bvc	1864ebc <strspn@plt+0x1863308>
    6830:	andeq	pc, r1, #18
    6834:			; <UNDEFINED> instruction: 0xf894d023
    6838:	andcs	ip, r1, #8
    683c:	ldrmi	r7, [r0], -r3, ror #19
    6840:	tstcs	ip, r1, lsl #22
    6844:	stmdbmi	ip!, {r8, ip, pc}
    6848:			; <UNDEFINED> instruction: 0xf7fb4479
    684c:	blvc	1880d5c <strspn@plt+0x187f1a8>
    6850:	mulgt	fp, r4, r8
    6854:	blvc	ff88e860 <strspn@plt+0xff88ccac>
    6858:	stmib	sp, {r0, r1, r5, r7, r9, fp, ip, sp, lr}^
    685c:	stmdbmi	r7!, {r1, sl, fp, ip}
    6860:	andcc	lr, r0, #3358720	; 0x334000
    6864:	blvc	8d7a50 <strspn@plt+0x8d5e9c>
    6868:			; <UNDEFINED> instruction: 0xf7fb7ba2
    686c:	stmdbmi	r4!, {r1, r4, r5, r8, fp, sp, lr, pc}
    6870:	stclvc	0, cr2, [r3], #-4
    6874:	ldrbtmi	r7, [r9], #-3106	; 0xfffff3de
    6878:	stmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    687c:	tstls	r0, sl, ror r7
    6880:	stmdbmi	r0!, {r0, sp}
    6884:	ldrbtmi	r7, [r9], #-2531	; 0xfffff61d
    6888:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    688c:	blvc	18e5418 <strspn@plt+0x18e3864>
    6890:	blvc	ff88e89c <strspn@plt+0xff88cce8>
    6894:	ldmdbmi	ip, {r8, ip, pc}
    6898:			; <UNDEFINED> instruction: 0xf7fb4479
    689c:			; <UNDEFINED> instruction: 0xe7e6e91a
    68a0:	blcs	21194 <strspn@plt+0x1f5e0>
    68a4:	svcge	0x004cf47f
    68a8:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    68ac:	stmia	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68b0:	strtmi	lr, [r5], #-1862	; 0xfffff8ba
    68b4:	stccc	12, cr3, [r1, #-4]
    68b8:	svceq	0x0001f814
    68bc:	stmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68c0:	mvnsle	r4, r5, lsr #5
    68c4:	bcs	80744 <strspn@plt+0x7eb90>
    68c8:	strtmi	r4, [r0], -r9, lsr #12
    68cc:			; <UNDEFINED> instruction: 0xf04fbf18
    68d0:			; <UNDEFINED> instruction: 0xf7fb32ff
    68d4:			; <UNDEFINED> instruction: 0xe795e876
    68d8:	ldmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68dc:			; <UNDEFINED> instruction: 0x000237b8
    68e0:	andeq	r0, r0, r0, lsl #2
    68e4:	andeq	r9, r0, lr, asr #20
    68e8:	andeq	fp, r0, r2, ror #10
    68ec:	andeq	r9, r0, r0, ror lr
    68f0:	ldrdeq	r3, [r2], -r4
    68f4:	strdeq	fp, [r0], -lr
    68f8:	andeq	fp, r0, r4, lsl #8
    68fc:	andeq	fp, r0, r0, lsl r4
    6900:	andeq	fp, r0, r2, lsr #8
    6904:	andeq	fp, r0, r6, asr #7
    6908:	andeq	fp, r0, r8, asr r4
    690c:	andeq	fp, r0, sl, asr #6
    6910:	svcmi	0x00f0e92d
    6914:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    6918:	ldrmi	r8, [r7], -r2, lsl #22
    691c:			; <UNDEFINED> instruction: 0x46044998
    6920:	bmi	fe621574 <strspn@plt+0xfe61f9c0>
    6924:	adcslt	r4, r7, r9, ror r4
    6928:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    692c:			; <UNDEFINED> instruction: 0xf04f9235
    6930:	blcs	7138 <strspn@plt+0x5584>
    6934:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    6938:	blcs	24d2c <strspn@plt+0x23178>
    693c:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    6940:	strcc	r3, [r4], #-3588	; 0xfffff1fc
    6944:	vcge.f32	d18, d0, d3
    6948:	bmi	fe3e6c48 <strspn@plt+0xfe3e5094>
    694c:	eorslt	pc, ip, #14614528	; 0xdf0000
    6950:	bvc	1ed7b40 <strspn@plt+0x1ed5f8c>
    6954:	mcr	4, 0, r4, cr8, cr11, {7}
    6958:	bmi	fe3511a0 <strspn@plt+0xfe34f5ec>
    695c:	mcr	4, 0, r4, cr8, cr10, {3}
    6960:	mul	r4, r0, sl
    6964:	strtmi	r1, [ip], #-2934	; 0xfffff48a
    6968:	vcge.f32	d18, d0, d3
    696c:	stmdahi	r2!, {r2, r3, r5, r7, pc}
    6970:	mulhi	r3, r4, r8
    6974:			; <UNDEFINED> instruction: 0xf108ba52
    6978:	addslt	r0, r2, #4, 10	; 0x1000000
    697c:	blvs	1e72ed0 <strspn@plt+0x1e7131c>
    6980:			; <UNDEFINED> instruction: 0xd1ef4291
    6984:	blcs	24d78 <strspn@plt+0x231c4>
    6988:	rschi	pc, r3, r0, asr #32
    698c:	blcs	21280 <strspn@plt+0x1f6cc>
    6990:	rschi	pc, r9, r0, asr #32
    6994:	andcs	r4, r1, r9, asr r6
    6998:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    699c:	bne	442204 <strspn@plt+0x440650>
    69a0:	andcs	r7, r1, r2, lsr #19
    69a4:	ldm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    69a8:	bne	fe442210 <strspn@plt+0xfe44065c>
    69ac:	andcs	r7, r1, r2, ror #19
    69b0:	stm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    69b4:	ldmdbmi	r7!, {r1, r5, r7, fp, sp, lr}^
    69b8:	blt	48e9c4 <strspn@plt+0x48ce10>
    69bc:	beq	142df8 <strspn@plt+0x141244>
    69c0:			; <UNDEFINED> instruction: 0xf7fb4479
    69c4:			; <UNDEFINED> instruction: 0xf994e886
    69c8:	ldmdbmi	r3!, {r0, r2, r3, sp}^
    69cc:	ldrbtmi	r2, [r9], #-1
    69d0:			; <UNDEFINED> instruction: 0xf7fb0fd2
    69d4:			; <UNDEFINED> instruction: 0xf894e87e
    69d8:	ldrbmi	r9, [r2], -sp
    69dc:			; <UNDEFINED> instruction: 0xf0092150
    69e0:	strbmi	r0, [r8], -pc, lsl #18
    69e4:	svc	0x00d8f7fa
    69e8:	strbmi	r4, [sl], -ip, ror #18
    69ec:			; <UNDEFINED> instruction: 0x46034479
    69f0:			; <UNDEFINED> instruction: 0xf7fb2001
    69f4:	stmdbmi	sl!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}^
    69f8:	andcs	r7, r1, r2, lsr #23
    69fc:			; <UNDEFINED> instruction: 0xf7fb4479
    6a00:	stmdbmi	r8!, {r3, r5, r6, fp, sp, lr, pc}^
    6a04:	andcs	r7, r1, r2, ror #23
    6a08:			; <UNDEFINED> instruction: 0xf7fb4479
    6a0c:	blvc	fe840b9c <strspn@plt+0xfe83efe8>
    6a10:	stmdblt	r0, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr}
    6a14:	subscs	fp, r0, #1073741842	; 0x40000012
    6a18:			; <UNDEFINED> instruction: 0xf7fb4653
    6a1c:	stmdbmi	r2!, {r1, r4, r5, r6, fp, sp, lr, pc}^
    6a20:			; <UNDEFINED> instruction: 0x46024479
    6a24:			; <UNDEFINED> instruction: 0xf7fb2001
    6a28:	stmdbvs	r2!, {r2, r4, r6, fp, sp, lr, pc}
    6a2c:	ldmdbmi	pc, {r0, sp}^	; <UNPREDICTABLE>
    6a30:	stmdbeq	r0!, {r2, r8, ip, sp, lr, pc}
    6a34:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    6a38:	stmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a3c:	ldmdbmi	ip, {r1, r5, r6, r8, fp, sp, lr}^
    6a40:	blt	48ea4c <strspn@plt+0x48ce98>
    6a44:			; <UNDEFINED> instruction: 0xf7fb4479
    6a48:	stmibvs	r2!, {r2, r6, fp, sp, lr, pc}
    6a4c:	andcs	r4, r1, r9, asr r9
    6a50:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    6a54:	ldmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a58:	svcvc	0x00224957
    6a5c:	ldrbtmi	r2, [r9], #-1
    6a60:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a64:	ldmdbmi	r5, {r1, r5, r6, r8, r9, sl, fp, ip, sp, lr}^
    6a68:			; <UNDEFINED> instruction: 0xf0022001
    6a6c:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    6a70:	stmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a74:			; <UNDEFINED> instruction: 0x21204648
    6a78:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a7c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    6a80:	stmdami	pc, {r2, r4, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    6a84:			; <UNDEFINED> instruction: 0xf7fa4478
    6a88:			; <UNDEFINED> instruction: 0xf894efbc
    6a8c:	andcs	r2, r1, r0, asr #32
    6a90:			; <UNDEFINED> instruction: 0xf002494c
    6a94:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    6a98:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a9c:	movteq	pc, #4356	; 0x1104	; <UNPREDICTABLE>
    6aa0:	cmpeq	r7, r4, lsl #2	; <UNPREDICTABLE>
    6aa4:	svccs	0x0001f813
    6aa8:	addmi	fp, fp, #3571712	; 0x368000
    6aac:	stmdami	r6, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    6ab0:			; <UNDEFINED> instruction: 0xf7fa4478
    6ab4:	stclcs	15, cr14, [r8, #-664]	; 0xfffffd68
    6ab8:	ldmdavc	fp!, {r0, r1, r2, r3, r4, sl, fp, ip, lr, pc}^
    6abc:	bvc	1ef5830 <strspn@plt+0x1ef3c7c>
    6ac0:			; <UNDEFINED> instruction: 0xf43f2b00
    6ac4:	bmi	1072808 <strspn@plt+0x1070c54>
    6ac8:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
    6acc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ad0:	subsmi	r9, sl, r5, lsr fp
    6ad4:	andcs	sp, r1, r1, asr r1
    6ad8:	ldc	0, cr11, [sp], #220	; 0xdc
    6adc:	pop	{r1, r8, r9, fp, pc}
    6ae0:	ldmdami	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6ae4:			; <UNDEFINED> instruction: 0xf7fa4478
    6ae8:			; <UNDEFINED> instruction: 0xf104ef8c
    6aec:	andcs	r0, r1, #66	; 0x42
    6af0:			; <UNDEFINED> instruction: 0xf7fa2106
    6af4:	stclcs	15, cr14, [r8, #-408]	; 0xfffffe68
    6af8:	ldmdami	r6!, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    6afc:			; <UNDEFINED> instruction: 0xf7fa4478
    6b00:			; <UNDEFINED> instruction: 0xf1a8ef80
    6b04:	cps	#4
    6b08:	andcs	r0, r0, #72	; 0x48
    6b0c:	svc	0x0058f7fa
    6b10:	blcs	24d04 <strspn@plt+0x23150>
    6b14:	ldmdbge	r5, {r0, r1, r4, r6, r7, ip, lr, pc}
    6b18:			; <UNDEFINED> instruction: 0xf7fc78a0
    6b1c:	stmdbmi	lr!, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6b20:			; <UNDEFINED> instruction: 0x46024479
    6b24:			; <UNDEFINED> instruction: 0xf7fa2001
    6b28:			; <UNDEFINED> instruction: 0xe7c8efd4
    6b2c:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    6b30:	svc	0x0066f7fa
    6b34:			; <UNDEFINED> instruction: 0x46484652
    6b38:			; <UNDEFINED> instruction: 0xf7fa2120
    6b3c:	str	lr, [r4, r2, asr #30]!
    6b40:	blcs	21434 <strspn@plt+0x1f880>
    6b44:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
    6b48:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    6b4c:	svc	0x0058f7fa
    6b50:	strtmi	lr, [r5], #-1782	; 0xfffff90a
    6b54:	stccc	12, cr3, [r1, #-4]
    6b58:	svceq	0x0001f814
    6b5c:	svc	0x00b0f7fa
    6b60:	mvnsle	r4, r5, lsr #5
    6b64:	blcs	80a28 <strspn@plt+0x7ee74>
    6b68:	strtmi	r4, [r0], -r9, lsr #12
    6b6c:	ldrmi	fp, [sl], -ip, lsl #30
    6b70:	rscscc	pc, pc, #79	; 0x4f
    6b74:	svc	0x0024f7fa
    6b78:			; <UNDEFINED> instruction: 0xf7fae7a5
    6b7c:	svclt	0x0000ef00
    6b80:			; <UNDEFINED> instruction: 0x000235b8
    6b84:	andeq	r0, r0, r0, lsl #2
    6b88:	strdeq	fp, [r0], -ip
    6b8c:	andeq	fp, r0, r0, ror #7
    6b90:	andeq	fp, r0, r8, lsl #8
    6b94:			; <UNDEFINED> instruction: 0x0000b3bc
    6b98:	ldrdeq	fp, [r0], -r6
    6b9c:	andeq	fp, r0, r8, asr #7
    6ba0:	ldrdeq	fp, [r0], -r4
    6ba4:	andeq	fp, r0, ip, ror #7
    6ba8:			; <UNDEFINED> instruction: 0x0000a2b8
    6bac:	andeq	fp, r0, sl, ror #7
    6bb0:	andeq	fp, r0, r8, lsl #8
    6bb4:	andeq	fp, r0, sl, lsl r4
    6bb8:	andeq	fp, r0, lr, lsr #8
    6bbc:	andeq	fp, r0, sl, lsr r4
    6bc0:	andeq	fp, r0, r0, asr #8
    6bc4:	andeq	fp, r0, sl, ror r4
    6bc8:	andeq	fp, r0, r4, lsr #9
    6bcc:	andeq	r3, r2, r2, lsl r4
    6bd0:	andeq	fp, r0, r0, ror #8
    6bd4:	andeq	fp, r0, r0, lsr r4
    6bd8:	andeq	r9, r0, r0, lsl #13
    6bdc:	andeq	fp, r0, r2, asr #7
    6be0:			; <UNDEFINED> instruction: 0x0000b1be
    6be4:	svcmi	0x00f0e92d
    6be8:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    6bec:	ldrmi	r8, [r0], r2, lsl #22
    6bf0:			; <UNDEFINED> instruction: 0x460449bd
    6bf4:	bmi	fef61848 <strspn@plt+0xfef5fc94>
    6bf8:	adcslt	r4, r7, r9, ror r4
    6bfc:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    6c00:			; <UNDEFINED> instruction: 0xf04f9235
    6c04:	blcs	740c <strspn@plt+0x5858>
    6c08:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
    6c0c:	mulcc	r3, r8, r8
    6c10:			; <UNDEFINED> instruction: 0xf0002b00
    6c14:	mvfccsm	f0, #1.0
    6c18:	cdpcs	4, 0, cr3, cr3, cr4, {0}
    6c1c:	teqhi	r6, r0, asr #6	; <UNPREDICTABLE>
    6c20:			; <UNDEFINED> instruction: 0xf8df4ab3
    6c24:			; <UNDEFINED> instruction: 0xf8dfb2d0
    6c28:	ldrbtmi	sl, [sl], #-720	; 0xfffffd30
    6c2c:	mulcc	r9, r8, r8
    6c30:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    6c34:	bcs	44245c <strspn@plt+0x4408a8>
    6c38:			; <UNDEFINED> instruction: 0xf898e00e
    6c3c:	blcs	12c48 <strspn@plt+0x11094>
    6c40:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    6c44:	mulcc	r9, r8, r8
    6c48:			; <UNDEFINED> instruction: 0xf0402b00
    6c4c:	blne	1da70d0 <strspn@plt+0x1da551c>
    6c50:	cdpcs	4, 0, cr4, cr3, cr12, {1}
    6c54:	tsthi	sl, r0, asr #6	; <UNPREDICTABLE>
    6c58:	stmiavc	r5!, {r1, r5, fp, pc}^
    6c5c:	strcc	fp, [r4, #-2642]	; 0xfffff5ae
    6c60:			; <UNDEFINED> instruction: 0xb16bb292
    6c64:	ldrsbtne	pc, [r4], -r8	; <UNPREDICTABLE>
    6c68:			; <UNDEFINED> instruction: 0xd1f04291
    6c6c:	mulcc	r3, r8, r8
    6c70:			; <UNDEFINED> instruction: 0xf0402b00
    6c74:			; <UNDEFINED> instruction: 0xf8d88123
    6c78:	blcs	12d00 <strspn@plt+0x1114c>
    6c7c:	msrhi	CPSR_f, r0, asr #32
    6c80:	andcs	r4, r1, r9, asr r6
    6c84:	svc	0x0024f7fa
    6c88:	mulcs	r5, r4, r9
    6c8c:	andcs	r4, r1, r1, asr r6
    6c90:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    6c94:			; <UNDEFINED> instruction: 0xf7fa0fd2
    6c98:	stmdbvc	r7!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    6c9c:	cmpcs	r0, sl, asr #12
    6ca0:	streq	pc, [pc, -r7]
    6ca4:			; <UNDEFINED> instruction: 0xf7fa4638
    6ca8:	mrc	14, 0, lr, cr8, cr8, {3}
    6cac:			; <UNDEFINED> instruction: 0x463a1a10
    6cb0:	andcs	r4, r1, r3, lsl #12
    6cb4:	svc	0x000cf7fa
    6cb8:	stmibvc	r2!, {r4, r7, r8, fp, lr}
    6cbc:	ldrbtmi	r2, [r9], #-1
    6cc0:	svc	0x0006f7fa
    6cc4:	stmibvc	r2!, {r1, r2, r3, r7, r8, fp, lr}^
    6cc8:	ldrbtmi	r2, [r9], #-1
    6ccc:	svc	0x0000f7fa
    6cd0:	stmibvc	r1!, {r5, r7, r8, fp, ip, sp, lr}^
    6cd4:	cmplt	r9, r0, lsl #18
    6cd8:			; <UNDEFINED> instruction: 0x464b2250
    6cdc:	svc	0x0010f7fa
    6ce0:	ldrbtmi	r4, [r9], #-2440	; 0xfffff678
    6ce4:	andcs	r4, r1, r2, lsl #12
    6ce8:	mrc	7, 7, APSR_nzcv, cr2, cr10, {7}
    6cec:	andcs	r6, r1, r2, lsr #17
    6cf0:	blt	49930c <strspn@plt+0x497758>
    6cf4:			; <UNDEFINED> instruction: 0xf7fa4479
    6cf8:	stmiavs	r2!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    6cfc:	andcs	r4, r1, r3, lsl #19
    6d00:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    6d04:	mcr	7, 7, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    6d08:	stmibmi	r1, {r1, r5, r8, fp, sp, lr}
    6d0c:	blt	48ed18 <strspn@plt+0x48d164>
    6d10:			; <UNDEFINED> instruction: 0xf7fa4479
    6d14:	stmdbvs	r2!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    6d18:	andcs	r4, r1, lr, ror r9
    6d1c:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    6d20:	mrc	7, 6, APSR_nzcv, cr6, cr10, {7}
    6d24:	ldmdbmi	ip!, {r1, r5, r7, r8, fp, sp, lr}^
    6d28:	blt	48ed34 <strspn@plt+0x48d180>
    6d2c:			; <UNDEFINED> instruction: 0xf7fa4479
    6d30:	stmibvs	r2!, {r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    6d34:	andcs	r4, r1, r9, ror r9
    6d38:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    6d3c:	mcr	7, 6, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    6d40:	ldmdbmi	r7!, {r1, r5, r9, fp, sp, lr}^
    6d44:	blt	48ed50 <strspn@plt+0x48d19c>
    6d48:			; <UNDEFINED> instruction: 0xf7fa4479
    6d4c:	bvs	18c285c <strspn@plt+0x18c0ca8>
    6d50:	andcs	r4, r1, r4, ror r9
    6d54:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    6d58:	mrc	7, 5, APSR_nzcv, cr10, cr10, {7}
    6d5c:	ldmdbmi	r2!, {r1, r5, r7, r9, fp, sp, lr}^
    6d60:	blt	48ed6c <strspn@plt+0x48d1b8>
    6d64:			; <UNDEFINED> instruction: 0xf7fa4479
    6d68:	ldmdbmi	r0!, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    6d6c:	mlacs	ip, r4, r8, pc	; <UNPREDICTABLE>
    6d70:	ldrbtmi	r2, [r9], #-1
    6d74:	mcr	7, 5, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6d78:	mlacs	sp, r4, r8, pc	; <UNPREDICTABLE>
    6d7c:	andcs	r4, r1, ip, ror #18
    6d80:	andeq	pc, pc, #2
    6d84:			; <UNDEFINED> instruction: 0xf7fa4479
    6d88:	stmdbmi	sl!, {r2, r5, r7, r9, sl, fp, sp, lr, pc}^
    6d8c:	mlacs	lr, r4, r8, pc	; <UNPREDICTABLE>
    6d90:	ldrbtmi	r2, [r9], #-1
    6d94:	mrc	7, 4, APSR_nzcv, cr12, cr10, {7}
    6d98:	mlacs	pc, r4, r8, pc	; <UNPREDICTABLE>
    6d9c:	andcs	r4, r1, r6, ror #18
    6da0:	sbceq	pc, r0, #134217731	; 0x8000003
    6da4:			; <UNDEFINED> instruction: 0xf7fa4479
    6da8:			; <UNDEFINED> instruction: 0xf894ee94
    6dac:	stmdbmi	r3!, {r0, r1, r2, r3, r5, sp}^
    6db0:	vaddl.u8	q9, d2, d1
    6db4:	ldrbtmi	r0, [r9], #-640	; 0xfffffd80
    6db8:	mcr	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    6dbc:	mlacs	pc, r4, r8, pc	; <UNPREDICTABLE>
    6dc0:	andcs	r4, r1, pc, asr r9
    6dc4:	subeq	pc, r0, #134217731	; 0x8000003
    6dc8:			; <UNDEFINED> instruction: 0xf7fa4479
    6dcc:			; <UNDEFINED> instruction: 0xf894ee82
    6dd0:	ldmdbmi	ip, {r0, r1, r2, r3, r5, sp}^
    6dd4:	andmi	r2, r2, r1
    6dd8:			; <UNDEFINED> instruction: 0xf7fa4479
    6ddc:	mcrhi	14, 1, lr, cr2, cr10, {3}
    6de0:	andcs	r4, r1, r9, asr r9
    6de4:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    6de8:			; <UNDEFINED> instruction: 0xf7fab292
    6dec:	mcrhi	14, 3, lr, cr2, cr2, {3}
    6df0:	andcs	r4, r1, r6, asr r9
    6df4:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    6df8:			; <UNDEFINED> instruction: 0xf7fab292
    6dfc:	cdphi	14, 10, cr14, cr2, cr10, {3}
    6e00:	andcs	r4, r1, r3, asr r9
    6e04:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    6e08:			; <UNDEFINED> instruction: 0xf7fab292
    6e0c:	cdphi	14, 14, cr14, cr2, cr2, {3}
    6e10:	andcs	r4, r1, r0, asr r9
    6e14:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    6e18:			; <UNDEFINED> instruction: 0xf7fab292
    6e1c:	ldclcs	14, cr14, [fp, #-360]	; 0xfffffe98
    6e20:	svcge	0x000bf77f
    6e24:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    6e28:	stcl	7, cr15, [sl, #1000]!	; 0x3e8
    6e2c:	eorseq	pc, r8, r4, lsl #2
    6e30:			; <UNDEFINED> instruction: 0x21242200
    6e34:	stcl	7, cr15, [r4, #1000]	; 0x3e8
    6e38:			; <UNDEFINED> instruction: 0xf77f2d63
    6e3c:			; <UNDEFINED> instruction: 0xf894aefe
    6e40:	andcs	r2, r1, ip, asr r0
    6e44:			; <UNDEFINED> instruction: 0xf0024945
    6e48:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    6e4c:	mcr	7, 2, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    6e50:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    6e54:	ldcl	7, cr15, [r4, #1000]	; 0x3e8
    6e58:	subseq	pc, lr, r4, lsl #2
    6e5c:	tstcs	r6, r1, lsl #4
    6e60:	stc	7, cr15, [lr, #1000]!	; 0x3e8
    6e64:	mulcc	r1, r8, r8
    6e68:			; <UNDEFINED> instruction: 0xf43f2b00
    6e6c:	ldmdbge	r5, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    6e70:			; <UNDEFINED> instruction: 0xf7fc78a0
    6e74:	ldmdbmi	fp!, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6e78:			; <UNDEFINED> instruction: 0x46024479
    6e7c:			; <UNDEFINED> instruction: 0xf7fa2001
    6e80:			; <UNDEFINED> instruction: 0xf898ee28
    6e84:	blcs	12eb0 <strspn@plt+0x112fc>
    6e88:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    6e8c:	blmi	5d976c <strspn@plt+0x5d7bb8>
    6e90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e94:	blls	d60f04 <strspn@plt+0xd5f350>
    6e98:	qsuble	r4, sl, r3
    6e9c:	eorslt	r2, r7, r1
    6ea0:	blhi	c219c <strspn@plt+0xc05e8>
    6ea4:	svchi	0x00f0e8bd
    6ea8:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    6eac:			; <UNDEFINED> instruction: 0xf47f2b00
    6eb0:	stmdami	lr!, {r1, r4, r5, r7, r9, sl, fp, sp, pc}
    6eb4:			; <UNDEFINED> instruction: 0xf7fa4478
    6eb8:	strt	lr, [ip], r4, lsr #27
    6ebc:	cfstrscc	mvf4, [r1], {37}	; 0x25
    6ec0:			; <UNDEFINED> instruction: 0xf8143d01
    6ec4:			; <UNDEFINED> instruction: 0xf7fa0f01
    6ec8:	adcmi	lr, r5, #252, 26	; 0x3f00
    6ecc:			; <UNDEFINED> instruction: 0xe7ddd1f9
    6ed0:	strtmi	r2, [r9], -r1, lsl #22
    6ed4:	svclt	0x000c4620
    6ed8:			; <UNDEFINED> instruction: 0xf04f461a
    6edc:			; <UNDEFINED> instruction: 0xf7fa32ff
    6ee0:			; <UNDEFINED> instruction: 0xe7d3ed70
    6ee4:	stcl	7, cr15, [sl, #-1000]	; 0xfffffc18
    6ee8:	andeq	r3, r2, r4, ror #5
    6eec:	andeq	r0, r0, r0, lsl #2
    6ef0:	andeq	fp, r0, sl, lsl #3
    6ef4:	andeq	fp, r0, r4, lsl #2
    6ef8:	andeq	fp, r0, r2, ror r1
    6efc:	andeq	fp, r0, r2, lsl r1
    6f00:	andeq	fp, r0, sl, lsr #2
    6f04:	strdeq	r9, [r0], -r6
    6f08:	andeq	fp, r0, ip, lsr #2
    6f0c:	andeq	fp, r0, sl, asr #2
    6f10:	muleq	r0, r4, r2
    6f14:	andeq	fp, r0, r2, lsr #5
    6f18:	andeq	sl, r0, r8, lsr #23
    6f1c:	andeq	sl, r0, lr, lsr fp
    6f20:	andeq	sl, r0, ip, asr #22
    6f24:	muleq	r0, lr, fp
    6f28:	andeq	sl, r0, r4, asr #23
    6f2c:	andeq	fp, r0, sl, lsl r1
    6f30:	andeq	fp, r0, r4, lsr #2
    6f34:	andeq	fp, r0, r6, asr #4
    6f38:	andeq	fp, r0, r8, asr r2
    6f3c:	andeq	fp, r0, r6, asr r2
    6f40:	andeq	fp, r0, r4, asr r2
    6f44:	andeq	fp, r0, r4, asr r2
    6f48:	andeq	fp, r0, r6, asr r2
    6f4c:	andeq	fp, r0, sl, ror #4
    6f50:	andeq	fp, r0, r6, ror r2
    6f54:	andeq	fp, r0, sl, lsl #5
    6f58:	muleq	r0, sl, r2
    6f5c:	andeq	fp, r0, r6, asr #1
    6f60:	strdeq	fp, [r0], -r2
    6f64:	andeq	r9, r0, r8, lsr #6
    6f68:	andeq	r3, r2, ip, asr #32
    6f6c:	strheq	fp, [r0], -ip
    6f70:	svcmi	0x00f0e92d
    6f74:	ldmdbmi	ip!, {r0, r1, r2, r3, r9, sl, lr}^
    6f78:	blvs	4d89c0 <strspn@plt+0x4d6e0c>
    6f7c:	bmi	1ef3218 <strspn@plt+0x1ef1664>
    6f80:			; <UNDEFINED> instruction: 0x46054479
    6f84:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    6f88:			; <UNDEFINED> instruction: 0xf04f9223
    6f8c:	blcs	7794 <strspn@plt+0x5be0>
    6f90:	sbchi	pc, pc, r0, asr #32
    6f94:	mulcc	r3, r8, r8
    6f98:			; <UNDEFINED> instruction: 0xf0002b00
    6f9c:	svccc	0x000480c5
    6fa0:	svccs	0x00033504
    6fa4:			; <UNDEFINED> instruction: 0xf8dfdd38
    6fa8:			; <UNDEFINED> instruction: 0xf8df91c8
    6fac:			; <UNDEFINED> instruction: 0xf8dfb1c8
    6fb0:	ldrbtmi	sl, [r9], #456	; 0x1c8
    6fb4:	mulcc	r9, r8, r8
    6fb8:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    6fbc:	stmiavc	lr!, {r2, r3, r5, fp, pc}^
    6fc0:	strcc	fp, [r4], -r4, ror #20
    6fc4:	cmnlt	fp, r4, lsr #5
    6fc8:	ldrsbtcs	pc, [r4], -r8	; <UNPREDICTABLE>
    6fcc:	tstle	pc, r2, lsr #5
    6fd0:	mulcc	r3, r8, r8
    6fd4:			; <UNDEFINED> instruction: 0xf0402b00
    6fd8:			; <UNDEFINED> instruction: 0xf8d880ba
    6fdc:	bcs	f064 <strspn@plt+0xd4b0>
    6fe0:	adchi	pc, ip, r0, asr #32
    6fe4:	subsle	r2, sl, r0, lsl #24
    6fe8:	eorle	r2, r2, r1, lsl #24
    6fec:	strtmi	r4, [r2], -r3, ror #18
    6ff0:	ldrbtmi	r2, [r9], #-1
    6ff4:	stcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    6ff8:	ldrtmi	r2, [r1], -r0, lsl #4
    6ffc:			; <UNDEFINED> instruction: 0xf7fa4628
    7000:			; <UNDEFINED> instruction: 0xf898ece0
    7004:	blcs	13010 <strspn@plt+0x1145c>
    7008:			; <UNDEFINED> instruction: 0xf898d13f
    700c:	ldmdblt	fp, {r0, r3, ip, sp}
    7010:	ldrtmi	r1, [r5], #-3007	; 0xfffff441
    7014:	ldclle	15, cr2, [r1], {3}
    7018:	blmi	1519984 <strspn@plt+0x1517dd0>
    701c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7020:	blls	8e1090 <strspn@plt+0x8df4dc>
    7024:			; <UNDEFINED> instruction: 0xf040405a
    7028:	mulcs	r1, ip, r0
    702c:	pop	{r0, r2, r5, ip, sp, pc}
    7030:	ldmdbmi	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    7034:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7038:	stcl	7, cr15, [sl, #-1000]	; 0xfffffc18
    703c:	bcs	e54ec <strspn@plt+0xe3938>
    7040:	stmibvc	sl!, {r1, r3, r4, r6, r8, ip, lr, pc}
    7044:	stmibvc	fp!, {r0, r3, r5, r6, r8, fp, ip, sp, lr}^
    7048:	b	1087898 <strspn@plt+0x1085ce4>
    704c:	tstmi	sl, #268435456	; 0x10000000
    7050:	rsble	r2, r4, r1, lsl #20
    7054:	cmnmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    7058:			; <UNDEFINED> instruction: 0xd057429a
    705c:	subsle	r2, r1, r0, lsl #20
    7060:	orreq	pc, r9, #72, 12	; 0x4800000
    7064:	orreq	pc, r8, #200, 12	; 0xc800000
    7068:	ldceq	0, cr15, [ip], #-316	; 0xfffffec4
    706c:	blx	fe8d88f6 <strspn@plt+0xfe8d6d42>
    7070:	stmdbmi	r5, {r1, r8, r9, ip}^
    7074:	ldmdbeq	fp, {r0, r3, r4, r5, r6, sl, lr}^
    7078:	ldrcs	pc, [r3], #-2828	; 0xfffff4f4
    707c:			; <UNDEFINED> instruction: 0xf7fa9400
    7080:			; <UNDEFINED> instruction: 0xf898ed28
    7084:	blcs	13090 <strspn@plt+0x114dc>
    7088:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, ip, lr, pc}
    708c:			; <UNDEFINED> instruction: 0xf7fc78a8
    7090:			; <UNDEFINED> instruction: 0x4649fcd3
    7094:	andcs	r4, r1, r2, lsl #12
    7098:	ldc	7, cr15, [sl, #-1000]	; 0xfffffc18
    709c:	ldmdbmi	fp!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    70a0:	ldrbtmi	r2, [r9], #-1
    70a4:	ldc	7, cr15, [r4, #-1000]	; 0xfffffc18
    70a8:	bcs	e5558 <strspn@plt+0xe39a4>
    70ac:	stmibvc	sl!, {r1, r2, r3, r4, r8, ip, lr, pc}
    70b0:	stmibvc	fp!, {r0, r3, r5, r6, r8, fp, ip, sp, lr}^
    70b4:	b	1087904 <strspn@plt+0x1085d50>
    70b8:	tstmi	sl, #268435456	; 0x10000000
    70bc:	eorle	r2, r9, r1, lsl #20
    70c0:	cmnmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    70c4:	mlale	r1, sl, r2, r4
    70c8:			; <UNDEFINED> instruction: 0xf648b1e2
    70cc:			; <UNDEFINED> instruction: 0xf6c80389
    70d0:	ldrtcs	r0, [ip], #-904	; 0xfffffc78
    70d4:	blx	fe8cf0e2 <strspn@plt+0xfe8cd52e>
    70d8:	pushmi	{r1, r8, r9, ip}
    70dc:	ldmdbeq	fp, {r0, r3, r4, r5, r6, sl, lr}^
    70e0:	ldrcs	pc, [r3], #-2820	; 0xfffff4fc
    70e4:			; <UNDEFINED> instruction: 0xf7fa9400
    70e8:			; <UNDEFINED> instruction: 0xe78aecf4
    70ec:	andcs	r4, r1, r9, lsr #18
    70f0:			; <UNDEFINED> instruction: 0xf7fa4479
    70f4:	str	lr, [r4, lr, ror #25]
    70f8:	strtmi	r4, [r0], -r7, lsr #18
    70fc:			; <UNDEFINED> instruction: 0xf7fa4479
    7100:	ldrb	lr, [lr, -r8, ror #25]!
    7104:			; <UNDEFINED> instruction: 0xf7fa4650
    7108:			; <UNDEFINED> instruction: 0xe77aec7c
    710c:			; <UNDEFINED> instruction: 0xf7fa4658
    7110:			; <UNDEFINED> instruction: 0xe776ec78
    7114:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    7118:	ldcl	7, cr15, [r2], #-1000	; 0xfffffc18
    711c:	stmdami	r0!, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    7120:			; <UNDEFINED> instruction: 0xf7fa4478
    7124:	strb	lr, [ip, -lr, ror #24]!
    7128:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    712c:			; <UNDEFINED> instruction: 0xf47f2b00
    7130:	ldmdami	ip, {r1, r2, r4, r5, r8, r9, sl, fp, sp, pc}
    7134:			; <UNDEFINED> instruction: 0xf7fa4478
    7138:	ldr	lr, [r0, -r4, ror #24]!
    713c:	ldrtmi	r2, [r1], -r1, lsl #20
    7140:	svclt	0x00184628
    7144:	rscscc	pc, pc, #79	; 0x4f
    7148:	ldc	7, cr15, [sl], #-1000	; 0xfffffc18
    714c:	stmibne	ip!, {r2, r5, r6, r8, r9, sl, sp, lr, pc}
    7150:	stccc	13, cr3, [r1], {1}
    7154:	svceq	0x0001f815
    7158:	ldc	7, cr15, [r2], #1000	; 0x3e8
    715c:	mvnsle	r4, r5, lsr #5
    7160:			; <UNDEFINED> instruction: 0xf7fae75a
    7164:	svclt	0x0000ec0c
    7168:	andeq	r2, r2, ip, asr pc
    716c:	andeq	r0, r0, r0, lsl #2
    7170:	andeq	r9, r0, lr, ror #3
    7174:	andeq	fp, r0, ip, lsl #3
    7178:	andeq	fp, r0, r2, ror #2
    717c:	andeq	fp, r0, r6, asr #3
    7180:	andeq	r2, r2, r0, asr #29
    7184:	andeq	fp, r0, r6, asr r1
    7188:	andeq	fp, r0, r0, ror #1
    718c:	andeq	fp, r0, sl, asr r0
    7190:	andeq	fp, r0, r8, ror r0
    7194:	andeq	fp, r0, r8, ror r0
    7198:	andeq	fp, r0, ip, rrx
    719c:	andeq	fp, r0, r2, lsr #32
    71a0:	andeq	fp, r0, ip, lsl #1
    71a4:	andeq	sl, r0, r8, lsr #31
    71a8:	svcmi	0x00f0e92d
    71ac:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    71b0:	ldrmi	r8, [r1], r4, lsl #22
    71b4:	bleq	1645538 <strspn@plt+0x1643984>
    71b8:			; <UNDEFINED> instruction: 0xf8df6b13
    71bc:	ldrbtmi	r2, [r8], #-2904	; 0xfffff4a8
    71c0:	stmpl	r2, {r0, r1, r2, r3, r4, r5, r7, ip, sp, pc}
    71c4:	eorsls	r6, sp, #1179648	; 0x120000
    71c8:	andeq	pc, r0, #79	; 0x4f
    71cc:	andls	r1, r9, #10, 30	; 0x28
    71d0:			; <UNDEFINED> instruction: 0xf0402b00
    71d4:			; <UNDEFINED> instruction: 0xf8998548
    71d8:	blcs	131ec <strspn@plt+0x11638>
    71dc:	ldrhi	pc, [lr, #-0]!
    71e0:			; <UNDEFINED> instruction: 0xf10a9b09
    71e4:	blcs	99fc <strspn@plt+0x7e48>
    71e8:	adchi	pc, sp, #64, 6
    71ec:	movwls	r2, #17152	; 0x4300
    71f0:	blcc	945574 <strspn@plt+0x9439c0>
    71f4:	mulne	r9, r9, r8
    71f8:	mcr	4, 0, r4, cr9, cr11, {3}
    71fc:			; <UNDEFINED> instruction: 0xf8df3a10
    7200:	ldrbtmi	r3, [fp], #-2844	; 0xfffff4e4
    7204:	bcc	fe442a30 <strspn@plt+0xfe440e7c>
    7208:			; <UNDEFINED> instruction: 0x3000f8ba
    720c:			; <UNDEFINED> instruction: 0xf89a460d
    7210:	blt	16d7224 <strspn@plt+0x16d5670>
    7214:	andls	r1, r7, #2176	; 0x880
    7218:			; <UNDEFINED> instruction: 0x461ab29b
    721c:			; <UNDEFINED> instruction: 0xf8d9b171
    7220:	addsmi	r0, r8, #52	; 0x34
    7224:	addhi	pc, r6, #64	; 0x40
    7228:	mulcc	r3, r9, r8
    722c:			; <UNDEFINED> instruction: 0xf0402b00
    7230:			; <UNDEFINED> instruction: 0xf8d9852d
    7234:	blcs	132bc <strspn@plt+0x11708>
    7238:	ldrhi	pc, [r4, #-64]!	; 0xffffffc0
    723c:	mulne	r4, sl, r8
    7240:	tsteq	pc, r1	; <UNPREDICTABLE>
    7244:			; <UNDEFINED> instruction: 0xf0402906
    7248:	stmdbls	r4, {r0, r1, r3, r4, r8, sl, pc}
    724c:	mulcc	r0, r9, r8
    7250:			; <UNDEFINED> instruction: 0xf0402900
    7254:	blcs	28568 <strspn@plt+0x269b4>
    7258:	ldrthi	pc, [r6], #0	; <UNPREDICTABLE>
    725c:	bne	ff0455e0 <strspn@plt+0xff043a2c>
    7260:	ldrbtmi	r2, [r9], #-1
    7264:	ldc	7, cr15, [r4], #-1000	; 0xfffffc18
    7268:	mulcc	r0, r9, r8
    726c:	mulcs	r6, sl, r8
    7270:			; <UNDEFINED> instruction: 0xf0002b00
    7274:			; <UNDEFINED> instruction: 0xf8df84c2
    7278:	andcs	r1, r1, ip, lsr #21
    727c:			; <UNDEFINED> instruction: 0xf7fa4479
    7280:			; <UNDEFINED> instruction: 0xf899ec28
    7284:			; <UNDEFINED> instruction: 0xf89a3000
    7288:	blcs	f2ac <strspn@plt+0xd6f8>
    728c:	strbhi	pc, [r1], #0	; <UNPREDICTABLE>
    7290:	bne	fe545614 <strspn@plt+0xfe543a60>
    7294:	ldrbtmi	r2, [r9], #-1
    7298:	ldc	7, cr15, [sl], {250}	; 0xfa
    729c:			; <UNDEFINED> instruction: 0xf10a1f23
    72a0:	blcs	82c8 <strspn@plt+0x6714>
    72a4:	vcgt.u8	d25, d0, d6
    72a8:			; <UNDEFINED> instruction: 0xf8df8242
    72ac:			; <UNDEFINED> instruction: 0xf10d3a80
    72b0:			; <UNDEFINED> instruction: 0xf8cd0b28
    72b4:	ldrbtmi	sl, [fp], #-32	; 0xffffffe0
    72b8:	bcc	442ae0 <strspn@plt+0x440f2c>
    72bc:	bcc	1c45640 <strspn@plt+0x1c43a8c>
    72c0:	mcr	4, 0, r4, cr8, cr11, {3}
    72c4:	movwcs	r3, #2704	; 0xa90
    72c8:			; <UNDEFINED> instruction: 0xf899469a
    72cc:	stmdavc	r2!, {ip, sp}^
    72d0:			; <UNDEFINED> instruction: 0xf0002b00
    72d4:	cdp	3, 1, cr8, cr8, cr8, {7}
    72d8:	mulcs	r1, r0, sl
    72dc:	bl	ffe452cc <strspn@plt+0xffe43718>
    72e0:			; <UNDEFINED> instruction: 0xf10478e5
    72e4:			; <UNDEFINED> instruction: 0xf8990808
    72e8:			; <UNDEFINED> instruction: 0xf1043000
    72ec:	stccs	7, cr0, [fp, #-64]!	; 0xffffffc0
    72f0:	svclt	0x00c87922
    72f4:	vabal.u8	<illegal reg q9.5>, d2, d4
    72f8:	svclt	0x00d81202
    72fc:	blcs	107c4 <strspn@plt+0xec10>
    7300:	bicshi	pc, r7, #64	; 0x40
    7304:	vpmax.s8	d2, d0, d3
    7308:	ldm	pc, {r2, r4, r5, r6, r7, sl, pc}^	; <UNPREDICTABLE>
    730c:	ldccs	0, cr15, [pc, #-8]!	; 730c <strspn@plt+0x5758>
    7310:			; <UNDEFINED> instruction: 0xf8df0225
    7314:	vmlage.f32	s28, s26, s1
    7318:			; <UNDEFINED> instruction: 0x46b444fe
    731c:			; <UNDEFINED> instruction: 0x000fe8be
    7320:	andeq	lr, pc, ip, lsr #17
    7324:	muleq	r7, lr, r8
    7328:	andeq	lr, r3, ip, lsr #17
    732c:	andcs	pc, r0, ip, lsl #17
    7330:	bne	1456b4 <strspn@plt+0x143b00>
    7334:	andcs	r4, r1, r2, lsr r6
    7338:			; <UNDEFINED> instruction: 0xf7fa4479
    733c:	stmdbvc	r2!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    7340:	andeq	pc, pc, #2
    7344:	vpmax.s8	d2, d0, d9
    7348:	ldm	pc, {r1, r2, r6, r7, sl, pc}^	; <UNPREDICTABLE>
    734c:	strge	pc, [pc, r2]!
    7350:	bvc	fe16c5e4 <strspn@plt+0xfe16aa30>
    7354:	movtcs	r5, #56425	; 0xdc69
    7358:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    735c:	ldrbtmi	sl, [fp], #-3597	; 0xfffff1f3
    7360:	stm	r6, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    7364:	strb	r0, [r3, pc]!
    7368:	ldmib	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    736c:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    7370:	cdpge	0, 0, cr0, cr13, cr15, {0}
    7374:			; <UNDEFINED> instruction: 0xf8de46b4
    7378:	stmia	ip!, {sp, lr, pc}
    737c:	b	13c73c0 <strspn@plt+0x13c580c>
    7380:			; <UNDEFINED> instruction: 0xf82c431e
    7384:			; <UNDEFINED> instruction: 0xf88ceb02
    7388:	ldrb	r3, [r1, r0]
    738c:	ldmib	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7390:			; <UNDEFINED> instruction: 0xe7ec44fe
    7394:	ldmib	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7398:	ldrbtmi	r4, [lr], #1716	; 0x6b4
    739c:			; <UNDEFINED> instruction: 0x000fe8be
    73a0:	andeq	lr, pc, ip, lsr #17
    73a4:			; <UNDEFINED> instruction: 0x000fe8be
    73a8:	andeq	lr, pc, ip, lsr #17
    73ac:	muleq	r3, lr, r8
    73b0:	bleq	1454e8 <strspn@plt+0x143934>
    73b4:	andne	pc, r0, ip, lsr #17
    73b8:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    73bc:	andcs	r4, r1, r2, lsr r6
    73c0:			; <UNDEFINED> instruction: 0xf7fa4479
    73c4:	stmdbvc	r2!, {r1, r2, r7, r8, r9, fp, sp, lr, pc}^
    73c8:	bcs	249818 <strspn@plt+0x247c64>
    73cc:	ldrbthi	pc, [r6], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    73d0:			; <UNDEFINED> instruction: 0xf012e8df
    73d4:	eorseq	r0, fp, #805306372	; 0x30000004
    73d8:	eoreq	r0, r8, #1879048195	; 0x70000003
    73dc:	andeq	r0, lr, #-1879048191	; 0x90000001
    73e0:	ldrsheq	r0, [r0, #29]!
    73e4:	rsbseq	r0, r4, r1, ror #3
    73e8:	stmdb	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    73ec:	ldrbtmi	r4, [lr], #1716	; 0x6b4
    73f0:			; <UNDEFINED> instruction: 0x000fe8be
    73f4:	andeq	lr, pc, ip, lsr #17
    73f8:	muleq	r7, lr, r8
    73fc:	andeq	lr, r3, ip, lsr #17
    7400:	andcs	pc, r0, ip, lsr #17
    7404:			; <UNDEFINED> instruction: 0xf8dfe7d8
    7408:	ldrtmi	lr, [r4], ip, asr #18
    740c:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    7410:	stmia	ip!, {r0, r1, r2, r3}
    7414:	ldm	lr, {r0, r1, r2, r3}
    7418:	stm	ip, {r0, r1, r2}
    741c:	strb	r0, [fp, r7]
    7420:	ldmdb	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7424:	ldrbtmi	r4, [lr], #1716	; 0x6b4
    7428:			; <UNDEFINED> instruction: 0x000fe8be
    742c:	andeq	lr, pc, ip, lsr #17
    7430:			; <UNDEFINED> instruction: 0x000fe8be
    7434:	ldrd	pc, [r0], -lr
    7438:	andeq	lr, pc, ip, lsr #17
    743c:	and	pc, r0, ip, asr #17
    7440:			; <UNDEFINED> instruction: 0xf8dfe7ba
    7444:	ldrbtmi	r2, [sl], #-2328	; 0xfffff6e8
    7448:	ldrtmi	ip, [r3], -r7, lsl #20
    744c:	ldceq	3, cr12, [r1], {3}
    7450:	blcs	c54e4 <strspn@plt+0xc3930>
    7454:			; <UNDEFINED> instruction: 0xe7af7019
    7458:	stmdb	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    745c:	ldrbtmi	r4, [lr], #1716	; 0x6b4
    7460:			; <UNDEFINED> instruction: 0x000fe8be
    7464:	andeq	lr, pc, ip, lsr #17
    7468:	muleq	pc, lr, r8	; <UNPREDICTABLE>
    746c:	andeq	lr, r7, ip, lsr #17
    7470:	andcc	pc, r0, ip, lsr #17
    7474:			; <UNDEFINED> instruction: 0xf8dfe7a0
    7478:	ldrtmi	lr, [r4], ip, ror #17
    747c:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    7480:	stmia	ip!, {r0, r1, r2, r3}
    7484:	ldm	lr, {r0, r1, r2, r3}
    7488:	stmia	ip!, {r0, r1, r2}
    748c:			; <UNDEFINED> instruction: 0xf88c0003
    7490:	ldr	r2, [r1, r0]
    7494:	ldmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7498:			; <UNDEFINED> instruction: 0xe7d5447a
    749c:	stmiacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    74a0:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    74a4:	movwgt	ip, #14855	; 0x3a07
    74a8:	usada8	r5, sl, r0, r7
    74ac:	stmiacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    74b0:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    74b4:	stm	r6, {r0, r1}
    74b8:	ldrb	r0, [sp, -r3]!
    74bc:	ldm	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    74c0:	ldrbtmi	r4, [lr], #1716	; 0x6b4
    74c4:			; <UNDEFINED> instruction: 0x000fe8be
    74c8:	andeq	lr, pc, ip, lsr #17
    74cc:			; <UNDEFINED> instruction: 0x000fe8be
    74d0:	andeq	lr, pc, ip, lsr #17
    74d4:	muleq	r3, lr, r8
    74d8:	bleq	145610 <strspn@plt+0x143a5c>
    74dc:	andne	pc, r0, ip, lsr #17
    74e0:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    74e4:	andcs	r4, r1, r2, lsr r6
    74e8:			; <UNDEFINED> instruction: 0xf7fa4479
    74ec:	stmdbvc	r0!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    74f0:			; <UNDEFINED> instruction: 0xf0004631
    74f4:			; <UNDEFINED> instruction: 0xf7fc000f
    74f8:			; <UNDEFINED> instruction: 0xf8dffa57
    74fc:	ldrbtmi	r1, [r9], #-2176	; 0xfffff780
    7500:	andcs	r4, r1, r2, lsl #12
    7504:	b	ff9454f4 <strspn@plt+0xff943940>
    7508:			; <UNDEFINED> instruction: 0xf8df79a2
    750c:	andcs	r1, r1, r4, ror r8
    7510:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    7514:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    7518:	orreq	pc, r0, #134217731	; 0x8000003
    751c:	sbceq	pc, r0, #134217731	; 0x8000003
    7520:	b	ff5c5510 <strspn@plt+0xff5c395c>
    7524:			; <UNDEFINED> instruction: 0xf8df79e2
    7528:	andcs	r1, r1, ip, asr r8
    752c:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    7530:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    7534:	orreq	pc, r0, #134217731	; 0x8000003
    7538:	sbceq	pc, r0, #134217731	; 0x8000003
    753c:	b	ff24552c <strspn@plt+0xff243978>
    7540:	ldrdeq	pc, [r0], -r8
    7544:	ldrdne	pc, [r4], -r8
    7548:	movwgt	r4, #13915	; 0x365b
    754c:	ldmib	sp, {r0, sp}^
    7550:			; <UNDEFINED> instruction: 0xf8df320a
    7554:	blt	6cd62c <strspn@plt+0x6cba78>
    7558:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    755c:	b	fee4554c <strspn@plt+0xfee43998>
    7560:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    7564:	movwgt	r4, #13915	; 0x365b
    7568:	ldmib	sp, {r0, sp}^
    756c:			; <UNDEFINED> instruction: 0xf8df320a
    7570:	blt	6cd5e8 <strspn@plt+0x6cba34>
    7574:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    7578:	b	feac5568 <strspn@plt+0xfeac39b4>
    757c:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7580:	andcs	r7, r1, r2, lsr #28
    7584:			; <UNDEFINED> instruction: 0xf7fa4479
    7588:	bvs	8c2020 <strspn@plt+0x8c046c>
    758c:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7590:	blt	48f59c <strspn@plt+0x48d9e8>
    7594:			; <UNDEFINED> instruction: 0xf7fa4479
    7598:	bvs	18c2010 <strspn@plt+0x18c045c>
    759c:	ubfxne	pc, pc, #17, #25
    75a0:	blt	48f5ac <strspn@plt+0x48d9f8>
    75a4:			; <UNDEFINED> instruction: 0xf7fa4479
    75a8:	bvs	fe8c2000 <strspn@plt+0xfe8c044c>
    75ac:	ubfxne	pc, pc, #17, #13
    75b0:	blt	48f5bc <strspn@plt+0x48da08>
    75b4:			; <UNDEFINED> instruction: 0xf7fa4479
    75b8:	bvs	ff8c1ff0 <strspn@plt+0xff8c043c>
    75bc:	ubfxne	pc, pc, #17, #1
    75c0:	blt	48f5cc <strspn@plt+0x48da18>
    75c4:			; <UNDEFINED> instruction: 0xf7fa4479
    75c8:	vldmdbcs	r3!, {s28-s159}
    75cc:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
    75d0:	sbcshi	pc, sl, #64, 6
    75d4:			; <UNDEFINED> instruction: 0xf8942b01
    75d8:	vqadd.u8	d6, d0, d19
    75dc:	cdpcs	0, 0, cr8, cr0, cr11, {4}
    75e0:	addshi	pc, sp, r0
    75e4:	mulcc	r0, r9, r8
    75e8:			; <UNDEFINED> instruction: 0xf0402b00
    75ec:			; <UNDEFINED> instruction: 0xf8df832e
    75f0:			; <UNDEFINED> instruction: 0xf64f07b4
    75f4:			; <UNDEFINED> instruction: 0xf6cf78cc
    75f8:	bl	1a59fc <strspn@plt+0x1a3e48>
    75fc:	ldrbtmi	r0, [r8], #-1606	; 0xfffff9ba
    7600:	stmdaeq	r4, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    7604:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7608:	ldreq	pc, [r4, -r4, lsl #2]!
    760c:			; <UNDEFINED> instruction: 0x3798f8df
    7610:	movwls	r4, #21627	; 0x547b
    7614:	movwls	r0, #12467	; 0x30b3
    7618:	ldmvs	fp!, {r0, r3, r4, r5, r6, fp, sp, lr}
    761c:	blt	2a5a04 <strspn@plt+0x2a3e50>
    7620:	stmdacs	r3!, {r1, r2, r3, r4, r9, fp, ip, sp, pc}^
    7624:	adchi	pc, r1, r0, lsl #4
    7628:			; <UNDEFINED> instruction: 0xf010e8df
    762c:	andeq	r0, r4, #1073741882	; 0x4000003a
    7630:	ldrsheq	r0, [r6, #29]!
    7634:	eorseq	r0, r7, #-1073741765	; 0xc000003b
    7638:	eoreq	r0, fp, #268435459	; 0x10000003
    763c:	addseq	r0, pc, r5, lsr #4
    7640:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7644:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7648:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    764c:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7650:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7654:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7658:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    765c:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7660:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7664:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7668:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    766c:	andseq	r0, r9, #-268435455	; 0xf0000001
    7670:	andeq	r0, fp, #536870913	; 0x20000001
    7674:	ldrdeq	r0, [sp, #20]
    7678:			; <UNDEFINED> instruction: 0x01bf01c6
    767c:	bicseq	r0, fp, r2, ror #3
    7680:			; <UNDEFINED> instruction: 0x01a901b8
    7684:			; <UNDEFINED> instruction: 0x01850193
    7688:	cmneq	r0, r7, ror r1
    768c:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7690:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7694:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    7698:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    769c:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76a0:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76a4:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76a8:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76ac:	cmneq	r2, r9, ror #2
    76b0:	cmpeq	r4, fp, asr r1
    76b4:	cmpeq	r6, sp, asr #2
    76b8:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76bc:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76c0:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76c4:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76c8:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76cc:	teqeq	r8, pc, lsr r1
    76d0:	addseq	r0, pc, r1, lsr r1	; <UNPREDICTABLE>
    76d4:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76d8:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76dc:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76e0:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76e4:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76e8:	umullseq	r0, pc, pc, r0	; <UNPREDICTABLE>
    76ec:			; <UNDEFINED> instruction: 0x0125012a
    76f0:			; <UNDEFINED> instruction: 0x011f009f
    76f4:	ldreq	pc, [r4, -r5, lsr #3]!
    76f8:	adccs	pc, fp, sl, asr #12
    76fc:	adccs	pc, sl, sl, asr #13
    7700:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    7704:	ldrtmi	r4, [r2], -fp, lsr #12
    7708:	streq	pc, [r7, -r0, lsr #23]
    770c:	andcs	r4, r1, r9, ror r4
    7710:			; <UNDEFINED> instruction: 0x970008ff
    7714:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7718:			; <UNDEFINED> instruction: 0xf47f2e00
    771c:	blls	1b34b0 <strspn@plt+0x1b18fc>
    7720:	strtmi	r4, [ip], #-1194	; 0xfffffb56
    7724:			; <UNDEFINED> instruction: 0xf73f4553
    7728:			; <UNDEFINED> instruction: 0xf8ddadd0
    772c:			; <UNDEFINED> instruction: 0xf899a020
    7730:	stmdblt	r1, {r0, r3, ip}^
    7734:	blls	12df58 <strspn@plt+0x12c3a4>
    7738:	ldrmi	r4, [r3], #-1170	; 0xfffffb6e
    773c:	movwls	r9, #18953	; 0x4a09
    7740:			; <UNDEFINED> instruction: 0xf73f429a
    7744:	strcs	sl, [r1, #-3425]	; 0xfffff29f
    7748:			; <UNDEFINED> instruction: 0x2664f8df
    774c:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    7750:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7754:	blls	f617c4 <strspn@plt+0xf5fc10>
    7758:			; <UNDEFINED> instruction: 0xf040405a
    775c:	strtmi	r8, [r8], -sp, lsr #5
    7760:	ldc	0, cr11, [sp], #252	; 0xfc
    7764:	pop	{r2, r8, r9, fp, pc}
    7768:	ssub8mi	r8, r3, r0
    776c:	bne	442fd8 <strspn@plt+0x441424>
    7770:	strls	r4, [r0], -r2, lsl #12
    7774:			; <UNDEFINED> instruction: 0xf7fa2001
    7778:	bls	101e30 <strspn@plt+0x10027c>
    777c:	bl	1d53b4 <strspn@plt+0x1d3800>
    7780:	addsmi	r0, sl, #8, 6	; 0x20000000
    7784:	svcge	0x0048f73f
    7788:	strtmi	r9, [sl], #2822	; 0xb06
    778c:	ldrbmi	r4, [r3, #-1068]	; 0xfffffbd4
    7790:	ldcge	7, cr15, [fp, #252]	; 0xfc
    7794:			; <UNDEFINED> instruction: 0xf8dfe7c9
    7798:	ssatmi	lr, #21, ip, lsl #12
    779c:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    77a0:	stmia	ip!, {r0, r1, r2, r3}
    77a4:	ldm	lr, {r0, r1, r2, r3}
    77a8:	stmia	ip!, {r0, r1, r2}
    77ac:			; <UNDEFINED> instruction: 0xf8ac0003
    77b0:	ldr	r2, [r5], r0
    77b4:			; <UNDEFINED> instruction: 0xe600f8df
    77b8:	ldrbtmi	r4, [lr], #1716	; 0x6b4
    77bc:			; <UNDEFINED> instruction: 0x000fe8be
    77c0:	andeq	lr, pc, ip, lsr #17
    77c4:	muleq	r7, lr, r8
    77c8:	andeq	lr, r7, ip, lsl #17
    77cc:			; <UNDEFINED> instruction: 0xf8dfe688
    77d0:	ldrtmi	lr, [r4], ip, ror #11
    77d4:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    77d8:	stmia	ip!, {r0, r1, r2, r3}
    77dc:	ldm	lr!, {r0, r1, r2, r3}
    77e0:			; <UNDEFINED> instruction: 0xf8de000f
    77e4:	stmia	ip!, {sp, lr, pc}
    77e8:			; <UNDEFINED> instruction: 0xf8cc000f
    77ec:	ldrbt	lr, [r7], -r0
    77f0:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    77f4:	bgt	1d89e4 <strspn@plt+0x1d6e30>
    77f8:	movwgt	r4, #13875	; 0x3633
    77fc:			; <UNDEFINED> instruction: 0xf8230c11
    7800:	andsvc	r2, r9, r2, lsl #22
    7804:			; <UNDEFINED> instruction: 0xf8dfe66c
    7808:			; <UNDEFINED> instruction: 0x46b4e5bc
    780c:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    7810:	stmia	ip!, {r0, r1, r2, r3}
    7814:	ldm	lr, {r0, r1, r2, r3}
    7818:	stmia	ip!, {r0, r1, r2, r3}
    781c:			; <UNDEFINED> instruction: 0xf8ac0007
    7820:	ldrb	r3, [sp], -r0
    7824:	str	pc, [r0, #2271]!	; 0x8df
    7828:	ldrbtmi	r4, [lr], #1716	; 0x6b4
    782c:			; <UNDEFINED> instruction: 0x000fe8be
    7830:	andeq	lr, pc, ip, lsr #17
    7834:	muleq	r7, lr, r8
    7838:	andeq	lr, r3, ip, lsr #17
    783c:	andcs	pc, r0, ip, lsl #17
    7840:			; <UNDEFINED> instruction: 0xf8dfe64e
    7844:	ldrbtmi	r2, [sl], #-1416	; 0xfffffa78
    7848:			; <UNDEFINED> instruction: 0xf8dfe7d5
    784c:	ldrtmi	r2, [r3], -r4, lsl #11
    7850:	bgt	1d8a40 <strspn@plt+0x1d6e8c>
    7854:	andsvc	ip, sl, r3, lsl #6
    7858:			; <UNDEFINED> instruction: 0xf8dfe642
    785c:	ldrbtmi	r3, [fp], #-1400	; 0xfffffa88
    7860:	muleq	r3, r3, r8
    7864:	andeq	lr, r3, r6, lsl #17
    7868:	mrc	6, 0, lr, cr9, cr10, {1}
    786c:	mulcs	r1, r0, sl
    7870:	stmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7874:	stmdbls	r5, {r0, r7, r8, r9, sl, sp, lr, pc}
    7878:			; <UNDEFINED> instruction: 0xf7fa2001
    787c:	ldrb	lr, [ip, -sl, lsr #18]!
    7880:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7884:	ldrbtmi	r2, [r9], #-1
    7888:	stmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    788c:			; <UNDEFINED> instruction: 0xf8dfe775
    7890:	andcs	r1, r1, ip, asr #10
    7894:			; <UNDEFINED> instruction: 0xf7fa4479
    7898:			; <UNDEFINED> instruction: 0xe76ee91c
    789c:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    78a0:	ldrbtmi	r2, [r9], #-1
    78a4:	ldmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78a8:			; <UNDEFINED> instruction: 0xf8dfe767
    78ac:	andcs	r1, r1, r8, lsr r5
    78b0:			; <UNDEFINED> instruction: 0xf7fa4479
    78b4:	strb	lr, [r0, -lr, lsl #18]!
    78b8:	strne	pc, [ip, #-2271]!	; 0xfffff721
    78bc:	ldrbtmi	r2, [r9], #-1
    78c0:	stmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78c4:			; <UNDEFINED> instruction: 0xf8dfe759
    78c8:	andcs	r1, r1, r4, lsr #10
    78cc:			; <UNDEFINED> instruction: 0xf7fa4479
    78d0:	ldrb	lr, [r2, -r0, lsl #18]
    78d4:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    78d8:	ldrbtmi	r2, [r9], #-1
    78dc:	ldm	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78e0:			; <UNDEFINED> instruction: 0xf8dfe74b
    78e4:	andcs	r1, r1, r0, lsl r5
    78e8:			; <UNDEFINED> instruction: 0xf7fa4479
    78ec:			; <UNDEFINED> instruction: 0xe744e8f2
    78f0:	strne	pc, [r4, #-2271]	; 0xfffff721
    78f4:	ldrbtmi	r2, [r9], #-1
    78f8:	stmia	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78fc:			; <UNDEFINED> instruction: 0xf8dfe73d
    7900:	strdcs	r1, [r1], -ip
    7904:			; <UNDEFINED> instruction: 0xf7fa4479
    7908:	ldr	lr, [r6, -r4, ror #17]!
    790c:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7910:	ldrbtmi	r2, [r9], #-1
    7914:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7918:			; <UNDEFINED> instruction: 0xf8dfe72f
    791c:	andcs	r1, r1, r8, ror #9
    7920:			; <UNDEFINED> instruction: 0xf7fa4479
    7924:			; <UNDEFINED> instruction: 0xf8dfe8d6
    7928:	ldrtmi	r1, [r2], -r0, ror #9
    792c:	ldrbtmi	r2, [r9], #-1
    7930:	stmia	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7934:			; <UNDEFINED> instruction: 0xf8dfe721
    7938:	ldrdcs	r1, [r1], -r4
    793c:			; <UNDEFINED> instruction: 0xf7fa4479
    7940:			; <UNDEFINED> instruction: 0xf8dfe8c8
    7944:	ldrtmi	r1, [r2], -ip, asr #9
    7948:	ldrbtmi	r2, [r9], #-1
    794c:	stmia	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7950:	addslt	lr, r1, #4980736	; 0x4c0000
    7954:			; <UNDEFINED> instruction: 0xf1000412
    7958:	strmi	r8, [sl], -lr, lsr #2
    795c:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    7960:	ldrbtmi	r2, [r9], #-1
    7964:	ldm	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7968:	adcslt	r0, r2, #855638016	; 0x33000000
    796c:	tsthi	sl, r0, lsl #2	; <UNPREDICTABLE>
    7970:	strtne	pc, [r4], #2271	; 0x8df
    7974:	ldrbtmi	r2, [r9], #-1
    7978:	stmia	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    797c:			; <UNDEFINED> instruction: 0xf8dfe6fd
    7980:	sbcslt	r1, r2, #156, 8	; 0x9c000000
    7984:	ldrbtmi	r2, [r9], #-1
    7988:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    798c:	ldrne	pc, [r0], #2271	; 0x8df
    7990:	strdcs	fp, [r1], -r2
    7994:			; <UNDEFINED> instruction: 0xf7fa4479
    7998:	usat	lr, #14, ip, lsl #17
    799c:	strne	pc, [r4], #2271	; 0x8df
    79a0:	ldrbtmi	r2, [r9], #-1
    79a4:	ldm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79a8:			; <UNDEFINED> instruction: 0xf8dfe6e7
    79ac:	andcs	r1, r1, ip, ror r4
    79b0:			; <UNDEFINED> instruction: 0xf7fa4479
    79b4:	strbt	lr, [r0], lr, lsl #17
    79b8:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    79bc:	ldrbtmi	r2, [r9], #-1
    79c0:	stm	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79c4:			; <UNDEFINED> instruction: 0xf8dfe6d9
    79c8:	andcs	r1, r1, r8, ror #8
    79cc:			; <UNDEFINED> instruction: 0xf7fa4479
    79d0:	ldrb	lr, [r2], r0, lsl #17
    79d4:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    79d8:	ldrbtmi	r2, [r9], #-1
    79dc:	ldmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    79e0:			; <UNDEFINED> instruction: 0xf8dfe6cb
    79e4:	andcs	r1, r1, r4, asr r4
    79e8:			; <UNDEFINED> instruction: 0xf7fa4479
    79ec:	uxtab16	lr, r4, r2, ror #16
    79f0:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    79f4:	ldrbtmi	r2, [r9], #-1
    79f8:	stmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    79fc:			; <UNDEFINED> instruction: 0xf8dfe6bd
    7a00:	ldrbtmi	r0, [r8], #-1088	; 0xfffffbc0
    7a04:	svc	0x00fcf7f9
    7a08:			; <UNDEFINED> instruction: 0xf8dfe6b7
    7a0c:	andcs	r1, r1, r8, lsr r4
    7a10:			; <UNDEFINED> instruction: 0xf7fa4479
    7a14:	ssat	lr, #17, lr, asr #16
    7a18:	strtne	pc, [ip], #-2271	; 0xfffff721
    7a1c:	ldrbtmi	r2, [r9], #-1
    7a20:	ldmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a24:			; <UNDEFINED> instruction: 0xf8dfe6a9
    7a28:	andcs	r1, r1, r4, lsr #8
    7a2c:			; <UNDEFINED> instruction: 0xf7fa4479
    7a30:	ssat	lr, #3, r0, asr #16
    7a34:	ldrne	pc, [r8], #-2271	; 0xfffff721
    7a38:	ldrbtmi	r2, [r9], #-1
    7a3c:	stmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a40:			; <UNDEFINED> instruction: 0xf8dfe69b
    7a44:	andcs	r1, r1, r0, lsl r4
    7a48:			; <UNDEFINED> instruction: 0xf7fa4479
    7a4c:	ldr	lr, [r4], r2, asr #16
    7a50:	strne	pc, [r4], #-2271	; 0xfffff721
    7a54:	ldrbtmi	r2, [r9], #-1
    7a58:	ldmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a5c:	ldmibmi	pc!, {r0, r2, r3, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    7a60:	ldrbtmi	r2, [r9], #-1
    7a64:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a68:	ldmibmi	sp!, {r0, r1, r2, r7, r9, sl, sp, lr, pc}^
    7a6c:	ldrbtmi	r2, [r9], #-1
    7a70:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a74:	ldmibmi	fp!, {r0, r7, r9, sl, sp, lr, pc}^
    7a78:	ldrbtmi	r2, [r9], #-1
    7a7c:	stmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a80:	ldmibmi	r9!, {r0, r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    7a84:	ldrbtmi	r2, [r9], #-1
    7a88:	stmda	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a8c:	ldmibmi	r7!, {r0, r2, r4, r5, r6, r9, sl, sp, lr, pc}^
    7a90:	ldrbtmi	r2, [r9], #-1
    7a94:	ldmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a98:	ldmibmi	r5!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}^
    7a9c:	ldrbtmi	r2, [r9], #-1
    7aa0:	ldmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7aa4:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx9
    7aa8:	andcs	r1, r1, r0, lsl sl
    7aac:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ab0:	ldmibmi	r0!, {r1, r2, r4, sl, sp, lr, pc}^
    7ab4:	ldrbtmi	r2, [r9], #-1
    7ab8:	stmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7abc:	stmibvc	r2!, {r1, r2, r3, r5, r6, r7, r8, fp, lr}
    7ac0:	ldrbtmi	r2, [r9], #-1
    7ac4:	stmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ac8:	vnmulvc.f16	s8, s5, s25	; <UNPREDICTABLE>
    7acc:	ldrbtmi	r2, [r9], #-1
    7ad0:	svc	0x00fef7f9
    7ad4:	stmibmi	sl!, {r1, r5, r8, fp, ip, sp, lr}^
    7ad8:			; <UNDEFINED> instruction: 0xf0022001
    7adc:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    7ae0:	svc	0x00f6f7f9
    7ae4:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    7ae8:	movwgt	r4, #13915	; 0x365b
    7aec:	ldmib	sp, {r0, sp}^
    7af0:	stmibmi	r4!, {r1, r3, r9, ip, sp}^
    7af4:	blt	4b6368 <strspn@plt+0x4b47b4>
    7af8:			; <UNDEFINED> instruction: 0xf7f94479
    7afc:	stmibmi	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    7b00:	andcs	r7, r1, r2, ror #19
    7b04:			; <UNDEFINED> instruction: 0xf7f94479
    7b08:	bvs	8c3aa0 <strspn@plt+0x8c1eec>
    7b0c:	ldrdcs	r4, [r1], -pc	; <UNPREDICTABLE>
    7b10:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    7b14:	svc	0x00dcf7f9
    7b18:	ldmibmi	sp, {r1, r5, r7, r9, fp, sp, lr}^
    7b1c:	blt	48fb28 <strspn@plt+0x48df74>
    7b20:			; <UNDEFINED> instruction: 0xf7f94479
    7b24:	stmdbvc	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    7b28:	ldrdcs	r4, [r1], -sl
    7b2c:	andeq	pc, pc, #2
    7b30:			; <UNDEFINED> instruction: 0xf7f94479
    7b34:	bvs	ff8c3a74 <strspn@plt+0xff8c1ec0>
    7b38:	ldrdcs	r4, [r1], -r7
    7b3c:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    7b40:	svc	0x00c6f7f9
    7b44:	ldmibmi	r5, {r1, r5, r6, r9, fp, sp, lr}^
    7b48:	blt	48fb54 <strspn@plt+0x48dfa0>
    7b4c:			; <UNDEFINED> instruction: 0xf7f94479
    7b50:	stmdbvc	r2!, {r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    7b54:	ldrdcs	r4, [r1], -r2
    7b58:	ldmdbeq	r2, {r0, r3, r4, r5, r6, sl, lr}
    7b5c:	svc	0x00b8f7f9
    7b60:	ldrdeq	pc, [r0], -r8
    7b64:	ldrdne	pc, [r4], -r8
    7b68:	movwgt	r4, #13915	; 0x365b
    7b6c:	ldmib	sp, {r0, sp}^
    7b70:	stmibmi	ip, {r1, r3, r9, ip, sp}^
    7b74:	blt	4b63e8 <strspn@plt+0x4b4834>
    7b78:			; <UNDEFINED> instruction: 0xf7f94479
    7b7c:	ldccs	15, cr14, [r3, #-680]!	; 0xfffffd58
    7b80:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
    7b84:	stcge	7, cr15, [r6, #-252]!	; 0xffffff04
    7b88:			; <UNDEFINED> instruction: 0xf43f2b00
    7b8c:	stmiami	r6, {r3, r6, r7, r8, sl, fp, sp, pc}^
    7b90:	strtmi	r4, [ip], #-1194	; 0xfffffb56
    7b94:			; <UNDEFINED> instruction: 0xf7f94478
    7b98:	blls	1c3870 <strspn@plt+0x1c1cbc>
    7b9c:			; <UNDEFINED> instruction: 0xf73f4553
    7ba0:	strb	sl, [r2, #2964]	; 0xb94
    7ba4:			; <UNDEFINED> instruction: 0xf5a249c1
    7ba8:	bcc	17d87ac <strspn@plt+0x17d6bf8>
    7bac:	ldrbtmi	r2, [r9], #-1
    7bb0:	svc	0x008ef7f9
    7bb4:			; <UNDEFINED> instruction: 0xf5a1e5e1
    7bb8:	ldmibmi	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, lr}
    7bbc:	andcs	r3, r1, pc, asr sl
    7bc0:			; <UNDEFINED> instruction: 0xf7f94479
    7bc4:	strb	lr, [pc], r6, lsl #31
    7bc8:	ldrbtmi	r4, [r8], #-2234	; 0xfffff746
    7bcc:	svc	0x0018f7f9
    7bd0:			; <UNDEFINED> instruction: 0x2000f8ba
    7bd4:	mulcc	r0, r9, r8
    7bd8:	addslt	fp, r2, #335872	; 0x52000
    7bdc:			; <UNDEFINED> instruction: 0xf47f2b00
    7be0:	ldmibmi	r5!, {r0, r2, r3, r4, r5, r8, r9, fp, sp, pc}
    7be4:	ldrbtmi	r2, [r9], #-1
    7be8:	svc	0x0072f7f9
    7bec:	mulcc	r0, r9, r8
    7bf0:	mulcs	r6, sl, r8
    7bf4:			; <UNDEFINED> instruction: 0xf47f2b00
    7bf8:	ldmibmi	r0!, {r1, r2, r3, r4, r5, r8, r9, fp, sp, pc}
    7bfc:	ldrbtmi	r2, [r9], #-1
    7c00:	svc	0x0066f7f9
    7c04:	mulcc	r0, r9, r8
    7c08:	mulcs	r7, sl, r8
    7c0c:			; <UNDEFINED> instruction: 0xf47f2b00
    7c10:	stmibmi	fp!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, sp, pc}
    7c14:	ldrbtmi	r2, [r9], #-1
    7c18:	svc	0x005af7f9
    7c1c:	mulcc	r1, r9, r8
    7c20:			; <UNDEFINED> instruction: 0xf43f2b00
    7c24:			; <UNDEFINED> instruction: 0xf899ab3b
    7c28:	blcs	13c30 <strspn@plt+0x1207c>
    7c2c:	blge	dc4e30 <strspn@plt+0xdc327c>
    7c30:			; <UNDEFINED> instruction: 0xf89aa91d
    7c34:			; <UNDEFINED> instruction: 0xf7fb0002
    7c38:	stmibmi	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7c3c:			; <UNDEFINED> instruction: 0x46024479
    7c40:			; <UNDEFINED> instruction: 0xf7f92001
    7c44:			; <UNDEFINED> instruction: 0xf7ffef46
    7c48:	ldmibmi	pc, {r0, r3, r5, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7c4c:	andcs	r4, r1, r2, lsr r6
    7c50:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
    7c54:			; <UNDEFINED> instruction: 0xf7f94479
    7c58:	strb	lr, [r8, #-3900]!	; 0xfffff0c4
    7c5c:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
    7c60:			; <UNDEFINED> instruction: 0xf47f2b00
    7c64:			; <UNDEFINED> instruction: 0xf899aabd
    7c68:	blcs	13c70 <strspn@plt+0x120bc>
    7c6c:	bge	fee44d70 <strspn@plt+0xfee431bc>
    7c70:	andscs	r4, r8, #2457600	; 0x258000
    7c74:	ldrbtmi	r2, [r9], #-1
    7c78:	svc	0x002af7f9
    7c7c:	blt	fec45c80 <strspn@plt+0xfec440cc>
    7c80:	strcs	r4, [r0, #-2195]	; 0xfffff76d
    7c84:			; <UNDEFINED> instruction: 0xf7f94478
    7c88:	ldrb	lr, [sp, #-3714]	; 0xfffff17e
    7c8c:	ldrbmi	r9, [r3], #-2823	; 0xfffff4f9
    7c90:	bcc	40c0 <strspn@plt+0x250c>
    7c94:			; <UNDEFINED> instruction: 0xf81a1e5d
    7c98:			; <UNDEFINED> instruction: 0xf7f90f01
    7c9c:	ldrbmi	lr, [r5, #-3858]	; 0xfffff0ee
    7ca0:	ldrb	sp, [r0, #-505]	; 0xfffffe07
    7ca4:	stmdbls	r7, {r0, r8, r9, fp, sp}
    7ca8:	svclt	0x000c4650
    7cac:			; <UNDEFINED> instruction: 0xf04f461a
    7cb0:			; <UNDEFINED> instruction: 0xf7f932ff
    7cb4:	strb	lr, [r7, #-3718]	; 0xfffff17a
    7cb8:	mcr	7, 3, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    7cbc:	andsgt	pc, r4, #14614528	; 0xdf0000
    7cc0:	andls	r2, r1, #64, 6
    7cc4:	ldrbtmi	r4, [ip], #1561	; 0x619
    7cc8:	ldrtmi	r2, [r0], -r1, lsl #4
    7ccc:	andgt	pc, r0, sp, asr #17
    7cd0:	svc	0x006af7f9
    7cd4:			; <UNDEFINED> instruction: 0xf8dfe404
    7cd8:	movtcs	ip, #512	; 0x200
    7cdc:	ldrmi	r9, [r9], -r1, lsl #4
    7ce0:	andcs	r4, r1, #252, 8	; 0xfc000000
    7ce4:			; <UNDEFINED> instruction: 0xf8cd4630
    7ce8:			; <UNDEFINED> instruction: 0xf7f9c000
    7cec:			; <UNDEFINED> instruction: 0xf7ffef5e
    7cf0:	vmlsge.f64	d11, d13, d19
    7cf4:	ldrdgt	pc, [r4, #143]!	; 0x8f
    7cf8:	andls	r2, r1, #64, 6
    7cfc:			; <UNDEFINED> instruction: 0x463044fc
    7d00:	andcs	r4, r1, #26214400	; 0x1900000
    7d04:	andgt	pc, r0, sp, asr #17
    7d08:	svc	0x004ef7f9
    7d0c:	bllt	445d10 <strspn@plt+0x44415c>
    7d10:	andeq	r2, r2, lr, lsl sp
    7d14:	andeq	r0, r0, r0, lsl #2
    7d18:	strdeq	fp, [r0], -r4
    7d1c:			; <UNDEFINED> instruction: 0x0000bcbe
    7d20:	strdeq	sl, [r0], -lr
    7d24:	andeq	fp, r0, r8, lsl r0
    7d28:	andeq	fp, r0, r6, lsr #32
    7d2c:	andeq	fp, r0, lr, lsr r0
    7d30:	andeq	fp, r0, r4, lsr #32
    7d34:	andeq	fp, r0, r8, ror r1
    7d38:	andeq	fp, r0, r4, lsl #3
    7d3c:	andeq	fp, r0, r2, lsr #2
    7d40:	andeq	fp, r0, r0, lsl #2
    7d44:	andeq	fp, r0, r8, asr #1
    7d48:	andeq	fp, r0, sl, lsl #4
    7d4c:	andeq	fp, r0, ip, lsl r2
    7d50:	muleq	r0, sl, r1
    7d54:	andeq	fp, r0, r0, ror #2
    7d58:	andeq	fp, r0, r2, lsr #2
    7d5c:	strdeq	fp, [r0], -r6
    7d60:	strheq	fp, [r0], -lr
    7d64:	andeq	fp, r0, r4, lsl #1
    7d68:	andeq	fp, r0, ip, asr r0
    7d6c:	andeq	fp, r0, r6, asr #32
    7d70:	andeq	fp, r0, r0, lsr r0
    7d74:	andeq	fp, r0, r2, ror #1
    7d78:	andeq	fp, r0, r0, lsl r1
    7d7c:	andeq	fp, r0, sl, lsl #2
    7d80:	andeq	fp, r0, sl, lsl r1
    7d84:	andeq	fp, r0, r2, lsr r1
    7d88:	andeq	fp, r0, sl, lsr r1
    7d8c:	andeq	fp, r0, sl, lsr r1
    7d90:	andeq	fp, r0, r0, asr r1
    7d94:	andeq	fp, r0, r4, ror #2
    7d98:	andeq	fp, r0, r4, ror r1
    7d9c:	andeq	fp, r0, ip, lsl #3
    7da0:	andeq	fp, r0, ip, lsr #3
    7da4:	strdeq	fp, [r0], -r6
    7da8:	andeq	fp, r0, ip, lsl #17
    7dac:	andeq	fp, r0, r8, lsl #1
    7db0:	andeq	r2, r2, ip, lsl #15
    7db4:	andeq	sl, r0, ip, ror #27
    7db8:			; <UNDEFINED> instruction: 0x0000adb2
    7dbc:	andeq	sl, r0, r4, ror sp
    7dc0:	andeq	sl, r0, r8, asr #26
    7dc4:	andeq	sl, r0, r0, lsl sp
    7dc8:	ldrdeq	sl, [r0], -r6
    7dcc:	andeq	sl, r0, lr, lsr #25
    7dd0:	muleq	r0, r8, ip
    7dd4:	andeq	sl, r0, r2, lsl #25
    7dd8:	andeq	fp, r0, lr, ror #11
    7ddc:	andeq	fp, r0, ip, lsr #11
    7de0:	andeq	fp, r0, sl, ror r5
    7de4:	andeq	fp, r0, r4, asr #10
    7de8:	andeq	fp, r0, lr, lsl #10
    7dec:	ldrdeq	fp, [r0], -r4
    7df0:	muleq	r0, sl, r4
    7df4:	andeq	fp, r0, r0, ror #8
    7df8:	andeq	fp, r0, lr, lsr #8
    7dfc:	strdeq	fp, [r0], -r8
    7e00:	andeq	fp, r0, r2, asr #7
    7e04:	muleq	r0, r0, r3
    7e08:	andeq	fp, r0, r6, asr r2
    7e0c:	andeq	fp, r0, ip, asr #6
    7e10:	andeq	fp, r0, sl, lsr r2
    7e14:	andeq	fp, r0, lr, asr #4
    7e18:	andeq	fp, r0, sl, lsr #5
    7e1c:	andeq	fp, r0, sl, asr #3
    7e20:	strdeq	fp, [r0], -r0
    7e24:	muleq	r0, r2, r1
    7e28:	andeq	fp, r0, r0, lsr #2
    7e2c:	ldrdeq	fp, [r0], -sl
    7e30:	muleq	r0, r8, r0
    7e34:	andeq	fp, r0, r6, asr r0
    7e38:	andeq	fp, r0, ip, lsr #2
    7e3c:	strdeq	fp, [r0], -lr
    7e40:	andeq	sl, r0, lr, lsl #28
    7e44:	andeq	sl, r0, r8, lsl #29
    7e48:	andeq	sl, r0, sl, asr #28
    7e4c:	andeq	sl, r0, r4, lsl lr
    7e50:	andeq	sl, r0, r6, ror #27
    7e54:			; <UNDEFINED> instruction: 0x0000afb4
    7e58:	andeq	sl, r0, r2, ror pc
    7e5c:	andeq	sl, r0, lr, lsr #30
    7e60:	strdeq	sl, [r0], -r2
    7e64:			; <UNDEFINED> instruction: 0x0000aeb2
    7e68:	andeq	sl, r0, r2, lsl #29
    7e6c:	andeq	sl, r0, r6, asr lr
    7e70:	andeq	sl, r0, lr, lsl lr
    7e74:	andeq	sl, r0, r6, asr r8
    7e78:	andeq	sl, r0, r2, ror #16
    7e7c:	andeq	sl, r0, r2, ror r8
    7e80:	andeq	sl, r0, sl, ror r8
    7e84:	andeq	sl, r0, r8, ror r8
    7e88:	andeq	sl, r0, r8, lsl #17
    7e8c:	muleq	r0, r6, r8
    7e90:	andeq	sl, r0, r0, lsr #17
    7e94:	andeq	sl, r0, ip, lsr #17
    7e98:			; <UNDEFINED> instruction: 0x0000a8b6
    7e9c:	andeq	sl, r0, r4, asr #17
    7ea0:	ldrdeq	sl, [r0], -r4
    7ea4:	andeq	sl, r0, r8, asr #17
    7ea8:	muleq	r0, r4, r3
    7eac:	andeq	fp, r0, r6, lsr #1
    7eb0:	andeq	fp, r0, r8, lsr #32
    7eb4:	andeq	sl, r0, lr, asr r6
    7eb8:	andeq	sl, r0, lr, lsl #13
    7ebc:	andeq	sl, r0, r6, lsr #13
    7ec0:			; <UNDEFINED> instruction: 0x0000a6b6
    7ec4:	andeq	r8, r0, r4, ror #10
    7ec8:	andeq	sl, r0, r0, lsl #23
    7ecc:	andeq	sl, r0, r6, ror #10
    7ed0:	andeq	sl, r0, r8, ror #10
    7ed4:	andeq	sl, r0, r6, lsl #18
    7ed8:	andeq	sl, r0, ip, ror #17
    7edc:			; <UNDEFINED> instruction: 0x0000a7b0
    7ee0:	svcmi	0x00f0e92d
    7ee4:	stmdaeq	r4, {r0, r5, r7, r8, ip, sp, lr, pc}
    7ee8:	blhi	1433a4 <strspn@plt+0x1417f0>
    7eec:			; <UNDEFINED> instruction: 0xf8df4681
    7ef0:			; <UNDEFINED> instruction: 0x46921bf0
    7ef4:	blcc	ffb46278 <strspn@plt+0xffb446c4>
    7ef8:	adcslt	r4, r1, r9, ror r4
    7efc:	blcs	145f68 <strspn@plt+0x1443b4>
    7f00:	ldrbeq	r5, [r2], -fp, asr #17
    7f04:			; <UNDEFINED> instruction: 0x932f681b
    7f08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7f0c:	mulcc	r0, sl, r8
    7f10:	movwls	r4, #13849	; 0x3619
    7f14:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    7f18:	blcs	3d020 <strspn@plt+0x3b46c>
    7f1c:	stmdbcs	r0, {r1, r2, r5, r6, ip, lr, pc}
    7f20:	ldrbhi	pc, [r0, -r0, asr #32]	; <UNPREDICTABLE>
    7f24:	bleq	ff0462a8 <strspn@plt+0xff0446f4>
    7f28:			; <UNDEFINED> instruction: 0xf7f94478
    7f2c:			; <UNDEFINED> instruction: 0xf1b8ed6a
    7f30:	stclle	15, cr0, [r9, #-364]	; 0xfffffe94
    7f34:	blcs	fed462b8 <strspn@plt+0xfed44704>
    7f38:	mulcc	r9, sl, r8
    7f3c:	mcr	4, 0, r4, cr8, cr10, {3}
    7f40:			; <UNDEFINED> instruction: 0xf8df2a10
    7f44:	ldrbtmi	r2, [sl], #-2988	; 0xfffff454
    7f48:			; <UNDEFINED> instruction: 0xf8df920a
    7f4c:	ldrbtmi	r2, [sl], #-2984	; 0xfffff458
    7f50:			; <UNDEFINED> instruction: 0xf8b9920b
    7f54:	ldrmi	r1, [sp], -r0
    7f58:	mullt	r3, r9, r8
    7f5c:			; <UNDEFINED> instruction: 0xf10bba49
    7f60:	addlt	r0, r9, #4, 22	; 0x1000
    7f64:			; <UNDEFINED> instruction: 0xf8dab173
    7f68:	addmi	r2, sl, #52	; 0x34
    7f6c:	cmphi	ip, #64	; 0x40	; <UNPREDICTABLE>
    7f70:	mulcc	r3, sl, r8
    7f74:			; <UNDEFINED> instruction: 0xf0402b00
    7f78:			; <UNDEFINED> instruction: 0xf8da84f2
    7f7c:	bcs	10004 <strspn@plt+0xe450>
    7f80:	strbhi	pc, [r5, -r0, asr #32]	; <UNPREDICTABLE>
    7f84:	blcs	14f8b8 <strspn@plt+0x14dd04>
    7f88:	teqhi	r5, #0, 4	; <UNPREDICTABLE>
    7f8c:			; <UNDEFINED> instruction: 0xf013e8df
    7f90:	rsbeq	r0, r4, #536870920	; 0x20000008
    7f94:	orrseq	r0, r1, r2, asr #4
    7f98:	cmpeq	sp, r3, lsr r3
    7f9c:	andls	r7, r4, #4325376	; 0x420000
    7fa0:	eorsle	r2, r6, r0, lsl #22
    7fa4:	blcs	2ebb8 <strspn@plt+0x2d004>
    7fa8:	strhi	pc, [r0, -r0, asr #32]!
    7fac:	blcs	2ebc4 <strspn@plt+0x2d010>
    7fb0:	blls	13c298 <strspn@plt+0x13a6e4>
    7fb4:			; <UNDEFINED> instruction: 0xf8df2001
    7fb8:	ldrmi	r1, [sl], -r0, asr #22
    7fbc:			; <UNDEFINED> instruction: 0xf7f94479
    7fc0:	blls	1435e8 <strspn@plt+0x141a34>
    7fc4:	fldmdbxle	r1!, {d2-d16}	;@ Deprecated
    7fc8:			; <UNDEFINED> instruction: 0xf8df2500
    7fcc:			; <UNDEFINED> instruction: 0xf8df2b30
    7fd0:	ldrbtmi	r3, [sl], #-2836	; 0xfffff4ec
    7fd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7fd8:	subsmi	r9, sl, pc, lsr #22
    7fdc:	strhi	pc, [sp, -r0, asr #32]!
    7fe0:	eorslt	r4, r1, r8, lsr #12
    7fe4:	blhi	1432e0 <strspn@plt+0x14172c>
    7fe8:	svchi	0x00f0e8bd
    7fec:	mulcc	r3, sl, r8
    7ff0:	orrsle	r2, ip, r0, lsl #22
    7ff4:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    7ff8:	orrsle	r2, r8, r0, lsl #22
    7ffc:	blcs	2ec10 <strspn@plt+0x2d05c>
    8000:			; <UNDEFINED> instruction: 0xf8dfd090
    8004:	andscs	r1, r9, #252, 20	; 0xfc000
    8008:	ldrbtmi	r2, [r9], #-1
    800c:	stcl	7, cr15, [r0, #-996]!	; 0xfffffc1c
    8010:			; <UNDEFINED> instruction: 0xf89ae78d
    8014:	ldmdblt	fp, {r0, r1, ip, sp}
    8018:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    801c:	sbcle	r2, r1, r0, lsl #22
    8020:	blcs	7eec38 <strspn@plt+0x7ed084>
    8024:	blls	13f36c <strspn@plt+0x13d7b8>
    8028:	addle	r2, r0, r0, lsl #22
    802c:	svceq	0x0033f1b8
    8030:			; <UNDEFINED> instruction: 0xf8dfddca
    8034:			; <UNDEFINED> instruction: 0xf89a2ad0
    8038:	ldrbtmi	r3, [sl], #-9
    803c:	bcs	443868 <strspn@plt+0x441cb4>
    8040:	bcs	ff1463c4 <strspn@plt+0xff144810>
    8044:	mcr	4, 0, r4, cr8, cr10, {3}
    8048:			; <UNDEFINED> instruction: 0xf8df2a10
    804c:	ldrbtmi	r2, [sl], #-2752	; 0xfffff540
    8050:	bcs	fe443878 <strspn@plt+0xfe441cc4>
    8054:	blls	100108 <strspn@plt+0xfe554>
    8058:			; <UNDEFINED> instruction: 0xf0002b00
    805c:			; <UNDEFINED> instruction: 0xf8df8379
    8060:			; <UNDEFINED> instruction: 0x46221ab0
    8064:	ldrbtmi	r2, [r9], #-1
    8068:	ldc	7, cr15, [r2, #-996]!	; 0xfffffc1c
    806c:	beq	fe9463f0 <strspn@plt+0xfe94483c>
    8070:			; <UNDEFINED> instruction: 0xf7f94478
    8074:			; <UNDEFINED> instruction: 0xf8daecc6
    8078:	blcs	14140 <strspn@plt+0x1258c>
    807c:	cmnhi	r3, #64	; 0x40	; <UNPREDICTABLE>
    8080:	mulcc	r1, sl, r8
    8084:			; <UNDEFINED> instruction: 0xf89ab123
    8088:	blcs	14090 <strspn@plt+0x124dc>
    808c:	ldrbhi	pc, [sl], #-0	; <UNPREDICTABLE>
    8090:	mulcc	r9, sl, r8
    8094:			; <UNDEFINED> instruction: 0xf0402b00
    8098:	bl	fea29254 <strspn@plt+0xfea276a0>
    809c:	ldrbmi	r0, [r9], #2059	; 0x80b
    80a0:	svceq	0x0000f1b8
    80a4:	strbthi	pc, [r6], #-832	; 0xfffffcc0	; <UNPREDICTABLE>
    80a8:	svceq	0x0002f1b8
    80ac:			; <UNDEFINED> instruction: 0xf8b9dd8c
    80b0:	ldrmi	r4, [sp], -r0
    80b4:	mulcs	r3, r9, r8
    80b8:			; <UNDEFINED> instruction: 0xf102ba64
    80bc:	adclt	r0, r4, #4, 22	; 0x1000
    80c0:			; <UNDEFINED> instruction: 0xf8dab16b
    80c4:	adcmi	r2, r2, #52	; 0x34
    80c8:			; <UNDEFINED> instruction: 0xf89ad1e7
    80cc:	blcs	140e0 <strspn@plt+0x1252c>
    80d0:	strthi	pc, [r7], r0, asr #32
    80d4:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
    80d8:			; <UNDEFINED> instruction: 0xf0402a00
    80dc:	stccs	6, cr8, [r1], {152}	; 0x98
    80e0:	adchi	pc, lr, #0
    80e4:			; <UNDEFINED> instruction: 0xd1b62c04
    80e8:	teqeq	ip, #1073741826	; 0x40000002	; <UNPREDICTABLE>
    80ec:			; <UNDEFINED> instruction: 0xf1099305
    80f0:	movwls	r0, #25396	; 0x6334
    80f4:	msreq	CPSR_fs, #1073741826	; 0x40000002
    80f8:			; <UNDEFINED> instruction: 0xf1099307
    80fc:	movwls	r0, #33572	; 0x8324
    8100:	tsteq	ip, #1073741826	; 0x40000002	; <UNPREDICTABLE>
    8104:	blls	ecd30 <strspn@plt+0xeb17c>
    8108:	ldreq	pc, [r4, -r9, lsl #2]
    810c:	streq	pc, [ip], -r9, lsl #2
    8110:	streq	pc, [r4], #-265	; 0xfffffef7
    8114:			; <UNDEFINED> instruction: 0xf0002b00
    8118:			; <UNDEFINED> instruction: 0xf8df832c
    811c:			; <UNDEFINED> instruction: 0xf8df09fc
    8120:	ldrbtmi	r5, [r8], #-2556	; 0xfffff604
    8124:	stcl	7, cr15, [ip], #-996	; 0xfffffc1c
    8128:	stmdavs	r1!, {r5, fp, sp, lr}^
    812c:	ldrbtmi	sl, [sp], #-3084	; 0xfffff3f4
    8130:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8134:	movwgt	r4, #13859	; 0x3623
    8138:	blls	319328 <strspn@plt+0x317774>
    813c:	andcs	r4, r1, r9, lsr #12
    8140:	movwls	fp, #6683	; 0x1a1b
    8144:	blt	6eed80 <strspn@plt+0x6ed1cc>
    8148:			; <UNDEFINED> instruction: 0xf7f99300
    814c:	ldmdavs	r0!, {r1, r6, r7, sl, fp, sp, lr, pc}
    8150:			; <UNDEFINED> instruction: 0x46236871
    8154:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8158:	ldrbtmi	ip, [sl], #-771	; 0xfffffcfd
    815c:	strtmi	r9, [r9], -ip, lsl #28
    8160:	andcs	r9, r1, sp, lsl #22
    8164:			; <UNDEFINED> instruction: 0x9601ba36
    8168:	movwls	fp, #2587	; 0xa1b
    816c:	ldc	7, cr15, [r0], #996	; 0x3e4
    8170:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    8174:			; <UNDEFINED> instruction: 0xf8df4623
    8178:	movwgt	r2, #14768	; 0x39b0
    817c:	mcrls	4, 0, r4, cr12, cr10, {3}
    8180:	blls	359a2c <strspn@plt+0x357e78>
    8184:	blt	d90190 <strspn@plt+0xd8e5dc>
    8188:	blt	6ed994 <strspn@plt+0x6ebde0>
    818c:			; <UNDEFINED> instruction: 0xf7f99300
    8190:	blls	283418 <strspn@plt+0x281864>
    8194:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8198:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    819c:			; <UNDEFINED> instruction: 0x46236859
    81a0:	strtmi	ip, [r9], -r3, lsl #6
    81a4:	andcs	r9, r1, ip, lsl #28
    81a8:	blt	daede4 <strspn@plt+0xdad230>
    81ac:	blt	6ed9b8 <strspn@plt+0x6ebe04>
    81b0:			; <UNDEFINED> instruction: 0xf7f99300
    81b4:	blls	2433f4 <strspn@plt+0x241840>
    81b8:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    81bc:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    81c0:			; <UNDEFINED> instruction: 0x46236859
    81c4:	strtmi	ip, [r9], -r3, lsl #6
    81c8:	andcs	r9, r1, ip, lsl #28
    81cc:	blt	daee08 <strspn@plt+0xdad254>
    81d0:	blt	6ed9dc <strspn@plt+0x6ebe28>
    81d4:			; <UNDEFINED> instruction: 0xf7f99300
    81d8:	blls	2033d0 <strspn@plt+0x20181c>
    81dc:	ldmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    81e0:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    81e4:			; <UNDEFINED> instruction: 0x46236859
    81e8:	strtmi	ip, [r9], -r3, lsl #6
    81ec:	andcs	r9, r1, ip, lsl #28
    81f0:	blt	daee2c <strspn@plt+0xdad278>
    81f4:	blt	6eda00 <strspn@plt+0x6ebe4c>
    81f8:			; <UNDEFINED> instruction: 0xf7f99300
    81fc:	blls	1c33ac <strspn@plt+0x1c17f8>
    8200:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8204:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8208:			; <UNDEFINED> instruction: 0x46236859
    820c:	strtmi	ip, [r9], -r3, lsl #6
    8210:	andcs	r9, r1, sp, lsl #22
    8214:	blt	6ef64c <strspn@plt+0x6eda98>
    8218:	blt	b6ce20 <strspn@plt+0xb6b26c>
    821c:			; <UNDEFINED> instruction: 0xf7f99501
    8220:	blls	183388 <strspn@plt+0x1817d4>
    8224:	ldmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8228:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    822c:	strgt	r6, [r3], #-2137	; 0xfffff7a7
    8230:	ldmib	sp, {r0, sp}^
    8234:	blt	24ce6c <strspn@plt+0x24b2b8>
    8238:	stmib	sp, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    823c:			; <UNDEFINED> instruction: 0xf8df3100
    8240:	ldrbtmi	r1, [r9], #-2304	; 0xfffff700
    8244:	mcrr	7, 15, pc, r4, cr9	; <UNPREDICTABLE>
    8248:	blls	101eb8 <strspn@plt+0x100304>
    824c:	streq	pc, [r8], #-265	; 0xfffffef7
    8250:	streq	pc, [r4, #-265]	; 0xfffffef7
    8254:			; <UNDEFINED> instruction: 0xf0402b00
    8258:			; <UNDEFINED> instruction: 0xf8df8599
    825c:	ldrbtmi	r0, [r8], #-2280	; 0xfffff718
    8260:	bl	ff3c624c <strspn@plt+0xff3c4698>
    8264:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    8268:			; <UNDEFINED> instruction: 0xf8dfad0c
    826c:			; <UNDEFINED> instruction: 0x462b28dc
    8270:	ldrbtmi	ip, [sl], #-771	; 0xfffffcfd
    8274:	movwne	lr, #51677	; 0xc9dd
    8278:	blt	250284 <strspn@plt+0x24e6d0>
    827c:			; <UNDEFINED> instruction: 0xf8df9101
    8280:	blt	6ce5b8 <strspn@plt+0x6cca04>
    8284:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    8288:	stc	7, cr15, [r2], #-996	; 0xfffffc1c
    828c:	stmiacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8290:	stmdavs	r1!, {r5, fp, sp, lr}^
    8294:	strgt	r4, [r3, #-1146]	; 0xfffffb86
    8298:	ldmib	sp, {r0, sp}^
    829c:	blt	24ced4 <strspn@plt+0x24b320>
    82a0:	stmib	sp, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    82a4:			; <UNDEFINED> instruction: 0xf8df3100
    82a8:	ldrbtmi	r1, [r9], #-2220	; 0xfffff754
    82ac:	ldc	7, cr15, [r0], {249}	; 0xf9
    82b0:			; <UNDEFINED> instruction: 0xf109e1ad
    82b4:	movwls	r0, #37692	; 0x933c
    82b8:	teqeq	r4, #1073741826	; 0x40000002	; <UNPREDICTABLE>
    82bc:			; <UNDEFINED> instruction: 0xf1099307
    82c0:	movwls	r0, #33580	; 0x832c
    82c4:	msreq	CPSR_s, #1073741826	; 0x40000002
    82c8:			; <UNDEFINED> instruction: 0xf1099305
    82cc:	movwls	r0, #25372	; 0x631c
    82d0:			; <UNDEFINED> instruction: 0xf1099b03
    82d4:			; <UNDEFINED> instruction: 0xf1090714
    82d8:			; <UNDEFINED> instruction: 0xf109050c
    82dc:	blcs	92f4 <strspn@plt+0x7740>
    82e0:	strbhi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
    82e4:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    82e8:	ldrbtmi	sl, [r8], #-3596	; 0xfffff1f4
    82ec:	bl	fe2462d8 <strspn@plt+0xfe244724>
    82f0:	stmdavs	r1!, {r5, fp, sp, lr}^
    82f4:			; <UNDEFINED> instruction: 0xf8df4633
    82f8:			; <UNDEFINED> instruction: 0xf8df4864
    82fc:	movwgt	r2, #14436	; 0x3864
    8300:	blls	3194f8 <strspn@plt+0x317944>
    8304:			; <UNDEFINED> instruction: 0x4621447a
    8308:	blt	6d0314 <strspn@plt+0x6ce760>
    830c:	blls	36cf18 <strspn@plt+0x36b364>
    8310:	movwls	fp, #2587	; 0xa1b
    8314:	bl	ff746300 <strspn@plt+0xff74474c>
    8318:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    831c:			; <UNDEFINED> instruction: 0xf8df4633
    8320:	movwgt	r2, #14404	; 0x3844
    8324:	cfstrsls	mvf4, [ip, #-488]	; 0xfffffe18
    8328:	blls	359bb4 <strspn@plt+0x358000>
    832c:	blt	b50338 <strspn@plt+0xb4e784>
    8330:	blt	6ed73c <strspn@plt+0x6ebb88>
    8334:			; <UNDEFINED> instruction: 0xf7f99300
    8338:	ldmdavs	r8!, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    833c:			; <UNDEFINED> instruction: 0x46336879
    8340:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8344:	ldrbtmi	ip, [sl], #-771	; 0xfffffcfd
    8348:	strtmi	r9, [r1], -ip, lsl #26
    834c:	andcs	r9, r1, sp, lsl #22
    8350:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    8354:	movwls	fp, #2587	; 0xa1b
    8358:	bl	feec6344 <strspn@plt+0xfeec4790>
    835c:			; <UNDEFINED> instruction: 0xf8df9b06
    8360:	ldmdavs	r8, {r2, r3, fp, sp}
    8364:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    8368:	movwgt	r4, #13875	; 0x3633
    836c:	stcls	6, cr4, [ip, #-132]	; 0xffffff7c
    8370:	blls	35037c <strspn@plt+0x34e7c8>
    8374:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    8378:	movwls	fp, #2587	; 0xa1b
    837c:	bl	fea46368 <strspn@plt+0xfea447b4>
    8380:			; <UNDEFINED> instruction: 0xf8df9b05
    8384:	ldmdavs	r8, {r2, r3, r5, r6, r7, r8, r9, sl, sp}
    8388:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    838c:	movwgt	r4, #13875	; 0x3633
    8390:	stcls	6, cr4, [ip, #-132]	; 0xffffff7c
    8394:	blls	3503a0 <strspn@plt+0x34e7ec>
    8398:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    839c:	movwls	fp, #2587	; 0xa1b
    83a0:	bl	fe5c638c <strspn@plt+0xfe5c47d8>
    83a4:			; <UNDEFINED> instruction: 0xf8df9b08
    83a8:	ldmdavs	r8, {r2, r3, r6, r7, r8, r9, sl, sp}
    83ac:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    83b0:	movwgt	r4, #13875	; 0x3633
    83b4:	stcls	6, cr4, [ip, #-132]	; 0xffffff7c
    83b8:	blls	3503c4 <strspn@plt+0x34e810>
    83bc:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    83c0:	movwls	fp, #2587	; 0xa1b
    83c4:	bl	fe1463b0 <strspn@plt+0xfe1447fc>
    83c8:			; <UNDEFINED> instruction: 0xf8df9b07
    83cc:	ldmdavs	r8, {r2, r3, r5, r7, r8, r9, sl, sp}
    83d0:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    83d4:	movwgt	r4, #13875	; 0x3633
    83d8:	blls	359c64 <strspn@plt+0x3580b0>
    83dc:	stcls	0, cr2, [ip], {1}
    83e0:	movwls	fp, #2587	; 0xa1b
    83e4:	strls	fp, [r1], #-2596	; 0xfffff5dc
    83e8:	bl	1cc63d4 <strspn@plt+0x1cc4820>
    83ec:			; <UNDEFINED> instruction: 0xf8df9b09
    83f0:	ldmdavs	r8, {r2, r3, r7, r8, r9, sl, sp}
    83f4:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    83f8:	ldmib	sp, {r0, r1, r9, sl, lr, pc}^
    83fc:	blt	24d034 <strspn@plt+0x24b480>
    8400:	stmib	sp, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    8404:	andcs	r3, r1, r0, lsl #2
    8408:			; <UNDEFINED> instruction: 0x1774f8df
    840c:			; <UNDEFINED> instruction: 0xf7f94479
    8410:	rscs	lr, ip, r0, ror #22
    8414:	blcs	2f028 <strspn@plt+0x2d474>
    8418:	movthi	pc, #57408	; 0xe040	; <UNPREDICTABLE>
    841c:			; <UNDEFINED> instruction: 0x0764f8df
    8420:			; <UNDEFINED> instruction: 0xf7f94478
    8424:			; <UNDEFINED> instruction: 0xf8d9eaee
    8428:			; <UNDEFINED> instruction: 0xf8df3004
    842c:	andcs	r2, r1, ip, asr r7
    8430:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
    8434:	ldrbtmi	fp, [sl], #-2587	; 0xfffff5e5
    8438:			; <UNDEFINED> instruction: 0xf7f94479
    843c:			; <UNDEFINED> instruction: 0xf8d9eb4a
    8440:			; <UNDEFINED> instruction: 0xf8df3008
    8444:	blt	6d217c <strspn@plt+0x6d05c8>
    8448:			; <UNDEFINED> instruction: 0xf8df447a
    844c:	andcs	r1, r1, r8, asr #14
    8450:			; <UNDEFINED> instruction: 0xf7f94479
    8454:	sbcs	lr, sl, lr, lsr fp
    8458:			; <UNDEFINED> instruction: 0xf1099b03
    845c:	blcs	9474 <strspn@plt+0x78c0>
    8460:	nophi	{64}	; 0x40
    8464:			; <UNDEFINED> instruction: 0x0730f8df
    8468:			; <UNDEFINED> instruction: 0xf7f94478
    846c:			; <UNDEFINED> instruction: 0xf8dfeaca
    8470:	stmdavs	r0!, {r2, r3, r5, r8, r9, sl, sp}
    8474:	stmdavs	r1!, {r2, r3, r8, r9, fp, sp, pc}^
    8478:	movwgt	r4, #13434	; 0x347a
    847c:	blls	376c88 <strspn@plt+0x3750d4>
    8480:	blt	6d048c <strspn@plt+0x6ce8d8>
    8484:	smlabtcc	r0, sp, r9, lr
    8488:			; <UNDEFINED> instruction: 0x1714f8df
    848c:			; <UNDEFINED> instruction: 0xf7f94479
    8490:	adcs	lr, ip, r0, lsr #22
    8494:	teqeq	ip, #1073741826	; 0x40000002	; <UNPREDICTABLE>
    8498:			; <UNDEFINED> instruction: 0xf1099304
    849c:	movwls	r0, #33588	; 0x8334
    84a0:	msreq	CPSR_fs, #1073741826	; 0x40000002
    84a4:			; <UNDEFINED> instruction: 0xf1099307
    84a8:	movwls	r0, #25380	; 0x6324
    84ac:	tsteq	ip, #1073741826	; 0x40000002	; <UNPREDICTABLE>
    84b0:	blls	ed0cc <strspn@plt+0xeb518>
    84b4:	ldreq	pc, [r4, -r9, lsl #2]
    84b8:	streq	pc, [ip, #-265]	; 0xfffffef7
    84bc:	streq	pc, [r4], #-265	; 0xfffffef7
    84c0:			; <UNDEFINED> instruction: 0xf0402b00
    84c4:			; <UNDEFINED> instruction: 0xf8df826e
    84c8:	mcrge	6, 0, r0, cr12, cr12, {6}
    84cc:			; <UNDEFINED> instruction: 0xf7f94478
    84d0:	stmdavs	r0!, {r3, r4, r7, r9, fp, sp, lr, pc}
    84d4:	ldrtmi	r6, [r3], -r1, ror #16
    84d8:			; <UNDEFINED> instruction: 0x46ccf8df
    84dc:			; <UNDEFINED> instruction: 0x26ccf8df
    84e0:	ldrbtmi	ip, [ip], #-771	; 0xfffffcfd
    84e4:	ldrbtmi	r9, [sl], #-2828	; 0xfffff4f4
    84e8:	andcs	r4, r1, r1, lsr #12
    84ec:	movwls	fp, #6683	; 0x1a1b
    84f0:	blt	6ef12c <strspn@plt+0x6ed578>
    84f4:			; <UNDEFINED> instruction: 0xf7f99300
    84f8:	stmdavs	r8!, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    84fc:	ldrtmi	r6, [r3], -r9, ror #16
    8500:	ssatcs	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    8504:	ldrbtmi	ip, [sl], #-771	; 0xfffffcfd
    8508:	strtmi	r9, [r1], -ip, lsl #26
    850c:	andcs	r9, r1, sp, lsl #22
    8510:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    8514:	movwls	fp, #2587	; 0xa1b
    8518:	b	ff6c6504 <strspn@plt+0xff6c4950>
    851c:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    8520:			; <UNDEFINED> instruction: 0xf8df4633
    8524:	movwgt	r2, #13968	; 0x3690
    8528:	cfstrsls	mvf4, [ip, #-488]	; 0xfffffe18
    852c:	blls	359db8 <strspn@plt+0x358204>
    8530:	blt	b5053c <strspn@plt+0xb4e988>
    8534:	blt	6ed940 <strspn@plt+0x6ebd8c>
    8538:			; <UNDEFINED> instruction: 0xf7f99300
    853c:	blls	18306c <strspn@plt+0x1814b8>
    8540:			; <UNDEFINED> instruction: 0x2674f8df
    8544:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8548:			; <UNDEFINED> instruction: 0x46336859
    854c:	strtmi	ip, [r1], -r3, lsl #6
    8550:	andcs	r9, r1, ip, lsl #26
    8554:	blt	b6f190 <strspn@plt+0xb6d5dc>
    8558:	blt	6ed964 <strspn@plt+0x6ebdb0>
    855c:			; <UNDEFINED> instruction: 0xf7f99300
    8560:	blls	1c3048 <strspn@plt+0x1c1494>
    8564:			; <UNDEFINED> instruction: 0x2654f8df
    8568:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    856c:			; <UNDEFINED> instruction: 0x46336859
    8570:	strtmi	ip, [r1], -r3, lsl #6
    8574:	andcs	r9, r1, ip, lsl #26
    8578:	blt	b6f1b4 <strspn@plt+0xb6d600>
    857c:	blt	6ed988 <strspn@plt+0x6ebdd4>
    8580:			; <UNDEFINED> instruction: 0xf7f99300
    8584:	blls	203024 <strspn@plt+0x201470>
    8588:			; <UNDEFINED> instruction: 0x2634f8df
    858c:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8590:			; <UNDEFINED> instruction: 0x46336859
    8594:	strtmi	ip, [r1], -r3, lsl #6
    8598:	andcs	r9, r1, ip, lsl #26
    859c:	blt	b6f1d8 <strspn@plt+0xb6d624>
    85a0:	blt	6ed9ac <strspn@plt+0x6ebdf8>
    85a4:			; <UNDEFINED> instruction: 0xf7f99300
    85a8:	blls	243000 <strspn@plt+0x24144c>
    85ac:			; <UNDEFINED> instruction: 0x2614f8df
    85b0:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    85b4:			; <UNDEFINED> instruction: 0x46336859
    85b8:	strtmi	ip, [r1], -r3, lsl #6
    85bc:	andcs	r9, r1, sp, lsl #22
    85c0:	blt	6ef5f8 <strspn@plt+0x6eda44>
    85c4:	blt	92d1cc <strspn@plt+0x92b618>
    85c8:			; <UNDEFINED> instruction: 0xf7f99401
    85cc:	blls	142fdc <strspn@plt+0x141428>
    85d0:	ldrbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    85d4:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    85d8:			; <UNDEFINED> instruction: 0xc6036859
    85dc:	ldmib	sp, {r0, sp}^
    85e0:	blt	24d218 <strspn@plt+0x24b664>
    85e4:	stmib	sp, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    85e8:			; <UNDEFINED> instruction: 0xf8df3100
    85ec:	ldrbtmi	r1, [r9], #-1504	; 0xfffffa20
    85f0:	b	1bc65dc <strspn@plt+0x1bc4a28>
    85f4:	blls	100628 <strspn@plt+0xfea74>
    85f8:			; <UNDEFINED> instruction: 0xf0402b00
    85fc:	stmdals	sl, {r1, r2, r3, r4, r5, r7, r8, pc}
    8600:	stmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8604:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    8608:			; <UNDEFINED> instruction: 0xf0402b00
    860c:			; <UNDEFINED> instruction: 0xf89a81c4
    8610:			; <UNDEFINED> instruction: 0xb1233001
    8614:	mulcc	r0, sl, r8
    8618:			; <UNDEFINED> instruction: 0xf0002b00
    861c:			; <UNDEFINED> instruction: 0xf89a83db
    8620:	blcs	1464c <strspn@plt+0x12a98>
    8624:			; <UNDEFINED> instruction: 0x81a6f040
    8628:	stmdaeq	fp, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    862c:			; <UNDEFINED> instruction: 0xf1b844d9
    8630:	vpmax.f32	d16, d0, d0
    8634:			; <UNDEFINED> instruction: 0xf1b8819f
    8638:			; <UNDEFINED> instruction: 0xf73f0f02
    863c:	strb	sl, [r3], #3210	; 0xc8a
    8640:			; <UNDEFINED> instruction: 0xf1099803
    8644:			; <UNDEFINED> instruction: 0xf1090614
    8648:			; <UNDEFINED> instruction: 0xf109032c
    864c:			; <UNDEFINED> instruction: 0xf1090224
    8650:			; <UNDEFINED> instruction: 0x9608011c
    8654:	streq	pc, [r4, #-265]	; 0xfffffef7
    8658:	streq	pc, [ip], -r9, lsl #2
    865c:	andls	r9, r6, #335544320	; 0x14000000
    8660:	stmdacs	r0, {r0, r1, r2, r8, ip, pc}
    8664:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    8668:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    866c:	ldrbtmi	sl, [r8], #-3852	; 0xfffff0f4
    8670:	stmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8674:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    8678:			; <UNDEFINED> instruction: 0xf8df463b
    867c:			; <UNDEFINED> instruction: 0xf8df5558
    8680:	movwgt	r2, #13656	; 0x3558
    8684:	blls	319880 <strspn@plt+0x317ccc>
    8688:			; <UNDEFINED> instruction: 0x4629447a
    868c:	blt	6d9f14 <strspn@plt+0x6d8360>
    8690:	blls	36d29c <strspn@plt+0x36b6e8>
    8694:	movwls	fp, #2587	; 0xa1b
    8698:	b	6c6684 <strspn@plt+0x6c4ad0>
    869c:	ldmdavs	r1!, {r4, r5, fp, sp, lr}^
    86a0:			; <UNDEFINED> instruction: 0xf8df463b
    86a4:	movwgt	r2, #13624	; 0x3538
    86a8:	mcrls	4, 0, r4, cr12, cr10, {3}
    86ac:	blls	359f58 <strspn@plt+0x3583a4>
    86b0:	blt	d99f38 <strspn@plt+0xd98384>
    86b4:	blt	6edec0 <strspn@plt+0x6ec30c>
    86b8:			; <UNDEFINED> instruction: 0xf7f99300
    86bc:	vmlals.f32	s28, s16, s20
    86c0:			; <UNDEFINED> instruction: 0xf8df463b
    86c4:	ldmdavs	r0!, {r2, r3, r4, r8, sl, sp}
    86c8:	ldmdavs	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    86cc:	strtmi	ip, [r9], -r3, lsl #6
    86d0:	strtmi	r9, [r0], -ip, lsl #28
    86d4:	blt	daf310 <strspn@plt+0xdad75c>
    86d8:	blt	6edee4 <strspn@plt+0x6ec330>
    86dc:			; <UNDEFINED> instruction: 0xf7f99300
    86e0:	stmdbls	r7, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    86e4:			; <UNDEFINED> instruction: 0xf8df463b
    86e8:	stmdavs	r8, {r2, r3, r4, r5, r6, r7, sl, sp}
    86ec:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    86f0:	strtmi	ip, [r9], -r3, lsl #6
    86f4:	strtmi	r9, [r0], -ip, lsl #28
    86f8:	blt	daf334 <strspn@plt+0xdad780>
    86fc:	blt	6edf08 <strspn@plt+0x6ec354>
    8700:			; <UNDEFINED> instruction: 0xf7f99300
    8704:	bls	1c2ea4 <strspn@plt+0x1c12f0>
    8708:	ldmdavs	r0, {r0, r1, r3, r4, r5, r9, sl, lr}
    870c:			; <UNDEFINED> instruction: 0xf8df6851
    8710:	movwgt	r2, #13528	; 0x34d8
    8714:	blls	359fc0 <strspn@plt+0x35840c>
    8718:	cfstrsls	mvf4, [ip, #-488]	; 0xfffffe18
    871c:	blt	6d9fa4 <strspn@plt+0x6d83f0>
    8720:	blt	b6d328 <strspn@plt+0xb6b774>
    8724:			; <UNDEFINED> instruction: 0xf7f99501
    8728:	blls	182e80 <strspn@plt+0x1812cc>
    872c:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    8730:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8734:	smlsdgt	r3, r9, r8, r6
    8738:	ldmib	sp, {r0, sp}^
    873c:	blt	6d4b74 <strspn@plt+0x6d2fc0>
    8740:	stmib	sp, {r0, r3, r9, fp, ip, sp, pc}^
    8744:	cdp	3, 1, cr1, cr8, cr0, {0}
    8748:			; <UNDEFINED> instruction: 0xf7f91a10
    874c:	ldr	lr, [r7], #2498	; 0x9c2
    8750:	ldreq	pc, [ip], #2271	; 0x8df
    8754:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    8758:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    875c:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    8760:			; <UNDEFINED> instruction: 0xf43f2b00
    8764:	andcs	sl, r1, #36096	; 0x8d00
    8768:			; <UNDEFINED> instruction: 0x46484659
    876c:	ldmib	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8770:			; <UNDEFINED> instruction: 0xf8dfe486
    8774:			; <UNDEFINED> instruction: 0xf8df0480
    8778:	ldrbtmi	r5, [r8], #-1152	; 0xfffffb80
    877c:	stmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8780:	stmdavs	r1!, {r5, fp, sp, lr}^
    8784:	ldrbtmi	sl, [sp], #-3084	; 0xfffff3f4
    8788:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    878c:	movwgt	r4, #13859	; 0x3623
    8790:	blls	319980 <strspn@plt+0x317dcc>
    8794:	andcs	r4, r1, r9, lsr #12
    8798:	movwls	fp, #6683	; 0x1a1b
    879c:	blt	6ef3d8 <strspn@plt+0x6ed824>
    87a0:			; <UNDEFINED> instruction: 0xf7f99300
    87a4:	ldmdavs	r0!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    87a8:			; <UNDEFINED> instruction: 0x46236871
    87ac:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    87b0:	ldrbtmi	ip, [sl], #-771	; 0xfffffcfd
    87b4:	strtmi	r9, [r9], -ip, lsl #28
    87b8:	andcs	r9, r1, sp, lsl #22
    87bc:			; <UNDEFINED> instruction: 0x9601ba36
    87c0:	movwls	fp, #2587	; 0xa1b
    87c4:	stmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87c8:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    87cc:			; <UNDEFINED> instruction: 0xf8df4623
    87d0:	movwgt	r2, #13364	; 0x3434
    87d4:	mcrls	4, 0, r4, cr12, cr10, {3}
    87d8:	blls	35a084 <strspn@plt+0x3584d0>
    87dc:	blt	d907e8 <strspn@plt+0xd8ec34>
    87e0:	blt	6edfec <strspn@plt+0x6ec438>
    87e4:			; <UNDEFINED> instruction: 0xf7f99300
    87e8:	blls	282dc0 <strspn@plt+0x28120c>
    87ec:	ldrcs	pc, [r8], #-2271	; 0xfffff721
    87f0:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    87f4:			; <UNDEFINED> instruction: 0x46236859
    87f8:	strtmi	ip, [r9], -r3, lsl #6
    87fc:	andcs	r9, r1, ip, lsl #28
    8800:	blt	daf43c <strspn@plt+0xdad888>
    8804:	blt	6ee010 <strspn@plt+0x6ec45c>
    8808:			; <UNDEFINED> instruction: 0xf7f99300
    880c:	blls	242d9c <strspn@plt+0x2411e8>
    8810:	ldmdavs	r8, {r1, r2, r3, r4, r5, r6, r7, r9, fp, lr}
    8814:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    8818:	movwgt	r4, #13859	; 0x3623
    881c:	cfmadd32ls	mvax1, mvfx4, mvfx12, mvfx9
    8820:	blls	35082c <strspn@plt+0x34ec78>
    8824:			; <UNDEFINED> instruction: 0x9601ba36
    8828:	movwls	fp, #2587	; 0xa1b
    882c:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8830:	bmi	ffdef454 <strspn@plt+0xffded8a0>
    8834:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8838:			; <UNDEFINED> instruction: 0x46236859
    883c:	strtmi	ip, [r9], -r3, lsl #6
    8840:	andcs	r9, r1, ip, lsl #28
    8844:	blt	daf480 <strspn@plt+0xdad8cc>
    8848:	blt	6ee054 <strspn@plt+0x6ec4a0>
    884c:			; <UNDEFINED> instruction: 0xf7f99300
    8850:	blls	1c2d58 <strspn@plt+0x1c11a4>
    8854:	ldmdavs	r8, {r0, r1, r2, r3, r5, r6, r7, r9, fp, lr}
    8858:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    885c:	movwgt	r4, #13859	; 0x3623
    8860:	blls	35a10c <strspn@plt+0x358558>
    8864:	stcls	0, cr2, [ip, #-4]
    8868:	movwls	fp, #2587	; 0xa1b
    886c:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    8870:	stmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8874:	bmi	ffa2f490 <strspn@plt+0xffa2d8dc>
    8878:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    887c:	ldrb	r6, [r6], #2137	; 0x859
    8880:	bne	fe4440e8 <strspn@plt+0xfe442534>
    8884:	bls	11a10c <strspn@plt+0x118558>
    8888:			; <UNDEFINED> instruction: 0xf7f9af0c
    888c:	stmdavs	r8!, {r1, r5, r8, fp, sp, lr, pc}
    8890:	ldrtmi	r6, [fp], -r9, ror #16
    8894:	bmi	ff89c020 <strspn@plt+0xff89a46c>
    8898:	ldrbtmi	ip, [sp], #-771	; 0xfffffcfd
    889c:	ldrbtmi	r9, [sl], #-2828	; 0xfffff4f4
    88a0:	strtmi	r4, [r0], -r9, lsr #12
    88a4:	movwls	fp, #6683	; 0x1a1b
    88a8:	blt	6ef4e4 <strspn@plt+0x6ed930>
    88ac:			; <UNDEFINED> instruction: 0xf7f99300
    88b0:	ldmdavs	r0!, {r4, r8, fp, sp, lr, pc}
    88b4:			; <UNDEFINED> instruction: 0x463b6871
    88b8:	movwgt	r4, #15066	; 0x3ada
    88bc:	mcrls	4, 0, r4, cr12, cr10, {3}
    88c0:	blls	35a16c <strspn@plt+0x3585b8>
    88c4:	blt	d9a14c <strspn@plt+0xd98598>
    88c8:	blt	6ee0d4 <strspn@plt+0x6ec520>
    88cc:			; <UNDEFINED> instruction: 0xf7f99300
    88d0:	blls	242cd8 <strspn@plt+0x241124>
    88d4:	ldmdavs	r8, {r2, r4, r6, r7, r9, fp, lr}
    88d8:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    88dc:	movwgt	r4, #13883	; 0x363b
    88e0:	cfmadd32ls	mvax1, mvfx4, mvfx12, mvfx9
    88e4:	blls	35a16c <strspn@plt+0x3585b8>
    88e8:			; <UNDEFINED> instruction: 0x9601ba36
    88ec:	movwls	fp, #2587	; 0xa1b
    88f0:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    88f4:	bmi	ff36f518 <strspn@plt+0xff36d964>
    88f8:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    88fc:			; <UNDEFINED> instruction: 0x463b6859
    8900:	strtmi	ip, [r9], -r3, lsl #6
    8904:	strtmi	r9, [r0], -ip, lsl #28
    8908:	blt	daf544 <strspn@plt+0xdad990>
    890c:	blt	6ee118 <strspn@plt+0x6ec564>
    8910:			; <UNDEFINED> instruction: 0xf7f99300
    8914:	blls	1c2c94 <strspn@plt+0x1c10e0>
    8918:	ldmdavs	r8, {r0, r2, r6, r7, r9, fp, lr}
    891c:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    8920:	movwgt	r4, #13883	; 0x363b
    8924:	blls	35a1d0 <strspn@plt+0x35861c>
    8928:	stcls	6, cr4, [ip, #-128]	; 0xffffff80
    892c:	movwls	fp, #2587	; 0xa1b
    8930:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    8934:	stmia	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8938:	bmi	fefaf554 <strspn@plt+0xfefad9a0>
    893c:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8940:	usat	r6, #24, r9, asr #16
    8944:			; <UNDEFINED> instruction: 0xf899a90f
    8948:			; <UNDEFINED> instruction: 0xf7fb0002
    894c:	mrc	8, 0, APSR_nzcv, cr9, cr5, {3}
    8950:			; <UNDEFINED> instruction: 0x46021a10
    8954:			; <UNDEFINED> instruction: 0xf7f92001
    8958:			; <UNDEFINED> instruction: 0xf7ffe8bc
    895c:	bl	2777c8 <strspn@plt+0x275c14>
    8960:			; <UNDEFINED> instruction: 0xf109050b
    8964:	vstrcc.16	s6, [r1, #-510]	; 0xfffffe02	; <UNPREDICTABLE>
    8968:	svceq	0x0001f819
    896c:	stmia	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8970:	mvnsle	r4, r9, lsr #11
    8974:			; <UNDEFINED> instruction: 0xf7ff2501
    8978:	strmi	fp, [sl], -r8, lsr #22
    897c:	stmdbls	fp, {r0, sp}
    8980:	stmia	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8984:	ldrbtmi	r4, [r8], #-2220	; 0xfffff754
    8988:	ldmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    898c:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    8990:			; <UNDEFINED> instruction: 0xf43f2b00
    8994:	andcs	sl, r1, #60, 28	; 0x3c0
    8998:			; <UNDEFINED> instruction: 0x46484659
    899c:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89a0:	stmiami	r6!, {r0, r2, r4, r5, r9, sl, sp, lr, pc}
    89a4:	ldrbtmi	sl, [r8], #-3596	; 0xfffff1f4
    89a8:	stmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89ac:	stmdavs	r1!, {r5, fp, sp, lr}^
    89b0:	stcmi	6, cr4, [r3], #204	; 0xcc
    89b4:	movwgt	r4, #15011	; 0x3aa3
    89b8:	blls	319bb0 <strspn@plt+0x317ffc>
    89bc:			; <UNDEFINED> instruction: 0x4621447a
    89c0:	blt	6d09cc <strspn@plt+0x6cee18>
    89c4:	blls	36d5d0 <strspn@plt+0x36ba1c>
    89c8:	movwls	fp, #2587	; 0xa1b
    89cc:	stm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89d0:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    89d4:	bmi	fe71a2a8 <strspn@plt+0xfe7186f4>
    89d8:	ldrbtmi	ip, [sl], #-771	; 0xfffffcfd
    89dc:	strtmi	r9, [r1], -ip, lsl #26
    89e0:	andcs	r9, r1, sp, lsl #22
    89e4:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    89e8:	movwls	fp, #2587	; 0xa1b
    89ec:	ldmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89f0:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    89f4:	bmi	fe55a2c8 <strspn@plt+0xfe558714>
    89f8:	ldrbtmi	ip, [sl], #-771	; 0xfffffcfd
    89fc:	strtmi	r9, [r1], -ip, lsl #26
    8a00:	andcs	r9, r1, sp, lsl #22
    8a04:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    8a08:	movwls	fp, #2587	; 0xa1b
    8a0c:	stmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a10:	bmi	fe3ef62c <strspn@plt+0xfe3eda78>
    8a14:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8a18:			; <UNDEFINED> instruction: 0x46336859
    8a1c:	strtmi	ip, [r1], -r3, lsl #6
    8a20:	andcs	r9, r1, ip, lsl #26
    8a24:	blt	b6f660 <strspn@plt+0xb6daac>
    8a28:	blt	6ede34 <strspn@plt+0x6ec280>
    8a2c:			; <UNDEFINED> instruction: 0xf7f99300
    8a30:	blls	1c2b78 <strspn@plt+0x1c0fc4>
    8a34:	ldmdavs	r8, {r0, r1, r2, r7, r9, fp, lr}
    8a38:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    8a3c:	movwgt	r4, #13875	; 0x3633
    8a40:	stcls	6, cr4, [ip, #-132]	; 0xffffff7c
    8a44:	blls	350a50 <strspn@plt+0x34ee9c>
    8a48:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    8a4c:	movwls	fp, #2587	; 0xa1b
    8a50:	ldmda	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a54:	bmi	fe02f678 <strspn@plt+0xfe02dac4>
    8a58:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8a5c:			; <UNDEFINED> instruction: 0x46336859
    8a60:	strtmi	ip, [r1], -r3, lsl #6
    8a64:	andcs	r9, r1, ip, lsl #26
    8a68:	blt	b6f6a4 <strspn@plt+0xb6daf0>
    8a6c:	blt	6ede78 <strspn@plt+0x6ec2c4>
    8a70:			; <UNDEFINED> instruction: 0xf7f99300
    8a74:	blls	242b34 <strspn@plt+0x240f80>
    8a78:	ldmdavs	r8, {r3, r4, r5, r6, r9, fp, lr}
    8a7c:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    8a80:	movwgt	r4, #13875	; 0x3633
    8a84:	blls	35a310 <strspn@plt+0x35875c>
    8a88:	stcls	0, cr2, [ip], {1}
    8a8c:	movwls	fp, #2587	; 0xa1b
    8a90:	strls	fp, [r1], #-2596	; 0xfffff5dc
    8a94:	ldmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a98:	bmi	1c6f6b0 <strspn@plt+0x1c6dafc>
    8a9c:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8aa0:	ldr	r6, [sl, #2137]	; 0x859
    8aa4:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
    8aa8:	svc	0x00aaf7f8
    8aac:	stmdavs	r0!, {r1, r2, r3, r5, r6, r9, fp, lr}
    8ab0:	stmdavs	r1!, {r2, r3, r8, r9, fp, sp, pc}^
    8ab4:	strbt	r4, [r0], #1146	; 0x47a
    8ab8:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    8abc:	svc	0x00a0f7f8
    8ac0:	ldrdcc	pc, [r4], -r9
    8ac4:	andcs	r4, r1, sl, ror #20
    8ac8:	blt	6db078 <strspn@plt+0x6d94c4>
    8acc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8ad0:	svc	0x00fef7f8
    8ad4:	ldrdcc	pc, [r8], -r9
    8ad8:	blt	6db47c <strspn@plt+0x6d98c8>
    8adc:	ldrt	r4, [r4], #1146	; 0x47a
    8ae0:	andeq	r1, r2, r4, ror #31
    8ae4:	andeq	r0, r0, r0, lsl #2
    8ae8:			; <UNDEFINED> instruction: 0x0000b1b8
    8aec:	andeq	r8, r0, r8, ror #4
    8af0:	andeq	fp, r0, lr, lsr #4
    8af4:	andeq	fp, r0, r6, lsl #4
    8af8:	andeq	fp, r0, r0, asr r1
    8afc:	andeq	r1, r2, sl, lsl #30
    8b00:	ldrdeq	sl, [r0], -r2
    8b04:	andeq	r8, r0, sl, ror #2
    8b08:	strdeq	fp, [r0], -ip
    8b0c:	andeq	fp, r0, lr, asr #3
    8b10:	andeq	fp, r0, lr, ror #1
    8b14:	strdeq	fp, [r0], -r8
    8b18:	muleq	r0, sl, r3
    8b1c:	andeq	fp, r0, r2, lsl r0
    8b20:	andeq	fp, r0, r8, asr #12
    8b24:	andeq	fp, r0, lr, lsr r6
    8b28:	andeq	fp, r0, r4, lsr r6
    8b2c:	andeq	fp, r0, r2, lsr r6
    8b30:	andeq	fp, r0, sl, lsr #12
    8b34:	andeq	fp, r0, r2, lsr #12
    8b38:	andeq	fp, r0, lr, lsl r6
    8b3c:	andeq	sl, r0, r2, lsl #29
    8b40:	strdeq	sl, [r0], -lr
    8b44:	andeq	fp, r0, lr, ror #6
    8b48:	andeq	fp, r0, r6, lsr #4
    8b4c:			; <UNDEFINED> instruction: 0x0000aeba
    8b50:	andeq	sl, r0, r4, asr #26
    8b54:	muleq	r0, r6, lr
    8b58:	muleq	r0, r2, r2
    8b5c:	andeq	sl, r0, r0, asr #28
    8b60:	andeq	fp, r0, r0, asr #6
    8b64:	andeq	fp, r0, r8, asr #6
    8b68:	andeq	fp, r0, lr, asr #6
    8b6c:	andeq	fp, r0, ip, asr r3
    8b70:	andeq	fp, r0, r4, ror #6
    8b74:	andeq	fp, r0, r4, ror r3
    8b78:	andeq	fp, r0, r4, lsl #7
    8b7c:	andeq	sl, r0, r8, lsl #25
    8b80:	andeq	sl, r0, r4, lsr sp
    8b84:	andeq	fp, r0, r8, asr #32
    8b88:	andeq	fp, r0, r2, rrx
    8b8c:	andeq	sl, r0, r4, lsl sp
    8b90:	muleq	r0, r0, fp
    8b94:	strdeq	sl, [r0], -ip
    8b98:	andeq	sl, r0, r8, lsr #31
    8b9c:	andeq	sl, r0, r0, lsr fp
    8ba0:			; <UNDEFINED> instruction: 0x0000acb4
    8ba4:	andeq	sl, r0, r0, ror #29
    8ba8:	andeq	sl, r0, lr, asr ip
    8bac:	andeq	sl, r0, r2, ror sp
    8bb0:	andeq	sl, r0, r6, ror sp
    8bb4:	andeq	sl, r0, r8, ror sp
    8bb8:	andeq	sl, r0, sl, lsl #27
    8bbc:	muleq	r0, r6, sp
    8bc0:			; <UNDEFINED> instruction: 0x0000aabe
    8bc4:	andeq	sl, r0, r6, lsr #28
    8bc8:	andeq	sl, r0, r6, ror r9
    8bcc:	andeq	sl, r0, r2, asr fp
    8bd0:	andeq	sl, r0, r6, lsr fp
    8bd4:			; <UNDEFINED> instruction: 0x0000aabc
    8bd8:	andeq	sl, r0, r0, lsr fp
    8bdc:	andeq	sl, r0, r4, lsr #22
    8be0:	andeq	sl, r0, r8, lsl fp
    8be4:	andeq	sl, r0, r4, lsl #22
    8be8:	andeq	sl, r0, ip, ror #21
    8bec:	strdeq	sl, [r0], -r6
    8bf0:	andeq	sl, r0, lr, lsl sl
    8bf4:	andeq	sl, r0, lr, ror lr
    8bf8:			; <UNDEFINED> instruction: 0x0000a9ba
    8bfc:	andeq	sl, r0, ip, lsr #29
    8c00:			; <UNDEFINED> instruction: 0x0000aeb2
    8c04:			; <UNDEFINED> instruction: 0x0000aeb8
    8c08:	andeq	sl, r0, r6, asr #29
    8c0c:	ldrdeq	sl, [r0], -r0
    8c10:	andeq	sl, r0, r2, ror #29
    8c14:	strdeq	sl, [r0], -r4
    8c18:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    8c1c:	andeq	sl, r0, r6, lsr #17
    8c20:			; <UNDEFINED> instruction: 0x0000a9b2
    8c24:			; <UNDEFINED> instruction: 0x0000a9b8
    8c28:	andeq	sl, r0, r0, asr #19
    8c2c:	andeq	sl, r0, lr, asr #19
    8c30:	ldrdeq	sl, [r0], -ip
    8c34:	andeq	sl, r0, r6, lsl #14
    8c38:	andeq	sl, r0, r2, ror #15
    8c3c:	strdeq	sl, [r0], -lr
    8c40:	andeq	sl, r0, r8, lsl #15
    8c44:	andeq	sl, r0, ip, ror #18
    8c48:	andeq	sl, r0, lr, asr r9
    8c4c:	andeq	sl, r0, lr, asr #18
    8c50:	andeq	sl, r0, r2, asr #18
    8c54:	andeq	sl, r0, r0, lsr r9
    8c58:	andeq	sl, r0, r6, lsr #18
    8c5c:	andeq	sl, r0, ip, lsl r9
    8c60:	strdeq	sl, [r0], -r2
    8c64:	andeq	sl, r0, r2, lsl #19
    8c68:	andeq	sl, r0, ip, lsl #10
    8c6c:	andeq	sl, r0, r2, lsl #19
    8c70:	andeq	sl, r0, r4, lsl #19
    8c74:	andeq	sl, r0, lr, ror r6
    8c78:	andeq	sl, r0, r8, lsl r5
    8c7c:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    8c80:	mrc	7, 5, APSR_nzcv, cr14, cr8, {7}
    8c84:	stmdavs	r1!, {r5, fp, sp, lr}^
    8c88:			; <UNDEFINED> instruction: 0x4c6eab0c
    8c8c:	ldrbtmi	r9, [ip], #-772	; 0xfffffcfc
    8c90:	bmi	1b798a4 <strspn@plt+0x1b77cf0>
    8c94:	cdpls	0, 0, cr2, cr12, cr1, {0}
    8c98:	blls	35a524 <strspn@plt+0x358970>
    8c9c:	blt	d99e8c <strspn@plt+0xd982d8>
    8ca0:	blt	6ee4ac <strspn@plt+0x6ec8f8>
    8ca4:			; <UNDEFINED> instruction: 0xf7f89300
    8ca8:	stmdavs	r8!, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    8cac:	blls	122e58 <strspn@plt+0x1212a4>
    8cb0:	movwgt	r4, #14950	; 0x3a66
    8cb4:	cfstrsls	mvf4, [ip, #-488]	; 0xfffffe18
    8cb8:	blls	35a544 <strspn@plt+0x358990>
    8cbc:	blt	b50cc8 <strspn@plt+0xb4f114>
    8cc0:	blt	6ee0cc <strspn@plt+0x6ec518>
    8cc4:			; <UNDEFINED> instruction: 0xf7f89300
    8cc8:	ldmdavs	r8!, {r2, r8, r9, sl, fp, sp, lr, pc}
    8ccc:	blls	122eb8 <strspn@plt+0x121304>
    8cd0:	movwgt	r4, #14943	; 0x3a5f
    8cd4:	cfstrsls	mvf4, [ip, #-488]	; 0xfffffe18
    8cd8:	blls	35a564 <strspn@plt+0x3589b0>
    8cdc:	blt	b50ce8 <strspn@plt+0xb4f134>
    8ce0:	blt	6ee0ec <strspn@plt+0x6ec538>
    8ce4:			; <UNDEFINED> instruction: 0xf7f89300
    8ce8:	blls	1c48c0 <strspn@plt+0x1c2d0c>
    8cec:	ldmdavs	r8, {r0, r3, r4, r6, r9, fp, lr}
    8cf0:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    8cf4:	movwgt	r9, #15108	; 0x3b04
    8cf8:	stcls	6, cr4, [ip, #-132]	; 0xffffff7c
    8cfc:	blls	350d08 <strspn@plt+0x34f154>
    8d00:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    8d04:	movwls	fp, #2587	; 0xa1b
    8d08:	mcr	7, 7, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    8d0c:	bmi	14af928 <strspn@plt+0x14add74>
    8d10:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8d14:	blls	122e80 <strspn@plt+0x1212cc>
    8d18:	strtmi	ip, [r1], -r3, lsl #6
    8d1c:	andcs	r9, r1, ip, lsl #26
    8d20:	blt	b6f95c <strspn@plt+0xb6dda8>
    8d24:	blt	6ee130 <strspn@plt+0x6ec57c>
    8d28:			; <UNDEFINED> instruction: 0xf7f89300
    8d2c:	blls	24487c <strspn@plt+0x242cc8>
    8d30:	ldmdavs	r8, {r1, r3, r6, r9, fp, lr}
    8d34:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    8d38:	movwgt	r9, #15108	; 0x3b04
    8d3c:	stcls	6, cr4, [ip, #-132]	; 0xffffff7c
    8d40:	blls	350d4c <strspn@plt+0x34f198>
    8d44:	strls	fp, [r1, #-2605]	; 0xfffff5d3
    8d48:	movwls	fp, #2587	; 0xa1b
    8d4c:	mcr	7, 6, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    8d50:	bmi	10ef974 <strspn@plt+0x10eddc0>
    8d54:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    8d58:	blls	122ec4 <strspn@plt+0x121310>
    8d5c:	strtmi	ip, [r1], -r3, lsl #6
    8d60:	andcs	r9, r1, sp, lsl #22
    8d64:	blt	6efd9c <strspn@plt+0x6ee1e8>
    8d68:	blt	92d970 <strspn@plt+0x92bdbc>
    8d6c:			; <UNDEFINED> instruction: 0xf7f89401
    8d70:	blls	284838 <strspn@plt+0x282c84>
    8d74:	ldmdavs	r9, {r0, r1, r3, r4, r5, r9, fp, lr}^
    8d78:	ldmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
    8d7c:	movwgt	r9, #15108	; 0x3b04
    8d80:	movwne	lr, #51677	; 0xc9dd
    8d84:	blt	6f75b0 <strspn@plt+0x6f59fc>
    8d88:	bllt	f06d8c <strspn@plt+0xf051d8>
    8d8c:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    8d90:	mrc	7, 1, APSR_nzcv, cr6, cr8, {7}
    8d94:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    8d98:	bmi	d341d0 <strspn@plt+0xd3261c>
    8d9c:	movwgt	r4, #13867	; 0x362b
    8da0:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8da4:	andcs	r1, r1, ip, lsl #6
    8da8:	tstls	r1, r9, lsl #20
    8dac:	blt	6db274 <strspn@plt+0x6d96c0>
    8db0:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    8db4:	mcr	7, 4, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    8db8:	stmdavs	r0!, {r1, r2, r3, r5, r9, fp, lr}
    8dbc:	ldrbtmi	r6, [sl], #-2145	; 0xfffff79f
    8dc0:	blt	1a86dc4 <strspn@plt+0x1a85210>
    8dc4:	andscs	r4, r9, #44, 18	; 0xb0000
    8dc8:	ldrbtmi	r2, [r9], #-1
    8dcc:	mcr	7, 4, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    8dd0:	stmialt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8dd4:			; <UNDEFINED> instruction: 0xf899a90f
    8dd8:			; <UNDEFINED> instruction: 0xf7fa0002
    8ddc:	cdp	14, 1, cr15, cr8, cr13, {1}
    8de0:			; <UNDEFINED> instruction: 0x46021a10
    8de4:			; <UNDEFINED> instruction: 0xf7f82001
    8de8:	ldr	lr, [r8], #-3700	; 0xfffff18c
    8dec:	andscs	r4, r9, #573440	; 0x8c000
    8df0:	ldrbtmi	r2, [r9], #-1
    8df4:	mcr	7, 3, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    8df8:	bcs	2f610 <strspn@plt+0x2da5c>
    8dfc:	ldmge	r7, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    8e00:	andcs	r4, r1, pc, lsl r9
    8e04:			; <UNDEFINED> instruction: 0xf7f84479
    8e08:			; <UNDEFINED> instruction: 0xf7ffee64
    8e0c:	bcs	7717c <strspn@plt+0x755c8>
    8e10:			; <UNDEFINED> instruction: 0x46484659
    8e14:			; <UNDEFINED> instruction: 0xf04fbf18
    8e18:			; <UNDEFINED> instruction: 0xf7f832ff
    8e1c:			; <UNDEFINED> instruction: 0xf7ffedd2
    8e20:	bl	277178 <strspn@plt+0x2755c4>
    8e24:			; <UNDEFINED> instruction: 0xf109050b
    8e28:	vstrcc.16	s6, [r1, #-510]	; 0xfffffe02	; <UNPREDICTABLE>
    8e2c:	svceq	0x0001f819
    8e30:	mcr	7, 2, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    8e34:	mvnsle	r4, sp, asr #10
    8e38:			; <UNDEFINED> instruction: 0xf7f8e59c
    8e3c:	svclt	0x0000eda0
    8e40:	andeq	sl, r0, lr, lsr r8
    8e44:			; <UNDEFINED> instruction: 0x0000a4b2
    8e48:	andeq	sl, r0, r4, lsr r8
    8e4c:	andeq	sl, r0, r0, lsr r8
    8e50:	andeq	sl, r0, r4, lsr #16
    8e54:	andeq	sl, r0, r0, lsr #16
    8e58:	andeq	sl, r0, r6, lsl r8
    8e5c:	andeq	sl, r0, r0, lsl r8
    8e60:	andeq	sl, r0, sl, lsl #16
    8e64:	muleq	r0, r0, r2
    8e68:	andeq	sl, r0, sl, lsr #16
    8e6c:			; <UNDEFINED> instruction: 0x0000a6b0
    8e70:	andeq	sl, r0, lr, lsl #7
    8e74:	andeq	sl, r0, r6, lsr r2
    8e78:	andeq	r9, r0, r2, lsl r4
    8e7c:	andeq	r9, r0, sl, ror #7
    8e80:	andeq	sl, r0, r8, asr #5
    8e84:	svcmi	0x00f0e92d
    8e88:	bmi	ff85a6e4 <strspn@plt+0xff858b30>
    8e8c:	blmi	ff850acc <strspn@plt+0xff84ef18>
    8e90:	ldrbtmi	r2, [sl], #-3587	; 0xfffff1fd
    8e94:	ldmpl	r3, {r0, r1, r2, r5, r7, ip, sp, pc}^
    8e98:			; <UNDEFINED> instruction: 0x9325681b
    8e9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8ea0:	cmnhi	r2, r0, asr #6	; <UNPREDICTABLE>
    8ea4:	stcne	8, cr7, [r4, #-12]
    8ea8:			; <UNDEFINED> instruction: 0xf013782f
    8eac:	svclt	0x00080340
    8eb0:	blvs	ada918 <strspn@plt+0xad8d64>
    8eb4:			; <UNDEFINED> instruction: 0xf890bf18
    8eb8:	blcs	28ec4 <strspn@plt+0x27310>
    8ebc:	svccs	0x0000d034
    8ec0:	ldmibmi	r5, {r1, r3, r4, r5, ip, lr, pc}^
    8ec4:	andcs	r2, r1, r9, lsl r2
    8ec8:			; <UNDEFINED> instruction: 0xf7f84479
    8ecc:			; <UNDEFINED> instruction: 0xf1b8ee02
    8ed0:			; <UNDEFINED> instruction: 0xf0400f00
    8ed4:			; <UNDEFINED> instruction: 0xf8df8160
    8ed8:			; <UNDEFINED> instruction: 0xf8df8344
    8edc:			; <UNDEFINED> instruction: 0xf8dfa344
    8ee0:	ldrbtmi	r9, [r8], #836	; 0x344
    8ee4:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    8ee8:	blcs	22727c <strspn@plt+0x2256c8>
    8eec:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    8ef0:			; <UNDEFINED> instruction: 0xf8958823
    8ef4:	blt	16f4f20 <strspn@plt+0x16f336c>
    8ef8:			; <UNDEFINED> instruction: 0xf1bbb29b
    8efc:	andle	r0, sl, r0, lsl #30
    8f00:	addsmi	r6, sl, #108544	; 0x1a800
    8f04:	stmiavc	sl!, {r6, r8, ip, lr, pc}^
    8f08:			; <UNDEFINED> instruction: 0xf0402a00
    8f0c:	bvs	aa945c <strspn@plt+0xaa78a8>
    8f10:			; <UNDEFINED> instruction: 0xf0402a00
    8f14:	mrcne	1, 2, r8, cr10, cr7, {2}
    8f18:	vpmax.s8	d2, d0, d5
    8f1c:	ldm	pc, {r0, r1, r2, r3, r4, r6, r8, pc}^	; <UNPREDICTABLE>
    8f20:	svcge	0x0079f002
    8f24:	umaalne	r5, r1, r4, sp
    8f28:	blcs	272dc <strspn@plt+0x25728>
    8f2c:	bvs	afd680 <strspn@plt+0xafbacc>
    8f30:	bicsle	r2, r0, r0, lsl #22
    8f34:	bicle	r2, r4, r0, lsl #30
    8f38:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
    8f3c:	stcl	7, cr15, [r0, #-992]!	; 0xfffffc20
    8f40:	svccs	0x0000e7c9
    8f44:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    8f48:	ldrbtmi	r4, [r8], #-2232	; 0xfffff748
    8f4c:	ldcl	7, cr15, [r8, #-992]	; 0xfffffc20
    8f50:	bmi	fede30e4 <strspn@plt+0xfede1530>
    8f54:	ldmibmi	r7!, {r0, sp}
    8f58:	ldrbtmi	fp, [sl], #-2587	; 0xfffff5e5
    8f5c:			; <UNDEFINED> instruction: 0xf7f84479
    8f60:	stmiavs	r3!, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    8f64:	blt	6dba3c <strspn@plt+0x6d9e88>
    8f68:	ldmibmi	r4!, {r1, r3, r4, r5, r6, sl, lr}
    8f6c:	ldrbtmi	r2, [r9], #-1
    8f70:	stc	7, cr15, [lr, #992]!	; 0x3e0
    8f74:	tstlt	fp, fp, ror #16
    8f78:	blcs	2702c <strspn@plt+0x25478>
    8f7c:	addshi	pc, fp, r0
    8f80:	blcs	27934 <strspn@plt+0x25d80>
    8f84:	adchi	pc, r4, r0, asr #32
    8f88:	strcc	r3, [ip], #-3596	; 0xfffff1f4
    8f8c:	vcge.f32	d18, d0, d0
    8f90:	mcrcs	0, 0, r8, cr2, cr15, {4}
    8f94:	stmiami	sl!, {r3, r5, r7, sl, fp, ip, lr, pc}
    8f98:	bleq	450dc <strspn@plt+0x43528>
    8f9c:			; <UNDEFINED> instruction: 0xf7f84478
    8fa0:			; <UNDEFINED> instruction: 0xe097ecf6
    8fa4:	bleq	1453bc <strspn@plt+0x143808>
    8fa8:			; <UNDEFINED> instruction: 0xf0002f00
    8fac:	stmiami	r5!, {r0, r1, r6, r7, pc}
    8fb0:			; <UNDEFINED> instruction: 0xf7f84478
    8fb4:	bmi	fe944454 <strspn@plt+0xfe9428a0>
    8fb8:	ldrdeq	pc, [r0], -fp
    8fbc:			; <UNDEFINED> instruction: 0xf8dbab02
    8fc0:	ldrbtmi	r1, [sl], #-4
    8fc4:	blt	79bd8 <strspn@plt+0x78024>
    8fc8:	andcs	r9, r1, r3, lsl #22
    8fcc:	stmib	sp, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    8fd0:	ldmibmi	lr, {r8, ip, sp}
    8fd4:			; <UNDEFINED> instruction: 0xf7f84479
    8fd8:			; <UNDEFINED> instruction: 0xe7cbed7c
    8fdc:	bleq	1453f4 <strspn@plt+0x143840>
    8fe0:			; <UNDEFINED> instruction: 0xf0002f00
    8fe4:	ldmmi	sl, {r0, r1, r7, pc}
    8fe8:			; <UNDEFINED> instruction: 0xf7f84478
    8fec:	bmi	fe68441c <strspn@plt+0xfe682868>
    8ff0:	ldrdeq	pc, [r0], -fp
    8ff4:			; <UNDEFINED> instruction: 0xf8dbab02
    8ff8:	ldrbtmi	r1, [sl], #-4
    8ffc:	blt	79c10 <strspn@plt+0x7805c>
    9000:	andcs	r9, r1, r3, lsl #22
    9004:	stmib	sp, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    9008:	ldmibmi	r3, {r8, ip, sp}
    900c:			; <UNDEFINED> instruction: 0xf7f84479
    9010:	str	lr, [pc, r0, ror #26]!
    9014:	bleq	14542c <strspn@plt+0x143878>
    9018:	rsbsle	r2, r3, r0, lsl #30
    901c:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
    9020:	stcl	7, cr15, [lr], #992	; 0x3e0
    9024:			; <UNDEFINED> instruction: 0xf8db4a8e
    9028:	blge	89030 <strspn@plt+0x8747c>
    902c:	ldrdne	pc, [r4], -fp
    9030:	movwgt	r4, #13434	; 0x347a
    9034:	blls	f7840 <strspn@plt+0xf5c8c>
    9038:	blt	6d1044 <strspn@plt+0x6cf490>
    903c:	smlabtcc	r0, sp, r9, lr
    9040:	ldrbtmi	r4, [r9], #-2440	; 0xfffff678
    9044:	stcl	7, cr15, [r4, #-992]	; 0xfffffc20
    9048:			; <UNDEFINED> instruction: 0xf104e794
    904c:	svccs	0x00000b04
    9050:	stmmi	r5, {r2, r5, r6, ip, lr, pc}
    9054:			; <UNDEFINED> instruction: 0xf7f84478
    9058:	bmi	fe1443b0 <strspn@plt+0xfe1427fc>
    905c:	ldrdeq	pc, [r0], -fp
    9060:			; <UNDEFINED> instruction: 0xf8dbab02
    9064:	ldrbtmi	r1, [sl], #-4
    9068:	blt	79c7c <strspn@plt+0x780c8>
    906c:	andcs	r9, r1, r3, lsl #22
    9070:	stmib	sp, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    9074:	ldmdbmi	lr!, {r8, ip, sp}^
    9078:			; <UNDEFINED> instruction: 0xf7f84479
    907c:	ldrb	lr, [r9, -sl, lsr #26]!
    9080:	bleq	145498 <strspn@plt+0x1438e4>
    9084:	rsbsle	r2, r3, r0, lsl #30
    9088:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
    908c:	ldc	7, cr15, [r8], #992	; 0x3e0
    9090:			; <UNDEFINED> instruction: 0xf8db4a79
    9094:	blge	8909c <strspn@plt+0x874e8>
    9098:	ldrdne	pc, [r4], -fp
    909c:	movwgt	r4, #13434	; 0x347a
    90a0:	blls	f78ac <strspn@plt+0xf5cf8>
    90a4:	blt	6d10b0 <strspn@plt+0x6cf4fc>
    90a8:	smlabtcc	r0, sp, r9, lr
    90ac:	ldrbtmi	r4, [r9], #-2419	; 0xfffff68d
    90b0:	stc	7, cr15, [lr, #-992]	; 0xfffffc20
    90b4:	stmdbge	r5, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    90b8:			; <UNDEFINED> instruction: 0xf7fa78a0
    90bc:			; <UNDEFINED> instruction: 0x4641fcbd
    90c0:	andcs	r4, r1, r2, lsl #12
    90c4:	stc	7, cr15, [r4, #-992]	; 0xfffffc20
    90c8:	blcs	27a7c <strspn@plt+0x25ec8>
    90cc:	svcge	0x005cf43f
    90d0:	bleq	85214 <strspn@plt+0x83660>
    90d4:	blmi	13dba84 <strspn@plt+0x13d9ed0>
    90d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    90dc:	blls	96314c <strspn@plt+0x961598>
    90e0:	cmnle	r9, sl, asr r0
    90e4:	eorlt	r4, r7, r8, asr r6
    90e8:	svchi	0x00f0e8bd
    90ec:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    90f0:	stc	7, cr15, [r6], {248}	; 0xf8
    90f4:			; <UNDEFINED> instruction: 0xf8db4a64
    90f8:	blge	89100 <strspn@plt+0x8754c>
    90fc:	ldrdne	pc, [r4], -fp
    9100:			; <UNDEFINED> instruction: 0xe77b447a
    9104:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    9108:	ldcl	7, cr15, [sl], #-992	; 0xfffffc20
    910c:			; <UNDEFINED> instruction: 0xf8db4a60
    9110:	blge	89118 <strspn@plt+0x87564>
    9114:	ldrdne	pc, [r4], -fp
    9118:			; <UNDEFINED> instruction: 0xe78a447a
    911c:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    9120:	stcl	7, cr15, [lr], #-992	; 0xfffffc20
    9124:			; <UNDEFINED> instruction: 0xf8db4a5c
    9128:	blge	89130 <strspn@plt+0x8757c>
    912c:	ldrdne	pc, [r4], -fp
    9130:			; <UNDEFINED> instruction: 0xe799447a
    9134:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
    9138:	stcl	7, cr15, [r2], #-992	; 0xfffffc20
    913c:			; <UNDEFINED> instruction: 0xf8db4a58
    9140:	blge	89148 <strspn@plt+0x87594>
    9144:	ldrdne	pc, [r4], -fp
    9148:			; <UNDEFINED> instruction: 0xe73b447a
    914c:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    9150:	mrrc	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
    9154:	bmi	15232e8 <strspn@plt+0x1521734>
    9158:	ldmdbmi	r4, {r0, sp}^
    915c:	ldrbtmi	fp, [sl], #-2587	; 0xfffff5e5
    9160:			; <UNDEFINED> instruction: 0xf7f84479
    9164:	stmiavs	r3!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    9168:	blt	6dbab4 <strspn@plt+0x6d9f00>
    916c:	uxtah	r4, ip, sl, ror #8
    9170:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    9174:	mcrr	7, 15, pc, r4, cr8	; <UNPREDICTABLE>
    9178:			; <UNDEFINED> instruction: 0xf8db4a4f
    917c:	blge	89184 <strspn@plt+0x875d0>
    9180:	ldrdne	pc, [r4], -fp
    9184:			; <UNDEFINED> instruction: 0xe78a447a
    9188:			; <UNDEFINED> instruction: 0xf04f484c
    918c:	ldrbtmi	r0, [r8], #-2816	; 0xfffff500
    9190:	bl	fff47178 <strspn@plt+0xfff455c4>
    9194:	stmdbmi	sl, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    9198:	andcs	r4, r1, r2, asr #12
    919c:			; <UNDEFINED> instruction: 0xf7f84479
    91a0:			; <UNDEFINED> instruction: 0xe698ec98
    91a4:			; <UNDEFINED> instruction: 0xf04f4847
    91a8:	ldrbtmi	r0, [r8], #-2816	; 0xfffff500
    91ac:	stc	7, cr15, [r8], #-992	; 0xfffffc20
    91b0:	mcrne	7, 3, lr, cr5, cr0, {4}
    91b4:			; <UNDEFINED> instruction: 0xf815340b
    91b8:			; <UNDEFINED> instruction: 0xf7f80f01
    91bc:	adcmi	lr, r5, #33280	; 0x8200
    91c0:			; <UNDEFINED> instruction: 0xe785d1f9
    91c4:	strtmi	r2, [r0], -r1, lsl #20
    91c8:	tsteq	ip, pc, asr #32	; <UNPREDICTABLE>
    91cc:			; <UNDEFINED> instruction: 0xf04fbf18
    91d0:			; <UNDEFINED> instruction: 0xf7f832ff
    91d4:			; <UNDEFINED> instruction: 0xe77debf6
    91d8:	bl	ff4471c0 <strspn@plt+0xff44560c>
    91dc:			; <UNDEFINED> instruction: 0x461ab197
    91e0:	andcs	r4, r1, r9, asr #12
    91e4:	ldcl	7, cr15, [r4], #-992	; 0xfffffc20
    91e8:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    91ec:	stc	7, cr15, [r8], {248}	; 0xf8
    91f0:	blcs	23ea4 <strspn@plt+0x222f0>
    91f4:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {1}
    91f8:	tstcs	ip, r1, lsl #4
    91fc:			; <UNDEFINED> instruction: 0xf7f84620
    9200:	ldrt	lr, [r7], sl, lsr #25
    9204:			; <UNDEFINED> instruction: 0x46504619
    9208:	bl	ff0471f0 <strspn@plt+0xff04563c>
    920c:	svclt	0x0000e7f0
    9210:	andeq	r1, r2, sl, asr #32
    9214:	andeq	r0, r0, r0, lsl #2
    9218:	andeq	r9, r0, r4, lsl r3
    921c:	andeq	r7, r0, r2, asr #5
    9220:	muleq	r0, r0, r2
    9224:	andeq	sl, r0, lr, ror #4
    9228:	andeq	sl, r0, sl, asr #20
    922c:	andeq	sl, r0, lr, ror #12
    9230:	strdeq	sl, [r0], -r6
    9234:	strdeq	sl, [r0], -r0
    9238:	andeq	sl, r0, ip, lsl #1
    923c:	ldrdeq	sl, [r0], -lr
    9240:	andeq	sl, r0, r4, lsl sl
    9244:	andeq	sl, r0, ip, lsl fp
    9248:	andeq	sl, r0, sl, ror r9
    924c:	andeq	sl, r0, ip, ror #2
    9250:	ldrdeq	sl, [r0], -r4
    9254:	andeq	sl, r0, sl, ror #17
    9258:	andeq	sl, r0, r4, lsr r1
    925c:	andeq	sl, r0, r6, lsl #3
    9260:	andeq	sl, r0, r4, lsl r8
    9264:	strdeq	sl, [r0], -lr
    9268:	andeq	sl, r0, r8, ror #7
    926c:	andeq	sl, r0, r2, ror #16
    9270:	andeq	sl, r0, r8, asr #1
    9274:	muleq	r0, lr, r3
    9278:	strdeq	sl, [r0], -r8
    927c:	muleq	r0, r2, r0
    9280:	andeq	r0, r2, r4, lsl #28
    9284:	andeq	sl, r0, lr, lsl #19
    9288:	andeq	sl, r0, r0, lsl #16
    928c:	andeq	sl, r0, r2, lsl #18
    9290:	andeq	sl, r0, r4, asr #14
    9294:	andeq	sl, r0, r6, lsr r9
    9298:	andeq	sl, r0, ip, ror r7
    929c:	andeq	sl, r0, lr, ror #18
    92a0:	ldrdeq	sl, [r0], -r4
    92a4:	muleq	r0, r2, r9
    92a8:	andeq	sl, r0, sl, lsr r3
    92ac:	andeq	r9, r0, ip, ror #31
    92b0:	andeq	r9, r0, ip, ror #28
    92b4:			; <UNDEFINED> instruction: 0x0000a8be
    92b8:	strdeq	sl, [r0], -r4
    92bc:	andeq	sl, r0, sl, asr #15
    92c0:	andeq	r9, r0, r0, lsr pc
    92c4:	andeq	sl, r0, sl, lsr #16
    92c8:	andeq	r9, r0, lr, ror pc
    92cc:	svcmi	0x00f0e92d
    92d0:	bmi	fe39ad18 <strspn@plt+0xfe399164>
    92d4:	blmi	fe390f18 <strspn@plt+0xfe38f364>
    92d8:	ldrbtmi	r2, [sl], #-3843	; 0xfffff0fd
    92dc:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    92e0:			; <UNDEFINED> instruction: 0x9323681b
    92e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    92e8:	rschi	pc, r4, r0, asr #6
    92ec:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
    92f0:	blcs	1070c <strspn@plt+0xeb58>
    92f4:	adcshi	pc, r6, r0
    92f8:			; <UNDEFINED> instruction: 0xf0027802
    92fc:	bcs	6c9c00 <strspn@plt+0x6c804c>
    9300:	rschi	pc, r0, r0
    9304:	andcs	r4, r1, r3, lsl #19
    9308:			; <UNDEFINED> instruction: 0xf7f84479
    930c:			; <UNDEFINED> instruction: 0xf8dfebe2
    9310:			; <UNDEFINED> instruction: 0xf8dfb208
    9314:			; <UNDEFINED> instruction: 0xf8dfa208
    9318:	ldrbtmi	r9, [fp], #520	; 0x208
    931c:	muleq	r9, r8, r8
    9320:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    9324:	strmi	r8, [r3], -ip, lsr #16
    9328:	blt	19276d8 <strspn@plt+0x1925b24>
    932c:	adclt	r1, r4, #1408	; 0x580
    9330:			; <UNDEFINED> instruction: 0xf8d8b168
    9334:	adcmi	r1, r1, #52	; 0x34
    9338:			; <UNDEFINED> instruction: 0xf898d142
    933c:	stmdbcs	r0, {r0, r1, ip}
    9340:	sbchi	pc, r5, r0, asr #32
    9344:	ldrdeq	pc, [r0], -r8	; <UNPREDICTABLE>
    9348:			; <UNDEFINED> instruction: 0xf0402800
    934c:	cdpne	0, 5, cr8, cr3, cr10, {6}
    9350:	vqdmulh.s<illegal width 8>	d2, d0, d7
    9354:	bcs	295c8 <strspn@plt+0x27a14>
    9358:	adchi	pc, r6, r0
    935c:			; <UNDEFINED> instruction: 0xf04f1ce8
    9360:	bl	c368 <strspn@plt+0xa7b4>
    9364:	strbtmi	r0, [r1], -r2, lsl #28
    9368:	andeq	lr, r9, #4
    936c:			; <UNDEFINED> instruction: 0x2c02ea4f
    9370:	tstvs	r2, r1, asr #20
    9374:	svccs	0x0001f810
    9378:	ldrbmi	r2, [r0, #-768]!	; 0xfffffd00
    937c:	movwcs	lr, #2509	; 0x9cd
    9380:	bls	1abb4 <strspn@plt+0x19000>
    9384:	andeq	lr, ip, #270336	; 0x42000
    9388:	stfcsd	f5, [r9], {239}	; 0xef
    938c:	stccc	8, cr13, [r1], {117}	; 0x75
    9390:			; <UNDEFINED> instruction: 0xf2002c08
    9394:	ldm	pc, {r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    9398:	cmppl	r9, #4	; <UNPREDICTABLE>
    939c:	blcc	105b0d8 <strspn@plt+0x1059524>
    93a0:	subseq	r0, pc, r5, lsr #10
    93a4:	andcs	r4, r1, pc, asr r9
    93a8:			; <UNDEFINED> instruction: 0xf7f84479
    93ac:	mulcs	sl, r2, fp
    93b0:	bl	fe1c7398 <strspn@plt+0xfe1c57e4>
    93b4:	mulcc	r1, r8, r8
    93b8:			; <UNDEFINED> instruction: 0xf898bb03
    93bc:	ldmdblt	r8, {r0, r3}
    93c0:	ldrtmi	r1, [r5], #-3007	; 0xfffff441
    93c4:	stcle	15, cr2, [sp]
    93c8:	ldmdbmi	r7, {r0, r8, r9, sp}^
    93cc:	ldrbtmi	r4, [r9], #-2640	; 0xfffff5b0
    93d0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    93d4:	subsmi	r9, r1, r3, lsr #20
    93d8:	addhi	pc, pc, r0, asr #32
    93dc:	eorlt	r4, r5, r8, lsl r6
    93e0:	svchi	0x00f0e8bd
    93e4:	andcs	r4, r1, r1, asr r9
    93e8:			; <UNDEFINED> instruction: 0xf7f84479
    93ec:	andcs	lr, sl, r2, ror fp
    93f0:	bl	19c73d8 <strspn@plt+0x19c5824>
    93f4:	mulcc	r1, r8, r8
    93f8:	sbcsle	r2, lr, r0, lsl #22
    93fc:	stmiavc	r8!, {r0, r1, r8, fp, sp, pc}
    9400:	blx	6c73f2 <strspn@plt+0x6c583e>
    9404:			; <UNDEFINED> instruction: 0x46024659
    9408:			; <UNDEFINED> instruction: 0xf7f82001
    940c:	ldrb	lr, [r4, r2, ror #22]
    9410:	andcs	r4, r1, r7, asr #18
    9414:			; <UNDEFINED> instruction: 0xf7f84479
    9418:			; <UNDEFINED> instruction: 0xe7c8eb5c
    941c:	andcs	r4, r1, r5, asr #18
    9420:			; <UNDEFINED> instruction: 0xf7f84479
    9424:			; <UNDEFINED> instruction: 0xe7c2eb56
    9428:	andcs	r4, r1, r3, asr #18
    942c:			; <UNDEFINED> instruction: 0xf7f84479
    9430:	sbfx	lr, r0, #22, #29
    9434:	andcs	r4, r1, r1, asr #18
    9438:			; <UNDEFINED> instruction: 0xf7f84479
    943c:	ldr	lr, [r6, sl, asr #22]!
    9440:	andcs	r4, r1, pc, lsr r9
    9444:			; <UNDEFINED> instruction: 0xf7f84479
    9448:	ldr	lr, [r0, r4, asr #22]!
    944c:	andcs	r4, r1, sp, lsr r9
    9450:			; <UNDEFINED> instruction: 0xf7f84479
    9454:			; <UNDEFINED> instruction: 0xe7aaeb3e
    9458:	andcs	r4, r1, fp, lsr r9
    945c:			; <UNDEFINED> instruction: 0xf7f84479
    9460:			; <UNDEFINED> instruction: 0xe7a4eb38
    9464:	mulcc	r3, r8, r8
    9468:			; <UNDEFINED> instruction: 0xf47f2b00
    946c:			; <UNDEFINED> instruction: 0xf8d8af50
    9470:	blcs	154f8 <strspn@plt+0x13944>
    9474:	svcge	0x004bf47f
    9478:			; <UNDEFINED> instruction: 0xf5b4e73e
    947c:	tstle	r5, r0, lsl #31
    9480:	andcs	r4, r1, r2, lsr r9
    9484:			; <UNDEFINED> instruction: 0xf7f84479
    9488:	ldr	lr, [r0, r4, lsr #22]
    948c:			; <UNDEFINED> instruction: 0xf7f84650
    9490:			; <UNDEFINED> instruction: 0x4622eab8
    9494:	andcs	r4, r1, r9, asr #12
    9498:	bl	6c7480 <strspn@plt+0x6c58cc>
    949c:	ldrtmi	r2, [r1], -r1, lsl #4
    94a0:			; <UNDEFINED> instruction: 0xf7f84628
    94a4:	str	lr, [r2, lr, lsl #21]
    94a8:			; <UNDEFINED> instruction: 0xe76e4613
    94ac:	strtmi	r4, [r2], -r8, lsr #18
    94b0:			; <UNDEFINED> instruction: 0xe7f04479
    94b4:	movwcs	r4, #2087	; 0x827
    94b8:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    94bc:	b	19c74a4 <strspn@plt+0x19c58f0>
    94c0:	str	r9, [r2, r0, lsl #22]
    94c4:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    94c8:	b	fe6c74b0 <strspn@plt+0xfe6c58fc>
    94cc:	stmibne	ip!, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    94d0:	stccc	13, cr3, [r1], {1}
    94d4:	svceq	0x0001f815
    94d8:	b	ffcc74c0 <strspn@plt+0xffcc590c>
    94dc:	mvnsle	r4, ip, lsr #5
    94e0:	stmdacs	r1, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    94e4:	movwls	r4, #1585	; 0x631
    94e8:	strmi	fp, [r2], -ip, lsl #30
    94ec:	rscscc	pc, pc, #79	; 0x4f
    94f0:			; <UNDEFINED> instruction: 0xf7f84628
    94f4:	blls	43e94 <strspn@plt+0x422e0>
    94f8:			; <UNDEFINED> instruction: 0xf7f8e767
    94fc:	ldmdbmi	r7, {r6, r9, fp, sp, lr, pc}
    9500:	ldrbtmi	r2, [r9], #-1
    9504:	b	ff9474ec <strspn@plt+0xff945938>
    9508:	svclt	0x0000e751
    950c:	andeq	r0, r2, r2, lsl #24
    9510:	andeq	r0, r0, r0, lsl #2
    9514:	andeq	sl, r0, r0, asr #16
    9518:	andeq	r6, r0, r6, lsl #29
    951c:	andeq	sl, r0, r8, asr r8
    9520:	andeq	sl, r0, r2, lsl #17
    9524:	andeq	sl, r0, r8, asr r9
    9528:	andeq	r0, r2, lr, lsl #22
    952c:	strdeq	sl, [r0], -r0
    9530:	muleq	r0, r8, r8
    9534:	andeq	sl, r0, ip, ror #16
    9538:	andeq	sl, r0, ip, lsr r8
    953c:	andeq	sl, r0, ip, lsl #16
    9540:	ldrdeq	sl, [r0], -r8
    9544:	andeq	sl, r0, r4, lsr #15
    9548:	andeq	sl, r0, r8, asr #17
    954c:	andeq	sl, r0, r0, asr #17
    9550:	andeq	r7, r0, ip, asr #4
    9554:	andeq	sl, r0, r2, asr #12
    9558:	andeq	sl, r0, sl, asr r6
    955c:	andeq	sl, r0, lr, asr #13
    9560:	svcmi	0x00f0e92d
    9564:	ldmdbmi	r0, {r3, r7, r9, sl, lr}^
    9568:	blvs	4dadcc <strspn@plt+0x4d9218>
    956c:	bmi	13f5808 <strspn@plt+0x13f3c54>
    9570:			; <UNDEFINED> instruction: 0x46054479
    9574:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    9578:			; <UNDEFINED> instruction: 0xf04f9223
    957c:	blcs	9d84 <strspn@plt+0x81d0>
    9580:	ldmvc	fp!, {r0, r1, r2, r4, r5, r6, r8, ip, lr, pc}^
    9584:	rsbsle	r2, r1, r0, lsl #22
    9588:	stmdaeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    958c:			; <UNDEFINED> instruction: 0xf1b83504
    9590:	ldclle	15, cr0, [r7, #-12]
    9594:			; <UNDEFINED> instruction: 0xb118f8df
    9598:			; <UNDEFINED> instruction: 0xa118f8df
    959c:			; <UNDEFINED> instruction: 0x9118f8df
    95a0:	bvc	1eda994 <strspn@plt+0x1ed8de0>
    95a4:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    95a8:	stmdacs	r0, {r1, r3, r4, sp, lr, pc}
    95ac:	tstcs	r0, r8, lsl pc
    95b0:	cmple	r3, r0, lsl #18
    95b4:	ldcle	12, cr2, [r0], #-240	; 0xffffff10
    95b8:	streq	lr, [r4], #2826	; 0xb0a
    95bc:	andcs	r4, r1, r9, asr #12
    95c0:	ldrsbcs	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    95c4:	b	fe1475ac <strspn@plt+0xfe1459f8>
    95c8:	blcs	277bc <strspn@plt+0x25c08>
    95cc:	bvc	1efda88 <strspn@plt+0x1efbed4>
    95d0:	teqle	r7, r0, lsl #22
    95d4:	stmdaeq	r6, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    95d8:			; <UNDEFINED> instruction: 0xf1b84435
    95dc:	ldcle	15, cr0, [r1, #-12]!
    95e0:	stmiavc	lr!, {r2, r3, r5, fp, pc}^
    95e4:	strcc	fp, [r4], -r4, ror #20
    95e8:	smlaltblt	fp, r3, r4, r2
    95ec:	adcmi	r6, r2, #124928	; 0x1e800
    95f0:	ldmvc	fp!, {r4, r5, r6, r7, r8, ip, lr, pc}^
    95f4:	cmple	r1, r0, lsl #22
    95f8:	bcs	23ee8 <strspn@plt+0x22334>
    95fc:	stmdbvc	fp!, {r3, r6, r8, ip, lr, pc}
    9600:			; <UNDEFINED> instruction: 0xf0036b3a
    9604:	ldmdbvs	r8!, {r0, r8}^
    9608:	bcs	1ae3c <strspn@plt+0x19288>
    960c:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, ip, lr, pc}
    9610:	stmdbcs	r0, {r4, r6, r7, ip, lr, pc}
    9614:	ldccs	0, cr13, [ip], #-864	; 0xfffffca0
    9618:	strtmi	sp, [r2], -lr, asr #27
    961c:	andcs	r4, r1, r9, asr r6
    9620:	b	15c7608 <strspn@plt+0x15c5a54>
    9624:	blcs	27818 <strspn@plt+0x25c64>
    9628:	stmdbge	r3, {r0, r4, r6, r7, ip, lr, pc}
    962c:			; <UNDEFINED> instruction: 0xf7fa78a8
    9630:	stmdbmi	r2!, {r0, r1, r9, fp, ip, sp, lr, pc}
    9634:			; <UNDEFINED> instruction: 0x46024479
    9638:			; <UNDEFINED> instruction: 0xf7f82001
    963c:	bvc	1f03f6c <strspn@plt+0x1f023b8>
    9640:	sbcle	r2, r7, r0, lsl #22
    9644:	blmi	65bec4 <strspn@plt+0x65a310>
    9648:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    964c:	blls	8e36bc <strspn@plt+0x8e1b08>
    9650:	qsuble	r4, sl, r6
    9654:	eorlt	r2, r5, r1
    9658:	svchi	0x00f0e8bd
    965c:	andcs	r4, r1, r9, lsl r9
    9660:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    9664:	b	d4764c <strspn@plt+0xd45a98>
    9668:	str	r9, [r3, r1, lsl #22]!
    966c:	blcs	23f60 <strspn@plt+0x223ac>
    9670:	ldmdami	r5, {r1, r3, r7, r8, ip, lr, pc}
    9674:			; <UNDEFINED> instruction: 0xf7f84478
    9678:	str	lr, [r5, r4, asr #19]
    967c:	vstrcc.16	s2, [r1, #-344]	; 0xfffffea8	; <UNPREDICTABLE>
    9680:			; <UNDEFINED> instruction: 0xf8153c01
    9684:			; <UNDEFINED> instruction: 0xf7f80f01
    9688:	adcmi	lr, ip, #28, 20	; 0x1c000
    968c:			; <UNDEFINED> instruction: 0xe7d9d1f9
    9690:	ldrtmi	r2, [r1], -r1, lsl #20
    9694:	svclt	0x00184628
    9698:	rscscc	pc, pc, #79	; 0x4f
    969c:	ldmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96a0:			; <UNDEFINED> instruction: 0xf7f8e7d0
    96a4:	svclt	0x0000e96c
    96a8:	andeq	r0, r2, ip, ror #18
    96ac:	andeq	r0, r0, r0, lsl #2
    96b0:	strdeq	sl, [r0], -ip
    96b4:	andeq	r0, r2, r8, asr #11
    96b8:	andeq	sl, r0, sl, ror #15
    96bc:	andeq	r6, r0, ip, ror #22
    96c0:	muleq	r2, r4, r8
    96c4:	andeq	sl, r0, r6, lsr #14
    96c8:	strdeq	sl, [r0], -r4
    96cc:	svcmi	0x00f0e92d
    96d0:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    96d4:	ldrmi	r8, [r0], r2, lsl #22
    96d8:	strmi	r4, [r4], -sp, ror #19
    96dc:	bmi	ffb65030 <strspn@plt+0xffb6347c>
    96e0:	rscslt	r4, r3, r9, ror r4
    96e4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    96e8:			; <UNDEFINED> instruction: 0xf04f9271
    96ec:	blcs	9ef4 <strspn@plt+0x8340>
    96f0:	cmnhi	r6, r0	; <UNPREDICTABLE>
    96f4:	vorr.i16	d22, #187	; 0x00bb
    96f8:	stmibmi	r7!, {r6, r7, r9, fp, sp}^
    96fc:	mulcc	r7, r8, r8
    9700:			; <UNDEFINED> instruction: 0x461a4479
    9704:	stmdavc	fp, {r0, r1, r2, r8, r9, ip, pc}
    9708:	andeq	pc, r1, #130	; 0x82
    970c:	cmplt	fp, r6, lsl #4
    9710:	ldrbtmi	r4, [fp], #-3042	; 0xfffff41e
    9714:	beq	ffa47a68 <strspn@plt+0xffa45eb4>
    9718:	stmdb	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    971c:	svclt	0x00182800
    9720:	beq	45864 <strspn@plt+0x43cb0>
    9724:	strcc	r3, [r4], #-3844	; 0xfffff0fc
    9728:	vpmax.f32	d18, d0, d3
    972c:			; <UNDEFINED> instruction: 0xf8d88162
    9730:	blcs	157f8 <strspn@plt+0x13c44>
    9734:	blls	1bd914 <strspn@plt+0x1bbd60>
    9738:			; <UNDEFINED> instruction: 0xf0402b00
    973c:	bmi	ff629dc8 <strspn@plt+0xff628214>
    9740:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9744:	cmplt	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    9748:			; <UNDEFINED> instruction: 0xf898447a
    974c:	ldrbtmi	r3, [fp], #9
    9750:	bcs	444f78 <strspn@plt+0x4433c4>
    9754:	ldrbtmi	r4, [sl], #-2772	; 0xfffff52c
    9758:	bcs	fe444f80 <strspn@plt+0xfe4433cc>
    975c:	ldrmi	r8, [lr], -r2, lsr #16
    9760:	blt	14a7afc <strspn@plt+0x14a5f48>
    9764:	addslt	r3, r2, #4, 10	; 0x1000000
    9768:			; <UNDEFINED> instruction: 0xf8d8b163
    976c:	addsmi	r1, r1, #52	; 0x34
    9770:			; <UNDEFINED> instruction: 0xf898d13e
    9774:	blcs	15788 <strspn@plt+0x13bd4>
    9778:			; <UNDEFINED> instruction: 0xf8d8d15d
    977c:	blcs	15804 <strspn@plt+0x13c50>
    9780:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
    9784:	cmnle	r1, r0, lsl #20
    9788:	stcle	13, cr2, [r7, #-20]!	; 0xffffffec
    978c:	blcs	303ac <strspn@plt+0x2e7f8>
    9790:	rscshi	pc, sp, r0, asr #32
    9794:	eorle	r2, r1, r6, lsl #26
    9798:	bcs	fffe7e28 <strspn@plt+0xfffe6274>
    979c:	tsthi	r4, r0	; <UNPREDICTABLE>
    97a0:	andcs	r4, r1, r2, asr #19
    97a4:			; <UNDEFINED> instruction: 0xf7f84479
    97a8:	vstrcs.16	s28, [r7, #-296]	; 0xfffffed8	; <UNPREDICTABLE>
    97ac:	stmibvc	r2!, {r1, r2, r4, ip, lr, pc}^
    97b0:			; <UNDEFINED> instruction: 0xf0002aff
    97b4:	ldmibmi	lr!, {r0, r1, r2, r3, r8, pc}
    97b8:	ldrbtmi	r2, [r9], #-1
    97bc:	stmib	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97c0:	andle	r2, fp, r8, lsl #26
    97c4:	stmibvc	r3!, {r1, r5, r9, fp, ip, sp, lr}
    97c8:	stmdale	r7, {r0, r1, r4, r7, r9, lr}
    97cc:			; <UNDEFINED> instruction: 0xf0002aff
    97d0:	ldmibmi	r8!, {r0, r1, r2, r6, r8, pc}
    97d4:	ldrbtmi	r2, [r9], #-1
    97d8:	ldmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    97dc:			; <UNDEFINED> instruction: 0xf7f8200a
    97e0:			; <UNDEFINED> instruction: 0xf898e970
    97e4:	blcs	157f0 <strspn@plt+0x13c3c>
    97e8:			; <UNDEFINED> instruction: 0xf898d14d
    97ec:	bllt	16d5818 <strspn@plt+0x16d3c64>
    97f0:	strtmi	r1, [ip], #-2943	; 0xfffff481
    97f4:	stcle	15, cr2, [r7, #-0]
    97f8:	stcle	15, cr2, [pc], #8	; 9808 <strspn@plt+0x7c54>
    97fc:	strcs	r4, [r0], -lr, lsr #17
    9800:			; <UNDEFINED> instruction: 0xf7f84478
    9804:	bmi	feb83c04 <strspn@plt+0xfeb82050>
    9808:	ldrbtmi	r4, [sl], #-2978	; 0xfffff45e
    980c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9810:	subsmi	r9, sl, r1, ror fp
    9814:	teqhi	r9, r0, asr #32	; <UNPREDICTABLE>
    9818:	rsbslt	r4, r3, r0, lsr r6
    981c:	blhi	c4b18 <strspn@plt+0xc2f64>
    9820:	svchi	0x00f0e8bd
    9824:	mulcc	r3, r8, r8
    9828:	orrle	r2, r8, r0, lsl #22
    982c:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    9830:	orrle	r2, r4, r0, lsl #22
    9834:	strtmi	lr, [r5], #-1919	; 0xfffff881
    9838:	stccc	12, cr3, [r1, #-4]
    983c:	svceq	0x0001f814
    9840:	ldmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9844:	mvnsle	r4, r5, lsr #5
    9848:	ldrb	r2, [ip, r1, lsl #12]
    984c:	movweq	pc, #4234	; 0x108a	; <UNPREDICTABLE>
    9850:	svclt	0x00d82d17
    9854:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9858:	svceq	0x00fff013
    985c:	blls	1fd8dc <strspn@plt+0x1fbd28>
    9860:			; <UNDEFINED> instruction: 0xd1bb2b00
    9864:	bne	fe4450cc <strspn@plt+0xfe443518>
    9868:			; <UNDEFINED> instruction: 0xf7f82001
    986c:	andcs	lr, r1, #819200	; 0xc8000
    9870:	strtmi	r4, [r0], -r9, lsr #12
    9874:	stmia	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9878:			; <UNDEFINED> instruction: 0xf7f8200a
    987c:			; <UNDEFINED> instruction: 0xf898e922
    9880:	blcs	1588c <strspn@plt+0x13cd8>
    9884:	ldmdbge	r1, {r0, r4, r5, r7, ip, lr, pc}
    9888:			; <UNDEFINED> instruction: 0xf7fa78a0
    988c:	mrc	8, 0, APSR_nzcv, cr8, cr5, {6}
    9890:			; <UNDEFINED> instruction: 0x46021a10
    9894:			; <UNDEFINED> instruction: 0xf7f82001
    9898:			; <UNDEFINED> instruction: 0xe7a6e91c
    989c:	ldmdble	fp, {r5, r9, fp, sp}^
    98a0:			; <UNDEFINED> instruction: 0x03b1f1a2
    98a4:	ldmdbcs	r8!, {r0, r3, r4, r7, r9, ip, sp, pc}
    98a8:	sbchi	pc, sp, r0, lsl #4
    98ac:	vpadd.i8	d2, d0, d24
    98b0:	ldm	pc, {r1, r3, r6, r7, pc}^	; <UNPREDICTABLE>
    98b4:	stmdagt	r2, {r0, r1, ip, sp, lr, pc}^
    98b8:	sbcgt	r1, r5, #200, 26	; 0x3200
    98bc:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
    98c0:	svclt	0x00c8c8c8
    98c4:	stcllt	8, cr12, [r8], {200}	; 0xc8
    98c8:			; <UNDEFINED> instruction: 0xb6c8c8b9
    98cc:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
    98d0:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
    98d4:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
    98d8:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
    98dc:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
    98e0:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
    98e4:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
    98e8:	stmiagt	r8, {r3, r6, r7, fp, lr, pc}^
    98ec:	adcseq	ip, r3, r8, asr #17
    98f0:	ldrbtmi	r4, [lr], #-3699	; 0xfffff18d
    98f4:	svceq	0x0000f1b9
    98f8:			; <UNDEFINED> instruction: 0xf894d024
    98fc:	ldrbmi	ip, [r9], -r5
    9900:	mul	r6, r4, r8
    9904:	stmdbvc	r2!, {r0, sp}
    9908:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    990c:	stmiavs	r3!, {r0, r2, r9, sl, ip, pc}
    9910:	and	pc, r4, sp, asr #17
    9914:	andgt	pc, r0, sp, asr #17
    9918:			; <UNDEFINED> instruction: 0xf8d4ba1b
    991c:	movwls	ip, #8204	; 0x200c
    9920:	orrne	pc, r0, #134217731	; 0x8000003
    9924:	blx	fe723dc4 <strspn@plt+0xfe722210>
    9928:	ldmibeq	r2, {r2, r3, r7, sl, fp, ip, sp, lr, pc}^
    992c:	andgt	pc, ip, sp, asr #17
    9930:			; <UNDEFINED> instruction: 0x9604ba36
    9934:	stmia	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9938:	mcrmi	7, 3, lr, cr2, cr0, {2}
    993c:			; <UNDEFINED> instruction: 0xf1b9447e
    9940:	bicsle	r0, sl, r0, lsl #30
    9944:	andcs	r4, r1, r0, ror #18
    9948:			; <UNDEFINED> instruction: 0xf7f84479
    994c:	ldmdami	pc, {r1, r6, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    9950:			; <UNDEFINED> instruction: 0xf7f84478
    9954:			; <UNDEFINED> instruction: 0xe7d0e856
    9958:	blcs	7d12ac <strspn@plt+0x7cf6f8>
    995c:	ldm	pc, {r0, r1, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9960:	bpl	505974 <strspn@plt+0x503dc0>
    9964:	andsvc	r7, r0, #536870919	; 0x20000007
    9968:	subsvc	r7, r7, #536870919	; 0x20000007
    996c:	subsvc	r5, r1, #1912602624	; 0x72000000
    9970:	rsbsvc	r7, r2, #536870919	; 0x20000007
    9974:	rsbsvc	r7, r2, #536870919	; 0x20000007
    9978:	rsbsvc	r7, r2, #536870919	; 0x20000007
    997c:	rsbsvc	r7, r2, #536870919	; 0x20000007
    9980:	mrcmi	14, 2, r4, cr3, cr2, {3}
    9984:			; <UNDEFINED> instruction: 0xe7b5447e
    9988:	ldrbtmi	r4, [lr], #-3666	; 0xfffff1ae
    998c:	ldmdbmi	r2, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    9990:	stmdbvc	r3!, {r0, sp}^
    9994:	stmdbvc	r2!, {r0, r3, r4, r5, r6, sl, lr}
    9998:	ldm	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    999c:	stmdbvc	r1!, {r5, r8, fp, ip, sp, lr}^
    99a0:	stmdbcs	r0, {r4, r8, fp, ip, sp, pc}
    99a4:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {1}
    99a8:			; <UNDEFINED> instruction: 0xf44fae31
    99ac:	ldrtmi	r7, [r3], -r0, lsl #5
    99b0:	stmia	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99b4:			; <UNDEFINED> instruction: 0xf43f2800
    99b8:	stmdbmi	r8, {r0, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
    99bc:	andcs	r4, r1, r2, lsr r6
    99c0:			; <UNDEFINED> instruction: 0xf7f84479
    99c4:	strbt	lr, [r5], r6, lsl #17
    99c8:	andcs	r4, r1, r5, asr #18
    99cc:			; <UNDEFINED> instruction: 0xf7f84479
    99d0:	strbt	lr, [sl], r0, lsl #17
    99d4:	andcs	r4, r1, r3, asr #18
    99d8:			; <UNDEFINED> instruction: 0xf7f84479
    99dc:	uxtb	lr, sl, ror #16
    99e0:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
    99e4:	beq	106078 <strspn@plt+0x1044c4>
    99e8:	blx	fe2c84d8 <strspn@plt+0xfe2c6924>
    99ec:	bne	16c4330 <strspn@plt+0x16c277c>
    99f0:	ldmdami	sp!, {r0, r1, r7, r9, sl, sp, lr, pc}
    99f4:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    99f8:	svc	0x00c8f7f7
    99fc:	cdpmi	7, 3, cr14, cr11, cr3, {0}
    9a00:			; <UNDEFINED> instruction: 0xe777447e
    9a04:	ldrbtmi	r4, [lr], #-3642	; 0xfffff1c6
    9a08:	mrcmi	7, 1, lr, cr10, cr4, {3}
    9a0c:			; <UNDEFINED> instruction: 0xe771447e
    9a10:	ldrbtmi	r4, [lr], #-3641	; 0xfffff1c7
    9a14:	cdpmi	7, 3, cr14, cr9, cr14, {3}
    9a18:			; <UNDEFINED> instruction: 0xe76b447e
    9a1c:	ldrbtmi	r4, [lr], #-3640	; 0xfffff1c8
    9a20:	cdpmi	7, 3, cr14, cr8, cr8, {3}
    9a24:			; <UNDEFINED> instruction: 0xe765447e
    9a28:	ldrbtmi	r4, [lr], #-3639	; 0xfffff1c9
    9a2c:	cdpmi	7, 3, cr14, cr7, cr2, {3}
    9a30:			; <UNDEFINED> instruction: 0xe75f447e
    9a34:	ldrbtmi	r4, [lr], #-3638	; 0xfffff1ca
    9a38:	mrcmi	7, 1, lr, cr6, cr12, {2}
    9a3c:			; <UNDEFINED> instruction: 0xe759447e
    9a40:	ldrbtmi	r4, [lr], #-3637	; 0xfffff1cb
    9a44:	ldmdbmi	r5!, {r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    9a48:			; <UNDEFINED> instruction: 0x2320a809
    9a4c:	andcs	lr, r1, #3358720	; 0x334000
    9a50:	andcs	r4, r1, #2030043136	; 0x79000000
    9a54:	ldrmi	r9, [r9], -r0, lsl #2
    9a58:			; <UNDEFINED> instruction: 0xf7f84606
    9a5c:	strb	lr, [r9, -r6, lsr #17]
    9a60:	andcs	r4, r1, pc, lsr #18
    9a64:			; <UNDEFINED> instruction: 0xf7f84479
    9a68:			; <UNDEFINED> instruction: 0xe6b7e834
    9a6c:	strtmi	r2, [r9], -r1, lsl #22
    9a70:	svclt	0x000c4620
    9a74:			; <UNDEFINED> instruction: 0xf04f461a
    9a78:			; <UNDEFINED> instruction: 0xf7f732ff
    9a7c:	strb	lr, [r2], r2, lsr #31
    9a80:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    9a84:	svc	0x00bcf7f7
    9a88:			; <UNDEFINED> instruction: 0xf7f7e659
    9a8c:	svclt	0x0000ef78
    9a90:	strdeq	r0, [r2], -ip
    9a94:	andeq	r0, r0, r0, lsl #2
    9a98:	andeq	r1, r2, ip, asr r4
    9a9c:	strdeq	r0, [r2], -r2
    9aa0:	andeq	r6, r0, r8, asr sl
    9aa4:	andeq	sl, r0, r6, lsl sl
    9aa8:	andeq	sl, r0, lr, asr #8
    9aac:	andeq	sl, r0, r0, lsl r8
    9ab0:	andeq	sl, r0, r6, asr #16
    9ab4:	muleq	r0, r2, r8
    9ab8:	andeq	sl, r0, r4, ror #14
    9abc:	ldrdeq	r0, [r2], -r2
    9ac0:	andeq	sl, r0, sl, asr #10
    9ac4:	andeq	sl, r0, r8, ror #9
    9ac8:	andeq	sl, r0, r4, lsr #15
    9acc:	andeq	sl, r0, r4, ror #15
    9ad0:	andeq	sl, r0, r4, asr r4
    9ad4:	andeq	sl, r0, r6, ror r5
    9ad8:	strdeq	sl, [r0], -r4
    9adc:	andeq	sl, r0, r8, ror #11
    9ae0:	andeq	sl, r0, r8, lsl #12
    9ae4:	andeq	sl, r0, r0, ror #12
    9ae8:	andeq	sl, r0, sl, lsl r5
    9aec:	andeq	sl, r0, r8, lsl r4
    9af0:	andeq	sl, r0, r6, lsl #8
    9af4:	strdeq	sl, [r0], -r0
    9af8:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    9afc:			; <UNDEFINED> instruction: 0x0000a3b0
    9b00:	andeq	sl, r0, lr, asr #9
    9b04:	andeq	sl, r0, r0, lsr #9
    9b08:	andeq	sl, r0, r2, lsl #9
    9b0c:	andeq	sl, r0, r8, ror #8
    9b10:	andeq	sl, r0, sl, asr #8
    9b14:	andeq	sl, r0, r0, lsr r4
    9b18:	andeq	sl, r0, r6, lsl r4
    9b1c:	andeq	sl, r0, r0, lsl #13
    9b20:	andeq	sl, r0, r0, asr #12
    9b24:			; <UNDEFINED> instruction: 0x0000a4ba
    9b28:	svcmi	0x00f0e92d
    9b2c:	ldmdbmi	r9!, {r1, r2, r3, r9, sl, lr}^
    9b30:	blvs	4db584 <strspn@plt+0x4d99d0>
    9b34:	bmi	1e35dc8 <strspn@plt+0x1e34214>
    9b38:			; <UNDEFINED> instruction: 0x46044479
    9b3c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    9b40:			; <UNDEFINED> instruction: 0xf04f9221
    9b44:	blcs	a34c <strspn@plt+0x8798>
    9b48:	adcshi	pc, lr, r0, asr #32
    9b4c:	mulcc	r3, fp, r8
    9b50:			; <UNDEFINED> instruction: 0xf0002b00
    9b54:	mcrcc	0, 0, r8, cr4, cr4, {5}
    9b58:	vcge.f32	d18, d0, d31
    9b5c:			; <UNDEFINED> instruction: 0xf8df80bd
    9b60:	strcc	sl, [r4], #-444	; 0xfffffe44
    9b64:			; <UNDEFINED> instruction: 0x91b8f8df
    9b68:			; <UNDEFINED> instruction: 0xf8df2700
    9b6c:	ldrbtmi	r8, [sl], #440	; 0x1b8
    9b70:	mulcc	r9, fp, r8
    9b74:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    9b78:	stmiavc	r5!, {r1, r5, fp, pc}^
    9b7c:	strcc	fp, [r4, #-2642]	; 0xfffff5ae
    9b80:			; <UNDEFINED> instruction: 0xb16bb292
    9b84:	ldrsbtne	pc, [r4], -fp	; <UNPREDICTABLE>
    9b88:			; <UNDEFINED> instruction: 0xd1744291
    9b8c:	mulcc	r3, fp, r8
    9b90:			; <UNDEFINED> instruction: 0xf0402b00
    9b94:			; <UNDEFINED> instruction: 0xf8db80b3
    9b98:	blcs	15c20 <strspn@plt+0x1406c>
    9b9c:	adchi	pc, r4, r0, asr #32
    9ba0:	cmnle	r9, r0, lsl #20
    9ba4:	strbmi	r8, [r1], -r2, lsr #17
    9ba8:	blt	1491bb4 <strspn@plt+0x1490000>
    9bac:	addslt	r4, r2, #7340032	; 0x700000
    9bb0:	svc	0x008ef7f7
    9bb4:	ldmdbmi	ip, {r1, r5, r6, r7, fp, pc}^
    9bb8:	blt	149b4a0 <strspn@plt+0x14998ec>
    9bbc:	addslt	r4, r2, #2030043136	; 0x79000000
    9bc0:	svc	0x0086f7f7
    9bc4:	ldmdbmi	r9, {r1, r5, r8, fp, pc}^
    9bc8:	blt	149b4b0 <strspn@plt+0x14998fc>
    9bcc:	addslt	r4, r2, #2030043136	; 0x79000000
    9bd0:	svc	0x007ef7f7
    9bd4:	ldmdbmi	r6, {r1, r5, r6, r8, fp, pc}^
    9bd8:	blt	149b4c0 <strspn@plt+0x149990c>
    9bdc:	addslt	r4, r2, #2030043136	; 0x79000000
    9be0:	svc	0x0076f7f7
    9be4:	ldmdbmi	r3, {r1, r5, r7, r8, fp, pc}^
    9be8:	blt	149b4d0 <strspn@plt+0x149991c>
    9bec:	addslt	r4, r2, #2030043136	; 0x79000000
    9bf0:	svc	0x006ef7f7
    9bf4:	ldmdbmi	r0, {r1, r5, r6, r7, r8, fp, pc}^
    9bf8:	blt	149b4e0 <strspn@plt+0x149992c>
    9bfc:	addslt	r4, r2, #2030043136	; 0x79000000
    9c00:	svc	0x0066f7f7
    9c04:	stmdbmi	sp, {r1, r5, r7, r9, fp, pc}^
    9c08:	blt	149b4f0 <strspn@plt+0x149993c>
    9c0c:	addslt	r4, r2, #2030043136	; 0x79000000
    9c10:	svc	0x005ef7f7
    9c14:	stmdbmi	sl, {r1, r5, r6, r7, r9, fp, pc}^
    9c18:	blt	149b500 <strspn@plt+0x149994c>
    9c1c:	addslt	r4, r2, #2030043136	; 0x79000000
    9c20:	svc	0x0056f7f7
    9c24:	stmdbmi	r7, {r1, r5, r7, r8, fp, sp, lr}^
    9c28:	blt	49b510 <strspn@plt+0x49995c>
    9c2c:			; <UNDEFINED> instruction: 0xf7f74479
    9c30:	stmibvs	r2!, {r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    9c34:	ldrtmi	r4, [r8], -r4, asr #18
    9c38:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    9c3c:	svc	0x0048f7f7
    9c40:	stmdbmi	r2, {r1, r5, r9, fp, sp, lr}^
    9c44:	blt	49b52c <strspn@plt+0x499978>
    9c48:			; <UNDEFINED> instruction: 0xf7f74479
    9c4c:	bvs	18c595c <strspn@plt+0x18c3da8>
    9c50:			; <UNDEFINED> instruction: 0x4638493f
    9c54:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    9c58:	svc	0x003af7f7
    9c5c:	ldmdbmi	sp!, {r1, r5, r7, r9, fp, sp, lr}
    9c60:	blt	49b548 <strspn@plt+0x499994>
    9c64:			; <UNDEFINED> instruction: 0xf7f74479
    9c68:			; <UNDEFINED> instruction: 0xf89bef34
    9c6c:	stmiblt	r3!, {r0, ip, sp}^
    9c70:	mulcc	r9, fp, r8
    9c74:	blne	1db8108 <strspn@plt+0x1db6554>
    9c78:	cdpcs	4, 0, cr4, cr3, cr12, {1}
    9c7c:	svcge	0x007cf73f
    9c80:	blmi	95c55c <strspn@plt+0x95a9a8>
    9c84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9c88:	blls	863cf8 <strspn@plt+0x862144>
    9c8c:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
    9c90:	eorlt	r4, r3, r8, lsr r6
    9c94:	svchi	0x00f0e8bd
    9c98:	andcs	r4, r1, r9, asr #12
    9c9c:	svc	0x0018f7f7
    9ca0:	mulcc	r1, fp, r8
    9ca4:	blcs	138ac <strspn@plt+0x11cf8>
    9ca8:	stmdbge	r1, {r1, r5, r6, r7, ip, lr, pc}
    9cac:			; <UNDEFINED> instruction: 0xf7f978a0
    9cb0:	ldrbmi	pc, [r1], -r3, asr #29	; <UNPREDICTABLE>
    9cb4:	andcs	r4, r1, r2, lsl #12
    9cb8:	svc	0x000af7f7
    9cbc:			; <UNDEFINED> instruction: 0xf8dbe7d8
    9cc0:	blcs	15d48 <strspn@plt+0x14194>
    9cc4:	svcge	0x0047f47f
    9cc8:	cdpcc	8, 0, cr4, cr4, cr4, {1}
    9ccc:			; <UNDEFINED> instruction: 0xf7f74478
    9cd0:	mcrcs	14, 1, lr, cr15, cr8, {4}
    9cd4:	svcge	0x0043f73f
    9cd8:	ldrtmi	r4, [r2], -r1, lsr #18
    9cdc:	strcs	r2, [r0, -r1]
    9ce0:			; <UNDEFINED> instruction: 0xf7f74479
    9ce4:			; <UNDEFINED> instruction: 0xe7cbeef6
    9ce8:	strtmi	r2, [r9], -r1, lsl #22
    9cec:	svclt	0x000c4620
    9cf0:			; <UNDEFINED> instruction: 0xf04f461a
    9cf4:			; <UNDEFINED> instruction: 0xf7f732ff
    9cf8:	strb	lr, [r1, r4, ror #28]
    9cfc:	cfstrscc	mvf4, [r1], {37}	; 0x25
    9d00:			; <UNDEFINED> instruction: 0xf8143d01
    9d04:			; <UNDEFINED> instruction: 0xf7f70f01
    9d08:	adcmi	lr, ip, #220, 28	; 0xdc0
    9d0c:			; <UNDEFINED> instruction: 0xe7b7d1f9
    9d10:	mrc	7, 1, APSR_nzcv, cr4, cr7, {7}
    9d14:	andeq	r0, r2, r4, lsr #7
    9d18:	andeq	r0, r0, r0, lsl #2
    9d1c:	andeq	r6, r0, r2, lsr r6
    9d20:	andeq	sl, r0, r4, lsl r8
    9d24:	andeq	sl, r0, lr, ror r6
    9d28:	andeq	sl, r0, ip, asr #12
    9d2c:	andeq	sl, r0, r4, asr r6
    9d30:	andeq	sl, r0, r4, ror #12
    9d34:	andeq	sl, r0, r4, ror r6
    9d38:	andeq	sl, r0, r4, lsl #13
    9d3c:	muleq	r0, r4, r6
    9d40:	muleq	r0, ip, r6
    9d44:	andeq	sl, r0, r8, lsr #13
    9d48:			; <UNDEFINED> instruction: 0x0000a6be
    9d4c:	ldrdeq	sl, [r0], -r8
    9d50:	andeq	sl, r0, sl, ror #13
    9d54:	andeq	sl, r0, r0, lsl #14
    9d58:	andeq	r0, r2, r8, asr r2
    9d5c:	andeq	sl, r0, r4, asr #9
    9d60:	ldrdeq	sl, [r0], -ip
    9d64:	svcmi	0x00f0e92d
    9d68:	bmi	fe41b7b0 <strspn@plt+0xfe419bfc>
    9d6c:	blmi	fe4119b0 <strspn@plt+0xfe40fdfc>
    9d70:	ldrbtmi	r2, [sl], #-3843	; 0xfffff0fd
    9d74:	ldmpl	r3, {r0, r1, r2, r5, r7, ip, sp, pc}^
    9d78:			; <UNDEFINED> instruction: 0x9325681b
    9d7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9d80:	rschi	pc, r4, r0, asr #6
    9d84:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
    9d88:	blcs	111a4 <strspn@plt+0xf5f0>
    9d8c:	sbcshi	pc, r9, r0, asr #32
    9d90:	mulcc	r3, r8, r8
    9d94:			; <UNDEFINED> instruction: 0xf0002b00
    9d98:			; <UNDEFINED> instruction: 0xf8df80cf
    9d9c:			; <UNDEFINED> instruction: 0xf8df9218
    9da0:			; <UNDEFINED> instruction: 0xf8dfb218
    9da4:	ldrbtmi	sl, [r9], #536	; 0x218
    9da8:	muleq	r9, r8, r8
    9dac:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    9db0:	strmi	r8, [r3], -ip, lsr #16
    9db4:	blt	1928160 <strspn@plt+0x19265ac>
    9db8:	adclt	r1, r4, #896	; 0x380
    9dbc:			; <UNDEFINED> instruction: 0xf8d8b168
    9dc0:	adcmi	r2, r2, #52	; 0x34
    9dc4:			; <UNDEFINED> instruction: 0xf898d12e
    9dc8:	bcs	11ddc <strspn@plt+0x10228>
    9dcc:	sbchi	pc, fp, r0, asr #32
    9dd0:	ldrdcs	pc, [r0], -r8	; <UNPREDICTABLE>
    9dd4:			; <UNDEFINED> instruction: 0xf0402a00
    9dd8:	stmdbcs	r4, {r4, r6, r7, pc}
    9ddc:	addshi	pc, r6, r0
    9de0:			; <UNDEFINED> instruction: 0xf0002908
    9de4:	stmdbcs	r2, {r1, r2, r3, r4, r7, pc}
    9de8:	tstcs	r0, lr, lsl pc
    9dec:	strmi	r4, [sl], -fp, lsl #12
    9df0:	addshi	pc, r1, r0
    9df4:	stmdacs	sl, {r5, r6, r9, sl, fp, ip}
    9df8:	sbchi	pc, ip, r0, lsl #4
    9dfc:			; <UNDEFINED> instruction: 0xf000e8df
    9e00:	ldrtcs	r4, [ip], #-1101	; 0xfffffbb3
    9e04:	ldrbpl	r6, [sp, #-1646]	; 0xfffff992
    9e08:	andeq	r7, r6, lr, ror r6
    9e0c:			; <UNDEFINED> instruction: 0xf0002e06
    9e10:	andcs	r8, sl, r5, lsr #1
    9e14:	mrc	7, 2, APSR_nzcv, cr4, cr7, {7}
    9e18:	mulcc	r1, r8, r8
    9e1c:			; <UNDEFINED> instruction: 0xf898bb13
    9e20:	ldmdblt	r8, {r0, r3}
    9e24:	ldrtmi	r1, [r5], #-3007	; 0xfffff441
    9e28:	stclle	15, cr2, [r1], {0}
    9e2c:	stmdbmi	r4!, {r0, r8, r9, sp}^
    9e30:	ldrbtmi	r4, [r9], #-2655	; 0xfffff5a1
    9e34:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    9e38:	subsmi	r9, r1, r5, lsr #20
    9e3c:	adchi	pc, r8, r0, asr #32
    9e40:	eorlt	r4, r7, r8, lsl r6
    9e44:	svchi	0x00f0e8bd
    9e48:	mvnle	r2, r6, lsl #28
    9e4c:	andcs	r4, r1, sp, asr r9
    9e50:			; <UNDEFINED> instruction: 0xf7f74479
    9e54:	andcs	lr, sl, lr, lsr lr
    9e58:	mrc	7, 1, APSR_nzcv, cr2, cr7, {7}
    9e5c:	mulcc	r1, r8, r8
    9e60:	sbcsle	r2, ip, r0, lsl #22
    9e64:	stmiavc	r8!, {r0, r2, r8, fp, sp, pc}
    9e68:	stc2l	7, cr15, [r6, #996]!	; 0x3e4
    9e6c:	strmi	r4, [r2], -r9, asr #12
    9e70:			; <UNDEFINED> instruction: 0xf7f72001
    9e74:	ldrb	lr, [r2, lr, lsr #28]
    9e78:	bicle	r2, sl, r8, lsl #28
    9e7c:	andcs	r4, r1, r2, asr r9
    9e80:			; <UNDEFINED> instruction: 0xf7f74479
    9e84:	strb	lr, [r4, r6, lsr #28]
    9e88:	bicle	r2, r2, ip, lsl #28
    9e8c:	stmdbmi	pc, {r1, r3, r9, sl, lr}^	; <UNPREDICTABLE>
    9e90:	ldrbtmi	r2, [r9], #-1
    9e94:	mrc	7, 0, APSR_nzcv, cr12, cr7, {7}
    9e98:	mcrcs	7, 0, lr, cr8, cr11, {5}
    9e9c:	stmdbmi	ip, {r0, r3, r4, r5, r7, r8, ip, lr, pc}^
    9ea0:	ldrbtmi	r2, [r9], #-1
    9ea4:	mrc	7, 0, APSR_nzcv, cr4, cr7, {7}
    9ea8:	mcrcs	7, 0, lr, cr8, cr3, {5}
    9eac:	stmdbmi	r9, {r0, r4, r5, r7, r8, ip, lr, pc}^
    9eb0:	ldrbtmi	r2, [r9], #-1
    9eb4:	mcr	7, 0, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    9eb8:	cdpcs	7, 0, cr14, cr12, cr11, {5}
    9ebc:	strmi	sp, [sl], -r9, lsr #3
    9ec0:	andcs	r4, r1, r5, asr #18
    9ec4:			; <UNDEFINED> instruction: 0xf7f74479
    9ec8:	str	lr, [r2, r4, lsl #28]!
    9ecc:	lslle	r2, r6, #28
    9ed0:	andcs	r4, r1, r2, asr #18
    9ed4:			; <UNDEFINED> instruction: 0xf7f74479
    9ed8:			; <UNDEFINED> instruction: 0xe79aedfc
    9edc:	orrsle	r2, r8, r6, lsl #28
    9ee0:	andcs	r4, r1, pc, lsr r9
    9ee4:			; <UNDEFINED> instruction: 0xf7f74479
    9ee8:			; <UNDEFINED> instruction: 0xe792edf4
    9eec:	orrsle	r2, r0, r6, lsl #28
    9ef0:	andcs	r4, r1, ip, lsr r9
    9ef4:			; <UNDEFINED> instruction: 0xf7f74479
    9ef8:	str	lr, [sl, ip, ror #27]
    9efc:	orrle	r2, r8, r6, lsl #28
    9f00:	andcs	r4, r1, r9, lsr r9
    9f04:			; <UNDEFINED> instruction: 0xf7f74479
    9f08:	str	lr, [r2, r4, ror #27]
    9f0c:	tstcs	r0, sl, ror #16
    9f10:	blt	49b744 <strspn@plt+0x499b90>
    9f14:	stmiahi	sl!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    9f18:	strmi	r2, [fp], -r0, lsl #2
    9f1c:	addslt	fp, r2, #335872	; 0x52000
    9f20:	strtmi	lr, [r9], -r8, ror #14
    9f24:			; <UNDEFINED> instruction: 0xf851ab02
    9f28:	andcs	r0, r0, #4, 30
    9f2c:	movwgt	r6, #14409	; 0x3849
    9f30:	stmdbls	r3, {r0, r1, r9, fp, ip, sp, pc}
    9f34:	ldrb	fp, [sp, -r9, lsl #20]
    9f38:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    9f3c:			; <UNDEFINED> instruction: 0xf47f2b00
    9f40:	stmdami	sl!, {r2, r3, r5, r8, r9, sl, fp, sp, pc}
    9f44:			; <UNDEFINED> instruction: 0xf7f74478
    9f48:			; <UNDEFINED> instruction: 0xe726ed5c
    9f4c:	movwcs	r4, #2088	; 0x828
    9f50:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
    9f54:	ldc	7, cr15, [sl, #-988]	; 0xfffffc24
    9f58:	strb	r9, [r8, -r1, lsl #22]!
    9f5c:	andcs	r4, r1, r1, asr r6
    9f60:	ldc	7, cr15, [r6, #988]!	; 0x3dc
    9f64:	stmibne	ip!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    9f68:	stccc	13, cr3, [r1], {1}
    9f6c:	svceq	0x0001f815
    9f70:	stc	7, cr15, [r6, #988]!	; 0x3dc
    9f74:	mvnsle	r4, r5, lsr #5
    9f78:	bcs	83ce0 <strspn@plt+0x8212c>
    9f7c:	ldrtmi	r9, [r1], -r1
    9f80:	svclt	0x00184628
    9f84:	rscscc	pc, pc, #79	; 0x4f
    9f88:	ldc	7, cr15, [sl, #-988]	; 0xfffffc24
    9f8c:	strb	r9, [lr, -r1, lsl #22]
    9f90:	ldcl	7, cr15, [r4], #988	; 0x3dc
    9f94:	ldrbmi	r4, [r9], -r2, lsr #12
    9f98:			; <UNDEFINED> instruction: 0xf7f72001
    9f9c:	andcs	lr, r1, #9856	; 0x2680
    9fa0:			; <UNDEFINED> instruction: 0x46284631
    9fa4:	stc	7, cr15, [ip, #-988]	; 0xfffffc24
    9fa8:	svclt	0x0000e733
    9fac:	andeq	r0, r2, sl, ror #2
    9fb0:	andeq	r0, r0, r0, lsl #2
    9fb4:	strdeq	r6, [r0], -sl
    9fb8:	andeq	r6, r0, r0, asr r9
    9fbc:	muleq	r0, r2, r7
    9fc0:	andeq	r0, r2, sl, lsr #1
    9fc4:	andeq	sl, r0, r8, lsl #12
    9fc8:			; <UNDEFINED> instruction: 0x0000a5bc
    9fcc:	andeq	sl, r0, sl, lsl #11
    9fd0:	andeq	sl, r0, r6, ror #10
    9fd4:	andeq	sl, r0, r2, lsr r6
    9fd8:	andeq	sl, r0, r0, lsl #12
    9fdc:	andeq	sl, r0, ip, asr #11
    9fe0:	muleq	r0, ip, r5
    9fe4:	andeq	sl, r0, r0, lsr r6
    9fe8:	strdeq	sl, [r0], -ip
    9fec:	muleq	r0, r0, r4
    9ff0:	andeq	sl, r0, r2, ror #8
    9ff4:	svcmi	0x00f0e92d
    9ff8:	bmi	151b858 <strspn@plt+0x1519ca4>
    9ffc:	blmi	1511c38 <strspn@plt+0x1510084>
    a000:	ldrbtmi	r2, [sl], #-3331	; 0xfffff2fd
    a004:	ldmpl	r3, {r0, r1, r5, r7, ip, sp, pc}^
    a008:			; <UNDEFINED> instruction: 0x9321681b
    a00c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a010:	blvs	d015e8 <strspn@plt+0xcffa34>
    a014:	blcs	1142c <strspn@plt+0xf878>
    a018:	ldmvc	r3!, {r0, r1, r3, r5, r6, r8, ip, lr, pc}^
    a01c:	rsble	r2, r5, r0, lsl #22
    a020:			; <UNDEFINED> instruction: 0xf8df4f4c
    a024:			; <UNDEFINED> instruction: 0xf8df9134
    a028:	ldrbtmi	r8, [pc], #-308	; a030 <strspn@plt+0x847c>
    a02c:	ldrbtmi	r7, [r9], #2673	; 0xa71
    a030:	stmdahi	r3!, {r3, r4, r5, r6, r7, sl, lr}
    a034:			; <UNDEFINED> instruction: 0xf894468a
    a038:	blt	16f604c <strspn@plt+0x16f4498>
    a03c:	bleq	146470 <strspn@plt+0x1448bc>
    a040:			; <UNDEFINED> instruction: 0xb141b29b
    a044:	addsmi	r6, sl, #116736	; 0x1c800
    a048:	ldmvc	r2!, {r2, r3, r4, r8, ip, lr, pc}^
    a04c:	cmple	ip, r0, lsl #20
    a050:	bcs	24920 <strspn@plt+0x22d6c>
    a054:			; <UNDEFINED> instruction: 0xf1bbd164
    a058:	tstle	r3, r8, lsl #30
    a05c:	cdpne	8, 5, cr6, cr9, cr2, {3}
    a060:	stmdbcs	r3, {r1, r4, r9, fp, ip, sp, pc}
    a064:	ldm	pc, {r0, r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a068:	blcc	d86074 <strspn@plt+0xd844c0>
    a06c:	strbmi	r0, [r1], -r0, lsr #4
    a070:			; <UNDEFINED> instruction: 0xf7f72001
    a074:	andcs	lr, sl, lr, lsr #26
    a078:	stc	7, cr15, [r2, #-988]!	; 0xfffffc24
    a07c:	ldmiblt	fp!, {r0, r1, r4, r5, r6, fp, ip, sp, lr}^
    a080:	stmdblt	r1!, {r0, r4, r5, r6, r9, fp, ip, sp, lr}
    a084:	streq	lr, [fp, #-2981]	; 0xfffff45b
    a088:	cfstrscs	mvf4, [r0, #-368]	; 0xfffffe90
    a08c:			; <UNDEFINED> instruction: 0xf04fdcd1
    a090:	bmi	ccc89c <strspn@plt+0xccace8>
    a094:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
    a098:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a09c:	subsmi	r9, sl, r1, lsr #22
    a0a0:	ldrbmi	sp, [r0], -r7, asr #2
    a0a4:	pop	{r0, r1, r5, ip, sp, pc}
    a0a8:	stmdbmi	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a0ac:	ldrbtmi	r2, [r9], #-1
    a0b0:	stc	7, cr15, [lr, #-988]	; 0xfffffc24
    a0b4:			; <UNDEFINED> instruction: 0xf7f7200a
    a0b8:	ldmdavc	r3!, {r2, r8, sl, fp, sp, lr, pc}^
    a0bc:	sbcsle	r2, pc, r0, lsl #22
    a0c0:	stmiavc	r0!, {r0, r8, fp, sp, pc}
    a0c4:	ldc2	7, cr15, [r8], #996	; 0x3e4
    a0c8:			; <UNDEFINED> instruction: 0x46024639
    a0cc:			; <UNDEFINED> instruction: 0xf7f72001
    a0d0:	ldrb	lr, [r5, r0, lsl #26]
    a0d4:	andcs	r4, r1, r4, lsr #18
    a0d8:			; <UNDEFINED> instruction: 0xf7f74479
    a0dc:			; <UNDEFINED> instruction: 0xe7caecfa
    a0e0:	andcs	r4, r1, r2, lsr #18
    a0e4:			; <UNDEFINED> instruction: 0xf7f74479
    a0e8:			; <UNDEFINED> instruction: 0xe7c4ecf4
    a0ec:	blcs	249c0 <strspn@plt+0x22e0c>
    a0f0:	ldmdami	pc, {r1, r2, r4, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    a0f4:			; <UNDEFINED> instruction: 0xf7f74478
    a0f8:	ldr	lr, [r1, r4, lsl #25]
    a0fc:			; <UNDEFINED> instruction: 0xf04f481d
    a100:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
    a104:	mcrr	7, 15, pc, r2, cr7	; <UNPREDICTABLE>
    a108:	bl	14401c <strspn@plt+0x142468>
    a10c:	cfstr32cc	mvfx0, [r1], {11}
    a110:			; <UNDEFINED> instruction: 0xf8143d01
    a114:			; <UNDEFINED> instruction: 0xf7f70f01
    a118:	adcmi	lr, ip, #212, 24	; 0xd400
    a11c:			; <UNDEFINED> instruction: 0xe7b6d1f9
    a120:	ldrbmi	r2, [r9], -r1, lsl #20
    a124:	svclt	0x00184620
    a128:	rscscc	pc, pc, #79	; 0x4f
    a12c:	mcrr	7, 15, pc, r8, cr7	; <UNPREDICTABLE>
    a130:			; <UNDEFINED> instruction: 0xf7f7e7af
    a134:	ldrmi	lr, [sl], -r4, lsr #24
    a138:	andcs	r4, r1, r9, asr #12
    a13c:	stcl	7, cr15, [r8], {247}	; 0xf7
    a140:	tstcs	r8, r1, lsl #4
    a144:			; <UNDEFINED> instruction: 0xf7f74620
    a148:			; <UNDEFINED> instruction: 0xe794ec3c
    a14c:	ldrdeq	pc, [r1], -sl
    a150:	andeq	r0, r0, r0, lsl #2
    a154:	andeq	r6, r0, r6, ror r1
    a158:	andeq	r6, r0, lr, asr #13
    a15c:	andeq	sl, r0, ip, lsr #12
    a160:	andeq	pc, r1, r6, asr #28
    a164:	andeq	sl, r0, lr, ror r5
    a168:	andeq	sl, r0, r8, ror #9
    a16c:	andeq	sl, r0, r0, lsl r5
    a170:	muleq	r0, r4, r4
    a174:	andeq	sl, r0, r2, ror #8
    a178:	svcmi	0x00f0e92d
    a17c:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    a180:	ldrmi	r8, [r0], r2, lsl #22
    a184:	strmi	r4, [r4], -r3, lsl #19
    a188:	bmi	fe0e4ddc <strspn@plt+0xfe0e3228>
    a18c:	adclt	r4, r5, r9, ror r4
    a190:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    a194:			; <UNDEFINED> instruction: 0xf04f9223
    a198:	blcs	a9a0 <strspn@plt+0x8dec>
    a19c:	sbcshi	pc, r3, r0, asr #32
    a1a0:	mulcc	r3, r8, r8
    a1a4:			; <UNDEFINED> instruction: 0xf0002b00
    a1a8:	svccc	0x000480c9
    a1ac:	vpmax.f32	d18, d0, d31
    a1b0:	bmi	1eaa500 <strspn@plt+0x1ea894c>
    a1b4:			; <UNDEFINED> instruction: 0xf8df3404
    a1b8:			; <UNDEFINED> instruction: 0xf04fb1e8
    a1bc:			; <UNDEFINED> instruction: 0xf8df0900
    a1c0:	ldrbtmi	sl, [sl], #-484	; 0xfffffe1c
    a1c4:	mulcc	r9, r8, r8
    a1c8:	mcr	4, 0, r4, cr8, cr11, {7}
    a1cc:	ldrbtmi	r2, [sl], #2576	; 0xa10
    a1d0:	stmiavc	r5!, {r1, r5, fp, pc}^
    a1d4:	strcc	fp, [r4, #-2642]	; 0xfffff5ae
    a1d8:			; <UNDEFINED> instruction: 0xb173b292
    a1dc:	ldrsbtne	pc, [r4], -r8	; <UNPREDICTABLE>
    a1e0:			; <UNDEFINED> instruction: 0xf0404291
    a1e4:			; <UNDEFINED> instruction: 0xf8988083
    a1e8:	blcs	161fc <strspn@plt+0x14648>
    a1ec:	sbchi	pc, r6, r0, asr #32
    a1f0:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    a1f4:			; <UNDEFINED> instruction: 0xf0402b00
    a1f8:	bcs	2a4dc <strspn@plt+0x28928>
    a1fc:	addhi	pc, r9, r0, asr #32
    a200:	ldrbmi	r6, [r1], -r2, ror #16
    a204:	strbtmi	r2, [lr], -r1
    a208:	pkhbtmi	fp, r1, r2, lsl #20
    a20c:	stcl	7, cr15, [r0], #-988	; 0xfffffc24
    a210:			; <UNDEFINED> instruction: 0xf8524622
    a214:	ldrtmi	r0, [r3], -r8, lsl #30
    a218:	movwgt	r6, #14417	; 0x3851
    a21c:	blls	1ba4c <strspn@plt+0x19e98>
    a220:	stmdbmi	r1!, {r1, r4, r9, fp, ip, sp, pc}^
    a224:	blt	6dbb4c <strspn@plt+0x6d9f98>
    a228:			; <UNDEFINED> instruction: 0xf7f74479
    a22c:			; <UNDEFINED> instruction: 0x4622ec52
    a230:	svceq	0x0010f852
    a234:	ldmdavs	r1, {r0, r1, r4, r5, r9, sl, lr}^
    a238:	strbmi	ip, [r8], -r3, lsl #6
    a23c:	andcc	lr, r0, #3620864	; 0x374000
    a240:	blt	6dc7b0 <strspn@plt+0x6dabfc>
    a244:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    a248:	mcrr	7, 15, pc, r2, cr7	; <UNPREDICTABLE>
    a24c:			; <UNDEFINED> instruction: 0x7e224958
    a250:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    a254:	ldc	7, cr15, [ip], #-988	; 0xfffffc24
    a258:			; <UNDEFINED> instruction: 0x2019f8b4
    a25c:			; <UNDEFINED> instruction: 0x46484955
    a260:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    a264:			; <UNDEFINED> instruction: 0xf7f7b292
    a268:	ldmdbmi	r3, {r2, r4, r5, sl, fp, sp, lr, pc}^
    a26c:	strbmi	r7, [r8], -r2, ror #29
    a270:			; <UNDEFINED> instruction: 0xf7f74479
    a274:			; <UNDEFINED> instruction: 0xf994ec2e
    a278:	ldmdbmi	r0, {r2, r3, r4, sp}^
    a27c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    a280:			; <UNDEFINED> instruction: 0xf7f70fd2
    a284:	svcvc	0x0022ec26
    a288:	strbmi	r4, [r8], -sp, asr #18
    a28c:	addne	pc, r0, #134217731	; 0x8000003
    a290:			; <UNDEFINED> instruction: 0xf7f74479
    a294:			; <UNDEFINED> instruction: 0x4622ec1e
    a298:	svceq	0x001df852
    a29c:	ldmdavs	r1, {r0, r1, r4, r5, r9, sl, lr}^
    a2a0:	strbmi	ip, [r8], -r3, lsl #6
    a2a4:	andcc	lr, r0, #3620864	; 0x374000
    a2a8:	blt	6dc7c8 <strspn@plt+0x6dac14>
    a2ac:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    a2b0:	stc	7, cr15, [lr], {247}	; 0xf7
    a2b4:			; <UNDEFINED> instruction: 0xf8534623
    a2b8:	ldmdavs	r9, {r0, r2, r5, r8, r9, sl, fp}^
    a2bc:	strbmi	ip, [r8], -r3, lsl #12
    a2c0:	andcc	lr, r0, #3620864	; 0x374000
    a2c4:	blt	6dc7cc <strspn@plt+0x6dac18>
    a2c8:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    a2cc:	stc	7, cr15, [r0], {247}	; 0xf7
    a2d0:	ldmdbmi	lr!, {r1, r5, r6, r7, r8, sl, fp, pc}
    a2d4:	blt	149bbfc <strspn@plt+0x149a048>
    a2d8:	addslt	r4, r2, #2030043136	; 0x79000000
    a2dc:	bl	ffe482c0 <strspn@plt+0xffe4670c>
    a2e0:	mulcc	r1, r8, r8
    a2e4:			; <UNDEFINED> instruction: 0xf898b9fb
    a2e8:	stmdblt	r3!, {r0, r3, ip, sp}
    a2ec:	strtmi	r1, [ip], #-2943	; 0xfffff481
    a2f0:			; <UNDEFINED> instruction: 0xf73f2f03
    a2f4:	bmi	db60b0 <strspn@plt+0xdb44fc>
    a2f8:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    a2fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a300:	subsmi	r9, sl, r3, lsr #22
    a304:	strbmi	sp, [r8], -r4, asr #2
    a308:	ldc	0, cr11, [sp], #148	; 0x94
    a30c:	pop	{r1, r8, r9, fp, pc}
    a310:	usub8mi	r8, r9, r0
    a314:			; <UNDEFINED> instruction: 0xf7f72001
    a318:			; <UNDEFINED> instruction: 0xf898ebdc
    a31c:			; <UNDEFINED> instruction: 0xf04f3001
    a320:	blcs	c728 <strspn@plt+0xab74>
    a324:	stmdbge	r3, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
    a328:			; <UNDEFINED> instruction: 0xf7f978a0
    a32c:	vnmls.f64	d15, d24, d5
    a330:			; <UNDEFINED> instruction: 0x46021a10
    a334:			; <UNDEFINED> instruction: 0xf7f72001
    a338:	ldrb	lr, [r4, ip, asr #23]
    a33c:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    a340:			; <UNDEFINED> instruction: 0xf47f2b00
    a344:	stmdami	r3!, {r1, r4, r5, r8, r9, sl, fp, sp, pc}
    a348:	ldrbtmi	r3, [r8], #-3844	; 0xfffff0fc
    a34c:	bl	1648330 <strspn@plt+0x164677c>
    a350:			; <UNDEFINED> instruction: 0xf73f2f2f
    a354:	stmdbmi	r0!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    a358:	andcs	r4, r1, sl, lsr r6
    a35c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a360:			; <UNDEFINED> instruction: 0xf7f74479
    a364:			; <UNDEFINED> instruction: 0xe7c6ebb6
    a368:	strtmi	r2, [r9], -r1, lsl #22
    a36c:	svclt	0x000c4620
    a370:			; <UNDEFINED> instruction: 0xf04f461a
    a374:			; <UNDEFINED> instruction: 0xf7f732ff
    a378:	ldr	lr, [ip, r4, lsr #22]!
    a37c:	cfstrscc	mvf4, [r1], {37}	; 0x25
    a380:			; <UNDEFINED> instruction: 0xf8143d01
    a384:			; <UNDEFINED> instruction: 0xf7f70f01
    a388:	adcmi	lr, ip, #156, 22	; 0x27000
    a38c:			; <UNDEFINED> instruction: 0xe7b2d1f9
    a390:	b	ffd48374 <strspn@plt+0xffd467c0>
    a394:	andeq	pc, r1, r0, asr sp	; <UNPREDICTABLE>
    a398:	andeq	r0, r0, r0, lsl #2
    a39c:	ldrdeq	r5, [r0], -lr
    a3a0:	andeq	sl, r0, r0, asr #3
    a3a4:	andeq	sl, r0, sl, lsl r5
    a3a8:	ldrdeq	sl, [r0], -r8
    a3ac:	ldrdeq	sl, [r0], -r6
    a3b0:	andeq	sl, r0, sl, ror #9
    a3b4:	strdeq	sl, [r0], -lr
    a3b8:	andeq	sl, r0, r4, lsl #10
    a3bc:	andeq	sl, r0, r2, lsr #10
    a3c0:	andeq	sl, r0, r0, lsr #10
    a3c4:	andeq	sl, r0, r2, lsl r5
    a3c8:	andeq	sl, r0, r6, lsl r5
    a3cc:	andeq	sl, r0, r8, lsr #10
    a3d0:	andeq	pc, r1, r2, ror #23
    a3d4:	andeq	sl, r0, r6, asr #6
    a3d8:	andeq	sl, r0, r4, asr r3
    a3dc:	svcmi	0x00f0e92d
    a3e0:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    a3e4:	blx	fecacff4 <strspn@plt+0xfecab440>
    a3e8:	ldmibmi	r0!, {r1, r7, sl, ip, sp, lr, pc}^
    a3ec:			; <UNDEFINED> instruction: 0x4ef00964
    a3f0:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, lr}
    a3f4:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    a3f8:	cfstr32vc	mvfx15, [sp, #-692]	; 0xfffffd4c
    a3fc:	movwls	r4, #21630	; 0x547e
    a400:	stmiapl	fp, {r2, r3, r5, r6, r7, r8, r9, fp, lr}^
    a404:	orrls	r6, fp, #1769472	; 0x1b0000
    a408:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a40c:	sfmcs	f1, 1, [r0], {4}
    a410:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    a414:			; <UNDEFINED> instruction: 0xf7f74605
    a418:	stmdacs	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
    a41c:	stmdacs	r1, {r0, r1, r2, r5, r6, ip, lr, pc}
    a420:	tsthi	r8, r0	; <UNPREDICTABLE>
    a424:	cmple	r0, r0, lsl #30
    a428:	strtmi	r4, [r8], -r3, ror #19
    a42c:			; <UNDEFINED> instruction: 0xf7f74479
    a430:	vmov.16	d8[1], lr
    a434:	stmdacs	r0, {r4, r9, fp}
    a438:	orrshi	pc, fp, r0
    a43c:	ldmpl	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    a440:	bmi	ff7ef064 <strspn@plt+0xff7ed4b0>
    a444:			; <UNDEFINED> instruction: 0xf8dfaf0b
    a448:	movwcs	r8, #892	; 0x37c
    a44c:	movwls	r4, #13434	; 0x347a
    a450:	movwls	r4, #5368	; 0x14f8
    a454:	bcs	fe445c7c <strspn@plt+0xfe4440c8>
    a458:	eorcc	pc, r8, sp, lsl #17
    a45c:	andls	sl, r2, #40960	; 0xa000
    a460:	bcs	445cc8 <strspn@plt+0x444114>
    a464:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    a468:			; <UNDEFINED> instruction: 0xf7f74638
    a46c:	smclt	36518	; 0x8ea6
    a470:			; <UNDEFINED> instruction: 0xf7f74638
    a474:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    a478:	bls	be9a4 <strspn@plt+0xbcdf0>
    a47c:	andsvc	r2, r3, r0, lsl #6
    a480:	movwcc	r9, #6915	; 0x1b03
    a484:			; <UNDEFINED> instruction: 0xf5b39303
    a488:	mvnle	r7, r0, lsl #30
    a48c:	beq	445cf4 <strspn@plt+0x444140>
    a490:	bls	1710b4 <strspn@plt+0x16f500>
    a494:			; <UNDEFINED> instruction: 0x4611681b
    a498:	andvs	r9, sl, r1, lsl #20
    a49c:			; <UNDEFINED> instruction: 0xf0004298
    a4a0:			; <UNDEFINED> instruction: 0xf7f780ed
    a4a4:	andcs	lr, r0, r2, lsr #22
    a4a8:	tstcs	r0, r2, lsr #32
    a4ac:			; <UNDEFINED> instruction: 0xf7f74628
    a4b0:			; <UNDEFINED> instruction: 0x1e04ea9a
    a4b4:	teqhi	pc, r0, asr #5	; <UNPREDICTABLE>
    a4b8:	b	bc849c <strspn@plt+0xbc68e8>
    a4bc:	vmlal.s8	q9, d0, d0
    a4c0:	stmdbls	r4, {r0, r1, r4, r6, r8, pc}
    a4c4:	addcc	pc, r0, #1325400064	; 0x4f000000
    a4c8:			; <UNDEFINED> instruction: 0xf7f74620
    a4cc:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    a4d0:	rscshi	pc, r9, r0, lsl #6
    a4d4:	stmdacs	r0, {r9, sl, sp}
    a4d8:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    a4dc:			; <UNDEFINED> instruction: 0x462948ba
    a4e0:			; <UNDEFINED> instruction: 0xf7f74478
    a4e4:	ldmdblt	r6, {r2, r4, r6, r9, fp, sp, lr, pc}
    a4e8:			; <UNDEFINED> instruction: 0xf7f74620
    a4ec:	andcs	lr, r1, r8, asr fp
    a4f0:	blmi	fec1cfd0 <strspn@plt+0xfec1b41c>
    a4f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a4f8:	blls	fe2e4568 <strspn@plt+0xfe2e29b4>
    a4fc:			; <UNDEFINED> instruction: 0xf040405a
    a500:			; <UNDEFINED> instruction: 0xf50d8153
    a504:	ldc	13, cr7, [sp], #52	; 0x34
    a508:	pop	{r1, r8, r9, fp, pc}
    a50c:	mcrne	15, 2, r8, cr3, cr0, {7}
    a510:	ldclpl	6, cr4, [sl], #16
    a514:			; <UNDEFINED> instruction: 0xf0002a0a
    a518:	movwcs	r8, #4239	; 0x108f
    a51c:	blls	9bf90 <strspn@plt+0x9a3dc>
    a520:	blcs	28594 <strspn@plt+0x269e0>
    a524:	addshi	pc, r2, r0
    a528:	b	fe3c850c <strspn@plt+0xfe3c6958>
    a52c:			; <UNDEFINED> instruction: 0x460a7839
    a530:			; <UNDEFINED> instruction: 0xf8336803
    a534:	ldrbeq	r3, [fp], #17
    a538:	adchi	pc, r9, r0, lsl #2
    a53c:	bls	9c02c <strspn@plt+0x9a478>
    a540:	andsvc	r2, r3, r0, lsl #6
    a544:	bne	fe445dac <strspn@plt+0xfe4441f8>
    a548:			; <UNDEFINED> instruction: 0xf7f74650
    a54c:	adcmi	lr, r0, #52, 22	; 0xd000
    a550:	addsle	r4, r5, r5, lsl #12
    a554:	andcs	pc, r0, sl, lsl r8	; <UNPREDICTABLE>
    a558:	strmi	r1, [r2], #2596	; 0xa24
    a55c:	addle	r2, pc, r3, lsr #20
    a560:			; <UNDEFINED> instruction: 0x4650499b
    a564:			; <UNDEFINED> instruction: 0xf7f74479
    a568:	addmi	lr, r4, #38912	; 0x9800
    a56c:			; <UNDEFINED> instruction: 0xf81add06
    a570:	bcs	352578 <strspn@plt+0x3509c4>
    a574:	bcs	8fe584 <strspn@plt+0x8fc9d0>
    a578:	adchi	pc, ip, r0, asr #32
    a57c:	vmlage.f64	d9, d9, d1
    a580:	subsls	pc, r0, #14614528	; 0xdf0000
    a584:	cdpne	4, 5, cr2, cr13, cr0, {0}
    a588:	strls	r9, [r6, -r4, lsl #22]
    a58c:	ldrmi	r4, [sp], #-1273	; 0xfffffb07
    a590:	eor	r4, ip, pc, asr r6
    a594:	ldrdlt	pc, [r0], -r6
    a598:	svceq	0x00fff1bb
    a59c:	adcshi	pc, r2, r0, lsl #4
    a5a0:	ldrbmi	fp, [r0], -r7, asr #2
    a5a4:	b	1748588 <strspn@plt+0x17469d4>
    a5a8:	svclt	0x00022801
    a5ac:	mulcs	r0, sl, r8
    a5b0:	andsvc	r9, sl, r2, lsl #22
    a5b4:	stmiane	r2!, {r0, r8, r9, fp, ip, pc}^
    a5b8:	svccc	0x0080f5b2
    a5bc:	adcshi	pc, r0, r0, lsl #5
    a5c0:	svclt	0x0001f805
    a5c4:			; <UNDEFINED> instruction: 0x46414650
    a5c8:			; <UNDEFINED> instruction: 0xf7f73401
    a5cc:			; <UNDEFINED> instruction: 0x4683eab8
    a5d0:	rsbsle	r2, r3, r0, lsl #16
    a5d4:			; <UNDEFINED> instruction: 0xf7f74641
    a5d8:			; <UNDEFINED> instruction: 0xf81beaee
    a5dc:	bl	2d65e4 <strspn@plt+0x2d4a30>
    a5e0:	blcs	cde8 <strspn@plt+0xb234>
    a5e4:			; <UNDEFINED> instruction: 0xf5b4d06a
    a5e8:			; <UNDEFINED> instruction: 0xf0006f80
    a5ec:			; <UNDEFINED> instruction: 0x463280b9
    a5f0:	ldrbmi	r4, [r0], -r9, asr #12
    a5f4:	b	16485d8 <strspn@plt+0x1646a24>
    a5f8:	sbcle	r2, fp, r1, lsl #16
    a5fc:	mulcs	r0, sl, r8
    a600:	bcs	8f2220 <strspn@plt+0x8f066c>
    a604:	bcs	37e778 <strspn@plt+0x37cbc4>
    a608:	ldmdbmi	r3!, {r0, r3, r4, r6, ip, lr, pc}^
    a60c:	movweq	lr, #31658	; 0x7baa
    a610:	movwcc	r9, #6659	; 0x1a03
    a614:	ldrbtmi	r4, [r9], #-2161	; 0xfffff78f
    a618:	tstcc	r8, r1, lsl #4
    a61c:			; <UNDEFINED> instruction: 0xf7f74478
    a620:			; <UNDEFINED> instruction: 0xee18e9b6
    a624:	blls	1cce6c <strspn@plt+0x1cb2b8>
    a628:	addsmi	r6, r8, #1769472	; 0x1b0000
    a62c:	svcge	0x005ff43f
    a630:	b	16c8614 <strspn@plt+0x16c6a60>
    a634:	ldrb	r2, [fp, -r1]
    a638:	beq	4677c <strspn@plt+0x44bc8>
    a63c:	andge	pc, r3, r7, lsl #16
    a640:			; <UNDEFINED> instruction: 0xf43f2b00
    a644:			; <UNDEFINED> instruction: 0x46d3af1a
    a648:			; <UNDEFINED> instruction: 0xe768461c
    a64c:			; <UNDEFINED> instruction: 0xe77946ba
    a650:	strb	r2, [sp, -r0, lsr #32]
    a654:	blcs	b68708 <strspn@plt+0xb66b54>
    a658:	mcrge	4, 7, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    a65c:	strtmi	fp, [r0], -r7, lsl #3
    a660:	ldmdb	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a664:	blle	1d9466c <strspn@plt+0x1d92ab8>
    a668:	vst2.8	{d25,d27}, [pc], r4
    a66c:	andcs	r3, r0, r0, lsl #5
    a670:	stmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a674:	ldclle	8, cr2, [fp, #-0]
    a678:	andsvs	r9, r8, r5, lsl #22
    a67c:	ldr	r2, [r7, -r0]!
    a680:	ldmpl	r3!, {r1, r2, r3, r6, r8, r9, fp, lr}^
    a684:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
    a688:	bcc	445eb0 <strspn@plt+0x4442fc>
    a68c:	stcls	6, cr14, [r2, #-868]	; 0xfffffc9c
    a690:	ldmdbmi	r3, {r0, r3, r9, sl, fp, sp, pc}^
    a694:	rsbvc	r2, sl, r0, lsl #6
    a698:			; <UNDEFINED> instruction: 0x46284479
    a69c:	adcvc	r4, fp, r2, lsr r6
    a6a0:	b	c8684 <strspn@plt+0xc6ad0>
    a6a4:	cmnle	r4, r1, lsl #16
    a6a8:			; <UNDEFINED> instruction: 0x3c019b04
    a6ac:			; <UNDEFINED> instruction: 0xf10d9901
    a6b0:	ldmdavs	r2!, {r0, r2, r3, r5, r9, fp}
    a6b4:			; <UNDEFINED> instruction: 0xf803440b
    a6b8:	strb	r2, [r0, -r1, lsl #24]
    a6bc:	blls	722dc <strspn@plt+0x70728>
    a6c0:	movwls	r4, #5155	; 0x1423
    a6c4:	blls	18423c <strspn@plt+0x182688>
    a6c8:			; <UNDEFINED> instruction: 0x46206018
    a6cc:	b	19c86b0 <strspn@plt+0x19c6afc>
    a6d0:	str	r2, [sp, -r0]
    a6d4:	stmdane	fp!, {r0, r1, r6, r8, fp, lr}
    a6d8:	movwcc	r9, #6659	; 0x1a03
    a6dc:	ldrbtmi	r4, [r9], #-2114	; 0xfffff7be
    a6e0:	tstcc	r8, r1, lsl #4
    a6e4:			; <UNDEFINED> instruction: 0xf7f74478
    a6e8:			; <UNDEFINED> instruction: 0xe79ae952
    a6ec:	stmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6f0:			; <UNDEFINED> instruction: 0xf7f76800
    a6f4:	strtmi	lr, [r9], -ip, lsl #20
    a6f8:	ldmdami	ip!, {r1, r9, sl, lr}
    a6fc:			; <UNDEFINED> instruction: 0xf7f74478
    a700:	ldrbt	lr, [r0], r6, asr #18
    a704:	ldmdbmi	sl!, {r1, r2, r8, r9, sl, fp, ip, pc}
    a708:	bl	feab0f1c <strspn@plt+0xfeaaf368>
    a70c:	ldmdami	r9!, {r0, r1, r2, r8, r9}
    a710:	movwcc	r4, #5241	; 0x1479
    a714:	tstcc	r8, r1, lsl #4
    a718:			; <UNDEFINED> instruction: 0xf7f74478
    a71c:			; <UNDEFINED> instruction: 0xe780e938
    a720:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    a724:	tstcc	r8, r9, ror r4
    a728:			; <UNDEFINED> instruction: 0xf7f74478
    a72c:			; <UNDEFINED> instruction: 0xe778e930
    a730:	strcs	r2, [r1], -r0, lsl #8
    a734:			; <UNDEFINED> instruction: 0xf7f7e6cf
    a738:	stmdavs	r4, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    a73c:			; <UNDEFINED> instruction: 0xf7f74620
    a740:	strtmi	lr, [r9], -r6, ror #19
    a744:	stmdami	lr!, {r1, r9, sl, lr}
    a748:			; <UNDEFINED> instruction: 0xf7f74478
    a74c:	strtmi	lr, [r0], -r0, lsr #18
    a750:	stmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a754:	stmdami	fp!, {r2, r3, r6, r7, r9, sl, sp, lr, pc}
    a758:			; <UNDEFINED> instruction: 0xf7f74478
    a75c:	str	lr, [r3, r4, lsr #18]
    a760:	vmax.f32	d25, d0, d6
    a764:	str	r4, [sl, r1, lsl #8]!
    a768:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    a76c:	ldmdb	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a770:			; <UNDEFINED> instruction: 0xf7f7e6a7
    a774:	stmdavs	r4, {r3, r7, r8, fp, sp, lr, pc}
    a778:			; <UNDEFINED> instruction: 0xf7f74620
    a77c:	strtmi	lr, [r9], -r8, asr #19
    a780:	stmdami	r2!, {r1, r9, sl, lr}
    a784:			; <UNDEFINED> instruction: 0xf7f74478
    a788:	strtmi	lr, [r0], -r2, lsl #18
    a78c:	stmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a790:	ldmdbmi	pc, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    a794:	ldmdami	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    a798:	bls	9b984 <strspn@plt+0x99dd0>
    a79c:	tstcc	r8, r1, lsl #6
    a7a0:			; <UNDEFINED> instruction: 0xf7f74478
    a7a4:			; <UNDEFINED> instruction: 0xe73ce8f4
    a7a8:	stmia	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a7ac:	andeq	pc, r1, ip, ror #21
    a7b0:	andeq	pc, r1, r0, ror #21
    a7b4:	andeq	r0, r0, r0, lsl #2
    a7b8:	andeq	r9, r0, ip, asr #12
    a7bc:	andeq	r0, r0, ip, lsl #2
    a7c0:	andeq	sl, r0, r0, lsr #9
    a7c4:	andeq	sl, r0, r4, lsr r5
    a7c8:	andeq	sl, r0, r8, ror r3
    a7cc:	andeq	pc, r1, r8, ror #19
    a7d0:	andeq	sl, r0, ip, lsl #7
    a7d4:			; <UNDEFINED> instruction: 0x00004fb8
    a7d8:	strheq	pc, [r0], -lr	; <UNPREDICTABLE>
    a7dc:	andeq	sl, r0, ip, ror #6
    a7e0:	andeq	r4, r0, ip, lsr #29
    a7e4:	strdeq	lr, [r0], -r6
    a7e8:	andeq	sl, r0, r8, lsr #4
    a7ec:	andeq	sl, r0, r0, lsl #3
    a7f0:	andeq	lr, r0, r4, asr #31
    a7f4:	andeq	sl, r0, ip, lsl r2
    a7f8:			; <UNDEFINED> instruction: 0x0000efb0
    a7fc:	andeq	sl, r0, r0, asr #4
    a800:	andeq	sl, r0, ip, ror #1
    a804:	andeq	sl, r0, r8, asr #1
    a808:	strheq	sl, [r0], -r6
    a80c:	andeq	sl, r0, r8, lsl r1
    a810:	andeq	lr, r0, ip, lsr pc
    a814:	andeq	sl, r0, r0, lsr #2
    a818:	push	{r8, r9, fp, sp}
    a81c:			; <UNDEFINED> instruction: 0x46054ff0
    a820:	strmi	fp, [sl], r3, lsl #1
    a824:	svclt	0x00b84693
    a828:	blle	194430 <strspn@plt+0x19287c>
    a82c:	svclt	0x00db2b18
    a830:	strcs	r3, [r1, -r8, lsl #6]
    a834:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    a838:			; <UNDEFINED> instruction: 0x4658409f
    a83c:			; <UNDEFINED> instruction: 0xf7f74c26
    a840:	ldrbtmi	lr, [ip], #-2252	; 0xfffff734
    a844:	blcs	248d8 <strspn@plt+0x22d24>
    a848:	blle	e9c068 <strspn@plt+0xe9a4b4>
    a84c:	addeq	pc, r0, #71	; 0x47
    a850:	ldmvc	fp, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    a854:	and	r9, r3, r1, lsl #4
    a858:	svccc	0x0020f854
    a85c:	blle	c15464 <strspn@plt+0xc138b0>
    a860:	ssatmi	r4, #2, sp, lsl #5
    a864:	stmdavs	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    a868:	svclt	0x00b44553
    a86c:	movwcs	r2, #769	; 0x301
    a870:	stmiavs	r1!, {r4, ip, lr, pc}
    a874:	svclt	0x00d42900
    a878:			; <UNDEFINED> instruction: 0xf0032300
    a87c:	ldrbmi	r0, [r1, #-769]	; 0xfffffcff
    a880:	movwcs	fp, #4020	; 0xfb4
    a884:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    a888:	rscle	r2, r5, r0, lsl #22
    a88c:	andlt	r4, r3, r8, asr #12
    a890:	svchi	0x00f0e8bd
    a894:	stmiavs	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, pc}^
    a898:	ldrbmi	r0, [r8, #-4035]	; 0xfffff03d
    a89c:			; <UNDEFINED> instruction: 0xf043bf08
    a8a0:	b	10cb4ac <strspn@plt+0x10c98f8>
    a8a4:	adcsmi	r0, r0, #8, 6	; 0x20000000
    a8a8:			; <UNDEFINED> instruction: 0xf043bf08
    a8ac:	blcs	b4b8 <strspn@plt+0x9904>
    a8b0:			; <UNDEFINED> instruction: 0xf7f7d1ec
    a8b4:	ldrbmi	lr, [r8, #-2194]	; 0xfffff76e
    a8b8:			; <UNDEFINED> instruction: 0xf854d0e8
    a8bc:	blcs	1a544 <strspn@plt+0x18990>
    a8c0:			; <UNDEFINED> instruction: 0xf04fdace
    a8c4:	strbmi	r0, [r8], -r0, lsl #18
    a8c8:	pop	{r0, r1, ip, sp, pc}
    a8cc:	stmdbvs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a8d0:	andsmi	r9, sl, #4096	; 0x1000
    a8d4:	sbfx	sp, pc, #3, #32
    a8d8:	andeq	pc, r1, r2, asr #15
    a8dc:	svcmi	0x00f0e92d
    a8e0:	stmdbmi	r4, {r3, r7, r9, sl, lr}^
    a8e4:	blvs	4dc148 <strspn@plt+0x4da594>
    a8e8:	bmi	10f6b54 <strspn@plt+0x10f4fa0>
    a8ec:			; <UNDEFINED> instruction: 0x46044479
    a8f0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    a8f4:			; <UNDEFINED> instruction: 0xf04f9217
    a8f8:	blcs	b100 <strspn@plt+0x954c>
    a8fc:	ldmvc	fp!, {r1, r3, r5, r6, r8, ip, lr, pc}^
    a900:	rsble	r2, r4, r0, lsl #22
    a904:	svceq	0x0004f1b8
    a908:			; <UNDEFINED> instruction: 0xf1a8dd49
    a90c:	stcne	8, cr0, [r3], #20
    a910:	stmdaeq	r1, {r3, r5, ip, sp, lr, pc}
    a914:	ldrdlt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    a918:	ldrdge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    a91c:	blmi	e5bb84 <strspn@plt+0xe59fd0>
    a920:			; <UNDEFINED> instruction: 0xf10d44fb
    a924:	ldrbtmi	r0, [sl], #2332	; 0x91c
    a928:	movwls	r4, #21627	; 0x547b
    a92c:	bls	1829b0 <strspn@plt+0x180dfc>
    a930:	teqcs	pc, r0, asr #6
    a934:	strls	r4, [r1], -r8, asr #12
    a938:	andcs	r9, r1, #0, 4
    a93c:	ldmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a940:			; <UNDEFINED> instruction: 0x46296d3a
    a944:			; <UNDEFINED> instruction: 0xf04f4630
    a948:			; <UNDEFINED> instruction: 0xf7ff33ff
    a94c:	stmdacs	r0, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    a950:	ldmdbvs	r9!, {r0, r3, r4, r5, ip, lr, pc}^
    a954:	stmdbcs	r1, {r0, r1, r6, r8, fp, sp, lr}
    a958:	cmnlt	r1, #24, 24	; 0x1800
    a95c:	strbmi	r4, [sl], -sl, lsr #18
    a960:	ldrbtmi	r2, [r9], #-1
    a964:	ldm	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a968:	strmi	r3, [r0, #1026]!	; 0x402
    a96c:	stmdbvc	r5!, {r0, r1, r2, r4, ip, lr, pc}^
    a970:	vstrcs.16	s14, [r0, #-76]	; 0xffffffb4	; <UNPREDICTABLE>
    a974:	movtcs	sp, #219	; 0xdb
    a978:	teqcs	pc, r1, lsl #4
    a97c:	strls	r4, [r2, #-1608]	; 0xfffff9b8
    a980:			; <UNDEFINED> instruction: 0xf8cd9601
    a984:			; <UNDEFINED> instruction: 0xf7f7b000
    a988:	bfi	lr, r0, #18, #8
    a98c:	strcc	r4, [r2], #-2335	; 0xfffff6e1
    a990:	andcs	r4, r1, sl, lsl r6
    a994:			; <UNDEFINED> instruction: 0xf7f74479
    a998:	strmi	lr, [r0, #2204]!	; 0x89c
    a99c:	bmi	73f140 <strspn@plt+0x73d58c>
    a9a0:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    a9a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a9a8:	subsmi	r9, sl, r7, lsl fp
    a9ac:	andcs	sp, r1, r0, lsr #2
    a9b0:	pop	{r0, r3, r4, ip, sp, pc}
    a9b4:	stmibvs	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a9b8:	ldrbmi	r4, [r1], -sl, asr #12
    a9bc:	strls	r2, [r0, #-1]
    a9c0:	stm	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9c4:			; <UNDEFINED> instruction: 0x4648e7d0
    a9c8:	ldmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9cc:	bvs	f04904 <strspn@plt+0xf02d50>
    a9d0:	orrsle	r2, r7, r0, lsl #22
    a9d4:	bcs	25ac4 <strspn@plt+0x23f10>
    a9d8:	stmdbmi	lr, {r0, r2, r8, sl, fp, ip, lr, pc}
    a9dc:	ldrbtmi	r2, [r9], #-1
    a9e0:	ldmda	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a9e4:	stmdami	ip, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    a9e8:			; <UNDEFINED> instruction: 0xf7f74478
    a9ec:	str	lr, [r9, sl, lsl #16]
    a9f0:	svc	0x00c4f7f6
    a9f4:	strdeq	pc, [r1], -r0
    a9f8:	andeq	r0, r0, r0, lsl #2
    a9fc:	strdeq	sl, [r0], -r4
    aa00:	andeq	sl, r0, r6, lsl #2
    aa04:	ldrdeq	sl, [r0], -r8
    aa08:	andeq	sl, r0, sl, lsr #17
    aa0c:	andeq	ip, r0, r8, asr #22
    aa10:	andeq	pc, r1, sl, lsr r5	; <UNPREDICTABLE>
    aa14:	andeq	r9, r0, lr, asr #31
    aa18:	andeq	r9, r0, r8, ror #31
    aa1c:	svcmi	0x00f0e92d
    aa20:	ldmdbmi	r5!, {r3, r7, r9, sl, lr}
    aa24:	blvs	4dc280 <strspn@plt+0x4da6cc>
    aa28:	bmi	d36c84 <strspn@plt+0xd350d0>
    aa2c:			; <UNDEFINED> instruction: 0x46044479
    aa30:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    aa34:			; <UNDEFINED> instruction: 0xf04f9213
    aa38:	blcs	b240 <strspn@plt+0x968c>
    aa3c:	stmiavc	fp!, {r0, r2, r4, r6, r8, ip, lr, pc}^
    aa40:	suble	r2, pc, r0, lsl #22
    aa44:	svceq	0x0004f1b8
    aa48:			; <UNDEFINED> instruction: 0xf8dfdd34
    aa4c:	mcrne	0, 3, r9, cr1, cr4, {5}
    aa50:	ldrsbtlt	pc, [r0], pc	; <UNPREDICTABLE>
    aa54:			; <UNDEFINED> instruction: 0xf8df4488
    aa58:	ldrbtmi	sl, [r9], #176	; 0xb0
    aa5c:	strcc	r4, [r3], #-1275	; 0xfffffb05
    aa60:	mcrge	4, 0, r4, cr3, cr10, {7}
    aa64:	orrlt	lr, r9, #7
    aa68:			; <UNDEFINED> instruction: 0x46514632
    aa6c:			; <UNDEFINED> instruction: 0xf7f72001
    aa70:	strbmi	lr, [r4, #-2096]	; 0xfffff7d0
    aa74:			; <UNDEFINED> instruction: 0xf814d01e
    aa78:	movtcs	r7, #3841	; 0xf01
    aa7c:	teqcs	pc, r1, lsl #4
    aa80:			; <UNDEFINED> instruction: 0xf8cd4630
    aa84:	strls	r9, [r1, -r0]
    aa88:	stm	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa8c:	ldrtmi	r6, [r8], -sl, lsr #26
    aa90:	mvnscc	pc, #79	; 0x4f
    aa94:			; <UNDEFINED> instruction: 0xf7ff2100
    aa98:	ldrhlt	pc, [r8, #239]!	; 0xef	; <UNPREDICTABLE>
    aa9c:	stmdbvs	r3, {r0, r3, r5, r6, r8, fp, sp, lr}^
    aaa0:			; <UNDEFINED> instruction: 0xdde02901
    aaa4:			; <UNDEFINED> instruction: 0x461a4919
    aaa8:	ldrbtmi	r2, [r9], #-1
    aaac:	ldmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aab0:	mvnle	r4, r4, asr #10
    aab4:	blmi	45d314 <strspn@plt+0x45b760>
    aab8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aabc:	blls	4e4b2c <strspn@plt+0x4e2f78>
    aac0:	tstle	r7, sl, asr r0
    aac4:	andslt	r2, r5, r1
    aac8:	svchi	0x00f0e8bd
    aacc:	ldrtmi	r6, [r2], -r7, lsl #19
    aad0:	andcs	r4, r1, r9, asr r6
    aad4:			; <UNDEFINED> instruction: 0xf7f69700
    aad8:			; <UNDEFINED> instruction: 0xe7caeffc
    aadc:			; <UNDEFINED> instruction: 0xf7f64630
    aae0:	bfi	lr, r0, (invalid: 31:6)
    aae4:	blcs	25398 <strspn@plt+0x237e4>
    aae8:	stmdami	sl, {r2, r3, r5, r7, r8, ip, lr, pc}
    aaec:			; <UNDEFINED> instruction: 0xf7f64478
    aaf0:	str	lr, [r7, r8, lsl #31]!
    aaf4:	svc	0x0042f7f6
    aaf8:			; <UNDEFINED> instruction: 0x0001f4b0
    aafc:	andeq	r0, r0, r0, lsl #2
    ab00:	andeq	r9, r0, r6, lsr #31
    ab04:	ldrdeq	r9, [r0], -r0
    ab08:	andeq	sl, r0, ip, lsr #15
    ab0c:	andeq	ip, r0, r2, lsr sl
    ab10:	andeq	pc, r1, r4, lsr #8
    ab14:	andeq	r9, r0, ip, asr #30
    ab18:	push	{r1, r8, fp, sp}
    ab1c:			; <UNDEFINED> instruction: 0x460c43f8
    ab20:	stmdavc	r3, {r1, r2, r6, r8, sl, fp, ip, lr, pc}
    ab24:	ldrmi	r4, [r5], -r6, lsl #12
    ab28:	smlaldeq	pc, r0, r3, r0	; <UNPREDICTABLE>
    ab2c:	ldmdaeq	pc!, {r0, r1, ip, sp, lr, pc}	; <UNPREDICTABLE>
    ab30:	ssatmi	sp, #26, r3, lsl #2
    ab34:	strbmi	r6, [r9], -fp, lsr #21
    ab38:	strbmi	r6, [r0], -sl, lsr #26
    ab3c:	svclt	0x00b82b00
    ab40:			; <UNDEFINED> instruction: 0xf7ff6aeb
    ab44:	mvnlt	pc, r9, ror #28
    ab48:	bicslt	r6, fp, r3, asr #19
    ab4c:	strtmi	r4, [r1], -sl, lsr #12
    ab50:			; <UNDEFINED> instruction: 0x47984630
    ab54:	pop	{r4, r5, r7, r8, ip, sp, pc}
    ab58:			; <UNDEFINED> instruction: 0xf89083f8
    ab5c:			; <UNDEFINED> instruction: 0xf1b89001
    ab60:			; <UNDEFINED> instruction: 0xf1a90f00
    ab64:	blx	feccbb68 <strspn@plt+0xfecc9fb4>
    ab68:	b	140797c <strspn@plt+0x1405dc8>
    ab6c:	svclt	0x00081353
    ab70:	blcs	13778 <strspn@plt+0x11bc4>
    ab74:			; <UNDEFINED> instruction: 0xf7ffd0de
    ab78:			; <UNDEFINED> instruction: 0xf04ffeb1
    ab7c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp}
    ab80:	ubfx	sp, r8, #1, #9
    ab84:	ldmdbmi	r7, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    ab88:	andcs	r4, r1, r2, asr #12
    ab8c:			; <UNDEFINED> instruction: 0xf7f64479
    ab90:	stccs	15, cr14, [r0], {160}	; 0xa0
    ab94:			; <UNDEFINED> instruction: 0x4630dd1f
    ab98:	cmpcs	r0, r1, lsl #4
    ab9c:	svc	0x0010f7f6
    aba0:			; <UNDEFINED> instruction: 0x46224911
    aba4:	pop	{r0, sp}
    aba8:	ldrbtmi	r4, [r9], #-1016	; 0xfffffc08
    abac:	svclt	0x008ef7f6
    abb0:	strtmi	r4, [r2], -lr, lsl #18
    abb4:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    abb8:	mvnsmi	lr, #12386304	; 0xbd0000
    abbc:	tstcc	r4, r8, ror r4
    abc0:	mcrlt	7, 7, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    abc4:	strbmi	r4, [fp], -fp, lsl #18
    abc8:	andcs	r4, r1, r2, asr #12
    abcc:			; <UNDEFINED> instruction: 0xf7f64479
    abd0:	stccs	15, cr14, [r0], {128}	; 0x80
    abd4:			; <UNDEFINED> instruction: 0x4621dcdf
    abd8:	andcs	r4, r1, #48, 12	; 0x3000000
    abdc:	mvnsmi	lr, #12386304	; 0xbd0000
    abe0:	mcrlt	7, 7, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    abe4:	andeq	r9, r0, r8, lsr #30
    abe8:	andeq	r5, r0, r2, ror pc
    abec:	andeq	lr, r0, lr, lsl fp
    abf0:	muleq	r0, r8, lr
    abf4:	andeq	r9, r0, ip, lsr #29
    abf8:	svceq	0x0080f110
    abfc:			; <UNDEFINED> instruction: 0x4614b530
    ac00:	tstle	r2, r3, lsl #1
    ac04:	bmi	439110 <strspn@plt+0x43755c>
    ac08:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    ac0c:	movwgt	ip, #14855	; 0x3a07
    ac10:	andsvc	r4, sl, r0, lsr #12
    ac14:	ldclt	0, cr11, [r0, #-12]!
    ac18:	ldrmi	r4, [r5], -ip, lsl #22
    ac1c:	blgt	3dbe10 <strspn@plt+0x3da25c>
    ac20:	strtmi	ip, [r0], -r7, lsl #10
    ac24:	andlt	r8, r3, fp, lsr #32
    ac28:	stcmi	13, cr11, [r9, #-192]	; 0xffffff40
    ac2c:	mvnscc	pc, #79	; 0x4f
    ac30:	andcs	r9, r1, #1
    ac34:			; <UNDEFINED> instruction: 0x2120447d
    ac38:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    ac3c:	svc	0x00b4f7f6
    ac40:	andlt	r4, r3, r0, lsr #12
    ac44:	svclt	0x0000bd30
    ac48:	andeq	r5, r0, lr, ror #8
    ac4c:	andeq	r5, r0, ip, asr #8
    ac50:	andeq	r9, r0, ip, lsr #29
    ac54:	svcmi	0x00f0e92d
    ac58:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    ac5c:	ldrmi	r8, [r6], -r2, lsl #22
    ac60:			; <UNDEFINED> instruction: 0x460449b6
    ac64:	bmi	feda58b8 <strspn@plt+0xfeda3d04>
    ac68:	adclt	r4, fp, r9, ror r4
    ac6c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    ac70:			; <UNDEFINED> instruction: 0xf04f9229
    ac74:	blcs	b47c <strspn@plt+0x98c8>
    ac78:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
    ac7c:	blcs	29050 <strspn@plt+0x2749c>
    ac80:	teqhi	ip, r0	; <UNPREDICTABLE>
    ac84:	strcc	r3, [r4], #-3844	; 0xfffff0fc
    ac88:	vpmax.f32	d18, d0, d3
    ac8c:	blmi	feb6b084 <strspn@plt+0xfeb694d0>
    ac90:	adcsge	pc, r4, #14614528	; 0xdf0000
    ac94:	adcslt	pc, r4, #14614528	; 0xdf0000
    ac98:	ldrbtmi	r4, [sl], #1147	; 0x47b
    ac9c:	bcc	4464c4 <strspn@plt+0x444910>
    aca0:	ldrsh	r4, [pc], #-75	; <UNPREDICTABLE>
    aca4:	vpadd.f32	d18, d0, d11
    aca8:	stmibmi	r9!, {r2, r3, r4, r5, r6, r7, pc}
    acac:			; <UNDEFINED> instruction: 0xf10d2001
    acb0:	ldrbtmi	r0, [r9], #-2308	; 0xfffff6fc
    acb4:	svc	0x000cf7f6
    acb8:	strbmi	r4, [r2], -r6, lsr #19
    acbc:	ldrbtmi	r2, [r9], #-1
    acc0:	svc	0x0006f7f6
    acc4:	tstcs	r1, sl, asr #12
    acc8:	muleq	r5, r4, r9
    accc:			; <UNDEFINED> instruction: 0xff94f7ff
    acd0:	ldrbtmi	r4, [r9], #-2465	; 0xfffff65f
    acd4:	andcs	r4, r1, r2, lsl #12
    acd8:	mrc	7, 7, APSR_nzcv, cr10, cr6, {7}
    acdc:	tstcs	r1, sl, asr #12
    ace0:	muleq	r6, r4, r9
    ace4:			; <UNDEFINED> instruction: 0xff88f7ff
    ace8:	ldrbtmi	r4, [r9], #-2460	; 0xfffff664
    acec:	andcs	r4, r1, r2, lsl #12
    acf0:	mcr	7, 7, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    acf4:	tstcs	r1, sl, asr #12
    acf8:	muleq	r7, r4, r9
    acfc:			; <UNDEFINED> instruction: 0xff7cf7ff
    ad00:	ldrbtmi	r4, [r9], #-2455	; 0xfffff669
    ad04:	andcs	r4, r1, r2, lsl #12
    ad08:	mcr	7, 7, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    ad0c:	tstcs	r1, sl, asr #12
    ad10:	muleq	r8, r4, r9
    ad14:			; <UNDEFINED> instruction: 0xff70f7ff
    ad18:	ldrbtmi	r4, [r9], #-2450	; 0xfffff66e
    ad1c:	andcs	r4, r1, r2, lsl #12
    ad20:	mrc	7, 6, APSR_nzcv, cr6, cr6, {7}
    ad24:	tstcs	r1, sl, asr #12
    ad28:	muleq	r9, r4, r9
    ad2c:			; <UNDEFINED> instruction: 0xff64f7ff
    ad30:	ldrbtmi	r4, [r9], #-2445	; 0xfffff673
    ad34:	andcs	r4, r1, r2, lsl #12
    ad38:	mcr	7, 6, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    ad3c:	svceq	0x0000f1b8
    ad40:	sbchi	pc, r3, r0, asr #32
    ad44:			; <UNDEFINED> instruction: 0xf7f6200a
    ad48:	ldmdavc	r3!, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    ad4c:			; <UNDEFINED> instruction: 0xf0402b00
    ad50:	bvc	1ceaf8c <strspn@plt+0x1ce93d8>
    ad54:			; <UNDEFINED> instruction: 0xf0402b00
    ad58:	blne	1feafb8 <strspn@plt+0x1fe9404>
    ad5c:	svccs	0x0003442c
    ad60:	addshi	pc, r1, r0, asr #6
    ad64:	bvc	1c6cdf4 <strspn@plt+0x1c6b240>
    ad68:	blt	14a9104 <strspn@plt+0x14a7550>
    ad6c:	addslt	r3, r2, #4, 10	; 0x1000000
    ad70:	blvs	1cf72bc <strspn@plt+0x1cf5708>
    ad74:			; <UNDEFINED> instruction: 0xd1f04293
    ad78:	blcs	2914c <strspn@plt+0x27598>
    ad7c:	sbchi	pc, r7, r0, asr #32
    ad80:	blcs	25654 <strspn@plt+0x23aa0>
    ad84:	sbchi	pc, sp, r0, asr #32
    ad88:	mulhi	r4, r4, r8
    ad8c:			; <UNDEFINED> instruction: 0xf0082aff
    ad90:	stcle	8, cr0, [r7, #4]
    ad94:	svcvc	0x0000f5b2
    ad98:	addhi	pc, sl, r0, lsl #5
    ad9c:	vpadd.f32	d18, d0, d11
    ada0:	ldrbmi	r8, [r9], -sp, lsl #1
    ada4:			; <UNDEFINED> instruction: 0xf7f62001
    ada8:	ldmdbmi	r0!, {r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    adac:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    adb0:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    adb4:			; <UNDEFINED> instruction: 0xf7f62001
    adb8:	strbmi	lr, [sl], -ip, lsl #29
    adbc:	stmdbvc	r0!, {r0, r8, sp}^
    adc0:	mcr2	7, 0, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    adc4:	ldrbtmi	r4, [r9], #-2410	; 0xfffff696
    adc8:	andcs	r4, r1, r2, lsl #12
    adcc:	mcr	7, 4, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    add0:	tstcs	r1, sl, asr #12
    add4:			; <UNDEFINED> instruction: 0xf7f879a0
    add8:	stmdbmi	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    addc:			; <UNDEFINED> instruction: 0x46024479
    ade0:			; <UNDEFINED> instruction: 0xf7f62001
    ade4:			; <UNDEFINED> instruction: 0x464aee76
    ade8:	stmibvc	r0!, {r0, r8, sp}^
    adec:	ldc2l	7, cr15, [r0, #992]!	; 0x3e0
    adf0:	ldrbtmi	r4, [r9], #-2401	; 0xfffff69f
    adf4:	andcs	r4, r1, r2, lsl #12
    adf8:	mcr	7, 3, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    adfc:	tstcs	r1, sl, asr #12
    ae00:			; <UNDEFINED> instruction: 0xf7f87a20
    ae04:	ldmdbmi	sp, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    ae08:			; <UNDEFINED> instruction: 0x46024479
    ae0c:			; <UNDEFINED> instruction: 0xf7f62001
    ae10:	strbmi	lr, [sl], -r0, ror #28
    ae14:	bvc	1813220 <strspn@plt+0x181166c>
    ae18:	ldc2l	7, cr15, [sl, #992]	; 0x3e0
    ae1c:	ldrbtmi	r4, [r9], #-2392	; 0xfffff6a8
    ae20:	andcs	r4, r1, r2, lsl #12
    ae24:	mrc	7, 2, APSR_nzcv, cr4, cr6, {7}
    ae28:	svceq	0x0000f1b8
    ae2c:	strbmi	sp, [sl], -sl, lsl #1
    ae30:			; <UNDEFINED> instruction: 0xf9942101
    ae34:			; <UNDEFINED> instruction: 0xf7ff000a
    ae38:	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    ae3c:			; <UNDEFINED> instruction: 0x46024479
    ae40:			; <UNDEFINED> instruction: 0xf7f62001
    ae44:	strbmi	lr, [sl], -r6, asr #28
    ae48:			; <UNDEFINED> instruction: 0xf9942101
    ae4c:			; <UNDEFINED> instruction: 0xf7ff000b
    ae50:	stmdbmi	sp, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    ae54:			; <UNDEFINED> instruction: 0x46024479
    ae58:			; <UNDEFINED> instruction: 0xf7f62001
    ae5c:	andcs	lr, sl, sl, lsr lr
    ae60:	mcr	7, 1, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    ae64:	blcs	29038 <strspn@plt+0x27484>
    ae68:	svcge	0x0073f43f
    ae6c:	stmiavc	r0!, {r0, r3, r8, fp, sp, pc}
    ae70:	stc2l	7, cr15, [r2, #992]!	; 0x3e0
    ae74:			; <UNDEFINED> instruction: 0x46024651
    ae78:			; <UNDEFINED> instruction: 0xf7f62001
    ae7c:	bvc	1d0672c <strspn@plt+0x1d04b78>
    ae80:			; <UNDEFINED> instruction: 0xf43f2b00
    ae84:	bmi	1076c34 <strspn@plt+0x1075080>
    ae88:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    ae8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ae90:	subsmi	r9, sl, r9, lsr #22
    ae94:	andcs	sp, r1, pc, asr #2
    ae98:	ldc	0, cr11, [sp], #172	; 0xac
    ae9c:	pop	{r1, r8, r9, fp, pc}
    aea0:	ldmdbmi	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aea4:	andcs	r4, r1, fp, lsr #12
    aea8:			; <UNDEFINED> instruction: 0xf7f64479
    aeac:	smmla	r4, r2, lr, lr
    aeb0:	bne	446718 <strspn@plt+0x444b64>
    aeb4:			; <UNDEFINED> instruction: 0xf7f62001
    aeb8:	strb	lr, [r3, -ip, lsl #28]
    aebc:			; <UNDEFINED> instruction: 0x462b4935
    aec0:	ldrbtmi	r2, [r9], #-1
    aec4:	mcr	7, 0, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    aec8:	strbmi	lr, [sl], -r7, asr #14
    aecc:	muleq	sl, r4, r9
    aed0:			; <UNDEFINED> instruction: 0xf7ff2101
    aed4:	ldmdbmi	r0!, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    aed8:			; <UNDEFINED> instruction: 0x46024479
    aedc:			; <UNDEFINED> instruction: 0xf7f62001
    aee0:			; <UNDEFINED> instruction: 0x464aedf8
    aee4:	muleq	fp, r4, r9
    aee8:			; <UNDEFINED> instruction: 0xf7ff2101
    aeec:	stmdbmi	fp!, {r0, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    aef0:			; <UNDEFINED> instruction: 0x46024479
    aef4:			; <UNDEFINED> instruction: 0xf7f62001
    aef8:	str	lr, [r3, -ip, ror #27]!
    aefc:	blcs	257d0 <strspn@plt+0x23c1c>
    af00:	mcrge	4, 6, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    af04:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    af08:	ldcl	7, cr15, [sl, #-984]!	; 0xfffffc28
    af0c:	strtmi	lr, [r5], #-1722	; 0xfffff946
    af10:	stccc	12, cr3, [r1, #-4]
    af14:	svceq	0x0001f814
    af18:	ldcl	7, cr15, [r2, #984]	; 0x3d8
    af1c:	mvnsle	r4, ip, lsr #5
    af20:	blcs	84dec <strspn@plt+0x83238>
    af24:	strtmi	r4, [r0], -r9, lsr #12
    af28:	ldrmi	fp, [sl], -ip, lsl #30
    af2c:	rscscc	pc, pc, #79	; 0x4f
    af30:	stcl	7, cr15, [r6, #-984]	; 0xfffffc28
    af34:			; <UNDEFINED> instruction: 0xf7f6e7a7
    af38:	svclt	0x0000ed22
    af3c:	andeq	pc, r1, r4, ror r2	; <UNPREDICTABLE>
    af40:	andeq	r0, r0, r0, lsl #2
    af44:	andeq	sl, r0, r0, lsr r1
    af48:	andeq	r5, r0, r6, lsl #10
    af4c:			; <UNDEFINED> instruction: 0x00009eb8
    af50:	andeq	r9, r0, r6, lsr #29
    af54:			; <UNDEFINED> instruction: 0x00009eb2
    af58:	andeq	r9, r0, sl, lsr #29
    af5c:	andeq	r9, r0, sl, lsr #29
    af60:			; <UNDEFINED> instruction: 0x00009eba
    af64:	andeq	r9, r0, sl, asr #29
    af68:	ldrdeq	r9, [r0], -lr
    af6c:	ldrdeq	r9, [r0], -r2
    af70:	andeq	r9, r0, lr, asr #29
    af74:	ldrdeq	r9, [r0], -r4
    af78:	andeq	r9, r0, sl, ror #29
    af7c:	andeq	r9, r0, r0, lsl #30
    af80:	andeq	r9, r0, lr, lsl pc
    af84:	andeq	r9, r0, r4, lsr pc
    af88:	andeq	r9, r0, r8, asr #30
    af8c:	andeq	pc, r1, r2, asr r0	; <UNPREDICTABLE>
    af90:	andeq	r9, r0, r8, ror #24
    af94:	andeq	r9, r0, lr, asr #24
    af98:	andeq	r9, r0, r4, ror #26
    af9c:	andeq	r9, r0, r0, ror sp
    afa0:	andeq	r9, r0, r2, ror #23
    afa4:	svcmi	0x00f0e92d
    afa8:	stmibmi	fp!, {r1, r2, r3, r9, sl, lr}
    afac:	blvs	4dc808 <strspn@plt+0x4dac54>
    afb0:	bmi	feab7264 <strspn@plt+0xfeab56b0>
    afb4:			; <UNDEFINED> instruction: 0x46044479
    afb8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    afbc:			; <UNDEFINED> instruction: 0xf04f9229
    afc0:	blcs	b7c8 <strspn@plt+0x9c14>
    afc4:	msrhi	CPSR_fs, r0, asr #32
    afc8:	blcs	2937c <strspn@plt+0x277c8>
    afcc:	msrhi	CPSR_s, r0
    afd0:	strcc	r3, [r4], #-3588	; 0xfffff1fc
    afd4:	vcge.f32	d18, d0, d3
    afd8:	svcmi	0x00a18107
    afdc:	addls	pc, r4, #14614528	; 0xdf0000
    afe0:	addhi	pc, r4, #14614528	; 0xdf0000
    afe4:	ldrbtmi	r4, [r9], #1151	; 0x47f
    afe8:	ldrsht	r4, [r6], #-72	; 0xffffffb8
    afec:	svceq	0x000bf1ba
    aff0:	tsthi	fp, r0, asr #6	; <UNPREDICTABLE>
    aff4:	bleq	147430 <strspn@plt+0x14587c>
    aff8:			; <UNDEFINED> instruction: 0xf9942100
    affc:	ldrbmi	r0, [sl], -r4
    b000:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
    b004:	ldrbtmi	r4, [r9], #-2457	; 0xfffff667
    b008:	andcs	r4, r1, r2, lsl #12
    b00c:	stcl	7, cr15, [r0, #-984]!	; 0xfffffc28
    b010:	tstcs	r0, sl, asr r6
    b014:	muleq	r5, r4, r9
    b018:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    b01c:	ldrbtmi	r4, [r9], #-2452	; 0xfffff66c
    b020:	andcs	r4, r1, r2, lsl #12
    b024:	ldcl	7, cr15, [r4, #-984]	; 0xfffffc28
    b028:	tstcs	r0, sl, asr r6
    b02c:	muleq	r6, r4, r9
    b030:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
    b034:	ldrbtmi	r4, [r9], #-2447	; 0xfffff671
    b038:	andcs	r4, r1, r2, lsl #12
    b03c:	stcl	7, cr15, [r8, #-984]	; 0xfffffc28
    b040:	tstcs	r0, sl, asr r6
    b044:	muleq	r7, r4, r9
    b048:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    b04c:	ldrbtmi	r4, [r9], #-2442	; 0xfffff676
    b050:	andcs	r4, r1, r2, lsl #12
    b054:	ldc	7, cr15, [ip, #-984]!	; 0xfffffc28
    b058:	tstcs	r0, sl, asr r6
    b05c:	muleq	r8, r4, r9
    b060:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    b064:	ldrbtmi	r4, [r9], #-2437	; 0xfffff67b
    b068:	andcs	r4, r1, r2, lsl #12
    b06c:	ldc	7, cr15, [r0, #-984]!	; 0xfffffc28
    b070:	tstcs	r0, sl, asr r6
    b074:	muleq	r9, r4, r9
    b078:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
    b07c:	ldrbtmi	r4, [r9], #-2432	; 0xfffff680
    b080:	andcs	r4, r1, r2, lsl #12
    b084:	stc	7, cr15, [r4, #-984]!	; 0xfffffc28
    b088:	tstcs	r0, sl, asr r6
    b08c:	muleq	sl, r4, r9
    b090:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
    b094:	ldrbtmi	r4, [r9], #-2427	; 0xfffff685
    b098:	andcs	r4, r1, r2, lsl #12
    b09c:	ldc	7, cr15, [r8, #-984]	; 0xfffffc28
    b0a0:	tstcs	r0, sl, asr r6
    b0a4:	muleq	fp, r4, r9
    b0a8:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
    b0ac:	ldrbtmi	r4, [r9], #-2422	; 0xfffff68a
    b0b0:	andcs	r4, r1, r2, lsl #12
    b0b4:	stc	7, cr15, [ip, #-984]	; 0xfffffc28
    b0b8:			; <UNDEFINED> instruction: 0xf7f6200a
    b0bc:	stmdavc	fp!, {r1, r8, sl, fp, sp, lr, pc}^
    b0c0:			; <UNDEFINED> instruction: 0xf0402b00
    b0c4:	bvc	1aeb2dc <strspn@plt+0x1ae9728>
    b0c8:			; <UNDEFINED> instruction: 0xf0402b00
    b0cc:	bl	fe9ab308 <strspn@plt+0xfe9a9754>
    b0d0:	ldrbmi	r0, [r4], #-1546	; 0xfffff9f6
    b0d4:	vcge.f32	d18, d0, d3
    b0d8:	stmdahi	r2!, {r0, r1, r2, r7, pc}
    b0dc:			; <UNDEFINED> instruction: 0xf8947a69
    b0e0:	blt	14b30f4 <strspn@plt+0x14b1540>
    b0e4:	beq	147514 <strspn@plt+0x145960>
    b0e8:			; <UNDEFINED> instruction: 0xb151b292
    b0ec:	addsmi	r6, r3, #109568	; 0x1ac00
    b0f0:	stmiavc	fp!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    b0f4:			; <UNDEFINED> instruction: 0xf0402b00
    b0f8:	bvs	aeb360 <strspn@plt+0xae97ac>
    b0fc:			; <UNDEFINED> instruction: 0xf0402b00
    b100:	bcs	fffeb384 <strspn@plt+0xfffe97d0>
    b104:	svcge	0x0072f77f
    b108:	svcvc	0x0000f5b2
    b10c:			; <UNDEFINED> instruction: 0xf10dda78
    b110:	tstcs	r0, r4, lsl #22
    b114:	ldrbmi	r7, [sl], -r0, lsr #18
    b118:	mrrc2	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
    b11c:	strmi	r4, [r2], -r1, asr #12
    b120:			; <UNDEFINED> instruction: 0xf7f62001
    b124:			; <UNDEFINED> instruction: 0x465aecd6
    b128:	stmdbvc	r0!, {r8, sp}^
    b12c:	mrrc2	7, 15, pc, r0, cr8	; <UNPREDICTABLE>
    b130:	ldrbtmi	r4, [r9], #-2390	; 0xfffff6aa
    b134:	andcs	r4, r1, r2, lsl #12
    b138:	stcl	7, cr15, [sl], {246}	; 0xf6
    b13c:	tstcs	r0, sl, asr r6
    b140:			; <UNDEFINED> instruction: 0xf7f879a0
    b144:	ldmdbmi	r2, {r0, r2, r6, sl, fp, ip, sp, lr, pc}^
    b148:			; <UNDEFINED> instruction: 0x46024479
    b14c:			; <UNDEFINED> instruction: 0xf7f62001
    b150:	ldrbmi	lr, [sl], -r0, asr #25
    b154:	stmibvc	r0!, {r8, sp}^
    b158:	ldc2	7, cr15, [sl], #-992	; 0xfffffc20
    b15c:	ldrbtmi	r4, [r9], #-2381	; 0xfffff6b3
    b160:	andcs	r4, r1, r2, lsl #12
    b164:	ldc	7, cr15, [r4], #984	; 0x3d8
    b168:	tstcs	r0, sl, asr r6
    b16c:			; <UNDEFINED> instruction: 0xf7f87a20
    b170:	stmdbmi	r9, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}^
    b174:			; <UNDEFINED> instruction: 0x46024479
    b178:			; <UNDEFINED> instruction: 0xf7f62001
    b17c:	ldrbmi	lr, [sl], -sl, lsr #25
    b180:	bvc	1813588 <strspn@plt+0x18119d4>
    b184:	stc2	7, cr15, [r4], #-992	; 0xfffffc20
    b188:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
    b18c:	andcs	r4, r1, r2, lsl #12
    b190:	ldc	7, cr15, [lr], {246}	; 0xf6
    b194:	tstcs	r0, sl, asr r6
    b198:			; <UNDEFINED> instruction: 0xf7f87aa0
    b19c:	stmdbmi	r0, {r0, r3, r4, sl, fp, ip, sp, lr, pc}^
    b1a0:			; <UNDEFINED> instruction: 0x46024479
    b1a4:			; <UNDEFINED> instruction: 0xf7f62001
    b1a8:			; <UNDEFINED> instruction: 0x465aec94
    b1ac:	bvc	ff8135b4 <strspn@plt+0xff811a00>
    b1b0:	stc2	7, cr15, [lr], {248}	; 0xf8
    b1b4:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
    b1b8:	andcs	r4, r1, r2, lsl #12
    b1bc:	stc	7, cr15, [r8], {246}	; 0xf6
    b1c0:			; <UNDEFINED> instruction: 0xf7f6200a
    b1c4:	stmdavc	fp!, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    b1c8:			; <UNDEFINED> instruction: 0xf43f2b00
    b1cc:	stmdbge	r9, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    b1d0:			; <UNDEFINED> instruction: 0xf7f878a0
    b1d4:			; <UNDEFINED> instruction: 0x4639fc31
    b1d8:	andcs	r4, r1, r2, lsl #12
    b1dc:	ldcl	7, cr15, [r8], #-984	; 0xfffffc28
    b1e0:	blcs	29b94 <strspn@plt+0x27fe0>
    b1e4:	svcge	0x0073f43f
    b1e8:	blmi	71daac <strspn@plt+0x71bef8>
    b1ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b1f0:	blls	a65260 <strspn@plt+0xa636ac>
    b1f4:	qsuble	r4, sl, sp
    b1f8:	eorlt	r2, fp, r1
    b1fc:	svchi	0x00f0e8bd
    b200:	andcs	r4, r1, r9, asr #12
    b204:	stcl	7, cr15, [r4], #-984	; 0xfffffc28
    b208:	stmdbmi	r8!, {r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    b20c:	andcs	r4, r1, r3, asr r6
    b210:			; <UNDEFINED> instruction: 0xf7f64479
    b214:			; <UNDEFINED> instruction: 0xe75aec5e
    b218:	blcs	25acc <strspn@plt+0x23f18>
    b21c:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {3}
    b220:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    b224:	bl	ffb49204 <strspn@plt+0xffb47650>
    b228:	bl	144d78 <strspn@plt+0x1431c4>
    b22c:	cfstr32cc	mvfx0, [r1], {10}
    b230:			; <UNDEFINED> instruction: 0xf8143d01
    b234:			; <UNDEFINED> instruction: 0xf7f60f01
    b238:	adcmi	lr, ip, #68, 24	; 0x4400
    b23c:			; <UNDEFINED> instruction: 0xe7d3d1f9
    b240:	ldrbmi	r2, [r1], -r1, lsl #22
    b244:	svclt	0x000c4620
    b248:			; <UNDEFINED> instruction: 0xf04f461a
    b24c:			; <UNDEFINED> instruction: 0xf7f632ff
    b250:			; <UNDEFINED> instruction: 0xe7c9ebb8
    b254:	bl	fe4c9234 <strspn@plt+0xfe4c7680>
    b258:	andeq	lr, r1, r8, lsr #30
    b25c:	andeq	r0, r0, r0, lsl #2
    b260:			; <UNDEFINED> instruction: 0x000051bc
    b264:	andeq	r9, r0, r2, ror #27
    b268:	andeq	r9, r0, r8, lsr #31
    b26c:	andeq	r9, r0, lr, lsl #28
    b270:	andeq	r9, r0, r6, lsr #28
    b274:	andeq	r9, r0, lr, lsr lr
    b278:	andeq	r9, r0, r2, asr lr
    b27c:	andeq	r9, r0, sl, ror #28
    b280:	andeq	r9, r0, r2, lsl #29
    b284:	muleq	r0, sl, lr
    b288:			; <UNDEFINED> instruction: 0x00009eb2
    b28c:	muleq	r0, r6, lr
    b290:			; <UNDEFINED> instruction: 0x00009eb4
    b294:	ldrdeq	r9, [r0], -r2
    b298:	strdeq	r9, [r0], -r0
    b29c:	andeq	r9, r0, r2, lsl pc
    b2a0:	andeq	r9, r0, r0, lsr pc
    b2a4:	andeq	r9, r0, lr, asr #30
    b2a8:	strdeq	lr, [r1], -r0
    b2ac:	andeq	r9, r0, r0, lsl #18
    b2b0:	andeq	r9, r0, sl, asr #23
    b2b4:			; <UNDEFINED> instruction: 0x4604b5f0
    b2b8:	ldrmi	r6, [r5], -r3, lsl #18
    b2bc:	adclt	r4, pc, r6, ror r8	; <UNPREDICTABLE>
    b2c0:			; <UNDEFINED> instruction: 0xf0034a76
    b2c4:	ldrbtmi	r0, [r8], #-1664	; 0xfffff980
    b2c8:	ldmdavs	r2, {r1, r7, fp, ip, lr}
    b2cc:			; <UNDEFINED> instruction: 0xf04f922d
    b2d0:	teqlt	r1, r0, lsl #4
    b2d4:	blcs	65f88 <strspn@plt+0x643d4>
    b2d8:	adchi	pc, r7, r0
    b2dc:			; <UNDEFINED> instruction: 0xf0002b02
    b2e0:	stmibvs	fp!, {r1, r4, r5, r7, pc}
    b2e4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    b2e8:	subsle	r4, lr, r3, lsr r3
    b2ec:	bicslt	r7, r3, fp, ror #20
    b2f0:	mcrrne	11, 6, r6, r2, cr8
    b2f4:	stcne	0, cr13, [r3], {23}
    b2f8:	adchi	pc, r0, r0
    b2fc:	svceq	0x000af110
    b300:	adcshi	pc, fp, r0
    b304:	svceq	0x000bf110
    b308:	adcshi	pc, lr, r0
    b30c:	stmdale	sl, {r0, r1, r2, r3, r4, fp, sp}
    b310:	adcsmi	r6, r0, #15073280	; 0xe60000
    b314:	movweq	lr, #27247	; 0x6a6f
    b318:	bicsvc	lr, r3, #323584	; 0x4f000
    b31c:	movwcs	fp, #3848	; 0xf08
    b320:			; <UNDEFINED> instruction: 0xf0402b00
    b324:	bvs	feaeb5c0 <strspn@plt+0xfeae9a0c>
    b328:	blle	255f30 <strspn@plt+0x25437c>
    b32c:	stmdbvs	r2!, {r3, r4, r8, r9, fp, sp}
    b330:	movwcc	fp, #36831	; 0x8fdf
    b334:	blx	53740 <strspn@plt+0x51b8c>
    b338:	andsmi	pc, sl, r3, lsl #6
    b33c:	eorsle	r2, r4, r0, lsl #20
    b340:	blcs	25ef4 <strspn@plt+0x24340>
    b344:	blcs	641f6c <strspn@plt+0x6403b8>
    b348:	svclt	0x00df6922
    b34c:	tstcs	r1, r8, lsl #6
    b350:	vpmax.u8	d15, d3, d1
    b354:	movtlt	r4, #8218	; 0x201a
    b358:	andne	lr, r1, #212, 18	; 0x350000
    b35c:	bcs	253fc <strspn@plt+0x23848>
    b360:	stmdbcs	r0, {r0, r2, r3, r5, sl, fp, ip, lr, pc}
    b364:	svcge	0x0005dd55
    b368:	cmpcs	r0, #315392	; 0x4d000
    b36c:	smlabtvs	r1, sp, r9, lr
    b370:			; <UNDEFINED> instruction: 0x4638447a
    b374:	ldrmi	r9, [r9], -r0, lsl #4
    b378:			; <UNDEFINED> instruction: 0xf7f62201
    b37c:	eor	lr, sp, r6, lsl ip
    b380:	bcs	25b10 <strspn@plt+0x23f5c>
    b384:	stclmi	0, cr13, [r7, #-416]	; 0xfffffe60
    b388:	blcs	5c584 <strspn@plt+0x5a9d0>
    b38c:	andne	lr, r5, #212, 18	; 0x350000
    b390:	stmiavs	r0!, {r1, r2, r4, r5, r8, sl, fp, ip, lr, pc}^
    b394:	blle	189539c <strspn@plt+0x18937e8>
    b398:	smlabteq	r0, sp, r9, lr
    b39c:	stmdbmi	r2, {r0, r1, r4, r5, r9, sl, lr}^
    b3a0:	strls	r2, [r2, #-1]
    b3a4:			; <UNDEFINED> instruction: 0xf7f64479
    b3a8:	bmi	1046200 <strspn@plt+0x104464c>
    b3ac:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    b3b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b3b4:	subsmi	r9, sl, sp, lsr #22
    b3b8:	eorlt	sp, pc, ip, ror #2
    b3bc:			; <UNDEFINED> instruction: 0xf8dfbdf0
    b3c0:	svcge	0x0005c0f0
    b3c4:	stmib	sp, {r4, r6, r8, r9, sp}^
    b3c8:	ldrbtmi	r1, [ip], #514	; 0x202
    b3cc:			; <UNDEFINED> instruction: 0x46194638
    b3d0:	strls	r2, [r1], -r1, lsl #4
    b3d4:	andgt	pc, r0, sp, asr #17
    b3d8:	bl	ff9c93b8 <strspn@plt+0xff9c7804>
    b3dc:			; <UNDEFINED> instruction: 0xae194a35
    b3e0:	smlsdls	r1, r0, r3, r2
    b3e4:			; <UNDEFINED> instruction: 0x4619447a
    b3e8:	ldrtmi	r9, [r0], -r0, lsl #4
    b3ec:			; <UNDEFINED> instruction: 0xf7f62201
    b3f0:	blvs	b06368 <strspn@plt+0xb047b4>
    b3f4:	bicle	r2, r3, r0, lsl #22
    b3f8:	ldmib	r4, {r0, r1, r2, r3, r5, r8, sl, fp, lr}^
    b3fc:	ldrbtmi	r1, [sp], #-517	; 0xfffffdfb
    b400:	ldrtmi	r9, [r3], -r0, lsl #2
    b404:	andcs	r4, r1, sp, lsr #18
    b408:	ldrbtmi	r9, [r9], #-1281	; 0xfffffaff
    b40c:	bl	18493ec <strspn@plt+0x1847838>
    b410:	svcge	0x0005e7cb
    b414:	cmpcs	r0, #172032	; 0x2a000
    b418:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
    b41c:	andls	r4, r0, #56, 12	; 0x3800000
    b420:	andcs	r4, r1, #26214400	; 0x1900000
    b424:	bl	ff049404 <strspn@plt+0xff047850>
    b428:	stmdami	r6!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b42c:			; <UNDEFINED> instruction: 0xf7f64478
    b430:	stmdami	r5!, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    b434:			; <UNDEFINED> instruction: 0xf7f64478
    b438:	ldrb	lr, [r2, -r4, ror #21]
    b43c:	blcs	257d0 <strspn@plt+0x23c1c>
    b440:	svcge	0x0071f6ff
    b444:	stmdami	r1!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b448:			; <UNDEFINED> instruction: 0xf7f64478
    b44c:	stmdami	r0!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    b450:			; <UNDEFINED> instruction: 0xf7f64478
    b454:			; <UNDEFINED> instruction: 0xe744ead6
    b458:	ldrbtmi	r4, [sp], #-3358	; 0xfffff2e2
    b45c:			; <UNDEFINED> instruction: 0x9100e795
    b460:	ldmdbmi	sp, {r0, r1, r4, r5, r9, sl, lr}
    b464:	strls	r2, [r1, #-1]
    b468:			; <UNDEFINED> instruction: 0xf7f64479
    b46c:			; <UNDEFINED> instruction: 0xe79ceb32
    b470:	b	fecc9450 <strspn@plt+0xfecc789c>
    b474:	orrsle	r4, r8, r6, lsl #5
    b478:	stmiavs	r0!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    b47c:	b	feb4945c <strspn@plt+0xfeb478a8>
    b480:			; <UNDEFINED> instruction: 0xf43f2800
    b484:			; <UNDEFINED> instruction: 0xe790af50
    b488:			; <UNDEFINED> instruction: 0xf7f668e0
    b48c:	stmdacs	r1, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    b490:	strb	sp, [r8, -fp, lsl #3]
    b494:	b	1cc9474 <strspn@plt+0x1cc78c0>
    b498:	andeq	lr, r1, r6, lsl ip
    b49c:	andeq	r0, r0, r0, lsl #2
    b4a0:	andeq	r9, r0, r4, ror #28
    b4a4:	muleq	r0, r4, r4
    b4a8:	andeq	r9, r0, r8, asr lr
    b4ac:	andeq	lr, r1, lr, lsr #22
    b4b0:	strdeq	r9, [r0], -sl
    b4b4:	strdeq	r9, [r0], -ip
    b4b8:	andeq	ip, r0, lr, lsl r4
    b4bc:	andeq	r9, r0, sl, lsl #28
    b4c0:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    b4c4:	andeq	r9, r0, ip, lsl sp
    b4c8:	andeq	r9, r0, r0, ror #26
    b4cc:	andeq	r9, r0, r0, lsr #26
    b4d0:	andeq	r9, r0, r0, asr #26
    b4d4:	andeq	r9, r0, r2, ror #25
    b4d8:	andeq	r9, r0, r0, lsl #27
    b4dc:	svcmi	0x00f0e92d
    b4e0:	ldmdbmi	r2, {r1, r2, r3, r9, sl, lr}^
    b4e4:	blvs	4dcd48 <strspn@plt+0x4db194>
    b4e8:	bmi	147777c <strspn@plt+0x1475bc8>
    b4ec:			; <UNDEFINED> instruction: 0x46044479
    b4f0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    b4f4:			; <UNDEFINED> instruction: 0xf04f9221
    b4f8:	blcs	bd00 <strspn@plt+0xa14c>
    b4fc:	ldmvc	fp!, {r1, r3, r4, r5, r6, r8, ip, lr, pc}^
    b500:	rsbsle	r2, r4, r0, lsl #22
    b504:	strcc	r3, [r4], #-3588	; 0xfffff1fc
    b508:	stclle	14, cr2, [pc, #-12]	; b504 <strspn@plt+0x9950>
    b50c:	ldrdhi	pc, [r4, -pc]!	; <UNPREDICTABLE>
    b510:	ldrdge	pc, [r4, -pc]!	; <UNPREDICTABLE>
    b514:	ldrdls	pc, [r4, -pc]!	; <UNPREDICTABLE>
    b518:	bvc	1edc900 <strspn@plt+0x1edad4c>
    b51c:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    b520:			; <UNDEFINED> instruction: 0xf8948822
    b524:	blt	14b7538 <strspn@plt+0x14b5984>
    b528:	streq	pc, [r4, #-267]	; 0xfffffef5
    b52c:			; <UNDEFINED> instruction: 0xb143b292
    b530:	addsmi	r6, r1, #123904	; 0x1e400
    b534:	ldmvc	fp!, {r1, r2, r4, r5, r8, ip, lr, pc}^
    b538:	cmnle	sl, r0, lsl #22
    b53c:	blcs	25e30 <strspn@plt+0x2427c>
    b540:	bcs	3fabc <strspn@plt+0x3df08>
    b544:			; <UNDEFINED> instruction: 0xf5b2d04d
    b548:	ble	edf150 <strspn@plt+0xedd59c>
    b54c:	andcs	r4, r1, ip, lsr r9
    b550:			; <UNDEFINED> instruction: 0xf7f64479
    b554:			; <UNDEFINED> instruction: 0xf10beabe
    b558:	blcs	1d855c <strspn@plt+0x1d69a8>
    b55c:	andcs	fp, r0, #132, 30	; 0x210
    b560:	ldmdale	r4, {r8, r9, sp}
    b564:	svceq	0x0001f1bb
    b568:			; <UNDEFINED> instruction: 0xf1047922
    b56c:			; <UNDEFINED> instruction: 0xf04f0e05
    b570:	stcle	3, cr0, [ip, #-0]
    b574:	bleq	18618c <strspn@plt+0x1845d8>
    b578:	bleq	895f8 <strspn@plt+0x87a44>
    b57c:			; <UNDEFINED> instruction: 0x2c03ea4f
    b580:			; <UNDEFINED> instruction: 0x6c12ea4c
    b584:	b	101cd58 <strspn@plt+0x101b1a4>
    b588:	strbtmi	r2, [r3], -r2, lsl #4
    b58c:			; <UNDEFINED> instruction: 0x4641d1f4
    b590:			; <UNDEFINED> instruction: 0xf7f62001
    b594:	mulcs	sl, lr, sl
    b598:	b	fe4c9578 <strspn@plt+0xfe4c79c4>
    b59c:	ldmiblt	r3!, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr}
    b5a0:	ldmdblt	fp, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr}
    b5a4:	strtmi	r1, [ip], #-2934	; 0xfffff48a
    b5a8:	ldcle	14, cr2, [r9], #12
    b5ac:	blmi	81de48 <strspn@plt+0x81c294>
    b5b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b5b4:	blls	865624 <strspn@plt+0x863a70>
    b5b8:	teqle	r4, sl, asr r0
    b5bc:	eorlt	r2, r3, r1
    b5c0:	svchi	0x00f0e8bd
    b5c4:	andcs	r4, r1, r9, asr #12
    b5c8:	b	fe0c95a8 <strspn@plt+0xfe0c79f4>
    b5cc:	stmdbge	r1, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    b5d0:			; <UNDEFINED> instruction: 0xf7f878a0
    b5d4:			; <UNDEFINED> instruction: 0x4651fa31
    b5d8:	andcs	r4, r1, r2, lsl #12
    b5dc:	b	1e495bc <strspn@plt+0x1e47a08>
    b5e0:	ldmdbmi	r9, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b5e4:	ldrbtmi	r2, [r9], #-1
    b5e8:	b	1cc95c8 <strspn@plt+0x1cc7a14>
    b5ec:	bvs	f054c0 <strspn@plt+0xf0390c>
    b5f0:	orrle	r2, r7, r0, lsl #22
    b5f4:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    b5f8:	b	c95d8 <strspn@plt+0xc7a24>
    b5fc:	blcs	8540c <strspn@plt+0x83858>
    b600:	strtmi	r4, [r0], -r9, lsr #12
    b604:	ldrmi	fp, [sl], -ip, lsl #30
    b608:	rscscc	pc, pc, #79	; 0x4f
    b60c:	ldmib	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b610:	strtmi	lr, [r5], #-1996	; 0xfffff834
    b614:	stccc	12, cr3, [r1, #-4]
    b618:	svceq	0x0001f814
    b61c:	b	14495fc <strspn@plt+0x1447a48>
    b620:	mvnsle	r4, r5, lsr #5
    b624:			; <UNDEFINED> instruction: 0xf7f6e7c2
    b628:	svclt	0x0000e9aa
    b62c:	strdeq	lr, [r1], -r0
    b630:	andeq	r0, r0, r0, lsl #2
    b634:	andeq	sl, r0, r0, asr #6
    b638:	andeq	r4, r0, r4, lsl #25
    b63c:	andeq	r9, r0, r6, asr sp
    b640:	andeq	r9, r0, r0, lsl sp
    b644:	andeq	lr, r1, ip, lsr #18
    b648:	andeq	r9, r0, lr, asr ip
    b64c:	andeq	r9, r0, lr, lsr #24
    b650:	svcmi	0x00f0e92d
    b654:	ldmdbmi	lr, {r1, r2, r3, r9, sl, lr}^
    b658:	blvs	4dcebc <strspn@plt+0x4db308>
    b65c:	bmi	17778f0 <strspn@plt+0x1775d3c>
    b660:			; <UNDEFINED> instruction: 0x46044479
    b664:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    b668:			; <UNDEFINED> instruction: 0xf04f9221
    b66c:	blcs	be74 <strspn@plt+0xa2c0>
    b670:	addhi	pc, sp, r0, asr #32
    b674:	blcs	29a68 <strspn@plt+0x27eb4>
    b678:	addhi	pc, r5, r0
    b67c:	strcc	r3, [r4], #-3588	; 0xfffff1fc
    b680:	ldclle	14, cr2, [r2, #-12]
    b684:	ldrsbhi	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    b688:	ldrsbls	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    b68c:	ldrsbge	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    b690:	bvc	1e9ca78 <strspn@plt+0x1e9aec4>
    b694:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    b698:			; <UNDEFINED> instruction: 0xf8948823
    b69c:	blt	16f76b0 <strspn@plt+0x16f5afc>
    b6a0:	streq	pc, [r4, #-267]	; 0xfffffef5
    b6a4:			; <UNDEFINED> instruction: 0xb142b29b
    b6a8:	addsmi	r6, r9, #123904	; 0x1e400
    b6ac:	ldmvc	sl!, {r0, r3, r4, r5, r8, ip, lr, pc}^
    b6b0:	cmnle	r1, r0, lsl #20
    b6b4:	bcs	25fa4 <strspn@plt+0x243f0>
    b6b8:	blcs	13fca0 <strspn@plt+0x13e0ec>
    b6bc:	addhi	pc, r1, r0, lsl #4
    b6c0:			; <UNDEFINED> instruction: 0xf003e8df
    b6c4:	svccc	0x00454b51
    b6c8:	stmdbmi	r6, {r0, r1}^
    b6cc:	ldrbtmi	r2, [r9], #-1
    b6d0:	ldmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6d4:	mvnscc	pc, #-1073741822	; 0xc0000002
    b6d8:	svclt	0x00842b07
    b6dc:	movwcs	r2, #512	; 0x200
    b6e0:			; <UNDEFINED> instruction: 0xf1bbd814
    b6e4:	stmdbvc	r2!, {r0, r8, r9, sl, fp}
    b6e8:	mvfeqs	f7, f4
    b6ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b6f0:	bl	142b28 <strspn@plt+0x140f74>
    b6f4:			; <UNDEFINED> instruction: 0xf81e0b05
    b6f8:	b	13ce304 <strspn@plt+0x13cc750>
    b6fc:	b	1316710 <strspn@plt+0x1314b5c>
    b700:	ldrbmi	r6, [r3, #3090]!	; 0xc12
    b704:	andcs	lr, r2, #64, 20	; 0x40000
    b708:	mvnsle	r4, r3, ror #12
    b70c:	andcs	r4, r1, r1, asr #12
    b710:	ldmib	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b714:			; <UNDEFINED> instruction: 0xf7f6200a
    b718:	ldmdavc	fp!, {r2, r4, r6, r7, r8, fp, sp, lr, pc}^
    b71c:	bvc	1eba450 <strspn@plt+0x1eb889c>
    b720:	blne	1db9b90 <strspn@plt+0x1db7fdc>
    b724:	cdpcs	4, 0, cr4, cr3, cr12, {1}
    b728:	bmi	c02a08 <strspn@plt+0xc00e54>
    b72c:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    b730:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b734:	subsmi	r9, sl, r1, lsr #22
    b738:	andcs	sp, r1, r1, asr #2
    b73c:	pop	{r0, r1, r5, ip, sp, pc}
    b740:	stmdbmi	sl!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b744:	ldrbtmi	r2, [r9], #-1
    b748:	stmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b74c:	stmdbmi	r8!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    b750:	ldrbtmi	r2, [r9], #-1
    b754:	ldmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b758:	stmdbmi	r6!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b75c:	ldrbtmi	r2, [r9], #-1
    b760:	ldmib	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b764:	stmdbmi	r4!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b768:	ldrbtmi	r2, [r9], #-1
    b76c:	ldmib	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b770:	stmdbge	r1, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b774:			; <UNDEFINED> instruction: 0xf7f878a0
    b778:			; <UNDEFINED> instruction: 0x4649f95f
    b77c:	andcs	r4, r1, r2, lsl #12
    b780:	stmib	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b784:	bvs	f056b8 <strspn@plt+0xf03b04>
    b788:			; <UNDEFINED> instruction: 0xf47f2b00
    b78c:	ldmdami	fp, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    b790:			; <UNDEFINED> instruction: 0xf7f64478
    b794:			; <UNDEFINED> instruction: 0xe771e936
    b798:	cfstrscc	mvf4, [r1], {37}	; 0x25
    b79c:			; <UNDEFINED> instruction: 0xf8143d01
    b7a0:			; <UNDEFINED> instruction: 0xf7f60f01
    b7a4:	adcmi	lr, r5, #2326528	; 0x238000
    b7a8:			; <UNDEFINED> instruction: 0xe7bed1f9
    b7ac:	strtmi	r2, [r9], -r1, lsl #20
    b7b0:	svclt	0x00184620
    b7b4:	rscscc	pc, pc, #79	; 0x4f
    b7b8:	stmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7bc:			; <UNDEFINED> instruction: 0xf7f6e7b5
    b7c0:			; <UNDEFINED> instruction: 0x461ae8de
    b7c4:	andcs	r4, r1, r1, asr r6
    b7c8:	stmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7cc:	svclt	0x0000e782
    b7d0:	andeq	lr, r1, ip, ror r8
    b7d4:	andeq	r0, r0, r0, lsl #2
    b7d8:	andeq	sl, r0, r8, asr #3
    b7dc:	andeq	r4, r0, ip, lsl #22
    b7e0:	andeq	r9, r0, r6, lsl #26
    b7e4:	andeq	r9, r0, lr, lsl #25
    b7e8:	andeq	lr, r1, lr, lsr #15
    b7ec:	ldrdeq	r9, [r0], -r6
    b7f0:	muleq	r0, sl, fp
    b7f4:	andeq	r9, r0, sl, ror #22
    b7f8:	andeq	r9, r0, r2, asr #22
    b7fc:	andeq	r9, r0, r0, lsl #22
    b800:	svcmi	0x00f0e92d
    b804:	stmdbmi	r2!, {r1, r2, r3, r9, sl, lr}^
    b808:	blvs	4dd06c <strspn@plt+0x4db4b8>
    b80c:	bmi	1877aa0 <strspn@plt+0x1875eec>
    b810:			; <UNDEFINED> instruction: 0x46044479
    b814:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    b818:			; <UNDEFINED> instruction: 0xf04f9221
    b81c:	blcs	c024 <strspn@plt+0xa470>
    b820:	addshi	pc, fp, r0, asr #32
    b824:	blcs	29c18 <strspn@plt+0x28064>
    b828:	addshi	pc, r3, r0
    b82c:	strcc	r3, [r4], #-3588	; 0xfffff1fc
    b830:	ldclle	14, cr2, [r5, #-12]
    b834:	ldrdhi	pc, [r0, #-143]!	; 0xffffff71
    b838:	ldrdls	pc, [r0, #-143]!	; 0xffffff71
    b83c:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    b840:	bvc	1edcc28 <strspn@plt+0x1edb074>
    b844:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    b848:			; <UNDEFINED> instruction: 0xf8948822
    b84c:	blt	14b7860 <strspn@plt+0x14b5cac>
    b850:	streq	pc, [r4, #-267]	; 0xfffffef5
    b854:			; <UNDEFINED> instruction: 0xb14bb292
    b858:	addsmi	r6, r1, #123904	; 0x1e400
    b85c:	ldmvc	fp!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    b860:	cmnle	pc, r0, lsl #22
    b864:	blcs	26158 <strspn@plt+0x245a4>
    b868:	addhi	pc, r6, r0, asr #32
    b86c:	blcs	2131c0 <strspn@plt+0x21160c>
    b870:	ldm	pc, {r1, r2, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b874:	stmdapl	r7, {r0, r1, ip, sp, lr, pc}^
    b878:	stclmi	14, cr5, [sp, #-328]	; 0xfffffeb8
    b87c:	andeq	r4, r5, sp, asr #2
    b880:	andcs	r4, r1, r8, asr #18
    b884:			; <UNDEFINED> instruction: 0xf7f64479
    b888:			; <UNDEFINED> instruction: 0xf10be924
    b88c:	blcs	1d8890 <strspn@plt+0x1d6cdc>
    b890:	andcs	fp, r0, #132, 30	; 0x210
    b894:	ldmdale	r4, {r8, r9, sp}
    b898:	svceq	0x0001f1bb
    b89c:			; <UNDEFINED> instruction: 0xf1047922
    b8a0:			; <UNDEFINED> instruction: 0xf04f0e05
    b8a4:	stcle	3, cr0, [ip, #-0]
    b8a8:	bleq	1864c0 <strspn@plt+0x18490c>
    b8ac:	bleq	8992c <strspn@plt+0x87d78>
    b8b0:			; <UNDEFINED> instruction: 0x2c03ea4f
    b8b4:			; <UNDEFINED> instruction: 0x6c12ea4c
    b8b8:	b	101d08c <strspn@plt+0x101b4d8>
    b8bc:	strbtmi	r2, [r3], -r2, lsl #4
    b8c0:			; <UNDEFINED> instruction: 0x4641d1f4
    b8c4:			; <UNDEFINED> instruction: 0xf7f62001
    b8c8:	andcs	lr, sl, r4, lsl #18
    b8cc:	ldm	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b8d0:	bllt	fe8e9ac4 <strspn@plt+0xfe8e7f10>
    b8d4:	ldmdblt	fp, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr}
    b8d8:	strtmi	r1, [ip], #-2934	; 0xfffff48a
    b8dc:	ldcle	14, cr2, [r3], #12
    b8e0:	blmi	b1e1ac <strspn@plt+0xb1c5f8>
    b8e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b8e8:	blls	865958 <strspn@plt+0x863da4>
    b8ec:	qdaddle	r4, sl, sp
    b8f0:	eorlt	r2, r3, r1
    b8f4:	svchi	0x00f0e8bd
    b8f8:	andcs	r4, r1, ip, lsr #18
    b8fc:			; <UNDEFINED> instruction: 0xf7f64479
    b900:	strb	lr, [r2, r8, ror #17]
    b904:	andcs	r4, r1, sl, lsr #18
    b908:			; <UNDEFINED> instruction: 0xf7f64479
    b90c:	ldr	lr, [ip, r2, ror #17]!
    b910:	andcs	r4, r1, r1, asr r6
    b914:	ldm	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b918:	stmdbmi	r6!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b91c:	ldrbtmi	r2, [r9], #-1
    b920:	ldm	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b924:	stmdbmi	r4!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b928:	ldrbtmi	r2, [r9], #-1
    b92c:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b930:	stmdbmi	r2!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    b934:	ldrbtmi	r2, [r9], #-1
    b938:	stmia	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b93c:	stmdbge	r1, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    b940:			; <UNDEFINED> instruction: 0xf7f878a0
    b944:			; <UNDEFINED> instruction: 0x4649f879
    b948:	andcs	r4, r1, r2, lsl #12
    b94c:	stmia	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b950:	bvs	f05858 <strspn@plt+0xf03ca4>
    b954:			; <UNDEFINED> instruction: 0xf47f2b00
    b958:	ldmdami	r9, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    b95c:			; <UNDEFINED> instruction: 0xf7f64478
    b960:			; <UNDEFINED> instruction: 0xe763e850
    b964:	cfstrscc	mvf4, [r1], {37}	; 0x25
    b968:			; <UNDEFINED> instruction: 0xf8143d01
    b96c:			; <UNDEFINED> instruction: 0xf7f60f01
    b970:	adcmi	lr, r5, #168, 16	; 0xa80000
    b974:			; <UNDEFINED> instruction: 0xe7b3d1f9
    b978:	strtmi	r2, [r9], -r1, lsl #22
    b97c:	svclt	0x000c4620
    b980:			; <UNDEFINED> instruction: 0xf04f461a
    b984:			; <UNDEFINED> instruction: 0xf7f632ff
    b988:			; <UNDEFINED> instruction: 0xe7a9e81c
    b98c:	svc	0x00f6f7f5
    b990:	andeq	lr, r1, ip, asr #13
    b994:	andeq	r0, r0, r0, lsl #2
    b998:	andeq	sl, r0, r8, lsl r0
    b99c:	andeq	r4, r0, ip, asr r9
    b9a0:	andeq	r9, r0, sl, lsl sl
    b9a4:	andeq	r9, r0, r4, lsr #24
    b9a8:	strdeq	lr, [r1], -r8
    b9ac:	andeq	r9, r0, r4, lsl #23
    b9b0:	andeq	r9, r0, r8, ror #21
    b9b4:	andeq	r9, r0, sl, lsl fp
    b9b8:	andeq	r9, r0, sl, ror #21
    b9bc:	andeq	r9, r0, r6, lsr #22
    b9c0:	andeq	r9, r0, r8, ror #20
    b9c4:	svcmi	0x00f0e92d
    b9c8:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    b9cc:	ldrmi	r8, [r6], -r2, lsl #22
    b9d0:			; <UNDEFINED> instruction: 0x4604499c
    b9d4:	bmi	fe726628 <strspn@plt+0xfe724a74>
    b9d8:	adclt	r4, r5, r9, ror r4
    b9dc:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    b9e0:			; <UNDEFINED> instruction: 0xf04f9223
    b9e4:	blcs	c1ec <strspn@plt+0xa638>
    b9e8:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    b9ec:	blcs	29dc0 <strspn@plt+0x2820c>
    b9f0:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    b9f4:	strcc	r3, [r4], #-3332	; 0xfffff2fc
    b9f8:	vpadd.f32	d18, d0, d3
    b9fc:	blmi	fe4ebc68 <strspn@plt+0xfe4ea0b4>
    ba00:			; <UNDEFINED> instruction: 0xf8df4f93
    ba04:	ldrbtmi	r9, [fp], #-592	; 0xfffffdb0
    ba08:	mulge	r9, r6, r8
    ba0c:	mcr	4, 0, r4, cr8, cr15, {3}
    ba10:	ldrbtmi	r3, [r9], #2576	; 0xa10
    ba14:	cdpne	8, 5, cr7, cr10, cr3, {7}
    ba18:	stmdaeq	r4, {r0, r1, r8, ip, sp, lr, pc}
    ba1c:	vpmax.s8	d2, d0, d7
    ba20:	blcs	6bc88 <strspn@plt+0x6a0d4>
    ba24:			; <UNDEFINED> instruction: 0xf1047920
    ba28:			; <UNDEFINED> instruction: 0xf04f0e05
    ba2c:	andle	r0, pc, r0, lsl #2
    ba30:	bleq	246648 <strspn@plt+0x244a94>
    ba34:	strtmi	r4, [r4], sl, lsr #12
    ba38:	blmi	89ab8 <strspn@plt+0x87f04>
    ba3c:	b	10cc270 <strspn@plt+0x10ca6bc>
    ba40:	ldrbmi	r6, [r3, #784]!	; 0x310
    ba44:	andcs	lr, r0, r4, asr #20
    ba48:	mvnsle	r4, r9, lsl r6
    ba4c:			; <UNDEFINED> instruction: 0x46644615
    ba50:	blt	14adae0 <strspn@plt+0x14abf2c>
    ba54:			; <UNDEFINED> instruction: 0xf1bab292
    ba58:	andle	r0, sl, r0, lsl #30
    ba5c:	addsmi	r6, r3, #117760	; 0x1cc00
    ba60:	ldmvc	r3!, {r5, r6, r8, ip, lr, pc}^
    ba64:			; <UNDEFINED> instruction: 0xf0402b00
    ba68:	bvs	cebdc4 <strspn@plt+0xcea210>
    ba6c:			; <UNDEFINED> instruction: 0xf0402b00
    ba70:	bcs	fe16bde8 <strspn@plt+0xfe16a234>
    ba74:	adcshi	pc, sp, r0, lsl #4
    ba78:			; <UNDEFINED> instruction: 0xf002e8df
    ba7c:	strblt	r6, [r3, #-2232]	; 0xfffff748
    ba80:	bllt	feef7950 <strspn@plt+0xfeef5d9c>
    ba84:	bllt	feefa978 <strspn@plt+0xfeef8dc4>
    ba88:	bllt	feefa97c <strspn@plt+0xfeef8dc8>
    ba8c:	bllt	feefa980 <strspn@plt+0xfeef8dcc>
    ba90:	bllt	feefa984 <strspn@plt+0xfeef8dd0>
    ba94:	bllt	feefa988 <strspn@plt+0xfeef8dd4>
    ba98:	bllt	feefa98c <strspn@plt+0xfeef8dd8>
    ba9c:			; <UNDEFINED> instruction: 0xa3a6a9ac
    baa0:	bllt	feef3128 <strspn@plt+0xfeef1574>
    baa4:	bllt	feefa998 <strspn@plt+0xfeef8de4>
    baa8:	bllt	feefa99c <strspn@plt+0xfeef8de8>
    baac:	bllt	feefa9a0 <strspn@plt+0xfeef8dec>
    bab0:	bllt	feefa9a4 <strspn@plt+0xfeef8df0>
    bab4:	bllt	feefa9a8 <strspn@plt+0xfeef8df4>
    bab8:	bllt	feefa9ac <strspn@plt+0xfeef8df8>
    babc:			; <UNDEFINED> instruction: 0x9194979a
    bac0:	bllt	feeee900 <strspn@plt+0xfeeecd4c>
    bac4:	bllt	feefa9b8 <strspn@plt+0xfeef8e04>
    bac8:	bllt	feefa9bc <strspn@plt+0xfeef8e08>
    bacc:	bllt	feefa9c0 <strspn@plt+0xfeef8e0c>
    bad0:	bllt	feefa9c4 <strspn@plt+0xfeef8e10>
    bad4:	bllt	feefa9c8 <strspn@plt+0xfeef8e14>
    bad8:	bllt	feefa9cc <strspn@plt+0xfeef8e18>
    badc:	bllt	feefa9d0 <strspn@plt+0xfeef8e1c>
    bae0:	bllt	feefa9d4 <strspn@plt+0xfeef8e20>
    bae4:	bllt	feefa9d8 <strspn@plt+0xfeef8e24>
    bae8:	bllt	feefa9dc <strspn@plt+0xfeef8e28>
    baec:	bllt	feefa9e0 <strspn@plt+0xfeef8e2c>
    baf0:	bllt	feefa9e4 <strspn@plt+0xfeef8e30>
    baf4:	bllt	feefa9e8 <strspn@plt+0xfeef8e34>
    baf8:	bllt	feefa9ec <strspn@plt+0xfeef8e38>
    bafc:	svcvc	0x00828588
    bb00:			; <UNDEFINED> instruction: 0x464a797c
    bb04:	smlabteq	r0, sp, r9, lr
    bb08:	andcs	r4, r1, r9, lsr r6
    bb0c:	svc	0x00e0f7f5
    bb10:			; <UNDEFINED> instruction: 0xf7f5200a
    bb14:	ldmdavc	r3!, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    bb18:			; <UNDEFINED> instruction: 0xf896b9f3
    bb1c:			; <UNDEFINED> instruction: 0xf1baa009
    bb20:	tstle	r5, r0, lsl #30
    bb24:	streq	lr, [r8, #-2981]	; 0xfffff45b
    bb28:	cfstrscs	mvf4, [r3, #-272]	; 0xfffffef0
    bb2c:	svcge	0x0072f73f
    bb30:	blmi	115e45c <strspn@plt+0x115c8a8>
    bb34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bb38:	blls	8e5ba8 <strspn@plt+0x8e3ff4>
    bb3c:	cmnle	lr, sl, asr r0
    bb40:	eorlt	r2, r5, r1
    bb44:	blhi	c6e40 <strspn@plt+0xc528c>
    bb48:	svchi	0x00f0e8bd
    bb4c:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
    bb50:	ldrdcs	lr, [r0], -r8
    bb54:	ldrb	r2, [fp, -r0, lsl #2]!
    bb58:	stmiavc	r0!, {r0, r1, r8, fp, sp, pc}
    bb5c:			; <UNDEFINED> instruction: 0xff6cf7f7
    bb60:	bne	4473c8 <strspn@plt+0x445814>
    bb64:	andcs	r4, r1, r2, lsl #12
    bb68:	svc	0x00b2f7f5
    bb6c:	bmi	f45ac8 <strspn@plt+0xf43f14>
    bb70:			; <UNDEFINED> instruction: 0xe7c7447a
    bb74:	ldrbtmi	r4, [sl], #-2619	; 0xfffff5c5
    bb78:	bmi	f05a90 <strspn@plt+0xf03edc>
    bb7c:			; <UNDEFINED> instruction: 0xe7c1447a
    bb80:	ldrbtmi	r4, [sl], #-2618	; 0xfffff5c6
    bb84:	bmi	ec5a84 <strspn@plt+0xec3ed0>
    bb88:			; <UNDEFINED> instruction: 0xe7bb447a
    bb8c:	ldrbtmi	r4, [sl], #-2617	; 0xfffff5c7
    bb90:	bmi	e85a78 <strspn@plt+0xe83ec4>
    bb94:			; <UNDEFINED> instruction: 0xe7b5447a
    bb98:	ldrbtmi	r4, [sl], #-2616	; 0xfffff5c8
    bb9c:	bmi	e45a6c <strspn@plt+0xe43eb8>
    bba0:			; <UNDEFINED> instruction: 0xe7af447a
    bba4:	ldrbtmi	r4, [sl], #-2615	; 0xfffff5c9
    bba8:	bmi	e05a60 <strspn@plt+0xe03eac>
    bbac:			; <UNDEFINED> instruction: 0xe7a9447a
    bbb0:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    bbb4:	bmi	dc5a54 <strspn@plt+0xdc3ea0>
    bbb8:			; <UNDEFINED> instruction: 0xe7a3447a
    bbbc:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
    bbc0:	bmi	d85a48 <strspn@plt+0xd83e94>
    bbc4:			; <UNDEFINED> instruction: 0xe79d447a
    bbc8:	ldrbtmi	r4, [sl], #-2612	; 0xfffff5cc
    bbcc:	bmi	d45a3c <strspn@plt+0xd43e88>
    bbd0:			; <UNDEFINED> instruction: 0xe797447a
    bbd4:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
    bbd8:	bmi	d05a30 <strspn@plt+0xd03e7c>
    bbdc:			; <UNDEFINED> instruction: 0xe791447a
    bbe0:	ldrbtmi	r4, [sl], #-2610	; 0xfffff5ce
    bbe4:	bmi	cc5a24 <strspn@plt+0xcc3e70>
    bbe8:			; <UNDEFINED> instruction: 0xe78b447a
    bbec:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
    bbf0:	stmib	sp, {r3, r7, r8, r9, sl, sp, lr, pc}^
    bbf4:	andcs	r0, r1, r0, lsl #2
    bbf8:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
    bbfc:	svc	0x0068f7f5
    bc00:	bvs	d05a20 <strspn@plt+0xd03e6c>
    bc04:			; <UNDEFINED> instruction: 0xf47f2b00
    bc08:	stmdami	ip!, {r0, r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    bc0c:			; <UNDEFINED> instruction: 0xf7f54478
    bc10:			; <UNDEFINED> instruction: 0xe6efeef8
    bc14:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    bc18:	stccc	12, cr3, [r1, #-4]
    bc1c:	svceq	0x0001f814
    bc20:	svc	0x004ef7f5
    bc24:	mvnsle	r4, r5, lsr #5
    bc28:	blcs	85a38 <strspn@plt+0x83e84>
    bc2c:	strtmi	r4, [r0], -r1, asr #12
    bc30:	ldrmi	fp, [sl], -ip, lsl #30
    bc34:	rscscc	pc, pc, #79	; 0x4f
    bc38:	mcr	7, 6, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    bc3c:			; <UNDEFINED> instruction: 0xf7f5e778
    bc40:	svclt	0x0000ee9e
    bc44:	andeq	lr, r1, r4, lsl #10
    bc48:	andeq	r0, r0, r0, lsl #2
    bc4c:	muleq	r0, sl, r7
    bc50:	andeq	r9, r0, r8, asr #28
    bc54:	andeq	r9, r0, r2, ror #21
    bc58:	andeq	lr, r1, r8, lsr #7
    bc5c:	andeq	r9, r0, lr, lsl #22
    bc60:	andeq	r9, r0, r0, ror #18
    bc64:	andeq	r9, r0, r2, ror #24
    bc68:	andeq	r9, r0, ip, lsr #24
    bc6c:	strdeq	r9, [r0], -r2
    bc70:	ldrdeq	r9, [r0], -ip
    bc74:	andeq	r9, r0, r6, asr #23
    bc78:	muleq	r0, r8, fp
    bc7c:	andeq	r9, r0, sl, ror #22
    bc80:	andeq	r9, r0, ip, lsr #22
    bc84:	andeq	r9, r0, lr, ror #21
    bc88:	ldrdeq	r9, [r0], -r4
    bc8c:			; <UNDEFINED> instruction: 0x00009ab6
    bc90:	andeq	r9, r0, r8, lsl #21
    bc94:	andeq	r9, r0, sl, asr sl
    bc98:	andeq	r9, r0, r0, lsr #20
    bc9c:	andeq	r9, r0, r6, ror #19
    bca0:	andeq	r9, r0, ip, asr #19
    bca4:			; <UNDEFINED> instruction: 0x000099b2
    bca8:	muleq	r0, r0, r9
    bcac:	andeq	r9, r0, sl, ror #18
    bcb0:	andeq	r9, r0, r8, lsr r9
    bcb4:	andeq	r9, r0, r6, asr #20
    bcb8:	andeq	r9, r0, sl, lsr #24
    bcbc:	strdeq	r9, [r0], -r0
    bcc0:	svcmi	0x00f0e92d
    bcc4:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    bcc8:	ldrmi	r8, [r7], -r2, lsl #22
    bccc:	strmi	r4, [r4], -lr, ror #18
    bcd0:	bmi	1ba6924 <strspn@plt+0x1ba4d70>
    bcd4:	adclt	r4, r3, r9, ror r4
    bcd8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    bcdc:			; <UNDEFINED> instruction: 0xf04f9221
    bce0:	blcs	c4e8 <strspn@plt+0xa934>
    bce4:	adcshi	pc, r1, r0, asr #32
    bce8:	blcs	2a0dc <strspn@plt+0x28528>
    bcec:	adchi	pc, r9, r0
    bcf0:	strcc	r3, [r4], #-3332	; 0xfffff2fc
    bcf4:	ldcle	13, cr2, [r8, #-12]!
    bcf8:			; <UNDEFINED> instruction: 0xf8df4a65
    bcfc:	ldrbtmi	r8, [sl], #-408	; 0xfffffe68
    bd00:	ldrbtmi	r7, [r8], #2683	; 0xa7b
    bd04:	bcs	fe44752c <strspn@plt+0xfe445978>
    bd08:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
    bd0c:	bcs	447534 <strspn@plt+0x445980>
    bd10:			; <UNDEFINED> instruction: 0x9000f8b4
    bd14:	mulge	r3, r4, r8
    bd18:			; <UNDEFINED> instruction: 0xf999fa99
    bd1c:	streq	pc, [r4], -sl, lsl #2
    bd20:			; <UNDEFINED> instruction: 0xf989fa1f
    bd24:	blvs	1eb8278 <strspn@plt+0x1eb66c4>
    bd28:	tstle	sl, sl, asr #10
    bd2c:	blcs	2a120 <strspn@plt+0x2856c>
    bd30:	addshi	pc, r9, r0, asr #32
    bd34:	bcs	26624 <strspn@plt+0x24a70>
    bd38:	addhi	pc, ip, r0, asr #32
    bd3c:	svceq	0x0000f1b9
    bd40:			; <UNDEFINED> instruction: 0xf1b9d043
    bd44:	andsle	r0, lr, r8, lsl #30
    bd48:			; <UNDEFINED> instruction: 0x464a4954
    bd4c:	ldrbtmi	r2, [r9], #-1
    bd50:	mrc	7, 5, APSR_nzcv, cr14, cr5, {7}
    bd54:			; <UNDEFINED> instruction: 0xf7f5200a
    bd58:	ldmdavc	fp!, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    bd5c:	bvc	1efaab0 <strspn@plt+0x1ef8efc>
    bd60:	blne	feb7a1d4 <strspn@plt+0xfeb78620>
    bd64:	cfstrscs	mvf4, [r3, #-208]	; 0xffffff30
    bd68:	bmi	13830b8 <strspn@plt+0x1381504>
    bd6c:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
    bd70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bd74:	subsmi	r9, sl, r1, lsr #22
    bd78:	andcs	sp, r1, pc, ror r1
    bd7c:	ldc	0, cr11, [sp], #140	; 0x8c
    bd80:	pop	{r1, r8, r9, fp, pc}
    bd84:	stmdbmi	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    bd88:	ldrbtmi	r2, [r9], #-1
    bd8c:	mcr	7, 5, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    bd90:	mvnscc	pc, #-2147483646	; 0x80000002
    bd94:	stmdble	r9!, {r0, r1, r2, r8, r9, fp, sp}
    bd98:	mrscs	r2, (UNDEF: 0)
    bd9c:	strmi	r4, [r2], -fp, lsl #12
    bda0:	andcs	r4, r1, r1, asr #12
    bda4:	mrc	7, 4, APSR_nzcv, cr4, cr5, {7}
    bda8:			; <UNDEFINED> instruction: 0xf7f5200a
    bdac:	ldmdavc	fp!, {r1, r3, r7, r9, sl, fp, sp, lr, pc}^
    bdb0:	sbcsle	r2, r4, r0, lsl #22
    bdb4:	stmiavc	r0!, {r0, r8, fp, sp, pc}
    bdb8:	mrc2	7, 1, pc, cr14, cr7, {7}
    bdbc:	bne	fe447624 <strspn@plt+0xfe445a70>
    bdc0:	andcs	r4, r1, r2, lsl #12
    bdc4:	mcr	7, 4, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    bdc8:	ldmdbmi	r7!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    bdcc:	ldrbtmi	r2, [r9], #-1
    bdd0:	mrc	7, 3, APSR_nzcv, cr14, cr5, {7}
    bdd4:	mvnscc	pc, #-2147483646	; 0x80000002
    bdd8:	stmdble	r9!, {r0, r1, r2, r8, r9, fp, sp}
    bddc:	movwcs	r2, #512	; 0x200
    bde0:	bne	447648 <strspn@plt+0x445a94>
    bde4:			; <UNDEFINED> instruction: 0xf7f52001
    bde8:			; <UNDEFINED> instruction: 0xe7b3ee74
    bdec:	svceq	0x0001f1ba
    bdf0:			; <UNDEFINED> instruction: 0xf1047920
    bdf4:			; <UNDEFINED> instruction: 0xf04f0205
    bdf8:	stflee	f0, [pc]	; be00 <strspn@plt+0xa24c>
    bdfc:			; <UNDEFINED> instruction: 0x0c06eb04
    be00:	blge	89e50 <strspn@plt+0x8829c>
    be04:	b	10cc638 <strspn@plt+0x10caa84>
    be08:	ldrmi	r6, [r4, #784]	; 0x310
    be0c:	andcs	lr, r0, sl, asr #20
    be10:	mvnsle	r4, r9, lsl r6
    be14:	svceq	0x0000f1b9
    be18:			; <UNDEFINED> instruction: 0xf002d1c0
    be1c:	vldr.16	s30, [pc, #162]	; bec6 <strspn@plt+0xa312>
    be20:	vmov	d8, r7, r1
    be24:	vdup.32	d6, r0
    be28:	mrrc	11, 0, r7, r3, cr7
    be2c:	bfi	r2, r7, #22, #2
    be30:	svceq	0x0001f1ba
    be34:			; <UNDEFINED> instruction: 0xf1047920
    be38:			; <UNDEFINED> instruction: 0xf04f0205
    be3c:	ldflee	f0, [sp], {0}
    be40:	bvs	f05df4 <strspn@plt+0xf04240>
    be44:			; <UNDEFINED> instruction: 0xf47f2b00
    be48:	ldmdami	r8, {r0, r1, r4, r6, r8, r9, sl, fp, sp, pc}
    be4c:			; <UNDEFINED> instruction: 0xf7f54478
    be50:			; <UNDEFINED> instruction: 0xe74dedd8
    be54:	ldrtmi	r2, [r1], -r1, lsl #20
    be58:	svclt	0x00184620
    be5c:	rscscc	pc, pc, #79	; 0x4f
    be60:	stc	7, cr15, [lr, #980]!	; 0x3d4
    be64:	stmibne	r5!, {r0, r7, r8, r9, sl, sp, lr, pc}
    be68:	stccc	12, cr3, [r1, #-4]
    be6c:	svceq	0x0001f814
    be70:	mcr	7, 1, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    be74:	mvnsle	r4, r5, lsr #5
    be78:			; <UNDEFINED> instruction: 0xf7f5e777
    be7c:	svclt	0x0000ed80
    be80:	andeq	r0, r0, r0
    be84:	submi	r0, lr, r0
    be88:	andeq	lr, r1, r8, lsl #4
    be8c:	andeq	r0, r0, r0, lsl #2
    be90:	andeq	r4, r0, r2, lsr #9
    be94:	andeq	r9, r0, r6, asr fp
    be98:	strdeq	r9, [r0], -lr
    be9c:	andeq	r9, r0, sl, lsl #23
    bea0:	andeq	lr, r1, lr, ror #2
    bea4:	andeq	r9, r0, sl, lsl fp
    bea8:			; <UNDEFINED> instruction: 0x00009ab6
    beac:	andeq	r9, r0, r4, lsl sl
    beb0:	svcmi	0x00f0e92d
    beb4:	stmibmi	r8, {r1, r2, r3, r9, sl, lr}
    beb8:	blvs	4dd900 <strspn@plt+0x4dbd4c>
    bebc:	bmi	fe1f8158 <strspn@plt+0xfe1f65a4>
    bec0:			; <UNDEFINED> instruction: 0x46044479
    bec4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    bec8:			; <UNDEFINED> instruction: 0xf04f9223
    becc:	blcs	c6d4 <strspn@plt+0xab20>
    bed0:	adcshi	pc, r8, r0, asr #32
    bed4:	mulcc	r3, r8, r8
    bed8:			; <UNDEFINED> instruction: 0xf0002b00
    bedc:	cdpcc	0, 0, cr8, cr4, cr14, {5}
    bee0:	cdpcs	4, 0, cr3, cr3, cr4, {0}
    bee4:			; <UNDEFINED> instruction: 0xf8dfdd5a
    bee8:			; <UNDEFINED> instruction: 0xf8df91f8
    beec:			; <UNDEFINED> instruction: 0xf8dfa1f8
    bef0:	ldrbtmi	fp, [r9], #504	; 0x1f8
    bef4:	mulne	r9, r8, r8
    bef8:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    befc:	strmi	r8, [fp], -r2, lsr #16
    bf00:	blt	14aa2a4 <strspn@plt+0x14a86f0>
    bf04:	addslt	r1, r2, #3904	; 0xf40
    bf08:			; <UNDEFINED> instruction: 0xf8d8b169
    bf0c:	addsmi	r0, r0, #52	; 0x34
    bf10:			; <UNDEFINED> instruction: 0xf898d140
    bf14:	stmdbcs	r0, {r0, r1, ip}
    bf18:	adcshi	pc, sl, r0, asr #32
    bf1c:	ldrdeq	pc, [r0], -r8	; <UNPREDICTABLE>
    bf20:			; <UNDEFINED> instruction: 0xf0402800
    bf24:	bcs	1ac228 <strspn@plt+0x1aa674>
    bf28:	bcc	820c0 <strspn@plt+0x8050c>
    bf2c:	vpmax.s8	d2, d0, d5
    bf30:	ldm	pc, {r0, r2, r3, r6, r7, pc}^	; <UNPREDICTABLE>
    bf34:	ldclmi	0, cr15, [r3, #-8]
    bf38:	stmdbpl	r3, {r0, r1, r2, r6, r8, lr}
    bf3c:	andcs	r4, r1, fp, ror #18
    bf40:			; <UNDEFINED> instruction: 0xf7f54479
    bf44:	cdpne	13, 7, cr14, cr11, cr6, {6}
    bf48:	svclt	0x00842b07
    bf4c:	movwcs	r2, #512	; 0x200
    bf50:	svccs	0x0001d812
    bf54:			; <UNDEFINED> instruction: 0xf1047922
    bf58:			; <UNDEFINED> instruction: 0xf04f0c05
    bf5c:	stcle	3, cr0, [fp, #-0]
    bf60:	vmlaeq.f64	d14, d5, d4
    bf64:	bleq	89fdc <strspn@plt+0x88428>
    bf68:	b	11cc7ec <strspn@plt+0x11cac38>
    bf6c:	strbmi	r6, [r6, #1810]!	; 0x712
    bf70:	andcs	lr, r2, #64, 20	; 0x40000
    bf74:	mvnsle	r4, fp, lsr r6
    bf78:	andcs	r4, r1, r9, asr #12
    bf7c:	stc	7, cr15, [r8, #980]!	; 0x3d4
    bf80:			; <UNDEFINED> instruction: 0xf7f5200a
    bf84:			; <UNDEFINED> instruction: 0xf898ed9e
    bf88:	blcs	17f94 <strspn@plt+0x163e0>
    bf8c:			; <UNDEFINED> instruction: 0xf898d140
    bf90:	ldmdblt	r9, {r0, r3, ip}
    bf94:	strtmi	r1, [ip], #-2934	; 0xfffff48a
    bf98:	stcle	14, cr2, [pc], #12	; bfac <strspn@plt+0xa3f8>
    bf9c:	ldmdbmi	r4, {r0, r8, r9, sp}^
    bfa0:	ldrbtmi	r4, [r9], #-2638	; 0xfffff5b2
    bfa4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    bfa8:	subsmi	r9, r1, r3, lsr #20
    bfac:	addhi	pc, r6, r0, asr #32
    bfb0:	eorlt	r4, r5, r8, lsl r6
    bfb4:	svchi	0x00f0e8bd
    bfb8:	andcs	r4, r1, lr, asr #18
    bfbc:			; <UNDEFINED> instruction: 0xf7f54479
    bfc0:	strb	lr, [r0, r8, lsl #27]
    bfc4:	andcs	r4, r1, ip, asr #18
    bfc8:			; <UNDEFINED> instruction: 0xf7f54479
    bfcc:	ldr	lr, [sl, r2, lsl #27]!
    bfd0:	andcs	r4, r1, sl, asr #18
    bfd4:			; <UNDEFINED> instruction: 0xf7f54479
    bfd8:			; <UNDEFINED> instruction: 0xe7b4ed7c
    bfdc:	andcs	r4, r1, r8, asr #18
    bfe0:			; <UNDEFINED> instruction: 0xf7f54479
    bfe4:			; <UNDEFINED> instruction: 0xe7aeed76
    bfe8:	andcs	r4, r1, r6, asr #18
    bfec:			; <UNDEFINED> instruction: 0xf7f54479
    bff0:			; <UNDEFINED> instruction: 0xe7a8ed70
    bff4:	movweq	pc, #37448	; 0x9248	; <UNPREDICTABLE>
    bff8:	mulsle	r9, sl, r2
    bffc:	tsteq	r5, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    c000:			; <UNDEFINED> instruction: 0xd10f429a
    c004:	andcs	r4, r1, r0, asr #18
    c008:			; <UNDEFINED> instruction: 0xf7f54479
    c00c:	ldr	lr, [sl, r2, ror #26]
    c010:	stmiavc	r0!, {r0, r1, r8, fp, sp, pc}
    c014:	ldc2	7, cr15, [r0, #-988]	; 0xfffffc24
    c018:			; <UNDEFINED> instruction: 0x46024651
    c01c:			; <UNDEFINED> instruction: 0xf7f52001
    c020:	sbfx	lr, r8, #26, #21
    c024:	andcs	r4, r1, r9, lsr r9
    c028:			; <UNDEFINED> instruction: 0xf7f54479
    c02c:			; <UNDEFINED> instruction: 0xe78aed52
    c030:	andcs	r4, r1, r9, asr r6
    c034:	stcl	7, cr15, [ip, #-980]	; 0xfffffc2c
    c038:			; <UNDEFINED> instruction: 0xf8d8e785
    c03c:	blcs	180c4 <strspn@plt+0x16510>
    c040:	svcge	0x004df47f
    c044:			; <UNDEFINED> instruction: 0xf0017821
    c048:	blcc	8cd4c <strspn@plt+0x8b198>
    c04c:	ldmdale	r7!, {r0, r1, r8, r9, fp, sp}
    c050:			; <UNDEFINED> instruction: 0xf003e8df
    c054:	andseq	r1, r7, #9
    c058:	andcs	r4, r5, #737280	; 0xb4000
    c05c:	ldrbtmi	r2, [r9], #-1
    c060:	ldc	7, cr15, [r6, #-980]!	; 0xfffffc2c
    c064:	stmdbmi	fp!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    c068:	andcs	r2, r1, r2, lsl #4
    c06c:			; <UNDEFINED> instruction: 0xf7f54479
    c070:			; <UNDEFINED> instruction: 0xe734ed30
    c074:	andcs	r4, r3, #40, 18	; 0xa0000
    c078:	ldrbtmi	r2, [r9], #-1
    c07c:	stc	7, cr15, [r8, #-980]!	; 0xfffffc2c
    c080:	stmdbmi	r6!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    c084:	andcs	r2, r1, r4, lsl #4
    c088:			; <UNDEFINED> instruction: 0xf7f54479
    c08c:	str	lr, [r6, -r2, lsr #26]!
    c090:	cfstrscc	mvf4, [r1], {37}	; 0x25
    c094:			; <UNDEFINED> instruction: 0xf8143d01
    c098:			; <UNDEFINED> instruction: 0xf7f50f01
    c09c:	adcmi	lr, r5, #1152	; 0x480
    c0a0:			; <UNDEFINED> instruction: 0xe77bd1f9
    c0a4:	strtmi	r2, [r9], -r1, lsl #16
    c0a8:	svclt	0x000c9301
    c0ac:			; <UNDEFINED> instruction: 0xf04f4602
    c0b0:			; <UNDEFINED> instruction: 0x462032ff
    c0b4:	stc	7, cr15, [r4], {245}	; 0xf5
    c0b8:	ldrb	r9, [r0, -r1, lsl #22]!
    c0bc:	mrrc	7, 15, pc, lr, cr5	; <UNPREDICTABLE>
    c0c0:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    c0c4:	stcl	7, cr15, [r2], #-980	; 0xfffffc2c
    c0c8:	strb	r2, [r8, -r0, lsl #6]!
    c0cc:	andcs	r4, r1, r5, lsl r9
    c0d0:			; <UNDEFINED> instruction: 0xf7f54479
    c0d4:			; <UNDEFINED> instruction: 0xe736ecfe
    c0d8:	andeq	lr, r1, ip, lsl r0
    c0dc:	andeq	r0, r0, r0, lsl #2
    c0e0:	andeq	r9, r0, r6, ror #18
    c0e4:	andeq	r4, r0, r8, lsr #5
    c0e8:	ldrdeq	r9, [r0], -r2
    c0ec:	andeq	r9, r0, r8, asr fp
    c0f0:	andeq	sp, r1, sl, lsr pc
    c0f4:	andeq	r9, r0, ip, lsr #21
    c0f8:	andeq	r9, r0, r4, lsl #21
    c0fc:	andeq	r9, r0, ip, asr sl
    c100:	andeq	r9, r0, r8, lsr #20
    c104:	andeq	r9, r0, r4, asr #21
    c108:	andeq	r9, r0, r8, ror #21
    c10c:	andeq	r9, r0, r8, ror #21
    c110:	andeq	r9, r0, r6, lsr #18
    c114:	andeq	r9, r0, r4, lsr #17
    c118:			; <UNDEFINED> instruction: 0x000098ba
    c11c:	ldrdeq	r9, [r0], -r0
    c120:	andeq	r9, r0, r6, ror #17
    c124:	andeq	r9, r0, r8, lsl #18
    c128:	svcmi	0x00f0e92d
    c12c:			; <UNDEFINED> instruction: 0xed2d2903
    c130:	addlt	r8, r5, r2, lsl #22
    c134:	lfmle	f1, 3, [r7, #-12]
    c138:			; <UNDEFINED> instruction: 0x46044b33
    c13c:	ldrdls	pc, [ip], #143	; 0x8f
    c140:			; <UNDEFINED> instruction: 0xf8df460d
    c144:	ldrbtmi	r8, [fp], #-204	; 0xffffff34
    c148:	mcr	4, 0, r4, cr8, cr9, {7}
    c14c:	ldrbtmi	r3, [r8], #2576	; 0xa10
    c150:	stmibne	r3!, {r4, sp, lr, pc}
    c154:	blcs	fffaa3c8 <strspn@plt+0xfffa8814>
    c158:	blcs	28c <calloc@plt-0x1668>
    c15c:	pushmi	{r2, r3, r4, r8, ip, lr, pc}
    c160:	andcs	r4, r1, sl, asr r6
    c164:			; <UNDEFINED> instruction: 0xf7f54479
    c168:	bl	fe987440 <strspn@plt+0xfe98588c>
    c16c:	ldrbmi	r0, [r4], #-1290	; 0xfffffaf6
    c170:	ldcle	13, cr2, [r9, #-12]!
    c174:			; <UNDEFINED> instruction: 0xf1067826
    c178:			; <UNDEFINED> instruction: 0xf1ba0a01
    c17c:	ldcle	15, cr0, [r3, #-8]!
    c180:			; <UNDEFINED> instruction: 0xb002f8b4
    c184:	stcne	14, cr1, [r0, #-708]!	; 0xfffffd3c
    c188:	blx	fe70abfe <strspn@plt+0xfe70904a>
    c18c:	blx	fe30aa12 <strspn@plt+0xfe308e5e>
    c190:	mcrr	7, 15, pc, r2, cr5	; <UNPREDICTABLE>
    c194:	bicsle	r2, ip, r0, lsl #16
    c198:	blcs	1d3e6c <strspn@plt+0x1d22b8>
    c19c:	andcs	fp, r0, r4, lsl #31
    c1a0:	ldmdale	r2, {r8, sp}
    c1a4:	stmdbvc	r0!, {r2, r9, sl, fp, sp}
    c1a8:	andeq	pc, r5, #4, 2
    c1ac:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    c1b0:	bl	1435e4 <strspn@plt+0x141a30>
    c1b4:			; <UNDEFINED> instruction: 0xf8120c0a
    c1b8:	andeq	r6, fp, #1024	; 0x400
    c1bc:	tstvs	r0, #274432	; 0x43000
    c1c0:	b	119d818 <strspn@plt+0x119bc64>
    c1c4:	ldrmi	r2, [r9], -r0
    c1c8:	blls	1009a4 <strspn@plt+0xfedf0>
    c1cc:	stmib	sp, {r1, r3, r4, r6, r9, sl, lr}^
    c1d0:			; <UNDEFINED> instruction: 0xb1a30100
    c1d4:	bne	447a3c <strspn@plt+0x445e88>
    c1d8:	streq	lr, [sl, #-2981]	; 0xfffff45b
    c1dc:	ldrbmi	r2, [r4], #-1
    c1e0:	ldcl	7, cr15, [r6], #-980	; 0xfffffc2c
    c1e4:	stclle	13, cr2, [r5], {3}
    c1e8:	ldc	0, cr11, [sp], #20
    c1ec:	pop	{r1, r8, r9, fp, pc}
    c1f0:	usub8mi	r8, sl, r0
    c1f4:	andcs	r4, r1, r1, asr #12
    c1f8:	stcl	7, cr15, [sl], #-980	; 0xfffffc2c
    c1fc:			; <UNDEFINED> instruction: 0x4649e7b5
    c200:			; <UNDEFINED> instruction: 0xf7f52001
    c204:	ldr	lr, [r0, r6, ror #24]!
    c208:	strdeq	r9, [r0], -r2
    c20c:	andeq	r9, r0, r4, lsr sl
    c210:			; <UNDEFINED> instruction: 0x00009ab6
    c214:	andeq	r9, r0, r8, asr sl
    c218:	svcmi	0x00f0e92d
    c21c:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
    c220:	ldrmi	r8, [r2], r2, lsl #22
    c224:			; <UNDEFINED> instruction: 0x460549b8
    c228:	bmi	fee26e7c <strspn@plt+0xfee252c8>
    c22c:	adclt	r4, r9, r9, ror r4
    c230:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    c234:			; <UNDEFINED> instruction: 0xf04f9227
    c238:	blcs	ca40 <strspn@plt+0xae8c>
    c23c:	msrhi	CPSR_x, r0, asr #32
    c240:	mulcc	r3, sl, r8
    c244:			; <UNDEFINED> instruction: 0xf0002b00
    c248:			; <UNDEFINED> instruction: 0xf1ab8118
    c24c:	strcc	r0, [r4, #-2820]	; 0xfffff4fc
    c250:	svceq	0x0003f1bb
    c254:	bmi	febc37f8 <strspn@plt+0xfebc1c44>
    c258:	mulcc	r9, sl, r8
    c25c:	mcr	4, 0, r4, cr8, cr10, {3}
    c260:	bmi	feb16ca8 <strspn@plt+0xfeb150f4>
    c264:	andls	r4, r5, #2046820352	; 0x7a000000
    c268:	stmiavc	lr!, {r2, r3, r5, fp, pc}^
    c26c:			; <UNDEFINED> instruction: 0xf106ba64
    c270:	adclt	r0, r4, #4, 18	; 0x10000
    c274:			; <UNDEFINED> instruction: 0xf8dab16b
    c278:	adcmi	r2, r2, #52	; 0x34
    c27c:			; <UNDEFINED> instruction: 0xf89ad14d
    c280:	blcs	18294 <strspn@plt+0x166e0>
    c284:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    c288:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
    c28c:			; <UNDEFINED> instruction: 0xf0402a00
    c290:	mrcne	1, 3, r8, cr3, cr9, {0}
    c294:	blcs	1d3744 <strspn@plt+0x1d1b90>
    c298:	bcs	447ac0 <strspn@plt+0x445f0c>
    c29c:	sbchi	pc, pc, r0, lsl #4
    c2a0:	stmdbvc	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
    c2a4:	andeq	pc, r5, #1073741825	; 0x40000001
    c2a8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c2ac:	sbcshi	pc, r8, r0, asr #6
    c2b0:			; <UNDEFINED> instruction: 0x0c09eb05
    c2b4:	bleq	8a304 <strspn@plt+0x88750>
    c2b8:	movwcs	lr, #35407	; 0x8a4f
    c2bc:	tstvs	r7, #274432	; 0x43000
    c2c0:	b	101d918 <strspn@plt+0x101bd64>
    c2c4:	ldrmi	r2, [r8], r7, lsl #14
    c2c8:	orrge	sp, sp, #244, 2	; 0x3d
    c2cc:	movwcs	lr, #2515	; 0x9d3
    c2d0:			; <UNDEFINED> instruction: 0x46414638
    c2d4:			; <UNDEFINED> instruction: 0xff2af001
    c2d8:	strmi	r4, [fp], -r2, lsl #12
    c2dc:	beq	447b44 <strspn@plt+0x445f90>
    c2e0:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
    c2e4:			; <UNDEFINED> instruction: 0xf7f52303
    c2e8:			; <UNDEFINED> instruction: 0x2c08eb98
    c2ec:	addshi	pc, r0, r0, lsl #4
    c2f0:	ldmib	sp, {r0, sl, fp, ip, sp}^
    c2f4:	stccs	3, cr2, [r7], {3}
    c2f8:	rschi	pc, pc, r0, lsl #4
    c2fc:			; <UNDEFINED> instruction: 0xf004e8df
    c300:	subspl	r2, ip, #1879048199	; 0x70000007
    c304:	stcvs	14, cr3, [r4, #-288]	; 0xfffffee0
    c308:			; <UNDEFINED> instruction: 0xf0002800
    c30c:			; <UNDEFINED> instruction: 0xf89a80c8
    c310:	bllt	10d831c <strspn@plt+0x10d6768>
    c314:	mulcc	r9, sl, r8
    c318:	bl	feafa7cc <strspn@plt+0xfeaf8c18>
    c31c:	strbmi	r0, [sp], #-2825	; 0xfffff4f7
    c320:	svceq	0x0003f1bb
    c324:	bmi	1f435ac <strspn@plt+0x1f419f8>
    c328:	ldrbtmi	r4, [sl], #-2936	; 0xfffff488
    c32c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c330:	subsmi	r9, sl, r7, lsr #22
    c334:	sbchi	pc, pc, r0, asr #32
    c338:	eorlt	r2, r9, r1
    c33c:	blhi	c7638 <strspn@plt+0xc5a84>
    c340:	svchi	0x00f0e8bd
    c344:	andcs	r4, r1, r5, ror r9
    c348:			; <UNDEFINED> instruction: 0xf7f54479
    c34c:			; <UNDEFINED> instruction: 0xf8daebc2
    c350:	blcs	18418 <strspn@plt+0x16864>
    c354:	addshi	pc, fp, r0, asr #32
    c358:			; <UNDEFINED> instruction: 0xf7f5200a
    c35c:			; <UNDEFINED> instruction: 0xf89aebb2
    c360:	blcs	1836c <strspn@plt+0x167b8>
    c364:	stmdbge	r7, {r1, r2, r4, r6, r7, ip, lr, pc}
    c368:			; <UNDEFINED> instruction: 0xf7f778a8
    c36c:	vnmla.f64	d15, d8, d21
    c370:			; <UNDEFINED> instruction: 0x46021a90
    c374:			; <UNDEFINED> instruction: 0xf7f52001
    c378:	strb	lr, [fp, ip, lsr #23]
    c37c:	bicle	r2, r6, r0, lsl #16
    c380:	ldrtmi	r4, [sl], -r7, ror #18
    c384:	andcs	r4, r1, r3, asr #12
    c388:			; <UNDEFINED> instruction: 0xf7f54479
    c38c:	ldr	lr, [lr, r2, lsr #23]!
    c390:			; <UNDEFINED> instruction: 0xd1bc2800
    c394:	ldrtmi	r4, [sl], -r3, ror #18
    c398:	andcs	r4, r1, r3, asr #12
    c39c:			; <UNDEFINED> instruction: 0xf7f54479
    c3a0:			; <UNDEFINED> instruction: 0xe7b4eb98
    c3a4:			; <UNDEFINED> instruction: 0xd1b22800
    c3a8:			; <UNDEFINED> instruction: 0x463a495f
    c3ac:	andcs	r4, r1, r3, asr #12
    c3b0:			; <UNDEFINED> instruction: 0xf7f54479
    c3b4:	str	lr, [sl, lr, lsl #23]!
    c3b8:	andcs	r4, r1, ip, asr r9
    c3bc:			; <UNDEFINED> instruction: 0xf7f54479
    c3c0:			; <UNDEFINED> instruction: 0xf8daeb88
    c3c4:	blcs	1848c <strspn@plt+0x168d8>
    c3c8:	ldmdbmi	r9, {r1, r2, r6, r7, ip, lr, pc}^
    c3cc:			; <UNDEFINED> instruction: 0x4643463a
    c3d0:	ldrbtmi	r2, [r9], #-1
    c3d4:	bl	1f4a3b0 <strspn@plt+0x1f487fc>
    c3d8:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    c3dc:	ldmdbmi	r5, {r0, r1, r2, r4, r7, r8, ip, lr, pc}^
    c3e0:			; <UNDEFINED> instruction: 0x4643463a
    c3e4:	ldrbtmi	r2, [r9], #-1
    c3e8:	bl	1cca3c4 <strspn@plt+0x1cc8810>
    c3ec:	ldmdbmi	r2, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    c3f0:	ldrbtmi	r2, [r9], #-1
    c3f4:	bl	1b4a3d0 <strspn@plt+0x1b4881c>
    c3f8:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    c3fc:	adcle	r2, fp, r0, lsl #22
    c400:	ldrtmi	r4, [sl], -lr, asr #18
    c404:	andcs	r4, r1, r3, asr #12
    c408:			; <UNDEFINED> instruction: 0xf7f54479
    c40c:	str	lr, [r3, r2, ror #22]!
    c410:	svcvc	0x0080f5b4
    c414:	b	160087c <strspn@plt+0x15fecc8>
    c418:	eorle	r0, r4, r8, lsl #6
    c41c:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    c420:	b	ffbca3fc <strspn@plt+0xffbc8848>
    c424:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    c428:			; <UNDEFINED> instruction: 0xf43f2b00
    c42c:	stmdbmi	r5, {r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    c430:			; <UNDEFINED> instruction: 0x4643463a
    c434:	ldrbtmi	r2, [r9], #-1
    c438:	bl	12ca414 <strspn@plt+0x12c8860>
    c43c:	andcs	lr, r0, #27000832	; 0x19c0000
    c440:			; <UNDEFINED> instruction: 0x46174613
    c444:			; <UNDEFINED> instruction: 0xe7494690
    c448:	svcmi	0x0000f5b4
    c44c:	stmib	sp, {r1, r5, r9, sl, lr}^
    c450:	blle	36a458 <strspn@plt+0x3688a4>
    c454:	andcs	r4, r1, ip, lsr r9
    c458:			; <UNDEFINED> instruction: 0xf7f54479
    c45c:	smmlar	r6, sl, fp, lr
    c460:	ldrmi	r2, [r3], -r0, lsl #4
    c464:	ldmdami	r9!, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    c468:			; <UNDEFINED> instruction: 0xf7f54478
    c46c:	ldrb	lr, [r9, sl, asr #21]
    c470:	andcs	r9, r1, r5, lsl #18
    c474:	bl	b4a450 <strspn@plt+0xb4889c>
    c478:			; <UNDEFINED> instruction: 0xf8dae749
    c47c:	blcs	18504 <strspn@plt+0x16950>
    c480:	mcrge	4, 7, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    c484:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    c488:	b	feeca464 <strspn@plt+0xfeec88b0>
    c48c:	ldmdbmi	r1!, {r0, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    c490:			; <UNDEFINED> instruction: 0x4643463a
    c494:	ldrbtmi	r2, [r9], #-1
    c498:	bl	6ca474 <strspn@plt+0x6c88c0>
    c49c:	stmdbmi	lr!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    c4a0:			; <UNDEFINED> instruction: 0x4643463a
    c4a4:	ldrbtmi	r2, [r9], #-1
    c4a8:	bl	4ca484 <strspn@plt+0x4c88d0>
    c4ac:	bl	186170 <strspn@plt+0x1845bc>
    c4b0:	cfstrscc	mvf0, [r1, #-36]	; 0xffffffdc
    c4b4:			; <UNDEFINED> instruction: 0xf8153c01
    c4b8:			; <UNDEFINED> instruction: 0xf7f50f01
    c4bc:	adcmi	lr, ip, #2048	; 0x800
    c4c0:			; <UNDEFINED> instruction: 0xe730d1f9
    c4c4:	strbmi	r2, [r9], -r1, lsl #20
    c4c8:	svclt	0x00184628
    c4cc:	rscscc	pc, pc, #79	; 0x4f
    c4d0:	b	1dca4ac <strspn@plt+0x1dc88f8>
    c4d4:			; <UNDEFINED> instruction: 0xf7f5e727
    c4d8:	stmdbmi	r0!, {r1, r4, r6, r9, fp, sp, lr, pc}
    c4dc:	ldrbtmi	r2, [r9], #-1
    c4e0:	b	ffdca4bc <strspn@plt+0xffdc8908>
    c4e4:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
    c4e8:			; <UNDEFINED> instruction: 0xf43f2b00
    c4ec:	ldmdbmi	ip, {r0, r2, r4, r5, r8, r9, sl, fp, sp, pc}
    c4f0:			; <UNDEFINED> instruction: 0x4643463a
    c4f4:	ldrbtmi	r2, [r9], #-1
    c4f8:	b	ffaca4d4 <strspn@plt+0xffac8920>
    c4fc:	svclt	0x0000e72c
    c500:	blcc	fe6bed08 <strspn@plt+0xfe6bd154>
    c504:	andeq	r0, r0, r0
    c508:			; <UNDEFINED> instruction: 0x0001dcb0
    c50c:	andeq	r0, r0, r0, lsl #2
    c510:	andeq	r3, r0, r4, asr #30
    c514:	andeq	r9, r0, r0, ror #25
    c518:			; <UNDEFINED> instruction: 0x0001dbb2
    c51c:	andeq	r9, r0, ip, asr #19
    c520:	andeq	r9, r0, r4, ror #20
    c524:	andeq	r9, r0, r0, lsl sl
    c528:	ldrdeq	r9, [r0], -r0
    c52c:	muleq	r0, r0, r9
    c530:	strdeq	r9, [r0], -r6
    c534:	andeq	r9, r0, sl, lsl #21
    c538:	andeq	r9, r0, r6, ror #17
    c53c:	andeq	r9, r0, r0, asr #17
    c540:	andeq	r9, r0, lr, lsl #21
    c544:	andeq	r9, r0, r2, asr #21
    c548:			; <UNDEFINED> instruction: 0x00009abc
    c54c:	andeq	r9, r0, r0, ror #20
    c550:	andeq	r9, r0, r6, ror #15
    c554:	andeq	r9, r0, r2, lsr r8
    c558:	andeq	r9, r0, lr, lsl #19
    c55c:			; <UNDEFINED> instruction: 0x000097b6
    c560:	ldrdeq	r9, [r0], -r2
    c564:	svcmi	0x00f0e92d
    c568:	ldmibmi	ip, {r1, r2, r3, r9, sl, lr}
    c56c:	blvs	4dddd0 <strspn@plt+0x4dc21c>
    c570:	bmi	fe6f8814 <strspn@plt+0xfe6f6c60>
    c574:			; <UNDEFINED> instruction: 0x46044479
    c578:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    c57c:			; <UNDEFINED> instruction: 0xf04f9225
    c580:	blcs	cd88 <strspn@plt+0xb1d4>
    c584:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    c588:	blcs	2a97c <strspn@plt+0x28dc8>
    c58c:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    c590:	strcc	r3, [r4], #-3588	; 0xfffff1fc
    c594:	ldclle	14, cr2, [r8, #-12]
    c598:	subhi	pc, r8, #14614528	; 0xdf0000
    c59c:	subls	pc, r8, #14614528	; 0xdf0000
    c5a0:	ldrbtmi	r7, [r8], #2683	; 0xa7b
    c5a4:	ldrbtmi	r4, [r9], #2705	; 0xa91
    c5a8:	andls	r4, r3, #2046820352	; 0x7a000000
    c5ac:			; <UNDEFINED> instruction: 0xc000f8b4
    c5b0:	blx	fe72a93c <strspn@plt+0xfe728d88>
    c5b4:	stcne	12, cr15, [sp, #-624]	; 0xfffffd90
    c5b8:	stc2	10, cr15, [ip], {31}	; <UNPREDICTABLE>
    c5bc:	blvs	1eb8b10 <strspn@plt+0x1eb6f5c>
    c5c0:	teqle	lr, r2, ror #10
    c5c4:	blcs	2a9b8 <strspn@plt+0x28e04>
    c5c8:	rschi	pc, fp, r0, asr #32
    c5cc:	bcs	26ebc <strspn@plt+0x25308>
    c5d0:	rscshi	pc, r1, r0, asr #32
    c5d4:	blcs	1d3f08 <strspn@plt+0x1d2354>
    c5d8:	andcs	fp, r0, #132, 30	; 0x210
    c5dc:	ldmdale	r6, {r8, r9, sp}
    c5e0:	stmdbvc	r2!, {r0, r8, fp, sp}
    c5e4:	beq	1889fc <strspn@plt+0x186e48>
    c5e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c5ec:	bl	143a30 <strspn@plt+0x141e7c>
    c5f0:	strtmi	r0, [r0], -r5, lsl #22
    c5f4:			; <UNDEFINED> instruction: 0xf81a46ae
    c5f8:	andseq	r4, r9, #1024	; 0x400
    c5fc:	tstvs	r2, r1, asr #20
    c600:	b	111dd54 <strspn@plt+0x111c1a0>
    c604:	strmi	r2, [fp], -r2, lsl #4
    c608:			; <UNDEFINED> instruction: 0x4604d1f5
    c60c:			; <UNDEFINED> instruction: 0xf1bc4675
    c610:	vrecps.f32	d0, d0, d7
    c614:	ldm	pc, {r0, r1, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    c618:	svcge	0x00b5f00c
    c61c:	ldrls	sl, [sp, r9, lsr #7]
    c620:	svcvc	0x00858b91
    c624:			; <UNDEFINED> instruction: 0x676d7379
    c628:	svcmi	0x00555b61
    c62c:	ldrcc	r4, [sp, -r9, asr #6]!
    c630:	strbmi	r0, [r9], -r5, lsr #24
    c634:			; <UNDEFINED> instruction: 0xf7f52001
    c638:	ldmdavc	fp!, {r2, r3, r6, r9, fp, sp, lr, pc}^
    c63c:	bvc	1efad90 <strspn@plt+0x1ef91dc>
    c640:	blne	1dbaab4 <strspn@plt+0x1db8f00>
    c644:	cdpcs	4, 0, cr4, cr3, cr12, {1}
    c648:	bmi	1a83910 <strspn@plt+0x1a81d5c>
    c64c:	ldrbtmi	r4, [sl], #-2916	; 0xfffff49c
    c650:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c654:	subsmi	r9, sl, r5, lsr #22
    c658:	adcshi	pc, r6, r0, asr #32
    c65c:	eorlt	r2, r7, r1
    c660:	svchi	0x00f0e8bd
    c664:	andcs	r4, r1, r3, ror #18
    c668:			; <UNDEFINED> instruction: 0xf7f54479
    c66c:	ldmdavc	fp!, {r1, r4, r5, r9, fp, sp, lr, pc}^
    c670:	rscle	r2, r4, r0, lsl #22
    c674:	stmiavc	r0!, {r0, r2, r8, fp, sp, pc}
    c678:			; <UNDEFINED> instruction: 0xf9def7f7
    c67c:	strmi	r4, [r2], -r1, asr #12
    c680:			; <UNDEFINED> instruction: 0xf7f52001
    c684:	ldrb	lr, [sl, r6, lsr #20]
    c688:	andcs	r4, r1, fp, asr r9
    c68c:			; <UNDEFINED> instruction: 0xf7f54479
    c690:	ldrb	lr, [r2, r0, lsr #20]
    c694:	andcs	r4, r1, r9, asr r9
    c698:			; <UNDEFINED> instruction: 0xf7f54479
    c69c:	bfi	lr, sl, (invalid: 20:12)
    c6a0:	andcs	r4, r1, r7, asr r9
    c6a4:			; <UNDEFINED> instruction: 0xf7f54479
    c6a8:	bfi	lr, r4, (invalid: 20:6)
    c6ac:	andcs	r4, r1, r5, asr r9
    c6b0:			; <UNDEFINED> instruction: 0xf7f54479
    c6b4:	strb	lr, [r0, lr, lsl #20]
    c6b8:	andcs	r4, r1, r3, asr r9
    c6bc:			; <UNDEFINED> instruction: 0xf7f54479
    c6c0:	ldr	lr, [sl, r8, lsl #20]!
    c6c4:	andcs	r4, r1, r1, asr r9
    c6c8:			; <UNDEFINED> instruction: 0xf7f54479
    c6cc:	ldr	lr, [r4, r2, lsl #20]!
    c6d0:	andcs	r4, r1, pc, asr #18
    c6d4:			; <UNDEFINED> instruction: 0xf7f54479
    c6d8:			; <UNDEFINED> instruction: 0xe7aee9fc
    c6dc:	andcs	r4, r1, sp, asr #18
    c6e0:			; <UNDEFINED> instruction: 0xf7f54479
    c6e4:			; <UNDEFINED> instruction: 0xe7a8e9f6
    c6e8:	andcs	r4, r1, fp, asr #18
    c6ec:			; <UNDEFINED> instruction: 0xf7f54479
    c6f0:			; <UNDEFINED> instruction: 0xe7a2e9f0
    c6f4:	andcs	r4, r1, r9, asr #18
    c6f8:			; <UNDEFINED> instruction: 0xf7f54479
    c6fc:	ldr	lr, [ip, sl, ror #19]
    c700:	andcs	r4, r1, r7, asr #18
    c704:			; <UNDEFINED> instruction: 0xf7f54479
    c708:	ldr	lr, [r6, r4, ror #19]
    c70c:	andcs	r4, r1, r5, asr #18
    c710:			; <UNDEFINED> instruction: 0xf7f54479
    c714:			; <UNDEFINED> instruction: 0xe790e9de
    c718:	andcs	r4, r1, r3, asr #18
    c71c:			; <UNDEFINED> instruction: 0xf7f54479
    c720:			; <UNDEFINED> instruction: 0xe78ae9d8
    c724:	andcs	r4, r1, r1, asr #18
    c728:			; <UNDEFINED> instruction: 0xf7f54479
    c72c:			; <UNDEFINED> instruction: 0xe784e9d2
    c730:	andcs	r4, r1, pc, lsr r9
    c734:			; <UNDEFINED> instruction: 0xf7f54479
    c738:	ldrb	lr, [lr, -ip, asr #19]!
    c73c:	andcs	r4, r1, sp, lsr r9
    c740:			; <UNDEFINED> instruction: 0xf7f54479
    c744:	ldrb	lr, [r8, -r6, asr #19]!
    c748:	andcs	r4, r1, fp, lsr r9
    c74c:			; <UNDEFINED> instruction: 0xf7f54479
    c750:	ldrb	lr, [r2, -r0, asr #19]!
    c754:	andcs	r4, r1, r9, lsr r9
    c758:			; <UNDEFINED> instruction: 0xf7f54479
    c75c:			; <UNDEFINED> instruction: 0xe76ce9ba
    c760:	andcs	r4, r1, r7, lsr r9
    c764:			; <UNDEFINED> instruction: 0xf7f54479
    c768:			; <UNDEFINED> instruction: 0xe766e9b4
    c76c:	andcs	r4, r1, r5, lsr r9
    c770:			; <UNDEFINED> instruction: 0xf7f54479
    c774:	strb	lr, [r0, -lr, lsr #19]!
    c778:	andcs	r4, r1, r3, lsr r9
    c77c:			; <UNDEFINED> instruction: 0xf7f54479
    c780:	ldrb	lr, [sl, -r8, lsr #19]
    c784:	andcs	r4, r1, r1, lsr r9
    c788:			; <UNDEFINED> instruction: 0xf7f54479
    c78c:	ldrb	lr, [r4, -r2, lsr #19]
    c790:	blcs	27084 <strspn@plt+0x254d0>
    c794:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
    c798:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    c79c:	ldmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c7a0:	strtmi	lr, [r5], #-1782	; 0xfffff90a
    c7a4:	stccc	12, cr3, [r1, #-4]
    c7a8:	svceq	0x0001f814
    c7ac:	stmib	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c7b0:	mvnsle	r4, r5, lsr #5
    c7b4:	bcs	864e0 <strspn@plt+0x8492c>
    c7b8:	strtmi	r4, [r0], -r9, lsr #12
    c7bc:			; <UNDEFINED> instruction: 0xf04fbf18
    c7c0:			; <UNDEFINED> instruction: 0xf7f532ff
    c7c4:			; <UNDEFINED> instruction: 0xe740e8fe
    c7c8:	ldm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c7cc:	movwcs	lr, #2509	; 0x9cd
    c7d0:	stmdbls	r3, {r0, sp}
    c7d4:			; <UNDEFINED> instruction: 0xf7f54662
    c7d8:			; <UNDEFINED> instruction: 0xe72ee97c
    c7dc:	andeq	sp, r1, r8, ror #18
    c7e0:	andeq	r0, r0, r0, lsl #2
    c7e4:	strdeq	r3, [r0], -lr
    c7e8:	andeq	r9, r0, sl, lsr pc
    c7ec:	muleq	r0, ip, r9
    c7f0:	andeq	sp, r1, lr, lsl #17
    c7f4:	andeq	r9, r0, r8, lsr #28
    c7f8:			; <UNDEFINED> instruction: 0x00009db8
    c7fc:	andeq	r9, r0, ip, asr sp
    c800:	andeq	r9, r0, r4, lsl #26
    c804:	andeq	r9, r0, r8, lsr #25
    c808:	andeq	r9, r0, r4, asr ip
    c80c:	strdeq	r9, [r0], -ip
    c810:	andeq	r9, r0, r8, lsr #23
    c814:	andeq	r9, r0, r0, asr fp
    c818:	strdeq	r9, [r0], -ip
    c81c:	andeq	r9, r0, r4, lsr #21
    c820:	andeq	r9, r0, r0, ror #20
    c824:	andeq	r9, r0, ip, lsl sl
    c828:	andeq	r9, r0, r4, ror #19
    c82c:	andeq	r9, r0, ip, lsr #19
    c830:	andeq	r9, r0, r8, ror r9
    c834:	andeq	r9, r0, r4, lsr #18
    c838:	ldrdeq	r9, [r0], -ip
    c83c:	andeq	r9, r0, ip, lsr #17
    c840:	andeq	r9, r0, r4, lsl #17
    c844:	andeq	r9, r0, r8, asr r8
    c848:	andeq	r9, r0, r0, lsr r8
    c84c:	andeq	r9, r0, r8, lsl #16
    c850:	ldrdeq	r9, [r0], -r6
    c854:	svcmi	0x00f0e92d
    c858:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    c85c:	ldrmi	r8, [r7], -r2, lsl #22
    c860:	strmi	r4, [r4], -r6, lsl #19
    c864:	bmi	fe1a74b8 <strspn@plt+0xfe1a5904>
    c868:	adclt	r4, r3, r9, ror r4
    c86c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    c870:			; <UNDEFINED> instruction: 0xf04f9221
    c874:	blcs	d07c <strspn@plt+0xb4c8>
    c878:	sbcshi	pc, r9, r0, asr #32
    c87c:	blcs	2ac70 <strspn@plt+0x290bc>
    c880:	sbcshi	pc, r1, r0
    c884:	strcc	r3, [r4], #-3332	; 0xfffff2fc
    c888:	stclle	13, cr2, [r7, #-12]!
    c88c:			; <UNDEFINED> instruction: 0xf8df4b7d
    c890:	ldrbtmi	r9, [fp], #-504	; 0xfffffe08
    c894:	ldrbtmi	r7, [r9], #2681	; 0xa79
    c898:	bcc	4480c0 <strspn@plt+0x44650c>
    c89c:	ldrbtmi	r4, [fp], #-2939	; 0xfffff485
    c8a0:	bcc	fe4480c8 <strspn@plt+0xfe446514>
    c8a4:			; <UNDEFINED> instruction: 0xf8948822
    c8a8:	blt	14b88bc <strspn@plt+0x14b6d08>
    c8ac:	streq	pc, [r4], -fp, lsl #2
    c8b0:			; <UNDEFINED> instruction: 0x46d8b292
    c8b4:	blvs	1e38e20 <strspn@plt+0x1e3726c>
    c8b8:			; <UNDEFINED> instruction: 0xf0404290
    c8bc:	ldmvc	r9!, {r0, r1, r2, r3, r7, pc}^
    c8c0:			; <UNDEFINED> instruction: 0xf0402900
    c8c4:	bvs	e2cbb0 <strspn@plt+0xe2affc>
    c8c8:			; <UNDEFINED> instruction: 0xf0402800
    c8cc:	bcs	12cbd0 <strspn@plt+0x12b01c>
    c8d0:	sbchi	pc, r8, r0, lsl #4
    c8d4:			; <UNDEFINED> instruction: 0xf002e8df
    c8d8:	rsbpl	r6, r2, lr, ror #16
    c8dc:	stmdbmi	ip!, {r0, r1}^
    c8e0:	ldrbtmi	r2, [r9], #-1
    c8e4:	ldm	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c8e8:	beq	148d00 <strspn@plt+0x14714c>
    c8ec:			; <UNDEFINED> instruction: 0x46504659
    c8f0:	ldm	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8f4:	cmple	ip, r0, lsl #16
    c8f8:	svceq	0x0008f1bb
    c8fc:			; <UNDEFINED> instruction: 0xf1abdd74
    c900:			; <UNDEFINED> instruction: 0xf04f0308
    c904:	bl	28e92c <strspn@plt+0x28cd78>
    c908:	tstcs	r0, r3, lsl #24
    c90c:	andeq	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
    c910:	stfeqd	f7, [r1], {12}
    c914:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    c918:			; <UNDEFINED> instruction: 0xf81c44e0
    c91c:	b	13d7528 <strspn@plt+0x13d5974>
    c920:	b	139812c <strspn@plt+0x1396578>
    c924:	strbmi	r6, [r0, #3600]!	; 0xe10
    c928:	andcs	lr, r0, r2, asr #20
    c92c:	mvnsle	r4, r1, ror r6
    c930:	strmi	r4, [r2], -fp, lsl #12
    c934:	andcs	r4, r1, r9, asr #12
    c938:	stmia	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c93c:	blcs	2ab30 <strspn@plt+0x28f7c>
    c940:	stmdbge	r1, {r0, r3, r6, ip, lr, pc}
    c944:			; <UNDEFINED> instruction: 0xf7f778a0
    c948:	mrc	8, 0, APSR_nzcv, cr8, cr7, {3}
    c94c:			; <UNDEFINED> instruction: 0x46021a10
    c950:			; <UNDEFINED> instruction: 0xf7f52001
    c954:	bvc	1e86c54 <strspn@plt+0x1e850a0>
    c958:	eorsle	r2, pc, r0, lsl #18
    c95c:	blmi	121f298 <strspn@plt+0x121d6e4>
    c960:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c964:	blls	8669d4 <strspn@plt+0x864e20>
    c968:	cmnle	r9, sl, asr r0
    c96c:	eorlt	r2, r3, r1
    c970:	blhi	c7c6c <strspn@plt+0xc60b8>
    c974:	svchi	0x00f0e8bd
    c978:			; <UNDEFINED> instruction: 0xf1044947
    c97c:	andcs	r0, r1, r4, lsl #20
    c980:			; <UNDEFINED> instruction: 0xf7f54479
    c984:	ldrbmi	lr, [r9], -r6, lsr #17
    c988:			; <UNDEFINED> instruction: 0xf7f54650
    c98c:	stmdacs	r0, {r1, r2, r6, fp, sp, lr, pc}
    c990:	mrc	0, 0, sp, cr8, cr2, {5}
    c994:			; <UNDEFINED> instruction: 0xf7f50a90
    c998:	ands	lr, r9, r4, lsr r8
    c99c:	andcs	r4, r1, pc, lsr r9
    c9a0:			; <UNDEFINED> instruction: 0xf7f54479
    c9a4:			; <UNDEFINED> instruction: 0xe79fe896
    c9a8:	andcs	r4, r1, sp, lsr r9
    c9ac:			; <UNDEFINED> instruction: 0xf7f54479
    c9b0:			; <UNDEFINED> instruction: 0xe799e890
    c9b4:	eorle	r2, r7, r4, lsl #28
    c9b8:	stmdaeq	r4, {r2, r8, ip, sp, lr, pc}
    c9bc:			; <UNDEFINED> instruction: 0x46404659
    c9c0:	stmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9c4:			; <UNDEFINED> instruction: 0xb3204682
    c9c8:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    c9cc:	ldmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9d0:	blcs	2abc4 <strspn@plt+0x29010>
    c9d4:	bvc	1e810b0 <strspn@plt+0x1e7f4fc>
    c9d8:			; <UNDEFINED> instruction: 0xd1bf2900
    c9dc:	ldrtmi	r1, [r4], #-2989	; 0xfffff453
    c9e0:			; <UNDEFINED> instruction: 0xf73f2d03
    c9e4:	sbfx	sl, pc, #30, #26
    c9e8:	rscscc	pc, pc, #-1073741822	; 0xc0000002
    c9ec:	svclt	0x00842a07
    c9f0:	mrscs	r2, (UNDEF: 0)
    c9f4:			; <UNDEFINED> instruction: 0xf1bbd89c
    c9f8:	stmdbvc	r0!, {r0, r8, r9, sl, fp}
    c9fc:	stfeqd	f7, [r5], {4}
    ca00:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    ca04:	ldr	sp, [r3, r6, lsl #3]
    ca08:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    ca0c:	svc	0x00f8f7f4
    ca10:	stmdami	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ca14:			; <UNDEFINED> instruction: 0xf7f44478
    ca18:	usub8mi	lr, r2, r4
    ca1c:			; <UNDEFINED> instruction: 0x46404659
    ca20:	svc	0x00cef7f4
    ca24:	bvs	f0697c <strspn@plt+0xf04dc8>
    ca28:			; <UNDEFINED> instruction: 0xf47f2b00
    ca2c:	stmdami	r0!, {r0, r1, r3, r5, r8, r9, sl, fp, sp, pc}
    ca30:			; <UNDEFINED> instruction: 0xf7f44478
    ca34:	str	lr, [r5, -r6, ror #31]!
    ca38:			; <UNDEFINED> instruction: 0x3c0119a5
    ca3c:			; <UNDEFINED> instruction: 0xf8143d01
    ca40:			; <UNDEFINED> instruction: 0xf7f50f01
    ca44:	adcmi	lr, r5, #4063232	; 0x3e0000
    ca48:			; <UNDEFINED> instruction: 0xe787d1f9
    ca4c:	ldrtmi	r2, [r1], -r1, lsl #16
    ca50:	strmi	fp, [r2], -ip, lsl #30
    ca54:	rscscc	pc, pc, #79	; 0x4f
    ca58:			; <UNDEFINED> instruction: 0xf7f44620
    ca5c:			; <UNDEFINED> instruction: 0xe77defb2
    ca60:	svc	0x008cf7f4
    ca64:	andcs	r4, r1, r3, lsl r9
    ca68:			; <UNDEFINED> instruction: 0xf7f54479
    ca6c:	andcs	lr, r0, #3276800	; 0x320000
    ca70:			; <UNDEFINED> instruction: 0x46204631
    ca74:	svc	0x00a4f7f4
    ca78:	svclt	0x0000e7aa
    ca7c:	andeq	sp, r1, r4, ror r6
    ca80:	andeq	r0, r0, r0, lsl #2
    ca84:	andeq	r3, r0, lr, lsl #18
    ca88:			; <UNDEFINED> instruction: 0x00009dbe
    ca8c:			; <UNDEFINED> instruction: 0x000077b6
    ca90:	andeq	r9, r0, sl, lsr #26
    ca94:	andeq	sp, r1, ip, ror r5
    ca98:	andeq	r9, r0, ip, ror #24
    ca9c:	andeq	r9, r0, r4, lsr #24
    caa0:	strdeq	r9, [r0], -r0
    caa4:	muleq	r0, sl, fp
    caa8:	andeq	r9, r0, lr, lsr fp
    caac:	andeq	r9, r0, r4, ror fp
    cab0:	strdeq	r9, [r0], -ip
    cab4:	andeq	r9, r0, r4, asr #23
    cab8:	svcmi	0x00f0e92d
    cabc:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    cac0:	ldrmi	r8, [r0], r2, lsl #22
    cac4:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cac8:	blvs	4de2e0 <strspn@plt+0x4dc72c>
    cacc:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cad0:	adclt	r4, r5, r9, ror r4
    cad4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    cad8:			; <UNDEFINED> instruction: 0xf04f9223
    cadc:	blcs	d2e4 <strspn@plt+0xb730>
    cae0:	msrhi	CPSR_sxc, r0, asr #32
    cae4:	mulcc	r3, r8, r8
    cae8:			; <UNDEFINED> instruction: 0xf0002b00
    caec:	mcrcc	1, 0, r8, cr4, cr13, {0}
    caf0:	cdpcs	4, 0, cr3, cr3, cr4, {0}
    caf4:	sbcshi	pc, pc, r0, asr #6
    caf8:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cafc:	ldrtge	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cb00:			; <UNDEFINED> instruction: 0xf898447a
    cb04:	ldrbtmi	r3, [sl], #9
    cb08:	bcs	448330 <strspn@plt+0x44677c>
    cb0c:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    cb10:	mcr	4, 0, r4, cr8, cr10, {3}
    cb14:	mla	r2, r0, sl, r2
    cb18:	stmdbeq	r4, {r2, r8, ip, sp, lr, pc}
    cb1c:	sbcshi	pc, sl, r0
    cb20:	svcmi	0x0000f5b2
    cb24:	andeq	pc, r1, pc, asr #32
    cb28:	cdp	15, 1, cr11, cr8, cr12, {5}
    cb2c:	vmov	r1, s17
    cb30:			; <UNDEFINED> instruction: 0xf7f41a10
    cb34:	strtmi	lr, [r9], -lr, asr #31
    cb38:	andcs	r4, r0, #72, 12	; 0x4800000
    cb3c:	svc	0x0040f7f4
    cb40:	mulcc	r1, r8, r8
    cb44:			; <UNDEFINED> instruction: 0xf0402b00
    cb48:			; <UNDEFINED> instruction: 0xf89880a8
    cb4c:	blcs	18b78 <strspn@plt+0x16fc4>
    cb50:	adcshi	pc, r1, r0, asr #32
    cb54:	ldrtmi	r1, [ip], #-3062	; 0xfffff40a
    cb58:	vcge.f32	d18, d0, d3
    cb5c:	stmdahi	r2!, {r2, r3, r5, r7, pc}
    cb60:	blt	14aaefc <strspn@plt+0x14a9348>
    cb64:	addslt	r1, r2, #3008	; 0xbc0
    cb68:			; <UNDEFINED> instruction: 0xf8d8b16b
    cb6c:	addsmi	r1, r1, #52	; 0x34
    cb70:			; <UNDEFINED> instruction: 0xf898d1f0
    cb74:	blcs	18b88 <strspn@plt+0x16fd4>
    cb78:	bichi	pc, r3, r0, asr #32
    cb7c:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    cb80:			; <UNDEFINED> instruction: 0xf0402b00
    cb84:			; <UNDEFINED> instruction: 0xf5b281c8
    cb88:	ble	ff164990 <strspn@plt+0xff162ddc>
    cb8c:	vpmax.s8	d2, d16, d1
    cb90:	ldm	pc, {r0, r1, r3, r4, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    cb94:	tsteq	r4, r2, lsl r0	; <UNPREDICTABLE>
    cb98:			; <UNDEFINED> instruction: 0x01a4019e
    cb9c:	lsrseq	r0, sl, #3
    cba0:	cmneq	r4, lr, ror #2
    cba4:	orreq	r0, r0, sl, ror r1
    cba8:	orreq	r0, ip, r6, lsl #3
    cbac:			; <UNDEFINED> instruction: 0x01980192
    cbb0:	tsteq	r0, sl, lsl #2
    cbb4:	tsteq	ip, r6, lsl r1
    cbb8:			; <UNDEFINED> instruction: 0x01280122
    cbbc:	teqeq	r4, lr, lsr #2
    cbc0:	cmpeq	r0, sl, lsr r1
    cbc4:	rscseq	r0, r9, r6, asr #2
    cbc8:	ldrshteq	r0, [r9], #9
    cbcc:	ldrshteq	r0, [r9], #9
    cbd0:	ldrshteq	r0, [r9], #9
    cbd4:	ldrshteq	r0, [r9], #9
    cbd8:	ldrshteq	r0, [r9], #9
    cbdc:	ldrshteq	r0, [r9], #9
    cbe0:	ldrshteq	r0, [r9], #9
    cbe4:	ldrshteq	r0, [r9], #9
    cbe8:	ldrshteq	r0, [r9], #9
    cbec:	ldrshteq	r0, [r9], #9
    cbf0:	ldrshteq	r0, [r9], #9
    cbf4:	ldrshteq	r0, [r9], #9
    cbf8:	ldrshteq	r0, [r9], #9
    cbfc:	ldrshteq	r0, [r9], #9
    cc00:	ldrshteq	r0, [r9], #9
    cc04:	ldrshteq	r0, [r9], #9
    cc08:	ldrshteq	r0, [r9], #9
    cc0c:	ldrshteq	r0, [r9], #9
    cc10:	ldrshteq	r0, [r9], #9
    cc14:	strdeq	r0, [ip, #-9]
    cc18:	cmpeq	r8, r2, asr r1
    cc1c:	rscseq	r0, r9, r0, ror #2
    cc20:	ldrshteq	r0, [r9], #9
    cc24:	ldrshteq	r0, [r9], #9
    cc28:	ldrshteq	r0, [r9], #9
    cc2c:	ldrshteq	r0, [r9], #9
    cc30:	ldrshteq	r0, [r9], #9
    cc34:	ldrshteq	r0, [r9], #9
    cc38:	ldrshteq	r0, [r9], #9
    cc3c:	ldrshteq	r0, [r9], #9
    cc40:	ldrshteq	r0, [r9], #9
    cc44:	ldrshteq	r0, [r9], #9
    cc48:	ldrshteq	r0, [r9], #9
    cc4c:	ldrshteq	r0, [r9], #9
    cc50:	ldrshteq	r0, [r9], #9
    cc54:	ldrshteq	r0, [r9], #9
    cc58:	ldrshteq	r0, [r9], #9
    cc5c:	ldrshteq	r0, [r9], #9
    cc60:	ldrshteq	r0, [r9], #9
    cc64:	ldrshteq	r0, [r9], #9
    cc68:	ldrshteq	r0, [r9], #9
    cc6c:	ldrshteq	r0, [r9], #9
    cc70:	ldrshteq	r0, [r9], #9
    cc74:	ldrshteq	r0, [r9], #9
    cc78:	ldrshteq	r0, [r9], #9
    cc7c:	ldrshteq	r0, [r9], #9
    cc80:	ldrshteq	r0, [r9], #9
    cc84:	ldrshteq	r0, [r9], #9
    cc88:	ldrshteq	r0, [r9], #9
    cc8c:	ldrshteq	r0, [r9], #9
    cc90:	ldrshteq	r0, [r9], #9
    cc94:	strdeq	r0, [r8, #-9]!
    cc98:	stmdbge	r3, {r0, r1, r4, r6, r7}
    cc9c:			; <UNDEFINED> instruction: 0xf7f678a0
    cca0:	ldrbmi	pc, [r1], -fp, asr #29	; <UNPREDICTABLE>
    cca4:	andcs	r4, r1, r2, lsl #12
    cca8:	svc	0x0012f7f4
    ccac:	mulcc	r9, r8, r8
    ccb0:			; <UNDEFINED> instruction: 0xf43f2b00
    ccb4:	bmi	fe8f89f8 <strspn@plt+0xfe8f6e44>
    ccb8:	ldrbtmi	r4, [sl], #-2974	; 0xfffff462
    ccbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ccc0:	subsmi	r9, sl, r3, lsr #22
    ccc4:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
    ccc8:	eorlt	r2, r5, r1
    cccc:	blhi	c7fc8 <strspn@plt+0xc6414>
    ccd0:	svchi	0x00f0e8bd
    ccd4:	ldrbtmi	r4, [r8], #-2204	; 0xfffff764
    ccd8:	mrc	7, 4, APSR_nzcv, cr2, cr4, {7}
    ccdc:			; <UNDEFINED> instruction: 0xf77f2d07
    cce0:	stccc	15, cr10, [r8, #-188]	; 0xffffff44
    cce4:	rsblt	pc, r4, #14614528	; 0xdf0000
    cce8:	movweq	pc, #28709	; 0x7025	; <UNPREDICTABLE>
    ccec:	movwcc	r4, #52632	; 0xcd98
    ccf0:	stmiane	r3!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    ccf4:	smlsdxls	r1, sp, r4, r4
    ccf8:	ldrmi	r4, [ip], -r7, lsr #12
    ccfc:	mulcc	r3, r9, r8
    cd00:			; <UNDEFINED> instruction: 0xf8994659
    cd04:	andcs	r2, r1, r2
    cd08:	mcr	7, 7, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    cd0c:	ldrdcs	pc, [r4], -r9
    cd10:			; <UNDEFINED> instruction: 0xf1094629
    cd14:	blt	48f13c <strspn@plt+0x48d588>
    cd18:			; <UNDEFINED> instruction: 0xf7f42001
    cd1c:	strbmi	lr, [ip, #-3802]	; 0xfffff126
    cd20:	ldrtmi	sp, [ip], -ip, ror #3
    cd24:	str	r9, [fp, -r1, lsl #30]
    cd28:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    cd2c:			; <UNDEFINED> instruction: 0xf47f2b00
    cd30:	stmmi	r8, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}
    cd34:			; <UNDEFINED> instruction: 0xf7f44478
    cd38:	ldrb	lr, [r8], r4, ror #28
    cd3c:	andcs	r4, r1, r6, lsl #19
    cd40:			; <UNDEFINED> instruction: 0xf7f44479
    cd44:	cdpne	14, 6, cr14, cr11, cr6, {6}
    cd48:	svclt	0x00842b07
    cd4c:	movwcs	r2, #512	; 0x200
    cd50:	stccs	8, cr13, [r1, #-80]	; 0xffffffb0
    cd54:			; <UNDEFINED> instruction: 0xf1047922
    cd58:			; <UNDEFINED> instruction: 0xf04f0c05
    cd5c:	stcle	3, cr0, [sp, #-0]
    cd60:	vmlaeq.f64	d14, d7, d4
    cd64:			; <UNDEFINED> instruction: 0xf81c4620
    cd68:	andseq	r4, r9, #1024	; 0x400
    cd6c:	tstvs	r2, r1, asr #20
    cd70:	b	111e510 <strspn@plt+0x111c95c>
    cd74:	strmi	r2, [fp], -r2, lsl #4
    cd78:			; <UNDEFINED> instruction: 0x4604d1f5
    cd7c:	andcs	r4, r1, r7, ror r9
    cd80:			; <UNDEFINED> instruction: 0xf7f44479
    cd84:	ldrb	lr, [fp], r6, lsr #29
    cd88:	andcs	r4, r1, r5, ror r9
    cd8c:			; <UNDEFINED> instruction: 0xf7f44479
    cd90:	stcne	14, cr14, [r0, #-640]!	; 0xfffffd80
    cd94:	andcs	r4, r0, #42991616	; 0x2900000
    cd98:	mrc	7, 0, APSR_nzcv, cr2, cr4, {7}
    cd9c:	ldmdbmi	r1!, {r4, r6, r7, r9, sl, sp, lr, pc}^
    cda0:	ldrbtmi	r2, [r9], #-1
    cda4:	mrc	7, 4, APSR_nzcv, cr4, cr4, {7}
    cda8:	stmdbmi	pc!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    cdac:	ldrbtmi	r2, [r9], #-1
    cdb0:	mcr	7, 4, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    cdb4:	stmdbmi	sp!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    cdb8:	ldrbtmi	r2, [r9], #-1
    cdbc:	mcr	7, 4, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    cdc0:	stmdbmi	fp!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}^
    cdc4:	ldrbtmi	r2, [r9], #-1
    cdc8:	mcr	7, 4, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    cdcc:	stmdbmi	r9!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    cdd0:	ldrbtmi	r2, [r9], #-1
    cdd4:	mrc	7, 3, APSR_nzcv, cr12, cr4, {7}
    cdd8:	stmdbmi	r7!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    cddc:	ldrbtmi	r2, [r9], #-1
    cde0:	mrc	7, 3, APSR_nzcv, cr6, cr4, {7}
    cde4:	stmdbmi	r5!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    cde8:	ldrbtmi	r2, [r9], #-1
    cdec:	mrc	7, 3, APSR_nzcv, cr0, cr4, {7}
    cdf0:	stmdbmi	r3!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    cdf4:	ldrbtmi	r2, [r9], #-1
    cdf8:	mcr	7, 3, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    cdfc:	stmdbmi	r1!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}^
    ce00:	ldrbtmi	r2, [r9], #-1
    ce04:	mcr	7, 3, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    ce08:	ldmdbmi	pc, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    ce0c:	ldrbtmi	r2, [r9], #-1
    ce10:	mrc	7, 2, APSR_nzcv, cr14, cr4, {7}
    ce14:	ldmdbmi	sp, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    ce18:	ldrbtmi	r2, [r9], #-1
    ce1c:	mrc	7, 2, APSR_nzcv, cr8, cr4, {7}
    ce20:	ldmdbmi	fp, {r0, r4, r7, r8, r9, sl, sp, lr, pc}^
    ce24:	ldrbtmi	r2, [r9], #-1
    ce28:	mrc	7, 2, APSR_nzcv, cr2, cr4, {7}
    ce2c:	ldmdbmi	r9, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}^
    ce30:	ldrbtmi	r2, [r9], #-1
    ce34:	mcr	7, 2, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    ce38:	ldmdbmi	r7, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
    ce3c:	ldrbtmi	r2, [r9], #-1
    ce40:	mcr	7, 2, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    ce44:	ldmdbmi	r5, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    ce48:	strtmi	r1, [sl], -r3, lsr #26
    ce4c:	ldrbtmi	r2, [r9], #-1
    ce50:	mrc	7, 1, APSR_nzcv, cr14, cr4, {7}
    ce54:	ldmdbmi	r2, {r2, r4, r5, r6, r9, sl, sp, lr, pc}^
    ce58:	strtmi	r1, [sl], -r3, lsr #26
    ce5c:	ldrbtmi	r2, [r9], #-1
    ce60:	mrc	7, 1, APSR_nzcv, cr6, cr4, {7}
    ce64:	stmdbmi	pc, {r2, r3, r5, r6, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    ce68:	ldrbtmi	r2, [r9], #-1
    ce6c:	mrc	7, 1, APSR_nzcv, cr0, cr4, {7}
    ce70:	stmdbmi	sp, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    ce74:	ldrbtmi	r2, [r9], #-1
    ce78:	mcr	7, 1, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    ce7c:	stmdbmi	fp, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}^
    ce80:	ldrbtmi	r2, [r9], #-1
    ce84:	mcr	7, 1, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    ce88:	stmdbmi	r9, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    ce8c:	ldrbtmi	r2, [r9], #-1
    ce90:	mrc	7, 0, APSR_nzcv, cr14, cr4, {7}
    ce94:	stmdbmi	r7, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    ce98:	ldrbtmi	r2, [r9], #-1
    ce9c:	mrc	7, 0, APSR_nzcv, cr8, cr4, {7}
    cea0:	stmdbmi	r5, {r0, r4, r6, r8, r9, sl, sp, lr, pc}^
    cea4:	ldrbtmi	r2, [r9], #-1
    cea8:	mrc	7, 0, APSR_nzcv, cr2, cr4, {7}
    ceac:	stmdbmi	r3, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}^
    ceb0:	ldrbtmi	r2, [r9], #-1
    ceb4:	mcr	7, 0, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    ceb8:	stmdbmi	r1, {r0, r2, r6, r8, r9, sl, sp, lr, pc}^
    cebc:	ldrbtmi	r2, [r9], #-1
    cec0:	mcr	7, 0, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    cec4:	ldmdbmi	pc!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    cec8:	ldrbtmi	r2, [r9], #-1
    cecc:	mcr	7, 0, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    ced0:	ldmdbmi	sp!, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    ced4:	ldrbtmi	r2, [r9], #-1
    ced8:	ldcl	7, cr15, [sl, #976]!	; 0x3d0
    cedc:	ldmdbmi	fp!, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}
    cee0:	ldrbtmi	r2, [r9], #-1
    cee4:	ldcl	7, cr15, [r4, #976]!	; 0x3d0
    cee8:	ldmdbmi	r9!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    ceec:	ldrbtmi	r2, [r9], #-1
    cef0:	stcl	7, cr15, [lr, #976]!	; 0x3d0
    cef4:	ldmdbmi	r7!, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
    cef8:	ldrbtmi	r2, [r9], #-1
    cefc:	stcl	7, cr15, [r8, #976]!	; 0x3d0
    cf00:	stmibne	r5!, {r0, r5, r8, r9, sl, sp, lr, pc}^
    cf04:	stccc	12, cr3, [r1, #-4]
    cf08:	svceq	0x0001f814
    cf0c:	ldcl	7, cr15, [r8, #976]	; 0x3d0
    cf10:	mvnsle	r4, r5, lsr #5
    cf14:	blcs	86a58 <strspn@plt+0x84ea4>
    cf18:			; <UNDEFINED> instruction: 0x46204639
    cf1c:	ldrmi	fp, [sl], -ip, lsl #30
    cf20:	rscscc	pc, pc, #79	; 0x4f
    cf24:	stcl	7, cr15, [ip, #-976]	; 0xfffffc30
    cf28:			; <UNDEFINED> instruction: 0xf7f4e6c5
    cf2c:	svclt	0x0000ed28
    cf30:	andeq	sp, r1, ip, lsl #8
    cf34:	andeq	r0, r0, r0, lsl #2
    cf38:	muleq	r0, r4, r1
    cf3c:	muleq	r0, sl, r6
    cf40:	andeq	sl, r0, r0, asr r1
    cf44:	andeq	sp, r1, r2, lsr #4
    cf48:	andeq	r9, r0, sl, lsl #30
    cf4c:	andeq	r9, r0, r4, lsr #30
    cf50:	andeq	r9, r0, ip, asr #30
    cf54:	andeq	r9, r0, ip, lsr #18
    cf58:	andeq	r9, r0, r8, lsr lr
    cf5c:	ldrdeq	sl, [r0], -r4
    cf60:	andeq	r9, r0, r4, lsr #28
    cf64:	andeq	r9, r0, r6, ror #17
    cf68:			; <UNDEFINED> instruction: 0x00009bb2
    cf6c:	ldrdeq	r9, [r0], -r2
    cf70:	ldrdeq	r9, [r0], -lr
    cf74:	andeq	r9, r0, r6, ror #23
    cf78:	strdeq	r9, [r0], -sl
    cf7c:	andeq	r9, r0, r2, lsl #24
    cf80:	andeq	r9, r0, sl, lsl #24
    cf84:	andeq	r9, r0, r6, lsl ip
    cf88:	andeq	r9, r0, lr, lsr #24
    cf8c:	andeq	r9, r0, r6, lsr ip
    cf90:	andeq	r9, r0, sl, ror #24
    cf94:	muleq	r0, sl, ip
    cf98:			; <UNDEFINED> instruction: 0x00009cb6
    cf9c:			; <UNDEFINED> instruction: 0x00009cbe
    cfa0:	ldrdeq	r9, [r0], -r6
    cfa4:	strdeq	r9, [r0], -r2
    cfa8:			; <UNDEFINED> instruction: 0x000098b6
    cfac:	strdeq	r9, [r0], -r6
    cfb0:	andeq	r9, r0, lr, lsr #18
    cfb4:	andeq	r9, r0, lr, ror #18
    cfb8:	andeq	r9, r0, sl, lsr #19
    cfbc:	andeq	r9, r0, r2, ror #19
    cfc0:	andeq	r9, r0, sl, lsl sl
    cfc4:	andeq	r9, r0, sl, ror sl
    cfc8:	andeq	r9, r0, sl, asr #15
    cfcc:	ldrdeq	r9, [r0], -lr
    cfd0:	andeq	r9, r0, lr, ror #15
    cfd4:	andeq	r9, r0, sl, lsl #16
    cfd8:	mvnsmi	lr, sp, lsr #18
    cfdc:	ldrmi	fp, [r6], -r4, lsl #1
    cfe0:	strmi	r4, [pc], -r0, lsl #13
    cfe4:	ldc	7, cr15, [r8, #-976]	; 0xfffffc30
    cfe8:	vmovne.s8	fp, d11[5]
    cfec:	svclt	0x00842b07
    cff0:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    cff4:	svccs	0x0001d811
    cff8:			; <UNDEFINED> instruction: 0xf8134643
    cffc:			; <UNDEFINED> instruction: 0xf04f4b01
    d000:	andle	r0, sl, r0, lsl #10
    d004:			; <UNDEFINED> instruction: 0xf8134447
    d008:	eoreq	r0, sl, #1024	; 0x400
    d00c:	andsvs	lr, r4, #270336	; 0x42000
    d010:	b	101da94 <strspn@plt+0x101bee0>
    d014:	ldrmi	r2, [r5], -r4, lsl #8
    d018:	svcmi	0x000dd1f5
    d01c:	mvnscc	pc, #79	; 0x4f
    d020:	cmpcs	r0, r1, lsl #4
    d024:			; <UNDEFINED> instruction: 0x4630447f
    d028:	strmi	lr, [r2, #-2509]	; 0xfffff633
    d02c:			; <UNDEFINED> instruction: 0xf7f49700
    d030:			; <UNDEFINED> instruction: 0x4630edbc
    d034:	pop	{r2, ip, sp, pc}
    d038:	blmi	1ad800 <strspn@plt+0x1abc4c>
    d03c:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    d040:	stm	r6, {r0, r1}
    d044:	ldrtmi	r0, [r0], -r3
    d048:	pop	{r2, ip, sp, pc}
    d04c:	svclt	0x000081f0
    d050:	strdeq	r6, [r0], -r0
    d054:	andeq	r5, r0, r4, lsr #9
    d058:	svcmi	0x00f0e92d
    d05c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    d060:	ldrmi	r8, [r7], -r2, lsl #22
    d064:	blne	fe64b3e8 <strspn@plt+0xfe649834>
    d068:			; <UNDEFINED> instruction: 0xf8df4604
    d06c:	ldrbtmi	r3, [r9], #-2968	; 0xfffff468
    d070:	adcslt	r7, r9, r2, lsl #16
    d074:			; <UNDEFINED> instruction: 0xf01258cb
    d078:	ldmdavs	fp, {r6, r9}
    d07c:			; <UNDEFINED> instruction: 0xf04f9337
    d080:	blvs	ecdc88 <strspn@plt+0xecc0d4>
    d084:	blcs	410c4 <strspn@plt+0x3f510>
    d088:	ldrbhi	pc, [sl, #-0]!	; <UNPREDICTABLE>
    d08c:	bcs	3eb21c <strspn@plt+0x3e9668>
    d090:			; <UNDEFINED> instruction: 0xf8dfdd0b
    d094:	andcs	r1, r1, r4, ror fp
    d098:	beq	491dc <strspn@plt+0x47628>
    d09c:			; <UNDEFINED> instruction: 0xf7f44479
    d0a0:	cmn	r5, r8, lsl sp
    d0a4:			; <UNDEFINED> instruction: 0xf0002b00
    d0a8:			; <UNDEFINED> instruction: 0xf8df8575
    d0ac:	andcs	r1, r1, r0, ror #22
    d0b0:			; <UNDEFINED> instruction: 0xf7f44479
    d0b4:	stccc	13, cr14, [r4, #-56]	; 0xffffffc8
    d0b8:	cfstrscs	mvf3, [r3, #-16]
    d0bc:	msrhi	SPSR_und, r0
    d0c0:	blcs	134b444 <strspn@plt+0x1349890>
    d0c4:	bllt	134b448 <strspn@plt+0x1349894>
    d0c8:	andls	r4, r4, #2046820352	; 0x7a000000
    d0cc:	blcs	124b450 <strspn@plt+0x124989c>
    d0d0:	bvc	1ede4c4 <strspn@plt+0x1edc910>
    d0d4:	mcr	4, 0, r4, cr8, cr10, {3}
    d0d8:			; <UNDEFINED> instruction: 0xf8df2a10
    d0dc:	ldrbtmi	r2, [sl], #-2880	; 0xfffff4c0
    d0e0:	stmdahi	r2!, {r0, r1, r9, ip, pc}
    d0e4:			; <UNDEFINED> instruction: 0xf894469a
    d0e8:	blt	14b10fc <strspn@plt+0x14af548>
    d0ec:	streq	pc, [r4], -r9, lsl #2
    d0f0:			; <UNDEFINED> instruction: 0x46c8b292
    d0f4:	blvs	1e79668 <strspn@plt+0x1e77ab4>
    d0f8:			; <UNDEFINED> instruction: 0xf0404291
    d0fc:	ldmvc	fp!, {r2, r4, r5, r7, r8, pc}^
    d100:			; <UNDEFINED> instruction: 0xf0402b00
    d104:	bvs	eee9e0 <strspn@plt+0xeece2c>
    d108:			; <UNDEFINED> instruction: 0xf0402b00
    d10c:			; <UNDEFINED> instruction: 0xf5b2863c
    d110:	vmax.f32	d7, d16, d1
    d114:			; <UNDEFINED> instruction: 0xf5b28549
    d118:	vmax.f32	d7, d16, d1
    d11c:	ldm	pc, {r3, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    d120:	adceq	pc, r2, #18
    d124:	streq	r0, [r0], #1292	; 0x50c
    d128:	ldrteq	r0, [sl], #-1222	; 0xfffffb3a
    d12c:	ldrbeq	r0, [sp], #-1257	; 0xfffffb17
    d130:	subseq	r0, sl, #-1560281088	; 0xa3000000
    d134:	orreq	r0, sl, #385875968	; 0x17000000
    d138:	movteq	r0, #9169	; 0x23d1
    d13c:	cmneq	r6, #244, 6	; 0xd0000003
    d140:	rsbseq	r0, lr, #-1207959550	; 0xb8000002
    d144:	sbcseq	r0, r6, #-1610612721	; 0xa000000f
    d148:	eorseq	r0, r6, #2013265920	; 0x78000000
    d14c:	andeq	r0, r5, #536870913	; 0x20000001
    d150:	sbceq	r0, r6, #248, 2	; 0x3e
    d154:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d158:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d15c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d160:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d164:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d168:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d16c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d170:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d174:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d178:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d17c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d180:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d184:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d188:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d18c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d190:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d194:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d198:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d19c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1a0:	mvneq	r0, r6, asr #5
    d1a4:	ldrsbeq	r0, [r4, #29]
    d1a8:			; <UNDEFINED> instruction: 0x01a801e6
    d1ac:	sbceq	r0, r6, #-2147483601	; 0x8000002f
    d1b0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1b4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1b8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1bc:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1c0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1c4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1c8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1cc:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1d0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1d4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1d8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1dc:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1e0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1e4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1e8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1ec:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1f0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1f4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1f8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d1fc:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d200:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d204:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d208:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d20c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d210:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d214:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d218:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d21c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d220:			; <UNDEFINED> instruction: 0x01b102c6
    d224:	orrseq	r0, r0, r7, asr #3
    d228:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d22c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d230:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d234:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d238:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d23c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d240:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d244:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d248:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d24c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d250:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d254:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d258:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d25c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d260:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d264:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d268:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d26c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d270:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d274:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d278:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d27c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d280:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d284:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d288:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d28c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d290:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d294:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d298:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d29c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2a0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2a4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2a8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2ac:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2b0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2b4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2b8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2bc:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2c0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2c4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2c8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2cc:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2d0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2d4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2d8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2dc:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2e0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2e4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2e8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2ec:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2f0:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2f4:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2f8:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d2fc:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d300:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d304:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d308:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d30c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d310:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d314:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d318:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d31c:	sbceq	r0, r6, #1610612748	; 0x6000000c
    d320:	smulbteq	ip, r6, r2
    d324:	tsteq	r3, r8, asr #2
    d328:	mvnscc	pc, #1073741826	; 0x40000002
    d32c:	svclt	0x00842b07
    d330:	movwcs	r2, #512	; 0x200
    d334:			; <UNDEFINED> instruction: 0xf1b9d815
    d338:	stmdbvc	r2!, {r0, r8, r9, sl, fp}
    d33c:	mvfeqs	f7, f4
    d340:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d344:	bl	144780 <strspn@plt+0x142bcc>
    d348:	ldrbmi	r0, [r8], -r6, lsl #16
    d34c:	blge	8b3cc <strspn@plt+0x89818>
    d350:	b	104dbbc <strspn@plt+0x104c008>
    d354:	ldrbmi	r6, [r0, #274]!	; 0x112
    d358:	andcs	lr, r2, #303104	; 0x4a000
    d35c:	mvnsle	r4, fp, lsl #12
    d360:			; <UNDEFINED> instruction: 0xf8df4683
    d364:			; <UNDEFINED> instruction: 0x200118bc
    d368:			; <UNDEFINED> instruction: 0xf7f44479
    d36c:	ldmdavc	fp!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    d370:	rsbsle	r2, r5, r0, lsl #22
    d374:	stmiavc	r0!, {r0, r1, r2, r4, r8, fp, sp, pc}
    d378:	blx	17cb35a <strspn@plt+0x17c97a6>
    d37c:			; <UNDEFINED> instruction: 0x46024659
    d380:			; <UNDEFINED> instruction: 0xf7f42001
    d384:	bvc	1f08224 <strspn@plt+0x1f06670>
    d388:	rsble	r2, ip, r0, lsl #22
    d38c:	beq	894d0 <strspn@plt+0x8791c>
    d390:	ldmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d394:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d398:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d39c:	blls	de740c <strspn@plt+0xde5858>
    d3a0:			; <UNDEFINED> instruction: 0xf040405a
    d3a4:			; <UNDEFINED> instruction: 0x465084fb
    d3a8:	ldc	0, cr11, [sp], #228	; 0xe4
    d3ac:	pop	{r1, r8, r9, fp, pc}
    d3b0:			; <UNDEFINED> instruction: 0xf1098ff0
    d3b4:	blcs	1da3b8 <strspn@plt+0x1d8804>
    d3b8:	andcs	fp, r0, #132, 30	; 0x210
    d3bc:	ldmdale	r5, {r8, r9, sp}
    d3c0:	svceq	0x0001f1b9
    d3c4:			; <UNDEFINED> instruction: 0xf1047922
    d3c8:			; <UNDEFINED> instruction: 0xf04f0e05
    d3cc:	stcle	3, cr0, [sp, #-0]
    d3d0:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d3d4:			; <UNDEFINED> instruction: 0xf81e4658
    d3d8:	andseq	sl, r9, #1024	; 0x400
    d3dc:	tstvs	r2, r1, asr #20
    d3e0:	b	129eba8 <strspn@plt+0x129cff4>
    d3e4:	strmi	r2, [fp], -r2, lsl #4
    d3e8:			; <UNDEFINED> instruction: 0x4683d1f5
    d3ec:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d3f0:	ldrbtmi	r2, [r9], #-1
    d3f4:	bl	1b4b3cc <strspn@plt+0x1b49818>
    d3f8:			; <UNDEFINED> instruction: 0xf109e02f
    d3fc:	blcs	1da400 <strspn@plt+0x1d884c>
    d400:	andcs	fp, r0, #132, 30	; 0x210
    d404:	ldmdale	r5, {r8, r9, sp}
    d408:	svceq	0x0001f1b9
    d40c:			; <UNDEFINED> instruction: 0xf1047922
    d410:			; <UNDEFINED> instruction: 0xf04f0e05
    d414:	stcle	3, cr0, [sp, #-0]
    d418:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d41c:			; <UNDEFINED> instruction: 0xf81e4658
    d420:	andseq	sl, r9, #1024	; 0x400
    d424:	tstvs	r2, r1, asr #20
    d428:	b	129ebf0 <strspn@plt+0x129d03c>
    d42c:	strmi	r2, [fp], -r2, lsl #4
    d430:			; <UNDEFINED> instruction: 0x4683d1f5
    d434:	ubfxne	pc, pc, #17, #21
    d438:	ldrbtmi	r2, [r9], #-1
    d43c:	bl	124b414 <strspn@plt+0x1249860>
    d440:	bge	205474 <strspn@plt+0x2038c0>
    d444:	stcne	6, cr4, [r0, #-292]!	; 0xfffffedc
    d448:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    d44c:	ubfxne	pc, pc, #17, #1
    d450:			; <UNDEFINED> instruction: 0x46024479
    d454:			; <UNDEFINED> instruction: 0xf7f42001
    d458:	ldmdavc	fp!, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    d45c:	orrle	r2, r9, r0, lsl #22
    d460:	blcs	2be54 <strspn@plt+0x2a2a0>
    d464:	blne	feb81ab4 <strspn@plt+0xfeb7ff00>
    d468:	cfstrscs	mvf4, [r3, #-208]	; 0xffffff30
    d46c:	mrcge	7, 1, APSR_nzcv, cr9, cr15, {1}
    d470:			; <UNDEFINED> instruction: 0xf8dfe78c
    d474:	stcne	7, cr1, [r3, #-768]!	; 0xfffffd00
    d478:	andcs	r4, r1, sl, asr #12
    d47c:			; <UNDEFINED> instruction: 0xf7f44479
    d480:	strb	lr, [sl, r8, lsr #22]!
    d484:	strbmi	sl, [r9], -r7, lsl #20
    d488:			; <UNDEFINED> instruction: 0xf7ff1d20
    d48c:			; <UNDEFINED> instruction: 0xf8dffda5
    d490:	ldrbtmi	r1, [r9], #-1960	; 0xfffff858
    d494:	andcs	r4, r1, r2, lsl #12
    d498:	bl	6cb470 <strspn@plt+0x6c98bc>
    d49c:			; <UNDEFINED> instruction: 0xf8dfe7dd
    d4a0:	stcne	7, cr1, [r3, #-624]!	; 0xfffffd90
    d4a4:	andcs	r4, r1, sl, asr #12
    d4a8:			; <UNDEFINED> instruction: 0xf7f44479
    d4ac:	bfi	lr, r2, (invalid: 22:20)
    d4b0:	strbmi	sl, [r9], -r7, lsl #20
    d4b4:			; <UNDEFINED> instruction: 0xf7ff1d20
    d4b8:			; <UNDEFINED> instruction: 0xf8dffd8f
    d4bc:	ldrbtmi	r1, [r9], #-1924	; 0xfffff87c
    d4c0:	andcs	r4, r1, r2, lsl #12
    d4c4:	bl	14b49c <strspn@plt+0x1498e8>
    d4c8:			; <UNDEFINED> instruction: 0xf8dfe7c7
    d4cc:	stcne	7, cr1, [r3, #-480]!	; 0xfffffe20
    d4d0:	andcs	r4, r1, sl, asr #12
    d4d4:			; <UNDEFINED> instruction: 0xf7f44479
    d4d8:			; <UNDEFINED> instruction: 0xe7beeafc
    d4dc:			; <UNDEFINED> instruction: 0x1768f8df
    d4e0:	strbmi	r1, [sl], -r3, lsr #26
    d4e4:	ldrbtmi	r2, [r9], #-1
    d4e8:	b	ffccb4c0 <strspn@plt+0xffcc990c>
    d4ec:			; <UNDEFINED> instruction: 0xf8dfe7b5
    d4f0:	stcne	7, cr1, [r3, #-368]!	; 0xfffffe90
    d4f4:	andcs	r4, r1, sl, asr #12
    d4f8:			; <UNDEFINED> instruction: 0xf7f44479
    d4fc:	str	lr, [ip, sl, ror #21]!
    d500:			; <UNDEFINED> instruction: 0x174cf8df
    d504:	strbmi	r1, [sl], -r3, lsr #26
    d508:	ldrbtmi	r2, [r9], #-1
    d50c:	b	ff84b4e4 <strspn@plt+0xff849930>
    d510:	bge	2073a4 <strspn@plt+0x2057f0>
    d514:	stcne	6, cr4, [r0, #-292]!	; 0xfffffedc
    d518:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    d51c:			; <UNDEFINED> instruction: 0x1734f8df
    d520:			; <UNDEFINED> instruction: 0x46024479
    d524:			; <UNDEFINED> instruction: 0xf7f42001
    d528:			; <UNDEFINED> instruction: 0xe796ead4
    d52c:	strbmi	sl, [r9], -r7, lsl #20
    d530:			; <UNDEFINED> instruction: 0xf7ff1d20
    d534:			; <UNDEFINED> instruction: 0xf8dffd51
    d538:	ldrbtmi	r1, [r9], #-1824	; 0xfffff8e0
    d53c:	andcs	r4, r1, r2, lsl #12
    d540:	b	ff1cb518 <strspn@plt+0xff1c9964>
    d544:			; <UNDEFINED> instruction: 0xf109e789
    d548:	blcs	1da54c <strspn@plt+0x1d8998>
    d54c:	andcs	fp, r0, #132, 30	; 0x210
    d550:	ldmdale	r5, {r8, r9, sp}
    d554:	svceq	0x0001f1b9
    d558:			; <UNDEFINED> instruction: 0xf1047922
    d55c:			; <UNDEFINED> instruction: 0xf04f0e05
    d560:	stcle	3, cr0, [sp, #-0]
    d564:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d568:			; <UNDEFINED> instruction: 0xf81e4658
    d56c:	andseq	sl, r9, #1024	; 0x400
    d570:	tstvs	r2, r1, asr #20
    d574:	b	129ed3c <strspn@plt+0x129d188>
    d578:	strmi	r2, [fp], -r2, lsl #4
    d57c:			; <UNDEFINED> instruction: 0x4683d1f5
    d580:			; <UNDEFINED> instruction: 0x16d8f8df
    d584:	ldrbtmi	r2, [r9], #-1
    d588:	b	fe8cb560 <strspn@plt+0xfe8c99ac>
    d58c:			; <UNDEFINED> instruction: 0xf109e765
    d590:	blcs	1da594 <strspn@plt+0x1d89e0>
    d594:	andcs	fp, r0, #132, 30	; 0x210
    d598:	ldmdale	r5, {r8, r9, sp}
    d59c:	svceq	0x0001f1b9
    d5a0:			; <UNDEFINED> instruction: 0xf1047922
    d5a4:			; <UNDEFINED> instruction: 0xf04f0e05
    d5a8:	stcle	3, cr0, [sp, #-0]
    d5ac:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d5b0:			; <UNDEFINED> instruction: 0xf81e4658
    d5b4:	andseq	sl, r9, #1024	; 0x400
    d5b8:	tstvs	r2, r1, asr #20
    d5bc:	b	129ecdc <strspn@plt+0x129d128>
    d5c0:	strmi	r2, [fp], -r2, lsl #4
    d5c4:			; <UNDEFINED> instruction: 0x4683d1f5
    d5c8:			; <UNDEFINED> instruction: 0x1694f8df
    d5cc:	ldrbtmi	r2, [r9], #-1
    d5d0:	b	1fcb5a8 <strspn@plt+0x1fc99f4>
    d5d4:			; <UNDEFINED> instruction: 0xf109e741
    d5d8:	blcs	1da5dc <strspn@plt+0x1d8a28>
    d5dc:	andcs	fp, r0, #132, 30	; 0x210
    d5e0:	ldmdale	r5, {r8, r9, sp}
    d5e4:	svceq	0x0001f1b9
    d5e8:			; <UNDEFINED> instruction: 0xf1047922
    d5ec:			; <UNDEFINED> instruction: 0xf04f0e05
    d5f0:	stcle	3, cr0, [sp, #-0]
    d5f4:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d5f8:			; <UNDEFINED> instruction: 0xf81e4658
    d5fc:	andseq	sl, r9, #1024	; 0x400
    d600:	tstvs	r2, r1, asr #20
    d604:	b	129ed24 <strspn@plt+0x129d170>
    d608:	strmi	r2, [fp], -r2, lsl #4
    d60c:			; <UNDEFINED> instruction: 0x4683d1f5
    d610:			; <UNDEFINED> instruction: 0x1650f8df
    d614:	ldrbtmi	r2, [r9], #-1
    d618:	b	16cb5f0 <strspn@plt+0x16c9a3c>
    d61c:			; <UNDEFINED> instruction: 0xf109e71d
    d620:	blcs	1da624 <strspn@plt+0x1d8a70>
    d624:	andcs	fp, r0, #132, 30	; 0x210
    d628:	ldmdale	r5, {r8, r9, sp}
    d62c:	svceq	0x0001f1b9
    d630:			; <UNDEFINED> instruction: 0xf1047922
    d634:			; <UNDEFINED> instruction: 0xf04f0e05
    d638:	stcle	3, cr0, [sp, #-0]
    d63c:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d640:			; <UNDEFINED> instruction: 0xf81e4658
    d644:	andseq	sl, r9, #1024	; 0x400
    d648:	tstvs	r2, r1, asr #20
    d64c:	b	129ee14 <strspn@plt+0x129d260>
    d650:	strmi	r2, [fp], -r2, lsl #4
    d654:			; <UNDEFINED> instruction: 0x4683d1f5
    d658:			; <UNDEFINED> instruction: 0x160cf8df
    d65c:	ldrbtmi	r2, [r9], #-1
    d660:	b	dcb638 <strspn@plt+0xdc9a84>
    d664:			; <UNDEFINED> instruction: 0xf109e6f9
    d668:	blcs	1da66c <strspn@plt+0x1d8ab8>
    d66c:	andcs	fp, r0, #132, 30	; 0x210
    d670:	ldmdale	r5, {r8, r9, sp}
    d674:	svceq	0x0001f1b9
    d678:			; <UNDEFINED> instruction: 0xf1047922
    d67c:			; <UNDEFINED> instruction: 0xf04f0e05
    d680:	stcle	3, cr0, [sp, #-0]
    d684:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d688:			; <UNDEFINED> instruction: 0xf81e4658
    d68c:	andseq	sl, r9, #1024	; 0x400
    d690:	tstvs	r2, r1, asr #20
    d694:	b	129edb4 <strspn@plt+0x129d200>
    d698:	strmi	r2, [fp], -r2, lsl #4
    d69c:			; <UNDEFINED> instruction: 0x4683d1f5
    d6a0:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    d6a4:	ldrbtmi	r2, [r9], #-1
    d6a8:	b	4cb680 <strspn@plt+0x4c9acc>
    d6ac:			; <UNDEFINED> instruction: 0xf5b2e6d5
    d6b0:			; <UNDEFINED> instruction: 0xf2c04f70
    d6b4:			; <UNDEFINED> instruction: 0xf8df8358
    d6b8:			; <UNDEFINED> instruction: 0x200115b8
    d6bc:			; <UNDEFINED> instruction: 0xf7f44479
    d6c0:	vstmdbne	r0!, {s28-s35}
    d6c4:	andcs	r4, r0, #76546048	; 0x4900000
    d6c8:	ldmdb	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d6cc:			; <UNDEFINED> instruction: 0xf109e6c5
    d6d0:	blcs	1da6d4 <strspn@plt+0x1d8b20>
    d6d4:	andcs	fp, r0, #132, 30	; 0x210
    d6d8:	ldmdale	r5, {r8, r9, sp}
    d6dc:	svceq	0x0001f1b9
    d6e0:			; <UNDEFINED> instruction: 0xf1047922
    d6e4:			; <UNDEFINED> instruction: 0xf04f0e05
    d6e8:	stcle	3, cr0, [sp, #-0]
    d6ec:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d6f0:			; <UNDEFINED> instruction: 0xf81e4658
    d6f4:	andseq	sl, r9, #1024	; 0x400
    d6f8:	tstvs	r2, r1, asr #20
    d6fc:	b	129eec4 <strspn@plt+0x129d310>
    d700:	strmi	r2, [fp], -r2, lsl #4
    d704:			; <UNDEFINED> instruction: 0x4683d1f5
    d708:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    d70c:	ldrbtmi	r2, [r9], #-1
    d710:	ldmib	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d714:			; <UNDEFINED> instruction: 0xf109e6a1
    d718:	blcs	1da71c <strspn@plt+0x1d8b68>
    d71c:	andcs	fp, r0, #132, 30	; 0x210
    d720:	ldmdale	r5, {r8, r9, sp}
    d724:	svceq	0x0001f1b9
    d728:			; <UNDEFINED> instruction: 0xf1047922
    d72c:			; <UNDEFINED> instruction: 0xf04f0e05
    d730:	stcle	3, cr0, [sp, #-0]
    d734:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d738:			; <UNDEFINED> instruction: 0xf81e4658
    d73c:	andseq	sl, r9, #1024	; 0x400
    d740:	tstvs	r2, r1, asr #20
    d744:	b	129ef0c <strspn@plt+0x129d358>
    d748:	strmi	r2, [fp], -r2, lsl #4
    d74c:			; <UNDEFINED> instruction: 0x4683d1f5
    d750:	strne	pc, [r4, #-2271]!	; 0xfffff721
    d754:	ldrbtmi	r2, [r9], #-1
    d758:	ldmib	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d75c:			; <UNDEFINED> instruction: 0xf109e67d
    d760:	blcs	1da764 <strspn@plt+0x1d8bb0>
    d764:	andcs	fp, r0, #132, 30	; 0x210
    d768:	ldmdale	r5, {r8, r9, sp}
    d76c:	svceq	0x0001f1b9
    d770:			; <UNDEFINED> instruction: 0xf1047922
    d774:			; <UNDEFINED> instruction: 0xf04f0e05
    d778:	stcle	3, cr0, [sp, #-0]
    d77c:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d780:			; <UNDEFINED> instruction: 0xf81e4658
    d784:	andseq	sl, r9, #1024	; 0x400
    d788:	tstvs	r2, r1, asr #20
    d78c:	b	129ef54 <strspn@plt+0x129d3a0>
    d790:	strmi	r2, [fp], -r2, lsl #4
    d794:			; <UNDEFINED> instruction: 0x4683d1f5
    d798:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    d79c:	ldrbtmi	r2, [r9], #-1
    d7a0:	ldmib	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d7a4:			; <UNDEFINED> instruction: 0xf109e659
    d7a8:	blcs	1da7ac <strspn@plt+0x1d8bf8>
    d7ac:	andcs	fp, r0, #132, 30	; 0x210
    d7b0:	ldmdale	r5, {r8, r9, sp}
    d7b4:	svceq	0x0001f1b9
    d7b8:			; <UNDEFINED> instruction: 0xf1047922
    d7bc:			; <UNDEFINED> instruction: 0xf04f0e05
    d7c0:	stcle	3, cr0, [sp, #-0]
    d7c4:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d7c8:			; <UNDEFINED> instruction: 0xf81e4658
    d7cc:	andseq	sl, r9, #1024	; 0x400
    d7d0:	tstvs	r2, r1, asr #20
    d7d4:	b	129ef9c <strspn@plt+0x129d3e8>
    d7d8:	strmi	r2, [fp], -r2, lsl #4
    d7dc:			; <UNDEFINED> instruction: 0x4683d1f5
    d7e0:	ldrne	pc, [ip], #2271	; 0x8df
    d7e4:	ldrbtmi	r2, [r9], #-1
    d7e8:	ldmdb	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d7ec:			; <UNDEFINED> instruction: 0xf109e635
    d7f0:	blcs	1da7f4 <strspn@plt+0x1d8c40>
    d7f4:	andcs	fp, r0, #132, 30	; 0x210
    d7f8:	ldmdale	r5, {r8, r9, sp}
    d7fc:	svceq	0x0001f1b9
    d800:			; <UNDEFINED> instruction: 0xf1047922
    d804:			; <UNDEFINED> instruction: 0xf04f0e05
    d808:	stcle	3, cr0, [sp, #-0]
    d80c:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d810:			; <UNDEFINED> instruction: 0xf81e4658
    d814:	andseq	sl, r9, #1024	; 0x400
    d818:	tstvs	r2, r1, asr #20
    d81c:	b	129efe4 <strspn@plt+0x129d430>
    d820:	strmi	r2, [fp], -r2, lsl #4
    d824:			; <UNDEFINED> instruction: 0x4683d1f5
    d828:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d82c:	ldrbtmi	r2, [r9], #-1
    d830:	stmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d834:			; <UNDEFINED> instruction: 0xf109e611
    d838:	blcs	1da83c <strspn@plt+0x1d8c88>
    d83c:	andcs	fp, r0, #132, 30	; 0x210
    d840:	ldmdale	r5, {r8, r9, sp}
    d844:	svceq	0x0001f1b9
    d848:			; <UNDEFINED> instruction: 0xf1047922
    d84c:			; <UNDEFINED> instruction: 0xf04f0e05
    d850:	stcle	3, cr0, [sp, #-0]
    d854:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d858:			; <UNDEFINED> instruction: 0xf81e4658
    d85c:	andseq	sl, r9, #1024	; 0x400
    d860:	tstvs	r2, r1, asr #20
    d864:	b	129f02c <strspn@plt+0x129d478>
    d868:	strmi	r2, [fp], -r2, lsl #4
    d86c:			; <UNDEFINED> instruction: 0x4683d1f5
    d870:	ldrne	pc, [r4], #-2271	; 0xfffff721
    d874:	ldrbtmi	r2, [r9], #-1
    d878:	stmdb	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d87c:			; <UNDEFINED> instruction: 0xf109e5ed
    d880:	blcs	1da884 <strspn@plt+0x1d8cd0>
    d884:	andcs	fp, r0, #132, 30	; 0x210
    d888:	ldmdale	r5, {r8, r9, sp}
    d88c:	svceq	0x0001f1b9
    d890:			; <UNDEFINED> instruction: 0xf1047922
    d894:			; <UNDEFINED> instruction: 0xf04f0e05
    d898:	stcle	3, cr0, [sp, #-0]
    d89c:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d8a0:			; <UNDEFINED> instruction: 0xf81e4658
    d8a4:	andseq	sl, r9, #1024	; 0x400
    d8a8:	tstvs	r2, r1, asr #20
    d8ac:	b	129f074 <strspn@plt+0x129d4c0>
    d8b0:	strmi	r2, [fp], -r2, lsl #4
    d8b4:			; <UNDEFINED> instruction: 0x4683d1f5
    d8b8:	strdcs	r4, [r1], -r4	; <UNPREDICTABLE>
    d8bc:			; <UNDEFINED> instruction: 0xf7f44479
    d8c0:	strb	lr, [sl, #2312]	; 0x908
    d8c4:	mvnscc	pc, #1073741826	; 0x40000002
    d8c8:	svclt	0x00842b07
    d8cc:	movwcs	r2, #512	; 0x200
    d8d0:			; <UNDEFINED> instruction: 0xf1b9d815
    d8d4:	stmdbvc	r2!, {r0, r8, r9, sl, fp}
    d8d8:	mvfeqs	f7, f4
    d8dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d8e0:	bl	144d1c <strspn@plt+0x143168>
    d8e4:	ldrbmi	r0, [r8], -r6, lsl #16
    d8e8:	blge	8b968 <strspn@plt+0x89db4>
    d8ec:	b	104e158 <strspn@plt+0x104c5a4>
    d8f0:	ldrbmi	r6, [r0, #274]!	; 0x112
    d8f4:	andcs	lr, r2, #303104	; 0x4a000
    d8f8:	mvnsle	r4, fp, lsl #12
    d8fc:	stmibmi	r4!, {r0, r1, r7, r9, sl, lr}^
    d900:	ldrbtmi	r2, [r9], #-1
    d904:	stmia	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d908:			; <UNDEFINED> instruction: 0xf109e5a7
    d90c:	blcs	1da910 <strspn@plt+0x1d8d5c>
    d910:	andcs	fp, r0, #132, 30	; 0x210
    d914:	ldmdale	r5, {r8, r9, sp}
    d918:	svceq	0x0001f1b9
    d91c:			; <UNDEFINED> instruction: 0xf1047922
    d920:			; <UNDEFINED> instruction: 0xf04f0e05
    d924:	stcle	3, cr0, [sp, #-0]
    d928:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d92c:			; <UNDEFINED> instruction: 0xf81e4658
    d930:	andseq	sl, r9, #1024	; 0x400
    d934:	tstvs	r2, r1, asr #20
    d938:	b	129f100 <strspn@plt+0x129d54c>
    d93c:	strmi	r2, [fp], -r2, lsl #4
    d940:			; <UNDEFINED> instruction: 0x4683d1f5
    d944:	ldrdcs	r4, [r1], -r3
    d948:			; <UNDEFINED> instruction: 0xf7f44479
    d94c:	str	lr, [r4, #2242]	; 0x8c2
    d950:	mvnscc	pc, #1073741826	; 0x40000002
    d954:	svclt	0x00842b07
    d958:	movwcs	r2, #512	; 0x200
    d95c:			; <UNDEFINED> instruction: 0xf1b9d815
    d960:	stmdbvc	r2!, {r0, r8, r9, sl, fp}
    d964:	mvfeqs	f7, f4
    d968:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d96c:	bl	144da8 <strspn@plt+0x1431f4>
    d970:	ldrbmi	r0, [r8], -r6, lsl #16
    d974:	blge	8b9f4 <strspn@plt+0x89e40>
    d978:	b	104e1e4 <strspn@plt+0x104c630>
    d97c:	ldrbmi	r6, [r0, #274]!	; 0x112
    d980:	andcs	lr, r2, #303104	; 0x4a000
    d984:	mvnsle	r4, fp, lsl #12
    d988:	stmibmi	r3, {r0, r1, r7, r9, sl, lr}^
    d98c:	ldrbtmi	r2, [r9], #-1
    d990:	ldm	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d994:			; <UNDEFINED> instruction: 0xf109e561
    d998:	blcs	1da99c <strspn@plt+0x1d8de8>
    d99c:	andcs	fp, r0, #132, 30	; 0x210
    d9a0:	ldmdale	r5, {r8, r9, sp}
    d9a4:	svceq	0x0001f1b9
    d9a8:			; <UNDEFINED> instruction: 0xf1047922
    d9ac:			; <UNDEFINED> instruction: 0xf04f0e05
    d9b0:	stcle	3, cr0, [sp, #-0]
    d9b4:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    d9b8:			; <UNDEFINED> instruction: 0xf81e4658
    d9bc:	andseq	sl, r9, #1024	; 0x400
    d9c0:	tstvs	r2, r1, asr #20
    d9c4:	b	129f0e4 <strspn@plt+0x129d530>
    d9c8:	strmi	r2, [fp], -r2, lsl #4
    d9cc:			; <UNDEFINED> instruction: 0x4683d1f5
    d9d0:			; <UNDEFINED> instruction: 0x200149b2
    d9d4:			; <UNDEFINED> instruction: 0xf7f44479
    d9d8:	ldr	lr, [lr, #-2172]!	; 0xfffff784
    d9dc:	mvnscc	pc, #1073741826	; 0x40000002
    d9e0:	svclt	0x00842b07
    d9e4:	movwcs	r2, #512	; 0x200
    d9e8:			; <UNDEFINED> instruction: 0xf1b9d815
    d9ec:	stmdbvc	r2!, {r0, r8, r9, sl, fp}
    d9f0:	mvfeqs	f7, f4
    d9f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d9f8:	bl	144e34 <strspn@plt+0x143280>
    d9fc:	ldrbmi	r0, [r8], -r6, lsl #16
    da00:	blge	8ba80 <strspn@plt+0x89ecc>
    da04:	b	104e270 <strspn@plt+0x104c6bc>
    da08:	strbmi	r6, [r6, #274]	; 0x112
    da0c:	andcs	lr, r2, #303104	; 0x4a000
    da10:	mvnsle	r4, fp, lsl #12
    da14:	stmibmi	r2!, {r0, r1, r7, r9, sl, lr}
    da18:	ldrbtmi	r2, [r9], #-1
    da1c:	ldmda	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da20:			; <UNDEFINED> instruction: 0xf109e51b
    da24:	blcs	1daa28 <strspn@plt+0x1d8e74>
    da28:	andcs	fp, r0, #132, 30	; 0x210
    da2c:	ldmdale	r5, {r8, r9, sp}
    da30:	svceq	0x0001f1b9
    da34:			; <UNDEFINED> instruction: 0xf1047922
    da38:			; <UNDEFINED> instruction: 0xf04f0e05
    da3c:	stcle	3, cr0, [sp, #-0]
    da40:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    da44:			; <UNDEFINED> instruction: 0xf81e4658
    da48:	andseq	sl, r9, #1024	; 0x400
    da4c:	tstvs	r2, r1, asr #20
    da50:	b	129f170 <strspn@plt+0x129d5bc>
    da54:	strmi	r2, [fp], -r2, lsl #4
    da58:			; <UNDEFINED> instruction: 0x4683d1f5
    da5c:	mulcs	r1, r1, r9
    da60:			; <UNDEFINED> instruction: 0xf7f44479
    da64:	ldrbt	lr, [r8], #2102	; 0x836
    da68:	mvnscc	pc, #1073741826	; 0x40000002
    da6c:	svclt	0x00842b07
    da70:	movwcs	r2, #512	; 0x200
    da74:			; <UNDEFINED> instruction: 0xf1b9d815
    da78:	stmdbvc	r2!, {r0, r8, r9, sl, fp}
    da7c:	mvfeqs	f7, f4
    da80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    da84:	bl	144ec0 <strspn@plt+0x14330c>
    da88:	ldrbmi	r0, [r8], -r6, lsl #16
    da8c:	blge	8bb0c <strspn@plt+0x89f58>
    da90:	b	104e2fc <strspn@plt+0x104c748>
    da94:	strbmi	r6, [r6, #274]	; 0x112
    da98:	andcs	lr, r2, #303104	; 0x4a000
    da9c:	mvnsle	r4, fp, lsl #12
    daa0:	stmibmi	r1, {r0, r1, r7, r9, sl, lr}
    daa4:	ldrbtmi	r2, [r9], #-1
    daa8:	ldmda	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    daac:			; <UNDEFINED> instruction: 0xf109e4d5
    dab0:	blcs	1daab4 <strspn@plt+0x1d8f00>
    dab4:	andcs	fp, r0, #132, 30	; 0x210
    dab8:	ldmdale	r5, {r8, r9, sp}
    dabc:	svceq	0x0001f1b9
    dac0:			; <UNDEFINED> instruction: 0xf1047922
    dac4:			; <UNDEFINED> instruction: 0xf04f0e05
    dac8:	stcle	3, cr0, [sp, #-0]
    dacc:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    dad0:			; <UNDEFINED> instruction: 0xf81e4658
    dad4:	andseq	sl, r9, #1024	; 0x400
    dad8:	tstvs	r2, r1, asr #20
    dadc:	b	129f1fc <strspn@plt+0x129d648>
    dae0:	strmi	r2, [fp], -r2, lsl #4
    dae4:			; <UNDEFINED> instruction: 0x4683d1f5
    dae8:	andcs	r4, r1, r0, ror r9
    daec:			; <UNDEFINED> instruction: 0xf7f34479
    daf0:	ldrt	lr, [r2], #4080	; 0xff0
    daf4:	mvnscc	pc, #1073741826	; 0x40000002
    daf8:	svclt	0x00842b07
    dafc:	movwcs	r2, #512	; 0x200
    db00:			; <UNDEFINED> instruction: 0xf1b9d815
    db04:	stmdbvc	r2!, {r0, r8, r9, sl, fp}
    db08:	mvfeqs	f7, f4
    db0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    db10:	bl	144f4c <strspn@plt+0x143398>
    db14:	ldrbmi	r0, [r8], -r6, lsl #16
    db18:	blge	8bb98 <strspn@plt+0x89fe4>
    db1c:	b	104e388 <strspn@plt+0x104c7d4>
    db20:	strbmi	r6, [r6, #274]	; 0x112
    db24:	andcs	lr, r2, #303104	; 0x4a000
    db28:	mvnsle	r4, fp, lsl #12
    db2c:	stmdbmi	r0!, {r0, r1, r7, r9, sl, lr}^
    db30:	ldrbtmi	r2, [r9], #-1
    db34:	svc	0x00ccf7f3
    db38:			; <UNDEFINED> instruction: 0xf109e48f
    db3c:	blcs	1dab40 <strspn@plt+0x1d8f8c>
    db40:	andcs	fp, r0, #132, 30	; 0x210
    db44:	ldmdale	r5, {r8, r9, sp}
    db48:	svceq	0x0001f1b9
    db4c:			; <UNDEFINED> instruction: 0xf1047922
    db50:			; <UNDEFINED> instruction: 0xf04f0e05
    db54:	stcle	3, cr0, [sp, #-0]
    db58:	stmdaeq	r6, {r2, r8, r9, fp, sp, lr, pc}
    db5c:			; <UNDEFINED> instruction: 0xf81e4658
    db60:	andseq	sl, r9, #1024	; 0x400
    db64:	tstvs	r2, r1, asr #20
    db68:	b	129f288 <strspn@plt+0x129d6d4>
    db6c:	strmi	r2, [fp], -r2, lsl #4
    db70:			; <UNDEFINED> instruction: 0x4683d1f5
    db74:	andcs	r4, r1, pc, asr #18
    db78:			; <UNDEFINED> instruction: 0xf7f34479
    db7c:	strbt	lr, [ip], #-4010	; 0xfffff056
    db80:	blcs	2bf74 <strspn@plt+0x2a3c0>
    db84:	bge	fe60ad88 <strspn@plt+0xfe6091d4>
    db88:	blcs	2847c <strspn@plt+0x268c8>
    db8c:	bge	fe50ad90 <strspn@plt+0xfe5091dc>
    db90:	blt	1f4bb94 <strspn@plt+0x1f49fe0>
    db94:	blcs	2bf88 <strspn@plt+0x2a3d4>
    db98:	bge	fe38ad9c <strspn@plt+0xfe3891e8>
    db9c:	bcs	2848c <strspn@plt+0x268d8>
    dba0:	bge	fe10aca4 <strspn@plt+0xfe1090f0>
    dba4:	blt	fe20bba8 <strspn@plt+0xfe209ff4>
    dba8:	svcvc	0x0001f5b2
    dbac:	addhi	pc, ip, r0, lsl #4
    dbb0:	svcvc	0x0000f5b2
    dbb4:	cfldrdge	mvd15, [fp, #-1020]!	; 0xfffffc04
    dbb8:	movwvc	pc, #1135	; 0x46f	; <UNPREDICTABLE>
    dbbc:	bcs	dec2c <strspn@plt+0xdd078>
    dbc0:	rschi	pc, lr, r0, lsl #4
    dbc4:			; <UNDEFINED> instruction: 0xf002e8df
    dbc8:	stmdbne	r2, {r0, r1, r2, r3, sl, fp}
    dbcc:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
    dbd0:	svc	0x0016f7f3
    dbd4:	strbmi	r1, [r9], -r0, lsr #26
    dbd8:			; <UNDEFINED> instruction: 0xf7fe2200
    dbdc:	ldrt	pc, [ip], #-2725	; 0xfffff55b	; <UNPREDICTABLE>
    dbe0:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    dbe4:	ldmdami	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    dbe8:			; <UNDEFINED> instruction: 0xf7f34478
    dbec:	stcne	15, cr14, [r0, #-40]!	; 0xffffffd8
    dbf0:	andcs	r4, r1, #76546048	; 0x4900000
    dbf4:	blx	fe64bbf4 <strspn@plt+0xfe64a040>
    dbf8:	ldmdami	r2!, {r0, r1, r2, r3, r5, sl, sp, lr, pc}
    dbfc:			; <UNDEFINED> instruction: 0xe7e74478
    dc00:	andeq	ip, r1, lr, ror #28
    dc04:	andeq	r0, r0, r0, lsl #2
    dc08:	andeq	r9, r0, r0, asr ip
    dc0c:	andeq	r9, r0, r0, lsl ip
    dc10:	andeq	sl, r0, r8, lsl #6
    dc14:	ldrdeq	r3, [r0], -r0
    dc18:	andeq	sl, r0, r8, lsl #5
    dc1c:	andeq	sl, r0, lr, asr r2
    dc20:	andeq	r9, r0, r0, ror lr
    dc24:	andeq	ip, r1, r4, asr #22
    dc28:	andeq	r9, r0, r2, asr #27
    dc2c:	andeq	r9, r0, sl, asr sp
    dc30:	andeq	r9, r0, r8, lsl #26
    dc34:	andeq	r9, r0, ip, ror ip
    dc38:	andeq	r9, r0, r2, lsr #25
    dc3c:	andeq	r9, r0, r0, ror ip
    dc40:	andeq	r9, r0, lr, lsl #25
    dc44:	andeq	r9, r0, ip, ror #23
    dc48:			; <UNDEFINED> instruction: 0x00009bba
    dc4c:	andeq	r9, r0, r0, ror #23
    dc50:	andeq	r9, r0, r6, ror fp
    dc54:	andeq	r9, r0, r8, lsr fp
    dc58:	strdeq	r9, [r0], -sl
    dc5c:	muleq	r0, r2, sl
    dc60:	andeq	r9, r0, lr, lsr #20
    dc64:	andeq	r9, r0, r2, lsl r8
    dc68:	strdeq	r9, [r0], -lr
    dc6c:	andeq	r9, r0, r2, lsl #13
    dc70:	ldrdeq	r9, [r0], -r8
    dc74:	muleq	r0, r6, r8
    dc78:	andeq	r9, r0, sl, lsr #16
    dc7c:	andeq	r9, r0, r2, lsr r8
    dc80:	andeq	r9, r0, lr, asr #13
    dc84:	andeq	r9, r0, r2, ror #13
    dc88:	strdeq	r9, [r0], -r6
    dc8c:	andeq	r9, r0, ip, ror r6
    dc90:	andeq	r9, r0, sl, lsl #11
    dc94:	muleq	r0, ip, r5
    dc98:			; <UNDEFINED> instruction: 0x000094b6
    dc9c:	andeq	r9, r0, r4, asr #7
    dca0:	andeq	r9, r0, r6, asr #7
    dca4:	strdeq	r9, [r0], -r4
    dca8:	andeq	r9, r0, r2, ror #6
    dcac:	andeq	r9, r0, ip, lsl #5
    dcb0:	andeq	r9, r0, lr, lsl #5
    dcb4:	andeq	r9, r0, r4, asr #3
    dcb8:	andeq	r9, r0, lr, ror #13
    dcbc:			; <UNDEFINED> instruction: 0x000096b2
    dcc0:	andeq	r9, r0, ip, asr #12
    dcc4:	andeq	r9, r0, ip, ror #13
    dcc8:	svcvc	0x0040f5b2
    dccc:	cfstrdge	mvd15, [pc], #508	; ded0 <strspn@plt+0xc31c>
    dcd0:			; <UNDEFINED> instruction: 0xf1044835
    dcd4:	ldrbtmi	r0, [r8], #-2564	; 0xfffff5fc
    dcd8:	mrc	7, 4, APSR_nzcv, cr2, cr3, {7}
    dcdc:	svceq	0x0003f1b9
    dce0:	blge	fef0bae4 <strspn@plt+0xfef09f30>
    dce4:	vmov.16	d8[0], r4
    dce8:			; <UNDEFINED> instruction: 0x9605ba90
    dcec:	ldrbtmi	r4, [fp], #-1574	; 0xfffff9da
    dcf0:	blt	449558 <strspn@plt+0x4479a4>
    dcf4:	ands	r4, r3, ip, lsl r6
    dcf8:	svceq	0x000cf1b9
    dcfc:	movweq	pc, #16650	; 0x410a	; <UNPREDICTABLE>
    dd00:	stmdbcc	fp, {r2, r3, r5, ip, lr, pc}
    dd04:	andeq	pc, ip, sl, lsl #2
    dd08:	ldrbmi	r9, [r9], -r0, lsl #2
    dd0c:	andcs	r9, r1, r1
    dd10:	mrc	7, 6, APSR_nzcv, cr14, cr3, {7}
    dd14:	stmdaeq	r9, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    dd18:			; <UNDEFINED> instruction: 0xf1b844ca
    dd1c:	ldcle	15, cr0, [r7, #-12]
    dd20:	mulne	r0, sl, r8
    dd24:	stmdbeq	r1, {r0, r8, ip, sp, lr, pc}
    dd28:	svceq	0x0003f1b9
    dd2c:			; <UNDEFINED> instruction: 0xf8badd10
    dd30:			; <UNDEFINED> instruction: 0xf1b92002
    dd34:	blt	1491968 <strspn@plt+0x148fdb4>
    dd38:	lfmle	f3, 3, [sp], {146}	; 0x92
    dd3c:	stmdaeq	r9, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    dd40:	andcs	r4, r1, r1, lsr #12
    dd44:			; <UNDEFINED> instruction: 0xf7f344ca
    dd48:			; <UNDEFINED> instruction: 0xf1b8eec4
    dd4c:	stclle	15, cr0, [r7], #12
    dd50:	mrc	6, 0, r4, cr8, cr4, {1}
    dd54:	vmovls	s11, fp
    dd58:	bllt	200bd5c <strspn@plt+0x200a1a8>
    dd5c:	andcs	r9, r1, r3, lsl #18
    dd60:	mrc	7, 5, APSR_nzcv, cr6, cr3, {7}
    dd64:	stmdbls	r4, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    dd68:			; <UNDEFINED> instruction: 0xf7f32001
    dd6c:	strt	lr, [r8], #3762	; 0xeb2
    dd70:			; <UNDEFINED> instruction: 0x3c0119a5
    dd74:			; <UNDEFINED> instruction: 0xf8143d01
    dd78:			; <UNDEFINED> instruction: 0xf7f30f01
    dd7c:	adcmi	lr, r5, #2592	; 0xa20
    dd80:			; <UNDEFINED> instruction: 0xf7ffd1f9
    dd84:	blcs	7c998 <strspn@plt+0x7ade4>
    dd88:			; <UNDEFINED> instruction: 0x46204631
    dd8c:	ldrmi	fp, [sl], -ip, lsl #30
    dd90:	rscscc	pc, pc, #79	; 0x4f
    dd94:	mrc	7, 0, APSR_nzcv, cr4, cr3, {7}
    dd98:	blt	ffecbd9c <strspn@plt+0xffeca1e8>
    dd9c:	stcl	7, cr15, [lr, #972]!	; 0x3cc
    dda0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    dda4:	svclt	0x0000e721
    dda8:	andeq	r9, r0, r2, asr #12
    ddac:	andeq	r9, r0, lr, lsr r6
    ddb0:	andeq	r9, r0, sl, asr r4
    ddb4:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    ddb8:	svclt	0x0000e002
    ddbc:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    ddc0:	b	13fb288 <strspn@plt+0x13f96d4>
    ddc4:	b	13ceed0 <strspn@plt+0x13cd31c>
    ddc8:	b	fe50f2dc <strspn@plt+0xfe50d728>
    ddcc:	svclt	0x00080f05
    ddd0:	svceq	0x0002ea90
    ddd4:	b	153da58 <strspn@plt+0x153bea4>
    ddd8:	b	1550de0 <strspn@plt+0x154f22c>
    dddc:	b	1fd0dec <strspn@plt+0x1fcf238>
    dde0:	b	1fe4f78 <strspn@plt+0x1fe33c4>
    dde4:			; <UNDEFINED> instruction: 0xf0005c65
    dde8:	b	13ee178 <strspn@plt+0x13ec5c4>
    ddec:	bl	ff522f44 <strspn@plt+0xff521390>
    ddf0:	svclt	0x00b85555
    ddf4:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    ddf8:	b	fe01eeb0 <strspn@plt+0xfe01d2fc>
    ddfc:	b	fe04e60c <strspn@plt+0xfe04ca58>
    de00:	b	fe08ea14 <strspn@plt+0xfe08ce60>
    de04:	b	fe0cde0c <strspn@plt+0xfe0cc258>
    de08:	b	fe00e214 <strspn@plt+0xfe00c660>
    de0c:	b	fe04e61c <strspn@plt+0xfe04ca68>
    de10:	ldccs	3, cr0, [r6, #-12]!
    de14:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    de18:	svcmi	0x0000f011
    de1c:	tstcc	r1, pc, asr #20
    de20:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    de24:	tstcc	r1, ip, asr #20
    de28:	submi	sp, r0, #2
    de2c:	cmpeq	r1, r1, ror #22
    de30:	svcmi	0x0000f013
    de34:	movwcc	lr, #14927	; 0x3a4f
    de38:	tstcc	r3, #76, 20	; 0x4c000
    de3c:	subsmi	sp, r2, #2
    de40:	movteq	lr, #15203	; 0x3b63
    de44:	svceq	0x0005ea94
    de48:	adchi	pc, r7, r0
    de4c:	streq	pc, [r1], #-420	; 0xfffffe5c
    de50:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    de54:	blx	c4a90 <strspn@plt+0xc2edc>
    de58:	blx	8cce98 <strspn@plt+0x8cb2e4>
    de5c:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    de60:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    de64:	vpmax.s8	d15, d14, d3
    de68:	blx	10d4070 <strspn@plt+0x10d24bc>
    de6c:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    de70:			; <UNDEFINED> instruction: 0xf1a5e00e
    de74:			; <UNDEFINED> instruction: 0xf10e0520
    de78:	bcs	51700 <strspn@plt+0x4fb4c>
    de7c:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    de80:			; <UNDEFINED> instruction: 0xf04cbf28
    de84:	blx	10d0e94 <strspn@plt+0x10cf2e0>
    de88:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    de8c:	mvnvc	lr, r1, asr fp
    de90:	strmi	pc, [r0, #-1]
    de94:			; <UNDEFINED> instruction: 0xf04fd507
    de98:			; <UNDEFINED> instruction: 0xf1dc0e00
    de9c:	bl	1f90ea4 <strspn@plt+0x1f8f2f0>
    dea0:	bl	1b8dea8 <strspn@plt+0x1b8c2f4>
    dea4:			; <UNDEFINED> instruction: 0xf5b10101
    dea8:	tstle	fp, #128, 30	; 0x200
    deac:	svcne	0x0000f5b1
    deb0:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    deb4:	eorseq	lr, r0, pc, asr sl
    deb8:			; <UNDEFINED> instruction: 0x0c3cea4f
    debc:	streq	pc, [r1], #-260	; 0xfffffefc
    dec0:	subpl	lr, r4, #323584	; 0x4f000
    dec4:	svceq	0x0080f512
    dec8:	addshi	pc, sl, r0, lsl #1
    decc:	svcmi	0x0000f1bc
    ded0:	b	17fdaf8 <strspn@plt+0x17fbf44>
    ded4:			; <UNDEFINED> instruction: 0xf1500c50
    ded8:	bl	104dee0 <strspn@plt+0x104c32c>
    dedc:	b	10622f4 <strspn@plt+0x1060740>
    dee0:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    dee4:	mcrreq	10, 5, lr, ip, cr15
    dee8:	bl	105e3f0 <strspn@plt+0x105c83c>
    deec:	stfccs	f0, [r1], {1}
    def0:			; <UNDEFINED> instruction: 0xf5b1bf28
    def4:	rscle	r1, r9, #128, 30	; 0x200
    def8:	svceq	0x0000f091
    defc:	strmi	fp, [r1], -r4, lsl #30
    df00:	blx	fec55f08 <strspn@plt+0xfec54354>
    df04:	svclt	0x0008f381
    df08:			; <UNDEFINED> instruction: 0xf1a33320
    df0c:			; <UNDEFINED> instruction: 0xf1b3030b
    df10:	ble	30e798 <strspn@plt+0x30cbe4>
    df14:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    df18:	ldfeqd	f7, [r4], {2}
    df1c:	andeq	pc, ip, #-2147483600	; 0x80000030
    df20:			; <UNDEFINED> instruction: 0xf00cfa01
    df24:			; <UNDEFINED> instruction: 0xf102fa21
    df28:			; <UNDEFINED> instruction: 0xf102e00c
    df2c:	svclt	0x00d80214
    df30:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    df34:			; <UNDEFINED> instruction: 0xf102fa01
    df38:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    df3c:	b	107deb4 <strspn@plt+0x107c300>
    df40:	addsmi	r0, r0, ip, lsl #2
    df44:	svclt	0x00a21ae4
    df48:	tstpl	r4, r1, lsl #22
    df4c:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    df50:	streq	lr, [r4], #-2671	; 0xfffff591
    df54:	ble	71cfd8 <strspn@plt+0x71b424>
    df58:	cfstrsle	mvf3, [lr], {12}
    df5c:	ldreq	pc, [r4], #-260	; 0xfffffefc
    df60:	eoreq	pc, r0, #196, 2	; 0x31
    df64:			; <UNDEFINED> instruction: 0xf004fa20
    df68:	vpmax.u8	d15, d2, d1
    df6c:	andeq	lr, r3, r0, asr #20
    df70:	vpmax.u8	d15, d4, d17
    df74:	tsteq	r3, r5, asr #20
    df78:			; <UNDEFINED> instruction: 0xf1c4bd30
    df7c:			; <UNDEFINED> instruction: 0xf1c4040c
    df80:	blx	80e808 <strspn@plt+0x80cc54>
    df84:	blx	89f94 <strspn@plt+0x883e0>
    df88:	b	104aba0 <strspn@plt+0x1048fec>
    df8c:	strtmi	r0, [r9], -r3
    df90:	blx	87d458 <strspn@plt+0x87b8a4>
    df94:	strtmi	pc, [r9], -r4
    df98:			; <UNDEFINED> instruction: 0xf094bd30
    df9c:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    dfa0:	svclt	0x00061380
    dfa4:	orrne	pc, r0, r1, lsl #9
    dfa8:	cfstrscc	mvf3, [r1, #-4]
    dfac:	b	2007cec <strspn@plt+0x2006138>
    dfb0:	svclt	0x00185c64
    dfb4:			; <UNDEFINED> instruction: 0x5c65ea7f
    dfb8:	b	fe542064 <strspn@plt+0xfe5404b0>
    dfbc:	svclt	0x00080f05
    dfc0:	svceq	0x0002ea90
    dfc4:	b	1541fe0 <strspn@plt+0x154042c>
    dfc8:	svclt	0x00040c00
    dfcc:			; <UNDEFINED> instruction: 0x46104619
    dfd0:	b	fe47d498 <strspn@plt+0xfe47b8e4>
    dfd4:	svclt	0x001e0f03
    dfd8:	andcs	r2, r0, r0, lsl #2
    dfdc:	b	17fd4a4 <strspn@plt+0x17fb8f0>
    dfe0:	tstle	r5, r4, asr ip
    dfe4:	cmpmi	r9, r0, asr #32
    dfe8:			; <UNDEFINED> instruction: 0xf041bf28
    dfec:	ldflts	f4, [r0, #-0]
    dff0:	streq	pc, [r0], #1300	; 0x514
    dff4:			; <UNDEFINED> instruction: 0xf501bf3c
    dff8:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    dffc:	strmi	pc, [r0, #-1]
    e000:	mvnsmi	pc, r5, asr #32
    e004:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    e008:	andeq	pc, r0, pc, asr #32
    e00c:	b	1ffd4d4 <strspn@plt+0x1ffb920>
    e010:	svclt	0x001a5c64
    e014:			; <UNDEFINED> instruction: 0x46104619
    e018:			; <UNDEFINED> instruction: 0x5c65ea7f
    e01c:			; <UNDEFINED> instruction: 0x460bbf1c
    e020:	b	141f830 <strspn@plt+0x141dc7c>
    e024:	svclt	0x00063401
    e028:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    e02c:	svceq	0x0003ea91
    e030:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    e034:	svclt	0x0000bd30
    e038:	svceq	0x0000f090
    e03c:	tstcs	r0, r4, lsl #30
    e040:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    e044:	strvs	pc, [r0], #1103	; 0x44f
    e048:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    e04c:	streq	pc, [r0, #-79]	; 0xffffffb1
    e050:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e054:	svclt	0x0000e750
    e058:	svceq	0x0000f090
    e05c:	tstcs	r0, r4, lsl #30
    e060:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    e064:	strvs	pc, [r0], #1103	; 0x44f
    e068:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    e06c:	strmi	pc, [r0, #-16]
    e070:	submi	fp, r0, #72, 30	; 0x120
    e074:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e078:	svclt	0x0000e73e
    e07c:	b	13ce18c <strspn@plt+0x13cc5d8>
    e080:	b	13ce810 <strspn@plt+0x13ccc5c>
    e084:	b	13ce550 <strspn@plt+0x13cc99c>
    e088:	svclt	0x001f7002
    e08c:	cmnmi	pc, #18	; <UNPREDICTABLE>
    e090:	svcmi	0x007ff093
    e094:	msrpl	SPSR_, r1, lsl #1
    e098:			; <UNDEFINED> instruction: 0xf0324770
    e09c:	svclt	0x0008427f
    e0a0:			; <UNDEFINED> instruction: 0xf0934770
    e0a4:	svclt	0x00044f7f
    e0a8:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    e0ac:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    e0b0:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    e0b4:	strmi	pc, [r0, #-1]
    e0b8:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    e0bc:	svclt	0x0000e71c
    e0c0:	andeq	lr, r1, #80, 20	; 0x50000
    e0c4:	ldrbmi	fp, [r0, -r8, lsl #30]!
    e0c8:			; <UNDEFINED> instruction: 0xf04fb530
    e0cc:	and	r0, sl, r0, lsl #10
    e0d0:	andeq	lr, r1, #80, 20	; 0x50000
    e0d4:	ldrbmi	fp, [r0, -r8, lsl #30]!
    e0d8:			; <UNDEFINED> instruction: 0xf011b530
    e0dc:	strle	r4, [r2, #-1280]	; 0xfffffb00
    e0e0:	bl	185e9e8 <strspn@plt+0x185ce34>
    e0e4:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    e0e8:			; <UNDEFINED> instruction: 0xf1046480
    e0ec:	b	17cf1bc <strspn@plt+0x17cd608>
    e0f0:			; <UNDEFINED> instruction: 0xf43f5c91
    e0f4:			; <UNDEFINED> instruction: 0xf04faed8
    e0f8:	b	17ce90c <strspn@plt+0x17ccd58>
    e0fc:	svclt	0x00180cdc
    e100:	b	17da914 <strspn@plt+0x17d8d60>
    e104:	svclt	0x00180cdc
    e108:	bl	9a91c <strspn@plt+0x98d68>
    e10c:			; <UNDEFINED> instruction: 0xf1c202dc
    e110:	blx	ed98 <strspn@plt+0xd1e4>
    e114:	blx	84d128 <strspn@plt+0x84b574>
    e118:	blx	8a128 <strspn@plt+0x88574>
    e11c:	b	104d930 <strspn@plt+0x104bd7c>
    e120:	blx	84e160 <strspn@plt+0x84c5ac>
    e124:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    e128:	svclt	0x0000e6bd
    e12c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    e130:	svclt	0x00082900
    e134:	svclt	0x001c2800
    e138:	mvnscc	pc, pc, asr #32
    e13c:	rscscc	pc, pc, pc, asr #32
    e140:	stmdalt	ip, {ip, sp, lr, pc}
    e144:	stfeqd	f7, [r8], {173}	; 0xad
    e148:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    e14c:			; <UNDEFINED> instruction: 0xf80cf000
    e150:	ldrd	pc, [r4], -sp
    e154:	movwcs	lr, #10717	; 0x29dd
    e158:	ldrbmi	fp, [r0, -r4]!
    e15c:			; <UNDEFINED> instruction: 0xf04fb502
    e160:			; <UNDEFINED> instruction: 0xf7f30008
    e164:	vstrlt	d14, [r2, #-848]	; 0xfffffcb0
    e168:	svclt	0x00084299
    e16c:	push	{r4, r7, r9, lr}
    e170:			; <UNDEFINED> instruction: 0x46044ff0
    e174:	andcs	fp, r0, r8, lsr pc
    e178:			; <UNDEFINED> instruction: 0xf8dd460d
    e17c:	svclt	0x0038c024
    e180:	cmnle	fp, #1048576	; 0x100000
    e184:			; <UNDEFINED> instruction: 0x46994690
    e188:			; <UNDEFINED> instruction: 0xf283fab3
    e18c:	rsbsle	r2, r0, r0, lsl #22
    e190:			; <UNDEFINED> instruction: 0xf385fab5
    e194:	rsble	r2, r8, r0, lsl #26
    e198:			; <UNDEFINED> instruction: 0xf1a21ad2
    e19c:	blx	251a24 <strspn@plt+0x24fe70>
    e1a0:	blx	24cdb0 <strspn@plt+0x24b1fc>
    e1a4:			; <UNDEFINED> instruction: 0xf1c2f30e
    e1a8:	b	12cfe30 <strspn@plt+0x12ce27c>
    e1ac:	blx	a10dc0 <strspn@plt+0xa0f20c>
    e1b0:	b	130add4 <strspn@plt+0x1309220>
    e1b4:	blx	210dc8 <strspn@plt+0x20f214>
    e1b8:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    e1bc:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    e1c0:	andcs	fp, r0, ip, lsr pc
    e1c4:	movwle	r4, #42497	; 0xa601
    e1c8:	bl	fed161d4 <strspn@plt+0xfed14620>
    e1cc:	blx	f1fc <strspn@plt+0xd648>
    e1d0:	blx	84a610 <strspn@plt+0x848a5c>
    e1d4:	bl	198adf8 <strspn@plt+0x1989244>
    e1d8:	tstmi	r9, #46137344	; 0x2c00000
    e1dc:	bcs	1e424 <strspn@plt+0x1c870>
    e1e0:	b	14022d8 <strspn@plt+0x1400724>
    e1e4:	b	13d0354 <strspn@plt+0x13ce7a0>
    e1e8:	b	121075c <strspn@plt+0x120eba8>
    e1ec:	ldrmi	r7, [r6], -fp, asr #17
    e1f0:	bl	fed46224 <strspn@plt+0xfed44670>
    e1f4:	bl	194ee1c <strspn@plt+0x194d268>
    e1f8:	ldmne	fp, {r0, r3, r9, fp}^
    e1fc:	beq	2c8f2c <strspn@plt+0x2c7378>
    e200:			; <UNDEFINED> instruction: 0xf14a1c5c
    e204:	cfsh32cc	mvfx0, mvfx1, #0
    e208:	strbmi	sp, [sp, #-7]
    e20c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    e210:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    e214:	adfccsz	f4, f1, #5.0
    e218:	blx	1829fc <strspn@plt+0x180e48>
    e21c:	blx	94be40 <strspn@plt+0x94a28c>
    e220:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    e224:	vseleq.f32	s30, s28, s11
    e228:	blx	954630 <strspn@plt+0x952a7c>
    e22c:	b	110c23c <strspn@plt+0x110a688>
    e230:			; <UNDEFINED> instruction: 0xf1a2040e
    e234:			; <UNDEFINED> instruction: 0xf1c20720
    e238:	blx	20fac0 <strspn@plt+0x20df0c>
    e23c:	blx	14ae4c <strspn@plt+0x149298>
    e240:	blx	14be64 <strspn@plt+0x14a2b0>
    e244:	b	110aa54 <strspn@plt+0x1108ea0>
    e248:	blx	90ee6c <strspn@plt+0x90d2b8>
    e24c:	bl	118ba6c <strspn@plt+0x1189eb8>
    e250:	teqmi	r3, #1073741824	; 0x40000000
    e254:	strbmi	r1, [r5], -r0, lsl #21
    e258:	tsteq	r3, r1, ror #22
    e25c:	svceq	0x0000f1bc
    e260:	stmib	ip, {r0, ip, lr, pc}^
    e264:	pop	{r8, sl, lr}
    e268:	blx	fed32230 <strspn@plt+0xfed3067c>
    e26c:	msrcc	CPSR_, #132, 6	; 0x10000002
    e270:	blx	fee480c0 <strspn@plt+0xfee4650c>
    e274:	blx	fed8ac9c <strspn@plt+0xfed890e8>
    e278:	eorcc	pc, r0, #335544322	; 0x14000002
    e27c:	orrle	r2, fp, r0, lsl #26
    e280:	svclt	0x0000e7f3
    e284:	mvnsmi	lr, #737280	; 0xb4000
    e288:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    e28c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    e290:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    e294:	bl	7cc268 <strspn@plt+0x7ca6b4>
    e298:	blne	1d9f494 <strspn@plt+0x1d9d8e0>
    e29c:	strhle	r1, [sl], -r6
    e2a0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    e2a4:	svccc	0x0004f855
    e2a8:	strbmi	r3, [sl], -r1, lsl #8
    e2ac:	ldrtmi	r4, [r8], -r1, asr #12
    e2b0:	adcmi	r4, r6, #152, 14	; 0x2600000
    e2b4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    e2b8:	svclt	0x000083f8
    e2bc:	ldrdeq	fp, [r1], -r6
    e2c0:	andeq	fp, r1, ip, asr #17
    e2c4:	svclt	0x00004770

Disassembly of section .fini:

0000e2c8 <.fini>:
    e2c8:	push	{r3, lr}
    e2cc:	pop	{r3, pc}
