ncelab: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncelab	15.20-s035: Started on Nov 21, 2017 at 07:06:19 EST
ncelab
    -messages
    -access rwc
    -cdslib ./cds.lib
    -hdlvar ./hdl.var
    chip_test

ncelab: *W,ARCMRA: Elaborating the VHDL.CHIP_TEST:TEST, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
	Building instance specific data structures.
	Design hierarchy summary:
		      Instances  Unique
		Components:  96      12
		Processes:   83      18
		Signals:     77      41
	Writing initial simulation snapshot: VHDL.CHIP_TEST:TEST
TOOL:	ncelab	15.20-s035: Exiting on Nov 21, 2017 at 07:06:19 EST  (total: 00:00:00)
