$date
	Thu Oct 30 16:46:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cla_block_4_tb $end
$var wire 4 ! l_s [3:0] $end
$var wire 1 " l_carry_out $end
$var reg 4 # l_a [3:0] $end
$var reg 4 $ l_b [3:0] $end
$var reg 1 % l_carry_in $end
$scope module dut $end
$var wire 4 & i_a [3:0] $end
$var wire 4 ' i_b [3:0] $end
$var wire 1 % i_carry_in $end
$var wire 1 ( l_pc $end
$var wire 1 " o_carry_out $end
$var wire 4 ) o_s [3:0] $end
$var wire 1 * l_p2 $end
$var wire 4 + l_p1 [3:0] $end
$var wire 1 , l_g2 $end
$var wire 4 - l_g1 [3:0] $end
$scope module adder $end
$var wire 4 . i_a [3:0] $end
$var wire 4 / i_b [3:0] $end
$var wire 1 % i_carry_in $end
$var wire 4 0 o_s [3:0] $end
$var wire 1 1 o_carry_out $end
$var wire 1 2 carry3 $end
$var wire 1 3 carry2 $end
$var wire 1 4 carry1 $end
$scope module adder1 $end
$var wire 1 5 i_a $end
$var wire 1 6 i_b $end
$var wire 1 % i_carry_in $end
$var wire 1 7 l_ab $end
$var wire 1 8 l_ac $end
$var wire 1 9 l_bc $end
$var wire 1 4 o_carry_out $end
$var wire 1 : o_s $end
$upscope $end
$scope module adder2 $end
$var wire 1 ; i_a $end
$var wire 1 < i_b $end
$var wire 1 4 i_carry_in $end
$var wire 1 = l_ab $end
$var wire 1 > l_ac $end
$var wire 1 ? l_bc $end
$var wire 1 3 o_carry_out $end
$var wire 1 @ o_s $end
$upscope $end
$scope module adder3 $end
$var wire 1 A i_a $end
$var wire 1 B i_b $end
$var wire 1 3 i_carry_in $end
$var wire 1 C l_ab $end
$var wire 1 D l_ac $end
$var wire 1 E l_bc $end
$var wire 1 2 o_carry_out $end
$var wire 1 F o_s $end
$upscope $end
$scope module adder4 $end
$var wire 1 G i_a $end
$var wire 1 H i_b $end
$var wire 1 2 i_carry_in $end
$var wire 1 I l_ab $end
$var wire 1 J l_ac $end
$var wire 1 K l_bc $end
$var wire 1 1 o_carry_out $end
$var wire 1 L o_s $end
$upscope $end
$upscope $end
$scope module cla_logic $end
$var wire 1 , o_g $end
$var wire 1 * o_p $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$var wire 1 O w3 $end
$var wire 1 P w4 $end
$var wire 1 Q w5 $end
$var wire 4 R i_p [3:0] $end
$var wire 4 S i_g [3:0] $end
$upscope $end
$scope module cla_pre $end
$var wire 4 T i_a [3:0] $end
$var wire 4 U i_b [3:0] $end
$var wire 4 V o_p [3:0] $end
$var wire 4 W o_g [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
b0 0
b0 /
b0 .
b0 -
0,
b0 +
0*
b0 )
0(
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
1:
1@
b1011 !
b1011 )
b1011 0
1L
b1011 +
b1011 R
b1011 V
16
1;
1G
b1 $
b1 '
b1 /
b1 U
b1010 #
b1010 &
b1010 .
b1010 T
#20
0@
b1101 !
b1101 )
b1101 0
1F
b1100 +
b1100 R
b1100 V
06
0;
1A
1%
b0 $
b0 '
b0 /
b0 U
b1100 #
b1100 &
b1100 .
b1100 T
#30
11
0L
1K
12
0F
1D
1"
13
1(
1?
1*
14
0@
b0 !
b0 )
b0 0
0:
18
b1111 +
b1111 R
b1111 V
1<
1H
15
0G
b1010 $
b1010 '
b1010 /
b1010 U
b101 #
b101 &
b101 .
b101 T
#40
1,
0D
1Q
03
1P
1@
1"
04
0?
0F
1C
0E
b100 -
b100 S
b100 W
0>
0(
b11 !
b11 )
b11 0
1:
08
0<
1B
1;
0%
b1100 $
b1100 '
b1100 /
b1100 U
b111 #
b111 &
b111 .
b111 T
#50
1O
1F
1D
1E
1M
1N
1>
1?
13
14
17
1@
1=
b1111 !
b1111 )
b1111 0
1L
1I
1J
b1111 -
b1111 S
b1111 W
1(
18
19
16
1<
1G
1%
b1111 $
b1111 '
b1111 /
b1111 U
b1111 #
b1111 &
b1111 .
b1111 T
#60
