// Seed: 4141623166
module module_0;
  wire id_1;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 ();
  bit id_1;
  ;
  uwire id_2;
  assign id_2 = id_1;
  wire id_3;
  assign id_2 = 1 ? id_2 : -1'b0;
  assign id_3 = id_3;
  module_0 modCall_1 ();
  wire id_4;
  final begin : LABEL_0
    id_1 <= id_1 | -1;
  end
  parameter id_5 = -1;
  assign id_2 = id_1;
  wire id_6 = id_2;
endmodule
module module_2 (
    input tri id_0,
    output uwire id_1,
    output wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri1 id_6
    , id_39,
    output wor id_7,
    output wire id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input wor id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri id_15,
    output supply1 id_16,
    output wire id_17,
    output tri0 id_18,
    output tri1 id_19,
    input uwire id_20,
    input wand id_21,
    input supply0 id_22,
    output tri0 id_23,
    input wand id_24,
    output uwire id_25,
    input wire id_26,
    output wand id_27,
    input wor id_28,
    input tri0 id_29,
    output tri id_30,
    output supply1 id_31,
    input wire id_32,
    input supply0 id_33,
    input wor id_34,
    output uwire id_35,
    output supply1 id_36,
    input tri id_37
);
  module_0 modCall_1 ();
  wire id_40;
endmodule
