// Seed: 4183895697
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_1 = 1;
  wand id_6 = 1 * 1;
  if (id_6) begin : LABEL_0
    wire id_7;
    wire id_8;
    assign id_2 = 1 - 1;
  end
  tri  id_9 = 1;
  wire id_10;
  wor  id_11 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    id_1[1'b0] = ~id_2;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
