###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:48:20 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.095
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.453
- Arrival Time                  1.588
= Slack Time                    0.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.498 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.576 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.620 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.705 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.757 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    1.960 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1    | 0.058 | 0.106 |   1.201 |    2.066 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1    | 0.052 | 0.078 |   1.279 |    2.144 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1    | 0.059 | 0.082 |   1.362 |    2.227 | 
     | \intadd_0/U2                   | C ^ -> YC ^      | FAX1    | 0.043 | 0.073 |   1.435 |    2.300 | 
     | U547                           | A ^ -> Y ^       | XOR2X1  | 0.060 | 0.050 |   1.485 |    2.349 | 
     | U548                           | A ^ -> Y v       | XNOR2X1 | 0.038 | 0.040 |   1.525 |    2.390 | 
     | U549                           | B v -> Y ^       | MUX2X1  | 0.056 | 0.063 |   1.588 |    2.453 | 
     | \wchrsp_fifo/depth_left_reg[5] | D ^              | DFFSR   | 0.056 | 0.000 |   1.588 |    2.453 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.865 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.830 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -0.773 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.054 | 0.004 |   0.095 |   -0.770 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.072
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.468
- Arrival Time                  1.529
= Slack Time                    0.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                  |        |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |        | 0.033 |       |   0.633 |    1.572 | 
     | U511                           | A ^ -> Y ^       | AND2X2 | 0.074 | 0.078 |   0.711 |    1.650 | 
     | U267                           | B ^ -> Y ^       | AND2X2 | 0.157 | 0.044 |   0.755 |    1.695 | 
     | U448                           | A ^ -> Y v       | INVX1  | 0.044 | 0.084 |   0.840 |    1.779 | 
     | U234                           | B v -> Y v       | OR2X2  | 0.009 | 0.053 |   0.892 |    1.832 | 
     | U510                           | A v -> Y ^       | INVX1  | 0.306 | 0.203 |   1.095 |    2.034 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1   | 0.058 | 0.106 |   1.201 |    2.140 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1   | 0.052 | 0.078 |   1.279 |    2.219 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1   | 0.059 | 0.082 |   1.362 |    2.301 | 
     | \intadd_0/U2                   | C ^ -> YS v      | FAX1   | 0.012 | 0.085 |   1.447 |    2.386 | 
     | U540                           | B v -> Y ^       | MUX2X1 | 0.048 | 0.051 |   1.498 |    2.437 | 
     | U541                           | A ^ -> Y v       | INVX1  | 0.015 | 0.030 |   1.528 |    2.468 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v              | DFFSR  | 0.015 | 0.000 |   1.529 |    2.468 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.939 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.904 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.853 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.048 | 0.004 |   0.090 |   -0.849 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.089
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.448
- Arrival Time                  1.482
= Slack Time                    0.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.599 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.677 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.721 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.806 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.858 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    2.061 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.252 | 0.099 |   1.194 |    2.160 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.087 | 0.081 |   1.275 |    2.241 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.060 | 0.088 |   1.363 |    2.329 | 
     | U451                           | A v -> Y ^       | INVX1   | 0.013 | 0.042 |   1.404 |    2.370 | 
     | U379                           | A ^ -> Y ^       | AND2X2  | 0.010 | 0.034 |   1.438 |    2.404 | 
     | U378                           | A ^ -> Y v       | INVX1   | 0.013 | 0.017 |   1.455 |    2.421 | 
     | U546                           | C v -> Y ^       | OAI21X1 | 0.053 | 0.027 |   1.482 |    2.448 | 
     | \wchrsp_fifo/depth_left_reg[1] | D ^              | DFFSR   | 0.053 | 0.000 |   1.482 |    2.448 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.966 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.931 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.880 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.048 | 0.003 |   0.089 |   -0.877 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.095
- Setup                         0.109
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.437
- Arrival Time                  1.456
= Slack Time                    0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.614 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.692 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.019 | 0.041 |   0.752 |    1.733 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.031 | 0.032 |   0.784 |    1.765 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.142 | 0.092 |   0.876 |    1.856 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.035 | 0.125 |   1.000 |    1.981 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.041 | 0.092 |   1.092 |    2.073 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.049 | 0.099 |   1.191 |    2.171 | 
     | \intadd_1/U2                    | C v -> YS v      | FAX1    | 0.013 | 0.086 |   1.276 |    2.257 | 
     | U377                            | B v -> Y v       | AND2X2  | 0.029 | 0.038 |   1.314 |    2.295 | 
     | U376                            | A v -> Y ^       | INVX1   | 0.478 | 0.014 |   1.328 |    2.309 | 
     | U531                            | C ^ -> Y v       | OAI21X1 | 0.144 | 0.128 |   1.456 |    2.437 | 
     | \wchaddr_fifo/depth_left_reg[4] | D v              | DFFSR   | 0.144 | 0.000 |   1.456 |    2.437 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.945 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -0.889 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.054 | 0.004 |   0.095 |   -0.885 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.422
- Arrival Time                  1.420
= Slack Time                    1.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.634 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.712 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.756 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.841 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.893 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    2.096 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.252 | 0.099 |   1.194 |    2.195 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.087 | 0.081 |   1.275 |    2.276 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.060 | 0.088 |   1.363 |    2.364 | 
     | U542                           | S v -> Y v       | MUX2X1  | 0.022 | 0.050 |   1.413 |    2.414 | 
     | U543                           | A v -> Y ^       | INVX1   | 0.478 | 0.008 |   1.420 |    2.421 | 
     | \wchrsp_fifo/depth_left_reg[3] | D ^              | DFFSR   | 0.478 | 0.000 |   1.420 |    2.422 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.001 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.966 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.915 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.048 | 0.004 |   0.090 |   -0.911 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.421
- Arrival Time                  1.414
= Slack Time                    1.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.640 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.718 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.762 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.847 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.899 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    2.102 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.252 | 0.099 |   1.194 |    2.201 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.087 | 0.081 |   1.275 |    2.282 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.060 | 0.088 |   1.363 |    2.370 | 
     | U544                           | S v -> Y v       | MUX2X1  | 0.017 | 0.046 |   1.409 |    2.416 | 
     | U545                           | A v -> Y ^       | INVX1   | 0.478 | 0.005 |   1.414 |    2.421 | 
     | \wchrsp_fifo/depth_left_reg[2] | D ^              | DFFSR   | 0.478 | 0.000 |   1.414 |    2.421 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.007 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.972 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.921 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.048 | 0.004 |   0.090 |   -0.917 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.449
- Arrival Time                  1.417
= Slack Time                    1.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.665 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.743 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    1.788 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    1.872 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.009 | 0.053 |   0.892 |    1.925 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.306 | 0.203 |   1.095 |    2.128 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.252 | 0.099 |   1.194 |    2.226 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.087 | 0.081 |   1.275 |    2.308 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.060 | 0.088 |   1.363 |    2.395 | 
     | U550                           | A v -> Y ^       | XNOR2X1 | 0.051 | 0.054 |   1.416 |    2.449 | 
     | \wchrsp_fifo/depth_left_reg[0] | D ^              | DFFSR   | 0.051 | 0.000 |   1.417 |    2.449 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.032 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -0.997 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -0.946 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.048 | 0.004 |   0.090 |   -0.943 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.095
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.452
- Arrival Time                  1.409
= Slack Time                    1.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.677 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    1.755 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.019 | 0.041 |   0.752 |    1.796 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.031 | 0.032 |   0.784 |    1.828 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.142 | 0.092 |   0.876 |    1.920 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.035 | 0.125 |   1.000 |    2.044 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.041 | 0.092 |   1.092 |    2.136 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.049 | 0.099 |   1.191 |    2.234 | 
     | \intadd_1/U2                    | C v -> YC v      | FAX1    | 0.028 | 0.085 |   1.276 |    2.320 | 
     | U532                            | A v -> Y ^       | XOR2X1  | 0.058 | 0.045 |   1.321 |    2.365 | 
     | U533                            | A ^ -> Y v       | XNOR2X1 | 0.022 | 0.037 |   1.358 |    2.402 | 
     | U534                            | A v -> Y ^       | MUX2X1  | 0.055 | 0.050 |   1.408 |    2.452 | 
     | \wchaddr_fifo/depth_left_reg[5] | D ^              | DFFSR   | 0.055 | 0.000 |   1.409 |    2.452 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.044 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.008 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -0.952 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.054 | 0.003 |   0.095 |   -0.949 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \burst_addr_d_reg[18] /CLK 
Endpoint:   \burst_addr_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.423
- Arrival Time                  1.252
= Slack Time                    1.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.804 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.850 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.903 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.990 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.137 | 
     | U640                  | C ^ -> Y v       | OAI21X1 | 0.106 | 0.202 |   1.167 |    2.338 | 
     | U351                  | B v -> Y v       | OR2X2   | 0.028 | 0.073 |   1.240 |    2.411 | 
     | U350                  | A v -> Y ^       | INVX1   | 0.478 | 0.012 |   1.252 |    2.423 | 
     | \burst_addr_d_reg[18] | D ^              | DFFSR   | 0.478 | 0.000 |   1.252 |    2.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.171 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.136 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -1.083 | 
     | \burst_addr_d_reg[18]  | CLK ^        | DFFSR | 0.050 | 0.003 |   0.091 |   -1.080 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \burst_addr_d_reg[19] /CLK 
Endpoint:   \burst_addr_d_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.423
- Arrival Time                  1.248
= Slack Time                    1.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.808 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.853 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.907 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.994 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.140 | 
     | U641                  | C ^ -> Y v       | OAI21X1 | 0.106 | 0.202 |   1.168 |    2.342 | 
     | U353                  | B v -> Y v       | OR2X2   | 0.027 | 0.072 |   1.239 |    2.414 | 
     | U352                  | A v -> Y ^       | INVX1   | 0.478 | 0.009 |   1.248 |    2.423 | 
     | \burst_addr_d_reg[19] | D ^              | DFFSR   | 0.478 | 0.000 |   1.248 |    2.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.175 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.139 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -1.087 | 
     | \burst_addr_d_reg[19]  | CLK ^        | DFFSR | 0.050 | 0.003 |   0.091 |   -1.084 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \burst_addr_d_reg[17] /CLK 
Endpoint:   \burst_addr_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.093
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.425
- Arrival Time                  1.250
= Slack Time                    1.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.808 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.853 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.907 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.994 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.140 | 
     | U639                  | C ^ -> Y v       | OAI21X1 | 0.111 | 0.205 |   1.171 |    2.346 | 
     | U349                  | B v -> Y v       | OR2X2   | 0.021 | 0.066 |   1.237 |    2.412 | 
     | U348                  | A v -> Y ^       | INVX1   | 0.478 | 0.012 |   1.250 |    2.425 | 
     | \burst_addr_d_reg[17] | D ^              | DFFSR   | 0.478 | 0.000 |   1.250 |    2.425 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.175 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.139 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -1.085 | 
     | \burst_addr_d_reg[17]  | CLK ^        | DFFSR | 0.053 | 0.003 |   0.093 |   -1.082 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \burst_addr_d_reg[23] /CLK 
Endpoint:   \burst_addr_d_reg[23] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.423
- Arrival Time                  1.247
= Slack Time                    1.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.809 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.854 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.908 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.995 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.141 | 
     | U645                  | C ^ -> Y v       | OAI21X1 | 0.106 | 0.203 |   1.169 |    2.345 | 
     | U361                  | B v -> Y v       | OR2X2   | 0.019 | 0.065 |   1.234 |    2.409 | 
     | U360                  | A v -> Y ^       | INVX1   | 0.478 | 0.013 |   1.247 |    2.423 | 
     | \burst_addr_d_reg[23] | D ^              | DFFSR   | 0.478 | 0.000 |   1.247 |    2.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.176 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.140 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -1.088 | 
     | \burst_addr_d_reg[23]  | CLK ^        | DFFSR | 0.050 | 0.004 |   0.091 |   -1.084 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.423
- Arrival Time                  1.247
= Slack Time                    1.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.809 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.855 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.908 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.995 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.142 | 
     | U646                  | C ^ -> Y v       | OAI21X1 | 0.111 | 0.207 |   1.172 |    2.348 | 
     | U363                  | B v -> Y v       | OR2X2   | 0.022 | 0.067 |   1.240 |    2.416 | 
     | U362                  | A v -> Y ^       | INVX1   | 0.478 | 0.007 |   1.247 |    2.423 | 
     | \burst_addr_d_reg[24] | D ^              | DFFSR   | 0.478 | 0.000 |   1.247 |    2.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.176 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.141 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -1.088 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.050 | 0.003 |   0.091 |   -1.085 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \burst_addr_d_reg[20] /CLK 
Endpoint:   \burst_addr_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.423
- Arrival Time                  1.247
= Slack Time                    1.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.809 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.855 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.908 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.995 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.142 | 
     | U642                  | C ^ -> Y v       | OAI21X1 | 0.107 | 0.203 |   1.169 |    2.345 | 
     | U355                  | B v -> Y v       | OR2X2   | 0.023 | 0.068 |   1.237 |    2.413 | 
     | U354                  | A v -> Y ^       | INVX1   | 0.478 | 0.010 |   1.247 |    2.423 | 
     | \burst_addr_d_reg[20] | D ^              | DFFSR   | 0.478 | 0.000 |   1.247 |    2.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.176 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.141 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -1.088 | 
     | \burst_addr_d_reg[20]  | CLK ^        | DFFSR | 0.050 | 0.004 |   0.091 |   -1.085 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \burst_addr_d_reg[16] /CLK 
Endpoint:   \burst_addr_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.423
- Arrival Time                  1.246
= Slack Time                    1.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.810 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.856 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.909 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.996 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.143 | 
     | U638                  | C ^ -> Y v       | OAI21X1 | 0.106 | 0.201 |   1.166 |    2.343 | 
     | U347                  | B v -> Y v       | OR2X2   | 0.026 | 0.070 |   1.236 |    2.413 | 
     | U346                  | A v -> Y ^       | INVX1   | 0.478 | 0.009 |   1.246 |    2.423 | 
     | \burst_addr_d_reg[16] | D ^              | DFFSR   | 0.478 | 0.000 |   1.246 |    2.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.177 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.142 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -1.089 | 
     | \burst_addr_d_reg[16]  | CLK ^        | DFFSR | 0.050 | 0.003 |   0.091 |   -1.086 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \burst_addr_d_reg[14] /CLK 
Endpoint:   \burst_addr_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.097
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.428
- Arrival Time                  1.248
= Slack Time                    1.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.813 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.858 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.912 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.999 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.145 | 
     | U636                  | C ^ -> Y v       | OAI21X1 | 0.108 | 0.200 |   1.166 |    2.346 | 
     | U343                  | B v -> Y v       | OR2X2   | 0.028 | 0.073 |   1.239 |    2.418 | 
     | U342                  | A v -> Y ^       | INVX1   | 0.478 | 0.009 |   1.248 |    2.428 | 
     | \burst_addr_d_reg[14] | D ^              | DFFSR   | 0.478 | 0.000 |   1.248 |    2.428 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.180 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.144 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -1.086 | 
     | \burst_addr_d_reg[14]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.097 |   -1.083 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \burst_addr_d_reg[12] /CLK 
Endpoint:   \burst_addr_d_reg[12] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.093
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.425
- Arrival Time                  1.245
= Slack Time                    1.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.813 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.859 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.912 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.999 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.146 | 
     | U634                  | C ^ -> Y v       | OAI21X1 | 0.107 | 0.200 |   1.166 |    2.346 | 
     | U339                  | B v -> Y v       | OR2X2   | 0.023 | 0.068 |   1.233 |    2.414 | 
     | U338                  | A v -> Y ^       | INVX1   | 0.478 | 0.011 |   1.245 |    2.425 | 
     | \burst_addr_d_reg[12] | D ^              | DFFSR   | 0.478 | 0.000 |   1.245 |    2.425 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.180 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.145 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -1.090 | 
     | \burst_addr_d_reg[12]  | CLK ^        | DFFSR | 0.053 | 0.003 |   0.093 |   -1.087 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \burst_addr_d_reg[22] /CLK 
Endpoint:   \burst_addr_d_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.423
- Arrival Time                  1.243
= Slack Time                    1.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.813 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.859 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.912 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    1.999 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.146 | 
     | U644                  | C ^ -> Y v       | OAI21X1 | 0.106 | 0.203 |   1.169 |    2.349 | 
     | U359                  | B v -> Y v       | OR2X2   | 0.021 | 0.067 |   1.235 |    2.416 | 
     | U358                  | A v -> Y ^       | INVX1   | 0.478 | 0.007 |   1.243 |    2.423 | 
     | \burst_addr_d_reg[22] | D ^              | DFFSR   | 0.478 | 0.000 |   1.243 |    2.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.180 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.145 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -1.093 | 
     | \burst_addr_d_reg[22]  | CLK ^        | DFFSR | 0.050 | 0.004 |   0.091 |   -1.089 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.096
- Setup                         0.082
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.283
= Slack Time                    1.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                  |         |       |       |  Time   |   Time   | 
     |------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                              | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.814 | 
     | U518                         | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.859 | 
     | U304                         | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.913 | 
     | U302                         | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.000 | 
     | U258                         | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.146 | 
     | U653                         | C ^ -> Y v       | OAI21X1 | 0.107 | 0.201 |   1.167 |    2.348 | 
     | U654                         | C v -> Y ^       | AOI21X1 | 0.035 | 0.049 |   1.216 |    2.397 | 
     | FE_OFCC71_burst_addr_nxt_31_ | A ^ -> Y ^       | BUFX2   | 0.008 | 0.034 |   1.250 |    2.431 | 
     | U323                         | A ^ -> Y ^       | BUFX2   | 0.007 | 0.033 |   1.283 |    2.464 | 
     | \burst_addr_d_reg[31]        | D ^              | DFFSR   | 0.007 | 0.000 |   1.283 |    2.464 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.181 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.145 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -1.087 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.096 |   -1.085 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \burst_addr_d_reg[21] /CLK 
Endpoint:   \burst_addr_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.425
- Arrival Time                  1.244
= Slack Time                    1.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.814 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.860 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.913 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.000 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.147 | 
     | U643                  | C ^ -> Y v       | OAI21X1 | 0.107 | 0.203 |   1.168 |    2.349 | 
     | U357                  | B v -> Y v       | OR2X2   | 0.022 | 0.067 |   1.236 |    2.417 | 
     | U356                  | A v -> Y ^       | INVX1   | 0.478 | 0.009 |   1.244 |    2.425 | 
     | \burst_addr_d_reg[21] | D ^              | DFFSR   | 0.478 | 0.000 |   1.244 |    2.425 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.181 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.146 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -1.091 | 
     | \burst_addr_d_reg[21]  | CLK ^        | DFFSR | 0.053 | 0.004 |   0.094 |   -1.087 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.093
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.425
- Arrival Time                  1.244
= Slack Time                    1.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.814 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.860 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.913 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.000 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.147 | 
     | U650                  | C ^ -> Y v       | OAI21X1 | 0.107 | 0.199 |   1.164 |    2.345 | 
     | U371                  | B v -> Y v       | OR2X2   | 0.026 | 0.071 |   1.235 |    2.416 | 
     | U370                  | A v -> Y ^       | INVX1   | 0.478 | 0.008 |   1.244 |    2.425 | 
     | \burst_addr_d_reg[28] | D ^              | DFFSR   | 0.478 | 0.000 |   1.244 |    2.425 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.181 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.146 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -1.091 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.053 | 0.003 |   0.093 |   -1.088 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \burst_addr_d_reg[13] /CLK 
Endpoint:   \burst_addr_d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.093
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.424
- Arrival Time                  1.243
= Slack Time                    1.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.814 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.860 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.913 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.000 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.147 | 
     | U635                  | C ^ -> Y v       | OAI21X1 | 0.106 | 0.199 |   1.165 |    2.346 | 
     | U341                  | B v -> Y v       | OR2X2   | 0.025 | 0.070 |   1.235 |    2.416 | 
     | U340                  | A v -> Y ^       | INVX1   | 0.478 | 0.009 |   1.243 |    2.424 | 
     | \burst_addr_d_reg[13] | D ^              | DFFSR   | 0.478 | 0.000 |   1.243 |    2.424 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.181 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.146 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -1.091 | 
     | \burst_addr_d_reg[13]  | CLK ^        | DFFSR | 0.053 | 0.003 |   0.093 |   -1.088 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \burst_addr_d_reg[11] /CLK 
Endpoint:   \burst_addr_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.093
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.425
- Arrival Time                  1.241
= Slack Time                    1.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.817 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.863 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.916 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.003 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.150 | 
     | U633                  | C ^ -> Y v       | OAI21X1 | 0.107 | 0.199 |   1.164 |    2.348 | 
     | U337                  | B v -> Y v       | OR2X2   | 0.024 | 0.069 |   1.233 |    2.417 | 
     | U336                  | A v -> Y ^       | INVX1   | 0.478 | 0.008 |   1.241 |    2.425 | 
     | \burst_addr_d_reg[11] | D ^              | DFFSR   | 0.478 | 0.000 |   1.241 |    2.425 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.184 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.149 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -1.094 | 
     | \burst_addr_d_reg[11]  | CLK ^        | DFFSR | 0.053 | 0.004 |   0.093 |   -1.091 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.096
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.428
- Arrival Time                  1.243
= Slack Time                    1.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.818 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.863 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.917 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.004 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.150 | 
     | U652                  | C ^ -> Y v       | OAI21X1 | 0.108 | 0.200 |   1.166 |    2.351 | 
     | U375                  | B v -> Y v       | OR2X2   | 0.019 | 0.065 |   1.231 |    2.415 | 
     | U374                  | A v -> Y ^       | INVX1   | 0.478 | 0.012 |   1.243 |    2.427 | 
     | \burst_addr_d_reg[30] | D ^              | DFFSR   | 0.478 | 0.000 |   1.243 |    2.428 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.185 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.149 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -1.091 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.096 |   -1.088 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \burst_addr_d_reg[10] /CLK 
Endpoint:   \burst_addr_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.097
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.428
- Arrival Time                  1.243
= Slack Time                    1.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.818 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.864 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.917 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.004 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.150 | 
     | U632                  | C ^ -> Y v       | OAI21X1 | 0.107 | 0.200 |   1.165 |    2.350 | 
     | U335                  | B v -> Y v       | OR2X2   | 0.020 | 0.066 |   1.231 |    2.416 | 
     | U334                  | A v -> Y ^       | INVX1   | 0.478 | 0.012 |   1.243 |    2.428 | 
     | \burst_addr_d_reg[10] | D ^              | DFFSR   | 0.478 | 0.000 |   1.243 |    2.428 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.185 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.150 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -1.092 | 
     | \burst_addr_d_reg[10]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.097 |   -1.088 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \burst_addr_d_reg[8] /CLK 
Endpoint:   \burst_addr_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.095
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.426
- Arrival Time                  1.238
= Slack Time                    1.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.821 | 
     | U518                 | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.866 | 
     | U304                 | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.920 | 
     | U302                 | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.007 | 
     | U258                 | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.153 | 
     | U630                 | C ^ -> Y v       | OAI21X1 | 0.107 | 0.204 |   1.169 |    2.357 | 
     | U331                 | B v -> Y v       | OR2X2   | 0.018 | 0.064 |   1.233 |    2.420 | 
     | U330                 | A v -> Y ^       | INVX1   | 0.478 | 0.005 |   1.238 |    2.426 | 
     | \burst_addr_d_reg[8] | D ^              | DFFSR   | 0.478 | 0.000 |   1.238 |    2.426 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.188 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.152 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -1.094 | 
     | \burst_addr_d_reg[8]   | CLK ^        | DFFSR | 0.057 | 0.001 |   0.095 |   -1.093 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.425
- Arrival Time                  1.237
= Slack Time                    1.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.821 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.867 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.921 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.007 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.154 | 
     | U649                  | C ^ -> Y v       | OAI21X1 | 0.108 | 0.199 |   1.164 |    2.353 | 
     | U369                  | B v -> Y v       | OR2X2   | 0.022 | 0.067 |   1.231 |    2.419 | 
     | U368                  | A v -> Y ^       | INVX1   | 0.478 | 0.006 |   1.237 |    2.425 | 
     | \burst_addr_d_reg[27] | D ^              | DFFSR   | 0.478 | 0.000 |   1.237 |    2.425 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.188 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.153 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.052 | 0.054 |   0.089 |   -1.099 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.052 | 0.005 |   0.094 |   -1.095 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.096
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.427
- Arrival Time                  1.239
= Slack Time                    1.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.821 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.867 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.921 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.007 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.154 | 
     | U648                  | C ^ -> Y v       | OAI21X1 | 0.108 | 0.203 |   1.168 |    2.357 | 
     | U367                  | B v -> Y v       | OR2X2   | 0.018 | 0.064 |   1.232 |    2.421 | 
     | U366                  | A v -> Y ^       | INVX1   | 0.478 | 0.007 |   1.239 |    2.427 | 
     | \burst_addr_d_reg[26] | D ^              | DFFSR   | 0.478 | 0.000 |   1.239 |    2.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.188 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.153 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -1.095 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.096 |   -1.092 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \burst_addr_d_reg[9] /CLK 
Endpoint:   \burst_addr_d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.097
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.428
- Arrival Time                  1.238
= Slack Time                    1.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.822 | 
     | U518                 | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.868 | 
     | U304                 | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.922 | 
     | U302                 | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.009 | 
     | U258                 | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.155 | 
     | U631                 | C ^ -> Y v       | OAI21X1 | 0.108 | 0.203 |   1.169 |    2.359 | 
     | U333                 | B v -> Y v       | OR2X2   | 0.018 | 0.063 |   1.232 |    2.422 | 
     | U332                 | A v -> Y ^       | INVX1   | 0.478 | 0.006 |   1.238 |    2.428 | 
     | \burst_addr_d_reg[9] | D ^              | DFFSR   | 0.478 | 0.000 |   1.238 |    2.428 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.190 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.154 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -1.096 | 
     | \burst_addr_d_reg[9]   | CLK ^        | DFFSR | 0.057 | 0.003 |   0.097 |   -1.093 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.096
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.428
- Arrival Time                  1.236
= Slack Time                    1.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.824 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.870 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.924 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.011 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.157 | 
     | U647                  | C ^ -> Y v       | OAI21X1 | 0.106 | 0.202 |   1.167 |    2.359 | 
     | U365                  | B v -> Y v       | OR2X2   | 0.018 | 0.063 |   1.230 |    2.422 | 
     | U364                  | A v -> Y ^       | INVX1   | 0.478 | 0.006 |   1.236 |    2.427 | 
     | \burst_addr_d_reg[25] | D ^              | DFFSR   | 0.478 | 0.000 |   1.236 |    2.428 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.191 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.156 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -1.098 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.057 | 0.003 |   0.096 |   -1.095 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.093
- Setup                         0.084
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.265
= Slack Time                    1.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.826 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.872 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.926 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.013 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.159 | 
     | U651                  | C ^ -> Y v       | OAI21X1 | 0.108 | 0.198 |   1.164 |    2.357 | 
     | U373                  | B v -> Y v       | OR2X2   | 0.024 | 0.069 |   1.233 |    2.426 | 
     | U372                  | A v -> Y ^       | INVX1   | 0.020 | 0.032 |   1.265 |    2.458 | 
     | \burst_addr_d_reg[29] | D ^              | DFFSR   | 0.020 | 0.001 |   1.265 |    2.459 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.194 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.158 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -1.104 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.053 | 0.004 |   0.093 |   -1.100 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \burst_addr_d_reg[5] /CLK 
Endpoint:   \burst_addr_d_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.078
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.466
- Arrival Time                  1.256
= Slack Time                    1.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                  |         |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                             | \w_dch.WVALID  v |         | 0.028 |       |   0.621 |    1.830 | 
     | U518                        | A v -> Y ^       | INVX1   | 0.036 | 0.044 |   0.665 |    1.875 | 
     | U304                        | B ^ -> Y ^       | OR2X2   | 0.014 | 0.048 |   0.713 |    1.923 | 
     | U302                        | B ^ -> Y ^       | OR2X2   | 0.094 | 0.100 |   0.813 |    2.022 | 
     | U258                        | A ^ -> Y v       | INVX4   | 0.294 | 0.095 |   0.908 |    2.117 | 
     | U416                        | A v -> Y v       | AND2X2  | 0.129 | 0.104 |   1.012 |    2.221 | 
     | U415                        | A v -> Y ^       | INVX1   | 0.077 | 0.096 |   1.108 |    2.318 | 
     | U625                        | C ^ -> Y v       | AOI22X1 | 0.159 | 0.042 |   1.150 |    2.360 | 
     | FE_OFCC73_burst_addr_nxt_5_ | A v -> Y v       | BUFX2   | 0.034 | 0.065 |   1.215 |    2.425 | 
     | U319                        | A v -> Y v       | BUFX2   | 0.010 | 0.041 |   1.256 |    2.466 | 
     | \burst_addr_d_reg[5]        | D v              | DFFSR   | 0.010 | 0.000 |   1.256 |    2.466 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.210 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.174 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4 | 0.055 | 0.057 |   0.092 |   -1.117 | 
     | \burst_addr_d_reg[5]   | CLK ^        | DFFSR | 0.055 | 0.002 |   0.094 |   -1.116 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[3] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.091
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.422
- Arrival Time                  1.212
= Slack Time                    1.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                  |        |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |        | 0.033 |       |   0.633 |    1.843 | 
     | U511                            | A ^ -> Y ^       | AND2X2 | 0.074 | 0.078 |   0.711 |    1.921 | 
     | U266                            | B ^ -> Y ^       | AND2X2 | 0.019 | 0.041 |   0.752 |    1.962 | 
     | U430                            | A ^ -> Y v       | INVX1  | 0.031 | 0.032 |   0.784 |    1.994 | 
     | U513                            | A v -> Y v       | AND2X2 | 0.142 | 0.092 |   0.876 |    2.086 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1   | 0.035 | 0.125 |   1.000 |    2.210 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1   | 0.041 | 0.092 |   1.092 |    2.302 | 
     | \intadd_1/U3                    | C v -> YS ^      | FAX1   | 0.027 | 0.077 |   1.169 |    2.379 | 
     | U523                            | A ^ -> Y v       | MUX2X1 | 0.029 | 0.030 |   1.199 |    2.409 | 
     | U524                            | A v -> Y ^       | INVX1  | 0.478 | 0.013 |   1.212 |    2.422 | 
     | \wchaddr_fifo/depth_left_reg[3] | D ^              | DFFSR  | 0.478 | 0.000 |   1.212 |    2.422 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.210 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.175 | 
     | FECTS_clks_clk___L2_I7          | A v -> Y ^   | INVX4 | 0.050 | 0.052 |   0.088 |   -1.122 | 
     | \wchaddr_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.050 | 0.003 |   0.091 |   -1.119 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \burst_addr_d_reg[15] /CLK 
Endpoint:   \burst_addr_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.080
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.249
= Slack Time                    1.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.848 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.894 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.947 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.034 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.181 | 
     | U637                  | C ^ -> Y v       | OAI21X1 | 0.107 | 0.200 |   1.166 |    2.381 | 
     | U345                  | B v -> Y v       | OR2X2   | 0.021 | 0.067 |   1.232 |    2.447 | 
     | U344                  | A v -> Y ^       | INVX1   | 0.001 | 0.016 |   1.248 |    2.463 | 
     | \burst_addr_d_reg[15] | D ^              | DFFSR   | 0.001 | 0.000 |   1.249 |    2.464 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.215 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.180 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.053 | 0.054 |   0.090 |   -1.125 | 
     | \burst_addr_d_reg[15]  | CLK ^        | DFFSR | 0.053 | 0.004 |   0.094 |   -1.121 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \burst_addr_d_reg[6] /CLK 
Endpoint:   \burst_addr_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.095
- Setup                         0.084
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.232
= Slack Time                    1.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                  |         |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                             | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.861 | 
     | U518                        | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    1.907 | 
     | U304                        | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    1.961 | 
     | U302                        | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.047 | 
     | U258                        | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.194 | 
     | U626                        | C ^ -> Y v       | OAI21X1 | 0.097 | 0.127 |   1.093 |    2.321 | 
     | U627                        | C v -> Y ^       | AOI21X1 | 0.084 | 0.076 |   1.168 |    2.397 | 
     | FE_OFCC72_burst_addr_nxt_6_ | A ^ -> Y ^       | BUFX4   | 0.017 | 0.023 |   1.191 |    2.420 | 
     | U321                        | A ^ -> Y ^       | BUFX2   | 0.018 | 0.041 |   1.232 |    2.461 | 
     | \burst_addr_d_reg[6]        | D ^              | DFFSR   | 0.018 | 0.000 |   1.232 |    2.461 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.228 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.193 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -1.137 | 
     | \burst_addr_d_reg[6]   | CLK ^        | DFFSR | 0.054 | 0.003 |   0.095 |   -1.133 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_rspch.BREADY              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.090
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.453
- Arrival Time                  1.222
= Slack Time                    1.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.612
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                    |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                           | \w_rspch.BREADY  v |         | 0.015 |       |   0.612 |    1.843 | 
     | U536                      | A v -> Y v         | AND2X2  | 0.024 | 0.051 |   0.663 |    1.894 | 
     | U557                      | A v -> Y ^         | INVX1   | 0.478 | 0.009 |   0.672 |    1.903 | 
     | U558                      | C ^ -> Y v         | AOI21X1 | 0.122 | 0.141 |   0.813 |    2.044 | 
     | FE_OFCC76_n516            | A v -> Y v         | BUFX2   | 0.025 | 0.056 |   0.868 |    2.100 | 
     | U426                      | A v -> Y v         | BUFX2   | 0.015 | 0.044 |   0.912 |    2.143 | 
     | U419                      | B v -> Y v         | AND2X2  | 0.011 | 0.038 |   0.950 |    2.181 | 
     | U418                      | A v -> Y ^         | INVX1   | 0.003 | 0.014 |   0.964 |    2.195 | 
     | U261                      | B ^ -> Y ^         | OR2X2   | 0.010 | 0.044 |   1.008 |    2.239 | 
     | U432                      | A ^ -> Y v         | INVX1   | 0.067 | 0.054 |   1.062 |    2.293 | 
     | U262                      | B v -> Y v         | AND2X2  | 0.025 | 0.064 |   1.126 |    2.357 | 
     | U398                      | A v -> Y v         | AND2X2  | 0.012 | 0.037 |   1.163 |    2.394 | 
     | U397                      | A v -> Y ^         | INVX1   | 0.006 | 0.015 |   1.178 |    2.409 | 
     | U676                      | S ^ -> Y ^         | MUX2X1  | 0.046 | 0.044 |   1.222 |    2.453 | 
     | \wchrsp_fifo/r_ptr_reg[4] | D ^                | DFFSR   | 0.046 | 0.000 |   1.222 |    2.453 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.231 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.196 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.052 | 0.054 |   0.089 |   -1.142 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.052 | 0.004 |   0.094 |   -1.137 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[2] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.422
- Arrival Time                  1.186
= Slack Time                    1.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.028 |       |   0.621 |    1.856 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.043 | 0.069 |   0.689 |    1.925 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.011 | 0.051 |   0.740 |    1.975 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.010 | 0.022 |   0.763 |    1.998 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.162 | 0.122 |   0.885 |    2.120 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.002 | 0.058 |   0.943 |    2.178 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.241 | 0.143 |   1.086 |    2.321 | 
     | U525                            | S ^ -> Y v       | MUX2X1  | 0.031 | 0.086 |   1.172 |    2.407 | 
     | U526                            | A v -> Y ^       | INVX1   | 0.478 | 0.014 |   1.186 |    2.421 | 
     | \wchaddr_fifo/depth_left_reg[2] | D ^              | DFFSR   | 0.478 | 0.000 |   1.186 |    2.422 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.235 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.200 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -1.149 | 
     | \wchaddr_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.048 | 0.004 |   0.090 |   -1.145 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[1] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.089
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.421
- Arrival Time                  1.175
= Slack Time                    1.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.028 |       |   0.621 |    1.867 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.043 | 0.069 |   0.689 |    1.936 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.011 | 0.051 |   0.740 |    1.986 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.010 | 0.022 |   0.763 |    2.009 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.162 | 0.122 |   0.885 |    2.131 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.002 | 0.058 |   0.943 |    2.189 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.241 | 0.143 |   1.086 |    2.332 | 
     | U528                            | S ^ -> Y v       | MUX2X1  | 0.025 | 0.082 |   1.168 |    2.414 | 
     | U529                            | A v -> Y ^       | INVX1   | 0.478 | 0.007 |   1.175 |    2.421 | 
     | \wchaddr_fifo/depth_left_reg[1] | D ^              | DFFSR   | 0.478 | 0.000 |   1.175 |    2.421 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.246 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.211 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -1.160 | 
     | \wchaddr_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.048 | 0.003 |   0.089 |   -1.157 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_rspch.BREADY              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.425
- Arrival Time                  1.162
= Slack Time                    1.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.612
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                    |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                           | \w_rspch.BREADY  v |         | 0.015 |       |   0.612 |    1.876 | 
     | U536                      | A v -> Y v         | AND2X2  | 0.024 | 0.051 |   0.663 |    1.926 | 
     | U557                      | A v -> Y ^         | INVX1   | 0.478 | 0.009 |   0.672 |    1.936 | 
     | U558                      | C ^ -> Y v         | AOI21X1 | 0.122 | 0.141 |   0.813 |    2.076 | 
     | FE_OFCC76_n516            | A v -> Y v         | BUFX2   | 0.025 | 0.056 |   0.869 |    2.132 | 
     | U426                      | A v -> Y v         | BUFX2   | 0.015 | 0.044 |   0.912 |    2.176 | 
     | U419                      | B v -> Y v         | AND2X2  | 0.011 | 0.038 |   0.950 |    2.214 | 
     | U418                      | A v -> Y ^         | INVX1   | 0.003 | 0.014 |   0.964 |    2.228 | 
     | U261                      | B ^ -> Y ^         | OR2X2   | 0.010 | 0.044 |   1.008 |    2.272 | 
     | U432                      | A ^ -> Y v         | INVX1   | 0.067 | 0.054 |   1.062 |    2.326 | 
     | U262                      | B v -> Y v         | AND2X2  | 0.025 | 0.064 |   1.126 |    2.390 | 
     | U474                      | A v -> Y ^         | INVX1   | 0.004 | 0.019 |   1.145 |    2.408 | 
     | U672                      | C ^ -> Y v         | OAI21X1 | 0.007 | 0.012 |   1.157 |    2.421 | 
     | U673                      | A v -> Y ^         | INVX1   | 0.478 | 0.005 |   1.162 |    2.425 | 
     | \wchrsp_fifo/r_ptr_reg[2] | D ^                | DFFSR   | 0.478 | 0.000 |   1.162 |    2.425 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.264 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.228 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.052 | 0.054 |   0.089 |   -1.174 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.052 | 0.005 |   0.094 |   -1.170 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_rspch.BREADY              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.453
- Arrival Time                  1.173
= Slack Time                    1.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.612
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                    |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                           | \w_rspch.BREADY  v |         | 0.015 |       |   0.612 |    1.892 | 
     | U536                      | A v -> Y v         | AND2X2  | 0.024 | 0.051 |   0.663 |    1.943 | 
     | U557                      | A v -> Y ^         | INVX1   | 0.478 | 0.009 |   0.672 |    1.952 | 
     | U558                      | C ^ -> Y v         | AOI21X1 | 0.122 | 0.141 |   0.813 |    2.093 | 
     | FE_OFCC76_n516            | A v -> Y v         | BUFX2   | 0.025 | 0.056 |   0.868 |    2.148 | 
     | U426                      | A v -> Y v         | BUFX2   | 0.015 | 0.044 |   0.912 |    2.192 | 
     | U419                      | B v -> Y v         | AND2X2  | 0.011 | 0.038 |   0.950 |    2.230 | 
     | U418                      | A v -> Y ^         | INVX1   | 0.003 | 0.014 |   0.964 |    2.244 | 
     | U261                      | B ^ -> Y ^         | OR2X2   | 0.010 | 0.044 |   1.008 |    2.288 | 
     | U432                      | A ^ -> Y v         | INVX1   | 0.067 | 0.054 |   1.062 |    2.342 | 
     | U262                      | B v -> Y v         | AND2X2  | 0.025 | 0.064 |   1.126 |    2.406 | 
     | U674                      | A v -> Y ^         | MUX2X1  | 0.049 | 0.047 |   1.173 |    2.453 | 
     | \wchrsp_fifo/r_ptr_reg[3] | D ^                | DFFSR   | 0.049 | 0.000 |   1.173 |    2.453 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.280 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.245 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.052 | 0.054 |   0.089 |   -1.191 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.052 | 0.005 |   0.094 |   -1.186 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[0] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.090
- Setup                         0.090
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.449
- Arrival Time                  1.165
= Slack Time                    1.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.028 |       |   0.621 |    1.905 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.043 | 0.069 |   0.689 |    1.974 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.011 | 0.051 |   0.740 |    2.025 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.010 | 0.022 |   0.763 |    2.047 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.162 | 0.122 |   0.885 |    2.169 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.002 | 0.058 |   0.943 |    2.227 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.241 | 0.143 |   1.086 |    2.370 | 
     | U527                            | A ^ -> Y ^       | XOR2X1  | 0.048 | 0.079 |   1.164 |    2.449 | 
     | \wchaddr_fifo/depth_left_reg[0] | D ^              | DFFSR   | 0.048 | 0.000 |   1.165 |    2.449 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.285 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.249 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.048 | 0.051 |   0.086 |   -1.198 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.048 | 0.003 |   0.090 |   -1.195 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_rspch.BREADY              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.093
- Setup                         0.082
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.176
= Slack Time                    1.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.612
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                    |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                           | \w_rspch.BREADY  v |         | 0.015 |       |   0.612 |    1.897 | 
     | U536                      | A v -> Y v         | AND2X2  | 0.024 | 0.051 |   0.663 |    1.948 | 
     | U557                      | A v -> Y ^         | INVX1   | 0.478 | 0.009 |   0.672 |    1.957 | 
     | U558                      | C ^ -> Y v         | AOI21X1 | 0.122 | 0.141 |   0.813 |    2.098 | 
     | FE_OFCC76_n516            | A v -> Y v         | BUFX2   | 0.025 | 0.056 |   0.868 |    2.153 | 
     | U426                      | A v -> Y v         | BUFX2   | 0.015 | 0.044 |   0.912 |    2.197 | 
     | U419                      | B v -> Y v         | AND2X2  | 0.011 | 0.038 |   0.950 |    2.235 | 
     | U418                      | A v -> Y ^         | INVX1   | 0.003 | 0.014 |   0.964 |    2.249 | 
     | U261                      | B ^ -> Y ^         | OR2X2   | 0.010 | 0.044 |   1.008 |    2.293 | 
     | U432                      | A ^ -> Y v         | INVX1   | 0.067 | 0.054 |   1.062 |    2.347 | 
     | U671                      | C v -> Y ^         | AOI21X1 | 0.045 | 0.044 |   1.106 |    2.391 | 
     | FE_OFCC77_n165            | A ^ -> Y ^         | BUFX2   | 0.011 | 0.036 |   1.142 |    2.427 | 
     | U324                      | A ^ -> Y ^         | BUFX2   | 0.008 | 0.034 |   1.176 |    2.461 | 
     | \wchrsp_fifo/r_ptr_reg[1] | D ^                | DFFSR   | 0.008 | 0.000 |   1.176 |    2.461 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.285 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.250 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -1.193 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.054 | 0.001 |   0.093 |   -1.192 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.448
- Arrival Time                  1.120
= Slack Time                    1.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                  |        |       |       |  Time   |   Time   | 
     |---------------------------+------------------+--------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  v |        | 0.028 |       |   0.621 |    1.948 | 
     | U511                      | A v -> Y v       | AND2X2 | 0.043 | 0.069 |   0.689 |    2.017 | 
     | U267                      | B v -> Y v       | AND2X2 | 0.011 | 0.054 |   0.743 |    2.071 | 
     | U448                      | A v -> Y ^       | INVX1  | 0.049 | 0.047 |   0.790 |    2.118 | 
     | U554                      | C ^ -> Y v       | NOR3X1 | 0.170 | 0.065 |   0.855 |    2.183 | 
     | U410                      | B v -> Y v       | AND2X2 | 0.050 | 0.090 |   0.945 |    2.273 | 
     | U395                      | A v -> Y v       | AND2X2 | 0.012 | 0.044 |   0.989 |    2.317 | 
     | U396                      | A v -> Y ^       | INVX1  | 0.478 | 0.011 |   1.000 |    2.327 | 
     | U669                      | S ^ -> Y v       | MUX2X1 | 0.091 | 0.120 |   1.120 |    2.447 | 
     | \wchrsp_fifo/w_ptr_reg[4] | D v              | DFFSR  | 0.091 | 0.000 |   1.120 |    2.448 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.328 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.292 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -1.236 | 
     | \wchrsp_fifo/w_ptr_reg[4] | CLK ^        | DFFSR | 0.054 | 0.002 |   0.094 |   -1.234 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \w_dch_cur_state_reg[0] /CLK 
Endpoint:   \w_dch_cur_state_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.095
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.452
- Arrival Time                  1.119
= Slack Time                    1.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                  |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------+---------+-------+-------+---------+----------| 
     |                         | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.966 | 
     | U518                    | A ^ -> Y v       | INVX1   | 0.044 | 0.046 |   0.679 |    2.012 | 
     | U304                    | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   0.732 |    2.065 | 
     | U302                    | B v -> Y v       | OR2X2   | 0.059 | 0.087 |   0.819 |    2.152 | 
     | U258                    | A v -> Y ^       | INVX4   | 0.373 | 0.147 |   0.966 |    2.299 | 
     | U665                    | A ^ -> Y v       | OAI21X1 | 0.058 | 0.106 |   1.072 |    2.405 | 
     | U666                    | C v -> Y ^       | OAI21X1 | 0.058 | 0.047 |   1.119 |    2.452 | 
     | \w_dch_cur_state_reg[0] | D ^              | DFFSR   | 0.058 | 0.000 |   1.119 |    2.452 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |              |       |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.333 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.298 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4 | 0.055 | 0.057 |   0.092 |   -1.241 | 
     | \w_dch_cur_state_reg[0] | CLK ^        | DFFSR | 0.055 | 0.003 |   0.095 |   -1.238 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.452
- Arrival Time                  1.117
= Slack Time                    1.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                  |        |       |       |  Time   |   Time   | 
     |----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |        | 0.033 |       |   0.633 |    1.967 | 
     | U511                       | A ^ -> Y ^       | AND2X2 | 0.074 | 0.078 |   0.711 |    2.045 | 
     | U266                       | B ^ -> Y ^       | AND2X2 | 0.019 | 0.041 |   0.752 |    2.087 | 
     | U430                       | A ^ -> Y v       | INVX1  | 0.031 | 0.032 |   0.784 |    2.118 | 
     | U301                       | A v -> Y v       | OR2X2  | 0.014 | 0.045 |   0.829 |    2.164 | 
     | U300                       | B v -> Y v       | OR2X2  | 0.019 | 0.056 |   0.886 |    2.220 | 
     | U433                       | B v -> Y v       | OR2X2  | 0.009 | 0.050 |   0.935 |    2.270 | 
     | U434                       | A v -> Y ^       | INVX1  | 0.019 | 0.028 |   0.963 |    2.298 | 
     | U429                       | B ^ -> Y ^       | AND2X2 | 0.027 | 0.045 |   1.008 |    2.342 | 
     | U402                       | A ^ -> Y ^       | AND2X2 | 0.010 | 0.034 |   1.042 |    2.376 | 
     | U401                       | A ^ -> Y v       | INVX1  | 0.023 | 0.023 |   1.065 |    2.399 | 
     | U686                       | S v -> Y ^       | MUX2X1 | 0.055 | 0.052 |   1.117 |    2.451 | 
     | \wchaddr_fifo/r_ptr_reg[4] | D ^              | DFFSR  | 0.055 | 0.000 |   1.117 |    2.452 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.334 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.299 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^   | INVX4 | 0.052 | 0.054 |   0.089 |   -1.245 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.052 | 0.005 |   0.094 |   -1.241 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.096
- Setup                         0.098
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.449
- Arrival Time                  1.114
= Slack Time                    1.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                  |        |       |       |  Time   |   Time   | 
     |----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |        | 0.033 |       |   0.633 |    1.968 | 
     | U511                       | A ^ -> Y ^       | AND2X2 | 0.074 | 0.078 |   0.711 |    2.046 | 
     | U266                       | B ^ -> Y ^       | AND2X2 | 0.019 | 0.041 |   0.752 |    2.087 | 
     | U430                       | A ^ -> Y v       | INVX1  | 0.031 | 0.032 |   0.784 |    2.119 | 
     | U301                       | A v -> Y v       | OR2X2  | 0.014 | 0.045 |   0.829 |    2.165 | 
     | U300                       | B v -> Y v       | OR2X2  | 0.019 | 0.056 |   0.886 |    2.221 | 
     | U433                       | B v -> Y v       | OR2X2  | 0.009 | 0.050 |   0.935 |    2.271 | 
     | U434                       | A v -> Y ^       | INVX1  | 0.019 | 0.028 |   0.963 |    2.299 | 
     | U429                       | B ^ -> Y ^       | AND2X2 | 0.027 | 0.045 |   1.008 |    2.343 | 
     | U428                       | A ^ -> Y v       | INVX1  | 0.024 | 0.030 |   1.038 |    2.373 | 
     | U684                       | B v -> Y ^       | MUX2X1 | 0.079 | 0.075 |   1.113 |    2.448 | 
     | \wchaddr_fifo/r_ptr_reg[3] | D ^              | DFFSR  | 0.079 | 0.001 |   1.114 |    2.449 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.335 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.300 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^   | INVX4 | 0.057 | 0.058 |   0.093 |   -1.242 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.057 | 0.003 |   0.096 |   -1.239 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.448
- Arrival Time                  1.100
= Slack Time                    1.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.621
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                  |        |       |       |  Time   |   Time   | 
     |---------------------------+------------------+--------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  v |        | 0.028 |       |   0.621 |    1.969 | 
     | U511                      | A v -> Y v       | AND2X2 | 0.043 | 0.069 |   0.689 |    2.037 | 
     | U267                      | B v -> Y v       | AND2X2 | 0.011 | 0.054 |   0.743 |    2.091 | 
     | U448                      | A v -> Y ^       | INVX1  | 0.049 | 0.047 |   0.790 |    2.138 | 
     | U554                      | C ^ -> Y v       | NOR3X1 | 0.170 | 0.065 |   0.855 |    2.203 | 
     | U410                      | B v -> Y v       | AND2X2 | 0.050 | 0.090 |   0.945 |    2.293 | 
     | U409                      | A v -> Y ^       | INVX1  | 0.478 | 0.019 |   0.964 |    2.312 | 
     | U667                      | B ^ -> Y v       | MUX2X1 | 0.091 | 0.135 |   1.099 |    2.448 | 
     | \wchrsp_fifo/w_ptr_reg[3] | D v              | DFFSR  | 0.091 | 0.000 |   1.100 |    2.448 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.348 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.313 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -1.256 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^        | DFFSR | 0.054 | 0.002 |   0.094 |   -1.254 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.094
- Setup                         0.081
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.114
= Slack Time                    1.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                  |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.982 | 
     | U511                       | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    2.060 | 
     | U266                       | B ^ -> Y ^       | AND2X2  | 0.019 | 0.041 |   0.752 |    2.101 | 
     | U430                       | A ^ -> Y v       | INVX1   | 0.031 | 0.032 |   0.784 |    2.133 | 
     | U301                       | A v -> Y v       | OR2X2   | 0.014 | 0.045 |   0.829 |    2.178 | 
     | U300                       | B v -> Y v       | OR2X2   | 0.019 | 0.056 |   0.886 |    2.235 | 
     | U433                       | B v -> Y v       | OR2X2   | 0.009 | 0.050 |   0.935 |    2.284 | 
     | U434                       | A v -> Y ^       | INVX1   | 0.019 | 0.028 |   0.963 |    2.312 | 
     | U681                       | C ^ -> Y v       | AOI21X1 | 0.252 | 0.014 |   0.978 |    2.326 | 
     | FE_OFCC75_n150             | A v -> Y v       | BUFX2   | 0.087 | 0.081 |   1.059 |    2.407 | 
     | U325                       | A v -> Y v       | BUFX2   | 0.025 | 0.055 |   1.113 |    2.462 | 
     | \wchaddr_fifo/r_ptr_reg[1] | D v              | DFFSR   | 0.025 | 0.000 |   1.114 |    2.463 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.349 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.313 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -1.257 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.054 | 0.002 |   0.094 |   -1.255 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.093
- Setup                         0.079
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.109
= Slack Time                    1.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.987 | 
     | U511                      | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    2.065 | 
     | U267                      | B ^ -> Y ^       | AND2X2  | 0.157 | 0.044 |   0.755 |    2.110 | 
     | U448                      | A ^ -> Y v       | INVX1   | 0.044 | 0.084 |   0.840 |    2.194 | 
     | U554                      | C v -> Y ^       | NOR3X1  | 0.132 | 0.087 |   0.927 |    2.281 | 
     | U555                      | C ^ -> Y v       | AOI21X1 | 0.252 | 0.050 |   0.977 |    2.331 | 
     | FE_OFCC74_n170            | A v -> Y v       | BUFX2   | 0.088 | 0.083 |   1.060 |    2.414 | 
     | U320                      | A v -> Y v       | BUFX2   | 0.018 | 0.049 |   1.109 |    2.463 | 
     | \wchrsp_fifo/w_ptr_reg[1] | D v              | DFFSR   | 0.018 | 0.000 |   1.109 |    2.463 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.355 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.319 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -1.263 | 
     | \wchrsp_fifo/w_ptr_reg[1] | CLK ^        | DFFSR | 0.054 | 0.001 |   0.093 |   -1.262 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.093
- Setup                         0.079
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.109
= Slack Time                    1.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                  |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |         | 0.033 |       |   0.633 |    1.988 | 
     | U511                       | A ^ -> Y ^       | AND2X2  | 0.074 | 0.078 |   0.711 |    2.066 | 
     | U266                       | B ^ -> Y ^       | AND2X2  | 0.019 | 0.041 |   0.752 |    2.108 | 
     | U430                       | A ^ -> Y v       | INVX1   | 0.031 | 0.032 |   0.784 |    2.140 | 
     | U301                       | A v -> Y v       | OR2X2   | 0.014 | 0.045 |   0.829 |    2.185 | 
     | U300                       | B v -> Y v       | OR2X2   | 0.019 | 0.056 |   0.886 |    2.241 | 
     | U433                       | B v -> Y v       | OR2X2   | 0.009 | 0.050 |   0.935 |    2.291 | 
     | U434                       | A v -> Y ^       | INVX1   | 0.019 | 0.028 |   0.963 |    2.319 | 
     | U429                       | B ^ -> Y ^       | AND2X2  | 0.027 | 0.045 |   1.008 |    2.364 | 
     | U428                       | A ^ -> Y v       | INVX1   | 0.024 | 0.030 |   1.038 |    2.393 | 
     | U682                       | C v -> Y ^       | OAI21X1 | 0.062 | 0.036 |   1.074 |    2.429 | 
     | U683                       | A ^ -> Y v       | INVX1   | 0.016 | 0.035 |   1.109 |    2.464 | 
     | \wchaddr_fifo/r_ptr_reg[2] | D v              | DFFSR   | 0.016 | 0.000 |   1.109 |    2.465 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.356 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.059 | 0.035 |   0.035 |   -1.320 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.054 | 0.056 |   0.092 |   -1.264 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.054 | 0.001 |   0.093 |   -1.262 | 
     +----------------------------------------------------------------------------------------+ 

