TOOL:	xrun	21.03-s009: Started on Oct 25, 2023 at 20:53:17 CEST
xrun
	-F ../tb/tb.f
		-F ../tb/../../common/vdic_dut_2023.f
			vdic_dut_2023.svp
		vdic_dut_2023_tb.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	+nowarnCOVUTA
	+nowarnBADPRF
	+nowarnXCLGNOPTM
	+nowarnRNDXCELON
	+nowarnSAWSTP
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
	-covtest lab02_example
	+UVM_TESTNAME=lab02_example
	-l xrun_test_lab02_example.log
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/methodology/UVM/CDNS-1.1d
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top

	Extracting FSMs for coverage:
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
xmelab: *W,COVNOEN: By default, toggle coverage is not supported for systemverilog enumerated nets and variables inside structures. To enable toggle coverage of these objects, specify the 'set_toggle_scoring -sv_enum -sv_struct_with_enum' command in the coverage configuration file.
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                Instances  Unique
		Modules:                2       2
		Registers:             58      58
		Scalar wires:          13       -
		Vectored wires:        10       -
		Always blocks:          3       3
		Initial blocks:         5       5
		Final blocks:           1       1
		Cont. assignments:      8      10
		Pseudo assignments:     4       4
		Assertions:             1       1
		Covergroup Instances:   0       2
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
xcelium> source /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/xcelium/files/xmsimrc
xcelium> source /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
19990 Clock cycles elapsed: 1000
39990 Clock cycles elapsed: 2000
[1;30m[102m-----------------------------------
----------- Test PASSED -----------
-----------------------------------[0m

Simulation complete via $finish(1) at time 56640 NS + 0
../tb/vdic_dut_2023_tb.sv:433     $finish;
xcelium> exit
See ./cov_work/scope/lab02_example/icc.com file for message(s) on coverage constant object marking

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  lab02_example

coverage files:
  model(design data) :  ./cov_work/scope/icc_4d9861dd_5ceb94be.ucm
  data               :  ./cov_work/scope/lab02_example/icc_4d9861dd_5ceb94be.ucd
TOOL:	xrun	21.03-s009: Exiting on Oct 25, 2023 at 20:53:18 CEST  (total: 00:00:01)
