// Seed: 1240581711
module module_0 (
    output tri0 id_0
);
  assign id_0 = id_2;
  wire id_3;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    output tri0  id_5,
    output wand  id_6,
    input  tri1  id_7
);
  always_ff assert (1);
  wire id_9;
  module_0 modCall_1 (id_5);
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output wor  id_0,
    input  wor  id_1,
    input  tri1 id_2
);
  supply1 id_4;
  module_0 modCall_1 (id_0);
  assign id_4 = 1;
endmodule
