---
title: "IITB-CPU V1.5 ‚Äî 16-bit RISC Processor"
description: "Designed a 16-bit reduced instruction set CPU as a Finite State Machine with 23 states in Verilog"
date: 2025-07-01
tags: [vlsi, cpu-design, verilog]
icon: "üñ•Ô∏è"
featured: true
guide: "Electronics and Robotics Club"
---

### Overview
- Designed a **16-bit** reduced instruction set CPU as a **Finite State Machine** model having 23 states using **Verilog**
- Developed **combinational logic** to execute 15 instructions including arithmetic, control flow, and memory R/W
- Created **Hardware Flowcharts** to achieve **minimal number of states** in the processor, enhancing efficiency

*Detailed write-up coming soon.*
