# ğŸ‘‹ Hi, I'm Anitha Takkellapati

### Embedded Performance & Power Optimization Engineer  

ğŸ“ USA  
ğŸ“ +1 (916) 857-4699  
ğŸ“§ [anitha@mywebemails.com](mailto:anitha@mywebemails.com)  
ğŸ”— [linkedin.com/in/anithatakkellapati](#) <!-- Replace # with your actual LinkedIn URL -->

---

## ğŸ§¾ Summary

Embedded Systems Engineer with around 3 years of experience in performance profiling, power optimization, and low-level firmware development across Qualcomm Snapdragon and automotive SoC platforms. Skilled in ARM Cortex-A/M architectures, Linux kernel/RTOS optimization, and power-aware design methodologies. Proven expertise in system performance tuning, thermal/power analysis, and embedded software debugging using industry tools. Adept at collaborating with cross-functional hardware, firmware, and validation teams to improve power efficiency by up to 30% and enhance real-time responsiveness for consumer and automotive devices.

---

## ğŸ’¼ Professional Experience

### Embedded Performance & Power Optimization Engineer  
**Qualcomm Technologies Inc. | USA**  
_Feb 2025 â€“ Present_

- Spearheaded SoC-level performance and power optimization across Snapdragon 8-series platforms, analyzing CPU/GPU/DDR workloads with Perf, LTTng, and OProfile to reduce total system power by **28%** while maintaining throughput benchmarks.
- Designed and implemented Dynamic Voltage and Frequency Scaling (DVFS) algorithms for multiple compute domains, achieving balanced power-performance tradeoffs and extending battery life by **up to 30 minutes per charge cycle** on reference devices.
- Developed and integrated thermal-aware scheduling and CPUfreq tuning policies within the Android kernel, improving user interface responsiveness by **20%** under sustained high-load conditions.
- Conducted real-time system tracing and bottleneck identification using Trace32 and LTTng, diagnosing ISR latencies, cache-miss hotspots, and contention in memory controllers; collaborated with firmware engineers to reduce interrupt delays by **18%**.
- Partnered with silicon design teams to perform power modeling correlation between RTL simulations and post-silicon measurements using RAPL/PTM traces, ensuring **<5% variance** between pre-silicon projections and measured data.
- Created Python-based automation scripts for profiling and regression testing, streamlining power/thermal validation cycles across **200+ builds** and cutting manual analysis time by **45%**.
- Contributed to bootloader (U-Boot) and PMIC driver optimization, refining boot-time power sequencing and initialization routines, resulting in **15% faster system startup** with lower transient current peaks.
- Collaborated with cross-functional groups (hardware, kernel, BSP, and QA teams) in Agile sprints, improving build stability and verification coverage of power features across multiple SoC generations.
- Authored detailed SoC performance analysis reports and power tuning guidelines, establishing best practices adopted globally by **5+ Qualcomm design teams** to enhance future chipset designs.
- Supported lab power measurement and validation, instrumenting boards with Power Analyzer and logic analyzers to capture transient loads, validate sleep states, and ensure compliance with mobile power KPIs.
- Mentored junior engineers on power/performance tradeoff analysis, driving continuous improvement in firmware efficiency and scalability across embedded product lines.

---

### Embedded Software Engineer â€“ Performance & Power Optimization  
**Tata Elxsi Ltd. | India**  
_Sept 2021 â€“ July 2023_

- Developed and optimized C/C++ firmware for automotive ECUs and infotainment systems built on NXP i.MX and TI Sitara SoCs, implementing task scheduling and memory access optimization that enhanced real-time determinism by **22%**.
- Executed system-level profiling using OProfile and Tracealyzer to identify high CPU utilization in CAN/Ethernet communication tasks, redesigning buffer management and interrupt handling to reduce latency by **19%**.
- Implemented customized FreeRTOS task priorities, dynamic heap allocation, and efficient ISR routines to improve throughput and reduce system jitter in time-critical ADAS applications.
- Collaborated with hardware engineers to validate PMIC low-power sequencing and sleep modes, ensuring seamless transitions between active/idle states, reducing standby power draw by **26%**.
- Created a Python-based test automation framework for performance validation across multiple ECUs, automating **70+ test scenarios** for power and timing benchmarks, reducing validation cycle time by **35%**.
- Designed and optimized bootloader initialization and peripheral clock trees, achieving **15% faster boot-up** and consistent wake-up from deep sleep across various hardware configurations.
- Enhanced SPI, UART, and I2C driver stack performance by rewriting DMA-based data transfer routines, reducing communication overhead and increasing reliability during concurrent sensor polling.
- Utilized Yocto and Buildroot to customize BSP builds, integrating drivers, kernel patches, and performance instrumentation tools, enabling smooth CI/CD-based regression validation with Jenkins.
- Collaborated with system architects and validation engineers to implement HIL (Hardware-in-the-Loop) performance testing, validating firmware under dynamic load and thermal conditions to ensure safety-critical compliance.
- Authored design documents, root-cause analyses, and optimization reports to support ISO 26262 audits, ensuring traceability and continuous improvement in automotive firmware quality.

---

## ğŸ§° Technical Skills

**Programming Languages**  
- C, C++, Python, Bash, Perl  

**Embedded Platforms**  
- ARM Cortex-A/M/R, Qualcomm Snapdragon, NXP i.MX, NVIDIA Jetson, TI Sitara  

**Operating Systems**  
- Embedded Linux, Android AOSP, FreeRTOS, QNX, ThreadX  

**Performance Profiling Tools**  
- Perf, OProfile, LTTng, VTune, Trace32, SystemTap  

**Power & Thermal Tools**  
- Trepn Profiler, PowerAnalyzer, RAPL, PTM Trace, EnergyTrace  

**Debugging Tools**  
- JTAG, GDB, Lauterbach, Segger Ozone, Valgrind, Tracealyzer  

**Firmware Development**  
- Bootloaders (U-Boot), BSP, HAL, PMIC Drivers, Device Tree Optimization  

**Hardware Interfaces**  
- SPI, I2C, UART, CAN, PCIe, GPIO, Ethernet  

**Build Systems**  
- Yocto, Buildroot, CMake, Make, BitBake  

**Testing & Validation**  
- Unit Testing, HIL (Hardware-in-the-Loop), Automated Power Regression  

**Power Management Expertise**  
- DVFS, Dynamic Clock Gating, Sleep States, Voltage Scaling  

**Project Tools & CI/CD**  
- MS Project, Jira, Confluence, Agile/Scrum, Git, Gerrit, Jenkins, GitLab CI  

---

## ğŸ“ Education

- **Masters** â€“ California State University, Sacramento, USA  
  _Aug 2023 â€“ May 2025_  

- **Bachelors** â€“ Vignans Nirula Institute of Technology and Science, India  
  _Aug 2019 â€“ May 2023_  

---
â­ï¸ _Thanks for visiting my profile! Feel free to connect or reach out about embedded performance, power optimization, or firmware engineering._
