HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:transceiver_integration
Implementation;Synthesis|| CL265 ||@W:Pruning bit 1 of enable_buffer[1:0] -- not in use ...||transceiver_integration.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/53||orbit_control.v(49);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v'/linenumber/49
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.||transceiver_integration.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/63||SPI_Master.v(97);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/97
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.||transceiver_integration.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/64||SPI_Master.v(97);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v'/linenumber/97
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cntr[13] to a constant 0||transceiver_integration.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/102||orbit_control.v(33);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v'/linenumber/33
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of cntr[13:0] ||transceiver_integration.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/103||orbit_control.v(33);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v'/linenumber/33
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/179||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 13 sequential elements including orbit_control_0.cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/180||orbit_control.v(33);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v'/linenumber/33
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 18 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/181||clock_div_1mhz_10hz.v(22);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v'/linenumber/22
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_master|busy_inferred_clock which controls 56 sequential elements including spi_mode_config_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/182||spi_mode_config2.v(104);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v'/linenumber/104
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 84 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/183||clock_div_26mhz_1mhz.v(23);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v'/linenumber/23
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_master|un1_ctr_d13_inferred_clock which controls 1 sequential elements including spi_master_0.chip_rdy. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/184||spi_master.v(97);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v'/linenumber/97
Implementation;Synthesis|| MT530 ||@W:Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 46 sequential elements including orbit_control_0.tx_enable_reg. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/185||orbit_control.v(49);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v'/linenumber/49
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[15] is always 0, optimizing ...||transceiver_integration.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/237||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[13] is always 0, optimizing ...||transceiver_integration.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/238||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[12] is always 0, optimizing ...||transceiver_integration.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/239||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[9] is always 0, optimizing ...||transceiver_integration.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/240||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[7] is always 0, optimizing ...||transceiver_integration.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/241||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[5] is always 0, optimizing ...||transceiver_integration.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/242||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[4] is always 0, optimizing ...||transceiver_integration.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/243||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[3] is always 0, optimizing ...||transceiver_integration.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/244||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_a[15] is always 0, optimizing ...||transceiver_integration.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/245||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_a[13] is always 0, optimizing ...||transceiver_integration.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/246||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_a[12] is always 0, optimizing ...||transceiver_integration.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/247||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_a[9] is always 0, optimizing ...||transceiver_integration.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/248||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_a[7] is always 0, optimizing ...||transceiver_integration.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/249||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_a[5] is always 0, optimizing ...||transceiver_integration.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/250||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_a[4] is always 0, optimizing ...||transceiver_integration.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/251||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_a[3] is always 0, optimizing ...||transceiver_integration.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/252||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit byte_out[7] is always 0, optimizing ...||transceiver_integration.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/253||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| MO160 ||@W:Register bit byte_out[5] is always 0, optimizing ...||transceiver_integration.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/254||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| MO160 ||@W:Register bit byte_out[4] is always 0, optimizing ...||transceiver_integration.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/255||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config_0.next_b"||transceiver_integration.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/402||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"||transceiver_integration.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/404||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_master|un1_ctr_d13_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.un1_ctr_d13"||transceiver_integration.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/406||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"||transceiver_integration.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/408||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"||transceiver_integration.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/410||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"||transceiver_integration.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/412||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"||transceiver_integration.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/414||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||transceiver_integration.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/431||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||transceiver_integration.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/433||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||transceiver_integration.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/454||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 38 Warning(s)||transceiver_integration.srr;liberoaction://open_report/file/transceiver_integration.srr||(null);(null)
Implementation;Compile;RootName:transceiver_integration
Implementation;Compile||(null)||Please refer to the log file for details about 6 Warning(s) , 2 Info(s)||transceiver_integration_compile_log.rpt;liberoaction://open_report/file/transceiver_integration_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:transceiver_integration
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||transceiver_integration_placeroute_log.rpt;liberoaction://open_report/file/transceiver_integration_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:transceiver_integration
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||transceiver_integration_prgdata_log.rpt;liberoaction://open_report/file/transceiver_integration_prgdata_log.rpt||(null);(null)
