
first_stage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e4c  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  0800511c  0800511c  0001511c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080051bc  080051bc  000151bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080051c0  080051c0  000151c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  24000000  080051c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00004134  24000078  0800523c  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  240041ac  0800523c  000241ac  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   00020572  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000039fc  00000000  00000000  00040618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001120  00000000  00000000  00044018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000fc8  00000000  00000000  00045138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00033927  00000000  00000000  00046100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00013e2a  00000000  00000000  00079a27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014bc67  00000000  00000000  0008d851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  001d94b8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000048bc  00000000  00000000  001d950c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000078 	.word	0x24000078
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08005104 	.word	0x08005104

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400007c 	.word	0x2400007c
 800030c:	08005104 	.word	0x08005104

08000310 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000310:	b480      	push	{r7}
 8000312:	b085      	sub	sp, #20
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	4a07      	ldr	r2, [pc, #28]	; (800033c <vApplicationGetIdleTaskMemory+0x2c>)
 8000320:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000322:	68bb      	ldr	r3, [r7, #8]
 8000324:	4a06      	ldr	r2, [pc, #24]	; (8000340 <vApplicationGetIdleTaskMemory+0x30>)
 8000326:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	2280      	movs	r2, #128	; 0x80
 800032c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800032e:	bf00      	nop
 8000330:	3714      	adds	r7, #20
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	24000094 	.word	0x24000094
 8000340:	24000148 	.word	0x24000148

08000344 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000344:	b5b0      	push	{r4, r5, r7, lr}
 8000346:	b088      	sub	sp, #32
 8000348:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800034a:	4b0a      	ldr	r3, [pc, #40]	; (8000374 <MX_FREERTOS_Init+0x30>)
 800034c:	1d3c      	adds	r4, r7, #4
 800034e:	461d      	mov	r5, r3
 8000350:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000352:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000354:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000358:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800035c:	1d3b      	adds	r3, r7, #4
 800035e:	2100      	movs	r1, #0
 8000360:	4618      	mov	r0, r3
 8000362:	f003 fb80 	bl	8003a66 <osThreadCreate>
 8000366:	4603      	mov	r3, r0
 8000368:	4a03      	ldr	r2, [pc, #12]	; (8000378 <MX_FREERTOS_Init+0x34>)
 800036a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800036c:	bf00      	nop
 800036e:	3720      	adds	r7, #32
 8000370:	46bd      	mov	sp, r7
 8000372:	bdb0      	pop	{r4, r5, r7, pc}
 8000374:	08005128 	.word	0x08005128
 8000378:	240040b4 	.word	0x240040b4

0800037c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000384:	2001      	movs	r0, #1
 8000386:	f003 fbba 	bl	8003afe <osDelay>
 800038a:	e7fb      	b.n	8000384 <StartDefaultTask+0x8>

0800038c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800038c:	b480      	push	{r7}
 800038e:	b083      	sub	sp, #12
 8000390:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000392:	4b12      	ldr	r3, [pc, #72]	; (80003dc <MX_GPIO_Init+0x50>)
 8000394:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000398:	4a10      	ldr	r2, [pc, #64]	; (80003dc <MX_GPIO_Init+0x50>)
 800039a:	f043 0301 	orr.w	r3, r3, #1
 800039e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003a2:	4b0e      	ldr	r3, [pc, #56]	; (80003dc <MX_GPIO_Init+0x50>)
 80003a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003a8:	f003 0301 	and.w	r3, r3, #1
 80003ac:	607b      	str	r3, [r7, #4]
 80003ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b0:	4b0a      	ldr	r3, [pc, #40]	; (80003dc <MX_GPIO_Init+0x50>)
 80003b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003b6:	4a09      	ldr	r2, [pc, #36]	; (80003dc <MX_GPIO_Init+0x50>)
 80003b8:	f043 0304 	orr.w	r3, r3, #4
 80003bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003c0:	4b06      	ldr	r3, [pc, #24]	; (80003dc <MX_GPIO_Init+0x50>)
 80003c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003c6:	f003 0304 	and.w	r3, r3, #4
 80003ca:	603b      	str	r3, [r7, #0]
 80003cc:	683b      	ldr	r3, [r7, #0]

}
 80003ce:	bf00      	nop
 80003d0:	370c      	adds	r7, #12
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	58024400 	.word	0x58024400

080003e0 <HAL_TIM_IC_CaptureCallback>:
uint32_t Difference = 0;
uint8_t Is_First_Captured = 0;  // is the first value captured ?
uint32_t Distance  = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	7f1b      	ldrb	r3, [r3, #28]
 80003ec:	2b01      	cmp	r3, #1
 80003ee:	d165      	bne.n	80004bc <HAL_TIM_IC_CaptureCallback+0xdc>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 80003f0:	4b34      	ldr	r3, [pc, #208]	; (80004c4 <HAL_TIM_IC_CaptureCallback+0xe4>)
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d11a      	bne.n	800042e <HAL_TIM_IC_CaptureCallback+0x4e>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80003f8:	2100      	movs	r1, #0
 80003fa:	6878      	ldr	r0, [r7, #4]
 80003fc:	f002 fd20 	bl	8002e40 <HAL_TIM_ReadCapturedValue>
 8000400:	4603      	mov	r3, r0
 8000402:	4a31      	ldr	r2, [pc, #196]	; (80004c8 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8000404:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8000406:	4b2f      	ldr	r3, [pc, #188]	; (80004c4 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8000408:	2201      	movs	r2, #1
 800040a:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	6a1a      	ldr	r2, [r3, #32]
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	f022 020a 	bic.w	r2, r2, #10
 800041a:	621a      	str	r2, [r3, #32]
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	6a1a      	ldr	r2, [r3, #32]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f042 0202 	orr.w	r2, r2, #2
 800042a:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			//__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 800042c:	e046      	b.n	80004bc <HAL_TIM_IC_CaptureCallback+0xdc>
		else if (Is_First_Captured==1)   // if the first is already captured
 800042e:	4b25      	ldr	r3, [pc, #148]	; (80004c4 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b01      	cmp	r3, #1
 8000434:	d142      	bne.n	80004bc <HAL_TIM_IC_CaptureCallback+0xdc>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000436:	2100      	movs	r1, #0
 8000438:	6878      	ldr	r0, [r7, #4]
 800043a:	f002 fd01 	bl	8002e40 <HAL_TIM_ReadCapturedValue>
 800043e:	4603      	mov	r3, r0
 8000440:	4a22      	ldr	r2, [pc, #136]	; (80004cc <HAL_TIM_IC_CaptureCallback+0xec>)
 8000442:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	2200      	movs	r2, #0
 800044a:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 800044c:	4b1f      	ldr	r3, [pc, #124]	; (80004cc <HAL_TIM_IC_CaptureCallback+0xec>)
 800044e:	681a      	ldr	r2, [r3, #0]
 8000450:	4b1d      	ldr	r3, [pc, #116]	; (80004c8 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	429a      	cmp	r2, r3
 8000456:	d907      	bls.n	8000468 <HAL_TIM_IC_CaptureCallback+0x88>
				Difference = IC_Val2-IC_Val1;
 8000458:	4b1c      	ldr	r3, [pc, #112]	; (80004cc <HAL_TIM_IC_CaptureCallback+0xec>)
 800045a:	681a      	ldr	r2, [r3, #0]
 800045c:	4b1a      	ldr	r3, [pc, #104]	; (80004c8 <HAL_TIM_IC_CaptureCallback+0xe8>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	1ad3      	subs	r3, r2, r3
 8000462:	4a1b      	ldr	r2, [pc, #108]	; (80004d0 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8000464:	6013      	str	r3, [r2, #0]
 8000466:	e00f      	b.n	8000488 <HAL_TIM_IC_CaptureCallback+0xa8>
			else if (IC_Val1 > IC_Val2)
 8000468:	4b17      	ldr	r3, [pc, #92]	; (80004c8 <HAL_TIM_IC_CaptureCallback+0xe8>)
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	4b17      	ldr	r3, [pc, #92]	; (80004cc <HAL_TIM_IC_CaptureCallback+0xec>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	429a      	cmp	r2, r3
 8000472:	d909      	bls.n	8000488 <HAL_TIM_IC_CaptureCallback+0xa8>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8000474:	4b15      	ldr	r3, [pc, #84]	; (80004cc <HAL_TIM_IC_CaptureCallback+0xec>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	4b13      	ldr	r3, [pc, #76]	; (80004c8 <HAL_TIM_IC_CaptureCallback+0xe8>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	1ad2      	subs	r2, r2, r3
 800047e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000482:	4413      	add	r3, r2
 8000484:	4a12      	ldr	r2, [pc, #72]	; (80004d0 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8000486:	6013      	str	r3, [r2, #0]
			Distance = Difference / 56;
 8000488:	4b11      	ldr	r3, [pc, #68]	; (80004d0 <HAL_TIM_IC_CaptureCallback+0xf0>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	08db      	lsrs	r3, r3, #3
 800048e:	4a11      	ldr	r2, [pc, #68]	; (80004d4 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8000490:	fba2 2303 	umull	r2, r3, r2, r3
 8000494:	461a      	mov	r2, r3
 8000496:	4b10      	ldr	r3, [pc, #64]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8000498:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 800049a:	4b0a      	ldr	r3, [pc, #40]	; (80004c4 <HAL_TIM_IC_CaptureCallback+0xe4>)
 800049c:	2200      	movs	r2, #0
 800049e:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	6a1a      	ldr	r2, [r3, #32]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f022 020a 	bic.w	r2, r2, #10
 80004ae:	621a      	str	r2, [r3, #32]
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681a      	ldr	r2, [r3, #0]
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	6a12      	ldr	r2, [r2, #32]
 80004ba:	621a      	str	r2, [r3, #32]
}
 80004bc:	bf00      	nop
 80004be:	3708      	adds	r7, #8
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	24000354 	.word	0x24000354
 80004c8:	24000348 	.word	0x24000348
 80004cc:	2400034c 	.word	0x2400034c
 80004d0:	24000350 	.word	0x24000350
 80004d4:	24924925 	.word	0x24924925
 80004d8:	24000358 	.word	0x24000358

080004dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e0:	f000 fb4a 	bl	8000b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e4:	f000 f818 	bl	8000518 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e8:	f7ff ff50 	bl	800038c <MX_GPIO_Init>
  MX_TIM3_Init();
 80004ec:	f000 fa12 	bl	8000914 <MX_TIM3_Init>
  MX_TIM2_Init();
 80004f0:	f000 f9bc 	bl	800086c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80004f4:	2104      	movs	r1, #4
 80004f6:	4806      	ldr	r0, [pc, #24]	; (8000510 <main+0x34>)
 80004f8:	f001 ff00 	bl	80022fc <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80004fc:	2100      	movs	r1, #0
 80004fe:	4805      	ldr	r0, [pc, #20]	; (8000514 <main+0x38>)
 8000500:	f002 f870 	bl	80025e4 <HAL_TIM_IC_Start_IT>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000504:	f7ff ff1e 	bl	8000344 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000508:	f003 faa6 	bl	8003a58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800050c:	e7fe      	b.n	800050c <main+0x30>
 800050e:	bf00      	nop
 8000510:	24004104 	.word	0x24004104
 8000514:	24004150 	.word	0x24004150

08000518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b09c      	sub	sp, #112	; 0x70
 800051c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800051e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000522:	224c      	movs	r2, #76	; 0x4c
 8000524:	2100      	movs	r1, #0
 8000526:	4618      	mov	r0, r3
 8000528:	f004 fd1e 	bl	8004f68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800052c:	1d3b      	adds	r3, r7, #4
 800052e:	2220      	movs	r2, #32
 8000530:	2100      	movs	r1, #0
 8000532:	4618      	mov	r0, r3
 8000534:	f004 fd18 	bl	8004f68 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000538:	2002      	movs	r0, #2
 800053a:	f000 fe01 	bl	8001140 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800053e:	2300      	movs	r3, #0
 8000540:	603b      	str	r3, [r7, #0]
 8000542:	4b2c      	ldr	r3, [pc, #176]	; (80005f4 <SystemClock_Config+0xdc>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	4a2b      	ldr	r2, [pc, #172]	; (80005f4 <SystemClock_Config+0xdc>)
 8000548:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800054c:	6193      	str	r3, [r2, #24]
 800054e:	4b29      	ldr	r3, [pc, #164]	; (80005f4 <SystemClock_Config+0xdc>)
 8000550:	699b      	ldr	r3, [r3, #24]
 8000552:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000556:	603b      	str	r3, [r7, #0]
 8000558:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800055a:	bf00      	nop
 800055c:	4b25      	ldr	r3, [pc, #148]	; (80005f4 <SystemClock_Config+0xdc>)
 800055e:	699b      	ldr	r3, [r3, #24]
 8000560:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000564:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000568:	d1f8      	bne.n	800055c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800056a:	2302      	movs	r3, #2
 800056c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800056e:	2301      	movs	r3, #1
 8000570:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000572:	2340      	movs	r3, #64	; 0x40
 8000574:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000576:	2302      	movs	r3, #2
 8000578:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800057a:	2300      	movs	r3, #0
 800057c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800057e:	2304      	movs	r3, #4
 8000580:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 8000582:	2322      	movs	r3, #34	; 0x22
 8000584:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000586:	2301      	movs	r3, #1
 8000588:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800058a:	2302      	movs	r3, #2
 800058c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800058e:	2302      	movs	r3, #2
 8000590:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000592:	230c      	movs	r3, #12
 8000594:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000596:	2300      	movs	r3, #0
 8000598:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 800059a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800059e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005a4:	4618      	mov	r0, r3
 80005a6:	f000 fe05 	bl	80011b4 <HAL_RCC_OscConfig>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80005b0:	f000 f834 	bl	800061c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b4:	233f      	movs	r3, #63	; 0x3f
 80005b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b8:	2303      	movs	r3, #3
 80005ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005bc:	2300      	movs	r3, #0
 80005be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80005c0:	2308      	movs	r3, #8
 80005c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80005c4:	2340      	movs	r3, #64	; 0x40
 80005c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80005c8:	2340      	movs	r3, #64	; 0x40
 80005ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80005cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80005d2:	2340      	movs	r3, #64	; 0x40
 80005d4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2103      	movs	r1, #3
 80005da:	4618      	mov	r0, r3
 80005dc:	f001 f996 	bl	800190c <HAL_RCC_ClockConfig>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80005e6:	f000 f819 	bl	800061c <Error_Handler>
  }
}
 80005ea:	bf00      	nop
 80005ec:	3770      	adds	r7, #112	; 0x70
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	58024800 	.word	0x58024800

080005f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a04      	ldr	r2, [pc, #16]	; (8000618 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d101      	bne.n	800060e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800060a:	f000 faf1 	bl	8000bf0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	40010000 	.word	0x40010000

0800061c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000620:	b672      	cpsid	i
}
 8000622:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000624:	e7fe      	b.n	8000624 <Error_Handler+0x8>
	...

08000628 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800062e:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <HAL_MspInit+0x38>)
 8000630:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000634:	4a0a      	ldr	r2, [pc, #40]	; (8000660 <HAL_MspInit+0x38>)
 8000636:	f043 0302 	orr.w	r3, r3, #2
 800063a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800063e:	4b08      	ldr	r3, [pc, #32]	; (8000660 <HAL_MspInit+0x38>)
 8000640:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000644:	f003 0302 	and.w	r3, r3, #2
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800064c:	2200      	movs	r2, #0
 800064e:	210f      	movs	r1, #15
 8000650:	f06f 0001 	mvn.w	r0, #1
 8000654:	f000 fba4 	bl	8000da0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000658:	bf00      	nop
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	58024400 	.word	0x58024400

08000664 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08e      	sub	sp, #56	; 0x38
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2b0f      	cmp	r3, #15
 8000670:	d844      	bhi.n	80006fc <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8000672:	2200      	movs	r2, #0
 8000674:	6879      	ldr	r1, [r7, #4]
 8000676:	2019      	movs	r0, #25
 8000678:	f000 fb92 	bl	8000da0 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800067c:	2019      	movs	r0, #25
 800067e:	f000 fba9 	bl	8000dd4 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000682:	4a24      	ldr	r2, [pc, #144]	; (8000714 <HAL_InitTick+0xb0>)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000688:	4b23      	ldr	r3, [pc, #140]	; (8000718 <HAL_InitTick+0xb4>)
 800068a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800068e:	4a22      	ldr	r2, [pc, #136]	; (8000718 <HAL_InitTick+0xb4>)
 8000690:	f043 0301 	orr.w	r3, r3, #1
 8000694:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000698:	4b1f      	ldr	r3, [pc, #124]	; (8000718 <HAL_InitTick+0xb4>)
 800069a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	60bb      	str	r3, [r7, #8]
 80006a4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80006a6:	f107 020c 	add.w	r2, r7, #12
 80006aa:	f107 0310 	add.w	r3, r7, #16
 80006ae:	4611      	mov	r1, r2
 80006b0:	4618      	mov	r0, r3
 80006b2:	f001 fca1 	bl	8001ff8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80006b6:	f001 fc89 	bl	8001fcc <HAL_RCC_GetPCLK2Freq>
 80006ba:	4603      	mov	r3, r0
 80006bc:	005b      	lsls	r3, r3, #1
 80006be:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80006c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006c2:	4a16      	ldr	r2, [pc, #88]	; (800071c <HAL_InitTick+0xb8>)
 80006c4:	fba2 2303 	umull	r2, r3, r2, r3
 80006c8:	0c9b      	lsrs	r3, r3, #18
 80006ca:	3b01      	subs	r3, #1
 80006cc:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80006ce:	4b14      	ldr	r3, [pc, #80]	; (8000720 <HAL_InitTick+0xbc>)
 80006d0:	4a14      	ldr	r2, [pc, #80]	; (8000724 <HAL_InitTick+0xc0>)
 80006d2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <HAL_InitTick+0xbc>)
 80006d6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80006da:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80006dc:	4a10      	ldr	r2, [pc, #64]	; (8000720 <HAL_InitTick+0xbc>)
 80006de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006e0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80006e2:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <HAL_InitTick+0xbc>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006e8:	4b0d      	ldr	r3, [pc, #52]	; (8000720 <HAL_InitTick+0xbc>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80006ee:	480c      	ldr	r0, [pc, #48]	; (8000720 <HAL_InitTick+0xbc>)
 80006f0:	f001 fcc4 	bl	800207c <HAL_TIM_Base_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d107      	bne.n	800070a <HAL_InitTick+0xa6>
 80006fa:	e001      	b.n	8000700 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80006fc:	2301      	movs	r3, #1
 80006fe:	e005      	b.n	800070c <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000700:	4807      	ldr	r0, [pc, #28]	; (8000720 <HAL_InitTick+0xbc>)
 8000702:	f001 fd1d 	bl	8002140 <HAL_TIM_Base_Start_IT>
 8000706:	4603      	mov	r3, r0
 8000708:	e000      	b.n	800070c <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800070a:	2301      	movs	r3, #1
}
 800070c:	4618      	mov	r0, r3
 800070e:	3738      	adds	r7, #56	; 0x38
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	24000008 	.word	0x24000008
 8000718:	58024400 	.word	0x58024400
 800071c:	431bde83 	.word	0x431bde83
 8000720:	240040b8 	.word	0x240040b8
 8000724:	40010000 	.word	0x40010000

08000728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800072c:	e7fe      	b.n	800072c <NMI_Handler+0x4>

0800072e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800072e:	b480      	push	{r7}
 8000730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000732:	e7fe      	b.n	8000732 <HardFault_Handler+0x4>

08000734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000738:	e7fe      	b.n	8000738 <MemManage_Handler+0x4>

0800073a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800073a:	b480      	push	{r7}
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800073e:	e7fe      	b.n	800073e <BusFault_Handler+0x4>

08000740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000744:	e7fe      	b.n	8000744 <UsageFault_Handler+0x4>

08000746 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000746:	b480      	push	{r7}
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr

08000754 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000758:	4802      	ldr	r0, [pc, #8]	; (8000764 <TIM1_UP_IRQHandler+0x10>)
 800075a:	f002 f8a1 	bl	80028a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	240040b8 	.word	0x240040b8

08000768 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800076c:	4802      	ldr	r0, [pc, #8]	; (8000778 <TIM2_IRQHandler+0x10>)
 800076e:	f002 f897 	bl	80028a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	24004150 	.word	0x24004150

0800077c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000780:	4b32      	ldr	r3, [pc, #200]	; (800084c <SystemInit+0xd0>)
 8000782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000786:	4a31      	ldr	r2, [pc, #196]	; (800084c <SystemInit+0xd0>)
 8000788:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800078c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000790:	4b2f      	ldr	r3, [pc, #188]	; (8000850 <SystemInit+0xd4>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f003 030f 	and.w	r3, r3, #15
 8000798:	2b06      	cmp	r3, #6
 800079a:	d807      	bhi.n	80007ac <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800079c:	4b2c      	ldr	r3, [pc, #176]	; (8000850 <SystemInit+0xd4>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	f023 030f 	bic.w	r3, r3, #15
 80007a4:	4a2a      	ldr	r2, [pc, #168]	; (8000850 <SystemInit+0xd4>)
 80007a6:	f043 0307 	orr.w	r3, r3, #7
 80007aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80007ac:	4b29      	ldr	r3, [pc, #164]	; (8000854 <SystemInit+0xd8>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a28      	ldr	r2, [pc, #160]	; (8000854 <SystemInit+0xd8>)
 80007b2:	f043 0301 	orr.w	r3, r3, #1
 80007b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80007b8:	4b26      	ldr	r3, [pc, #152]	; (8000854 <SystemInit+0xd8>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80007be:	4b25      	ldr	r3, [pc, #148]	; (8000854 <SystemInit+0xd8>)
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	4924      	ldr	r1, [pc, #144]	; (8000854 <SystemInit+0xd8>)
 80007c4:	4b24      	ldr	r3, [pc, #144]	; (8000858 <SystemInit+0xdc>)
 80007c6:	4013      	ands	r3, r2
 80007c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80007ca:	4b21      	ldr	r3, [pc, #132]	; (8000850 <SystemInit+0xd4>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	f003 0308 	and.w	r3, r3, #8
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d007      	beq.n	80007e6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80007d6:	4b1e      	ldr	r3, [pc, #120]	; (8000850 <SystemInit+0xd4>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	f023 030f 	bic.w	r3, r3, #15
 80007de:	4a1c      	ldr	r2, [pc, #112]	; (8000850 <SystemInit+0xd4>)
 80007e0:	f043 0307 	orr.w	r3, r3, #7
 80007e4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80007e6:	4b1b      	ldr	r3, [pc, #108]	; (8000854 <SystemInit+0xd8>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80007ec:	4b19      	ldr	r3, [pc, #100]	; (8000854 <SystemInit+0xd8>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80007f2:	4b18      	ldr	r3, [pc, #96]	; (8000854 <SystemInit+0xd8>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80007f8:	4b16      	ldr	r3, [pc, #88]	; (8000854 <SystemInit+0xd8>)
 80007fa:	4a18      	ldr	r2, [pc, #96]	; (800085c <SystemInit+0xe0>)
 80007fc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80007fe:	4b15      	ldr	r3, [pc, #84]	; (8000854 <SystemInit+0xd8>)
 8000800:	4a17      	ldr	r2, [pc, #92]	; (8000860 <SystemInit+0xe4>)
 8000802:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000804:	4b13      	ldr	r3, [pc, #76]	; (8000854 <SystemInit+0xd8>)
 8000806:	4a17      	ldr	r2, [pc, #92]	; (8000864 <SystemInit+0xe8>)
 8000808:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800080a:	4b12      	ldr	r3, [pc, #72]	; (8000854 <SystemInit+0xd8>)
 800080c:	2200      	movs	r2, #0
 800080e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000810:	4b10      	ldr	r3, [pc, #64]	; (8000854 <SystemInit+0xd8>)
 8000812:	4a14      	ldr	r2, [pc, #80]	; (8000864 <SystemInit+0xe8>)
 8000814:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000816:	4b0f      	ldr	r3, [pc, #60]	; (8000854 <SystemInit+0xd8>)
 8000818:	2200      	movs	r2, #0
 800081a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800081c:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <SystemInit+0xd8>)
 800081e:	4a11      	ldr	r2, [pc, #68]	; (8000864 <SystemInit+0xe8>)
 8000820:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000822:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <SystemInit+0xd8>)
 8000824:	2200      	movs	r2, #0
 8000826:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000828:	4b0a      	ldr	r3, [pc, #40]	; (8000854 <SystemInit+0xd8>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a09      	ldr	r2, [pc, #36]	; (8000854 <SystemInit+0xd8>)
 800082e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000832:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000834:	4b07      	ldr	r3, [pc, #28]	; (8000854 <SystemInit+0xd8>)
 8000836:	2200      	movs	r2, #0
 8000838:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800083a:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <SystemInit+0xec>)
 800083c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000840:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000842:	bf00      	nop
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	e000ed00 	.word	0xe000ed00
 8000850:	52002000 	.word	0x52002000
 8000854:	58024400 	.word	0x58024400
 8000858:	eaf6ed7f 	.word	0xeaf6ed7f
 800085c:	02020200 	.word	0x02020200
 8000860:	01ff0000 	.word	0x01ff0000
 8000864:	01010280 	.word	0x01010280
 8000868:	52004000 	.word	0x52004000

0800086c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b088      	sub	sp, #32
 8000870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000872:	f107 0314 	add.w	r3, r7, #20
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	605a      	str	r2, [r3, #4]
 800087c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800088a:	4b21      	ldr	r3, [pc, #132]	; (8000910 <MX_TIM2_Init+0xa4>)
 800088c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000890:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 275 - 1;
 8000892:	4b1f      	ldr	r3, [pc, #124]	; (8000910 <MX_TIM2_Init+0xa4>)
 8000894:	f44f 7289 	mov.w	r2, #274	; 0x112
 8000898:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800089a:	4b1d      	ldr	r3, [pc, #116]	; (8000910 <MX_TIM2_Init+0xa4>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008a0:	4b1b      	ldr	r3, [pc, #108]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008a2:	f04f 32ff 	mov.w	r2, #4294967295
 80008a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008a8:	4b19      	ldr	r3, [pc, #100]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ae:	4b18      	ldr	r3, [pc, #96]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80008b4:	4816      	ldr	r0, [pc, #88]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008b6:	f001 fe3d 	bl	8002534 <HAL_TIM_IC_Init>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80008c0:	f7ff feac 	bl	800061c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	480f      	ldr	r0, [pc, #60]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008d4:	f002 ffee 	bl	80038b4 <HAL_TIMEx_MasterConfigSynchronization>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80008de:	f7ff fe9d 	bl	800061c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80008e2:	2300      	movs	r3, #0
 80008e4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80008e6:	2301      	movs	r3, #1
 80008e8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	2200      	movs	r2, #0
 80008f6:	4619      	mov	r1, r3
 80008f8:	4805      	ldr	r0, [pc, #20]	; (8000910 <MX_TIM2_Init+0xa4>)
 80008fa:	f002 f8f0 	bl	8002ade <HAL_TIM_IC_ConfigChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000904:	f7ff fe8a 	bl	800061c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000908:	bf00      	nop
 800090a:	3720      	adds	r7, #32
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	24004150 	.word	0x24004150

08000914 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08a      	sub	sp, #40	; 0x28
 8000918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000926:	463b      	mov	r3, r7
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
 8000934:	615a      	str	r2, [r3, #20]
 8000936:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000938:	4b22      	ldr	r3, [pc, #136]	; (80009c4 <MX_TIM3_Init+0xb0>)
 800093a:	4a23      	ldr	r2, [pc, #140]	; (80009c8 <MX_TIM3_Init+0xb4>)
 800093c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 550 - 1;
 800093e:	4b21      	ldr	r3, [pc, #132]	; (80009c4 <MX_TIM3_Init+0xb0>)
 8000940:	f240 2225 	movw	r2, #549	; 0x225
 8000944:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000946:	4b1f      	ldr	r3, [pc, #124]	; (80009c4 <MX_TIM3_Init+0xb0>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000;
 800094c:	4b1d      	ldr	r3, [pc, #116]	; (80009c4 <MX_TIM3_Init+0xb0>)
 800094e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000952:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000954:	4b1b      	ldr	r3, [pc, #108]	; (80009c4 <MX_TIM3_Init+0xb0>)
 8000956:	2200      	movs	r2, #0
 8000958:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800095a:	4b1a      	ldr	r3, [pc, #104]	; (80009c4 <MX_TIM3_Init+0xb0>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000960:	4818      	ldr	r0, [pc, #96]	; (80009c4 <MX_TIM3_Init+0xb0>)
 8000962:	f001 fc73 	bl	800224c <HAL_TIM_PWM_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 800096c:	f7ff fe56 	bl	800061c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000970:	2300      	movs	r3, #0
 8000972:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000974:	2300      	movs	r3, #0
 8000976:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000978:	f107 031c 	add.w	r3, r7, #28
 800097c:	4619      	mov	r1, r3
 800097e:	4811      	ldr	r0, [pc, #68]	; (80009c4 <MX_TIM3_Init+0xb0>)
 8000980:	f002 ff98 	bl	80038b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800098a:	f7ff fe47 	bl	800061c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800098e:	2360      	movs	r3, #96	; 0x60
 8000990:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 5;
 8000992:	2305      	movs	r3, #5
 8000994:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000996:	2300      	movs	r3, #0
 8000998:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800099e:	463b      	mov	r3, r7
 80009a0:	2204      	movs	r2, #4
 80009a2:	4619      	mov	r1, r3
 80009a4:	4807      	ldr	r0, [pc, #28]	; (80009c4 <MX_TIM3_Init+0xb0>)
 80009a6:	f002 f937 	bl	8002c18 <HAL_TIM_PWM_ConfigChannel>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 80009b0:	f7ff fe34 	bl	800061c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80009b4:	4803      	ldr	r0, [pc, #12]	; (80009c4 <MX_TIM3_Init+0xb0>)
 80009b6:	f000 f87b 	bl	8000ab0 <HAL_TIM_MspPostInit>

}
 80009ba:	bf00      	nop
 80009bc:	3728      	adds	r7, #40	; 0x28
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	24004104 	.word	0x24004104
 80009c8:	40000400 	.word	0x40000400

080009cc <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08a      	sub	sp, #40	; 0x28
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 0314 	add.w	r3, r7, #20
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009ec:	d135      	bne.n	8000a5a <HAL_TIM_IC_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009ee:	4b1d      	ldr	r3, [pc, #116]	; (8000a64 <HAL_TIM_IC_MspInit+0x98>)
 80009f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80009f4:	4a1b      	ldr	r2, [pc, #108]	; (8000a64 <HAL_TIM_IC_MspInit+0x98>)
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80009fe:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <HAL_TIM_IC_MspInit+0x98>)
 8000a00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000a04:	f003 0301 	and.w	r3, r3, #1
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0c:	4b15      	ldr	r3, [pc, #84]	; (8000a64 <HAL_TIM_IC_MspInit+0x98>)
 8000a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a12:	4a14      	ldr	r2, [pc, #80]	; (8000a64 <HAL_TIM_IC_MspInit+0x98>)
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a1c:	4b11      	ldr	r3, [pc, #68]	; (8000a64 <HAL_TIM_IC_MspInit+0x98>)
 8000a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a22:	f003 0301 	and.w	r3, r3, #1
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a36:	2300      	movs	r3, #0
 8000a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3e:	f107 0314 	add.w	r3, r7, #20
 8000a42:	4619      	mov	r1, r3
 8000a44:	4808      	ldr	r0, [pc, #32]	; (8000a68 <HAL_TIM_IC_MspInit+0x9c>)
 8000a46:	f000 f9d3 	bl	8000df0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2105      	movs	r1, #5
 8000a4e:	201c      	movs	r0, #28
 8000a50:	f000 f9a6 	bl	8000da0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a54:	201c      	movs	r0, #28
 8000a56:	f000 f9bd 	bl	8000dd4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000a5a:	bf00      	nop
 8000a5c:	3728      	adds	r7, #40	; 0x28
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	58024400 	.word	0x58024400
 8000a68:	58020000 	.word	0x58020000

08000a6c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a0b      	ldr	r2, [pc, #44]	; (8000aa8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d10e      	bne.n	8000a9c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <HAL_TIM_PWM_MspInit+0x40>)
 8000a80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000a84:	4a09      	ldr	r2, [pc, #36]	; (8000aac <HAL_TIM_PWM_MspInit+0x40>)
 8000a86:	f043 0302 	orr.w	r3, r3, #2
 8000a8a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000a8e:	4b07      	ldr	r3, [pc, #28]	; (8000aac <HAL_TIM_PWM_MspInit+0x40>)
 8000a90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000a94:	f003 0302 	and.w	r3, r3, #2
 8000a98:	60fb      	str	r3, [r7, #12]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000a9c:	bf00      	nop
 8000a9e:	3714      	adds	r7, #20
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	40000400 	.word	0x40000400
 8000aac:	58024400 	.word	0x58024400

08000ab0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b088      	sub	sp, #32
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab8:	f107 030c 	add.w	r3, r7, #12
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <HAL_TIM_MspPostInit+0x68>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d11e      	bne.n	8000b10 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad2:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <HAL_TIM_MspPostInit+0x6c>)
 8000ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad8:	4a10      	ldr	r2, [pc, #64]	; (8000b1c <HAL_TIM_MspPostInit+0x6c>)
 8000ada:	f043 0304 	orr.w	r3, r3, #4
 8000ade:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	; (8000b1c <HAL_TIM_MspPostInit+0x6c>)
 8000ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae8:	f003 0304 	and.w	r3, r3, #4
 8000aec:	60bb      	str	r3, [r7, #8]
 8000aee:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000af0:	2380      	movs	r3, #128	; 0x80
 8000af2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af4:	2302      	movs	r3, #2
 8000af6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	2300      	movs	r3, #0
 8000afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000b00:	2302      	movs	r3, #2
 8000b02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b04:	f107 030c 	add.w	r3, r7, #12
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4805      	ldr	r0, [pc, #20]	; (8000b20 <HAL_TIM_MspPostInit+0x70>)
 8000b0c:	f000 f970 	bl	8000df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b10:	bf00      	nop
 8000b12:	3720      	adds	r7, #32
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40000400 	.word	0x40000400
 8000b1c:	58024400 	.word	0x58024400
 8000b20:	58020800 	.word	0x58020800

08000b24 <Reset_Handler>:
 8000b24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b5c <LoopFillZerobss+0xe>
 8000b28:	f7ff fe28 	bl	800077c <SystemInit>
 8000b2c:	480c      	ldr	r0, [pc, #48]	; (8000b60 <LoopFillZerobss+0x12>)
 8000b2e:	490d      	ldr	r1, [pc, #52]	; (8000b64 <LoopFillZerobss+0x16>)
 8000b30:	4a0d      	ldr	r2, [pc, #52]	; (8000b68 <LoopFillZerobss+0x1a>)
 8000b32:	2300      	movs	r3, #0
 8000b34:	e002      	b.n	8000b3c <LoopCopyDataInit>

08000b36 <CopyDataInit>:
 8000b36:	58d4      	ldr	r4, [r2, r3]
 8000b38:	50c4      	str	r4, [r0, r3]
 8000b3a:	3304      	adds	r3, #4

08000b3c <LoopCopyDataInit>:
 8000b3c:	18c4      	adds	r4, r0, r3
 8000b3e:	428c      	cmp	r4, r1
 8000b40:	d3f9      	bcc.n	8000b36 <CopyDataInit>
 8000b42:	4a0a      	ldr	r2, [pc, #40]	; (8000b6c <LoopFillZerobss+0x1e>)
 8000b44:	4c0a      	ldr	r4, [pc, #40]	; (8000b70 <LoopFillZerobss+0x22>)
 8000b46:	2300      	movs	r3, #0
 8000b48:	e001      	b.n	8000b4e <LoopFillZerobss>

08000b4a <FillZerobss>:
 8000b4a:	6013      	str	r3, [r2, #0]
 8000b4c:	3204      	adds	r2, #4

08000b4e <LoopFillZerobss>:
 8000b4e:	42a2      	cmp	r2, r4
 8000b50:	d3fb      	bcc.n	8000b4a <FillZerobss>
 8000b52:	f004 f9e3 	bl	8004f1c <__libc_init_array>
 8000b56:	f7ff fcc1 	bl	80004dc <main>
 8000b5a:	4770      	bx	lr
 8000b5c:	24050000 	.word	0x24050000
 8000b60:	24000000 	.word	0x24000000
 8000b64:	24000078 	.word	0x24000078
 8000b68:	080051c4 	.word	0x080051c4
 8000b6c:	24000078 	.word	0x24000078
 8000b70:	240041ac 	.word	0x240041ac

08000b74 <ADC3_IRQHandler>:
 8000b74:	e7fe      	b.n	8000b74 <ADC3_IRQHandler>
	...

08000b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b7e:	2003      	movs	r0, #3
 8000b80:	f000 f903 	bl	8000d8a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000b84:	f001 f878 	bl	8001c78 <HAL_RCC_GetSysClockFreq>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	4b15      	ldr	r3, [pc, #84]	; (8000be0 <HAL_Init+0x68>)
 8000b8c:	699b      	ldr	r3, [r3, #24]
 8000b8e:	0a1b      	lsrs	r3, r3, #8
 8000b90:	f003 030f 	and.w	r3, r3, #15
 8000b94:	4913      	ldr	r1, [pc, #76]	; (8000be4 <HAL_Init+0x6c>)
 8000b96:	5ccb      	ldrb	r3, [r1, r3]
 8000b98:	f003 031f 	and.w	r3, r3, #31
 8000b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8000ba0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <HAL_Init+0x68>)
 8000ba4:	699b      	ldr	r3, [r3, #24]
 8000ba6:	f003 030f 	and.w	r3, r3, #15
 8000baa:	4a0e      	ldr	r2, [pc, #56]	; (8000be4 <HAL_Init+0x6c>)
 8000bac:	5cd3      	ldrb	r3, [r2, r3]
 8000bae:	f003 031f 	and.w	r3, r3, #31
 8000bb2:	687a      	ldr	r2, [r7, #4]
 8000bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8000bb8:	4a0b      	ldr	r2, [pc, #44]	; (8000be8 <HAL_Init+0x70>)
 8000bba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000bbc:	4a0b      	ldr	r2, [pc, #44]	; (8000bec <HAL_Init+0x74>)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bc2:	200f      	movs	r0, #15
 8000bc4:	f7ff fd4e 	bl	8000664 <HAL_InitTick>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e002      	b.n	8000bd8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd2:	f7ff fd29 	bl	8000628 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd6:	2300      	movs	r3, #0
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	58024400 	.word	0x58024400
 8000be4:	0800514c 	.word	0x0800514c
 8000be8:	24000004 	.word	0x24000004
 8000bec:	24000000 	.word	0x24000000

08000bf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <HAL_IncTick+0x20>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <HAL_IncTick+0x24>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4413      	add	r3, r2
 8000c00:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <HAL_IncTick+0x24>)
 8000c02:	6013      	str	r3, [r2, #0]
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	2400000c 	.word	0x2400000c
 8000c14:	2400419c 	.word	0x2400419c

08000c18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c1c:	4b03      	ldr	r3, [pc, #12]	; (8000c2c <HAL_GetTick+0x14>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	2400419c 	.word	0x2400419c

08000c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f003 0307 	and.w	r3, r3, #7
 8000c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c40:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <__NVIC_SetPriorityGrouping+0x40>)
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c46:	68ba      	ldr	r2, [r7, #8]
 8000c48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <__NVIC_SetPriorityGrouping+0x44>)
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c5e:	4a04      	ldr	r2, [pc, #16]	; (8000c70 <__NVIC_SetPriorityGrouping+0x40>)
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	60d3      	str	r3, [r2, #12]
}
 8000c64:	bf00      	nop
 8000c66:	3714      	adds	r7, #20
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	e000ed00 	.word	0xe000ed00
 8000c74:	05fa0000 	.word	0x05fa0000

08000c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c7c:	4b04      	ldr	r3, [pc, #16]	; (8000c90 <__NVIC_GetPriorityGrouping+0x18>)
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	0a1b      	lsrs	r3, r3, #8
 8000c82:	f003 0307 	and.w	r3, r3, #7
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000c9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	db0b      	blt.n	8000cbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ca6:	88fb      	ldrh	r3, [r7, #6]
 8000ca8:	f003 021f 	and.w	r2, r3, #31
 8000cac:	4907      	ldr	r1, [pc, #28]	; (8000ccc <__NVIC_EnableIRQ+0x38>)
 8000cae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cb2:	095b      	lsrs	r3, r3, #5
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000e100 	.word	0xe000e100

08000cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	6039      	str	r1, [r7, #0]
 8000cda:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000cdc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db0a      	blt.n	8000cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	490c      	ldr	r1, [pc, #48]	; (8000d1c <__NVIC_SetPriority+0x4c>)
 8000cea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cee:	0112      	lsls	r2, r2, #4
 8000cf0:	b2d2      	uxtb	r2, r2
 8000cf2:	440b      	add	r3, r1
 8000cf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf8:	e00a      	b.n	8000d10 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	4908      	ldr	r1, [pc, #32]	; (8000d20 <__NVIC_SetPriority+0x50>)
 8000d00:	88fb      	ldrh	r3, [r7, #6]
 8000d02:	f003 030f 	and.w	r3, r3, #15
 8000d06:	3b04      	subs	r3, #4
 8000d08:	0112      	lsls	r2, r2, #4
 8000d0a:	b2d2      	uxtb	r2, r2
 8000d0c:	440b      	add	r3, r1
 8000d0e:	761a      	strb	r2, [r3, #24]
}
 8000d10:	bf00      	nop
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	e000e100 	.word	0xe000e100
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b089      	sub	sp, #36	; 0x24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f003 0307 	and.w	r3, r3, #7
 8000d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	f1c3 0307 	rsb	r3, r3, #7
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	bf28      	it	cs
 8000d42:	2304      	movcs	r3, #4
 8000d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	3304      	adds	r3, #4
 8000d4a:	2b06      	cmp	r3, #6
 8000d4c:	d902      	bls.n	8000d54 <NVIC_EncodePriority+0x30>
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	3b03      	subs	r3, #3
 8000d52:	e000      	b.n	8000d56 <NVIC_EncodePriority+0x32>
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d58:	f04f 32ff 	mov.w	r2, #4294967295
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43da      	mvns	r2, r3
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	401a      	ands	r2, r3
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	fa01 f303 	lsl.w	r3, r1, r3
 8000d76:	43d9      	mvns	r1, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d7c:	4313      	orrs	r3, r2
         );
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3724      	adds	r7, #36	; 0x24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ff4c 	bl	8000c30 <__NVIC_SetPriorityGrouping>
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
 8000dac:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dae:	f7ff ff63 	bl	8000c78 <__NVIC_GetPriorityGrouping>
 8000db2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	68b9      	ldr	r1, [r7, #8]
 8000db8:	6978      	ldr	r0, [r7, #20]
 8000dba:	f7ff ffb3 	bl	8000d24 <NVIC_EncodePriority>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dc4:	4611      	mov	r1, r2
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff ff82 	bl	8000cd0 <__NVIC_SetPriority>
}
 8000dcc:	bf00      	nop
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff ff56 	bl	8000c94 <__NVIC_EnableIRQ>
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b089      	sub	sp, #36	; 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000dfe:	4b86      	ldr	r3, [pc, #536]	; (8001018 <HAL_GPIO_Init+0x228>)
 8000e00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000e02:	e18c      	b.n	800111e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	2101      	movs	r1, #1
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e10:	4013      	ands	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f000 817e 	beq.w	8001118 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f003 0303 	and.w	r3, r3, #3
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d005      	beq.n	8000e34 <HAL_GPIO_Init+0x44>
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f003 0303 	and.w	r3, r3, #3
 8000e30:	2b02      	cmp	r3, #2
 8000e32:	d130      	bne.n	8000e96 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	2203      	movs	r2, #3
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	43db      	mvns	r3, r3
 8000e46:	69ba      	ldr	r2, [r7, #24]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	68da      	ldr	r2, [r3, #12]
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	4013      	ands	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	091b      	lsrs	r3, r3, #4
 8000e80:	f003 0201 	and.w	r2, r3, #1
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f003 0303 	and.w	r3, r3, #3
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d017      	beq.n	8000ed2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	68db      	ldr	r3, [r3, #12]
 8000ea6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	2203      	movs	r2, #3
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	689a      	ldr	r2, [r3, #8]
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	69ba      	ldr	r2, [r7, #24]
 8000ed0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f003 0303 	and.w	r3, r3, #3
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d123      	bne.n	8000f26 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	08da      	lsrs	r2, r3, #3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	3208      	adds	r2, #8
 8000ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	220f      	movs	r2, #15
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	4013      	ands	r3, r2
 8000f00:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	691a      	ldr	r2, [r3, #16]
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	f003 0307 	and.w	r3, r3, #7
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	08da      	lsrs	r2, r3, #3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3208      	adds	r2, #8
 8000f20:	69b9      	ldr	r1, [r7, #24]
 8000f22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	2203      	movs	r2, #3
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	43db      	mvns	r3, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f003 0203 	and.w	r2, r3, #3
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	69ba      	ldr	r2, [r7, #24]
 8000f58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	f000 80d8 	beq.w	8001118 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f68:	4b2c      	ldr	r3, [pc, #176]	; (800101c <HAL_GPIO_Init+0x22c>)
 8000f6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f6e:	4a2b      	ldr	r2, [pc, #172]	; (800101c <HAL_GPIO_Init+0x22c>)
 8000f70:	f043 0302 	orr.w	r3, r3, #2
 8000f74:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f78:	4b28      	ldr	r3, [pc, #160]	; (800101c <HAL_GPIO_Init+0x22c>)
 8000f7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f86:	4a26      	ldr	r2, [pc, #152]	; (8001020 <HAL_GPIO_Init+0x230>)
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	089b      	lsrs	r3, r3, #2
 8000f8c:	3302      	adds	r3, #2
 8000f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	220f      	movs	r2, #15
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a1d      	ldr	r2, [pc, #116]	; (8001024 <HAL_GPIO_Init+0x234>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d04a      	beq.n	8001048 <HAL_GPIO_Init+0x258>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a1c      	ldr	r2, [pc, #112]	; (8001028 <HAL_GPIO_Init+0x238>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d02b      	beq.n	8001012 <HAL_GPIO_Init+0x222>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a1b      	ldr	r2, [pc, #108]	; (800102c <HAL_GPIO_Init+0x23c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d025      	beq.n	800100e <HAL_GPIO_Init+0x21e>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a1a      	ldr	r2, [pc, #104]	; (8001030 <HAL_GPIO_Init+0x240>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d01f      	beq.n	800100a <HAL_GPIO_Init+0x21a>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a19      	ldr	r2, [pc, #100]	; (8001034 <HAL_GPIO_Init+0x244>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d019      	beq.n	8001006 <HAL_GPIO_Init+0x216>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a18      	ldr	r2, [pc, #96]	; (8001038 <HAL_GPIO_Init+0x248>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d013      	beq.n	8001002 <HAL_GPIO_Init+0x212>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a17      	ldr	r2, [pc, #92]	; (800103c <HAL_GPIO_Init+0x24c>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d00d      	beq.n	8000ffe <HAL_GPIO_Init+0x20e>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a16      	ldr	r2, [pc, #88]	; (8001040 <HAL_GPIO_Init+0x250>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d007      	beq.n	8000ffa <HAL_GPIO_Init+0x20a>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a15      	ldr	r2, [pc, #84]	; (8001044 <HAL_GPIO_Init+0x254>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d101      	bne.n	8000ff6 <HAL_GPIO_Init+0x206>
 8000ff2:	2309      	movs	r3, #9
 8000ff4:	e029      	b.n	800104a <HAL_GPIO_Init+0x25a>
 8000ff6:	230a      	movs	r3, #10
 8000ff8:	e027      	b.n	800104a <HAL_GPIO_Init+0x25a>
 8000ffa:	2307      	movs	r3, #7
 8000ffc:	e025      	b.n	800104a <HAL_GPIO_Init+0x25a>
 8000ffe:	2306      	movs	r3, #6
 8001000:	e023      	b.n	800104a <HAL_GPIO_Init+0x25a>
 8001002:	2305      	movs	r3, #5
 8001004:	e021      	b.n	800104a <HAL_GPIO_Init+0x25a>
 8001006:	2304      	movs	r3, #4
 8001008:	e01f      	b.n	800104a <HAL_GPIO_Init+0x25a>
 800100a:	2303      	movs	r3, #3
 800100c:	e01d      	b.n	800104a <HAL_GPIO_Init+0x25a>
 800100e:	2302      	movs	r3, #2
 8001010:	e01b      	b.n	800104a <HAL_GPIO_Init+0x25a>
 8001012:	2301      	movs	r3, #1
 8001014:	e019      	b.n	800104a <HAL_GPIO_Init+0x25a>
 8001016:	bf00      	nop
 8001018:	58000080 	.word	0x58000080
 800101c:	58024400 	.word	0x58024400
 8001020:	58000400 	.word	0x58000400
 8001024:	58020000 	.word	0x58020000
 8001028:	58020400 	.word	0x58020400
 800102c:	58020800 	.word	0x58020800
 8001030:	58020c00 	.word	0x58020c00
 8001034:	58021000 	.word	0x58021000
 8001038:	58021400 	.word	0x58021400
 800103c:	58021800 	.word	0x58021800
 8001040:	58021c00 	.word	0x58021c00
 8001044:	58022400 	.word	0x58022400
 8001048:	2300      	movs	r3, #0
 800104a:	69fa      	ldr	r2, [r7, #28]
 800104c:	f002 0203 	and.w	r2, r2, #3
 8001050:	0092      	lsls	r2, r2, #2
 8001052:	4093      	lsls	r3, r2
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800105a:	4938      	ldr	r1, [pc, #224]	; (800113c <HAL_GPIO_Init+0x34c>)
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	089b      	lsrs	r3, r3, #2
 8001060:	3302      	adds	r3, #2
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	43db      	mvns	r3, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4013      	ands	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d003      	beq.n	800108e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800108e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001092:	69bb      	ldr	r3, [r7, #24]
 8001094:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001096:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d003      	beq.n	80010bc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80010bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	43db      	mvns	r3, r3
 80010ce:	69ba      	ldr	r2, [r7, #24]
 80010d0:	4013      	ands	r3, r2
 80010d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d003      	beq.n	80010e8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	43db      	mvns	r3, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4013      	ands	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001106:	2b00      	cmp	r3, #0
 8001108:	d003      	beq.n	8001112 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	4313      	orrs	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	3301      	adds	r3, #1
 800111c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	fa22 f303 	lsr.w	r3, r2, r3
 8001128:	2b00      	cmp	r3, #0
 800112a:	f47f ae6b 	bne.w	8000e04 <HAL_GPIO_Init+0x14>
  }
}
 800112e:	bf00      	nop
 8001130:	bf00      	nop
 8001132:	3724      	adds	r7, #36	; 0x24
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	58000400 	.word	0x58000400

08001140 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001148:	4b19      	ldr	r3, [pc, #100]	; (80011b0 <HAL_PWREx_ConfigSupply+0x70>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	f003 0304 	and.w	r3, r3, #4
 8001150:	2b04      	cmp	r3, #4
 8001152:	d00a      	beq.n	800116a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001154:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <HAL_PWREx_ConfigSupply+0x70>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	f003 0307 	and.w	r3, r3, #7
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	429a      	cmp	r2, r3
 8001160:	d001      	beq.n	8001166 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e01f      	b.n	80011a6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001166:	2300      	movs	r3, #0
 8001168:	e01d      	b.n	80011a6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <HAL_PWREx_ConfigSupply+0x70>)
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	f023 0207 	bic.w	r2, r3, #7
 8001172:	490f      	ldr	r1, [pc, #60]	; (80011b0 <HAL_PWREx_ConfigSupply+0x70>)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4313      	orrs	r3, r2
 8001178:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800117a:	f7ff fd4d 	bl	8000c18 <HAL_GetTick>
 800117e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001180:	e009      	b.n	8001196 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001182:	f7ff fd49 	bl	8000c18 <HAL_GetTick>
 8001186:	4602      	mov	r2, r0
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001190:	d901      	bls.n	8001196 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e007      	b.n	80011a6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001196:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <HAL_PWREx_ConfigSupply+0x70>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800119e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011a2:	d1ee      	bne.n	8001182 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	58024800 	.word	0x58024800

080011b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08c      	sub	sp, #48	; 0x30
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d101      	bne.n	80011c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e397      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	f000 8087 	beq.w	80012e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d4:	4b9e      	ldr	r3, [pc, #632]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80011d6:	691b      	ldr	r3, [r3, #16]
 80011d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80011dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011de:	4b9c      	ldr	r3, [pc, #624]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80011e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011e2:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80011e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e6:	2b10      	cmp	r3, #16
 80011e8:	d007      	beq.n	80011fa <HAL_RCC_OscConfig+0x46>
 80011ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ec:	2b18      	cmp	r3, #24
 80011ee:	d110      	bne.n	8001212 <HAL_RCC_OscConfig+0x5e>
 80011f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011f2:	f003 0303 	and.w	r3, r3, #3
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d10b      	bne.n	8001212 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011fa:	4b95      	ldr	r3, [pc, #596]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d06c      	beq.n	80012e0 <HAL_RCC_OscConfig+0x12c>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d168      	bne.n	80012e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e371      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800121a:	d106      	bne.n	800122a <HAL_RCC_OscConfig+0x76>
 800121c:	4b8c      	ldr	r3, [pc, #560]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a8b      	ldr	r2, [pc, #556]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001226:	6013      	str	r3, [r2, #0]
 8001228:	e02e      	b.n	8001288 <HAL_RCC_OscConfig+0xd4>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d10c      	bne.n	800124c <HAL_RCC_OscConfig+0x98>
 8001232:	4b87      	ldr	r3, [pc, #540]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a86      	ldr	r2, [pc, #536]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	4b84      	ldr	r3, [pc, #528]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a83      	ldr	r2, [pc, #524]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001244:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001248:	6013      	str	r3, [r2, #0]
 800124a:	e01d      	b.n	8001288 <HAL_RCC_OscConfig+0xd4>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001254:	d10c      	bne.n	8001270 <HAL_RCC_OscConfig+0xbc>
 8001256:	4b7e      	ldr	r3, [pc, #504]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a7d      	ldr	r2, [pc, #500]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 800125c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001260:	6013      	str	r3, [r2, #0]
 8001262:	4b7b      	ldr	r3, [pc, #492]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a7a      	ldr	r2, [pc, #488]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800126c:	6013      	str	r3, [r2, #0]
 800126e:	e00b      	b.n	8001288 <HAL_RCC_OscConfig+0xd4>
 8001270:	4b77      	ldr	r3, [pc, #476]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a76      	ldr	r2, [pc, #472]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800127a:	6013      	str	r3, [r2, #0]
 800127c:	4b74      	ldr	r3, [pc, #464]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a73      	ldr	r2, [pc, #460]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d013      	beq.n	80012b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001290:	f7ff fcc2 	bl	8000c18 <HAL_GetTick>
 8001294:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001298:	f7ff fcbe 	bl	8000c18 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b64      	cmp	r3, #100	; 0x64
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e325      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80012aa:	4b69      	ldr	r3, [pc, #420]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d0f0      	beq.n	8001298 <HAL_RCC_OscConfig+0xe4>
 80012b6:	e014      	b.n	80012e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b8:	f7ff fcae 	bl	8000c18 <HAL_GetTick>
 80012bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012be:	e008      	b.n	80012d2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012c0:	f7ff fcaa 	bl	8000c18 <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	2b64      	cmp	r3, #100	; 0x64
 80012cc:	d901      	bls.n	80012d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80012ce:	2303      	movs	r3, #3
 80012d0:	e311      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012d2:	4b5f      	ldr	r3, [pc, #380]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1f0      	bne.n	80012c0 <HAL_RCC_OscConfig+0x10c>
 80012de:	e000      	b.n	80012e2 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	f000 808a 	beq.w	8001404 <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012f0:	4b57      	ldr	r3, [pc, #348]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80012f2:	691b      	ldr	r3, [r3, #16]
 80012f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80012f8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80012fa:	4b55      	ldr	r3, [pc, #340]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80012fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012fe:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001300:	6a3b      	ldr	r3, [r7, #32]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d007      	beq.n	8001316 <HAL_RCC_OscConfig+0x162>
 8001306:	6a3b      	ldr	r3, [r7, #32]
 8001308:	2b18      	cmp	r3, #24
 800130a:	d137      	bne.n	800137c <HAL_RCC_OscConfig+0x1c8>
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	f003 0303 	and.w	r3, r3, #3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d132      	bne.n	800137c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001316:	4b4e      	ldr	r3, [pc, #312]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0304 	and.w	r3, r3, #4
 800131e:	2b00      	cmp	r3, #0
 8001320:	d005      	beq.n	800132e <HAL_RCC_OscConfig+0x17a>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d101      	bne.n	800132e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e2e3      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800132e:	4b48      	ldr	r3, [pc, #288]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f023 0219 	bic.w	r2, r3, #25
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	4945      	ldr	r1, [pc, #276]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 800133c:	4313      	orrs	r3, r2
 800133e:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001340:	f7ff fc6a 	bl	8000c18 <HAL_GetTick>
 8001344:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001348:	f7ff fc66 	bl	8000c18 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e2cd      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800135a:	4b3d      	ldr	r3, [pc, #244]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0304 	and.w	r3, r3, #4
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f0      	beq.n	8001348 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001366:	4b3a      	ldr	r3, [pc, #232]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	691b      	ldr	r3, [r3, #16]
 8001372:	061b      	lsls	r3, r3, #24
 8001374:	4936      	ldr	r1, [pc, #216]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001376:	4313      	orrs	r3, r2
 8001378:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800137a:	e043      	b.n	8001404 <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d026      	beq.n	80013d2 <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001384:	4b32      	ldr	r3, [pc, #200]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f023 0219 	bic.w	r2, r3, #25
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	492f      	ldr	r1, [pc, #188]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001392:	4313      	orrs	r3, r2
 8001394:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001396:	f7ff fc3f 	bl	8000c18 <HAL_GetTick>
 800139a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800139c:	e008      	b.n	80013b0 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800139e:	f7ff fc3b 	bl	8000c18 <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e2a2      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80013b0:	4b27      	ldr	r3, [pc, #156]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d0f0      	beq.n	800139e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013bc:	4b24      	ldr	r3, [pc, #144]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	691b      	ldr	r3, [r3, #16]
 80013c8:	061b      	lsls	r3, r3, #24
 80013ca:	4921      	ldr	r1, [pc, #132]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80013cc:	4313      	orrs	r3, r2
 80013ce:	604b      	str	r3, [r1, #4]
 80013d0:	e018      	b.n	8001404 <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013d2:	4b1f      	ldr	r3, [pc, #124]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a1e      	ldr	r2, [pc, #120]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80013d8:	f023 0301 	bic.w	r3, r3, #1
 80013dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013de:	f7ff fc1b 	bl	8000c18 <HAL_GetTick>
 80013e2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80013e4:	e008      	b.n	80013f8 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013e6:	f7ff fc17 	bl	8000c18 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d901      	bls.n	80013f8 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	e27e      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80013f8:	4b15      	ldr	r3, [pc, #84]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0304 	and.w	r3, r3, #4
 8001400:	2b00      	cmp	r3, #0
 8001402:	d1f0      	bne.n	80013e6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0310 	and.w	r3, r3, #16
 800140c:	2b00      	cmp	r3, #0
 800140e:	d06d      	beq.n	80014ec <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001412:	691b      	ldr	r3, [r3, #16]
 8001414:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001418:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800141a:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 800141c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800141e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	2b08      	cmp	r3, #8
 8001424:	d007      	beq.n	8001436 <HAL_RCC_OscConfig+0x282>
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	2b18      	cmp	r3, #24
 800142a:	d11e      	bne.n	800146a <HAL_RCC_OscConfig+0x2b6>
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	f003 0303 	and.w	r3, r3, #3
 8001432:	2b01      	cmp	r3, #1
 8001434:	d119      	bne.n	800146a <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001436:	4b06      	ldr	r3, [pc, #24]	; (8001450 <HAL_RCC_OscConfig+0x29c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800143e:	2b00      	cmp	r3, #0
 8001440:	d008      	beq.n	8001454 <HAL_RCC_OscConfig+0x2a0>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	2b80      	cmp	r3, #128	; 0x80
 8001448:	d004      	beq.n	8001454 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e253      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
 800144e:	bf00      	nop
 8001450:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001454:	4ba3      	ldr	r3, [pc, #652]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a1b      	ldr	r3, [r3, #32]
 8001460:	061b      	lsls	r3, r3, #24
 8001462:	49a0      	ldr	r1, [pc, #640]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001464:	4313      	orrs	r3, r2
 8001466:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001468:	e040      	b.n	80014ec <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d023      	beq.n	80014ba <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001472:	4b9c      	ldr	r3, [pc, #624]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a9b      	ldr	r2, [pc, #620]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800147c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147e:	f7ff fbcb 	bl	8000c18 <HAL_GetTick>
 8001482:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001484:	e008      	b.n	8001498 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001486:	f7ff fbc7 	bl	8000c18 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d901      	bls.n	8001498 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e22e      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001498:	4b92      	ldr	r3, [pc, #584]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0f0      	beq.n	8001486 <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80014a4:	4b8f      	ldr	r3, [pc, #572]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6a1b      	ldr	r3, [r3, #32]
 80014b0:	061b      	lsls	r3, r3, #24
 80014b2:	498c      	ldr	r1, [pc, #560]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80014b4:	4313      	orrs	r3, r2
 80014b6:	60cb      	str	r3, [r1, #12]
 80014b8:	e018      	b.n	80014ec <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80014ba:	4b8a      	ldr	r3, [pc, #552]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a89      	ldr	r2, [pc, #548]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80014c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80014c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c6:	f7ff fba7 	bl	8000c18 <HAL_GetTick>
 80014ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80014cc:	e008      	b.n	80014e0 <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80014ce:	f7ff fba3 	bl	8000c18 <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d901      	bls.n	80014e0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e20a      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80014e0:	4b80      	ldr	r3, [pc, #512]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f0      	bne.n	80014ce <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0308 	and.w	r3, r3, #8
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d036      	beq.n	8001566 <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	695b      	ldr	r3, [r3, #20]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d019      	beq.n	8001534 <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001500:	4b78      	ldr	r3, [pc, #480]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001502:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001504:	4a77      	ldr	r2, [pc, #476]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001506:	f043 0301 	orr.w	r3, r3, #1
 800150a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800150c:	f7ff fb84 	bl	8000c18 <HAL_GetTick>
 8001510:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001514:	f7ff fb80 	bl	8000c18 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e1e7      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001526:	4b6f      	ldr	r3, [pc, #444]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001528:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d0f0      	beq.n	8001514 <HAL_RCC_OscConfig+0x360>
 8001532:	e018      	b.n	8001566 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001534:	4b6b      	ldr	r3, [pc, #428]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001536:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001538:	4a6a      	ldr	r2, [pc, #424]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800153a:	f023 0301 	bic.w	r3, r3, #1
 800153e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001540:	f7ff fb6a 	bl	8000c18 <HAL_GetTick>
 8001544:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001548:	f7ff fb66 	bl	8000c18 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e1cd      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800155a:	4b62      	ldr	r3, [pc, #392]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800155c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d1f0      	bne.n	8001548 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0320 	and.w	r3, r3, #32
 800156e:	2b00      	cmp	r3, #0
 8001570:	d036      	beq.n	80015e0 <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d019      	beq.n	80015ae <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800157a:	4b5a      	ldr	r3, [pc, #360]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a59      	ldr	r2, [pc, #356]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001580:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001584:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001586:	f7ff fb47 	bl	8000c18 <HAL_GetTick>
 800158a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800158c:	e008      	b.n	80015a0 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800158e:	f7ff fb43 	bl	8000c18 <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d901      	bls.n	80015a0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e1aa      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80015a0:	4b50      	ldr	r3, [pc, #320]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d0f0      	beq.n	800158e <HAL_RCC_OscConfig+0x3da>
 80015ac:	e018      	b.n	80015e0 <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80015ae:	4b4d      	ldr	r3, [pc, #308]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a4c      	ldr	r2, [pc, #304]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80015b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80015b8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80015ba:	f7ff fb2d 	bl	8000c18 <HAL_GetTick>
 80015be:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015c0:	e008      	b.n	80015d4 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80015c2:	f7ff fb29 	bl	8000c18 <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e190      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015d4:	4b43      	ldr	r3, [pc, #268]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d1f0      	bne.n	80015c2 <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0304 	and.w	r3, r3, #4
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f000 8085 	beq.w	80016f8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80015ee:	4b3e      	ldr	r3, [pc, #248]	; (80016e8 <HAL_RCC_OscConfig+0x534>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a3d      	ldr	r2, [pc, #244]	; (80016e8 <HAL_RCC_OscConfig+0x534>)
 80015f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80015fa:	f7ff fb0d 	bl	8000c18 <HAL_GetTick>
 80015fe:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001602:	f7ff fb09 	bl	8000c18 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b64      	cmp	r3, #100	; 0x64
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e170      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001614:	4b34      	ldr	r3, [pc, #208]	; (80016e8 <HAL_RCC_OscConfig+0x534>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0f0      	beq.n	8001602 <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d106      	bne.n	8001636 <HAL_RCC_OscConfig+0x482>
 8001628:	4b2e      	ldr	r3, [pc, #184]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800162a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162c:	4a2d      	ldr	r2, [pc, #180]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	6713      	str	r3, [r2, #112]	; 0x70
 8001634:	e02d      	b.n	8001692 <HAL_RCC_OscConfig+0x4de>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d10c      	bne.n	8001658 <HAL_RCC_OscConfig+0x4a4>
 800163e:	4b29      	ldr	r3, [pc, #164]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001642:	4a28      	ldr	r2, [pc, #160]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001644:	f023 0301 	bic.w	r3, r3, #1
 8001648:	6713      	str	r3, [r2, #112]	; 0x70
 800164a:	4b26      	ldr	r3, [pc, #152]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800164c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164e:	4a25      	ldr	r2, [pc, #148]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001650:	f023 0304 	bic.w	r3, r3, #4
 8001654:	6713      	str	r3, [r2, #112]	; 0x70
 8001656:	e01c      	b.n	8001692 <HAL_RCC_OscConfig+0x4de>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	2b05      	cmp	r3, #5
 800165e:	d10c      	bne.n	800167a <HAL_RCC_OscConfig+0x4c6>
 8001660:	4b20      	ldr	r3, [pc, #128]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001664:	4a1f      	ldr	r2, [pc, #124]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001666:	f043 0304 	orr.w	r3, r3, #4
 800166a:	6713      	str	r3, [r2, #112]	; 0x70
 800166c:	4b1d      	ldr	r3, [pc, #116]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800166e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001670:	4a1c      	ldr	r2, [pc, #112]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	6713      	str	r3, [r2, #112]	; 0x70
 8001678:	e00b      	b.n	8001692 <HAL_RCC_OscConfig+0x4de>
 800167a:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800167c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800167e:	4a19      	ldr	r2, [pc, #100]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001680:	f023 0301 	bic.w	r3, r3, #1
 8001684:	6713      	str	r3, [r2, #112]	; 0x70
 8001686:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 8001688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800168a:	4a16      	ldr	r2, [pc, #88]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 800168c:	f023 0304 	bic.w	r3, r3, #4
 8001690:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d015      	beq.n	80016c6 <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800169a:	f7ff fabd 	bl	8000c18 <HAL_GetTick>
 800169e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016a0:	e00a      	b.n	80016b8 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a2:	f7ff fab9 	bl	8000c18 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e11e      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016b8:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <HAL_RCC_OscConfig+0x530>)
 80016ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d0ee      	beq.n	80016a2 <HAL_RCC_OscConfig+0x4ee>
 80016c4:	e018      	b.n	80016f8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016c6:	f7ff faa7 	bl	8000c18 <HAL_GetTick>
 80016ca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016cc:	e00e      	b.n	80016ec <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016ce:	f7ff faa3 	bl	8000c18 <HAL_GetTick>
 80016d2:	4602      	mov	r2, r0
 80016d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016dc:	4293      	cmp	r3, r2
 80016de:	d905      	bls.n	80016ec <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e108      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
 80016e4:	58024400 	.word	0x58024400
 80016e8:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016ec:	4b84      	ldr	r3, [pc, #528]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80016ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1ea      	bne.n	80016ce <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f000 80f9 	beq.w	80018f4 <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001702:	4b7f      	ldr	r3, [pc, #508]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001704:	691b      	ldr	r3, [r3, #16]
 8001706:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800170a:	2b18      	cmp	r3, #24
 800170c:	f000 80b4 	beq.w	8001878 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001714:	2b02      	cmp	r3, #2
 8001716:	f040 8095 	bne.w	8001844 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800171a:	4b79      	ldr	r3, [pc, #484]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a78      	ldr	r2, [pc, #480]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001720:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001724:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001726:	f7ff fa77 	bl	8000c18 <HAL_GetTick>
 800172a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800172c:	e008      	b.n	8001740 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800172e:	f7ff fa73 	bl	8000c18 <HAL_GetTick>
 8001732:	4602      	mov	r2, r0
 8001734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d901      	bls.n	8001740 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e0da      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001740:	4b6f      	ldr	r3, [pc, #444]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1f0      	bne.n	800172e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800174c:	4b6c      	ldr	r3, [pc, #432]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 800174e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001750:	4b6c      	ldr	r3, [pc, #432]	; (8001904 <HAL_RCC_OscConfig+0x750>)
 8001752:	4013      	ands	r3, r2
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800175c:	0112      	lsls	r2, r2, #4
 800175e:	430a      	orrs	r2, r1
 8001760:	4967      	ldr	r1, [pc, #412]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001762:	4313      	orrs	r3, r2
 8001764:	628b      	str	r3, [r1, #40]	; 0x28
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	3b01      	subs	r3, #1
 800176c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001774:	3b01      	subs	r3, #1
 8001776:	025b      	lsls	r3, r3, #9
 8001778:	b29b      	uxth	r3, r3
 800177a:	431a      	orrs	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001780:	3b01      	subs	r3, #1
 8001782:	041b      	lsls	r3, r3, #16
 8001784:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001788:	431a      	orrs	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800178e:	3b01      	subs	r3, #1
 8001790:	061b      	lsls	r3, r3, #24
 8001792:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001796:	495a      	ldr	r1, [pc, #360]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001798:	4313      	orrs	r3, r2
 800179a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800179c:	4b58      	ldr	r3, [pc, #352]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 800179e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a0:	4a57      	ldr	r2, [pc, #348]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017a2:	f023 0301 	bic.w	r3, r3, #1
 80017a6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80017a8:	4b55      	ldr	r3, [pc, #340]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017ac:	4b56      	ldr	r3, [pc, #344]	; (8001908 <HAL_RCC_OscConfig+0x754>)
 80017ae:	4013      	ands	r3, r2
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80017b4:	00d2      	lsls	r2, r2, #3
 80017b6:	4952      	ldr	r1, [pc, #328]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017b8:	4313      	orrs	r3, r2
 80017ba:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80017bc:	4b50      	ldr	r3, [pc, #320]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c0:	f023 020c 	bic.w	r2, r3, #12
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c8:	494d      	ldr	r1, [pc, #308]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80017ce:	4b4c      	ldr	r3, [pc, #304]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d2:	f023 0202 	bic.w	r2, r3, #2
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017da:	4949      	ldr	r1, [pc, #292]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017dc:	4313      	orrs	r3, r2
 80017de:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80017e0:	4b47      	ldr	r3, [pc, #284]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017e4:	4a46      	ldr	r2, [pc, #280]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80017ec:	4b44      	ldr	r3, [pc, #272]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017f0:	4a43      	ldr	r2, [pc, #268]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017f6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80017f8:	4b41      	ldr	r3, [pc, #260]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017fc:	4a40      	ldr	r2, [pc, #256]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 80017fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001802:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001804:	4b3e      	ldr	r3, [pc, #248]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001808:	4a3d      	ldr	r2, [pc, #244]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 800180a:	f043 0301 	orr.w	r3, r3, #1
 800180e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001810:	4b3b      	ldr	r3, [pc, #236]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a3a      	ldr	r2, [pc, #232]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001816:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800181a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800181c:	f7ff f9fc 	bl	8000c18 <HAL_GetTick>
 8001820:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001824:	f7ff f9f8 	bl	8000c18 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e05f      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001836:	4b32      	ldr	r3, [pc, #200]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d0f0      	beq.n	8001824 <HAL_RCC_OscConfig+0x670>
 8001842:	e057      	b.n	80018f4 <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001844:	4b2e      	ldr	r3, [pc, #184]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a2d      	ldr	r2, [pc, #180]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 800184a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800184e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001850:	f7ff f9e2 	bl	8000c18 <HAL_GetTick>
 8001854:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001856:	e008      	b.n	800186a <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001858:	f7ff f9de 	bl	8000c18 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b02      	cmp	r3, #2
 8001864:	d901      	bls.n	800186a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e045      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800186a:	4b25      	ldr	r3, [pc, #148]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d1f0      	bne.n	8001858 <HAL_RCC_OscConfig+0x6a4>
 8001876:	e03d      	b.n	80018f4 <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001878:	4b21      	ldr	r3, [pc, #132]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 800187a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800187e:	4b20      	ldr	r3, [pc, #128]	; (8001900 <HAL_RCC_OscConfig+0x74c>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001888:	2b01      	cmp	r3, #1
 800188a:	d031      	beq.n	80018f0 <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	f003 0203 	and.w	r2, r3, #3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001896:	429a      	cmp	r2, r3
 8001898:	d12a      	bne.n	80018f0 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	091b      	lsrs	r3, r3, #4
 800189e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d122      	bne.n	80018f0 <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d11a      	bne.n	80018f0 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	0a5b      	lsrs	r3, r3, #9
 80018be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018c6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d111      	bne.n	80018f0 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	0c1b      	lsrs	r3, r3, #16
 80018d0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018d8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80018da:	429a      	cmp	r2, r3
 80018dc:	d108      	bne.n	80018f0 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	0e1b      	lsrs	r3, r3, #24
 80018e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ea:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d001      	beq.n	80018f4 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e000      	b.n	80018f6 <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3730      	adds	r7, #48	; 0x30
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	58024400 	.word	0x58024400
 8001904:	fffffc0c 	.word	0xfffffc0c
 8001908:	ffff0007 	.word	0xffff0007

0800190c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d101      	bne.n	8001920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e19c      	b.n	8001c5a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001920:	4b8a      	ldr	r3, [pc, #552]	; (8001b4c <HAL_RCC_ClockConfig+0x240>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 030f 	and.w	r3, r3, #15
 8001928:	683a      	ldr	r2, [r7, #0]
 800192a:	429a      	cmp	r2, r3
 800192c:	d910      	bls.n	8001950 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800192e:	4b87      	ldr	r3, [pc, #540]	; (8001b4c <HAL_RCC_ClockConfig+0x240>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f023 020f 	bic.w	r2, r3, #15
 8001936:	4985      	ldr	r1, [pc, #532]	; (8001b4c <HAL_RCC_ClockConfig+0x240>)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	4313      	orrs	r3, r2
 800193c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800193e:	4b83      	ldr	r3, [pc, #524]	; (8001b4c <HAL_RCC_ClockConfig+0x240>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	429a      	cmp	r2, r3
 800194a:	d001      	beq.n	8001950 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e184      	b.n	8001c5a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0304 	and.w	r3, r3, #4
 8001958:	2b00      	cmp	r3, #0
 800195a:	d010      	beq.n	800197e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	691a      	ldr	r2, [r3, #16]
 8001960:	4b7b      	ldr	r3, [pc, #492]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001968:	429a      	cmp	r2, r3
 800196a:	d908      	bls.n	800197e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800196c:	4b78      	ldr	r3, [pc, #480]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	691b      	ldr	r3, [r3, #16]
 8001978:	4975      	ldr	r1, [pc, #468]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 800197a:	4313      	orrs	r3, r2
 800197c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	2b00      	cmp	r3, #0
 8001988:	d010      	beq.n	80019ac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	695a      	ldr	r2, [r3, #20]
 800198e:	4b70      	ldr	r3, [pc, #448]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001996:	429a      	cmp	r2, r3
 8001998:	d908      	bls.n	80019ac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800199a:	4b6d      	ldr	r3, [pc, #436]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	496a      	ldr	r1, [pc, #424]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 80019a8:	4313      	orrs	r3, r2
 80019aa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0310 	and.w	r3, r3, #16
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d010      	beq.n	80019da <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	699a      	ldr	r2, [r3, #24]
 80019bc:	4b64      	ldr	r3, [pc, #400]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 80019be:	69db      	ldr	r3, [r3, #28]
 80019c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d908      	bls.n	80019da <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80019c8:	4b61      	ldr	r3, [pc, #388]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	495e      	ldr	r1, [pc, #376]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 80019d6:	4313      	orrs	r3, r2
 80019d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0320 	and.w	r3, r3, #32
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d010      	beq.n	8001a08 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	69da      	ldr	r2, [r3, #28]
 80019ea:	4b59      	ldr	r3, [pc, #356]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 80019ec:	6a1b      	ldr	r3, [r3, #32]
 80019ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d908      	bls.n	8001a08 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80019f6:	4b56      	ldr	r3, [pc, #344]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 80019f8:	6a1b      	ldr	r3, [r3, #32]
 80019fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	69db      	ldr	r3, [r3, #28]
 8001a02:	4953      	ldr	r1, [pc, #332]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d010      	beq.n	8001a36 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	68da      	ldr	r2, [r3, #12]
 8001a18:	4b4d      	ldr	r3, [pc, #308]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	f003 030f 	and.w	r3, r3, #15
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d908      	bls.n	8001a36 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a24:	4b4a      	ldr	r3, [pc, #296]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a26:	699b      	ldr	r3, [r3, #24]
 8001a28:	f023 020f 	bic.w	r2, r3, #15
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	4947      	ldr	r1, [pc, #284]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a32:	4313      	orrs	r3, r2
 8001a34:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d055      	beq.n	8001aee <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001a42:	4b43      	ldr	r3, [pc, #268]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a44:	699b      	ldr	r3, [r3, #24]
 8001a46:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	4940      	ldr	r1, [pc, #256]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a50:	4313      	orrs	r3, r2
 8001a52:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d107      	bne.n	8001a6c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a5c:	4b3c      	ldr	r3, [pc, #240]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d121      	bne.n	8001aac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e0f6      	b.n	8001c5a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	2b03      	cmp	r3, #3
 8001a72:	d107      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a74:	4b36      	ldr	r3, [pc, #216]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d115      	bne.n	8001aac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e0ea      	b.n	8001c5a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d107      	bne.n	8001a9c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a8c:	4b30      	ldr	r3, [pc, #192]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d109      	bne.n	8001aac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e0de      	b.n	8001c5a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a9c:	4b2c      	ldr	r3, [pc, #176]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0304 	and.w	r3, r3, #4
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d101      	bne.n	8001aac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e0d6      	b.n	8001c5a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001aac:	4b28      	ldr	r3, [pc, #160]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	f023 0207 	bic.w	r2, r3, #7
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	4925      	ldr	r1, [pc, #148]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001abe:	f7ff f8ab 	bl	8000c18 <HAL_GetTick>
 8001ac2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ac4:	e00a      	b.n	8001adc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ac6:	f7ff f8a7 	bl	8000c18 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e0be      	b.n	8001c5a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001adc:	4b1c      	ldr	r3, [pc, #112]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	00db      	lsls	r3, r3, #3
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d1eb      	bne.n	8001ac6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d010      	beq.n	8001b1c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68da      	ldr	r2, [r3, #12]
 8001afe:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001b00:	699b      	ldr	r3, [r3, #24]
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d208      	bcs.n	8001b1c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b0a:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	f023 020f 	bic.w	r2, r3, #15
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	490e      	ldr	r1, [pc, #56]	; (8001b50 <HAL_RCC_ClockConfig+0x244>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b1c:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <HAL_RCC_ClockConfig+0x240>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 030f 	and.w	r3, r3, #15
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d214      	bcs.n	8001b54 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2a:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <HAL_RCC_ClockConfig+0x240>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f023 020f 	bic.w	r2, r3, #15
 8001b32:	4906      	ldr	r1, [pc, #24]	; (8001b4c <HAL_RCC_ClockConfig+0x240>)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3a:	4b04      	ldr	r3, [pc, #16]	; (8001b4c <HAL_RCC_ClockConfig+0x240>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 030f 	and.w	r3, r3, #15
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d005      	beq.n	8001b54 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e086      	b.n	8001c5a <HAL_RCC_ClockConfig+0x34e>
 8001b4c:	52002000 	.word	0x52002000
 8001b50:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0304 	and.w	r3, r3, #4
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d010      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	691a      	ldr	r2, [r3, #16]
 8001b64:	4b3f      	ldr	r3, [pc, #252]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d208      	bcs.n	8001b82 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b70:	4b3c      	ldr	r3, [pc, #240]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	691b      	ldr	r3, [r3, #16]
 8001b7c:	4939      	ldr	r1, [pc, #228]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0308 	and.w	r3, r3, #8
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d010      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	695a      	ldr	r2, [r3, #20]
 8001b92:	4b34      	ldr	r3, [pc, #208]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d208      	bcs.n	8001bb0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001b9e:	4b31      	ldr	r3, [pc, #196]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	492e      	ldr	r1, [pc, #184]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0310 	and.w	r3, r3, #16
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d010      	beq.n	8001bde <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	699a      	ldr	r2, [r3, #24]
 8001bc0:	4b28      	ldr	r3, [pc, #160]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001bc2:	69db      	ldr	r3, [r3, #28]
 8001bc4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d208      	bcs.n	8001bde <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001bcc:	4b25      	ldr	r3, [pc, #148]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001bce:	69db      	ldr	r3, [r3, #28]
 8001bd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	4922      	ldr	r1, [pc, #136]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0320 	and.w	r3, r3, #32
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d010      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69da      	ldr	r2, [r3, #28]
 8001bee:	4b1d      	ldr	r3, [pc, #116]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d208      	bcs.n	8001c0c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001bfa:	4b1a      	ldr	r3, [pc, #104]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001bfc:	6a1b      	ldr	r3, [r3, #32]
 8001bfe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	4917      	ldr	r1, [pc, #92]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c0c:	f000 f834 	bl	8001c78 <HAL_RCC_GetSysClockFreq>
 8001c10:	4602      	mov	r2, r0
 8001c12:	4b14      	ldr	r3, [pc, #80]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001c14:	699b      	ldr	r3, [r3, #24]
 8001c16:	0a1b      	lsrs	r3, r3, #8
 8001c18:	f003 030f 	and.w	r3, r3, #15
 8001c1c:	4912      	ldr	r1, [pc, #72]	; (8001c68 <HAL_RCC_ClockConfig+0x35c>)
 8001c1e:	5ccb      	ldrb	r3, [r1, r3]
 8001c20:	f003 031f 	and.w	r3, r3, #31
 8001c24:	fa22 f303 	lsr.w	r3, r2, r3
 8001c28:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	; (8001c64 <HAL_RCC_ClockConfig+0x358>)
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	4a0d      	ldr	r2, [pc, #52]	; (8001c68 <HAL_RCC_ClockConfig+0x35c>)
 8001c34:	5cd3      	ldrb	r3, [r2, r3]
 8001c36:	f003 031f 	and.w	r3, r3, #31
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c40:	4a0a      	ldr	r2, [pc, #40]	; (8001c6c <HAL_RCC_ClockConfig+0x360>)
 8001c42:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c44:	4a0a      	ldr	r2, [pc, #40]	; (8001c70 <HAL_RCC_ClockConfig+0x364>)
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <HAL_RCC_ClockConfig+0x368>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7fe fd08 	bl	8000664 <HAL_InitTick>
 8001c54:	4603      	mov	r3, r0
 8001c56:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	58024400 	.word	0x58024400
 8001c68:	0800514c 	.word	0x0800514c
 8001c6c:	24000004 	.word	0x24000004
 8001c70:	24000000 	.word	0x24000000
 8001c74:	24000008 	.word	0x24000008

08001c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b089      	sub	sp, #36	; 0x24
 8001c7c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c7e:	4bb3      	ldr	r3, [pc, #716]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c86:	2b18      	cmp	r3, #24
 8001c88:	f200 8155 	bhi.w	8001f36 <HAL_RCC_GetSysClockFreq+0x2be>
 8001c8c:	a201      	add	r2, pc, #4	; (adr r2, 8001c94 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c92:	bf00      	nop
 8001c94:	08001cf9 	.word	0x08001cf9
 8001c98:	08001f37 	.word	0x08001f37
 8001c9c:	08001f37 	.word	0x08001f37
 8001ca0:	08001f37 	.word	0x08001f37
 8001ca4:	08001f37 	.word	0x08001f37
 8001ca8:	08001f37 	.word	0x08001f37
 8001cac:	08001f37 	.word	0x08001f37
 8001cb0:	08001f37 	.word	0x08001f37
 8001cb4:	08001d1f 	.word	0x08001d1f
 8001cb8:	08001f37 	.word	0x08001f37
 8001cbc:	08001f37 	.word	0x08001f37
 8001cc0:	08001f37 	.word	0x08001f37
 8001cc4:	08001f37 	.word	0x08001f37
 8001cc8:	08001f37 	.word	0x08001f37
 8001ccc:	08001f37 	.word	0x08001f37
 8001cd0:	08001f37 	.word	0x08001f37
 8001cd4:	08001d25 	.word	0x08001d25
 8001cd8:	08001f37 	.word	0x08001f37
 8001cdc:	08001f37 	.word	0x08001f37
 8001ce0:	08001f37 	.word	0x08001f37
 8001ce4:	08001f37 	.word	0x08001f37
 8001ce8:	08001f37 	.word	0x08001f37
 8001cec:	08001f37 	.word	0x08001f37
 8001cf0:	08001f37 	.word	0x08001f37
 8001cf4:	08001d2b 	.word	0x08001d2b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001cf8:	4b94      	ldr	r3, [pc, #592]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0320 	and.w	r3, r3, #32
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d009      	beq.n	8001d18 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001d04:	4b91      	ldr	r3, [pc, #580]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	08db      	lsrs	r3, r3, #3
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	4a90      	ldr	r2, [pc, #576]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d10:	fa22 f303 	lsr.w	r3, r2, r3
 8001d14:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8001d16:	e111      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001d18:	4b8d      	ldr	r3, [pc, #564]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d1a:	61bb      	str	r3, [r7, #24]
    break;
 8001d1c:	e10e      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001d1e:	4b8d      	ldr	r3, [pc, #564]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001d20:	61bb      	str	r3, [r7, #24]
    break;
 8001d22:	e10b      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001d26:	61bb      	str	r3, [r7, #24]
    break;
 8001d28:	e108      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001d2a:	4b88      	ldr	r3, [pc, #544]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2e:	f003 0303 	and.w	r3, r3, #3
 8001d32:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001d34:	4b85      	ldr	r3, [pc, #532]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d38:	091b      	lsrs	r3, r3, #4
 8001d3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d3e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001d40:	4b82      	ldr	r3, [pc, #520]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d44:	f003 0301 	and.w	r3, r3, #1
 8001d48:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001d4a:	4b80      	ldr	r3, [pc, #512]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d4e:	08db      	lsrs	r3, r3, #3
 8001d50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	fb02 f303 	mul.w	r3, r2, r3
 8001d5a:	ee07 3a90 	vmov	s15, r3
 8001d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d62:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	f000 80e1 	beq.w	8001f30 <HAL_RCC_GetSysClockFreq+0x2b8>
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	f000 8083 	beq.w	8001e7c <HAL_RCC_GetSysClockFreq+0x204>
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	f200 80a1 	bhi.w	8001ec0 <HAL_RCC_GetSysClockFreq+0x248>
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d003      	beq.n	8001d8c <HAL_RCC_GetSysClockFreq+0x114>
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d056      	beq.n	8001e38 <HAL_RCC_GetSysClockFreq+0x1c0>
 8001d8a:	e099      	b.n	8001ec0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d8c:	4b6f      	ldr	r3, [pc, #444]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0320 	and.w	r3, r3, #32
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d02d      	beq.n	8001df4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001d98:	4b6c      	ldr	r3, [pc, #432]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	08db      	lsrs	r3, r3, #3
 8001d9e:	f003 0303 	and.w	r3, r3, #3
 8001da2:	4a6b      	ldr	r2, [pc, #428]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001da4:	fa22 f303 	lsr.w	r3, r2, r3
 8001da8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	ee07 3a90 	vmov	s15, r3
 8001db0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	ee07 3a90 	vmov	s15, r3
 8001dba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001dc2:	4b62      	ldr	r3, [pc, #392]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dca:	ee07 3a90 	vmov	s15, r3
 8001dce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8001dd6:	eddf 5a61 	vldr	s11, [pc, #388]	; 8001f5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001dda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001de2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001de6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001df2:	e087      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	ee07 3a90 	vmov	s15, r3
 8001dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dfe:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001f60 <HAL_RCC_GetSysClockFreq+0x2e8>
 8001e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e06:	4b51      	ldr	r3, [pc, #324]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e0e:	ee07 3a90 	vmov	s15, r3
 8001e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e16:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e1a:	eddf 5a50 	vldr	s11, [pc, #320]	; 8001f5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e36:	e065      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	ee07 3a90 	vmov	s15, r3
 8001e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e42:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001f64 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001e46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e4a:	4b40      	ldr	r3, [pc, #256]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e52:	ee07 3a90 	vmov	s15, r3
 8001e56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e5e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8001f5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e7a:	e043      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	ee07 3a90 	vmov	s15, r3
 8001e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e86:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001f68 <HAL_RCC_GetSysClockFreq+0x2f0>
 8001e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e8e:	4b2f      	ldr	r3, [pc, #188]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e96:	ee07 3a90 	vmov	s15, r3
 8001e9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ea2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8001f5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001eaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001eae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001eb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001ebe:	e021      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	ee07 3a90 	vmov	s15, r3
 8001ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eca:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001f64 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ed2:	4b1e      	ldr	r3, [pc, #120]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eda:	ee07 3a90 	vmov	s15, r3
 8001ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ee2:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ee6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8001f5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8001eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ef2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001efe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001f02:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f08:	0a5b      	lsrs	r3, r3, #9
 8001f0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f0e:	3301      	adds	r3, #1
 8001f10:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	ee07 3a90 	vmov	s15, r3
 8001f18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001f20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f28:	ee17 3a90 	vmov	r3, s15
 8001f2c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8001f2e:	e005      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	61bb      	str	r3, [r7, #24]
    break;
 8001f34:	e002      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8001f36:	4b07      	ldr	r3, [pc, #28]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001f38:	61bb      	str	r3, [r7, #24]
    break;
 8001f3a:	bf00      	nop
  }

  return sysclockfreq;
 8001f3c:	69bb      	ldr	r3, [r7, #24]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3724      	adds	r7, #36	; 0x24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	58024400 	.word	0x58024400
 8001f50:	03d09000 	.word	0x03d09000
 8001f54:	003d0900 	.word	0x003d0900
 8001f58:	017d7840 	.word	0x017d7840
 8001f5c:	46000000 	.word	0x46000000
 8001f60:	4c742400 	.word	0x4c742400
 8001f64:	4a742400 	.word	0x4a742400
 8001f68:	4bbebc20 	.word	0x4bbebc20

08001f6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001f72:	f7ff fe81 	bl	8001c78 <HAL_RCC_GetSysClockFreq>
 8001f76:	4602      	mov	r2, r0
 8001f78:	4b10      	ldr	r3, [pc, #64]	; (8001fbc <HAL_RCC_GetHCLKFreq+0x50>)
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	0a1b      	lsrs	r3, r3, #8
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	490f      	ldr	r1, [pc, #60]	; (8001fc0 <HAL_RCC_GetHCLKFreq+0x54>)
 8001f84:	5ccb      	ldrb	r3, [r1, r3]
 8001f86:	f003 031f 	and.w	r3, r3, #31
 8001f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f90:	4b0a      	ldr	r3, [pc, #40]	; (8001fbc <HAL_RCC_GetHCLKFreq+0x50>)
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	f003 030f 	and.w	r3, r3, #15
 8001f98:	4a09      	ldr	r2, [pc, #36]	; (8001fc0 <HAL_RCC_GetHCLKFreq+0x54>)
 8001f9a:	5cd3      	ldrb	r3, [r2, r3]
 8001f9c:	f003 031f 	and.w	r3, r3, #31
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fa6:	4a07      	ldr	r2, [pc, #28]	; (8001fc4 <HAL_RCC_GetHCLKFreq+0x58>)
 8001fa8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001faa:	4a07      	ldr	r2, [pc, #28]	; (8001fc8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8001fb0:	4b04      	ldr	r3, [pc, #16]	; (8001fc4 <HAL_RCC_GetHCLKFreq+0x58>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	58024400 	.word	0x58024400
 8001fc0:	0800514c 	.word	0x0800514c
 8001fc4:	24000004 	.word	0x24000004
 8001fc8:	24000000 	.word	0x24000000

08001fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8001fd0:	f7ff ffcc 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fd8:	69db      	ldr	r3, [r3, #28]
 8001fda:	0a1b      	lsrs	r3, r3, #8
 8001fdc:	f003 0307 	and.w	r3, r3, #7
 8001fe0:	4904      	ldr	r1, [pc, #16]	; (8001ff4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001fe2:	5ccb      	ldrb	r3, [r1, r3]
 8001fe4:	f003 031f 	and.w	r3, r3, #31
 8001fe8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	58024400 	.word	0x58024400
 8001ff4:	0800514c 	.word	0x0800514c

08001ff8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	223f      	movs	r2, #63	; 0x3f
 8002006:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002008:	4b1a      	ldr	r3, [pc, #104]	; (8002074 <HAL_RCC_GetClockConfig+0x7c>)
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	f003 0207 	and.w	r2, r3, #7
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8002014:	4b17      	ldr	r3, [pc, #92]	; (8002074 <HAL_RCC_GetClockConfig+0x7c>)
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8002020:	4b14      	ldr	r3, [pc, #80]	; (8002074 <HAL_RCC_GetClockConfig+0x7c>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	f003 020f 	and.w	r2, r3, #15
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800202c:	4b11      	ldr	r3, [pc, #68]	; (8002074 <HAL_RCC_GetClockConfig+0x7c>)
 800202e:	699b      	ldr	r3, [r3, #24]
 8002030:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8002038:	4b0e      	ldr	r3, [pc, #56]	; (8002074 <HAL_RCC_GetClockConfig+0x7c>)
 800203a:	69db      	ldr	r3, [r3, #28]
 800203c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8002044:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <HAL_RCC_GetClockConfig+0x7c>)
 8002046:	69db      	ldr	r3, [r3, #28]
 8002048:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8002050:	4b08      	ldr	r3, [pc, #32]	; (8002074 <HAL_RCC_GetClockConfig+0x7c>)
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800205c:	4b06      	ldr	r3, [pc, #24]	; (8002078 <HAL_RCC_GetClockConfig+0x80>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 020f 	and.w	r2, r3, #15
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	601a      	str	r2, [r3, #0]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	58024400 	.word	0x58024400
 8002078:	52002000 	.word	0x52002000

0800207c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e049      	b.n	8002122 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d106      	bne.n	80020a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f000 f841 	bl	800212a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2202      	movs	r2, #2
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	3304      	adds	r3, #4
 80020b8:	4619      	mov	r1, r3
 80020ba:	4610      	mov	r0, r2
 80020bc:	f000 ff22 	bl	8002f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
	...

08002140 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2b01      	cmp	r3, #1
 8002152:	d001      	beq.n	8002158 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e05e      	b.n	8002216 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2202      	movs	r2, #2
 800215c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68da      	ldr	r2, [r3, #12]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f042 0201 	orr.w	r2, r2, #1
 800216e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a2b      	ldr	r2, [pc, #172]	; (8002224 <HAL_TIM_Base_Start_IT+0xe4>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d02c      	beq.n	80021d4 <HAL_TIM_Base_Start_IT+0x94>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002182:	d027      	beq.n	80021d4 <HAL_TIM_Base_Start_IT+0x94>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a27      	ldr	r2, [pc, #156]	; (8002228 <HAL_TIM_Base_Start_IT+0xe8>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d022      	beq.n	80021d4 <HAL_TIM_Base_Start_IT+0x94>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a26      	ldr	r2, [pc, #152]	; (800222c <HAL_TIM_Base_Start_IT+0xec>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d01d      	beq.n	80021d4 <HAL_TIM_Base_Start_IT+0x94>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a24      	ldr	r2, [pc, #144]	; (8002230 <HAL_TIM_Base_Start_IT+0xf0>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d018      	beq.n	80021d4 <HAL_TIM_Base_Start_IT+0x94>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a23      	ldr	r2, [pc, #140]	; (8002234 <HAL_TIM_Base_Start_IT+0xf4>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d013      	beq.n	80021d4 <HAL_TIM_Base_Start_IT+0x94>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a21      	ldr	r2, [pc, #132]	; (8002238 <HAL_TIM_Base_Start_IT+0xf8>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d00e      	beq.n	80021d4 <HAL_TIM_Base_Start_IT+0x94>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a20      	ldr	r2, [pc, #128]	; (800223c <HAL_TIM_Base_Start_IT+0xfc>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d009      	beq.n	80021d4 <HAL_TIM_Base_Start_IT+0x94>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a1e      	ldr	r2, [pc, #120]	; (8002240 <HAL_TIM_Base_Start_IT+0x100>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d004      	beq.n	80021d4 <HAL_TIM_Base_Start_IT+0x94>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a1d      	ldr	r2, [pc, #116]	; (8002244 <HAL_TIM_Base_Start_IT+0x104>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d115      	bne.n	8002200 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689a      	ldr	r2, [r3, #8]
 80021da:	4b1b      	ldr	r3, [pc, #108]	; (8002248 <HAL_TIM_Base_Start_IT+0x108>)
 80021dc:	4013      	ands	r3, r2
 80021de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2b06      	cmp	r3, #6
 80021e4:	d015      	beq.n	8002212 <HAL_TIM_Base_Start_IT+0xd2>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ec:	d011      	beq.n	8002212 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f042 0201 	orr.w	r2, r2, #1
 80021fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021fe:	e008      	b.n	8002212 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f042 0201 	orr.w	r2, r2, #1
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	e000      	b.n	8002214 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002212:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3714      	adds	r7, #20
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	40010000 	.word	0x40010000
 8002228:	40000400 	.word	0x40000400
 800222c:	40000800 	.word	0x40000800
 8002230:	40000c00 	.word	0x40000c00
 8002234:	40010400 	.word	0x40010400
 8002238:	40001800 	.word	0x40001800
 800223c:	40014000 	.word	0x40014000
 8002240:	4000e000 	.word	0x4000e000
 8002244:	4000e400 	.word	0x4000e400
 8002248:	00010007 	.word	0x00010007

0800224c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e049      	b.n	80022f2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b00      	cmp	r3, #0
 8002268:	d106      	bne.n	8002278 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7fe fbfa 	bl	8000a6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2202      	movs	r2, #2
 800227c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3304      	adds	r3, #4
 8002288:	4619      	mov	r1, r3
 800228a:	4610      	mov	r0, r2
 800228c:	f000 fe3a 	bl	8002f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
	...

080022fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d109      	bne.n	8002320 <HAL_TIM_PWM_Start+0x24>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b01      	cmp	r3, #1
 8002316:	bf14      	ite	ne
 8002318:	2301      	movne	r3, #1
 800231a:	2300      	moveq	r3, #0
 800231c:	b2db      	uxtb	r3, r3
 800231e:	e03c      	b.n	800239a <HAL_TIM_PWM_Start+0x9e>
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	2b04      	cmp	r3, #4
 8002324:	d109      	bne.n	800233a <HAL_TIM_PWM_Start+0x3e>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800232c:	b2db      	uxtb	r3, r3
 800232e:	2b01      	cmp	r3, #1
 8002330:	bf14      	ite	ne
 8002332:	2301      	movne	r3, #1
 8002334:	2300      	moveq	r3, #0
 8002336:	b2db      	uxtb	r3, r3
 8002338:	e02f      	b.n	800239a <HAL_TIM_PWM_Start+0x9e>
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	2b08      	cmp	r3, #8
 800233e:	d109      	bne.n	8002354 <HAL_TIM_PWM_Start+0x58>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b01      	cmp	r3, #1
 800234a:	bf14      	ite	ne
 800234c:	2301      	movne	r3, #1
 800234e:	2300      	moveq	r3, #0
 8002350:	b2db      	uxtb	r3, r3
 8002352:	e022      	b.n	800239a <HAL_TIM_PWM_Start+0x9e>
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	2b0c      	cmp	r3, #12
 8002358:	d109      	bne.n	800236e <HAL_TIM_PWM_Start+0x72>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b01      	cmp	r3, #1
 8002364:	bf14      	ite	ne
 8002366:	2301      	movne	r3, #1
 8002368:	2300      	moveq	r3, #0
 800236a:	b2db      	uxtb	r3, r3
 800236c:	e015      	b.n	800239a <HAL_TIM_PWM_Start+0x9e>
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	2b10      	cmp	r3, #16
 8002372:	d109      	bne.n	8002388 <HAL_TIM_PWM_Start+0x8c>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b01      	cmp	r3, #1
 800237e:	bf14      	ite	ne
 8002380:	2301      	movne	r3, #1
 8002382:	2300      	moveq	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	e008      	b.n	800239a <HAL_TIM_PWM_Start+0x9e>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b01      	cmp	r3, #1
 8002392:	bf14      	ite	ne
 8002394:	2301      	movne	r3, #1
 8002396:	2300      	moveq	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e0ab      	b.n	80024fa <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d104      	bne.n	80023b2 <HAL_TIM_PWM_Start+0xb6>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2202      	movs	r2, #2
 80023ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023b0:	e023      	b.n	80023fa <HAL_TIM_PWM_Start+0xfe>
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	2b04      	cmp	r3, #4
 80023b6:	d104      	bne.n	80023c2 <HAL_TIM_PWM_Start+0xc6>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2202      	movs	r2, #2
 80023bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023c0:	e01b      	b.n	80023fa <HAL_TIM_PWM_Start+0xfe>
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	2b08      	cmp	r3, #8
 80023c6:	d104      	bne.n	80023d2 <HAL_TIM_PWM_Start+0xd6>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2202      	movs	r2, #2
 80023cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023d0:	e013      	b.n	80023fa <HAL_TIM_PWM_Start+0xfe>
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	2b0c      	cmp	r3, #12
 80023d6:	d104      	bne.n	80023e2 <HAL_TIM_PWM_Start+0xe6>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2202      	movs	r2, #2
 80023dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80023e0:	e00b      	b.n	80023fa <HAL_TIM_PWM_Start+0xfe>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	2b10      	cmp	r3, #16
 80023e6:	d104      	bne.n	80023f2 <HAL_TIM_PWM_Start+0xf6>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2202      	movs	r2, #2
 80023ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023f0:	e003      	b.n	80023fa <HAL_TIM_PWM_Start+0xfe>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2202      	movs	r2, #2
 80023f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2201      	movs	r2, #1
 8002400:	6839      	ldr	r1, [r7, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f001 fa30 	bl	8003868 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a3d      	ldr	r2, [pc, #244]	; (8002504 <HAL_TIM_PWM_Start+0x208>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d013      	beq.n	800243a <HAL_TIM_PWM_Start+0x13e>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a3c      	ldr	r2, [pc, #240]	; (8002508 <HAL_TIM_PWM_Start+0x20c>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d00e      	beq.n	800243a <HAL_TIM_PWM_Start+0x13e>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a3a      	ldr	r2, [pc, #232]	; (800250c <HAL_TIM_PWM_Start+0x210>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d009      	beq.n	800243a <HAL_TIM_PWM_Start+0x13e>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a39      	ldr	r2, [pc, #228]	; (8002510 <HAL_TIM_PWM_Start+0x214>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d004      	beq.n	800243a <HAL_TIM_PWM_Start+0x13e>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a37      	ldr	r2, [pc, #220]	; (8002514 <HAL_TIM_PWM_Start+0x218>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d101      	bne.n	800243e <HAL_TIM_PWM_Start+0x142>
 800243a:	2301      	movs	r3, #1
 800243c:	e000      	b.n	8002440 <HAL_TIM_PWM_Start+0x144>
 800243e:	2300      	movs	r3, #0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d007      	beq.n	8002454 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002452:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a2a      	ldr	r2, [pc, #168]	; (8002504 <HAL_TIM_PWM_Start+0x208>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d02c      	beq.n	80024b8 <HAL_TIM_PWM_Start+0x1bc>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002466:	d027      	beq.n	80024b8 <HAL_TIM_PWM_Start+0x1bc>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a2a      	ldr	r2, [pc, #168]	; (8002518 <HAL_TIM_PWM_Start+0x21c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d022      	beq.n	80024b8 <HAL_TIM_PWM_Start+0x1bc>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a29      	ldr	r2, [pc, #164]	; (800251c <HAL_TIM_PWM_Start+0x220>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d01d      	beq.n	80024b8 <HAL_TIM_PWM_Start+0x1bc>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a27      	ldr	r2, [pc, #156]	; (8002520 <HAL_TIM_PWM_Start+0x224>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d018      	beq.n	80024b8 <HAL_TIM_PWM_Start+0x1bc>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a1f      	ldr	r2, [pc, #124]	; (8002508 <HAL_TIM_PWM_Start+0x20c>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d013      	beq.n	80024b8 <HAL_TIM_PWM_Start+0x1bc>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a23      	ldr	r2, [pc, #140]	; (8002524 <HAL_TIM_PWM_Start+0x228>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d00e      	beq.n	80024b8 <HAL_TIM_PWM_Start+0x1bc>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a1b      	ldr	r2, [pc, #108]	; (800250c <HAL_TIM_PWM_Start+0x210>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d009      	beq.n	80024b8 <HAL_TIM_PWM_Start+0x1bc>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a1f      	ldr	r2, [pc, #124]	; (8002528 <HAL_TIM_PWM_Start+0x22c>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d004      	beq.n	80024b8 <HAL_TIM_PWM_Start+0x1bc>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a1e      	ldr	r2, [pc, #120]	; (800252c <HAL_TIM_PWM_Start+0x230>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d115      	bne.n	80024e4 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	4b1c      	ldr	r3, [pc, #112]	; (8002530 <HAL_TIM_PWM_Start+0x234>)
 80024c0:	4013      	ands	r3, r2
 80024c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2b06      	cmp	r3, #6
 80024c8:	d015      	beq.n	80024f6 <HAL_TIM_PWM_Start+0x1fa>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024d0:	d011      	beq.n	80024f6 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f042 0201 	orr.w	r2, r2, #1
 80024e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024e2:	e008      	b.n	80024f6 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0201 	orr.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	e000      	b.n	80024f8 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40010000 	.word	0x40010000
 8002508:	40010400 	.word	0x40010400
 800250c:	40014000 	.word	0x40014000
 8002510:	40014400 	.word	0x40014400
 8002514:	40014800 	.word	0x40014800
 8002518:	40000400 	.word	0x40000400
 800251c:	40000800 	.word	0x40000800
 8002520:	40000c00 	.word	0x40000c00
 8002524:	40001800 	.word	0x40001800
 8002528:	4000e000 	.word	0x4000e000
 800252c:	4000e400 	.word	0x4000e400
 8002530:	00010007 	.word	0x00010007

08002534 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e049      	b.n	80025da <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d106      	bne.n	8002560 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7fe fa36 	bl	80009cc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2202      	movs	r2, #2
 8002564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3304      	adds	r3, #4
 8002570:	4619      	mov	r1, r3
 8002572:	4610      	mov	r0, r2
 8002574:	f000 fcc6 	bl	8002f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ee:	2300      	movs	r3, #0
 80025f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d104      	bne.n	8002602 <HAL_TIM_IC_Start_IT+0x1e>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	e023      	b.n	800264a <HAL_TIM_IC_Start_IT+0x66>
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	2b04      	cmp	r3, #4
 8002606:	d104      	bne.n	8002612 <HAL_TIM_IC_Start_IT+0x2e>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800260e:	b2db      	uxtb	r3, r3
 8002610:	e01b      	b.n	800264a <HAL_TIM_IC_Start_IT+0x66>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	2b08      	cmp	r3, #8
 8002616:	d104      	bne.n	8002622 <HAL_TIM_IC_Start_IT+0x3e>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800261e:	b2db      	uxtb	r3, r3
 8002620:	e013      	b.n	800264a <HAL_TIM_IC_Start_IT+0x66>
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	2b0c      	cmp	r3, #12
 8002626:	d104      	bne.n	8002632 <HAL_TIM_IC_Start_IT+0x4e>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800262e:	b2db      	uxtb	r3, r3
 8002630:	e00b      	b.n	800264a <HAL_TIM_IC_Start_IT+0x66>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b10      	cmp	r3, #16
 8002636:	d104      	bne.n	8002642 <HAL_TIM_IC_Start_IT+0x5e>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800263e:	b2db      	uxtb	r3, r3
 8002640:	e003      	b.n	800264a <HAL_TIM_IC_Start_IT+0x66>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002648:	b2db      	uxtb	r3, r3
 800264a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d104      	bne.n	800265c <HAL_TIM_IC_Start_IT+0x78>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002658:	b2db      	uxtb	r3, r3
 800265a:	e013      	b.n	8002684 <HAL_TIM_IC_Start_IT+0xa0>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	2b04      	cmp	r3, #4
 8002660:	d104      	bne.n	800266c <HAL_TIM_IC_Start_IT+0x88>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002668:	b2db      	uxtb	r3, r3
 800266a:	e00b      	b.n	8002684 <HAL_TIM_IC_Start_IT+0xa0>
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	2b08      	cmp	r3, #8
 8002670:	d104      	bne.n	800267c <HAL_TIM_IC_Start_IT+0x98>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002678:	b2db      	uxtb	r3, r3
 800267a:	e003      	b.n	8002684 <HAL_TIM_IC_Start_IT+0xa0>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002682:	b2db      	uxtb	r3, r3
 8002684:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002686:	7bbb      	ldrb	r3, [r7, #14]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d102      	bne.n	8002692 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800268c:	7b7b      	ldrb	r3, [r7, #13]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d001      	beq.n	8002696 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e0ec      	b.n	8002870 <HAL_TIM_IC_Start_IT+0x28c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d104      	bne.n	80026a6 <HAL_TIM_IC_Start_IT+0xc2>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2202      	movs	r2, #2
 80026a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026a4:	e023      	b.n	80026ee <HAL_TIM_IC_Start_IT+0x10a>
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	2b04      	cmp	r3, #4
 80026aa:	d104      	bne.n	80026b6 <HAL_TIM_IC_Start_IT+0xd2>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2202      	movs	r2, #2
 80026b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026b4:	e01b      	b.n	80026ee <HAL_TIM_IC_Start_IT+0x10a>
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	2b08      	cmp	r3, #8
 80026ba:	d104      	bne.n	80026c6 <HAL_TIM_IC_Start_IT+0xe2>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2202      	movs	r2, #2
 80026c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026c4:	e013      	b.n	80026ee <HAL_TIM_IC_Start_IT+0x10a>
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	2b0c      	cmp	r3, #12
 80026ca:	d104      	bne.n	80026d6 <HAL_TIM_IC_Start_IT+0xf2>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2202      	movs	r2, #2
 80026d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80026d4:	e00b      	b.n	80026ee <HAL_TIM_IC_Start_IT+0x10a>
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	2b10      	cmp	r3, #16
 80026da:	d104      	bne.n	80026e6 <HAL_TIM_IC_Start_IT+0x102>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026e4:	e003      	b.n	80026ee <HAL_TIM_IC_Start_IT+0x10a>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2202      	movs	r2, #2
 80026ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d104      	bne.n	80026fe <HAL_TIM_IC_Start_IT+0x11a>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2202      	movs	r2, #2
 80026f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026fc:	e013      	b.n	8002726 <HAL_TIM_IC_Start_IT+0x142>
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	2b04      	cmp	r3, #4
 8002702:	d104      	bne.n	800270e <HAL_TIM_IC_Start_IT+0x12a>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2202      	movs	r2, #2
 8002708:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800270c:	e00b      	b.n	8002726 <HAL_TIM_IC_Start_IT+0x142>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	2b08      	cmp	r3, #8
 8002712:	d104      	bne.n	800271e <HAL_TIM_IC_Start_IT+0x13a>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2202      	movs	r2, #2
 8002718:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800271c:	e003      	b.n	8002726 <HAL_TIM_IC_Start_IT+0x142>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2202      	movs	r2, #2
 8002722:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	2b0c      	cmp	r3, #12
 800272a:	d841      	bhi.n	80027b0 <HAL_TIM_IC_Start_IT+0x1cc>
 800272c:	a201      	add	r2, pc, #4	; (adr r2, 8002734 <HAL_TIM_IC_Start_IT+0x150>)
 800272e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002732:	bf00      	nop
 8002734:	08002769 	.word	0x08002769
 8002738:	080027b1 	.word	0x080027b1
 800273c:	080027b1 	.word	0x080027b1
 8002740:	080027b1 	.word	0x080027b1
 8002744:	0800277b 	.word	0x0800277b
 8002748:	080027b1 	.word	0x080027b1
 800274c:	080027b1 	.word	0x080027b1
 8002750:	080027b1 	.word	0x080027b1
 8002754:	0800278d 	.word	0x0800278d
 8002758:	080027b1 	.word	0x080027b1
 800275c:	080027b1 	.word	0x080027b1
 8002760:	080027b1 	.word	0x080027b1
 8002764:	0800279f 	.word	0x0800279f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68da      	ldr	r2, [r3, #12]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0202 	orr.w	r2, r2, #2
 8002776:	60da      	str	r2, [r3, #12]
      break;
 8002778:	e01d      	b.n	80027b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f042 0204 	orr.w	r2, r2, #4
 8002788:	60da      	str	r2, [r3, #12]
      break;
 800278a:	e014      	b.n	80027b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68da      	ldr	r2, [r3, #12]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f042 0208 	orr.w	r2, r2, #8
 800279a:	60da      	str	r2, [r3, #12]
      break;
 800279c:	e00b      	b.n	80027b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68da      	ldr	r2, [r3, #12]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f042 0210 	orr.w	r2, r2, #16
 80027ac:	60da      	str	r2, [r3, #12]
      break;
 80027ae:	e002      	b.n	80027b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	73fb      	strb	r3, [r7, #15]
      break;
 80027b4:	bf00      	nop
  }

  if (status == HAL_OK)
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d158      	bne.n	800286e <HAL_TIM_IC_Start_IT+0x28a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2201      	movs	r2, #1
 80027c2:	6839      	ldr	r1, [r7, #0]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f001 f84f 	bl	8003868 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a2a      	ldr	r2, [pc, #168]	; (8002878 <HAL_TIM_IC_Start_IT+0x294>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d02c      	beq.n	800282e <HAL_TIM_IC_Start_IT+0x24a>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027dc:	d027      	beq.n	800282e <HAL_TIM_IC_Start_IT+0x24a>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a26      	ldr	r2, [pc, #152]	; (800287c <HAL_TIM_IC_Start_IT+0x298>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d022      	beq.n	800282e <HAL_TIM_IC_Start_IT+0x24a>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a24      	ldr	r2, [pc, #144]	; (8002880 <HAL_TIM_IC_Start_IT+0x29c>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d01d      	beq.n	800282e <HAL_TIM_IC_Start_IT+0x24a>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a23      	ldr	r2, [pc, #140]	; (8002884 <HAL_TIM_IC_Start_IT+0x2a0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d018      	beq.n	800282e <HAL_TIM_IC_Start_IT+0x24a>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a21      	ldr	r2, [pc, #132]	; (8002888 <HAL_TIM_IC_Start_IT+0x2a4>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d013      	beq.n	800282e <HAL_TIM_IC_Start_IT+0x24a>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a20      	ldr	r2, [pc, #128]	; (800288c <HAL_TIM_IC_Start_IT+0x2a8>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d00e      	beq.n	800282e <HAL_TIM_IC_Start_IT+0x24a>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a1e      	ldr	r2, [pc, #120]	; (8002890 <HAL_TIM_IC_Start_IT+0x2ac>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d009      	beq.n	800282e <HAL_TIM_IC_Start_IT+0x24a>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a1d      	ldr	r2, [pc, #116]	; (8002894 <HAL_TIM_IC_Start_IT+0x2b0>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d004      	beq.n	800282e <HAL_TIM_IC_Start_IT+0x24a>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a1b      	ldr	r2, [pc, #108]	; (8002898 <HAL_TIM_IC_Start_IT+0x2b4>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d115      	bne.n	800285a <HAL_TIM_IC_Start_IT+0x276>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	4b19      	ldr	r3, [pc, #100]	; (800289c <HAL_TIM_IC_Start_IT+0x2b8>)
 8002836:	4013      	ands	r3, r2
 8002838:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2b06      	cmp	r3, #6
 800283e:	d015      	beq.n	800286c <HAL_TIM_IC_Start_IT+0x288>
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002846:	d011      	beq.n	800286c <HAL_TIM_IC_Start_IT+0x288>
      {
        __HAL_TIM_ENABLE(htim);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f042 0201 	orr.w	r2, r2, #1
 8002856:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002858:	e008      	b.n	800286c <HAL_TIM_IC_Start_IT+0x288>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f042 0201 	orr.w	r2, r2, #1
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	e000      	b.n	800286e <HAL_TIM_IC_Start_IT+0x28a>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800286c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800286e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40010000 	.word	0x40010000
 800287c:	40000400 	.word	0x40000400
 8002880:	40000800 	.word	0x40000800
 8002884:	40000c00 	.word	0x40000c00
 8002888:	40010400 	.word	0x40010400
 800288c:	40001800 	.word	0x40001800
 8002890:	40014000 	.word	0x40014000
 8002894:	4000e000 	.word	0x4000e000
 8002898:	4000e400 	.word	0x4000e400
 800289c:	00010007 	.word	0x00010007

080028a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d122      	bne.n	80028fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d11b      	bne.n	80028fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f06f 0202 	mvn.w	r2, #2
 80028cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7fd fd7c 	bl	80003e0 <HAL_TIM_IC_CaptureCallback>
 80028e8:	e005      	b.n	80028f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 faec 	bl	8002ec8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 faf3 	bl	8002edc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	2b04      	cmp	r3, #4
 8002908:	d122      	bne.n	8002950 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b04      	cmp	r3, #4
 8002916:	d11b      	bne.n	8002950 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f06f 0204 	mvn.w	r2, #4
 8002920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2202      	movs	r2, #2
 8002926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7fd fd52 	bl	80003e0 <HAL_TIM_IC_CaptureCallback>
 800293c:	e005      	b.n	800294a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 fac2 	bl	8002ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f000 fac9 	bl	8002edc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	2b08      	cmp	r3, #8
 800295c:	d122      	bne.n	80029a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	2b08      	cmp	r3, #8
 800296a:	d11b      	bne.n	80029a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0208 	mvn.w	r2, #8
 8002974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2204      	movs	r2, #4
 800297a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	f003 0303 	and.w	r3, r3, #3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7fd fd28 	bl	80003e0 <HAL_TIM_IC_CaptureCallback>
 8002990:	e005      	b.n	800299e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 fa98 	bl	8002ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 fa9f 	bl	8002edc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	f003 0310 	and.w	r3, r3, #16
 80029ae:	2b10      	cmp	r3, #16
 80029b0:	d122      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	f003 0310 	and.w	r3, r3, #16
 80029bc:	2b10      	cmp	r3, #16
 80029be:	d11b      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0210 	mvn.w	r2, #16
 80029c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2208      	movs	r2, #8
 80029ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7fd fcfe 	bl	80003e0 <HAL_TIM_IC_CaptureCallback>
 80029e4:	e005      	b.n	80029f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 fa6e 	bl	8002ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 fa75 	bl	8002edc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d10e      	bne.n	8002a24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d107      	bne.n	8002a24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f06f 0201 	mvn.w	r2, #1
 8002a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7fd fdea 	bl	80005f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a2e:	2b80      	cmp	r3, #128	; 0x80
 8002a30:	d10e      	bne.n	8002a50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3c:	2b80      	cmp	r3, #128	; 0x80
 8002a3e:	d107      	bne.n	8002a50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 ffd8 	bl	8003a00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a5e:	d10e      	bne.n	8002a7e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a6a:	2b80      	cmp	r3, #128	; 0x80
 8002a6c:	d107      	bne.n	8002a7e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002a76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 ffcb 	bl	8003a14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a88:	2b40      	cmp	r3, #64	; 0x40
 8002a8a:	d10e      	bne.n	8002aaa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a96:	2b40      	cmp	r3, #64	; 0x40
 8002a98:	d107      	bne.n	8002aaa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 fa23 	bl	8002ef0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	f003 0320 	and.w	r3, r3, #32
 8002ab4:	2b20      	cmp	r3, #32
 8002ab6:	d10e      	bne.n	8002ad6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	f003 0320 	and.w	r3, r3, #32
 8002ac2:	2b20      	cmp	r3, #32
 8002ac4:	d107      	bne.n	8002ad6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f06f 0220 	mvn.w	r2, #32
 8002ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 ff8b 	bl	80039ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b086      	sub	sp, #24
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002aea:	2300      	movs	r3, #0
 8002aec:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <HAL_TIM_IC_ConfigChannel+0x1e>
 8002af8:	2302      	movs	r3, #2
 8002afa:	e088      	b.n	8002c0e <HAL_TIM_IC_ConfigChannel+0x130>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d11b      	bne.n	8002b42 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6818      	ldr	r0, [r3, #0]
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	6819      	ldr	r1, [r3, #0]
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	f000 fd6f 	bl	80035fc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	699a      	ldr	r2, [r3, #24]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 020c 	bic.w	r2, r2, #12
 8002b2c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6999      	ldr	r1, [r3, #24]
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	619a      	str	r2, [r3, #24]
 8002b40:	e060      	b.n	8002c04 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d11c      	bne.n	8002b82 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6818      	ldr	r0, [r3, #0]
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	6819      	ldr	r1, [r3, #0]
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	f000 fdd0 	bl	80036fc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699a      	ldr	r2, [r3, #24]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002b6a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6999      	ldr	r1, [r3, #24]
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	021a      	lsls	r2, r3, #8
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	619a      	str	r2, [r3, #24]
 8002b80:	e040      	b.n	8002c04 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2b08      	cmp	r3, #8
 8002b86:	d11b      	bne.n	8002bc0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6818      	ldr	r0, [r3, #0]
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	6819      	ldr	r1, [r3, #0]
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	f000 fded 	bl	8003776 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	69da      	ldr	r2, [r3, #28]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f022 020c 	bic.w	r2, r2, #12
 8002baa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	69d9      	ldr	r1, [r3, #28]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	689a      	ldr	r2, [r3, #8]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	61da      	str	r2, [r3, #28]
 8002bbe:	e021      	b.n	8002c04 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b0c      	cmp	r3, #12
 8002bc4:	d11c      	bne.n	8002c00 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6818      	ldr	r0, [r3, #0]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	6819      	ldr	r1, [r3, #0]
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	f000 fe0a 	bl	80037ee <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	69da      	ldr	r2, [r3, #28]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002be8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	69d9      	ldr	r1, [r3, #28]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	021a      	lsls	r2, r3, #8
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	61da      	str	r2, [r3, #28]
 8002bfe:	e001      	b.n	8002c04 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3718      	adds	r7, #24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
	...

08002c18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c24:	2300      	movs	r3, #0
 8002c26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e0ff      	b.n	8002e36 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b14      	cmp	r3, #20
 8002c42:	f200 80f0 	bhi.w	8002e26 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002c46:	a201      	add	r2, pc, #4	; (adr r2, 8002c4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c4c:	08002ca1 	.word	0x08002ca1
 8002c50:	08002e27 	.word	0x08002e27
 8002c54:	08002e27 	.word	0x08002e27
 8002c58:	08002e27 	.word	0x08002e27
 8002c5c:	08002ce1 	.word	0x08002ce1
 8002c60:	08002e27 	.word	0x08002e27
 8002c64:	08002e27 	.word	0x08002e27
 8002c68:	08002e27 	.word	0x08002e27
 8002c6c:	08002d23 	.word	0x08002d23
 8002c70:	08002e27 	.word	0x08002e27
 8002c74:	08002e27 	.word	0x08002e27
 8002c78:	08002e27 	.word	0x08002e27
 8002c7c:	08002d63 	.word	0x08002d63
 8002c80:	08002e27 	.word	0x08002e27
 8002c84:	08002e27 	.word	0x08002e27
 8002c88:	08002e27 	.word	0x08002e27
 8002c8c:	08002da5 	.word	0x08002da5
 8002c90:	08002e27 	.word	0x08002e27
 8002c94:	08002e27 	.word	0x08002e27
 8002c98:	08002e27 	.word	0x08002e27
 8002c9c:	08002de5 	.word	0x08002de5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68b9      	ldr	r1, [r7, #8]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f000 f9d2 	bl	8003050 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699a      	ldr	r2, [r3, #24]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f042 0208 	orr.w	r2, r2, #8
 8002cba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699a      	ldr	r2, [r3, #24]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 0204 	bic.w	r2, r2, #4
 8002cca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6999      	ldr	r1, [r3, #24]
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	691a      	ldr	r2, [r3, #16]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	619a      	str	r2, [r3, #24]
      break;
 8002cde:	e0a5      	b.n	8002e2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68b9      	ldr	r1, [r7, #8]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 fa42 	bl	8003170 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	699a      	ldr	r2, [r3, #24]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	699a      	ldr	r2, [r3, #24]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	6999      	ldr	r1, [r3, #24]
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	021a      	lsls	r2, r3, #8
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	619a      	str	r2, [r3, #24]
      break;
 8002d20:	e084      	b.n	8002e2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68b9      	ldr	r1, [r7, #8]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f000 faab 	bl	8003284 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	69da      	ldr	r2, [r3, #28]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f042 0208 	orr.w	r2, r2, #8
 8002d3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	69da      	ldr	r2, [r3, #28]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f022 0204 	bic.w	r2, r2, #4
 8002d4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	69d9      	ldr	r1, [r3, #28]
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	691a      	ldr	r2, [r3, #16]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	61da      	str	r2, [r3, #28]
      break;
 8002d60:	e064      	b.n	8002e2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68b9      	ldr	r1, [r7, #8]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f000 fb13 	bl	8003394 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	69da      	ldr	r2, [r3, #28]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	69da      	ldr	r2, [r3, #28]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	69d9      	ldr	r1, [r3, #28]
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	021a      	lsls	r2, r3, #8
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	61da      	str	r2, [r3, #28]
      break;
 8002da2:	e043      	b.n	8002e2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68b9      	ldr	r1, [r7, #8]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f000 fb5c 	bl	8003468 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0208 	orr.w	r2, r2, #8
 8002dbe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0204 	bic.w	r2, r2, #4
 8002dce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	691a      	ldr	r2, [r3, #16]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002de2:	e023      	b.n	8002e2c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68b9      	ldr	r1, [r7, #8]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 fba0 	bl	8003530 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dfe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e0e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	021a      	lsls	r2, r3, #8
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002e24:	e002      	b.n	8002e2c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	75fb      	strb	r3, [r7, #23]
      break;
 8002e2a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002e34:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3718      	adds	r7, #24
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop

08002e40 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	2b0c      	cmp	r3, #12
 8002e52:	d831      	bhi.n	8002eb8 <HAL_TIM_ReadCapturedValue+0x78>
 8002e54:	a201      	add	r2, pc, #4	; (adr r2, 8002e5c <HAL_TIM_ReadCapturedValue+0x1c>)
 8002e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e5a:	bf00      	nop
 8002e5c:	08002e91 	.word	0x08002e91
 8002e60:	08002eb9 	.word	0x08002eb9
 8002e64:	08002eb9 	.word	0x08002eb9
 8002e68:	08002eb9 	.word	0x08002eb9
 8002e6c:	08002e9b 	.word	0x08002e9b
 8002e70:	08002eb9 	.word	0x08002eb9
 8002e74:	08002eb9 	.word	0x08002eb9
 8002e78:	08002eb9 	.word	0x08002eb9
 8002e7c:	08002ea5 	.word	0x08002ea5
 8002e80:	08002eb9 	.word	0x08002eb9
 8002e84:	08002eb9 	.word	0x08002eb9
 8002e88:	08002eb9 	.word	0x08002eb9
 8002e8c:	08002eaf 	.word	0x08002eaf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e96:	60fb      	str	r3, [r7, #12]

      break;
 8002e98:	e00f      	b.n	8002eba <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea0:	60fb      	str	r3, [r7, #12]

      break;
 8002ea2:	e00a      	b.n	8002eba <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eaa:	60fb      	str	r3, [r7, #12]

      break;
 8002eac:	e005      	b.n	8002eba <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb4:	60fb      	str	r3, [r7, #12]

      break;
 8002eb6:	e000      	b.n	8002eba <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8002eb8:	bf00      	nop
  }

  return tmpreg;
 8002eba:	68fb      	ldr	r3, [r7, #12]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a44      	ldr	r2, [pc, #272]	; (8003028 <TIM_Base_SetConfig+0x124>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d013      	beq.n	8002f44 <TIM_Base_SetConfig+0x40>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f22:	d00f      	beq.n	8002f44 <TIM_Base_SetConfig+0x40>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a41      	ldr	r2, [pc, #260]	; (800302c <TIM_Base_SetConfig+0x128>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d00b      	beq.n	8002f44 <TIM_Base_SetConfig+0x40>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4a40      	ldr	r2, [pc, #256]	; (8003030 <TIM_Base_SetConfig+0x12c>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d007      	beq.n	8002f44 <TIM_Base_SetConfig+0x40>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a3f      	ldr	r2, [pc, #252]	; (8003034 <TIM_Base_SetConfig+0x130>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d003      	beq.n	8002f44 <TIM_Base_SetConfig+0x40>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a3e      	ldr	r2, [pc, #248]	; (8003038 <TIM_Base_SetConfig+0x134>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d108      	bne.n	8002f56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a33      	ldr	r2, [pc, #204]	; (8003028 <TIM_Base_SetConfig+0x124>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d027      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f64:	d023      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a30      	ldr	r2, [pc, #192]	; (800302c <TIM_Base_SetConfig+0x128>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d01f      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a2f      	ldr	r2, [pc, #188]	; (8003030 <TIM_Base_SetConfig+0x12c>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d01b      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a2e      	ldr	r2, [pc, #184]	; (8003034 <TIM_Base_SetConfig+0x130>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d017      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a2d      	ldr	r2, [pc, #180]	; (8003038 <TIM_Base_SetConfig+0x134>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d013      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a2c      	ldr	r2, [pc, #176]	; (800303c <TIM_Base_SetConfig+0x138>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d00f      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a2b      	ldr	r2, [pc, #172]	; (8003040 <TIM_Base_SetConfig+0x13c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00b      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a2a      	ldr	r2, [pc, #168]	; (8003044 <TIM_Base_SetConfig+0x140>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d007      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a29      	ldr	r2, [pc, #164]	; (8003048 <TIM_Base_SetConfig+0x144>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d003      	beq.n	8002fae <TIM_Base_SetConfig+0xaa>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a28      	ldr	r2, [pc, #160]	; (800304c <TIM_Base_SetConfig+0x148>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d108      	bne.n	8002fc0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a10      	ldr	r2, [pc, #64]	; (8003028 <TIM_Base_SetConfig+0x124>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d00f      	beq.n	800300c <TIM_Base_SetConfig+0x108>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a12      	ldr	r2, [pc, #72]	; (8003038 <TIM_Base_SetConfig+0x134>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d00b      	beq.n	800300c <TIM_Base_SetConfig+0x108>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a11      	ldr	r2, [pc, #68]	; (800303c <TIM_Base_SetConfig+0x138>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d007      	beq.n	800300c <TIM_Base_SetConfig+0x108>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a10      	ldr	r2, [pc, #64]	; (8003040 <TIM_Base_SetConfig+0x13c>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d003      	beq.n	800300c <TIM_Base_SetConfig+0x108>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a0f      	ldr	r2, [pc, #60]	; (8003044 <TIM_Base_SetConfig+0x140>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d103      	bne.n	8003014 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	691a      	ldr	r2, [r3, #16]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	615a      	str	r2, [r3, #20]
}
 800301a:	bf00      	nop
 800301c:	3714      	adds	r7, #20
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	40010000 	.word	0x40010000
 800302c:	40000400 	.word	0x40000400
 8003030:	40000800 	.word	0x40000800
 8003034:	40000c00 	.word	0x40000c00
 8003038:	40010400 	.word	0x40010400
 800303c:	40014000 	.word	0x40014000
 8003040:	40014400 	.word	0x40014400
 8003044:	40014800 	.word	0x40014800
 8003048:	4000e000 	.word	0x4000e000
 800304c:	4000e400 	.word	0x4000e400

08003050 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003050:	b480      	push	{r7}
 8003052:	b087      	sub	sp, #28
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	f023 0201 	bic.w	r2, r3, #1
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a1b      	ldr	r3, [r3, #32]
 800306a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	4b37      	ldr	r3, [pc, #220]	; (8003158 <TIM_OC1_SetConfig+0x108>)
 800307c:	4013      	ands	r3, r2
 800307e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f023 0303 	bic.w	r3, r3, #3
 8003086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	4313      	orrs	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f023 0302 	bic.w	r3, r3, #2
 8003098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a2d      	ldr	r2, [pc, #180]	; (800315c <TIM_OC1_SetConfig+0x10c>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d00f      	beq.n	80030cc <TIM_OC1_SetConfig+0x7c>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a2c      	ldr	r2, [pc, #176]	; (8003160 <TIM_OC1_SetConfig+0x110>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d00b      	beq.n	80030cc <TIM_OC1_SetConfig+0x7c>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a2b      	ldr	r2, [pc, #172]	; (8003164 <TIM_OC1_SetConfig+0x114>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d007      	beq.n	80030cc <TIM_OC1_SetConfig+0x7c>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a2a      	ldr	r2, [pc, #168]	; (8003168 <TIM_OC1_SetConfig+0x118>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d003      	beq.n	80030cc <TIM_OC1_SetConfig+0x7c>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a29      	ldr	r2, [pc, #164]	; (800316c <TIM_OC1_SetConfig+0x11c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d10c      	bne.n	80030e6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	f023 0308 	bic.w	r3, r3, #8
 80030d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	4313      	orrs	r3, r2
 80030dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	f023 0304 	bic.w	r3, r3, #4
 80030e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a1c      	ldr	r2, [pc, #112]	; (800315c <TIM_OC1_SetConfig+0x10c>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d00f      	beq.n	800310e <TIM_OC1_SetConfig+0xbe>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a1b      	ldr	r2, [pc, #108]	; (8003160 <TIM_OC1_SetConfig+0x110>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00b      	beq.n	800310e <TIM_OC1_SetConfig+0xbe>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a1a      	ldr	r2, [pc, #104]	; (8003164 <TIM_OC1_SetConfig+0x114>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d007      	beq.n	800310e <TIM_OC1_SetConfig+0xbe>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a19      	ldr	r2, [pc, #100]	; (8003168 <TIM_OC1_SetConfig+0x118>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d003      	beq.n	800310e <TIM_OC1_SetConfig+0xbe>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a18      	ldr	r2, [pc, #96]	; (800316c <TIM_OC1_SetConfig+0x11c>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d111      	bne.n	8003132 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003114:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800311c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	695b      	ldr	r3, [r3, #20]
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	697a      	ldr	r2, [r7, #20]
 800314a:	621a      	str	r2, [r3, #32]
}
 800314c:	bf00      	nop
 800314e:	371c      	adds	r7, #28
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	fffeff8f 	.word	0xfffeff8f
 800315c:	40010000 	.word	0x40010000
 8003160:	40010400 	.word	0x40010400
 8003164:	40014000 	.word	0x40014000
 8003168:	40014400 	.word	0x40014400
 800316c:	40014800 	.word	0x40014800

08003170 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003170:	b480      	push	{r7}
 8003172:	b087      	sub	sp, #28
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a1b      	ldr	r3, [r3, #32]
 800317e:	f023 0210 	bic.w	r2, r3, #16
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	4b34      	ldr	r3, [pc, #208]	; (800326c <TIM_OC2_SetConfig+0xfc>)
 800319c:	4013      	ands	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	021b      	lsls	r3, r3, #8
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	f023 0320 	bic.w	r3, r3, #32
 80031ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a29      	ldr	r2, [pc, #164]	; (8003270 <TIM_OC2_SetConfig+0x100>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d003      	beq.n	80031d8 <TIM_OC2_SetConfig+0x68>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a28      	ldr	r2, [pc, #160]	; (8003274 <TIM_OC2_SetConfig+0x104>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d10d      	bne.n	80031f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a1e      	ldr	r2, [pc, #120]	; (8003270 <TIM_OC2_SetConfig+0x100>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d00f      	beq.n	800321c <TIM_OC2_SetConfig+0xac>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a1d      	ldr	r2, [pc, #116]	; (8003274 <TIM_OC2_SetConfig+0x104>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d00b      	beq.n	800321c <TIM_OC2_SetConfig+0xac>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a1c      	ldr	r2, [pc, #112]	; (8003278 <TIM_OC2_SetConfig+0x108>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d007      	beq.n	800321c <TIM_OC2_SetConfig+0xac>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a1b      	ldr	r2, [pc, #108]	; (800327c <TIM_OC2_SetConfig+0x10c>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d003      	beq.n	800321c <TIM_OC2_SetConfig+0xac>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a1a      	ldr	r2, [pc, #104]	; (8003280 <TIM_OC2_SetConfig+0x110>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d113      	bne.n	8003244 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003222:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800322a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	4313      	orrs	r3, r2
 8003236:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	4313      	orrs	r3, r2
 8003242:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685a      	ldr	r2, [r3, #4]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	697a      	ldr	r2, [r7, #20]
 800325c:	621a      	str	r2, [r3, #32]
}
 800325e:	bf00      	nop
 8003260:	371c      	adds	r7, #28
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	feff8fff 	.word	0xfeff8fff
 8003270:	40010000 	.word	0x40010000
 8003274:	40010400 	.word	0x40010400
 8003278:	40014000 	.word	0x40014000
 800327c:	40014400 	.word	0x40014400
 8003280:	40014800 	.word	0x40014800

08003284 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003284:	b480      	push	{r7}
 8003286:	b087      	sub	sp, #28
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69db      	ldr	r3, [r3, #28]
 80032aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	4b33      	ldr	r3, [pc, #204]	; (800337c <TIM_OC3_SetConfig+0xf8>)
 80032b0:	4013      	ands	r3, r2
 80032b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f023 0303 	bic.w	r3, r3, #3
 80032ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80032cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	021b      	lsls	r3, r3, #8
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a28      	ldr	r2, [pc, #160]	; (8003380 <TIM_OC3_SetConfig+0xfc>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d003      	beq.n	80032ea <TIM_OC3_SetConfig+0x66>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a27      	ldr	r2, [pc, #156]	; (8003384 <TIM_OC3_SetConfig+0x100>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d10d      	bne.n	8003306 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	021b      	lsls	r3, r3, #8
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003304:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a1d      	ldr	r2, [pc, #116]	; (8003380 <TIM_OC3_SetConfig+0xfc>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d00f      	beq.n	800332e <TIM_OC3_SetConfig+0xaa>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a1c      	ldr	r2, [pc, #112]	; (8003384 <TIM_OC3_SetConfig+0x100>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d00b      	beq.n	800332e <TIM_OC3_SetConfig+0xaa>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a1b      	ldr	r2, [pc, #108]	; (8003388 <TIM_OC3_SetConfig+0x104>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d007      	beq.n	800332e <TIM_OC3_SetConfig+0xaa>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a1a      	ldr	r2, [pc, #104]	; (800338c <TIM_OC3_SetConfig+0x108>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d003      	beq.n	800332e <TIM_OC3_SetConfig+0xaa>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a19      	ldr	r2, [pc, #100]	; (8003390 <TIM_OC3_SetConfig+0x10c>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d113      	bne.n	8003356 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003334:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800333c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	4313      	orrs	r3, r2
 8003348:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	4313      	orrs	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	693a      	ldr	r2, [r7, #16]
 800335a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	621a      	str	r2, [r3, #32]
}
 8003370:	bf00      	nop
 8003372:	371c      	adds	r7, #28
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr
 800337c:	fffeff8f 	.word	0xfffeff8f
 8003380:	40010000 	.word	0x40010000
 8003384:	40010400 	.word	0x40010400
 8003388:	40014000 	.word	0x40014000
 800338c:	40014400 	.word	0x40014400
 8003390:	40014800 	.word	0x40014800

08003394 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003394:	b480      	push	{r7}
 8003396:	b087      	sub	sp, #28
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69db      	ldr	r3, [r3, #28]
 80033ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	4b24      	ldr	r3, [pc, #144]	; (8003450 <TIM_OC4_SetConfig+0xbc>)
 80033c0:	4013      	ands	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	021b      	lsls	r3, r3, #8
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80033de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	031b      	lsls	r3, r3, #12
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a19      	ldr	r2, [pc, #100]	; (8003454 <TIM_OC4_SetConfig+0xc0>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d00f      	beq.n	8003414 <TIM_OC4_SetConfig+0x80>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a18      	ldr	r2, [pc, #96]	; (8003458 <TIM_OC4_SetConfig+0xc4>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d00b      	beq.n	8003414 <TIM_OC4_SetConfig+0x80>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a17      	ldr	r2, [pc, #92]	; (800345c <TIM_OC4_SetConfig+0xc8>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d007      	beq.n	8003414 <TIM_OC4_SetConfig+0x80>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	4a16      	ldr	r2, [pc, #88]	; (8003460 <TIM_OC4_SetConfig+0xcc>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d003      	beq.n	8003414 <TIM_OC4_SetConfig+0x80>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a15      	ldr	r2, [pc, #84]	; (8003464 <TIM_OC4_SetConfig+0xd0>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d109      	bne.n	8003428 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800341a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	019b      	lsls	r3, r3, #6
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	621a      	str	r2, [r3, #32]
}
 8003442:	bf00      	nop
 8003444:	371c      	adds	r7, #28
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	feff8fff 	.word	0xfeff8fff
 8003454:	40010000 	.word	0x40010000
 8003458:	40010400 	.word	0x40010400
 800345c:	40014000 	.word	0x40014000
 8003460:	40014400 	.word	0x40014400
 8003464:	40014800 	.word	0x40014800

08003468 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003468:	b480      	push	{r7}
 800346a:	b087      	sub	sp, #28
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800348e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	4b21      	ldr	r3, [pc, #132]	; (8003518 <TIM_OC5_SetConfig+0xb0>)
 8003494:	4013      	ands	r3, r2
 8003496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	4313      	orrs	r3, r2
 80034a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80034a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	041b      	lsls	r3, r3, #16
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a18      	ldr	r2, [pc, #96]	; (800351c <TIM_OC5_SetConfig+0xb4>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d00f      	beq.n	80034de <TIM_OC5_SetConfig+0x76>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a17      	ldr	r2, [pc, #92]	; (8003520 <TIM_OC5_SetConfig+0xb8>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d00b      	beq.n	80034de <TIM_OC5_SetConfig+0x76>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a16      	ldr	r2, [pc, #88]	; (8003524 <TIM_OC5_SetConfig+0xbc>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d007      	beq.n	80034de <TIM_OC5_SetConfig+0x76>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a15      	ldr	r2, [pc, #84]	; (8003528 <TIM_OC5_SetConfig+0xc0>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d003      	beq.n	80034de <TIM_OC5_SetConfig+0x76>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a14      	ldr	r2, [pc, #80]	; (800352c <TIM_OC5_SetConfig+0xc4>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d109      	bne.n	80034f2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	621a      	str	r2, [r3, #32]
}
 800350c:	bf00      	nop
 800350e:	371c      	adds	r7, #28
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	fffeff8f 	.word	0xfffeff8f
 800351c:	40010000 	.word	0x40010000
 8003520:	40010400 	.word	0x40010400
 8003524:	40014000 	.word	0x40014000
 8003528:	40014400 	.word	0x40014400
 800352c:	40014800 	.word	0x40014800

08003530 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003530:	b480      	push	{r7}
 8003532:	b087      	sub	sp, #28
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a1b      	ldr	r3, [r3, #32]
 800353e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003558:	68fa      	ldr	r2, [r7, #12]
 800355a:	4b22      	ldr	r3, [pc, #136]	; (80035e4 <TIM_OC6_SetConfig+0xb4>)
 800355c:	4013      	ands	r3, r2
 800355e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	021b      	lsls	r3, r3, #8
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	4313      	orrs	r3, r2
 800356a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003572:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	051b      	lsls	r3, r3, #20
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4313      	orrs	r3, r2
 800357e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a19      	ldr	r2, [pc, #100]	; (80035e8 <TIM_OC6_SetConfig+0xb8>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d00f      	beq.n	80035a8 <TIM_OC6_SetConfig+0x78>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a18      	ldr	r2, [pc, #96]	; (80035ec <TIM_OC6_SetConfig+0xbc>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d00b      	beq.n	80035a8 <TIM_OC6_SetConfig+0x78>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a17      	ldr	r2, [pc, #92]	; (80035f0 <TIM_OC6_SetConfig+0xc0>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d007      	beq.n	80035a8 <TIM_OC6_SetConfig+0x78>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a16      	ldr	r2, [pc, #88]	; (80035f4 <TIM_OC6_SetConfig+0xc4>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d003      	beq.n	80035a8 <TIM_OC6_SetConfig+0x78>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a15      	ldr	r2, [pc, #84]	; (80035f8 <TIM_OC6_SetConfig+0xc8>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d109      	bne.n	80035bc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	029b      	lsls	r3, r3, #10
 80035b6:	697a      	ldr	r2, [r7, #20]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	621a      	str	r2, [r3, #32]
}
 80035d6:	bf00      	nop
 80035d8:	371c      	adds	r7, #28
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	feff8fff 	.word	0xfeff8fff
 80035e8:	40010000 	.word	0x40010000
 80035ec:	40010400 	.word	0x40010400
 80035f0:	40014000 	.word	0x40014000
 80035f4:	40014400 	.word	0x40014400
 80035f8:	40014800 	.word	0x40014800

080035fc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
 8003608:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a1b      	ldr	r3, [r3, #32]
 800360e:	f023 0201 	bic.w	r2, r3, #1
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	4a2c      	ldr	r2, [pc, #176]	; (80036d8 <TIM_TI1_SetConfig+0xdc>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d023      	beq.n	8003672 <TIM_TI1_SetConfig+0x76>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003630:	d01f      	beq.n	8003672 <TIM_TI1_SetConfig+0x76>
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	4a29      	ldr	r2, [pc, #164]	; (80036dc <TIM_TI1_SetConfig+0xe0>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d01b      	beq.n	8003672 <TIM_TI1_SetConfig+0x76>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	4a28      	ldr	r2, [pc, #160]	; (80036e0 <TIM_TI1_SetConfig+0xe4>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d017      	beq.n	8003672 <TIM_TI1_SetConfig+0x76>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4a27      	ldr	r2, [pc, #156]	; (80036e4 <TIM_TI1_SetConfig+0xe8>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d013      	beq.n	8003672 <TIM_TI1_SetConfig+0x76>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4a26      	ldr	r2, [pc, #152]	; (80036e8 <TIM_TI1_SetConfig+0xec>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d00f      	beq.n	8003672 <TIM_TI1_SetConfig+0x76>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	4a25      	ldr	r2, [pc, #148]	; (80036ec <TIM_TI1_SetConfig+0xf0>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d00b      	beq.n	8003672 <TIM_TI1_SetConfig+0x76>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	4a24      	ldr	r2, [pc, #144]	; (80036f0 <TIM_TI1_SetConfig+0xf4>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d007      	beq.n	8003672 <TIM_TI1_SetConfig+0x76>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	4a23      	ldr	r2, [pc, #140]	; (80036f4 <TIM_TI1_SetConfig+0xf8>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d003      	beq.n	8003672 <TIM_TI1_SetConfig+0x76>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	4a22      	ldr	r2, [pc, #136]	; (80036f8 <TIM_TI1_SetConfig+0xfc>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d101      	bne.n	8003676 <TIM_TI1_SetConfig+0x7a>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <TIM_TI1_SetConfig+0x7c>
 8003676:	2300      	movs	r3, #0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <TIM_TI1_SetConfig+0x92>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f023 0303 	bic.w	r3, r3, #3
 8003682:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4313      	orrs	r3, r2
 800368a:	617b      	str	r3, [r7, #20]
 800368c:	e003      	b.n	8003696 <TIM_TI1_SetConfig+0x9a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f043 0301 	orr.w	r3, r3, #1
 8003694:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800369c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	011b      	lsls	r3, r3, #4
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	f023 030a 	bic.w	r3, r3, #10
 80036b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	f003 030a 	and.w	r3, r3, #10
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	621a      	str	r2, [r3, #32]
}
 80036ca:	bf00      	nop
 80036cc:	371c      	adds	r7, #28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	40010000 	.word	0x40010000
 80036dc:	40000400 	.word	0x40000400
 80036e0:	40000800 	.word	0x40000800
 80036e4:	40000c00 	.word	0x40000c00
 80036e8:	40010400 	.word	0x40010400
 80036ec:	40001800 	.word	0x40001800
 80036f0:	40014000 	.word	0x40014000
 80036f4:	4000e000 	.word	0x4000e000
 80036f8:	4000e400 	.word	0x4000e400

080036fc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
 8003708:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	f023 0210 	bic.w	r2, r3, #16
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003728:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	021b      	lsls	r3, r3, #8
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	4313      	orrs	r3, r2
 8003732:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800373a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	031b      	lsls	r3, r3, #12
 8003740:	b29b      	uxth	r3, r3
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	4313      	orrs	r3, r2
 8003746:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800374e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	011b      	lsls	r3, r3, #4
 8003754:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4313      	orrs	r3, r2
 800375c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	621a      	str	r2, [r3, #32]
}
 800376a:	bf00      	nop
 800376c:	371c      	adds	r7, #28
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr

08003776 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003776:	b480      	push	{r7}
 8003778:	b087      	sub	sp, #28
 800377a:	af00      	add	r7, sp, #0
 800377c:	60f8      	str	r0, [r7, #12]
 800377e:	60b9      	str	r1, [r7, #8]
 8003780:	607a      	str	r2, [r7, #4]
 8003782:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	69db      	ldr	r3, [r3, #28]
 8003794:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	f023 0303 	bic.w	r3, r3, #3
 80037a2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80037a4:	697a      	ldr	r2, [r7, #20]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	011b      	lsls	r3, r3, #4
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	4313      	orrs	r3, r2
 80037be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80037c6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	621a      	str	r2, [r3, #32]
}
 80037e2:	bf00      	nop
 80037e4:	371c      	adds	r7, #28
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b087      	sub	sp, #28
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	60f8      	str	r0, [r7, #12]
 80037f6:	60b9      	str	r1, [r7, #8]
 80037f8:	607a      	str	r2, [r7, #4]
 80037fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6a1b      	ldr	r3, [r3, #32]
 8003800:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	69db      	ldr	r3, [r3, #28]
 800380c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800381a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	021b      	lsls	r3, r3, #8
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	4313      	orrs	r3, r2
 8003824:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800382c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	031b      	lsls	r3, r3, #12
 8003832:	b29b      	uxth	r3, r3
 8003834:	697a      	ldr	r2, [r7, #20]
 8003836:	4313      	orrs	r3, r2
 8003838:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003840:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	031b      	lsls	r3, r3, #12
 8003846:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	4313      	orrs	r3, r2
 800384e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	693a      	ldr	r2, [r7, #16]
 800385a:	621a      	str	r2, [r3, #32]
}
 800385c:	bf00      	nop
 800385e:	371c      	adds	r7, #28
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr

08003868 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003868:	b480      	push	{r7}
 800386a:	b087      	sub	sp, #28
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	f003 031f 	and.w	r3, r3, #31
 800387a:	2201      	movs	r2, #1
 800387c:	fa02 f303 	lsl.w	r3, r2, r3
 8003880:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6a1a      	ldr	r2, [r3, #32]
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	43db      	mvns	r3, r3
 800388a:	401a      	ands	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6a1a      	ldr	r2, [r3, #32]
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	f003 031f 	and.w	r3, r3, #31
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	fa01 f303 	lsl.w	r3, r1, r3
 80038a0:	431a      	orrs	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	621a      	str	r2, [r3, #32]
}
 80038a6:	bf00      	nop
 80038a8:	371c      	adds	r7, #28
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
	...

080038b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038c8:	2302      	movs	r3, #2
 80038ca:	e077      	b.n	80039bc <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a35      	ldr	r2, [pc, #212]	; (80039c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d004      	beq.n	8003900 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a34      	ldr	r2, [pc, #208]	; (80039cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d108      	bne.n	8003912 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003906:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	4313      	orrs	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003918:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	4313      	orrs	r3, r2
 8003922:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68fa      	ldr	r2, [r7, #12]
 800392a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a25      	ldr	r2, [pc, #148]	; (80039c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d02c      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800393e:	d027      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a22      	ldr	r2, [pc, #136]	; (80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d022      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a21      	ldr	r2, [pc, #132]	; (80039d4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d01d      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a1f      	ldr	r2, [pc, #124]	; (80039d8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d018      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a1a      	ldr	r2, [pc, #104]	; (80039cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d013      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a1b      	ldr	r2, [pc, #108]	; (80039dc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d00e      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a1a      	ldr	r2, [pc, #104]	; (80039e0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d009      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a18      	ldr	r2, [pc, #96]	; (80039e4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d004      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a17      	ldr	r2, [pc, #92]	; (80039e8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d10c      	bne.n	80039aa <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003996:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	68ba      	ldr	r2, [r7, #8]
 800399e:	4313      	orrs	r3, r2
 80039a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3714      	adds	r7, #20
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr
 80039c8:	40010000 	.word	0x40010000
 80039cc:	40010400 	.word	0x40010400
 80039d0:	40000400 	.word	0x40000400
 80039d4:	40000800 	.word	0x40000800
 80039d8:	40000c00 	.word	0x40000c00
 80039dc:	40001800 	.word	0x40001800
 80039e0:	40014000 	.word	0x40014000
 80039e4:	4000e000 	.word	0x4000e000
 80039e8:	4000e400 	.word	0x4000e400

080039ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a08:	bf00      	nop
 8003a0a:	370c      	adds	r7, #12
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003a1c:	bf00      	nop
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr

08003a28 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003a32:	2300      	movs	r3, #0
 8003a34:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003a36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a3a:	2b84      	cmp	r3, #132	; 0x84
 8003a3c:	d005      	beq.n	8003a4a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003a3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	4413      	add	r3, r2
 8003a46:	3303      	adds	r3, #3
 8003a48:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3714      	adds	r7, #20
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003a5c:	f000 faf6 	bl	800404c <vTaskStartScheduler>
  
  return osOK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003a66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a68:	b089      	sub	sp, #36	; 0x24
 8003a6a:	af04      	add	r7, sp, #16
 8003a6c:	6078      	str	r0, [r7, #4]
 8003a6e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d020      	beq.n	8003aba <osThreadCreate+0x54>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	699b      	ldr	r3, [r3, #24]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d01c      	beq.n	8003aba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685c      	ldr	r4, [r3, #4]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681d      	ldr	r5, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	691e      	ldr	r6, [r3, #16]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7ff ffc8 	bl	8003a28 <makeFreeRtosPriority>
 8003a98:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003aa2:	9202      	str	r2, [sp, #8]
 8003aa4:	9301      	str	r3, [sp, #4]
 8003aa6:	9100      	str	r1, [sp, #0]
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	4632      	mov	r2, r6
 8003aac:	4629      	mov	r1, r5
 8003aae:	4620      	mov	r0, r4
 8003ab0:	f000 f8ed 	bl	8003c8e <xTaskCreateStatic>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	e01c      	b.n	8003af4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685c      	ldr	r4, [r3, #4]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ac6:	b29e      	uxth	r6, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff ffaa 	bl	8003a28 <makeFreeRtosPriority>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	f107 030c 	add.w	r3, r7, #12
 8003ada:	9301      	str	r3, [sp, #4]
 8003adc:	9200      	str	r2, [sp, #0]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	4632      	mov	r2, r6
 8003ae2:	4629      	mov	r1, r5
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	f000 f92f 	bl	8003d48 <xTaskCreate>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d001      	beq.n	8003af4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003af0:	2300      	movs	r3, #0
 8003af2:	e000      	b.n	8003af6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003af4:	68fb      	ldr	r3, [r7, #12]
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3714      	adds	r7, #20
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003afe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b084      	sub	sp, #16
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <osDelay+0x16>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	e000      	b.n	8003b16 <osDelay+0x18>
 8003b14:	2301      	movs	r3, #1
 8003b16:	4618      	mov	r0, r3
 8003b18:	f000 fa64 	bl	8003fe4 <vTaskDelay>
  
  return osOK;
 8003b1c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f103 0208 	add.w	r2, r3, #8
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b3e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f103 0208 	add.w	r2, r3, #8
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f103 0208 	add.w	r2, r3, #8
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	683a      	ldr	r2, [r7, #0]
 8003baa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	601a      	str	r2, [r3, #0]
}
 8003bbc:	bf00      	nop
 8003bbe:	3714      	adds	r7, #20
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bde:	d103      	bne.n	8003be8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	60fb      	str	r3, [r7, #12]
 8003be6:	e00c      	b.n	8003c02 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3308      	adds	r3, #8
 8003bec:	60fb      	str	r3, [r7, #12]
 8003bee:	e002      	b.n	8003bf6 <vListInsert+0x2e>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	60fb      	str	r3, [r7, #12]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d2f6      	bcs.n	8003bf0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	683a      	ldr	r2, [r7, #0]
 8003c1c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	1c5a      	adds	r2, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	601a      	str	r2, [r3, #0]
}
 8003c2e:	bf00      	nop
 8003c30:	3714      	adds	r7, #20
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr

08003c3a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b085      	sub	sp, #20
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6892      	ldr	r2, [r2, #8]
 8003c50:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6852      	ldr	r2, [r2, #4]
 8003c5a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d103      	bne.n	8003c6e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689a      	ldr	r2, [r3, #8]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	1e5a      	subs	r2, r3, #1
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3714      	adds	r7, #20
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b08e      	sub	sp, #56	; 0x38
 8003c92:	af04      	add	r7, sp, #16
 8003c94:	60f8      	str	r0, [r7, #12]
 8003c96:	60b9      	str	r1, [r7, #8]
 8003c98:	607a      	str	r2, [r7, #4]
 8003c9a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca6:	f383 8811 	msr	BASEPRI, r3
 8003caa:	f3bf 8f6f 	isb	sy
 8003cae:	f3bf 8f4f 	dsb	sy
 8003cb2:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003cb4:	bf00      	nop
 8003cb6:	e7fe      	b.n	8003cb6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10a      	bne.n	8003cd4 <xTaskCreateStatic+0x46>
	__asm volatile
 8003cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc2:	f383 8811 	msr	BASEPRI, r3
 8003cc6:	f3bf 8f6f 	isb	sy
 8003cca:	f3bf 8f4f 	dsb	sy
 8003cce:	61fb      	str	r3, [r7, #28]
}
 8003cd0:	bf00      	nop
 8003cd2:	e7fe      	b.n	8003cd2 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003cd4:	23b4      	movs	r3, #180	; 0xb4
 8003cd6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	2bb4      	cmp	r3, #180	; 0xb4
 8003cdc:	d00a      	beq.n	8003cf4 <xTaskCreateStatic+0x66>
	__asm volatile
 8003cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce2:	f383 8811 	msr	BASEPRI, r3
 8003ce6:	f3bf 8f6f 	isb	sy
 8003cea:	f3bf 8f4f 	dsb	sy
 8003cee:	61bb      	str	r3, [r7, #24]
}
 8003cf0:	bf00      	nop
 8003cf2:	e7fe      	b.n	8003cf2 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003cf4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d01e      	beq.n	8003d3a <xTaskCreateStatic+0xac>
 8003cfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d01b      	beq.n	8003d3a <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d04:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d0a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0e:	2202      	movs	r2, #2
 8003d10:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003d14:	2300      	movs	r3, #0
 8003d16:	9303      	str	r3, [sp, #12]
 8003d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1a:	9302      	str	r3, [sp, #8]
 8003d1c:	f107 0314 	add.w	r3, r7, #20
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	68b9      	ldr	r1, [r7, #8]
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f000 f851 	bl	8003dd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d32:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d34:	f000 f8ec 	bl	8003f10 <prvAddNewTaskToReadyList>
 8003d38:	e001      	b.n	8003d3e <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003d3e:	697b      	ldr	r3, [r7, #20]
	}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3728      	adds	r7, #40	; 0x28
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b08c      	sub	sp, #48	; 0x30
 8003d4c:	af04      	add	r7, sp, #16
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	603b      	str	r3, [r7, #0]
 8003d54:	4613      	mov	r3, r2
 8003d56:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003d58:	88fb      	ldrh	r3, [r7, #6]
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 fef3 	bl	8004b48 <pvPortMalloc>
 8003d62:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00e      	beq.n	8003d88 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003d6a:	20b4      	movs	r0, #180	; 0xb4
 8003d6c:	f000 feec 	bl	8004b48 <pvPortMalloc>
 8003d70:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	631a      	str	r2, [r3, #48]	; 0x30
 8003d7e:	e005      	b.n	8003d8c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003d80:	6978      	ldr	r0, [r7, #20]
 8003d82:	f000 ffad 	bl	8004ce0 <vPortFree>
 8003d86:	e001      	b.n	8003d8c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d017      	beq.n	8003dc2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003d9a:	88fa      	ldrh	r2, [r7, #6]
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	9303      	str	r3, [sp, #12]
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	9302      	str	r3, [sp, #8]
 8003da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da6:	9301      	str	r3, [sp, #4]
 8003da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	68b9      	ldr	r1, [r7, #8]
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 f80f 	bl	8003dd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003db6:	69f8      	ldr	r0, [r7, #28]
 8003db8:	f000 f8aa 	bl	8003f10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	61bb      	str	r3, [r7, #24]
 8003dc0:	e002      	b.n	8003dc8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003dc8:	69bb      	ldr	r3, [r7, #24]
	}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3720      	adds	r7, #32
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
	...

08003dd4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b088      	sub	sp, #32
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
 8003de0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003de6:	6879      	ldr	r1, [r7, #4]
 8003de8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8003dec:	440b      	add	r3, r1
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	4413      	add	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	f023 0307 	bic.w	r3, r3, #7
 8003dfa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	f003 0307 	and.w	r3, r3, #7
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00a      	beq.n	8003e1c <prvInitialiseNewTask+0x48>
	__asm volatile
 8003e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e0a:	f383 8811 	msr	BASEPRI, r3
 8003e0e:	f3bf 8f6f 	isb	sy
 8003e12:	f3bf 8f4f 	dsb	sy
 8003e16:	617b      	str	r3, [r7, #20]
}
 8003e18:	bf00      	nop
 8003e1a:	e7fe      	b.n	8003e1a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d01f      	beq.n	8003e62 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e22:	2300      	movs	r3, #0
 8003e24:	61fb      	str	r3, [r7, #28]
 8003e26:	e012      	b.n	8003e4e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	7819      	ldrb	r1, [r3, #0]
 8003e30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	4413      	add	r3, r2
 8003e36:	3334      	adds	r3, #52	; 0x34
 8003e38:	460a      	mov	r2, r1
 8003e3a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	4413      	add	r3, r2
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d006      	beq.n	8003e56 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	61fb      	str	r3, [r7, #28]
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	2b0f      	cmp	r3, #15
 8003e52:	d9e9      	bls.n	8003e28 <prvInitialiseNewTask+0x54>
 8003e54:	e000      	b.n	8003e58 <prvInitialiseNewTask+0x84>
			{
				break;
 8003e56:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e60:	e003      	b.n	8003e6a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e6c:	2b06      	cmp	r3, #6
 8003e6e:	d901      	bls.n	8003e74 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003e70:	2306      	movs	r3, #6
 8003e72:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e78:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e7e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e82:	2200      	movs	r2, #0
 8003e84:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e88:	3304      	adds	r3, #4
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7ff fe6b 	bl	8003b66 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e92:	3318      	adds	r3, #24
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff fe66 	bl	8003b66 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e9e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ea2:	f1c3 0207 	rsb	r2, r3, #7
 8003ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003eae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec2:	334c      	adds	r3, #76	; 0x4c
 8003ec4:	2260      	movs	r2, #96	; 0x60
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f001 f84d 	bl	8004f68 <memset>
 8003ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed0:	4a0c      	ldr	r2, [pc, #48]	; (8003f04 <prvInitialiseNewTask+0x130>)
 8003ed2:	651a      	str	r2, [r3, #80]	; 0x50
 8003ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed6:	4a0c      	ldr	r2, [pc, #48]	; (8003f08 <prvInitialiseNewTask+0x134>)
 8003ed8:	655a      	str	r2, [r3, #84]	; 0x54
 8003eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003edc:	4a0b      	ldr	r2, [pc, #44]	; (8003f0c <prvInitialiseNewTask+0x138>)
 8003ede:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	68f9      	ldr	r1, [r7, #12]
 8003ee4:	69b8      	ldr	r0, [r7, #24]
 8003ee6:	f000 fc1f 	bl	8004728 <pxPortInitialiseStack>
 8003eea:	4602      	mov	r2, r0
 8003eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d002      	beq.n	8003efc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003efa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003efc:	bf00      	nop
 8003efe:	3720      	adds	r7, #32
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	0800517c 	.word	0x0800517c
 8003f08:	0800519c 	.word	0x0800519c
 8003f0c:	0800515c 	.word	0x0800515c

08003f10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003f18:	f000 fd34 	bl	8004984 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003f1c:	4b2a      	ldr	r3, [pc, #168]	; (8003fc8 <prvAddNewTaskToReadyList+0xb8>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	3301      	adds	r3, #1
 8003f22:	4a29      	ldr	r2, [pc, #164]	; (8003fc8 <prvAddNewTaskToReadyList+0xb8>)
 8003f24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003f26:	4b29      	ldr	r3, [pc, #164]	; (8003fcc <prvAddNewTaskToReadyList+0xbc>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d109      	bne.n	8003f42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003f2e:	4a27      	ldr	r2, [pc, #156]	; (8003fcc <prvAddNewTaskToReadyList+0xbc>)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003f34:	4b24      	ldr	r3, [pc, #144]	; (8003fc8 <prvAddNewTaskToReadyList+0xb8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d110      	bne.n	8003f5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003f3c:	f000 facc 	bl	80044d8 <prvInitialiseTaskLists>
 8003f40:	e00d      	b.n	8003f5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003f42:	4b23      	ldr	r3, [pc, #140]	; (8003fd0 <prvAddNewTaskToReadyList+0xc0>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d109      	bne.n	8003f5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003f4a:	4b20      	ldr	r3, [pc, #128]	; (8003fcc <prvAddNewTaskToReadyList+0xbc>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d802      	bhi.n	8003f5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003f58:	4a1c      	ldr	r2, [pc, #112]	; (8003fcc <prvAddNewTaskToReadyList+0xbc>)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003f5e:	4b1d      	ldr	r3, [pc, #116]	; (8003fd4 <prvAddNewTaskToReadyList+0xc4>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	3301      	adds	r3, #1
 8003f64:	4a1b      	ldr	r2, [pc, #108]	; (8003fd4 <prvAddNewTaskToReadyList+0xc4>)
 8003f66:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	409a      	lsls	r2, r3
 8003f70:	4b19      	ldr	r3, [pc, #100]	; (8003fd8 <prvAddNewTaskToReadyList+0xc8>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	4a18      	ldr	r2, [pc, #96]	; (8003fd8 <prvAddNewTaskToReadyList+0xc8>)
 8003f78:	6013      	str	r3, [r2, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f7e:	4613      	mov	r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	4413      	add	r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4a15      	ldr	r2, [pc, #84]	; (8003fdc <prvAddNewTaskToReadyList+0xcc>)
 8003f88:	441a      	add	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	4619      	mov	r1, r3
 8003f90:	4610      	mov	r0, r2
 8003f92:	f7ff fdf5 	bl	8003b80 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003f96:	f000 fd25 	bl	80049e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003f9a:	4b0d      	ldr	r3, [pc, #52]	; (8003fd0 <prvAddNewTaskToReadyList+0xc0>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00e      	beq.n	8003fc0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003fa2:	4b0a      	ldr	r3, [pc, #40]	; (8003fcc <prvAddNewTaskToReadyList+0xbc>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d207      	bcs.n	8003fc0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003fb0:	4b0b      	ldr	r3, [pc, #44]	; (8003fe0 <prvAddNewTaskToReadyList+0xd0>)
 8003fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003fc0:	bf00      	nop
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	2400045c 	.word	0x2400045c
 8003fcc:	2400035c 	.word	0x2400035c
 8003fd0:	24000468 	.word	0x24000468
 8003fd4:	24000478 	.word	0x24000478
 8003fd8:	24000464 	.word	0x24000464
 8003fdc:	24000360 	.word	0x24000360
 8003fe0:	e000ed04 	.word	0xe000ed04

08003fe4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003fec:	2300      	movs	r3, #0
 8003fee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d017      	beq.n	8004026 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003ff6:	4b13      	ldr	r3, [pc, #76]	; (8004044 <vTaskDelay+0x60>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <vTaskDelay+0x30>
	__asm volatile
 8003ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004002:	f383 8811 	msr	BASEPRI, r3
 8004006:	f3bf 8f6f 	isb	sy
 800400a:	f3bf 8f4f 	dsb	sy
 800400e:	60bb      	str	r3, [r7, #8]
}
 8004010:	bf00      	nop
 8004012:	e7fe      	b.n	8004012 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004014:	f000 f884 	bl	8004120 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004018:	2100      	movs	r1, #0
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 fb1e 	bl	800465c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004020:	f000 f88c 	bl	800413c <xTaskResumeAll>
 8004024:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d107      	bne.n	800403c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800402c:	4b06      	ldr	r3, [pc, #24]	; (8004048 <vTaskDelay+0x64>)
 800402e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	f3bf 8f4f 	dsb	sy
 8004038:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800403c:	bf00      	nop
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	24000484 	.word	0x24000484
 8004048:	e000ed04 	.word	0xe000ed04

0800404c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b08a      	sub	sp, #40	; 0x28
 8004050:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004052:	2300      	movs	r3, #0
 8004054:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004056:	2300      	movs	r3, #0
 8004058:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800405a:	463a      	mov	r2, r7
 800405c:	1d39      	adds	r1, r7, #4
 800405e:	f107 0308 	add.w	r3, r7, #8
 8004062:	4618      	mov	r0, r3
 8004064:	f7fc f954 	bl	8000310 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004068:	6839      	ldr	r1, [r7, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68ba      	ldr	r2, [r7, #8]
 800406e:	9202      	str	r2, [sp, #8]
 8004070:	9301      	str	r3, [sp, #4]
 8004072:	2300      	movs	r3, #0
 8004074:	9300      	str	r3, [sp, #0]
 8004076:	2300      	movs	r3, #0
 8004078:	460a      	mov	r2, r1
 800407a:	4921      	ldr	r1, [pc, #132]	; (8004100 <vTaskStartScheduler+0xb4>)
 800407c:	4821      	ldr	r0, [pc, #132]	; (8004104 <vTaskStartScheduler+0xb8>)
 800407e:	f7ff fe06 	bl	8003c8e <xTaskCreateStatic>
 8004082:	4603      	mov	r3, r0
 8004084:	4a20      	ldr	r2, [pc, #128]	; (8004108 <vTaskStartScheduler+0xbc>)
 8004086:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004088:	4b1f      	ldr	r3, [pc, #124]	; (8004108 <vTaskStartScheduler+0xbc>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004090:	2301      	movs	r3, #1
 8004092:	617b      	str	r3, [r7, #20]
 8004094:	e001      	b.n	800409a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d11b      	bne.n	80040d8 <vTaskStartScheduler+0x8c>
	__asm volatile
 80040a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a4:	f383 8811 	msr	BASEPRI, r3
 80040a8:	f3bf 8f6f 	isb	sy
 80040ac:	f3bf 8f4f 	dsb	sy
 80040b0:	613b      	str	r3, [r7, #16]
}
 80040b2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80040b4:	4b15      	ldr	r3, [pc, #84]	; (800410c <vTaskStartScheduler+0xc0>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	334c      	adds	r3, #76	; 0x4c
 80040ba:	4a15      	ldr	r2, [pc, #84]	; (8004110 <vTaskStartScheduler+0xc4>)
 80040bc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80040be:	4b15      	ldr	r3, [pc, #84]	; (8004114 <vTaskStartScheduler+0xc8>)
 80040c0:	f04f 32ff 	mov.w	r2, #4294967295
 80040c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80040c6:	4b14      	ldr	r3, [pc, #80]	; (8004118 <vTaskStartScheduler+0xcc>)
 80040c8:	2201      	movs	r2, #1
 80040ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80040cc:	4b13      	ldr	r3, [pc, #76]	; (800411c <vTaskStartScheduler+0xd0>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80040d2:	f000 fbb5 	bl	8004840 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80040d6:	e00e      	b.n	80040f6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040de:	d10a      	bne.n	80040f6 <vTaskStartScheduler+0xaa>
	__asm volatile
 80040e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e4:	f383 8811 	msr	BASEPRI, r3
 80040e8:	f3bf 8f6f 	isb	sy
 80040ec:	f3bf 8f4f 	dsb	sy
 80040f0:	60fb      	str	r3, [r7, #12]
}
 80040f2:	bf00      	nop
 80040f4:	e7fe      	b.n	80040f4 <vTaskStartScheduler+0xa8>
}
 80040f6:	bf00      	nop
 80040f8:	3718      	adds	r7, #24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	08005144 	.word	0x08005144
 8004104:	080044a9 	.word	0x080044a9
 8004108:	24000480 	.word	0x24000480
 800410c:	2400035c 	.word	0x2400035c
 8004110:	24000014 	.word	0x24000014
 8004114:	2400047c 	.word	0x2400047c
 8004118:	24000468 	.word	0x24000468
 800411c:	24000460 	.word	0x24000460

08004120 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004120:	b480      	push	{r7}
 8004122:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004124:	4b04      	ldr	r3, [pc, #16]	; (8004138 <vTaskSuspendAll+0x18>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	3301      	adds	r3, #1
 800412a:	4a03      	ldr	r2, [pc, #12]	; (8004138 <vTaskSuspendAll+0x18>)
 800412c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800412e:	bf00      	nop
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	24000484 	.word	0x24000484

0800413c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004142:	2300      	movs	r3, #0
 8004144:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004146:	2300      	movs	r3, #0
 8004148:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800414a:	4b41      	ldr	r3, [pc, #260]	; (8004250 <xTaskResumeAll+0x114>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10a      	bne.n	8004168 <xTaskResumeAll+0x2c>
	__asm volatile
 8004152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004156:	f383 8811 	msr	BASEPRI, r3
 800415a:	f3bf 8f6f 	isb	sy
 800415e:	f3bf 8f4f 	dsb	sy
 8004162:	603b      	str	r3, [r7, #0]
}
 8004164:	bf00      	nop
 8004166:	e7fe      	b.n	8004166 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004168:	f000 fc0c 	bl	8004984 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800416c:	4b38      	ldr	r3, [pc, #224]	; (8004250 <xTaskResumeAll+0x114>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	3b01      	subs	r3, #1
 8004172:	4a37      	ldr	r2, [pc, #220]	; (8004250 <xTaskResumeAll+0x114>)
 8004174:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004176:	4b36      	ldr	r3, [pc, #216]	; (8004250 <xTaskResumeAll+0x114>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d161      	bne.n	8004242 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800417e:	4b35      	ldr	r3, [pc, #212]	; (8004254 <xTaskResumeAll+0x118>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d05d      	beq.n	8004242 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004186:	e02e      	b.n	80041e6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004188:	4b33      	ldr	r3, [pc, #204]	; (8004258 <xTaskResumeAll+0x11c>)
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	3318      	adds	r3, #24
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff fd50 	bl	8003c3a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	3304      	adds	r3, #4
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff fd4b 	bl	8003c3a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a8:	2201      	movs	r2, #1
 80041aa:	409a      	lsls	r2, r3
 80041ac:	4b2b      	ldr	r3, [pc, #172]	; (800425c <xTaskResumeAll+0x120>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	4a2a      	ldr	r2, [pc, #168]	; (800425c <xTaskResumeAll+0x120>)
 80041b4:	6013      	str	r3, [r2, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ba:	4613      	mov	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4413      	add	r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	4a27      	ldr	r2, [pc, #156]	; (8004260 <xTaskResumeAll+0x124>)
 80041c4:	441a      	add	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	3304      	adds	r3, #4
 80041ca:	4619      	mov	r1, r3
 80041cc:	4610      	mov	r0, r2
 80041ce:	f7ff fcd7 	bl	8003b80 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d6:	4b23      	ldr	r3, [pc, #140]	; (8004264 <xTaskResumeAll+0x128>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041dc:	429a      	cmp	r2, r3
 80041de:	d302      	bcc.n	80041e6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80041e0:	4b21      	ldr	r3, [pc, #132]	; (8004268 <xTaskResumeAll+0x12c>)
 80041e2:	2201      	movs	r2, #1
 80041e4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80041e6:	4b1c      	ldr	r3, [pc, #112]	; (8004258 <xTaskResumeAll+0x11c>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1cc      	bne.n	8004188 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80041f4:	f000 fa12 	bl	800461c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80041f8:	4b1c      	ldr	r3, [pc, #112]	; (800426c <xTaskResumeAll+0x130>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d010      	beq.n	8004226 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004204:	f000 f836 	bl	8004274 <xTaskIncrementTick>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d002      	beq.n	8004214 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800420e:	4b16      	ldr	r3, [pc, #88]	; (8004268 <xTaskResumeAll+0x12c>)
 8004210:	2201      	movs	r2, #1
 8004212:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	3b01      	subs	r3, #1
 8004218:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d1f1      	bne.n	8004204 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004220:	4b12      	ldr	r3, [pc, #72]	; (800426c <xTaskResumeAll+0x130>)
 8004222:	2200      	movs	r2, #0
 8004224:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004226:	4b10      	ldr	r3, [pc, #64]	; (8004268 <xTaskResumeAll+0x12c>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d009      	beq.n	8004242 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800422e:	2301      	movs	r3, #1
 8004230:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004232:	4b0f      	ldr	r3, [pc, #60]	; (8004270 <xTaskResumeAll+0x134>)
 8004234:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	f3bf 8f4f 	dsb	sy
 800423e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004242:	f000 fbcf 	bl	80049e4 <vPortExitCritical>

	return xAlreadyYielded;
 8004246:	68bb      	ldr	r3, [r7, #8]
}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	24000484 	.word	0x24000484
 8004254:	2400045c 	.word	0x2400045c
 8004258:	2400041c 	.word	0x2400041c
 800425c:	24000464 	.word	0x24000464
 8004260:	24000360 	.word	0x24000360
 8004264:	2400035c 	.word	0x2400035c
 8004268:	24000470 	.word	0x24000470
 800426c:	2400046c 	.word	0x2400046c
 8004270:	e000ed04 	.word	0xe000ed04

08004274 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b086      	sub	sp, #24
 8004278:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800427a:	2300      	movs	r3, #0
 800427c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800427e:	4b4e      	ldr	r3, [pc, #312]	; (80043b8 <xTaskIncrementTick+0x144>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	f040 808e 	bne.w	80043a4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004288:	4b4c      	ldr	r3, [pc, #304]	; (80043bc <xTaskIncrementTick+0x148>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	3301      	adds	r3, #1
 800428e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004290:	4a4a      	ldr	r2, [pc, #296]	; (80043bc <xTaskIncrementTick+0x148>)
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d120      	bne.n	80042de <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800429c:	4b48      	ldr	r3, [pc, #288]	; (80043c0 <xTaskIncrementTick+0x14c>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00a      	beq.n	80042bc <xTaskIncrementTick+0x48>
	__asm volatile
 80042a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042aa:	f383 8811 	msr	BASEPRI, r3
 80042ae:	f3bf 8f6f 	isb	sy
 80042b2:	f3bf 8f4f 	dsb	sy
 80042b6:	603b      	str	r3, [r7, #0]
}
 80042b8:	bf00      	nop
 80042ba:	e7fe      	b.n	80042ba <xTaskIncrementTick+0x46>
 80042bc:	4b40      	ldr	r3, [pc, #256]	; (80043c0 <xTaskIncrementTick+0x14c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	60fb      	str	r3, [r7, #12]
 80042c2:	4b40      	ldr	r3, [pc, #256]	; (80043c4 <xTaskIncrementTick+0x150>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a3e      	ldr	r2, [pc, #248]	; (80043c0 <xTaskIncrementTick+0x14c>)
 80042c8:	6013      	str	r3, [r2, #0]
 80042ca:	4a3e      	ldr	r2, [pc, #248]	; (80043c4 <xTaskIncrementTick+0x150>)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6013      	str	r3, [r2, #0]
 80042d0:	4b3d      	ldr	r3, [pc, #244]	; (80043c8 <xTaskIncrementTick+0x154>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	3301      	adds	r3, #1
 80042d6:	4a3c      	ldr	r2, [pc, #240]	; (80043c8 <xTaskIncrementTick+0x154>)
 80042d8:	6013      	str	r3, [r2, #0]
 80042da:	f000 f99f 	bl	800461c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80042de:	4b3b      	ldr	r3, [pc, #236]	; (80043cc <xTaskIncrementTick+0x158>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	693a      	ldr	r2, [r7, #16]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d348      	bcc.n	800437a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042e8:	4b35      	ldr	r3, [pc, #212]	; (80043c0 <xTaskIncrementTick+0x14c>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d104      	bne.n	80042fc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042f2:	4b36      	ldr	r3, [pc, #216]	; (80043cc <xTaskIncrementTick+0x158>)
 80042f4:	f04f 32ff 	mov.w	r2, #4294967295
 80042f8:	601a      	str	r2, [r3, #0]
					break;
 80042fa:	e03e      	b.n	800437a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042fc:	4b30      	ldr	r3, [pc, #192]	; (80043c0 <xTaskIncrementTick+0x14c>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800430c:	693a      	ldr	r2, [r7, #16]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	429a      	cmp	r2, r3
 8004312:	d203      	bcs.n	800431c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004314:	4a2d      	ldr	r2, [pc, #180]	; (80043cc <xTaskIncrementTick+0x158>)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800431a:	e02e      	b.n	800437a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	3304      	adds	r3, #4
 8004320:	4618      	mov	r0, r3
 8004322:	f7ff fc8a 	bl	8003c3a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800432a:	2b00      	cmp	r3, #0
 800432c:	d004      	beq.n	8004338 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	3318      	adds	r3, #24
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff fc81 	bl	8003c3a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433c:	2201      	movs	r2, #1
 800433e:	409a      	lsls	r2, r3
 8004340:	4b23      	ldr	r3, [pc, #140]	; (80043d0 <xTaskIncrementTick+0x15c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4313      	orrs	r3, r2
 8004346:	4a22      	ldr	r2, [pc, #136]	; (80043d0 <xTaskIncrementTick+0x15c>)
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800434e:	4613      	mov	r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4413      	add	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	4a1f      	ldr	r2, [pc, #124]	; (80043d4 <xTaskIncrementTick+0x160>)
 8004358:	441a      	add	r2, r3
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	3304      	adds	r3, #4
 800435e:	4619      	mov	r1, r3
 8004360:	4610      	mov	r0, r2
 8004362:	f7ff fc0d 	bl	8003b80 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800436a:	4b1b      	ldr	r3, [pc, #108]	; (80043d8 <xTaskIncrementTick+0x164>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004370:	429a      	cmp	r2, r3
 8004372:	d3b9      	bcc.n	80042e8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004374:	2301      	movs	r3, #1
 8004376:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004378:	e7b6      	b.n	80042e8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800437a:	4b17      	ldr	r3, [pc, #92]	; (80043d8 <xTaskIncrementTick+0x164>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004380:	4914      	ldr	r1, [pc, #80]	; (80043d4 <xTaskIncrementTick+0x160>)
 8004382:	4613      	mov	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4413      	add	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	440b      	add	r3, r1
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2b01      	cmp	r3, #1
 8004390:	d901      	bls.n	8004396 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004392:	2301      	movs	r3, #1
 8004394:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004396:	4b11      	ldr	r3, [pc, #68]	; (80043dc <xTaskIncrementTick+0x168>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d007      	beq.n	80043ae <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800439e:	2301      	movs	r3, #1
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	e004      	b.n	80043ae <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80043a4:	4b0e      	ldr	r3, [pc, #56]	; (80043e0 <xTaskIncrementTick+0x16c>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	3301      	adds	r3, #1
 80043aa:	4a0d      	ldr	r2, [pc, #52]	; (80043e0 <xTaskIncrementTick+0x16c>)
 80043ac:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80043ae:	697b      	ldr	r3, [r7, #20]
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3718      	adds	r7, #24
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	24000484 	.word	0x24000484
 80043bc:	24000460 	.word	0x24000460
 80043c0:	24000414 	.word	0x24000414
 80043c4:	24000418 	.word	0x24000418
 80043c8:	24000474 	.word	0x24000474
 80043cc:	2400047c 	.word	0x2400047c
 80043d0:	24000464 	.word	0x24000464
 80043d4:	24000360 	.word	0x24000360
 80043d8:	2400035c 	.word	0x2400035c
 80043dc:	24000470 	.word	0x24000470
 80043e0:	2400046c 	.word	0x2400046c

080043e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80043e4:	b480      	push	{r7}
 80043e6:	b087      	sub	sp, #28
 80043e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80043ea:	4b29      	ldr	r3, [pc, #164]	; (8004490 <vTaskSwitchContext+0xac>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d003      	beq.n	80043fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80043f2:	4b28      	ldr	r3, [pc, #160]	; (8004494 <vTaskSwitchContext+0xb0>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80043f8:	e044      	b.n	8004484 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80043fa:	4b26      	ldr	r3, [pc, #152]	; (8004494 <vTaskSwitchContext+0xb0>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004400:	4b25      	ldr	r3, [pc, #148]	; (8004498 <vTaskSwitchContext+0xb4>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	fab3 f383 	clz	r3, r3
 800440c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800440e:	7afb      	ldrb	r3, [r7, #11]
 8004410:	f1c3 031f 	rsb	r3, r3, #31
 8004414:	617b      	str	r3, [r7, #20]
 8004416:	4921      	ldr	r1, [pc, #132]	; (800449c <vTaskSwitchContext+0xb8>)
 8004418:	697a      	ldr	r2, [r7, #20]
 800441a:	4613      	mov	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4413      	add	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	440b      	add	r3, r1
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10a      	bne.n	8004440 <vTaskSwitchContext+0x5c>
	__asm volatile
 800442a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800442e:	f383 8811 	msr	BASEPRI, r3
 8004432:	f3bf 8f6f 	isb	sy
 8004436:	f3bf 8f4f 	dsb	sy
 800443a:	607b      	str	r3, [r7, #4]
}
 800443c:	bf00      	nop
 800443e:	e7fe      	b.n	800443e <vTaskSwitchContext+0x5a>
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	4613      	mov	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	4413      	add	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	4a14      	ldr	r2, [pc, #80]	; (800449c <vTaskSwitchContext+0xb8>)
 800444c:	4413      	add	r3, r2
 800444e:	613b      	str	r3, [r7, #16]
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	605a      	str	r2, [r3, #4]
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	3308      	adds	r3, #8
 8004462:	429a      	cmp	r2, r3
 8004464:	d104      	bne.n	8004470 <vTaskSwitchContext+0x8c>
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	685a      	ldr	r2, [r3, #4]
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	605a      	str	r2, [r3, #4]
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	4a0a      	ldr	r2, [pc, #40]	; (80044a0 <vTaskSwitchContext+0xbc>)
 8004478:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800447a:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <vTaskSwitchContext+0xbc>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	334c      	adds	r3, #76	; 0x4c
 8004480:	4a08      	ldr	r2, [pc, #32]	; (80044a4 <vTaskSwitchContext+0xc0>)
 8004482:	6013      	str	r3, [r2, #0]
}
 8004484:	bf00      	nop
 8004486:	371c      	adds	r7, #28
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr
 8004490:	24000484 	.word	0x24000484
 8004494:	24000470 	.word	0x24000470
 8004498:	24000464 	.word	0x24000464
 800449c:	24000360 	.word	0x24000360
 80044a0:	2400035c 	.word	0x2400035c
 80044a4:	24000014 	.word	0x24000014

080044a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80044b0:	f000 f852 	bl	8004558 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80044b4:	4b06      	ldr	r3, [pc, #24]	; (80044d0 <prvIdleTask+0x28>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d9f9      	bls.n	80044b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80044bc:	4b05      	ldr	r3, [pc, #20]	; (80044d4 <prvIdleTask+0x2c>)
 80044be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044c2:	601a      	str	r2, [r3, #0]
 80044c4:	f3bf 8f4f 	dsb	sy
 80044c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80044cc:	e7f0      	b.n	80044b0 <prvIdleTask+0x8>
 80044ce:	bf00      	nop
 80044d0:	24000360 	.word	0x24000360
 80044d4:	e000ed04 	.word	0xe000ed04

080044d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044de:	2300      	movs	r3, #0
 80044e0:	607b      	str	r3, [r7, #4]
 80044e2:	e00c      	b.n	80044fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	4613      	mov	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	4a12      	ldr	r2, [pc, #72]	; (8004538 <prvInitialiseTaskLists+0x60>)
 80044f0:	4413      	add	r3, r2
 80044f2:	4618      	mov	r0, r3
 80044f4:	f7ff fb17 	bl	8003b26 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3301      	adds	r3, #1
 80044fc:	607b      	str	r3, [r7, #4]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2b06      	cmp	r3, #6
 8004502:	d9ef      	bls.n	80044e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004504:	480d      	ldr	r0, [pc, #52]	; (800453c <prvInitialiseTaskLists+0x64>)
 8004506:	f7ff fb0e 	bl	8003b26 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800450a:	480d      	ldr	r0, [pc, #52]	; (8004540 <prvInitialiseTaskLists+0x68>)
 800450c:	f7ff fb0b 	bl	8003b26 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004510:	480c      	ldr	r0, [pc, #48]	; (8004544 <prvInitialiseTaskLists+0x6c>)
 8004512:	f7ff fb08 	bl	8003b26 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004516:	480c      	ldr	r0, [pc, #48]	; (8004548 <prvInitialiseTaskLists+0x70>)
 8004518:	f7ff fb05 	bl	8003b26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800451c:	480b      	ldr	r0, [pc, #44]	; (800454c <prvInitialiseTaskLists+0x74>)
 800451e:	f7ff fb02 	bl	8003b26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004522:	4b0b      	ldr	r3, [pc, #44]	; (8004550 <prvInitialiseTaskLists+0x78>)
 8004524:	4a05      	ldr	r2, [pc, #20]	; (800453c <prvInitialiseTaskLists+0x64>)
 8004526:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004528:	4b0a      	ldr	r3, [pc, #40]	; (8004554 <prvInitialiseTaskLists+0x7c>)
 800452a:	4a05      	ldr	r2, [pc, #20]	; (8004540 <prvInitialiseTaskLists+0x68>)
 800452c:	601a      	str	r2, [r3, #0]
}
 800452e:	bf00      	nop
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	24000360 	.word	0x24000360
 800453c:	240003ec 	.word	0x240003ec
 8004540:	24000400 	.word	0x24000400
 8004544:	2400041c 	.word	0x2400041c
 8004548:	24000430 	.word	0x24000430
 800454c:	24000448 	.word	0x24000448
 8004550:	24000414 	.word	0x24000414
 8004554:	24000418 	.word	0x24000418

08004558 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800455e:	e019      	b.n	8004594 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004560:	f000 fa10 	bl	8004984 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004564:	4b10      	ldr	r3, [pc, #64]	; (80045a8 <prvCheckTasksWaitingTermination+0x50>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	3304      	adds	r3, #4
 8004570:	4618      	mov	r0, r3
 8004572:	f7ff fb62 	bl	8003c3a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004576:	4b0d      	ldr	r3, [pc, #52]	; (80045ac <prvCheckTasksWaitingTermination+0x54>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	3b01      	subs	r3, #1
 800457c:	4a0b      	ldr	r2, [pc, #44]	; (80045ac <prvCheckTasksWaitingTermination+0x54>)
 800457e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004580:	4b0b      	ldr	r3, [pc, #44]	; (80045b0 <prvCheckTasksWaitingTermination+0x58>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	3b01      	subs	r3, #1
 8004586:	4a0a      	ldr	r2, [pc, #40]	; (80045b0 <prvCheckTasksWaitingTermination+0x58>)
 8004588:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800458a:	f000 fa2b 	bl	80049e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f810 	bl	80045b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004594:	4b06      	ldr	r3, [pc, #24]	; (80045b0 <prvCheckTasksWaitingTermination+0x58>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1e1      	bne.n	8004560 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800459c:	bf00      	nop
 800459e:	bf00      	nop
 80045a0:	3708      	adds	r7, #8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	24000430 	.word	0x24000430
 80045ac:	2400045c 	.word	0x2400045c
 80045b0:	24000444 	.word	0x24000444

080045b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	334c      	adds	r3, #76	; 0x4c
 80045c0:	4618      	mov	r0, r3
 80045c2:	f000 fce7 	bl	8004f94 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d108      	bne.n	80045e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 fb83 	bl	8004ce0 <vPortFree>
				vPortFree( pxTCB );
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 fb80 	bl	8004ce0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80045e0:	e018      	b.n	8004614 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d103      	bne.n	80045f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 fb77 	bl	8004ce0 <vPortFree>
	}
 80045f2:	e00f      	b.n	8004614 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d00a      	beq.n	8004614 <prvDeleteTCB+0x60>
	__asm volatile
 80045fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004602:	f383 8811 	msr	BASEPRI, r3
 8004606:	f3bf 8f6f 	isb	sy
 800460a:	f3bf 8f4f 	dsb	sy
 800460e:	60fb      	str	r3, [r7, #12]
}
 8004610:	bf00      	nop
 8004612:	e7fe      	b.n	8004612 <prvDeleteTCB+0x5e>
	}
 8004614:	bf00      	nop
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004622:	4b0c      	ldr	r3, [pc, #48]	; (8004654 <prvResetNextTaskUnblockTime+0x38>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d104      	bne.n	8004636 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800462c:	4b0a      	ldr	r3, [pc, #40]	; (8004658 <prvResetNextTaskUnblockTime+0x3c>)
 800462e:	f04f 32ff 	mov.w	r2, #4294967295
 8004632:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004634:	e008      	b.n	8004648 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004636:	4b07      	ldr	r3, [pc, #28]	; (8004654 <prvResetNextTaskUnblockTime+0x38>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	4a04      	ldr	r2, [pc, #16]	; (8004658 <prvResetNextTaskUnblockTime+0x3c>)
 8004646:	6013      	str	r3, [r2, #0]
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	24000414 	.word	0x24000414
 8004658:	2400047c 	.word	0x2400047c

0800465c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004666:	4b29      	ldr	r3, [pc, #164]	; (800470c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800466c:	4b28      	ldr	r3, [pc, #160]	; (8004710 <prvAddCurrentTaskToDelayedList+0xb4>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3304      	adds	r3, #4
 8004672:	4618      	mov	r0, r3
 8004674:	f7ff fae1 	bl	8003c3a <uxListRemove>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10b      	bne.n	8004696 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800467e:	4b24      	ldr	r3, [pc, #144]	; (8004710 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004684:	2201      	movs	r2, #1
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	43da      	mvns	r2, r3
 800468c:	4b21      	ldr	r3, [pc, #132]	; (8004714 <prvAddCurrentTaskToDelayedList+0xb8>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4013      	ands	r3, r2
 8004692:	4a20      	ldr	r2, [pc, #128]	; (8004714 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004694:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469c:	d10a      	bne.n	80046b4 <prvAddCurrentTaskToDelayedList+0x58>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d007      	beq.n	80046b4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046a4:	4b1a      	ldr	r3, [pc, #104]	; (8004710 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	3304      	adds	r3, #4
 80046aa:	4619      	mov	r1, r3
 80046ac:	481a      	ldr	r0, [pc, #104]	; (8004718 <prvAddCurrentTaskToDelayedList+0xbc>)
 80046ae:	f7ff fa67 	bl	8003b80 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80046b2:	e026      	b.n	8004702 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4413      	add	r3, r2
 80046ba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80046bc:	4b14      	ldr	r3, [pc, #80]	; (8004710 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80046c4:	68ba      	ldr	r2, [r7, #8]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d209      	bcs.n	80046e0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046cc:	4b13      	ldr	r3, [pc, #76]	; (800471c <prvAddCurrentTaskToDelayedList+0xc0>)
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	4b0f      	ldr	r3, [pc, #60]	; (8004710 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	3304      	adds	r3, #4
 80046d6:	4619      	mov	r1, r3
 80046d8:	4610      	mov	r0, r2
 80046da:	f7ff fa75 	bl	8003bc8 <vListInsert>
}
 80046de:	e010      	b.n	8004702 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046e0:	4b0f      	ldr	r3, [pc, #60]	; (8004720 <prvAddCurrentTaskToDelayedList+0xc4>)
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	4b0a      	ldr	r3, [pc, #40]	; (8004710 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	3304      	adds	r3, #4
 80046ea:	4619      	mov	r1, r3
 80046ec:	4610      	mov	r0, r2
 80046ee:	f7ff fa6b 	bl	8003bc8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80046f2:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <prvAddCurrentTaskToDelayedList+0xc8>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d202      	bcs.n	8004702 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80046fc:	4a09      	ldr	r2, [pc, #36]	; (8004724 <prvAddCurrentTaskToDelayedList+0xc8>)
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	6013      	str	r3, [r2, #0]
}
 8004702:	bf00      	nop
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	24000460 	.word	0x24000460
 8004710:	2400035c 	.word	0x2400035c
 8004714:	24000464 	.word	0x24000464
 8004718:	24000448 	.word	0x24000448
 800471c:	24000418 	.word	0x24000418
 8004720:	24000414 	.word	0x24000414
 8004724:	2400047c 	.word	0x2400047c

08004728 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	3b04      	subs	r3, #4
 8004738:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004740:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	3b04      	subs	r3, #4
 8004746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	f023 0201 	bic.w	r2, r3, #1
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	3b04      	subs	r3, #4
 8004756:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004758:	4a0c      	ldr	r2, [pc, #48]	; (800478c <pxPortInitialiseStack+0x64>)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	3b14      	subs	r3, #20
 8004762:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	3b04      	subs	r3, #4
 800476e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f06f 0202 	mvn.w	r2, #2
 8004776:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	3b20      	subs	r3, #32
 800477c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800477e:	68fb      	ldr	r3, [r7, #12]
}
 8004780:	4618      	mov	r0, r3
 8004782:	3714      	adds	r7, #20
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr
 800478c:	08004791 	.word	0x08004791

08004790 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004796:	2300      	movs	r3, #0
 8004798:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800479a:	4b12      	ldr	r3, [pc, #72]	; (80047e4 <prvTaskExitError+0x54>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a2:	d00a      	beq.n	80047ba <prvTaskExitError+0x2a>
	__asm volatile
 80047a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a8:	f383 8811 	msr	BASEPRI, r3
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	f3bf 8f4f 	dsb	sy
 80047b4:	60fb      	str	r3, [r7, #12]
}
 80047b6:	bf00      	nop
 80047b8:	e7fe      	b.n	80047b8 <prvTaskExitError+0x28>
	__asm volatile
 80047ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047be:	f383 8811 	msr	BASEPRI, r3
 80047c2:	f3bf 8f6f 	isb	sy
 80047c6:	f3bf 8f4f 	dsb	sy
 80047ca:	60bb      	str	r3, [r7, #8]
}
 80047cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80047ce:	bf00      	nop
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0fc      	beq.n	80047d0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80047d6:	bf00      	nop
 80047d8:	bf00      	nop
 80047da:	3714      	adds	r7, #20
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	24000010 	.word	0x24000010
	...

080047f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80047f0:	4b07      	ldr	r3, [pc, #28]	; (8004810 <pxCurrentTCBConst2>)
 80047f2:	6819      	ldr	r1, [r3, #0]
 80047f4:	6808      	ldr	r0, [r1, #0]
 80047f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047fa:	f380 8809 	msr	PSP, r0
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f04f 0000 	mov.w	r0, #0
 8004806:	f380 8811 	msr	BASEPRI, r0
 800480a:	4770      	bx	lr
 800480c:	f3af 8000 	nop.w

08004810 <pxCurrentTCBConst2>:
 8004810:	2400035c 	.word	0x2400035c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004814:	bf00      	nop
 8004816:	bf00      	nop

08004818 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004818:	4808      	ldr	r0, [pc, #32]	; (800483c <prvPortStartFirstTask+0x24>)
 800481a:	6800      	ldr	r0, [r0, #0]
 800481c:	6800      	ldr	r0, [r0, #0]
 800481e:	f380 8808 	msr	MSP, r0
 8004822:	f04f 0000 	mov.w	r0, #0
 8004826:	f380 8814 	msr	CONTROL, r0
 800482a:	b662      	cpsie	i
 800482c:	b661      	cpsie	f
 800482e:	f3bf 8f4f 	dsb	sy
 8004832:	f3bf 8f6f 	isb	sy
 8004836:	df00      	svc	0
 8004838:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800483a:	bf00      	nop
 800483c:	e000ed08 	.word	0xe000ed08

08004840 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004846:	4b46      	ldr	r3, [pc, #280]	; (8004960 <xPortStartScheduler+0x120>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a46      	ldr	r2, [pc, #280]	; (8004964 <xPortStartScheduler+0x124>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d10a      	bne.n	8004866 <xPortStartScheduler+0x26>
	__asm volatile
 8004850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	613b      	str	r3, [r7, #16]
}
 8004862:	bf00      	nop
 8004864:	e7fe      	b.n	8004864 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004866:	4b3e      	ldr	r3, [pc, #248]	; (8004960 <xPortStartScheduler+0x120>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a3f      	ldr	r2, [pc, #252]	; (8004968 <xPortStartScheduler+0x128>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d10a      	bne.n	8004886 <xPortStartScheduler+0x46>
	__asm volatile
 8004870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004874:	f383 8811 	msr	BASEPRI, r3
 8004878:	f3bf 8f6f 	isb	sy
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	60fb      	str	r3, [r7, #12]
}
 8004882:	bf00      	nop
 8004884:	e7fe      	b.n	8004884 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004886:	4b39      	ldr	r3, [pc, #228]	; (800496c <xPortStartScheduler+0x12c>)
 8004888:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	b2db      	uxtb	r3, r3
 8004890:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	22ff      	movs	r2, #255	; 0xff
 8004896:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	b2db      	uxtb	r3, r3
 800489e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80048a0:	78fb      	ldrb	r3, [r7, #3]
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80048a8:	b2da      	uxtb	r2, r3
 80048aa:	4b31      	ldr	r3, [pc, #196]	; (8004970 <xPortStartScheduler+0x130>)
 80048ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80048ae:	4b31      	ldr	r3, [pc, #196]	; (8004974 <xPortStartScheduler+0x134>)
 80048b0:	2207      	movs	r2, #7
 80048b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80048b4:	e009      	b.n	80048ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80048b6:	4b2f      	ldr	r3, [pc, #188]	; (8004974 <xPortStartScheduler+0x134>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3b01      	subs	r3, #1
 80048bc:	4a2d      	ldr	r2, [pc, #180]	; (8004974 <xPortStartScheduler+0x134>)
 80048be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80048c0:	78fb      	ldrb	r3, [r7, #3]
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	005b      	lsls	r3, r3, #1
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80048ca:	78fb      	ldrb	r3, [r7, #3]
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048d2:	2b80      	cmp	r3, #128	; 0x80
 80048d4:	d0ef      	beq.n	80048b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80048d6:	4b27      	ldr	r3, [pc, #156]	; (8004974 <xPortStartScheduler+0x134>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f1c3 0307 	rsb	r3, r3, #7
 80048de:	2b04      	cmp	r3, #4
 80048e0:	d00a      	beq.n	80048f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80048e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e6:	f383 8811 	msr	BASEPRI, r3
 80048ea:	f3bf 8f6f 	isb	sy
 80048ee:	f3bf 8f4f 	dsb	sy
 80048f2:	60bb      	str	r3, [r7, #8]
}
 80048f4:	bf00      	nop
 80048f6:	e7fe      	b.n	80048f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80048f8:	4b1e      	ldr	r3, [pc, #120]	; (8004974 <xPortStartScheduler+0x134>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	021b      	lsls	r3, r3, #8
 80048fe:	4a1d      	ldr	r2, [pc, #116]	; (8004974 <xPortStartScheduler+0x134>)
 8004900:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004902:	4b1c      	ldr	r3, [pc, #112]	; (8004974 <xPortStartScheduler+0x134>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800490a:	4a1a      	ldr	r2, [pc, #104]	; (8004974 <xPortStartScheduler+0x134>)
 800490c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	b2da      	uxtb	r2, r3
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004916:	4b18      	ldr	r3, [pc, #96]	; (8004978 <xPortStartScheduler+0x138>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a17      	ldr	r2, [pc, #92]	; (8004978 <xPortStartScheduler+0x138>)
 800491c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004920:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004922:	4b15      	ldr	r3, [pc, #84]	; (8004978 <xPortStartScheduler+0x138>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a14      	ldr	r2, [pc, #80]	; (8004978 <xPortStartScheduler+0x138>)
 8004928:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800492c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800492e:	f000 f8dd 	bl	8004aec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004932:	4b12      	ldr	r3, [pc, #72]	; (800497c <xPortStartScheduler+0x13c>)
 8004934:	2200      	movs	r2, #0
 8004936:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004938:	f000 f8fc 	bl	8004b34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800493c:	4b10      	ldr	r3, [pc, #64]	; (8004980 <xPortStartScheduler+0x140>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a0f      	ldr	r2, [pc, #60]	; (8004980 <xPortStartScheduler+0x140>)
 8004942:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004946:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004948:	f7ff ff66 	bl	8004818 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800494c:	f7ff fd4a 	bl	80043e4 <vTaskSwitchContext>
	prvTaskExitError();
 8004950:	f7ff ff1e 	bl	8004790 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	3718      	adds	r7, #24
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	e000ed00 	.word	0xe000ed00
 8004964:	410fc271 	.word	0x410fc271
 8004968:	410fc270 	.word	0x410fc270
 800496c:	e000e400 	.word	0xe000e400
 8004970:	24000488 	.word	0x24000488
 8004974:	2400048c 	.word	0x2400048c
 8004978:	e000ed20 	.word	0xe000ed20
 800497c:	24000010 	.word	0x24000010
 8004980:	e000ef34 	.word	0xe000ef34

08004984 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
	__asm volatile
 800498a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498e:	f383 8811 	msr	BASEPRI, r3
 8004992:	f3bf 8f6f 	isb	sy
 8004996:	f3bf 8f4f 	dsb	sy
 800499a:	607b      	str	r3, [r7, #4]
}
 800499c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800499e:	4b0f      	ldr	r3, [pc, #60]	; (80049dc <vPortEnterCritical+0x58>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	3301      	adds	r3, #1
 80049a4:	4a0d      	ldr	r2, [pc, #52]	; (80049dc <vPortEnterCritical+0x58>)
 80049a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80049a8:	4b0c      	ldr	r3, [pc, #48]	; (80049dc <vPortEnterCritical+0x58>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d10f      	bne.n	80049d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80049b0:	4b0b      	ldr	r3, [pc, #44]	; (80049e0 <vPortEnterCritical+0x5c>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00a      	beq.n	80049d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80049ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049be:	f383 8811 	msr	BASEPRI, r3
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	f3bf 8f4f 	dsb	sy
 80049ca:	603b      	str	r3, [r7, #0]
}
 80049cc:	bf00      	nop
 80049ce:	e7fe      	b.n	80049ce <vPortEnterCritical+0x4a>
	}
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	24000010 	.word	0x24000010
 80049e0:	e000ed04 	.word	0xe000ed04

080049e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80049ea:	4b12      	ldr	r3, [pc, #72]	; (8004a34 <vPortExitCritical+0x50>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d10a      	bne.n	8004a08 <vPortExitCritical+0x24>
	__asm volatile
 80049f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f6:	f383 8811 	msr	BASEPRI, r3
 80049fa:	f3bf 8f6f 	isb	sy
 80049fe:	f3bf 8f4f 	dsb	sy
 8004a02:	607b      	str	r3, [r7, #4]
}
 8004a04:	bf00      	nop
 8004a06:	e7fe      	b.n	8004a06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004a08:	4b0a      	ldr	r3, [pc, #40]	; (8004a34 <vPortExitCritical+0x50>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	4a09      	ldr	r2, [pc, #36]	; (8004a34 <vPortExitCritical+0x50>)
 8004a10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004a12:	4b08      	ldr	r3, [pc, #32]	; (8004a34 <vPortExitCritical+0x50>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d105      	bne.n	8004a26 <vPortExitCritical+0x42>
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004a24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	24000010 	.word	0x24000010
	...

08004a40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004a40:	f3ef 8009 	mrs	r0, PSP
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	4b15      	ldr	r3, [pc, #84]	; (8004aa0 <pxCurrentTCBConst>)
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	f01e 0f10 	tst.w	lr, #16
 8004a50:	bf08      	it	eq
 8004a52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004a56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a5a:	6010      	str	r0, [r2, #0]
 8004a5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004a60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a64:	f380 8811 	msr	BASEPRI, r0
 8004a68:	f3bf 8f4f 	dsb	sy
 8004a6c:	f3bf 8f6f 	isb	sy
 8004a70:	f7ff fcb8 	bl	80043e4 <vTaskSwitchContext>
 8004a74:	f04f 0000 	mov.w	r0, #0
 8004a78:	f380 8811 	msr	BASEPRI, r0
 8004a7c:	bc09      	pop	{r0, r3}
 8004a7e:	6819      	ldr	r1, [r3, #0]
 8004a80:	6808      	ldr	r0, [r1, #0]
 8004a82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a86:	f01e 0f10 	tst.w	lr, #16
 8004a8a:	bf08      	it	eq
 8004a8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a90:	f380 8809 	msr	PSP, r0
 8004a94:	f3bf 8f6f 	isb	sy
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	f3af 8000 	nop.w

08004aa0 <pxCurrentTCBConst>:
 8004aa0:	2400035c 	.word	0x2400035c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop

08004aa8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
	__asm volatile
 8004aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab2:	f383 8811 	msr	BASEPRI, r3
 8004ab6:	f3bf 8f6f 	isb	sy
 8004aba:	f3bf 8f4f 	dsb	sy
 8004abe:	607b      	str	r3, [r7, #4]
}
 8004ac0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004ac2:	f7ff fbd7 	bl	8004274 <xTaskIncrementTick>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004acc:	4b06      	ldr	r3, [pc, #24]	; (8004ae8 <SysTick_Handler+0x40>)
 8004ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	f383 8811 	msr	BASEPRI, r3
}
 8004ade:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004ae0:	bf00      	nop
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	e000ed04 	.word	0xe000ed04

08004aec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004aec:	b480      	push	{r7}
 8004aee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004af0:	4b0b      	ldr	r3, [pc, #44]	; (8004b20 <vPortSetupTimerInterrupt+0x34>)
 8004af2:	2200      	movs	r2, #0
 8004af4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004af6:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <vPortSetupTimerInterrupt+0x38>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004afc:	4b0a      	ldr	r3, [pc, #40]	; (8004b28 <vPortSetupTimerInterrupt+0x3c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a0a      	ldr	r2, [pc, #40]	; (8004b2c <vPortSetupTimerInterrupt+0x40>)
 8004b02:	fba2 2303 	umull	r2, r3, r2, r3
 8004b06:	099b      	lsrs	r3, r3, #6
 8004b08:	4a09      	ldr	r2, [pc, #36]	; (8004b30 <vPortSetupTimerInterrupt+0x44>)
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004b0e:	4b04      	ldr	r3, [pc, #16]	; (8004b20 <vPortSetupTimerInterrupt+0x34>)
 8004b10:	2207      	movs	r2, #7
 8004b12:	601a      	str	r2, [r3, #0]
}
 8004b14:	bf00      	nop
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	e000e010 	.word	0xe000e010
 8004b24:	e000e018 	.word	0xe000e018
 8004b28:	24000000 	.word	0x24000000
 8004b2c:	10624dd3 	.word	0x10624dd3
 8004b30:	e000e014 	.word	0xe000e014

08004b34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004b34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004b44 <vPortEnableVFP+0x10>
 8004b38:	6801      	ldr	r1, [r0, #0]
 8004b3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004b3e:	6001      	str	r1, [r0, #0]
 8004b40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004b42:	bf00      	nop
 8004b44:	e000ed88 	.word	0xe000ed88

08004b48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08a      	sub	sp, #40	; 0x28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b50:	2300      	movs	r3, #0
 8004b52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b54:	f7ff fae4 	bl	8004120 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b58:	4b5b      	ldr	r3, [pc, #364]	; (8004cc8 <pvPortMalloc+0x180>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b60:	f000 f920 	bl	8004da4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b64:	4b59      	ldr	r3, [pc, #356]	; (8004ccc <pvPortMalloc+0x184>)
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f040 8093 	bne.w	8004c98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d01d      	beq.n	8004bb4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004b78:	2208      	movs	r2, #8
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d014      	beq.n	8004bb4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f023 0307 	bic.w	r3, r3, #7
 8004b90:	3308      	adds	r3, #8
 8004b92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f003 0307 	and.w	r3, r3, #7
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <pvPortMalloc+0x6c>
	__asm volatile
 8004b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba2:	f383 8811 	msr	BASEPRI, r3
 8004ba6:	f3bf 8f6f 	isb	sy
 8004baa:	f3bf 8f4f 	dsb	sy
 8004bae:	617b      	str	r3, [r7, #20]
}
 8004bb0:	bf00      	nop
 8004bb2:	e7fe      	b.n	8004bb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d06e      	beq.n	8004c98 <pvPortMalloc+0x150>
 8004bba:	4b45      	ldr	r3, [pc, #276]	; (8004cd0 <pvPortMalloc+0x188>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d869      	bhi.n	8004c98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004bc4:	4b43      	ldr	r3, [pc, #268]	; (8004cd4 <pvPortMalloc+0x18c>)
 8004bc6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004bc8:	4b42      	ldr	r3, [pc, #264]	; (8004cd4 <pvPortMalloc+0x18c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bce:	e004      	b.n	8004bda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d903      	bls.n	8004bec <pvPortMalloc+0xa4>
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1f1      	bne.n	8004bd0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004bec:	4b36      	ldr	r3, [pc, #216]	; (8004cc8 <pvPortMalloc+0x180>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d050      	beq.n	8004c98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004bf6:	6a3b      	ldr	r3, [r7, #32]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2208      	movs	r2, #8
 8004bfc:	4413      	add	r3, r2
 8004bfe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	6a3b      	ldr	r3, [r7, #32]
 8004c06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	1ad2      	subs	r2, r2, r3
 8004c10:	2308      	movs	r3, #8
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d91f      	bls.n	8004c58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00a      	beq.n	8004c40 <pvPortMalloc+0xf8>
	__asm volatile
 8004c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2e:	f383 8811 	msr	BASEPRI, r3
 8004c32:	f3bf 8f6f 	isb	sy
 8004c36:	f3bf 8f4f 	dsb	sy
 8004c3a:	613b      	str	r3, [r7, #16]
}
 8004c3c:	bf00      	nop
 8004c3e:	e7fe      	b.n	8004c3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	1ad2      	subs	r2, r2, r3
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c52:	69b8      	ldr	r0, [r7, #24]
 8004c54:	f000 f908 	bl	8004e68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c58:	4b1d      	ldr	r3, [pc, #116]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	4a1b      	ldr	r2, [pc, #108]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c66:	4b1a      	ldr	r3, [pc, #104]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	4b1b      	ldr	r3, [pc, #108]	; (8004cd8 <pvPortMalloc+0x190>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d203      	bcs.n	8004c7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c72:	4b17      	ldr	r3, [pc, #92]	; (8004cd0 <pvPortMalloc+0x188>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a18      	ldr	r2, [pc, #96]	; (8004cd8 <pvPortMalloc+0x190>)
 8004c78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	4b13      	ldr	r3, [pc, #76]	; (8004ccc <pvPortMalloc+0x184>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	431a      	orrs	r2, r3
 8004c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004c8e:	4b13      	ldr	r3, [pc, #76]	; (8004cdc <pvPortMalloc+0x194>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3301      	adds	r3, #1
 8004c94:	4a11      	ldr	r2, [pc, #68]	; (8004cdc <pvPortMalloc+0x194>)
 8004c96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c98:	f7ff fa50 	bl	800413c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	f003 0307 	and.w	r3, r3, #7
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00a      	beq.n	8004cbc <pvPortMalloc+0x174>
	__asm volatile
 8004ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004caa:	f383 8811 	msr	BASEPRI, r3
 8004cae:	f3bf 8f6f 	isb	sy
 8004cb2:	f3bf 8f4f 	dsb	sy
 8004cb6:	60fb      	str	r3, [r7, #12]
}
 8004cb8:	bf00      	nop
 8004cba:	e7fe      	b.n	8004cba <pvPortMalloc+0x172>
	return pvReturn;
 8004cbc:	69fb      	ldr	r3, [r7, #28]
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3728      	adds	r7, #40	; 0x28
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	24004098 	.word	0x24004098
 8004ccc:	240040ac 	.word	0x240040ac
 8004cd0:	2400409c 	.word	0x2400409c
 8004cd4:	24004090 	.word	0x24004090
 8004cd8:	240040a0 	.word	0x240040a0
 8004cdc:	240040a4 	.word	0x240040a4

08004ce0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d04d      	beq.n	8004d8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004cf2:	2308      	movs	r3, #8
 8004cf4:	425b      	negs	r3, r3
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	685a      	ldr	r2, [r3, #4]
 8004d04:	4b24      	ldr	r3, [pc, #144]	; (8004d98 <vPortFree+0xb8>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10a      	bne.n	8004d24 <vPortFree+0x44>
	__asm volatile
 8004d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	60fb      	str	r3, [r7, #12]
}
 8004d20:	bf00      	nop
 8004d22:	e7fe      	b.n	8004d22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00a      	beq.n	8004d42 <vPortFree+0x62>
	__asm volatile
 8004d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d30:	f383 8811 	msr	BASEPRI, r3
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	60bb      	str	r3, [r7, #8]
}
 8004d3e:	bf00      	nop
 8004d40:	e7fe      	b.n	8004d40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	4b14      	ldr	r3, [pc, #80]	; (8004d98 <vPortFree+0xb8>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d01e      	beq.n	8004d8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d11a      	bne.n	8004d8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	4b0e      	ldr	r3, [pc, #56]	; (8004d98 <vPortFree+0xb8>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	43db      	mvns	r3, r3
 8004d62:	401a      	ands	r2, r3
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d68:	f7ff f9da 	bl	8004120 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	4b0a      	ldr	r3, [pc, #40]	; (8004d9c <vPortFree+0xbc>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4413      	add	r3, r2
 8004d76:	4a09      	ldr	r2, [pc, #36]	; (8004d9c <vPortFree+0xbc>)
 8004d78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d7a:	6938      	ldr	r0, [r7, #16]
 8004d7c:	f000 f874 	bl	8004e68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004d80:	4b07      	ldr	r3, [pc, #28]	; (8004da0 <vPortFree+0xc0>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3301      	adds	r3, #1
 8004d86:	4a06      	ldr	r2, [pc, #24]	; (8004da0 <vPortFree+0xc0>)
 8004d88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004d8a:	f7ff f9d7 	bl	800413c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004d8e:	bf00      	nop
 8004d90:	3718      	adds	r7, #24
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	240040ac 	.word	0x240040ac
 8004d9c:	2400409c 	.word	0x2400409c
 8004da0:	240040a8 	.word	0x240040a8

08004da4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004daa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004dae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004db0:	4b27      	ldr	r3, [pc, #156]	; (8004e50 <prvHeapInit+0xac>)
 8004db2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00c      	beq.n	8004dd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	3307      	adds	r3, #7
 8004dc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0307 	bic.w	r3, r3, #7
 8004dca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	4a1f      	ldr	r2, [pc, #124]	; (8004e50 <prvHeapInit+0xac>)
 8004dd4:	4413      	add	r3, r2
 8004dd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004ddc:	4a1d      	ldr	r2, [pc, #116]	; (8004e54 <prvHeapInit+0xb0>)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004de2:	4b1c      	ldr	r3, [pc, #112]	; (8004e54 <prvHeapInit+0xb0>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	4413      	add	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004df0:	2208      	movs	r2, #8
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	1a9b      	subs	r3, r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f023 0307 	bic.w	r3, r3, #7
 8004dfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	4a15      	ldr	r2, [pc, #84]	; (8004e58 <prvHeapInit+0xb4>)
 8004e04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004e06:	4b14      	ldr	r3, [pc, #80]	; (8004e58 <prvHeapInit+0xb4>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004e0e:	4b12      	ldr	r3, [pc, #72]	; (8004e58 <prvHeapInit+0xb4>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2200      	movs	r2, #0
 8004e14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	1ad2      	subs	r2, r2, r3
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e24:	4b0c      	ldr	r3, [pc, #48]	; (8004e58 <prvHeapInit+0xb4>)
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	4a0a      	ldr	r2, [pc, #40]	; (8004e5c <prvHeapInit+0xb8>)
 8004e32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	4a09      	ldr	r2, [pc, #36]	; (8004e60 <prvHeapInit+0xbc>)
 8004e3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e3c:	4b09      	ldr	r3, [pc, #36]	; (8004e64 <prvHeapInit+0xc0>)
 8004e3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004e42:	601a      	str	r2, [r3, #0]
}
 8004e44:	bf00      	nop
 8004e46:	3714      	adds	r7, #20
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr
 8004e50:	24000490 	.word	0x24000490
 8004e54:	24004090 	.word	0x24004090
 8004e58:	24004098 	.word	0x24004098
 8004e5c:	240040a0 	.word	0x240040a0
 8004e60:	2400409c 	.word	0x2400409c
 8004e64:	240040ac 	.word	0x240040ac

08004e68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e70:	4b28      	ldr	r3, [pc, #160]	; (8004f14 <prvInsertBlockIntoFreeList+0xac>)
 8004e72:	60fb      	str	r3, [r7, #12]
 8004e74:	e002      	b.n	8004e7c <prvInsertBlockIntoFreeList+0x14>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d8f7      	bhi.n	8004e76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	4413      	add	r3, r2
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d108      	bne.n	8004eaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	441a      	add	r2, r3
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	441a      	add	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d118      	bne.n	8004ef0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	4b15      	ldr	r3, [pc, #84]	; (8004f18 <prvInsertBlockIntoFreeList+0xb0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d00d      	beq.n	8004ee6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	441a      	add	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	e008      	b.n	8004ef8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ee6:	4b0c      	ldr	r3, [pc, #48]	; (8004f18 <prvInsertBlockIntoFreeList+0xb0>)
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	601a      	str	r2, [r3, #0]
 8004eee:	e003      	b.n	8004ef8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d002      	beq.n	8004f06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f06:	bf00      	nop
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	24004090 	.word	0x24004090
 8004f18:	24004098 	.word	0x24004098

08004f1c <__libc_init_array>:
 8004f1c:	b570      	push	{r4, r5, r6, lr}
 8004f1e:	4d0d      	ldr	r5, [pc, #52]	; (8004f54 <__libc_init_array+0x38>)
 8004f20:	4c0d      	ldr	r4, [pc, #52]	; (8004f58 <__libc_init_array+0x3c>)
 8004f22:	1b64      	subs	r4, r4, r5
 8004f24:	10a4      	asrs	r4, r4, #2
 8004f26:	2600      	movs	r6, #0
 8004f28:	42a6      	cmp	r6, r4
 8004f2a:	d109      	bne.n	8004f40 <__libc_init_array+0x24>
 8004f2c:	4d0b      	ldr	r5, [pc, #44]	; (8004f5c <__libc_init_array+0x40>)
 8004f2e:	4c0c      	ldr	r4, [pc, #48]	; (8004f60 <__libc_init_array+0x44>)
 8004f30:	f000 f8e8 	bl	8005104 <_init>
 8004f34:	1b64      	subs	r4, r4, r5
 8004f36:	10a4      	asrs	r4, r4, #2
 8004f38:	2600      	movs	r6, #0
 8004f3a:	42a6      	cmp	r6, r4
 8004f3c:	d105      	bne.n	8004f4a <__libc_init_array+0x2e>
 8004f3e:	bd70      	pop	{r4, r5, r6, pc}
 8004f40:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f44:	4798      	blx	r3
 8004f46:	3601      	adds	r6, #1
 8004f48:	e7ee      	b.n	8004f28 <__libc_init_array+0xc>
 8004f4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f4e:	4798      	blx	r3
 8004f50:	3601      	adds	r6, #1
 8004f52:	e7f2      	b.n	8004f3a <__libc_init_array+0x1e>
 8004f54:	080051bc 	.word	0x080051bc
 8004f58:	080051bc 	.word	0x080051bc
 8004f5c:	080051bc 	.word	0x080051bc
 8004f60:	080051c0 	.word	0x080051c0

08004f64 <__retarget_lock_acquire_recursive>:
 8004f64:	4770      	bx	lr

08004f66 <__retarget_lock_release_recursive>:
 8004f66:	4770      	bx	lr

08004f68 <memset>:
 8004f68:	4402      	add	r2, r0
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d100      	bne.n	8004f72 <memset+0xa>
 8004f70:	4770      	bx	lr
 8004f72:	f803 1b01 	strb.w	r1, [r3], #1
 8004f76:	e7f9      	b.n	8004f6c <memset+0x4>

08004f78 <cleanup_glue>:
 8004f78:	b538      	push	{r3, r4, r5, lr}
 8004f7a:	460c      	mov	r4, r1
 8004f7c:	6809      	ldr	r1, [r1, #0]
 8004f7e:	4605      	mov	r5, r0
 8004f80:	b109      	cbz	r1, 8004f86 <cleanup_glue+0xe>
 8004f82:	f7ff fff9 	bl	8004f78 <cleanup_glue>
 8004f86:	4621      	mov	r1, r4
 8004f88:	4628      	mov	r0, r5
 8004f8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f8e:	f000 b869 	b.w	8005064 <_free_r>
	...

08004f94 <_reclaim_reent>:
 8004f94:	4b2c      	ldr	r3, [pc, #176]	; (8005048 <_reclaim_reent+0xb4>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4283      	cmp	r3, r0
 8004f9a:	b570      	push	{r4, r5, r6, lr}
 8004f9c:	4604      	mov	r4, r0
 8004f9e:	d051      	beq.n	8005044 <_reclaim_reent+0xb0>
 8004fa0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004fa2:	b143      	cbz	r3, 8004fb6 <_reclaim_reent+0x22>
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d14a      	bne.n	8005040 <_reclaim_reent+0xac>
 8004faa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fac:	6819      	ldr	r1, [r3, #0]
 8004fae:	b111      	cbz	r1, 8004fb6 <_reclaim_reent+0x22>
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	f000 f857 	bl	8005064 <_free_r>
 8004fb6:	6961      	ldr	r1, [r4, #20]
 8004fb8:	b111      	cbz	r1, 8004fc0 <_reclaim_reent+0x2c>
 8004fba:	4620      	mov	r0, r4
 8004fbc:	f000 f852 	bl	8005064 <_free_r>
 8004fc0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004fc2:	b111      	cbz	r1, 8004fca <_reclaim_reent+0x36>
 8004fc4:	4620      	mov	r0, r4
 8004fc6:	f000 f84d 	bl	8005064 <_free_r>
 8004fca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004fcc:	b111      	cbz	r1, 8004fd4 <_reclaim_reent+0x40>
 8004fce:	4620      	mov	r0, r4
 8004fd0:	f000 f848 	bl	8005064 <_free_r>
 8004fd4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004fd6:	b111      	cbz	r1, 8004fde <_reclaim_reent+0x4a>
 8004fd8:	4620      	mov	r0, r4
 8004fda:	f000 f843 	bl	8005064 <_free_r>
 8004fde:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004fe0:	b111      	cbz	r1, 8004fe8 <_reclaim_reent+0x54>
 8004fe2:	4620      	mov	r0, r4
 8004fe4:	f000 f83e 	bl	8005064 <_free_r>
 8004fe8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8004fea:	b111      	cbz	r1, 8004ff2 <_reclaim_reent+0x5e>
 8004fec:	4620      	mov	r0, r4
 8004fee:	f000 f839 	bl	8005064 <_free_r>
 8004ff2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004ff4:	b111      	cbz	r1, 8004ffc <_reclaim_reent+0x68>
 8004ff6:	4620      	mov	r0, r4
 8004ff8:	f000 f834 	bl	8005064 <_free_r>
 8004ffc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ffe:	b111      	cbz	r1, 8005006 <_reclaim_reent+0x72>
 8005000:	4620      	mov	r0, r4
 8005002:	f000 f82f 	bl	8005064 <_free_r>
 8005006:	69a3      	ldr	r3, [r4, #24]
 8005008:	b1e3      	cbz	r3, 8005044 <_reclaim_reent+0xb0>
 800500a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800500c:	4620      	mov	r0, r4
 800500e:	4798      	blx	r3
 8005010:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005012:	b1b9      	cbz	r1, 8005044 <_reclaim_reent+0xb0>
 8005014:	4620      	mov	r0, r4
 8005016:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800501a:	f7ff bfad 	b.w	8004f78 <cleanup_glue>
 800501e:	5949      	ldr	r1, [r1, r5]
 8005020:	b941      	cbnz	r1, 8005034 <_reclaim_reent+0xa0>
 8005022:	3504      	adds	r5, #4
 8005024:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005026:	2d80      	cmp	r5, #128	; 0x80
 8005028:	68d9      	ldr	r1, [r3, #12]
 800502a:	d1f8      	bne.n	800501e <_reclaim_reent+0x8a>
 800502c:	4620      	mov	r0, r4
 800502e:	f000 f819 	bl	8005064 <_free_r>
 8005032:	e7ba      	b.n	8004faa <_reclaim_reent+0x16>
 8005034:	680e      	ldr	r6, [r1, #0]
 8005036:	4620      	mov	r0, r4
 8005038:	f000 f814 	bl	8005064 <_free_r>
 800503c:	4631      	mov	r1, r6
 800503e:	e7ef      	b.n	8005020 <_reclaim_reent+0x8c>
 8005040:	2500      	movs	r5, #0
 8005042:	e7ef      	b.n	8005024 <_reclaim_reent+0x90>
 8005044:	bd70      	pop	{r4, r5, r6, pc}
 8005046:	bf00      	nop
 8005048:	24000014 	.word	0x24000014

0800504c <__malloc_lock>:
 800504c:	4801      	ldr	r0, [pc, #4]	; (8005054 <__malloc_lock+0x8>)
 800504e:	f7ff bf89 	b.w	8004f64 <__retarget_lock_acquire_recursive>
 8005052:	bf00      	nop
 8005054:	240041a4 	.word	0x240041a4

08005058 <__malloc_unlock>:
 8005058:	4801      	ldr	r0, [pc, #4]	; (8005060 <__malloc_unlock+0x8>)
 800505a:	f7ff bf84 	b.w	8004f66 <__retarget_lock_release_recursive>
 800505e:	bf00      	nop
 8005060:	240041a4 	.word	0x240041a4

08005064 <_free_r>:
 8005064:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005066:	2900      	cmp	r1, #0
 8005068:	d048      	beq.n	80050fc <_free_r+0x98>
 800506a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800506e:	9001      	str	r0, [sp, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	f1a1 0404 	sub.w	r4, r1, #4
 8005076:	bfb8      	it	lt
 8005078:	18e4      	addlt	r4, r4, r3
 800507a:	f7ff ffe7 	bl	800504c <__malloc_lock>
 800507e:	4a20      	ldr	r2, [pc, #128]	; (8005100 <_free_r+0x9c>)
 8005080:	9801      	ldr	r0, [sp, #4]
 8005082:	6813      	ldr	r3, [r2, #0]
 8005084:	4615      	mov	r5, r2
 8005086:	b933      	cbnz	r3, 8005096 <_free_r+0x32>
 8005088:	6063      	str	r3, [r4, #4]
 800508a:	6014      	str	r4, [r2, #0]
 800508c:	b003      	add	sp, #12
 800508e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005092:	f7ff bfe1 	b.w	8005058 <__malloc_unlock>
 8005096:	42a3      	cmp	r3, r4
 8005098:	d90b      	bls.n	80050b2 <_free_r+0x4e>
 800509a:	6821      	ldr	r1, [r4, #0]
 800509c:	1862      	adds	r2, r4, r1
 800509e:	4293      	cmp	r3, r2
 80050a0:	bf04      	itt	eq
 80050a2:	681a      	ldreq	r2, [r3, #0]
 80050a4:	685b      	ldreq	r3, [r3, #4]
 80050a6:	6063      	str	r3, [r4, #4]
 80050a8:	bf04      	itt	eq
 80050aa:	1852      	addeq	r2, r2, r1
 80050ac:	6022      	streq	r2, [r4, #0]
 80050ae:	602c      	str	r4, [r5, #0]
 80050b0:	e7ec      	b.n	800508c <_free_r+0x28>
 80050b2:	461a      	mov	r2, r3
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	b10b      	cbz	r3, 80050bc <_free_r+0x58>
 80050b8:	42a3      	cmp	r3, r4
 80050ba:	d9fa      	bls.n	80050b2 <_free_r+0x4e>
 80050bc:	6811      	ldr	r1, [r2, #0]
 80050be:	1855      	adds	r5, r2, r1
 80050c0:	42a5      	cmp	r5, r4
 80050c2:	d10b      	bne.n	80050dc <_free_r+0x78>
 80050c4:	6824      	ldr	r4, [r4, #0]
 80050c6:	4421      	add	r1, r4
 80050c8:	1854      	adds	r4, r2, r1
 80050ca:	42a3      	cmp	r3, r4
 80050cc:	6011      	str	r1, [r2, #0]
 80050ce:	d1dd      	bne.n	800508c <_free_r+0x28>
 80050d0:	681c      	ldr	r4, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	6053      	str	r3, [r2, #4]
 80050d6:	4421      	add	r1, r4
 80050d8:	6011      	str	r1, [r2, #0]
 80050da:	e7d7      	b.n	800508c <_free_r+0x28>
 80050dc:	d902      	bls.n	80050e4 <_free_r+0x80>
 80050de:	230c      	movs	r3, #12
 80050e0:	6003      	str	r3, [r0, #0]
 80050e2:	e7d3      	b.n	800508c <_free_r+0x28>
 80050e4:	6825      	ldr	r5, [r4, #0]
 80050e6:	1961      	adds	r1, r4, r5
 80050e8:	428b      	cmp	r3, r1
 80050ea:	bf04      	itt	eq
 80050ec:	6819      	ldreq	r1, [r3, #0]
 80050ee:	685b      	ldreq	r3, [r3, #4]
 80050f0:	6063      	str	r3, [r4, #4]
 80050f2:	bf04      	itt	eq
 80050f4:	1949      	addeq	r1, r1, r5
 80050f6:	6021      	streq	r1, [r4, #0]
 80050f8:	6054      	str	r4, [r2, #4]
 80050fa:	e7c7      	b.n	800508c <_free_r+0x28>
 80050fc:	b003      	add	sp, #12
 80050fe:	bd30      	pop	{r4, r5, pc}
 8005100:	240040b0 	.word	0x240040b0

08005104 <_init>:
 8005104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005106:	bf00      	nop
 8005108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800510a:	bc08      	pop	{r3}
 800510c:	469e      	mov	lr, r3
 800510e:	4770      	bx	lr

08005110 <_fini>:
 8005110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005112:	bf00      	nop
 8005114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005116:	bc08      	pop	{r3}
 8005118:	469e      	mov	lr, r3
 800511a:	4770      	bx	lr
