var namespacealpaka_1_1dev_1_1traits =
[
    [ "DevType", "structalpaka_1_1dev_1_1traits_1_1DevType.html", null ],
    [ "DevType< acc::AccCpuFibers< TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< acc::AccCpuOmp2Blocks< TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< acc::AccCpuOmp2Threads< TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< acc::AccCpuOmp4< TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuOmp4_3_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuOmp4_3_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< acc::AccCpuSerial< TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< acc::AccCpuThreads< TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< acc::AccGpuUniformCudaHipRt< TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01acc_1_1AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< kernel::TaskKernelCpuFibers< TDim, TIdx, TKernelFnObj, TArgs... > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuFibers_3_01TDim_00_01TIdx_005b31286778371db4842c5ba6facbce1e.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuFibers_3_01TDim_00_01TIdx_005b31286778371db4842c5ba6facbce1e" ],
    [ "DevType< kernel::TaskKernelCpuOmp2Blocks< TDim, TIdx, TKernelFnObj, TArgs... > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp2Blocks_3_01TDim_00_01TId490d630e216d8c7c41a6e88b70d2e5ba.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp2Blocks_3_01TDim_00_01TId490d630e216d8c7c41a6e88b70d2e5ba" ],
    [ "DevType< kernel::TaskKernelCpuOmp2Threads< TDim, TIdx, TKernelFnObj, TArgs... > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp2Threads_3_01TDim_00_01TIb9bede04d1261ee3a93a96544b1eb385.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp2Threads_3_01TDim_00_01TIb9bede04d1261ee3a93a96544b1eb385" ],
    [ "DevType< kernel::TaskKernelCpuOmp4< TDim, TIdx, TKernelFnObj, TArgs... > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp4_3_01TDim_00_01TIdx_00_075b41923a610e754c18989af809e8f7b.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp4_3_01TDim_00_01TIdx_00_075b41923a610e754c18989af809e8f7b" ],
    [ "DevType< kernel::TaskKernelCpuSerial< TDim, TIdx, TKernelFnObj, TArgs... > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuSerial_3_01TDim_00_01TIdx_00f6799ae2a6cfe4676179f90d765868e6.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuSerial_3_01TDim_00_01TIdx_00f6799ae2a6cfe4676179f90d765868e6" ],
    [ "DevType< kernel::TaskKernelCpuThreads< TDim, TIdx, TKernelFnObj, TArgs... > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuThreads_3_01TDim_00_01TIdx_027a939b3d7d8cf5f5baf47b08a488e97.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuThreads_3_01TDim_00_01TIdx_027a939b3d7d8cf5f5baf47b08a488e97" ],
    [ "DevType< kernel::TaskKernelGpuUniformCudaHipRt< TAcc, TDim, TIdx, TKernelFnObj, TArgs... > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelGpuUniformCudaHipRt_3_01TAcc_00293db6039bd0d3e3ecebde9cafd28df8.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelGpuUniformCudaHipRt_3_01TAcc_00293db6039bd0d3e3ecebde9cafd28df8" ],
    [ "DevType< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< mem::view::ViewPlainPtr< TDev, TElem, TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01mem_1_1view_1_1ViewPlainPtr_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01mem_1_1view_1_1ViewPlainPtr_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< mem::view::ViewSubView< TDev, TElem, TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01mem_1_1view_1_1ViewSubView_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01mem_1_1view_1_1ViewSubView_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "DevType< pltf::PltfCpu >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01pltf_1_1PltfCpu_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01pltf_1_1PltfCpu_01_4" ],
    [ "DevType< pltf::PltfUniformCudaHipRt >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01pltf_1_1PltfUniformCudaHipRt_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01pltf_1_1PltfUniformCudaHipRt_01_4" ],
    [ "DevType< queue::QueueGenericThreadsBlocking< TDev > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01queue_1_1QueueGenericThreadsBlocking_3_01TDev_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01queue_1_1QueueGenericThreadsBlocking_3_01TDev_01_4_01_4" ],
    [ "DevType< queue::QueueGenericThreadsNonBlocking< TDev > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01queue_1_1QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01queue_1_1QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4" ],
    [ "DevType< queue::QueueUniformCudaHipRtBlocking >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01queue_1_1QueueUniformCudaHipRtBlocking_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01queue_1_1QueueUniformCudaHipRtBlocking_01_4" ],
    [ "DevType< queue::QueueUniformCudaHipRtNonBlocking >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01queue_1_1QueueUniformCudaHipRtNonBlocking_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01queue_1_1QueueUniformCudaHipRtNonBlocking_01_4" ],
    [ "DevType< std::array< TElem, Tsize > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01std_1_1array_3_01TElem_00_01Tsize_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01std_1_1array_3_01TElem_00_01Tsize_01_4_01_4" ],
    [ "DevType< std::vector< TElem, TAllocator > >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4" ],
    [ "DevType< TAcc, typename std::enable_if< concepts::ImplementsConcept< acc::ConceptUniformCudaHip, TAcc >::value >::type >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01TAcc_00_01typename_01std_1_1enable__if_3_01conceptsa4d4c87315f3e9269466c231bf6ae274.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01TAcc_00_01typename_01std_1_1enable__if_3_01conceptsa4d4c87315f3e9269466c231bf6ae274" ],
    [ "DevType< TDev, typename std::enable_if< concepts::ImplementsConcept< dev::ConceptDev, TDev >::value >::type >", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01TDev_00_01typename_01std_1_1enable__if_3_01concepts45bd26853ee9bac4535d481db18946d8.html", "structalpaka_1_1dev_1_1traits_1_1DevType_3_01TDev_00_01typename_01std_1_1enable__if_3_01concepts45bd26853ee9bac4535d481db18946d8" ],
    [ "GetDev", "structalpaka_1_1dev_1_1traits_1_1GetDev.html", null ],
    [ "GetDev< event::EventGenericThreads< TDev > >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01event_1_1EventGenericThreads_3_01TDev_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01event_1_1EventGenericThreads_3_01TDev_01_4_01_4" ],
    [ "GetDev< event::EventUniformCudaHipRt >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01event_1_1EventUniformCudaHipRt_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01event_1_1EventUniformCudaHipRt_01_4" ],
    [ "GetDev< mem::buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "GetDev< mem::buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "GetDev< mem::view::ViewPlainPtr< TDev, TElem, TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01mem_1_1view_1_1ViewPlainPtr_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01mem_1_1view_1_1ViewPlainPtr_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "GetDev< mem::view::ViewSubView< TDev, TElem, TDim, TIdx > >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01mem_1_1view_1_1ViewSubView_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01mem_1_1view_1_1ViewSubView_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "GetDev< queue::QueueGenericThreadsBlocking< TDev > >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01queue_1_1QueueGenericThreadsBlocking_3_01TDev_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01queue_1_1QueueGenericThreadsBlocking_3_01TDev_01_4_01_4" ],
    [ "GetDev< queue::QueueGenericThreadsNonBlocking< TDev > >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01queue_1_1QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01queue_1_1QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4" ],
    [ "GetDev< queue::uniform_cuda_hip::detail::QueueUniformCudaHipRtBase >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01queue_1_1uniform__cuda__hip_1_1detail_1_1QueueUniformCudaHipRtBase_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01queue_1_1uniform__cuda__hip_1_1detail_1_1QueueUniformCudaHipRtBase_01_4" ],
    [ "GetDev< std::array< TElem, Tsize > >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01std_1_1array_3_01TElem_00_01Tsize_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01std_1_1array_3_01TElem_00_01Tsize_01_4_01_4" ],
    [ "GetDev< std::vector< TElem, TAllocator > >", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetDev_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4" ],
    [ "GetFreeMemBytes", "structalpaka_1_1dev_1_1traits_1_1GetFreeMemBytes.html", null ],
    [ "GetFreeMemBytes< dev::DevCpu >", "structalpaka_1_1dev_1_1traits_1_1GetFreeMemBytes_3_01dev_1_1DevCpu_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetFreeMemBytes_3_01dev_1_1DevCpu_01_4" ],
    [ "GetFreeMemBytes< dev::DevUniformCudaHipRt >", "structalpaka_1_1dev_1_1traits_1_1GetFreeMemBytes_3_01dev_1_1DevUniformCudaHipRt_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetFreeMemBytes_3_01dev_1_1DevUniformCudaHipRt_01_4" ],
    [ "GetMemBytes", "structalpaka_1_1dev_1_1traits_1_1GetMemBytes.html", null ],
    [ "GetMemBytes< dev::DevCpu >", "structalpaka_1_1dev_1_1traits_1_1GetMemBytes_3_01dev_1_1DevCpu_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetMemBytes_3_01dev_1_1DevCpu_01_4" ],
    [ "GetMemBytes< dev::DevUniformCudaHipRt >", "structalpaka_1_1dev_1_1traits_1_1GetMemBytes_3_01dev_1_1DevUniformCudaHipRt_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetMemBytes_3_01dev_1_1DevUniformCudaHipRt_01_4" ],
    [ "GetName", "structalpaka_1_1dev_1_1traits_1_1GetName.html", null ],
    [ "GetName< dev::DevCpu >", "structalpaka_1_1dev_1_1traits_1_1GetName_3_01dev_1_1DevCpu_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetName_3_01dev_1_1DevCpu_01_4" ],
    [ "GetName< dev::DevUniformCudaHipRt >", "structalpaka_1_1dev_1_1traits_1_1GetName_3_01dev_1_1DevUniformCudaHipRt_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetName_3_01dev_1_1DevUniformCudaHipRt_01_4" ],
    [ "GetWarpSize", "structalpaka_1_1dev_1_1traits_1_1GetWarpSize.html", null ],
    [ "GetWarpSize< dev::DevCpu >", "structalpaka_1_1dev_1_1traits_1_1GetWarpSize_3_01dev_1_1DevCpu_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetWarpSize_3_01dev_1_1DevCpu_01_4" ],
    [ "GetWarpSize< dev::DevUniformCudaHipRt >", "structalpaka_1_1dev_1_1traits_1_1GetWarpSize_3_01dev_1_1DevUniformCudaHipRt_01_4.html", "structalpaka_1_1dev_1_1traits_1_1GetWarpSize_3_01dev_1_1DevUniformCudaHipRt_01_4" ],
    [ "Reset", "structalpaka_1_1dev_1_1traits_1_1Reset.html", null ],
    [ "Reset< dev::DevCpu >", "structalpaka_1_1dev_1_1traits_1_1Reset_3_01dev_1_1DevCpu_01_4.html", "structalpaka_1_1dev_1_1traits_1_1Reset_3_01dev_1_1DevCpu_01_4" ],
    [ "Reset< dev::DevUniformCudaHipRt >", "structalpaka_1_1dev_1_1traits_1_1Reset_3_01dev_1_1DevUniformCudaHipRt_01_4.html", "structalpaka_1_1dev_1_1traits_1_1Reset_3_01dev_1_1DevUniformCudaHipRt_01_4" ]
];