GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv'
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\dvi_tx\DVI_TX_Top.v'
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\game_ctrl.sv'
WARN  (EX2478) : Non-net output port 'state' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\game_ctrl.sv":11)
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\gowin_pllvr\TMDS_rPLL.v'
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\rgb_timing.sv'
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv'
Undeclared symbol 'game_state', assumed default net type 'wire'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv":43)
Undeclared symbol 'mole_score', assumed default net type 'wire'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv":44)
Undeclared symbol 'mole_find', assumed default net type 'wire'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv":45)
Undeclared symbol 'left_time', assumed default net type 'wire'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv":46)
WARN  (EX3638) : 'left_time' is already implicitly declared on line 46("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv":69)
WARN  (EX3638) : 'mole_find' is already implicitly declared on line 45("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv":70)
WARN  (EX3638) : 'mole_score' is already implicitly declared on line 44("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv":71)
WARN  (EX3638) : 'game_state' is already implicitly declared on line 43("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv":72)
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\uart_rx.sv'
WARN  (EX2478) : Non-net output port 'recv_data' cannot be initialized at declaration in SystemVerilog mode("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\uart_rx.sv":9)
WARN  (EX3801) : Parameter 'RATE_CNT' becomes localparam in 'uart_rx' with formal parameter declaration list("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\uart_rx.sv":14)
Compiling module 'top'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.sv":1)
Compiling module 'rgb_timing'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\rgb_timing.sv":1)
Compiling module 'display'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":1)
Extracting RAM for identifier 'rom_time'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":179)
Extracting RAM for identifier 'rom_state'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":184)
Extracting RAM for identifier 'rom_card0'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":191)
Extracting RAM for identifier 'rom_score'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":196)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":87)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":92)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":95)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":97)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":99)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\display.sv":101)
Compiling module 'uart_rx(CLK_FRE=27,UART_RATE=9600)'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\uart_rx.sv":2)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\uart_rx.sv":43)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\uart_rx.sv":50)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\uart_rx.sv":54)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\uart_rx.sv":65)
Compiling module 'game_ctrl'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\game_ctrl.sv":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\game_ctrl.sv":22)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\game_ctrl.sv":28)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\game_ctrl.sv":62)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\game_ctrl.sv":84)
Compiling module 'TMDS_rPLL'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\gowin_pllvr\TMDS_rPLL.v":9)
Compiling module 'DVI_TX_Top'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\dvi_tx\DVI_TX_Top.v":1042)
Compiling module '**'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\dvi_tx\DVI_TX_Top.v":0)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\gwsynthesis\VGA_CardGame.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "clk_cnt[3]" and "u_clkdiv/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "rgb_vs" and "u_clkdiv/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "u_clkdiv/CLKOUT.default_gen_clk" and "clk_cnt[3]"
[100%] Generate report file "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\gwsynthesis\VGA_CardGame_syn.rpt.html" completed
GowinSynthesis finish
