This is the verilog project thta I worked during my second sem of my colege.
