===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.6008 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.1478 ( 19.7%)    4.1478 ( 25.0%)  FIR Parser
    9.3435 ( 44.4%)    6.3468 ( 38.2%)  'firrtl.circuit' Pipeline
    1.8978 (  9.0%)    0.9504 (  5.7%)    'firrtl.module' Pipeline
    1.6833 (  8.0%)    0.8439 (  5.1%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.2093 (  1.0%)    0.1052 (  0.6%)      LowerCHIRRTL
    0.1294 (  0.6%)    0.1294 (  0.8%)    InferWidths
    0.6986 (  3.3%)    0.6986 (  4.2%)    InferResets
    0.0418 (  0.2%)    0.0418 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5856 (  2.8%)    0.5856 (  3.5%)    LowerFIRRTLTypes
    2.7599 ( 13.1%)    1.3830 (  8.3%)    'firrtl.module' Pipeline
    1.0334 (  4.9%)    0.5502 (  3.3%)      ExpandWhens
    1.7218 (  8.2%)    0.8917 (  5.4%)      Canonicalizer
    0.4264 (  2.0%)    0.4264 (  2.6%)    Inliner
    1.4968 (  7.1%)    1.4968 (  9.0%)    IMConstProp
    0.0400 (  0.2%)    0.0400 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.3368 (  6.4%)    0.6706 (  4.0%)    'firrtl.module' Pipeline
    1.3341 (  6.3%)    0.6694 (  4.0%)      Canonicalizer
    1.0119 (  4.8%)    1.0119 (  6.1%)  LowerFIRRTLToHW
    0.2140 (  1.0%)    0.2140 (  1.3%)  HWMemSimImpl
    2.4549 ( 11.7%)    1.2279 (  7.4%)  'hw.module' Pipeline
    0.0558 (  0.3%)    0.0334 (  0.2%)    HWCleanup
    0.7895 (  3.8%)    0.3980 (  2.4%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.5883 (  7.5%)    0.8044 (  4.8%)    Canonicalizer
    0.0111 (  0.1%)    0.0059 (  0.0%)    HWLegalizeModules
    0.3863 (  1.8%)    0.3863 (  2.3%)  HWLegalizeNames
    0.4255 (  2.0%)    0.2128 (  1.3%)  'hw.module' Pipeline
    0.4217 (  2.0%)    0.2110 (  1.3%)    PrettifyVerilog
    3.0438 ( 14.5%)    3.0438 ( 18.3%)  ExportVerilog emission
    0.0050 (  0.0%)    0.0050 (  0.0%)  Rest
   21.0372 (100.0%)   16.6008 (100.0%)  Total

{
  totalTime: 16.645,
  maxMemory: 903454720
}
