<h1 id="CHIAsyncAdapter-module_name"><strong>module_name</strong></h1><p>chi_async_adapter</p><h1 id="CHIAsyncAdapter-parameters"><strong>parameters</strong></h1><pre>{</pre><pre>        &quot;jitterOn&quot; : 0 or 1, // Only for simulation. Causes synchronizer cells to jitter one cycle.</pre><pre>        &quot;async&quot; : true or false, default true // If &quot;no&quot; means there is a fixed phase alignment between inClkInterface and outclhkinterface where edges align.</pre><pre>        &quot;syncDepth&quot; : 2 or higher integer, default 2 //When async = true, depth of synchronizers.<br/><br/>        &quot;nCHIReqInFlight&quot; : 4 to 15, default 15 //15 is the maximum CHI credits allowed as per CHI spec.</pre><pre>        &quot;interfaces&quot; : {</pre><pre>          &quot;inClkInterface&quot; : {IntefaceCLK},<br/>          &quot;outClkInterface&quot; : {IntefaceCLK}, </pre><pre>          &quot;inInterface&quot; : {InterfaceCHI},</pre><pre>          &quot;outInterface&quot; : {InterfaceCHI},</pre><pre>          &quot;protectionInterface&quot; : {InterfacePROT}, // optional, expected if protectionStyle !== null or undefined<br/>        },</pre><pre>        &quot;protectionStyle&quot; : <a class="external-link" href="https://confluence.arteris.com/display/ENGR/protectionStyle" rel="nofollow" style="text-decoration: none;">protectionStyle</a>}</pre><pre>}<br/><br/></pre><h1 id="CHIAsyncAdapter-ModulesUsed"><strong>Modules Used</strong></h1><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/dffr_sync" rel="nofollow">dffr_sync</a></p><p><a href="https://arterisip.atlassian.net/wiki/x/7Y-2" rel="nofollow">gen_async_adapter</a></p><p><br/></p><h1 id="CHIAsyncAdapter-Description"><strong>Description</strong></h1><pre><br/>The CHI Async Adapter has a slave CHI interface and a master CHI interface, each interface has its own clock.<br/><br/>A CHI interface comprises 6 channels of flits, and also sideband signals for SActive and SysCo.<br/><br/>The 6 channels of flits on the CHI interface are:<br/><br/>    RX REQ FLIT<br/>    RX RSP FLIT<br/>    RX DAT FLIT<br/>    TX REQ FLIT<br/>    TX RSP FLIT<br/>    TX DAT FLIT</pre><p><br/></p><p>The block diagram for the CHI Async Adapter is shown as below.</p><p>NOTE: <strong>The depth of the gen_async_adapter is set to nCHIReqInFlight + 1.</strong></p><p><br/></p><p>Slave CHI RX REQ flitv, flit, pend →<strong>[ gen_async_adapter ]</strong>→ Master CHI TX REQ flitv, flit, pend</p><p>Slave CHI RX REQ lcrdv               ←<strong>[ gen_async_adapter ]</strong>← Master CHI TX REQ lcrdv</p><p><br/></p><p>Slave CHI RX RSP flitv, flit, pend →<strong>[ gen_async_adapter ]</strong>→ Master CHI TX RSP flitv, flit, pend</p><p>Slave CHI RX RSP lcrdv               ←<strong>[ gen_async_adapter ]</strong>← Master CHI TX RSP lcrdv</p><p><br/></p><p>Slave CHI RX DAT flitv, flit, pend →<strong>[ gen_async_adapter ]</strong>→ Master CHI TX DAT flitv, flit, pend</p><p>Slave CHI RX DAT lcrdv               ←<strong>[ gen_async_adapter ]</strong>← Master CHI TX DAT lcrdv</p><p><br/></p><p>Slave CHI TX REQ flitv, flit, pend ←<strong>[ gen_async_adapter ]</strong>← Master CHI RX REQ flitv, flit, pend</p><p>Slave CHI TX REQ lcrdv               →<strong>[ gen_async_adapter ]</strong>→ Master CHI RX REQ lcrdv</p><p><br/></p><p>Slave CHI TX RSP flitv, flit, pend ←<strong>[ gen_async_adapter ]</strong>← Master CHI RX RSP flitv, flit, pend</p><p>Slave CHI TX RSP lcrdv               →<strong>[ gen_async_adapter ]</strong>→ Master CHI RX RSP lcrdv</p><p><br/></p><p>Slave CHI TX DAT flitv, flit, pend ←<strong>[ gen_async_adapter ]</strong>← Master CHI RX DAT flitv, flit, pend</p><p>Slave CHI TX DAT lcrdv               →<strong>[ gen_async_adapter ]</strong>→ Master CHI RX DAT lcrdv</p><p><br/></p><p>Slave CHI RX SActive                →<strong>[ dffr_sync ]</strong>→ Master CHI TX SActive</p><p>Slave CHI TX SActive                ←<strong>[ dffr_sync ]</strong>← Master CHI RX SActive</p><p><br/></p><p>Slave CHI RX SysCo Req           →<strong>[ dffr_sync ]</strong>→ Master CHI TX SysCo Req</p><p>Slave CHI TX SysCo Ack           ←<strong>[ dffr_sync ]</strong>← Master CHI RX SysCo Ack</p><p><br/></p><p><br/></p><p><br/><br/></p><pre><br/><br/><br/><br/></pre>