Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture