vhdl xil_defaultlib  \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_vdma_0_0/sim/fuck_axi_vdma_0_0.vhd" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_v_tc_0_0/sim/fuck_v_tc_0_0.vhd" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_1/sim/bd_a73f_psr_aclk_0.vhd" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_rst_ps7_0_50M_0/sim/fuck_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
