# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tp3.srcs/sources_1/imports/new/PulseGenerator.vhd" \
"../../../../tp3.srcs/sources_1/new/Timer.vhd" \
"../../../../tp3.srcs/sources_1/imports/new/dispModule.vhd" \
"../../../../tp3.srcs/sources_1/new/main.vhd" \

# Do not sort compile order
nosort
