icalSyncStart; 
        U032       VerticalSyncHeight; 
        U032       TotalWidth; 
        U032       TotalHeight;     
        U032       PixelClock;
        U032       ColorFormat;                  
        U032       PixelDepth;
        struct {
            unsigned int DoubleScanMode         : 1;
            unsigned int InterlacedMode         : 1;
            unsigned int HorizontalSyncPolarity : 1;
            unsigned int VerticalSyncPolarity   : 1;
            unsigned int unusedBits1            : 12;
            unsigned int unusedBits2            : 16;
        } Format;
    }  Dac[2];

} VIDEO_LUT_CURSOR_DAC_HAL_OBJECT, *PVIDEO_LUT_CURSOR_DAC_HAL_OBJECT;

// This constant defines the maximum number of crtcs on any
// chip supported by this HAL revision.  An increase in this
// value means a new revision of the DAC section of the HAL.
//
#define MAX_CRTCS                       2

//
// There are MAX_CRTCS of these structures.
//
typedef struct _def_dac_crtc_hal_info
{
    #define DISPLAYTYPEBIT(d)   (1 << d)

    U032 DisplayType;
    U032 MonitorType;
    U032 CurrentDisplayType;            // Tracks current active display for mobile display transitions
    U032 DisplayTypesAllowed;
    U032 PCLKLimit8bpp;
    U032 PCLKLimit16bpp;
    U032 PCLKLimit32bpp;
    U032 RegOffset;
    U032 fpMode;

    PVIDEO_LUT_CURSOR_DAC_HAL_OBJECT pVidLutCurDac;

} DACCRTCHALINFO, *PDACCRTCHALINFO;

#define NV_HAL_DAC_UPDATE_MPLL          0x00000001

typedef struct _def_dac_hal_info
{
    U032 UpdateFlags;                   // HAL version of update flags
    U032 InputWidth;
    U032 Depth;
    U032 MClk;
    U032 VClk;
    U032 NVClk;
    U032 MPllM;
    U032 MPllN;
    U032 MPllO;
    U032 MPllP;
    U032 VPllM;
    U032 VPllN;
    U032 VPllO;
    U032 VPllP;
    U032 NVPllM;
    U032 NVPllN;
    U032 NVPllO;
    U032 NVPllP;
    U032 NumCrtcs;
    U032 MClkDivide;
    U032 Head2RegOwner;                 // cr44 shadow; toggled for CXXXXX IOs
    U032 InitialBootHead;
    U032 Enable256Burst;
    U032 PixelClock;
    U032 fpHMax;                        // flat panel max h & v
    U032 fpVMax;
    DACCRTCHALINFO CrtcInfo[MAX_CRTCS];
} DACHALINFO, *PDACHALINFO;

// Until an EnableHead is called, the Head2RegOwner is unknown
#define HEAD2_OWNER_UNKNOWN    0xFFFFFFFF

//
// Use these for convenient access to HAL data from within RM (i.e.
// these require a pDev).
//
#define DACHALINFO(nvinfo,a)            (nvinfo->Dac.HalInfo.a)
#define GETCRTCHALINFO(nvinfo,c,a)      (nvinfo->Dac.HalInfo.CrtcInfo[c].a)

#define GETDISPLAYTYPE(nvinfo, c)		(nvinfo->Dac.HalInfo.CrtcInfo[c].DisplayType)
#define SETDISPLAYTYPE(nvinfo, c, v)	(nvinfo->Dac.HalInfo.CrtcInfo[c].DisplayType = v)

#define GETMONITORTYPE(nvinfo, c)		(nvinfo->Dac.HalInfo.CrtcInfo[c].MonitorType)
#define SETMONITORTYPE(nvinfo, c, v)	(nvinfo->Dac.HalInfo.CrtcInfo[c].MonitorType = v)

// HAL versions
#define HAL_GETDISPLAYTYPE(c)		    (pDacHalInfo->CrtcInfo[c].DisplayType)

//
// DAC_CONTROL_000 parameters.
//
typedef struct _def_dac_control_arg_000
{
    NV_HAL_ID id;
    U032 cmd;
    PHALHWINFO pHalHwInfo;
} DACCONTROLARG_000, *PDACCONTROLARG_000;

// DAC_CONTROL commands.
#define DAC_CONTROL_UPDATE              1
#define DAC_CONTROL_LOAD                2
#define DAC_CONTROL_UNLOAD              3
#define DAC_CONTROL_DESTROY             4
#define DAC_CONTROL_INIT                5
#define DAC_CONTROL_DITHER_DISABLE      6
#define DAC_CONTROL_DITHER_ENABLE       7

//
// Get head assignment for VIDEO_LUT_CURSOR_DAC_OBJECT.
//
#define DACGETHEAD(p)                   (p->HalObject.Head)

//
// DAC_ALLOC_000 parameters.
//
typedef struct _def_dac_alloc_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    U032 instance;
    U032 chid;
    VOID *pHalObjInfo;
    PHALHWINFO pHalHwInfo;
} DACALLOCARG_000, *PDACALLOCARG_000;

//
// DAC_FREE_000 parameters.
//
typedef struct _def_dac_free_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    U032 instance;
    U032 chid;
    VOID *pHalObjInfo;
    PHALHWINFO pHalHwInfo;
} DACFREEARG_000, *PDACFREEARG_000;

//
// DAC_SET_START_ADDR_000 parameters.
//
typedef struct _def_dac_set_start_addr_arg_000
{
    NV_HAL_ID id;
    U032 startAddr;
    VOID *pHalObjInfo;
    PHALHWINFO pHalHwInfo;
} DACSETSTARTADDRARG_000, *PDACSETSTARTADDRARG_000;

//
// DAC_PROGRAMMCLK_000
//
typedef struct _def_dac_program_mclk_000
{
    NV_HAL_ID id;
    PHALHWINFO pHalHwInfo;
    U032 DisableDLLs;
} DACPROGRAMMCLKARG_000, *PDACPROGRAMMCLKARG_000;

//
// DAC_PROGRAMNVCLK_000
//
typedef struct _def_dac_program_nvclk_000
{
    NV_HAL_ID id;
    PHALHWINFO pHalHwInfo;
} DACPROGRAMNVCLKARG_000, *PDACPROGRAMNVCLKARG_000;

//
// DAC_PROGRAMPCLK_000
//
typedef struct _def_dac_program_pclk_000
{
    NV_HAL_ID id;
    PHALHWINFO pHalHwInfo;
    VOID    *pHalObjInfo;
    U032 PixelClock;
} DACPROGRAMPCLKARG_000, *PDACPROGRAMPCLKARG_000;

//
// DAC_PROGRAMCURSOR_000
//
typedef struct _def_dac_program_curosor_arg_000
{
    NV_HAL_ID id;
    PHALHWINFO pHalHwInfo;
    VOID    *pHalObjInfo;
    U032    startAddr; 
    U032    asi;          // Address space indicator: 0=Instance Mem, 1=Frame buffer
    U032    width; 
    U032    height; 
    U032    colorFormat;
} DACPROGRAMCURSORARG_000, *PDACPROGRAMCURSORARG_000;

#define DAC_ASI_INSTMEM 0
#define DAC_ASI_FRAMEBUFFER 1

//
// DAC_RASTERPOS_000
//
typedef struct _def_dac_raster_pos_arg_000
{
    NV_HAL_ID   id;
    PHALHWINFO  pHalHwInfo;
    VOID        *pHalObjInfo;
    U016        result;
} DACRASTERPOSARG_000, *PDACRASTERPOSARG_000;


//
// Struct used in nvHalDacValidateBandwidth
//
typedef struct _def_bandwidth_params
{
    U032 Enable;
    U032 TotalWidth;
    U032 VisibleWidth;
    U032 TotalHeight;
    U032 VisibleHeight;
    U032 PixelDepth;
    U032 PixelClock;
//  U032 RefreshRate;
} BANDWIDTH_CALC_PARAMS;
//
// DAC_VALIDATEBANDWIDTH_000
//
typedef struct _def_dac_validate_bandwidth_arg_000
{
    NV_HAL_ID   id;
    PHALHWINFO  pHalHwInfo;
    U032        VidScalerHead;
    BANDWIDTH_CALC_PARAMS* head0;
    BANDWIDTH_CALC_PARAMS* head1;
} DACVALIDATEBANDWIDTHARG_000, *PDACVALIDATEBANDWIDTHARG_000;


//
// DAC_VALIDATEARBSETTINGS_000
//
typedef struct _def_dac_validate_arb_settings_arg_000
{
    NV_HAL_ID   id;
    PHALHWINFO  pHalHwInfo;
    U032        result;
    U032        bpp;
    U032        video_enabled;
    U032        mport_enabled;
    U032        vclk;
    U032        head;
} DACVALIDATEARBSETTINGSARG_000, *PDACVALIDATEARBSETTINGSARG_000;

//
// DAC_UPDATEARBSETTINGS_000
//
typedef struct _def_dac_update_arb_settings_000
{
    NV_HAL_ID   id;
    PHALHWINFO  pHalHwInfo;
    VOID        *pHalObjInfo;
} DACUPDATEARBSETTINGSARG_000, *PDACUPDATEARBSETTINGSARG_000;

typedef struct _def_dac_hotplug_interrupts_000
{
    NV_HAL_ID   id;
    PHALHWINFO  pHalHwInfo;
    VOID*       pHalObjInfo;
    U032        HotPlugStatus;
    U032        HotUnplugStatus;
    BOOL        ReadWrite;
    BOOL        Reset;
} DACHOTPLUGINTERRUPTS_000, *PDACHOTPLUGINTERRUPTS_000;


RM_STATUS nvHalDacControl(PHWINFO, U032);
RM_STATUS nvHalDacAlloc(PHWINFO, U032, U032, U032, VOID *);
RM_STATUS nvHalDacFree(PHWINFO, U032, U032, U032, VOID *);
RM_STATUS nvHalDacSetStartAddr(PHWINFO, U032, VOID *);
RM_STATUS nvHalDacProgramMClk(PHWINFO, U032);
RM_STATUS nvHalDacProgramNVClk(PHWINFO);
RM_STATUS nvHalDacProgramPClk(PHWINFO, U032, VOID *);
RM_STATUS nvHalDacProgramCursorImage(PHWINFO, U032, U032, U032, U032, U032, VOID *);
RM_STATUS nvHalDacGetRasterPosition(PHWINFO, U016 *, VOID *);
RM_STATUS nvHalDacValidateBandwidth(PHWINFO, U032, BANDWIDTH_CALC_PARAMS*, BANDWIDTH_CALC_PARAMS*);
RM_STATUS nvHalDacValidateArbSettings(PHWINFO, U032, U032, U032, U032, U032, U032*);
RM_STATUS nvHalDacUpdateArbSettings(PHWINFO, VOID *);
RM_STATUS nvHalDacHotPlugInterrupts(PHWINFO, VOID *, U032 *, U032 *, BOOL, BOOL);


//--------------------------------------------------------------------
// Mediaport
//--------------------------------------------------------------------

// Current HAL mediaport interface revision ids.
#define MP_CONTROL_000                  MKHALID(MP_ENGINE_TAG,0x0001,0x0)
#define MP_ALLOC_000                    MKHALID(MP_ENGINE_TAG,0x0002,0x0)
#define MP_FREE_000                     MKHALID(MP_ENGINE_TAG,0x0003,0x0)
#define MP_METHOD_000                   MKHALID(MP_ENGINE_TAG,0x0004,0x0)
#define MP_GET_EVENT_STATUS_000         MKHALID(MP_ENGINE_TAG,0x0005,0x0)
#define MP_SERVICE_EVENT_000            MKHALID(MP_ENGINE_TAG,0x0006,0x0)

//
// The data in this structure is shared by both the RM and HAL.
//
typedef struct _def_mp_hal_info
{
    U032 Enabled;
    U032 DetectEnable;
    U032 ImageBufferNumber;
    U032 MPCPresent;
    U032 MPCDeviceAddr;
} MPHALINFO, *PMPHALINFO;

//
// MP_CONTROL_000 parameters.
//
typedef struct _def_mp_control_arg_000
{
    NV_HAL_ID id;
    U032 cmd;
    PHALHWINFO pHalHwInfo;
} MPCONTROLARG_000, *PMPCONTROLARG_000;

// MP_CONTROL commands.
#define MP_CONTROL_UPDATE               1
#define MP_CONTROL_LOAD                 2
#define MP_CONTROL_UNLOAD               3
#define MP_CONTROL_DESTROY              4
#define MP_CONTROL_INIT                 5

//
// HAL NV_EXTERNAL_VIDEO_DECODER object.
//
typedef struct _def_video_decoder_hal_object
{
    U032    ImageDataWidth;
    U032    Task;
    U032    NullData;
    U032    NullValue;
    U032    ImageStartLine;
    struct {
        U032    FirstLine;         
        U032    Height;           
        U032    Offset;
        U032    Pitch;
        U032    Field;
        U032    Notify;
        U032    GetOffsetData;
        PDMAHALOBJINFO   CtxDma; 
    } SetVbi[2];
    struct {
        U032    WidthIn;         
        U032    HeightIn;
        U032    WidthOut;
        U032    HeightOut;
        U032    Offset;           
        U032    Pitch;
        U032    Field;
        U032    Notify;
        U032    GetOffsetData;
        U032    Info32;
        PDMAHALOBJINFO   CtxDma;
    } SetImage[2];
    U032    lastWidthIn;
    U032    lastWidthOut;
    U032    lastHeightIn;
    U032    lastHeightOut;
    U032    lastImageStartLine;  
    U032    lastImageConfig;
} VIDEODECODERHALOBJECT, *PVIDEODECODERHALOBJECT;

#define EVENT_PROCESSED_VBI 0
#define EVENT_PROCESSED_IMAGE 1

//
// HAL NV_EXTERNAL_VIDEO_DECOMPRESSOR object.
//
typedef struct _def_video_decompressor_hal_object
{
    struct {
        U032    Offset;         
        U032    Size;           
        U032    Notify;
        PDMAHALOBJINFO   CtxDma;
    } ReadData[2];
    struct {
        U032    Offset;         
        U032    Size;           
        U032    FormatIn;
        U032    FormatOut;
        U032    Notify;
        PDMAHALOBJINFO   CtxDma;
    } WriteImage[2];
} VIDEODECOMPRESSORHALOBJECT, *PVIDEODECOMPRESSORHALOBJECT;

//
// HAL NV_EXTERNAL_PARALLEL_BUS object.
//
typedef struct _def_parallel_bus_hal_object
{
    U032    BusType;
    struct {
        U016    DataSize;
        U016    AddressSize;
        U032    Address;
        U032    Data;
    } Write;
    struct {
        U016    DataSize;
        U016    AddressSize;
        U032    Address;
        U032    Notify;
        U032    ReadData;
    } Read;
} PARALLELBUSHALOBJECT, *PPARALLELBUSHALOBJECT;

//
// MP_ALLOC_000 parameters.
//
typedef struct _def_mp_alloc_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    U032 instance;
    U032 chid;
    VOID *pHalObjInfo;
    PHALHWINFO pHalHwInfo;
} MPALLOCARG_000, *PMPALLOCARG_000;

//
// MP_FREE_000 parameters.
//
typedef struct _def_mp_free_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    U032 instance;
    U032 chid;
    VOID *pHalObjInfo;
    PHALHWINFO pHalHwInfo;
} MPFREEARG_000, *PMPFREEARG_000;

//
// MP_METHOD_000 parameters.
//
typedef struct _def_mp_method_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    VOID *pHalObjInfo;
    U032 offset;
    U032 data;
    U032 mthdStatus;
    PHALHWINFO pHalHwInfo;
} MPMETHODARG_000, *PMPMETHODARG_000;

//
// MP_GET_EVENT_STATUS_000 parameters.
//
typedef struct _def_mp_get_event_status_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    VOID *pHalObjInfo;
    U032 events;
    V032 intrStatus;
    PHALHWINFO pHalHwInfo;
} MPGETEVENTSTATUSARG_000, *PMPGETEVENTSTATUSARG_000;

//
// The events field holds a class-dependent bit mask
// specifying which "event" is to be processed.  For the decoder
// class, an event is a vbi or image buffer completion.  For the
// parallel bus class, it's an interrupt notify completion.

//
// The class04d decoder class uses 4 bits (1:0 for vbi, 3:2 for image).
//
#define CLASS04D_VBI_EVENTS_BASE            0
#define CLASS04D_IMAGE_EVENTS_BASE          2
#define CLASS04D_VBI_EVENT(n)               (1 << (CLASS04D_VBI_EVENTS_BASE+n))
#define CLASS04D_IMAGE_EVENT(n)             (1 << (CLASS04D_IMAGE_EVENTS_BASE+n))

//
// The class04e decompressor class uses 6 bits.
//
#define CLASS04E_VIDEO_EVENTS_BASE          0
#define CLASS04E_AUDIO_EVENTS_BASE          2
#define CLASS04E_IMAGE_EVENTS_BASE          4
#define CLASS04E_VIDEO_EVENT(n)             (1 << (CLASS04E_VIDEO_EVENTS_BASE+n))
#define CLASS04E_AUDIO_EVENT(n)             (1 << (CLASS04E_AUDIO_EVENTS_BASE+n))
#define CLASS04E_IMAGE_EVENT(n)             (1 << (CLASS04E_IMAGE_EVENTS_BASE+n))

//
// The parallel bus class uses a single event constant.
//
#define CLASS04F_PBUS_EVENT                 1

//
// MP_SERVICE_EVENT_000 parameters.
//
typedef struct _def_mp_service_event_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    VOID *pHalObjInfo;
    U032 event;
    V032 intrStatus;
    PHALHWINFO pHalHwInfo;
} MPSERVICEEVENTARG_000, *PMPSERVICEEVENTARG_000;

RM_STATUS nvHalMpControl(PHWINFO, U032);
RM_STATUS nvHalMpAlloc(PHWINFO, U032, U032, U032, VOID *);
RM_STATUS nvHalMpFree(PHWINFO, U032, U032, U032, VOID *);
RM_STATUS nvHalMpMethod(PHWINFO, U032, VOID *, U032, U032, U032 *);
RM_STATUS nvHalMpGetEventStatus(PHWINFO, U032, VOID *, U032 *, V032 *);
RM_STATUS nvHalMpServiceEvent(PHWINFO, U032, VOID *, U032, V032 *);

//--------------------------------------------------------------------
// Video
//--------------------------------------------------------------------

// Current HAL video interface revision ids.
#define VIDEO_CONTROL_000               MKHALID(VIDEO_ENGINE_TAG,0x0001,0x0)
#define VIDEO_ALLOC_000                 MKHALID(VIDEO_ENGINE_TAG,0x0002,0x0)
#define VIDEO_FREE_000                  MKHALID(VIDEO_ENGINE_TAG,0x0003,0x0)
#define VIDEO_METHOD_000                MKHALID(VIDEO_ENGINE_TAG,0x0004,0x0)
#define VIDEO_GET_EVENT_STATUS_000      MKHALID(VIDEO_ENGINE_TAG,0x0005,0x0)
#define VIDEO_SERVICE_EVENT_000         MKHALID(VIDEO_ENGINE_TAG,0x0006,0x0)

//
// The data in this structure is shared by both the RM and HAL.
//
typedef struct _def_video_hal_info
{
    U032 OverlayAllowed;
    U032 Head;
    U032 UpdateFlags;
    U032 FinishFlags;
    U032 Enabled;
    U032 ColorKeyEnabled;
    U032 ScaleFactor;       // 12.20
    U032 VideoStart;
    U032 VideoSize;
    U032 VideoScaleX;       // nv10's scale factors are 20/21 bits long
    U032 VideoScaleY;       // and need to be kept in separate dwords
    U032 VideoColorFormat;
    U032 VideoColor;
    U032 OverlayMaxDownscale_768;
    U032 OverlayMaxDownscale_1280;
    U032 OverlayMaxDownscale_1920;
    U032 CustomizationCode;
    VOID_PTR ActiveVideoOverlayObject;
    U032 PanOffsetDeltaX[MAX_CRTCS];
    U032 PanOffsetDeltaY[MAX_CRTCS];
} VIDEOHALINFO, *PVIDEOHALINFO;

//
// VIDEO_CONTROL_000 parameters.
//
typedef struct _def_video_control_arg_000
{
    NV_HAL_ID id;
    U032 cmd;
    PHALHWINFO pHalHwInfo;
} VIDEOCONTROLARG_000, *PVIDEOCONTROLARG_000;

// VIDEO_CONTROL commands.
#define VIDEO_CONTROL_UPDATE            1
#define VIDEO_CONTROL_LOAD              2
#define VIDEO_CONTROL_UNLOAD            3
#define VIDEO_CONTROL_DESTROY           4
#define VIDEO_CONTROL_INIT              5
#define VIDEO_CONTROL_ENABLE            6
#define VIDEO_CONTROL_DISABLE           7

//
// Video buffer kick off interface.
//
typedef RM_STATUS (*PVIDEOKICKOFFPROC)(PHALHWINFO, VOID *, U032);

//
// Video engine defines.
//
#define MAX_OVERLAY_BUFFERS             2

#define OVERLAY_BUFFER_IDLE             0
#define OVERLAY_BUFFER_BUSY             1
#define OVERLAY_BUFFER_NOTIFY_PENDING   2
#define OVERLAY_BUFFER_STOP_PENDING     3

//
// HAL NV_VIDEO_FROM_MEMORY object.
//
typedef struct _def_video_from_mem_hal_object
{
    PVIDEOKICKOFFPROC KickOffProc;
    U032 InitState;
    U032 Format;
    struct {
        U032 State;
        U032 Start;
        U032 Pitch;
        U032 Length;
        U032 Width;
        U032 VideoStart;
        U032 VideoSize;
        U032 VideoScaleX;
        U032 VideoScaleY;
        U032 VideoColorFormat;
        U032 VideoColor;
        PDMAHALOBJINFO bufferCtxDma;
    } Buffer[MAX_OVERLAY_BUFFERS];
} VIDEOFROMMEMHALOBJECT, *PVIDEOFROMMEMHALOBJECT;

//
// HAL NV_VIDEO_SCALER object.
//
typedef struct _def_video_scaler_hal_object
{
    V032 DeltaDuDx;
    V032 DeltaDvDy;
    V032 xStart;   
    V032 yStart;   
} VIDEOSCALERHALOBJECT, *PVIDEOSCALERHALOBJECT;

//
// HAL NV_VIDEO_COLOR_KEY object.
//
typedef struct _def_video_colorkey_hal_object
{
    U032 ColorFormat;
    U032 Color;
    U032 xClipMin;
    U032 xClipMax;
    U032 yClipMin;
    U032 yClipMax; 
} VIDEOCOLORKEYHALOBJECT, *PVIDEOCOLORKEYHALOBJECT;

//
// HAL video overlay object for use by classes:
//   NV04_VIDEO_OVERLAY
//   NV10_VIDEO_OVERLAY
//

typedef struct _def_video_overlay_hal_object
{
    PVIDEOKICKOFFPROC KickOffProc;
	U032 PvideoBufferCopy;
	U032 PvideoStopActive;
    struct {
        PDMAHALOBJINFO OverlayCtxDma;
		U032 ColorKey;
		U032 Luminance;
		U032 Chrominance;
        U032 Offset;                       
        U016 SizeIn_width;
        U016 SizeIn_height;
        U016 SizeOut_width;
        U016 SizeOut_height;
        U016 PointIn_s;
        U016 PointIn_t;
        U016 PointOut_x;
        U016 PointOut_y;
        U032 OverlayStart;
        U032 DsDx;
        U032 DtDy;
        U032 ScaleFactor;
        U032 WindowStart; 
        U032 WindowSize;
        U032 Pitch;                        
        U032 OverlayFormat;
        U032 DisplayWhen;
        U032 State;
		U016 FormatPitch;
		U016 FormatColor;
		U016 FormatDisplay;
		U016 FormatMatrix;
    } Overlay[MAX_OVERLAY_BUFFERS];
} VIDEO_OVERLAY_HAL_OBJECT, *PVIDEO_OVERLAY_HAL_OBJECT;

#define OVERLAY_BUFFER_IS_IDLE(obj,buffer) (obj->Overlay[buffer].State == OVERLAY_BUFFER_IDLE)

//
// VIDEO_ALLOC_000 parameters.
//
typedef struct _def_video_alloc_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    U032 instance;
    U032 chid;
    VOID *pHalObjInfo;
    PHALHWINFO pHalHwInfo;
} VIDEOALLOCARG_000, *PVIDEOALLOCARG_000;

//
// VIDEO_FREE_000 parameters.
//
typedef struct _def_video_free_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    U032 instance;
    U032 chid;
    VOID *pHalObjInfo;
    PHALHWINFO pHalHwInfo;
} VIDEOFREEARG_000, *PVIDEOFREEARG_000;

//
// VIDEO_METHOD_000 parameters.
//
typedef struct _def_video_method_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    VOID *pHalObjInfo;
    U032 offset;
    U032 data;
    U032 mthdStatus;
    PHALHWINFO pHalHwInfo;
} VIDEOMETHODARG_000, *PVIDEOMETHODARG_000;

//
// VIDEO_GET_EVENT_STATUS_000 parameters.
//
typedef struct _def_video_get_event_status_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    VOID *pHalObjInfo;
    U032 events;
    V032 intrStatus;
    PHALHWINFO pHalHwInfo;
} VIDEOGETEVENTSTATUSARG_000, *PVIDEOGETEVENTSTATUSARG_000;

//
// VIDEO_SERVICE_EVENT_000 parameters.
//
typedef struct _def_video_service_event_arg_000
{
    NV_HAL_ID id;
    U032 classNum;
    VOID *pHalObjInfo;
    U032 events;
    V032 intrStatus;
    PHALHWINFO pHalHwInfo;
} VIDEOSERVICEEVENTARG_000, *PVIDEOSERVICEEVENTARG_000;

RM_STATUS nvHalVideoControl(PHWINFO, U032);
RM_STATUS nvHalVideoAlloc(PHWINFO, U032, U032, U032, VOID *);
RM_STATUS nvHalVideoFree(PHWINFO, U032, U032, U032, VOID *);
RM_STATUS nvHalVideoMethod(PHWINFO, U032, VOID *, U032, U032, U032 *);
RM_STATUS nvHalVideoGetEventStatus(PHWINFO, U032, VOID *, U032 *, V032 *);
RM_STATUS nvHalVideoServiceEvent(PHWINFO, U032, VOID *, U032, V032 *);

//--------------------------------------------------------------------
// HAL device data.
//--------------------------------------------------------------------

//
// Each engine in the chip has the following state (setup by the RM):
//
//  - HalInfo       = Pointer to state held in pDev (shared between RM and HAL)
//  - HalPvtInfo    = Pointer to malloc'd system memory for engine state that
//                    is "private" to the HAL
//  - MallocBuffer  = Pointer to temporary malloced buffer for engine state
//                    transitions (e.g. save areas for STATE_LOAD calls)
//  - InstMem       = Offset into instance memory for engine state needed
//                    by hardware
//
// The amount of space (if any) to setup for these fields is determined
// by the contents of the chip-specific engine descriptor table (see
// kernel/inc/nvromdat.h).
//
struct _def_hal_hw_info
{
    PHWREG nvBaseAddr;                  // pointer to mapped registers
    PHWREG fbBaseAddr;                  // pointer to mapped framebuffer

    PHALRMFUNCS pHalRmFuncs;            // pointer to rm services table
    VOID_PTR pDeviceId;                 // pDev reference handle

    PPROCESSORHALINFO pProcessorHalInfo;
    PPRAMHALINFO pPramHalInfo;

    PMCHALINFO pMcHalInfo;
    VOID_PTR pMcHalPvtInfo;
    VOID_PTR pMcMallocBuffer;
    U032 mcInstMem;

    PFIFOHALINFO pFifoHalInfo;
    VOID_PTR pFifoHalPvtInfo;
    VOID_PTR pFifoMallocBuffer;
    U032 fifoInstMem;

    PFBHALINFO pFbHalInfo;
    VOID_PTR pFbHalPvtInfo;
    VOID_PTR pFbMallocBuffer;
    U032 fbInstMem;

    PGRHALINFO pGrHalInfo;
    VOID_PTR pGrHalPvtInfo;
    VOID_PTR pGrMallocBuffer;
    U032 grInstMem;

    PDMAHALINFO pDmaHalInfo;
    VOID_PTR pDmaHalPvtInfo;
    VOID_PTR pDmaMallocBuffer;
    U032 dmaInstMem;

    PDACHALINFO pDacHalInfo; 
    VOID_PTR pDacHalPvtInfo;
    VOID_PTR pDacMallocBuffer;
    U032 dacInstMem;

    PMPHALINFO pMpHalInfo;
    VOID_PTR pMpHalPvtInfo;
    VOID_PTR pMpMallocBuffer;
    U032 mpInstMem;

    PVIDEOHALINFO pVideoHalInfo;
    VOID_PTR pVideoHalPvtInfo;
    VOID_PTR pVideoMallocBuffer;
    U032 videoInstMem;
};

//--------------------------------------------------------------------
// HAL function table.
// The format of this table is ROM revision dependent.
//--------------------------------------------------------------------
typedef struct _def_halfuncs_000
{
    // mc interfaces
    RM_STATUS (*_nvHalMcControl)(VOID *);
    RM_STATUS (*_nvHalMcPower)(VOID *);

    // fifo interfaces
    RM_STATUS (*_nvHalFifoControl)(VOID *);
    RM_STATUS (*_nvHalFifoAllocPio)(VOID *);
    RM_STATUS (*_nvHalFifoAllocDma)(VOID *);
    RM_STATUS (*_nvHalFifoFree)(VOID *);
    RM_STATUS (*_nvHalFifoGetExceptionData)(VOID *);
    RM_STATUS (*_nvHalFifoService)(VOID *);
    RM_STATUS (*_nvHalFifoAccess)(VOID *);
    RM_STATUS (*_nvHalFifoHashAdd)(VOID *);
    RM_STATUS (*_nvHalFifoHashDelete)(VOID *);
    RM_STATUS (*_nvHalFifoHashFunc)(VOID *);
    RM_STATUS (*_nvHalFifoHashSearch)(VOID *);

    // framebuffer interfaces
    RM_STATUS (*_nvHalFbControl)(VOID *);
    RM_STATUS (*_nvHalFbAlloc)(VOID *);
    RM_STATUS (*_nvHalFbFree)(VOID *);
    RM_STATUS (*_nvHalFbSetAllocParameters)(VOID *);
    RM_STATUS (*_nvHalFbGetSurfacePitch)(VOID *);
    RM_STATUS (*_nvHalFbGetSurfaceDimensions)(VOID *);
    RM_STATUS (*_nvHalFbLoadOverride)(VOID *);

    // graphics interfaces
    RM_STATUS (*_nvHalGrControl)(VOID *);
    RM_STATUS (*_nvHalGrAlloc)(VOID *);
    RM_STATUS (*_nvHalGrFree)(VOID *);
    RM_STATUS (*_nvHalGrGetExceptionData)(VOID *);
    RM_STATUS (*_nvHalGrService)(VOID *);
    RM_STATUS (*_nvHalGrGetNotifyData)(VOID *);
    RM_STATUS (*_nvHalGrSetObjectContext)(VOID *);
    RM_STATUS (*_nvHalGrLoadOverride)(VOID *);

    // dma interfaces
    RM_STATUS (*_nvHalDmaControl)(VOID *);
    RM_STATUS (*_nvHalDmaAlloc)(VOID *);
    RM_STATUS (*_nvHalDmaFree)(VOID *);
    RM_STATUS (*_nvHalDmaGetInstSize)(VOID *);

    // dac interfaces
    RM_STATUS (*_nvHalDacControl)(VOID *);
    RM_STATUS (*_nvHalDacAlloc)(VOID *);
    RM_STATUS (*_nvHalDacFree)(VOID *);
    RM_STATUS (*_nvHalDacSetStartAddr)(VOID *);
    RM_STATUS (*_nvHalDacProgramMClk)(VOID *);
    RM_STATUS (*_nvHalDacProgramNVClk)(VOID *);
    RM_STATUS (*_nvHalDacProgramPClk)(VOID *);
    RM_STATUS (*_nvHalDacProgramCursorImage)(VOID *);
    RM_STATUS (*_nvHalDacGetRasterPosition)(VOID *);
    RM_STATUS (*_nvHalDacValidateBandwidth)(VOID *);
    RM_STATUS (*_nvHalDacValidateArbSettings)(VOID *);
    RM_STATUS (*_nvHalDacUpdateArbSettings)(VOID *);
    RM_STATUS (*_nvHalDacHotPlugInterrupts)(VOID *);

    // media port interfaces
    RM_STATUS (*_nvHalMpControl)(VOID *);
    RM_STATUS (*_nvHalMpAlloc)(VOID *);
    RM_STATUS (*_nvHalMpFree)(VOID *);
    RM_STATUS (*_nvHalMpMethod)(VOID *);
    RM_STATUS (*_nvHalMpGetEventStatus)(VOID *);
    RM_STATUS (*_nvHalMpServiceEvent)(VOID *);

    // video interfaces
    RM_STATUS (*_nvHalVideoControl)(VOID *);
    RM_STATUS (*_nvHalVideoAlloc)(VOID *);
    RM_STATUS (*_nvHalVideoFree)(VOID *);
    RM_STATUS (*_nvHalVideoMethod)(VOID *);
    RM_STATUS (*_nvHalVideoGetEventStatus)(VOID *);
    RM_STATUS (*_nvHalVideoServiceEvent)(VOID *);
} HALFUNCS_000, *PHALFUNCS_000;

typedef VOID *PHALFUNCS;

#define HALFUNC_000(i)                  (*((PHALFUNCS_000)pDev->pHalFuncs)->i)

extern HALFUNCS_000 NV04_HalFuncs_000;
extern HALFUNCS_000 NV10_HalFuncs_000;
extern HALFUNCS_000 NV20_HalFuncs_000;

//--------------------------------------------------------------------
// RM entry points for use by HAL.
//--------------------------------------------------------------------

struct _def_hal_rm_funcs_000
{
    // interrupt service request interface
    //   engine, phalhwinfo
    RM_STATUS (*_nvHalRmServiceIntr)(VOID *, U032);

    // debug print routines
    VOID (*_nvHalRmPrintString) (VOID *, U032, char*);
    VOID (*_nvHalRmPrintValue) (VOID *, U032, U032);
    VOID (*_nvHalRmPrintStringValue) (VOID *, U032, char*, U032);
    VOID (*_nvHalRmPrintStringPtr) (VOID *, U032, char*, VOID*);
    VOID (*_nvHalRmPrintStringVal64) (VOID *, U032, char*, U064);

    // register i/o interfaces
    VOID (*_nvHalRmRegWr08) (VOID *, U032, U008);
    U008 (*_nvHalRmRegRd08) (VOID *, U032);

    //   *address = value
    VOID (*_nvHalRmRegWr32) (VOID *, U032, U032);
    //   value = *address
    U032 (*_nvHalRmRegRd32) (VOID *, U032);

    VOID (*_nvHalRmBreakPoint) (VOID *);
    RM_STATUS (*_nvHalRmDelay) (VOID *, U032);

    // i2c read/write interfaces
    RM_STATUS (*_nvHalRmI2cRead) (VOID *, U032, U008, U016, U008 *, U016, U008 *);
    RM_STATUS (*_nvHalRmI2cWrite) (VOID *, U032, U008, U016, U008 *, U016, U008 *);
};

// from kernel/hal/halrm.c
extern HALRMFUNCS_000 HalRmFuncs_000;

// 
// RM service macros.
// 

#define HALRMSERVICEINTR(p,e)   (*((PHALRMFUNCS_000)((PHALHWINFO)p)->pHalRmFuncs)->_nvHalRmServiceIntr)((PHALHWINFO)p->pDeviceId,e)

#define HAL_GR_IDLE(p) \
    while ((volatile U032)REG_RD32(NV_PGRAPH_STATUS))  {         \
        V032 pmc;                                                \
        pmc = REG_RD32(NV_PMC_INTR_0);                           \
        if (pmc & DRF_DEF(_PMC, _INTR_0, _PGRAPH, _PENDING)) {   \
            (void)HALRMSERVICEINTR((PHALHWINFO)p,GR_ENGINE_TAG); \
        }                                                        \
        if (pmc & (DRF_DEF(_PMC, _INTR_0, _PCRTC,  _PENDING) |   \
                   DRF_DEF(_PMC, _INTR_0, _PCRTC2, _PENDING))) { \
            (void)HALRMSERVICEINTR((PHALHWINFO)p,DAC_ENGINE_TAG);\
        }                                                        \
    }

//
// RM ic2 read/write macros.
//
#define HALRMI2CREAD(p,id,chipadr,adrlen,addr,datalen,data) \
    (*((PHALRMFUNCS_000)((PHALHWINFO)p)->pHalRmFuncs)->_nvHalRmI2cRead)((PHALHWINFO)p->pDeviceId,id,chipadr,adrlen,addr,datalen,data)
#define HALRMI2CWRITE(p,id,chipadr,adrlen,addr,datalen,data) \
    (*((PHALRMFUNCS_000)((PHALHWINFO)p)->pHalRmFuncs)->_nvHalRmI2cWrite)((PHALHWINFO)p->pDeviceId,id,chipadr,adrlen,addr,datalen,data)

//--------------------------------------------------------------------
// RM routines.
//--------------------------------------------------------------------

// kernel/hal/halinit.c
RM_STATUS initHal(PHWINFO);
RM_STATUS initHalMappings(PHWINFO);
RM_STATUS destroyHal(PHWINFO);
RM_STATUS allocHalEngineInstMem(PHWINFO);
RM_STATUS freeHalEngineInstMem(PHWINFO);

#endif // _NVHAL_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nvhalcpp.h ===
/***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-2000 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-2000  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/

/************************** HAL/RM Interfaces ******************************\
*                                                                           *
* Module: nvhalcpp.h                                                        *
*   This include file contains any macro redefinitions required within the  *
*   HAL code to allow sharing of cpp directives between the RM and the HAL. *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/

#undef nvAddr
#undef ChipBugs
#define ChipBugs  pHalHwInfo->pMcHalInfo->ChipBugs

#ifdef DEBUG

// XXX  FIFOLOG generates external references wrt the HAL.
// XXX  At some point we need to HAL-ify this if we care about
// XXX  loading debug modules.  
#ifdef PURE_DEBUG_HAL
#undef FIFOLOG
#define FIFOLOG(a,b,c)
#endif

#undef  DBG_PRINT_STRING
#define DBG_PRINT_STRING(d,s) (*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmPrintString)((PHALHWINFO) pHalHwInfo->pDeviceId, d, s)  

#undef  DBG_PRINT_VALUE
#define DBG_PRINT_VALUE(d,v) (*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmPrintValue)((PHALHWINFO) pHalHwInfo->pDeviceId, d, v) 

#undef  DBG_PRINT_STRING_VALUE
#define DBG_PRINT_STRING_VALUE(d,s,v) (*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmPrintStringValue)((PHALHWINFO) pHalHwInfo->pDeviceId, d, s, v) 

#undef  DBG_PRINT_STRING_PTR
#define DBG_PRINT_STRING_PTR(d,s,v) (*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmPrintStringPtr)((PHALHWINFO) pHalHwInfo->pDeviceId, d, s, (VOID*) v) 

#undef  DBG_PRINT_STRING_VAL64
#define DBG_PRINT_STRING_VAL64(d,s,v) (*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmPrintStringVal64)((PHALHWINFO) pHalHwInfo->pDeviceId, d, s, v) 

#undef  DBG_BREAKPOINT
#define DBG_BREAKPOINT() (*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmBreakPoint)((PHALHWINFO) pHalHwInfo->pDeviceId) 

#else // DEBUG

#undef  DBG_PRINT_STRING
#define DBG_PRINT_STRING(d,s) ((void)0)

#undef  DBG_PRINT_VALUE
#define DBG_PRINT_VALUE(d,v) ((void)0)

#undef  DBG_PRINT_STRING_VALUE
#define DBG_PRINT_STRING_VALUE(d,s,v) ((void)0)

#undef  DBG_PRINT_STRING_PTR
#define DBG_PRINT_STRING_PTR(d,s,v) ((void)0)

#undef  DBG_PRINT_STRING_VAL64
#define DBG_PRINT_STRING_VAL64(d,s,v) ((void)0)

#undef  DBG_BREAKPOINT
#define DBG_BREAKPOINT() ((void)0)

#endif // DEBUG

#undef REG_WR08
#undef REG_RD08
#undef REG_WR08_DIRECT
#undef REG_RD08_DIRECT
#define REG_WR08(o,v)   (*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmRegWr08)((PHALHWINFO) pHalHwInfo->pDeviceId, (NvU32)(NV_UINTPTR_T)o, (U008) v)
#define REG_RD08(o)		(*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmRegRd08)((PHALHWINFO) pHalHwInfo->pDeviceId, (NvU32)(NV_UINTPTR_T)o)





#undef REG_WR32
#undef REG_RD32
#undef REG_WR32_DIRECT
#undef REG_RD32_DIRECT
#define REG_WR32(o,v)   (*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmRegWr32)((PHALHWINFO) pHalHwInfo->pDeviceId, (NvU32)(NV_UINTPTR_T)o, v)
#define REG_RD32(o)		(*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmRegRd32)((PHALHWINFO) pHalHwInfo->pDeviceId, (NvU32)(NV_UINTPTR_T)o)


#undef osDelay
#define osDelay(m)      (*((PHALRMFUNCS_000)((PHALHWINFO) pHalHwInfo)->pHalRmFuncs)->_nvHalRmDelay)((PHALHWINFO) pHalHwInfo->pDeviceId, m)

#undef INST_RD32
#define INST_RD32(i,o)      REG_RD32((pHalHwInfo->pPramHalInfo->PraminOffset+((i)<<4)+(o)))

#undef INST_WR32
#define INST_WR32(i,o,d)    REG_WR32((pHalHwInfo->pPramHalInfo->PraminOffset+((i)<<4)+(o)),(d))
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\mvision.h ===
/***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-1997 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-1997  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/

/***************************** Macrovision includes ********************************\
*                                                                           *
* Module: MVISION.H                                                             *
*   This module contains structure and prototype definitions used in the    *
*   Macrovision routines.                                                 *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/
#ifndef _MVISION_H_
#define _MVISION_H_

 
typedef struct
{
    U032    devAddr;        // device's I2C address
    U032    mode;           // Macrovision mode
    U032    port;           // I2C port (primary or secondary)
    U032    encoderType;    // Brooktree 868, Chrontel 7003, etc...
    U032    tvStandard;     // NTSC or PAL flavors
    U032    resx;
    U032    resy;
    U032    status;         // return status
} RM_MACROVISION_CONTROL;

 
RM_STATUS SetMacrovisionMode( PHWINFO, U032, RM_MACROVISION_CONTROL*);
RM_STATUS GetMacrovisionMode( PHWINFO, U032, RM_MACROVISION_CONTROL*);

#endif // _MVISION_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nvromdat.h ===
#ifndef _NVROMDAT_H_
#define _NVROMDAT_H_

 /***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-2000 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-2000  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/

/************************ NV ROM Defines and Structures ********************\
*                                                                           *
* Module: nvromdat.h                                                        *
*       NV RM/HAL ROM data table formats.                                   *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/

//
// Describes format of data tables found in ROM.
//
// Currently two such tables:  engine descriptors and class descriptors.
//

#include <nvhal.h>

//
// Engine descriptor instruction opcodes (4 bits wide).
//
#define ENGDECL_INSTR                   0x0
#define ENGMALLOC_INSTR                 0x1
#define ENGINSTMALLOC_INSTR             0x2

//
// Engine declaration instruction
//
// There is one engine descriptor instruction for each engine in the
// chip:
//
//  31      27      25      21                                       0 
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//  | 4 bits| 4 bits| 4 bits| 20 bits                                 |
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//   Opcode  Tag     Hash     Obj inst size
//
// Opcode: ENGDECL_INSTR
// Tag:
//   Unique engine tag.  Used by class headers.
// Hash:
//   NV_RAMHT_ENGINE bits (if any) for objects managed by engine.
// Object instance size:
//   Default instmem size (in paragraphs) to alloc for objects managed
//   by engine.  This value can be increased for a given class using the
//   CLASSINSTMALLOC_INSTR (see below).
//

typedef U032 ENGINEDESCRIPTOR, *PENGINEDESCRIPTOR;

#define ENGDECL_OBJINSTSZ               19:0
#define ENGDECL_OBJRAMHT                23:20
#define ENGDECL_TAG                     27:24
#define ENGDECL_OPCODE                  31:28

#define MKENGDECL(tag,ht,osz) \
    (ENGDECL_INSTR << SF_SHIFT(ENGDECL_OPCODE) | \
     tag << SF_SHIFT(ENGDECL_TAG) | \
     ht << SF_SHIFT(ENGDECL_OBJRAMHT) | \
     osz << SF_SHIFT(ENGDECL_OBJINSTSZ))

// WARNING: these macros depend on <nvrm.h>
#define ENGDECL_FIELD(desc,field)       (((U032)desc >> SF_SHIFT(ENGDECL ## field)) & SF_MASK(ENGDECL ## field))

//
// Engine malloc instruction
//
// The engine malloc instruction is used to describe system memory
// requirements for the engine.
//
//  31      27      23      21      17                               0 
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//  | 4 bits| 4 bits| 4 bits| 20 bits                                 |
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//   Opcode  Tag     Type    Size
//
// Opcode: ENGMALLOC_OPCODE
// Tag: 
//   Unique engine tag.
// Type:
//   Describes purpose of memory, indicating when
//   memory should be allocated/freed.
// Size:
//   Amount of memory (in dwords).
//

#define ENGMALLOC_SIZE                  19:0
#define ENGMALLOC_TYPE                  23:20
#define ENGMALLOC_TAG                   27:24
#define ENGMALLOC_OPCODE                31:28

#define MKENGMALLOC(tag,type,sz) \
    (ENGMALLOC_INSTR << SF_SHIFT(ENGMALLOC_OPCODE) | \
     tag << SF_SHIFT(ENGMALLOC_TAG) | \
     type << SF_SHIFT(ENGMALLOC_TYPE) | \
     sz << SF_SHIFT(ENGMALLOC_SIZE))

// WARNING: these macros depend on <nvrm.h>
#define ENGMALLOC_FIELD(desc,field)    (((U032)desc >> SF_SHIFT(ENGMALLOC ## field)) & SF_MASK(ENGMALLOC ## field))

//
// Engine malloc types:
//   TYPE_PRIVATE
//     Buffer should be allocated/freed when resman starts up
//     and shuts down.  Used for chip-dependent private state.
//   TYPE_INIT
//     Buffer should be allocated/freed across call to INIT
//     engine (STATE_INIT).
//   TYPE_DESTROY
//     Buffer should be allocated/freed across call to DESTROY
//     engine (STATE_DESTROY).
//   TYPE_LOAD
//     Buffer should be allocated/freed across call to LOAD
//     engine (STATE_LOAD).
//
#define ENGMALLOC_TYPE_PRIVATE          0x0
#define ENGMALLOC_TYPE_INIT             0x1
#define ENGMALLOC_TYPE_DESTROY          0x2
#define ENGMALLOC_TYPE_LOAD             0x3

//
// Engine instmem alloc instruction
//
// The engine instmem alloc instruction is used to describe instance
// memory requirements for the engine.  Up to one megabyte of instance
// memory can be requested with this instruction (supporting up to a
// 4K alignment).
//
//  31      27      23              15                               0 
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//  | 4 bits| 4 bits| 8 bits        | 16 bits                         |
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//    Opcode  Tag     Align            Size
//
// Opcode: ENGINSTMALLOC_OPCODE
// Tag: 
//   Unique engine tag.
// Align:
//   Alignment requirements of allocation (in paragraphs).
//   A value of 0 indicates the default alignment (1 paragraph).
// Size:
//   Amount of memory (in paragraphs).
//
#define ENGINSTMALLOC_SIZE              15:0
#define ENGINSTMALLOC_ALIGN             23:16
#define ENGINSTMALLOC_TAG               27:24
#define ENGINSTMALLOC_OPCODE            31:28

#define MKENGINSTMALLOC(tag,align,sz) \
    (ENGINSTMALLOC_INSTR << SF_SHIFT(ENGINSTMALLOC_OPCODE) | \
     tag << SF_SHIFT(ENGINSTMALLOC_TAG) | \
     align << SF_SHIFT(ENGINSTMALLOC_ALIGN) | \
     sz << SF_SHIFT(ENGINSTMALLOC_SIZE))

// WARNING: these macros depend on <nvrm.h>
#define ENGINSTMALLOC_FIELD(desc,field)    (((U032)desc >> SF_SHIFT(ENGINSTMALLOC ## field)) & SF_MASK(ENGINSTMALLOC ## field))

//
// Class descriptor instruction opcodes (4 bits wide).
//
#define CLASSDECL_INSTR                 0x0
#define CLASSINSTMALLOC_INSTR           0x1

//
// Class declaration instruction
//
//  31      27      21   21          15                               0 
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//  |4 bits |4 bits | 8 bits        | 16 bits                         |
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//   Opcode  Tag     Lock            Class number
// 
// Opcode: CLASSDECL_INSTR
// Tag: engine tag
// Lock: allocation restriction
// Class number: class number
//

typedef U032 CLASSDESCRIPTOR, *PCLASSDESCRIPTOR;

#define CLASSDECL_CLASS                 15:0
#define CLASSDECL_LOCK                  23:16
#define CLASSDECL_TAG                   27:24
#define CLASSDECL_OPCODE                31:28

#define MKCLASSDECL(tag,lock,class) \
    (CLASSDECL_INSTR << SF_SHIFT(CLASSDECL_OPCODE) | \
     tag << SF_SHIFT(CLASSDECL_TAG) | \
     lock << SF_SHIFT(CLASSDECL_LOCK) | \
     class << SF_SHIFT(CLASSDECL_CLASS))

// WARNING: these macros depend on <nvrm.h>
#define CLASSDECL_FIELD(desc,field)     (((U032)desc >> SF_SHIFT(CLASSDECL ## field)) & SF_MASK(CLASSDECL ## field))

//
// No allocation restrictions for the class.
//
#define NO_LOCK                         0xff

//
// Class instance memory alloc instruction
//
//  31      27              19                                       0 
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//  | 4 bits| 8 bits        | 20 bits                                 |
//  .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+
//   Opcode  Alignment       Size
//
// Opcode: CLASSINSTMALLOC_INSTR
// Alignment:
//   Instance memory alignment (in paragraphs).  A value of 0 indicates
//   the default alignment (1 paragraph).
// Size:
//   Additional instance space (in paragraphs) for objects of this class
//   to the amount specified in ENGDESC_OBJINSTSZ field.
//

#define CLASSINSTMALLOC_SIZE            19:0
#define CLASSINSTMALLOC_ALIGN           27:20
#define CLASSINSTMALLOC_OPCODE          31:28

#define MKCLASSINSTMALLOC(align,size) \
    (CLASSINSTMALLOC_INSTR << SF_SHIFT(CLASSINSTMALLOC_OPCODE) | \
     align << SF_SHIFT(CLASSINSTMALLOC_ALIGN) | \
     size << SF_SHIFT(CLASSINSTMALLOC_SIZE))

// WARNING: these macros depend on <nvrm.h>
#define CLASSINSTMALLOC_FIELD(desc,field)  (((U032)desc >> SF_SHIFT(CLASSINSTMALLOC ## field)) & SF_MASK(CLASSINSTMALLOC ## field))

//
// Graphics engine (per channel) allocation locks.
//
#define GR_LOCK_CONTEXT_BETA_SOLID          0x00
#define GR_LOCK_CONTEXT_BETA                0x01
#define GR_LOCK_CONTEXT_COLOR_KEY           0x02
#define GR_LOCK_CONTEXT_PATTERN             0x03
#define GR_LOCK_CONTEXT_CLIP                0x04
#define GR_LOCK_CONTEXT_ROP                 0x05
#define GR_LOCK_DVD                         0x06
#define GR_LOCK_CONTEXT_SURFACES_2D         0x07
#define GR_LOCK_CONTEXT_SURFACES_3D         0x08
#define GR_LOCK_CONTEXT_SURFACES_SWIZZLED   0x09
#define GR_LOCK_3D                          0x0a

//
// MediaPort engine (per device) allocation locks.
//
#define MP_LOCK_DECODER                     0x00    
#define MP_LOCK_DECOMPRESSOR                0x01

//
// Video engine (per device) allocation locks.
//

//
// HAL initialization data.
//
extern CLASSDESCRIPTOR NV04_ClassDescriptors[];
extern U032 NV04_NumClassDescs;
extern CLASSDESCRIPTOR NV05_ClassDescriptors[];
extern U032 NV05_NumClassDescs;
extern ENGINEDESCRIPTOR NV04_EngineDescriptors[];
extern U032 NV04_NumEngineDescs;

extern CLASSDESCRIPTOR NV10_ClassDescriptors[];
extern U032 NV10_NumClassDescs;
extern CLASSDESCRIPTOR NV15_ClassDescriptors[];
extern U032 NV15_NumClassDescs;
extern CLASSDESCRIPTOR NV11_ClassDescriptors[];
extern U032 NV11_NumClassDescs;
extern ENGINEDESCRIPTOR NV10_EngineDescriptors[];
extern U032 NV10_NumEngineDescs;

extern CLASSDESCRIPTOR NV20_ClassDescriptors[];
extern U032 NV20_NumClassDescs;
extern ENGINEDESCRIPTOR NV20_EngineDescriptors[];
extern U032 NV20_NumEngineDescs;

#endif // _NVROMDAT_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv_dbg.h ===
#ifndef _NV_DBG_H_
#define _NV_DBG_H_

 /***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-2000 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-2000  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/
/******************* Common Debug & Trace Defines ***************************\
*                                                                           *
* Module: NV_DBG.H                                                          *
*                                                                           *
\***************************************************************************/

#if defined(DEBUG) || defined(__DJGPP__) || defined(_XBOX)

//
// Types and defines
//
#include <nvtypes.h>

#ifndef VOID
#define VOID    void
#endif
#ifndef TRUE
#define TRUE    !0L
#endif
#ifndef FALSE
#define FALSE   0L
#endif

#if !defined(__DJGPP__) && !defined(_XBOX) && !defined(__GNUC__)
#ifndef va_list
#define va_list char*
#endif // va_list

#ifndef _INTSIZEOF
#define _INTSIZEOF(n)   ( (sizeof(n) + sizeof(int) - 1) & ~(sizeof(int) - 1) )
#endif // _INTSIZEOF

#ifndef va_start
#define va_start(ap,v)  ( ap = (va_list)&v + _INTSIZEOF(v) )
#endif // va_start

#ifndef va_arg
#define va_arg(ap,t)    ( *(t *)((ap += _INTSIZEOF(t)) - _INTSIZEOF(t)) )
#endif // va_arg

#ifndef va_end
#define va_end(ap)      ( ap = (va_list) 0 )
#endif // va_end
#else
#include <stdarg.h>   // define va_*
#endif // !__DJGPP__ && !_XBOX

//
// Debug Modules
//
#define DBG_MODULE_GLOBAL       0x0
#define DBG_MODULE_ARCH         0x1     // common/src/nv/nvapi.c
#define DBG_MODULE_OS           0x2     // arch/nvalloc/*
#define DBG_MODULE_DAC          0x3     // kernel/dac/*
#define DBG_MODULE_FIFO         0x4     // kernel/fifo/*
#define DBG_MODULE_GR           0x5     // kernel/gr/*
#define DBG_MODULE_HEAP         0x6     // kernel/heap/nv/heap.c
#define DBG_MODULE_VIDEO        0x7     // kernel/video/*
#define DBG_MODULE_MP           0x8     // kernel/mp/*
#define DBG_MODULE_DACCLASS     0x9     // kernel/modular/nv/class{46,56,67,7c).c
#define DBG_MODULE_VIDEOCLASS   0xA     // kernel/modular/nv/class{047,07a}.c
#define DBG_MODULE_POWER        0xB     // kernel/mc/nv/mcpower.c, mcnv*.c

//
// Debug Level values
//
#define DBG_LEVEL_INFO          0x0         // For informational debug trace info
#define DBG_LEVEL_SETUPINFO     0x1         // For informational debug setup info
#define DBG_LEVEL_USERERRORS    0x2         // For debug info on app level errors
#define DBG_LEVEL_WARNINGS      0x3         // For RM debug warning info
#define DBG_LEVEL_ERRORS        0x4         // For RM debug error info
#define DBG_LEVEL_DEFAULTS      0xFFFFFFFF  // All modules set to warning level

//
// These are the debug levels that were used before
//

#define DEBUGLEVEL_TRACEINFO    0       // For informational debug trace info
#define DEBUGLEVEL_SETUPINFO    1       // For informational debug setup info
#define DEBUGLEVEL_USERERRORS   2       // For debug info on app level errors
#define DEBUGLEVEL_WARNINGS     3       // For RM debug warning info
#define DEBUGLEVEL_ERRORS       4       // For RM debug error info


//
// Prototypes
//
VOID osDbgBreakPoint();
VOID osDbgPrintf_va(int module, int debuglevel, const char* s, va_list arglist);
VOID nvDbg_Printf(int module, int debuglevel, const char* s, ...);
VOID global_DbgPrintf(int debuglevel, const char* s, ...);
VOID arch_DbgPrintf(int debuglevel, const char* s, ...);
VOID os_DbgPrintf(int debuglevel, const char* s, ...);
VOID dac_DbgPrintf(int debuglevel, const char* s, ...);
VOID fifo_DbgPrintf(int debuglevel, const char* s, ...);
VOID gr_DbgPrintf(int debuglevel, const char* s, ...);
VOID heap_DbgPrintf(int debuglevel, const char* s, ...);
VOID video_DbgPrintf(int debuglevel, const char* s, ...);
VOID mp_DbgPrintf(int debuglevel, const char* s, ...);
VOID dacClass_DbgPrintf(int debuglevel, const char* s, ...);
VOID videoClass_DbgPrintf(int debuglevel, const char* s, ...);
VOID power_DbgPrintf(int debuglevel, const char* s, ...);


//
// Defines
//
#define DBG_BREAKPOINT()                        osDbgBreakPoint()
#define DBG_PRINTF(format_and_stuff)            nvDbg_Printf format_and_stuff
#define GLOBAL_PRINTF(format_and_stuff)         global_DbgPrintf format_and_stuff
#define ARCH_PRINTF(format_and_stuff)           arch_DbgPrintf format_and_stuff
#define OS_PRINTF(format_and_stuff)             os_DbgPrintf format_and_stuff
#define DAC_PRINTF(format_and_stuff)            dac_DbgPrintf format_and_stuff
#define FIFO_PRINTF(format_and_stuff)           fifo_DbgPrintf format_and_stuff
#define GR_PRINTF(format_and_stuff)             gr_DbgPrintf format_and_stuff
#define HEAP_PRINTF(format_and_stuff)           heap_DbgPrintf format_and_stuff
#define VIDEO_PRINTF(format_and_stuff)          video_DbgPrintf format_and_stuff
#define MP_PRINTF(format_and_stuff)             mp_DbgPrintf format_and_stuff
#define DACCLASS_PRINTF(format_and_stuff)       dacClass_DbgPrintf format_and_stuff  
#define VIDEOCLASS_PRINTF(format_and_stuff)     videoClass_DbgPrintf format_and_stuff
#define POWER_PRINTF(format_and_stuff)          power_DbgPrintf format_and_stuff


//
// Legacy Defines
//
#define DBG_PRINT_STRING(level,str)             nvDbg_Printf(DBG_MODULE_GLOBAL, level, "%s", str)
#define DBG_PRINT_CR(level,value)               nvDbg_Printf(DBG_MODULE_GLOBAL, level, "\n")
#define DBG_PRINT_VALUE(level,n)                nvDbg_Printf(DBG_MODULE_GLOBAL, level, "0x%x", n)
#define DBG_PRINT_STRING_VALUE(level,str,n)     nvDbg_Printf(DBG_MODULE_GLOBAL, level, "%s 0x%x\n", str, n)
#define DBG_PRINT_STRING_DEC(level,str,n)       nvDbg_Printf(DBG_MODULE_GLOBAL, level, "%s %d\n", str, n)
#define DBG_PRINT_STRING_PTR(level,str,ptr)     nvDbg_Printf(DBG_MODULE_GLOBAL, level, "%s 0x%p\n", str, ptr)

/* XXX hack */
#define DBG_PRINT_STRING_VAL64(level,str,v)     nvDbg_Printf(DBG_MODULE_GLOBAL, level, "%s 0x%x\n", (str), *(U032*) &(v))

#if (!defined(__DJGPP__) && !defined(_XBOX)) || defined(CHECK_HEAP)
#define DBG_VAL_PTR(p)                                                                          \
do {                                                                                            \
    U032 *ptr = (void *) (p);                                                                   \
    if (ptr[-1] != NV_MARKER1){                                                                 \
        DBG_PRINTF((DBG_MODULE_GLOBAL, DBG_LEVEL_ERRORS, "NVRM: Invalid pointer!\n"));          \
        DBG_PRINTF((DBG_MODULE_GLOBAL, DBG_LEVEL_ERRORS, "%s: line %d\n", __FILE__, __LINE__)); \
        DBG_BREAKPOINT();                                                                       \
    }                                                                                           \
    /* pick out size and check last word */                                                     \
    /* note using '/' to clear out V or K malloc type bits */                                   \
    else if (ptr[ptr[-2]/4 - 3] != NV_MARKER2) {                                                \
        DBG_PRINTF((DBG_MODULE_GLOBAL, DBG_LEVEL_ERRORS, "NVRM: Trashed buffer end!\n"));       \
        DBG_PRINTF((DBG_MODULE_GLOBAL, DBG_LEVEL_ERRORS, "%s: line %d\n", __FILE__, __LINE__)); \
        DBG_BREAKPOINT();                                                                       \
    }                                                                                           \
} while(0)
#else
#define DBG_VAL_PTR(p)                    
#endif // (!__DJGPP__ && !_XBOX) || CHECK_HEAP


//
// Prototypes
//
int nvDbgSprintf(U008 *dest, const U008 *fmt, va_list args);

// The following are utility routines used by nvDbgSprintf() to format different types
// of data values.  Most of the time you won't need to use them directly, but they're
// listed here for completeness.  Consult the code in debug.c for sprintf() for
// examples of how to use them.
int nvDbg_int32todecfmtstr(S032 s32val, U008 *dest, int fieldwidth, int flags);
int nvDbg_uint32tohexfmtstr(U032 u32val,  U008 *dest, int fieldwidth, int flags);
// int float64todecfmtstr(F064 f64val, U008 *dest, int fieldwidth, int precision, int flags);
int nvDbg_strtofmtstr(U008 *src, U008 *dest, int fieldwidth, int flags);

//
// Numeric & string conversion flags (used if you call the 'XtoYfmtstr' routines directly)
//
enum {
    DONTTERMINATE = 1,  // Don't null-terminate the string if this flag is set
    UNSIGNED_F = 2,     // Force an unsigned number conversion (other sign options are ignored)
    PLUSSIGN_F = 4,     // For signed numbers >= 0, force a '+' in the sign position
    SPACESIGN_F = 8,    // For signed numbers >= 0, force a space in the sign position
    LEFTALIGN_F = 16,   // Left-justify the result in the destination field (overrides zero fill)
    ZEROFILL_F = 32,    // Use leading zeros for padding to a field width
    LOWERCASE_F = 64    // Use lower case hex digits: a-f instead of A-F
};

#define MAX_ERROR_STRING 256

#else

//
// Define away these for non-debug
//
#define DBG_BREAKPOINT()
#define DBG_PRINTF(format_and_stuff)
#define DBG_PRINT_STRING(level,str)
#define DBG_PRINT_STRING_VALUE(level,str,n)
#define DBG_PRINT_CR(level,value)
#define DBG_PRINT_VALUE(level,n)
#define DBG_PRINT_STRING_DEC(level,str,n)
#define DBG_PRINT_STRING_PTR(level,str,ptr)
#define DBG_PRINT_STRING_VAL64(level,str,v)
#define DBG_VAL_PTR(p)                    

#define GLOBAL_PRINTF(format_and_stuff)
#define ARCH_PRINTF(format_and_stuff)
#define OS_PRINTF(format_and_stuff)
#define DAC_PRINTF(format_and_stuff)
#define FIFO_PRINTF(format_and_stuff)
#define GR_PRINTF(format_and_stuff)
#define HEAP_PRINTF(format_and_stuff)
#define VIDEO_PRINTF(format_and_stuff)
#define MP_PRINTF(format_and_stuff)
#define DACCLASS_PRINTF(format_and_stuff)
#define VIDEOCLASS_PRINTF(format_and_stuff)
#define POWER_PRINTF(format_and_stuff)

#endif // DEBUG || __DJGPP__ || _XBOX

//********************************************************************************
//
//  NVRM_TRACE support
//    low-overhead runtime state capture
//    to enable, define USE_NVRM_TRACE (retail or debug builds)
//
//********************************************************************************

#ifdef USE_NVRM_TRACE

U032 NVRM_TRACE_INIT(void);
U032 NVRM_TRACE_DISABLE(void);
void NVRM_TRACE_ENABLE(void);
void NVRM_TRACE_DUMP(void);
void NVRM_TRACE(U032);
void NVRM_TRACE1(U032);
void NVRM_TRACE2(U032, U032);
void NVRM_TRACE3(U032, U032, U032);
void NVRM_TRACE4(U032, U032, U032, U032);
void NVRM_TRACE5(U032, U032, U032, U032, U032);
// versions of reg read/write that log to trace buffer
U032 NVRM_TRACE_REG_RD32(PHWINFO, U032);
void NVRM_TRACE_REG_WR32(PHWINFO, U032, U032);

#else  // ! USE_NVRM_TRACE

#define NVRM_TRACE_INIT()
#define NVRM_TRACE_DISABLE() 0
#define NVRM_TRACE_ENABLE()
#define NVRM_TRACE_DUMP()
#define NVRM_TRACE(c0)
#define NVRM_TRACE1(c0)
#define NVRM_TRACE2(c0, c1)
#define NVRM_TRACE3(c0, c1, c2)
#define NVRM_TRACE4(c0, c1, c2, c3)
#define NVRM_TRACE5(c0, c1, c2, c3, c4)

#endif  // ! USE_NVRM_TRACE

#define NVRM_TRACE_ERROR(code, status)   NVRM_TRACE3('EEEE', (code), (status))
#define NVRM_TRACE_API(code, p0, p1, p2) NVRM_TRACE5('API ', (code), (p0), (p1), (p2))

#endif // _NV_DBG_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv_papu.h ===
/*  FILE: nv_papu.h
 *  CREATED: Mon Nov 20 07:59:00 2000
 *
 *  Copyright (c) 2000, by NVIDIA CORP
 *  All Rights Reserved.
 */

 /*** DO NOT EDIT, THIS FILE GENERATED FROM ../../../manuals/dev_apu.ref ***/


#ifndef __NV_PAPU_H__
#define __NV_PAPU_H__


/***********************************************/
/* Macros and constants                        */
/***********************************************/

#ifndef REF_VAL
#define DRF_SHIFT(drf)    ((0?drf) % 32)
#define DRF_MASK(drf)     (0xFFFFFFFF>>(31-((1?drf) % 32)+((0?drf) % 32)))
#define REF_VAL(drf,v)    (((v)>>DRF_SHIFT(drf))&DRF_MASK(drf))
#define REF_NUM(drf,n)    (((n)&DRF_MASK(drf))<<DRF_SHIFT(drf))
#endif /* !REF_VAL */

/***********************************************/
/*    #defines from the manuals                */
/***********************************************/

#define NV_PAVS                                            0x0000007F:0x00000000 /* RW--D */
#define NV_PAVS_SIZE                                       0x00000080 /* RW--V */
#define NV_PAVS_SIZE_LG2                                   0x7 /* RW--V */
#define NV_PAVS_VOICE_CFG_00                               0x00000000 /* */ 
#define NV_PAVS_VOICE_CFG_VBIN                             0x00000000 /* -W-4R */
#define NV_PAVS_VOICE_CFG_VBIN_V0BIN                       4:0 /* -W-UF */
#define NV_PAVS_VOICE_CFG_VBIN_V1BIN                       9:5 /* -W-UF */
#define NV_PAVS_VOICE_CFG_VBIN_V2BIN                       14:10 /* -W-UF */
#define NV_PAVS_VOICE_CFG_VBIN_V3BIN                       20:16 /* -W-UF */
#define NV_PAVS_VOICE_CFG_VBIN_V4BIN                       25:21 /* -W-UF */
#define NV_PAVS_VOICE_CFG_VBIN_V5BIN                       30:26 /* -W-UF */
#define NV_PAVS_VOICE_CFG_FMT                              0x00000004 /* -W-4R */
#define NV_PAVS_VOICE_CFG_FMT_V6BIN                        4:0 /* -W-UF */
#define NV_PAVS_VOICE_CFG_FMT_V7BIN                        9:5 /* -W-UF */
#define NV_PAVS_VOICE_CFG_FMT_V6PHASE                      10:10 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_V6PHASE_POSITIVE             0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_V6PHASE_NEGATIVE             0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_V7PHASE                      11:11 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_V7PHASE_POSITIVE             0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_V7PHASE_NEGATIVE             0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_GAIN                         12:12 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_GAIN_X1                      0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_GAIN_X2                      0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_HEADROOM                     15:13 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_HEADROOM_SRC0_FLT0           0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_HEADROOM_SRC1_FLT0           0x04 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_HEADROOM_SRC1_FLT1           0x05 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_HEADROOM_SRC1_FLT2           0x06 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_HEADROOM_SRC1_FLT3           0x07 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_SAMPLES_PER_BLOCK            20:16 /* -W-UF */
#define NV_PAVS_VOICE_CFG_FMT_MULTIPASS_BIN__ALIAS__       20:16 /* -W-UF */
#define NV_PAVS_VOICE_CFG_FMT_MULTIPASS                    21:21 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_MULTIPASS_OFF                0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_MULTIPASS_ON                 0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_LINKED_VOICE                 22:22 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_LINKED_VOICE_OFF             0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_LINKED_VOICE_ON              0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_PERSIST                      23:23 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_PERSIST_OFF                  0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_PERSIST_ON                   0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_DATA_TYPE                    24:24 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_DATA_TYPE_BUFFER             0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_DATA_TYPE_STREAM             0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_LOOP                         25:25 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_LOOP_OFF                     0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_LOOP_ON                      0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_CLEAR_MIX                    26:26 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_CLEAR_MIX_FALSE              0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_CLEAR_MIX_TRUE               0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_STEREO                       27:27 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_STEREO_DISABLE               0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_STEREO_ENABLE                0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_SAMPLE_SIZE                  29:28 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_SAMPLE_SIZE_U8               0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_SAMPLE_SIZE_S16              0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_SAMPLE_SIZE_S24              0x02 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_SAMPLE_SIZE_S32              0x03 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_CONTAINER_SIZE               31:30 /* -W-VF */
#define NV_PAVS_VOICE_CFG_FMT_CONTAINER_SIZE_B8            0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_CONTAINER_SIZE_B16           0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_CONTAINER_SIZE_ADPCM         0x02 /* -W--V */
#define NV_PAVS_VOICE_CFG_FMT_CONTAINER_SIZE_B32           0x03 /* -W--V */
#define NV_PAVS_VOICE_CFG_ENV0                             0x00000008 /* -W-4R */
#define NV_PAVS_VOICE_CFG_ENV0_EA_ATTACKRATE               11:0 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENV0_EA_DELAYTIME                23:12 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENV0_EF_PITCHSCALE               31:24 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENVA                             0x0000000C /* -W-4R */
#define NV_PAVS_VOICE_CFG_ENVA_EA_DECAYRATE                11:0 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENVA_EA_HOLDTIME                 23:12 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENVA_EA_SUSTAINLEVEL             31:24 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENV1                             0x00000010 /* -W-4R */
#define NV_PAVS_VOICE_CFG_ENV1_EF_ATTACKRATE               11:0 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENV1_EF_DELAYTIME                23:12 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENV1_EF_FCSCALE                  31:24 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENVF                             0x00000014 /* -W-4R */
#define NV_PAVS_VOICE_CFG_ENVF_EF_DECAYRATE                11:0 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENVF_EF_HOLDTIME                 23:12 /* -W-UF */
#define NV_PAVS_VOICE_CFG_ENVF_EF_SUSTAINLEVEL             31:24 /* -W-UF */
#define NV_PAVS_VOICE_CFG_MISC                             0x00000018 /* -W-4R */
#define NV_PAVS_VOICE_CFG_MISC_EF_RELEASERATE              11:0 /* -W-UF */
#define NV_PAVS_VOICE_CFG_MISC_LFOA_DELAYMODE              14:14 /* -W-VF */
#define NV_PAVS_VOICE_CFG_MISC_LFOA_DELAYMODE_NORMAL       0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_LFOA_DELAYMODE_DELAY        0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_LFOF_DELAYMODE              15:15 /* -W-VF */
#define NV_PAVS_VOICE_CFG_MISC_LFOF_DELAYMODE_NORMAL       0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_LFOF_DELAYMODE_DELAY        0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_FMODE                       17:16 /* -W-VF */
#define NV_PAVS_VOICE_CFG_MISC_FMODE_BYPASS                0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_FMODE_STEREO_DLS2           0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_FMODE_STEREO_P_EQ           0x02 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_FMODE_MONO_DLS2             0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_FMODE_MONO_P_EQ             0x02 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_FMODE_MONO_DLS2_P_EQ        0x03 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_FMODE_THREED_DLS2_I3DL2     0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_FMODE_THREED_P_EQ_I3DL2     0x02 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_FMODE_THREED_I3DL2          0x03 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_BPQ                         20:18 /* -W-UF */
#define NV_PAVS_VOICE_CFG_MISC_NOTIFY_INTERRUPT            23:23 /* -W-VF */
#define NV_PAVS_VOICE_CFG_MISC_NOTIFY_INTERRUPT_DISABLE    0x00 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_NOTIFY_INTERRUPT_ENABLE     0x01 /* -W--V */
#define NV_PAVS_VOICE_CFG_MISC_V_GSCNT                     31:24 /* -W-UF */
#define NV_PAVS_VOICE_CFG_HRTF_TARGET                      0x0000001C /* -W-4R */
#define NV_PAVS_VOICE_CFG_HRTF_TARGET_HANDLE               15:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_PSL_START                        0x00000020 /* -W-4R */
#define NV_PAVS_VOICE_CUR_PSL_START_BA                     23:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_PSL_START_SSLA_COUNT             7:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_PSL_START_SSLA_BASE              23:8 /* -W-UF */
#define NV_PAVS_VOICE_CUR_PSL_START_PS_7_0                 31:24 /* -W-UF */
#define NV_PAVS_VOICE_CUR_PSH_SAMPLE                       0x00000024 /* -W-4R */
#define NV_PAVS_VOICE_CUR_PSH_SAMPLE_LBO                   23:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_PSH_SAMPLE_CSI                   7:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_PSH_SAMPLE_CSSL                  23:8 /* -W-UF */
#define NV_PAVS_VOICE_CUR_PSH_SAMPLE_PS_15_8               31:24 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLA                             0x00000028 /* -W-4R */
#define NV_PAVS_VOICE_CUR_VOLA_VOLUME6_B3_0                3:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLA_VOLUME0                     15:4 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLA_VOLUME7_B3_0                19:16 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLA_VOLUME1                     31:20 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLB                             0x0000002C /* -W-4R */
#define NV_PAVS_VOICE_CUR_VOLB_VOLUME6_B7_4                3:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLB_VOLUME2                     15:4 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLB_VOLUME7_B7_4                19:16 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLB_VOLUME3                     31:20 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLC                             0x00000030 /* -W-4R */
#define NV_PAVS_VOICE_CUR_VOLC_VOLUME6_B11_8               3:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLC_VOLUME4                     15:4 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLC_VOLUME7_B11_8               19:16 /* -W-UF */
#define NV_PAVS_VOICE_CUR_VOLC_VOLUME5                     31:20 /* -W-UF */
#define NV_PAVS_VOICE_CUR_ECNT                             0x00000034 /* -W-4R */
#define NV_PAVS_VOICE_CUR_ECNT_EACOUNT                     15:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_ECNT_EFCOUNT                     31:16 /* -W-UF */
#define NV_PAVS_VOICE_CUR_PRD                              0x00000038 /* -W-4R */
#define NV_PAVS_VOICE_CUR_PRD_ADDRESS                      31:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FCA                              0x0000003C /* -W-4R */
#define NV_PAVS_VOICE_CUR_FCA_FC0                          15:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FCA_FC1                          31:16 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FCB                              0x00000040 /* -W-4R */
#define NV_PAVS_VOICE_CUR_FCB_FC2                          15:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FCB_FC3                          31:16 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FSA                              0x00000044 /* -W-4R */
#define NV_PAVS_VOICE_CUR_FSA_FS0                          23:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FSA_FS3_B7_0                     31:24 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FSB                              0x00000048 /* -W-4R */
#define NV_PAVS_VOICE_CUR_FSB_FS1                          23:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FSB_FS3_B15_8                    31:24 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FSC                              0x0000004C /* -W-4R */
#define NV_PAVS_VOICE_CUR_FSC_FS2                          23:0 /* -W-UF */
#define NV_PAVS_VOICE_CUR_FSC_FS3_B23_16                   31:24 /* -W-UF */
#define NV_PAVS_VOICE_PAR_LFO                              0x00000050 /* -W-4R */
#define NV_PAVS_VOICE_PAR_LFO_LFOALVL                      14:0 /* -W-UF */
#define NV_PAVS_VOICE_PAR_LFO_LFOADR                       15:15 /* -W-UF */
#define NV_PAVS_VOICE_PAR_LFO_LFOFLVL                      30:16 /* -W-UF */
#define NV_PAVS_VOICE_PAR_LFO_LFOFDR                       31:31 /* -W-UF */
#define NV_PAVS_VOICE_PAR_STATE                            0x00000054 /* -W-4R */
#define NV_PAVS_VOICE_PAR_STATE_FRACTION                   15:0 /* -W-UF */
#define NV_PAVS_VOICE_PAR_STATE_LFOA_DELAYMODE             16:16 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_LFOA_DELAYMODE_NORMAL      0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_LFOA_DELAYMODE_DELAY       0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_LFOF_DELAYMODE             17:17 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_LFOF_DELAYMODE_NORMAL      0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_LFOF_DELAYMODE_DELAY       0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_PAUSED                     18:18 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_PAUSED_NO                  0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_PAUSED_YES                 0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_SSL_INDICATOR              19:19 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_SSL_INDICATOR_A            0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_SSL_INDICATOR_B            0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_NEW_VOICE                  20:20 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_NEW_VOICE_NO               0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_NEW_VOICE_YES              0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_ACTIVE_VOICE               21:21 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_ACTIVE_VOICE_NO            0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_ACTIVE_VOICE_YES           0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_VOICE_START                22:22 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_VOICE_START_LOOPED         0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_VOICE_START_FIRSTPASS      0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_PRD_VALID                  23:23 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_PRD_VALID_NO               0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_PRD_VALID_YES              0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EFCUR                      27:24 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_EFCUR_OFF                  0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EFCUR_DELAY                0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EFCUR_ATTACK               0x02 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EFCUR_HOLD                 0x03 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EFCUR_DECAY                0x04 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EFCUR_SUSTAIN              0x05 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EFCUR_RELEASE              0x06 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EFCUR_FORCE_RELEASE        0x07 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EACUR                      31:28 /* -W-VF */
#define NV_PAVS_VOICE_PAR_STATE_EACUR_OFF                  0x00 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EACUR_DELAY                0x01 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EACUR_ATTACK               0x02 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EACUR_HOLD                 0x03 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EACUR_DECAY                0x04 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EACUR_SUSTAIN              0x05 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EACUR_RELEASE              0x06 /* -W--V */
#define NV_PAVS_VOICE_PAR_STATE_EACUR_FORCE_RELEASE        0x07 /* -W--V */
#define NV_PAVS_VOICE_PAR_OFFSET                           0x00000058 /* -W-4R */
#define NV_PAVS_VOICE_PAR_OFFSET_CBO                       23:0 /* -W-UF */
#define NV_PAVS_VOICE_PAR_OFFSET_CSO                       23:0 /* -W-UF */
#define NV_PAVS_VOICE_PAR_OFFSET_EALVL                     31:24 /* -W-UF */
#define NV_PAVS_VOICE_PAR_NEXT                             0x0000005C /* -W-4R */
#define NV_PAVS_VOICE_PAR_NEXT_SSLB_COUNT                  7:0 /* -W-UF */
#define NV_PAVS_VOICE_PAR_NEXT_SSLB_BASE                   23:8 /* -W-UF */
#define NV_PAVS_VOICE_PAR_NEXT_EBO                         23:0 /* -W-UF */
#define NV_PAVS_VOICE_PAR_NEXT_EFLVL                       31:24 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLA                             0x00000060 /* -W-4R */
#define NV_PAVS_VOICE_TAR_VOLA_VOLUME6_B3_0                3:0 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLA_VOLUME0                     15:4 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLA_VOLUME7_B3_0                19:16 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLA_VOLUME1                     31:20 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLB                             0x00000064 /* -W-4R */
#define NV_PAVS_VOICE_TAR_VOLB_VOLUME6_B7_4                3:0 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLB_VOLUME2                     15:4 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLB_VOLUME7_B7_4                19:16 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLB_VOLUME3                     31:20 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLC                             0x00000068 /* -W-4R */
#define NV_PAVS_VOICE_TAR_VOLC_VOLUME6_B11_8               3:0 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLC_VOLUME4                     15:4 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLC_VOLUME7_B11_8               19:16 /* -W-UF */
#define NV_PAVS_VOICE_TAR_VOLC_VOLUME5                     31:20 /* -W-UF */
#define NV_PAVS_VOICE_TAR_LFO_ENV                          0x0000006C /* -W-4R */
#define NV_PAVS_VOICE_TAR_LFO_ENV_EA_RELEASERATE           11:0 /* -W-UF */
#define NV_PAVS_VOICE_TAR_LFO_ENV_LFOADLT                  21:12 /* -W-UF */
#define NV_PAVS_VOICE_TAR_LFO_ENV_LFOFDLT                  31:22 /* -W-UF */
#define NV_PAVS_VOICE_TAR_LFO_MOD                          0x00000070 /* -W-4R */
#define NV_PAVS_VOICE_TAR_LFO_MOD_LFOAAM                   7:0 /* -W-UF */
#define NV_PAVS_VOICE_TAR_LFO_MOD_LFOAFM                   15:8 /* -W-UF */
#define NV_PAVS_VOICE_TAR_LFO_MOD_LFOAFC                   23:16 /* -W-UF */
#define NV_PAVS_VOICE_TAR_LFO_MOD_LFOFFM                   31:24 /* -W-UF */
#define NV_PAVS_VOICE_TAR_FCA                              0x00000074 /* -W-4R */
#define NV_PAVS_VOICE_TAR_FCA_FC0                          15:0 /* -W-UF */
#define NV_PAVS_VOICE_TAR_FCA_FC1                          31:16 /* -W-UF */
#define NV_PAVS_VOICE_TAR_FCB                              0x00000078 /* -W-4R */
#define NV_PAVS_VOICE_TAR_FCB_FC2                          15:0 /* -W-UF */
#define NV_PAVS_VOICE_TAR_FCB_FC3                          31:16 /* -W-UF */
#define NV_PAVS_VOICE_TAR_PITCH_LINK                       0x0000007c /* -W-4R */
#define NV_PAVS_VOICE_TAR_PITCH_LINK_NEXT_VOICE_HANDLE     15:0 /* -W-UF */
#define NV_PAVS_VOICE_TAR_PITCH_LINK_PITCH                 31:16 /* -W-UF */
#define NV_PAHRTFC                                         0x0000035F:0x00000300 /* RW--D */
#define NV_PAHRTFC_SIZE                                    0x00000080 /* RW--V */
#define NV_PAHRTFC_SIZE_LG2                                0x7 /* RW--V */
#define NV_PAHRTFC_HRIR12A(i)                              (0x00000300+(i)*12) /* -W-4A */
#define NV_PAHRTFC_HRIR12A__SIZE_1                         7 /* */ 
#define NV_PAHRTFC_HRIR12A_LEFT0                           11:0 /* -W-UF */
#define NV_PAHRTFC_HRIR12A_RIGHT0                          23:12 /* -W-UF */
#define NV_PAHRTFC_HRIR12A_LEFT1_B7_0                      31:24 /* -W-UF */
#define NV_PAHRTFC_HRIR12B(i)                              (0x00000304+(i)*12) /* -W-4A */
#define NV_PAHRTFC_HRIR12B__SIZE_1                         7 /* */ 
#define NV_PAHRTFC_HRIR12B_LEFT2                           11:0 /* -W-UF */
#define NV_PAHRTFC_HRIR12B_RIGHT2                          23:12 /* -W-UF */
#define NV_PAHRTFC_HRIR12B_RIGHT1_B11_8                    27:24 /* -W-UF */
#define NV_PAHRTFC_HRIR12B_LEFT1_B11_8                     31:28 /* -W-UF */
#define NV_PAHRTFC_HRIR12C(i)                              (0x00000308+(i)*12) /* -W-4A */
#define NV_PAHRTFC_HRIR12C__SIZE_1                         7 /* */ 
#define NV_PAHRTFC_HRIR12C_LEFT3                           11:0 /* -W-UF */
#define NV_PAHRTFC_HRIR12C_RIGHT3                          23:12 /* -W-UF */
#define NV_PAHRTFC_HRIR12C_RIGHT1_B7_0                     31:24 /* -W-UF */
#define NV_PAHRTFC_HRIR12D                                 0x00000354 /* -W-4R */
#define NV_PAHRTFC_HRIR12D_LEFT28                          11:0 /* -W-UF */
#define NV_PAHRTFC_HRIR12D_RIGHT28                         23:12 /* -W-UF */
#define NV_PAHRTFC_HRIR12D_LEFT29_B7_0                     31:24 /* -W-UF */
#define NV_PAHRTFC_HRIR12E                                 0x00000358 /* -W-4R */
#define NV_PAHRTFC_HRIR12E_LEFT30                          11:0 /* -W-UF */
#define NV_PAHRTFC_HRIR12E_RIGHT30                         23:12 /* -W-UF */
#define NV_PAHRTFC_HRIR12E_RIGHT29_B11_8                   27:24 /* -W-UF */
#define NV_PAHRTFC_HRIR12E_LEFT29_B11_8                    31:28 /* -W-UF */
#define NV_PAHRTFC_HRIR12X                                 0x0000035C /* -W-4R */
#define NV_PAHRTFC_HRIR12X_ITD                             15:0 /* -W-UF */
#define NV_PAHRTFC_HRIR12X_RIGHT29_B7_0                    31:24 /* -W-UF */
#define NV_PAHRTFT                                         0x000003AF:0x00000380 /* RW--D */
#define NV_PAHRTFT_SIZE                                    0x00000040 /* RW--V */
#define NV_PAHRTFT_SIZE_LG2                                0x6 /* RW--V */
#define NV_PAHRTFT_HRIR8A(i)                               (0x00000380+(i)*4) /* -W-4A */
#define NV_PAHRTFT_HRIR8A__SIZE_1                          15 /* */ 
#define NV_PAHRTFT_HRIR8A_LEFT0                            7:0 /* -W-UF */
#define NV_PAHRTFT_HRIR8A_RIGHT0                           15:8 /* -W-UF */
#define NV_PAHRTFT_HRIR8A_LEFT1                            23:16 /* -W-UF */
#define NV_PAHRTFT_HRIR8A_RIGHT1                           31:24 /* -W-UF */
#define NV_PAHRTFT_HRIR8X                                  0x000003BC /* -W-4R */
#define NV_PAHRTFT_HRIR8X_LEFT30                           7:0 /* -W-UF */
#define NV_PAHRTFT_HRIR8X_RIGHT30                          15:8 /* -W-UF */
#define NV_PAHRTFT_HRIR8X_ITD                              31:16 /* -W-UF */
#define NV_PSSL                                            0x00001FFF:0x00001000 /* RW--D */
#define NV_PSSL_SIZE                                       0x00001000 /* RW--V */
#define NV_PSSL_SIZE_LG2                                   0xc /* RW--V */
#define NV_PSSL_PRD_ADDRESS(i)                             (0x00001000+(i)*8) /* -W-4A */
#define NV_PSSL_PRD_ADDRESS__SIZE_1                        512 /* */ 
#define NV_PSSL_PRD_ADDRESS_PARAMETER                      31:0 /* -W-UF */
#define NV_PSSL_PRD_CONTROL(i)                             (0x00001004+(i)*8) /* -W-4A */
#define NV_PSSL_PRD_CONTROL__SIZE_1                        512 /* */ 
#define NV_PSSL_PRD_CONTROL_LENGTH                         15:0 /* -W-UF */
#define NV_PSSL_PRD_CONTROL_CONTAINER_SIZE                 17:16 /* -W-VF */
#define NV_PSSL_PRD_CONTROL_CONTAINER_SIZE_B8              0x00 /* -W--V */
#define NV_PSSL_PRD_CONTROL_CONTAINER_SIZE_B16             0x01 /* -W--V */
#define NV_PSSL_PRD_CONTROL_CONTAINER_SIZE_ADPCM           0x02 /* -W--V */
#define NV_PSSL_PRD_CONTROL_CONTAINER_SIZE_B32             0x03 /* -W--V */
#define NV_PSSL_PRD_CONTROL_SAMPLES_PER_BLOCK              22:18 /* -W-UF */
#define NV_PSSL_PRD_CONTROL_STEREO                         23:23 /* -W-VF */
#define NV_PSSL_PRD_CONTROL_STEREO_NOTOK                   0x00 /* -W--V */
#define NV_PSSL_PRD_CONTROL_STEREO_OK                      0x01 /* -W--V */
#define NV_PSSL_PRD_CONTROL_OWN                            24:24 /* -W-VF */
#define NV_PSSL_PRD_CONTROL_OWN_HW                         0x00 /* -W--V */
#define NV_PSSL_PRD_CONTROL_OWN_NOT_HW                     0x01 /* -W--V */
#define NV_PSSL_PRD_CONTROL_IOC                            31:31 /* -W-VF */
#define NV_PSSL_PRD_CONTROL_IOC_DISABLE                    0x00 /* -W--V */
#define NV_PSSL_PRD_CONTROL_IOC_ENABLE                     0x01 /* -W--V */
#define NV_PSGE_SIZE                                       0x00000008 /* RW--V */
#define NV_PSGE_SIZE_LG2                                   0x3 /* RW--V */
#define NV_PAPU_BITS                                       18:0 /* RW--F */
#define NV_PAPU_W                                          19 /* RW--V */
#define NV_PAPU_SAVED_BITS                                 18:2 /* RW--F */
#define NV_PAPU_SAVED_W                                    17 /* RW--V */
#define NV_PAPU_SUBSPACE_BITS                              18:16 /* RW--F */
#define NV_PAPU_SUBSPACE_PRIV                              0x00000000 /* RW--V */
#define NV_PAPU_SUBSPACE_NV1BA0                            0x00000002 /* RW--V */
#define NV_PAPU_SUBSPACE_GP                                0x00000003 /* RW--V */
#define NV_PAPU_SUBSPACE_NV1BXX                            0x00000004 /* RW--V */
#define NV_PAPU_SUBSPACE_EP                                0x00000005 /* RW--V */
#define NV_PAPU_PRIV_BITS                                  15:0 /* RW--F */
#define NV_PAPU_PRIV_SAVED_BITS                            15:2 /* RW--F */
#define NV_PAPU_PRIV_SAVED_W                               14 /* RW--V */
#define NV_PAPU_PRIV_SUBUNIT_BITS                          15:12 /* RW--F */
#define NV_PAPU_PRIV_SUBUNIT_CFG                           0x00000000 /* RW--V */
#define NV_PAPU_PRIV_SUBUNIT_FE                            0x00000001 /* RW--V */
#define NV_PAPU_PRIV_SUBUNIT_SE                            0x00000002 /* RW--V */
#define NV_PAPU_PRIV_SUBUNIT_SE_GP                         0x00000003 /* RW--V */
#define NV_PAPU_PRIV_SUBUNIT_SE_EP                         0x00000004 /* RW--V */
#define NV_PAPU_NV1BA0_BITS                                15:0 /* RW--F */
#define NV_PAPU                                            0x0007FFFF:0x00000000 /* RW--D */
#define NV_PAPU_PRIV                                       0x0000FFFF:0x00000000 /* RW--M */
#define NV_PAPU_NV1BA0                                     0x0002FFFF:0x00020000 /* RW--C */
#define NV_PAPU_GP                                         0x0003FFFF:0x00030000 /* RW--M */
#define NV_PAPU_NV1BXX                                     0x0004FFFF:0x00040000 /* RW--C */
#define NV_PAPU_EP                                         0x0005FFFF:0x00050000 /* RW--M */
#define NV_PAPU_ISTS                                       0x00001000 /* RW-4R */
#define NV_PAPU_ISTS_GINTSTS                               0:0 /* R--VF */
#define NV_PAPU_ISTS_GINTSTS_NO_INTR                       0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_GINTSTS_INTR                          0x00000001 /* R---V */
#define NV_PAPU_ISTS_DWINTSTS                              1:1 /* RW-VF */
#define NV_PAPU_ISTS_DWINTSTS_NO_INTR                      0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_DWINTSTS_INTR                         0x00000001 /* R---V */
#define NV_PAPU_ISTS_DWINTSTS_CLR                          0x00000001 /* -W--V */
#define NV_PAPU_ISTS_RTWSTS                                2:2 /* R--VF */
#define NV_PAPU_ISTS_RTWSTS_NO_INTR                        0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_RTWSTS_INTR                           0x00000001 /* R---V */
#define NV_PAPU_ISTS_DPINTSTS                              3:3 /* RW-VF */
#define NV_PAPU_ISTS_DPINTSTS_NO_INTR                      0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_DPINTSTS_INTR                         0x00000001 /* R---V */
#define NV_PAPU_ISTS_DPINTSTS_CLR                          0x00000001 /* -W--V */
#define NV_PAPU_ISTS_FETINTSTS                             4:4 /* RW-VF */
#define NV_PAPU_ISTS_FETINTSTS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_FETINTSTS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_ISTS_FETINTSTS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_ISTS_FENINTSTS                             5:5 /* RW-VF */
#define NV_PAPU_ISTS_FENINTSTS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_FENINTSTS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_ISTS_FENINTSTS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_ISTS_FEVINTSTS                             6:6 /* RW-VF */
#define NV_PAPU_ISTS_FEVINTSTS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_FEVINTSTS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_ISTS_FEVINTSTS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_ISTS_FEOINTSTS                             7:7 /* RW-VF */
#define NV_PAPU_ISTS_FEOINTSTS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_FEOINTSTS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_ISTS_FEOINTSTS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_ISTS_GPMINTSTS                             8:8 /* RW-VF */
#define NV_PAPU_ISTS_GPMINTSTS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_GPMINTSTS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_ISTS_GPMINTSTS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_ISTS_GPNINTSTS                             9:9 /* RW-VF */
#define NV_PAPU_ISTS_GPNINTSTS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_GPNINTSTS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_ISTS_GPNINTSTS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_ISTS_EPMINTSTS                             10:10 /* RW-VF */
#define NV_PAPU_ISTS_EPMINTSTS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_EPMINTSTS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_ISTS_EPMINTSTS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_ISTS_EPNINTSTS                             11:11 /* RW-VF */
#define NV_PAPU_ISTS_EPNINTSTS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_ISTS_EPNINTSTS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_ISTS_EPNINTSTS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_ISTS_BITS                                  11:0 /* RW-VF */
#define NV_PAPU_ISTS_MOD_BITS                              11:1 /* RW-VF */
#define NV_PAPU_ISTS_MOD_UPPER_BITS                        11:3 /* RW-VF */
#define NV_PAPU_ISTS_MOD_LOWER_BITS                        1:1 /* RW-VF */
#define NV_PAPU_IEN                                        0x00001004 /* RW-4R */
#define NV_PAPU_IEN_GINTEN                                 0:0 /* R--VF */
#define NV_PAPU_IEN_GINTEN_DISABLED                        0x00000000 /* RWI-V */
#define NV_PAPU_IEN_GINTEN_ENABLED                         0x00000001 /* RW--V */
#define NV_PAPU_IEN_DWINTEN                                1:1 /* RW-VF */
#define NV_PAPU_IEN_DWINTEN_DISABLED                       0x00000000 /* RWI-V */
#define NV_PAPU_IEN_DWINTEN_ENABLED                        0x00000001 /* RW--V */
#define NV_PAPU_IEN_DPINTEN                                3:3 /* RW-VF */
#define NV_PAPU_IEN_DPINTEN_DISABLED                       0x00000000 /* RWI-V */
#define NV_PAPU_IEN_DPINTEN_ENABLED                        0x00000001 /* RW--V */
#define NV_PAPU_IEN_FETINTEN                               4:4 /* RW-VF */
#define NV_PAPU_IEN_FETINTEN_DISABLED                      0x00000000 /* RWI-V */
#define NV_PAPU_IEN_FETINTEN_ENABLED                       0x00000001 /* RW--V */
#define NV_PAPU_IEN_FENINTEN                               5:5 /* RW-VF */
#define NV_PAPU_IEN_FENINTEN_DISABLED                      0x00000000 /* RWI-V */
#define NV_PAPU_IEN_FENINTEN_ENABLED                       0x00000001 /* RW--V */
#define NV_PAPU_IEN_FEVINTEN                               6:6 /* RW-VF */
#define NV_PAPU_IEN_FEVINTEN_DISABLED                      0x00000000 /* RWI-V */
#define NV_PAPU_IEN_FEVINTEN_ENABLED                       0x00000001 /* RW--V */
#define NV_PAPU_IEN_FEOINTEN                               7:7 /* RW-VF */
#define NV_PAPU_IEN_FEOINTEN_DISABLED                      0x00000000 /* RWI-V */
#define NV_PAPU_IEN_FEOINTEN_ENABLED                       0x00000001 /* RW--V */
#define NV_PAPU_IEN_GPMINTEN                               8:8 /* RW-VF */
#define NV_PAPU_IEN_GPMINTEN_DISABLED                      0x00000000 /* RWI-V */
#define NV_PAPU_IEN_GPMINTEN_ENABLED                       0x00000001 /* RW--V */
#define NV_PAPU_IEN_GPNINTEN                               9:9 /* RW-VF */
#define NV_PAPU_IEN_GPNINTEN_DISABLED                      0x00000000 /* RWI-V */
#define NV_PAPU_IEN_GPNINTEN_ENABLED                       0x00000001 /* RW--V */
#define NV_PAPU_IEN_EPMINTEN                               10:10 /* RW-VF */
#define NV_PAPU_IEN_EPMINTEN_DISABLED                      0x00000000 /* RWI-V */
#define NV_PAPU_IEN_EPMINTEN_ENABLED                       0x00000001 /* RW--V */
#define NV_PAPU_IEN_EPNINTEN                               11:11 /* RW-VF */
#define NV_PAPU_IEN_EPNINTEN_DISABLED                      0x00000000 /* RWI-V */
#define NV_PAPU_IEN_EPNINTEN_ENABLED                       0x00000001 /* RW--V */
#define NV_PAPU_IEN_BITS                                   11:0 /* RW-VF */
#define NV_PAPU_IEN_SETTABLE_MASK                          0x00000ffb /* RW--V */
#define NV_PAPU_ISET                                       0x00001008 /* -W-4R */
#define NV_PAPU_ISET_DWINTSET                              1:1 /* -W-VF */
#define NV_PAPU_ISET_DWINTSET_NO_INTR                      0x00000000 /* -W--V */
#define NV_PAPU_ISET_DWINTSET_INTR                         0x00000001 /* -W--V */
#define NV_PAPU_ISET_DPINTSET                              3:3 /* -W-VF */
#define NV_PAPU_ISET_DPINTSET_NO_INTR                      0x00000000 /* -W--V */
#define NV_PAPU_ISET_DPINTSET_INTR                         0x00000001 /* -W--V */
#define NV_PAPU_ISET_FETINTSET                             4:4 /* -W-VF */
#define NV_PAPU_ISET_FETINTSET_NO_INTR                     0x00000000 /* -W--V */
#define NV_PAPU_ISET_FETINTSET_INTR                        0x00000001 /* -W--V */
#define NV_PAPU_ISET_FENINTSET                             5:5 /* -W-VF */
#define NV_PAPU_ISET_FENINTSET_NO_INTR                     0x00000000 /* -W--V */
#define NV_PAPU_ISET_FENINTSET_INTR                        0x00000001 /* -W--V */
#define NV_PAPU_ISET_FEVINTSET                             6:6 /* -W-VF */
#define NV_PAPU_ISET_FEVINTSET_NO_INTR                     0x00000000 /* -W--V */
#define NV_PAPU_ISET_FEVINTSET_INTR                        0x00000001 /* -W--V */
#define NV_PAPU_ISET_FEOINTSET                             7:7 /* -W-VF */
#define NV_PAPU_ISET_FEOINTSET_NO_INTR                     0x00000000 /* -W--V */
#define NV_PAPU_ISET_FEOINTSET_INTR                        0x00000001 /* -W--V */
#define NV_PAPU_ISET_GPMINTSET                             8:8 /* -W-VF */
#define NV_PAPU_ISET_GPMINTSET_NO_INTR                     0x00000000 /* -W--V */
#define NV_PAPU_ISET_GPMINTSET_INTR                        0x00000001 /* -W--V */
#define NV_PAPU_ISET_GPNINTSET                             9:9 /* -W-VF */
#define NV_PAPU_ISET_GPNINTSET_NO_INTR                     0x00000000 /* -W--V */
#define NV_PAPU_ISET_GPNINTSET_INTR                        0x00000001 /* -W--V */
#define NV_PAPU_ISET_EPMINTSET                             10:10 /* -W-VF */
#define NV_PAPU_ISET_EPMINTSET_NO_INTR                     0x00000000 /* -W--V */
#define NV_PAPU_ISET_EPMINTSET_INTR                        0x00000001 /* -W--V */
#define NV_PAPU_ISET_EPNINTSET                             11:11 /* -W-VF */
#define NV_PAPU_ISET_EPNINTSET_NO_INTR                     0x00000000 /* -W--V */
#define NV_PAPU_ISET_EPNINTSET_INTR                        0x00000001 /* -W--V */
#define NV_PAPU_ISET_BITS                                  11:1 /* RW-VF */
#define NV_PAPU_PRIV_FEMAJ_BITS                            11:8 /* RW--F */
#define NV_PAPU_PRIV_FEMAJ_INTR                            0x00000000 /* RW--V */
#define NV_PAPU_PRIV_FEMAJ_METH                            0x00000001 /* RW--V */
#define NV_PAPU_PRIV_FEMAJ_PERF                            0x00000002 /* RW--V */
#define NV_PAPU_PRIV_FEMAJ_INTERNAL                        0x00000003 /* RW--V */
#define NV_PAPU_PRIV_FEMAJ_UMETHFIFO                       0x00000004 /* RW--V */
#define NV_PAPU_PRIV_FEMIN_BITS                            7:0 /* RW--F */
#define NV_PAPU_FECTL                                      0x00001100 /* RW-4R */
#define NV_PAPU_FECTL_FENTYP                               0:0 /* RW-VF */
#define NV_PAPU_FECTL_FENTYP_NON_ISO                       0x00000000 /* RWI-V */
#define NV_PAPU_FECTL_FENTYP_ISO                           0x00000001 /* RW--V */
#define NV_PAPU_FECTL_FEMRTYP                              1:1 /* RW-VF */
#define NV_PAPU_FECTL_FEMRTYP_NON_ISO                      0x00000000 /* RWI-V */
#define NV_PAPU_FECTL_FEMRTYP_ISO                          0x00000001 /* RW--V */
#define NV_PAPU_FECTL_FEMWTYP                              2:2 /* RW-VF */
#define NV_PAPU_FECTL_FEMWTYP_NON_ISO                      0x00000000 /* RWI-V */
#define NV_PAPU_FECTL_FEMWTYP_ISO                          0x00000001 /* RW--V */
#define NV_PAPU_FECTL_FENINT                               3:3 /* RW-VF */
#define NV_PAPU_FECTL_FENINT_DISABLED                      0x00000000 /* RWI-V */
#define NV_PAPU_FECTL_FENINT_ENABLED                       0x00000001 /* RW--V */
#define NV_PAPU_FECTL_FEMETHMODE                           7:5 /* RW-VF */
#define NV_PAPU_FECTL_FEMETHMODE_FREE_RUNNING              0x00000000 /* RWI-V */
#define NV_PAPU_FECTL_FEMETHMODE_HALTED                    0x00000004 /* RW--V */
#define NV_PAPU_FECTL_FEMETHMODE_TRAPPED                   0x00000007 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON                         11:8 /* RW-VF */
#define NV_PAPU_FECTL_FETRAPREASON_NONE                    0x00000000 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_NOT_IMPLEMENTED         0x00000001 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_METHOD_UNKNOWN          0x00000002 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_BAD_ARGUMENT            0x00000003 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_CURRENT_NOT_SET         0x00000004 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_ANTECEDENT_NOT_SET      0x00000005 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_BAD_DATA_TYPE           0x00000007 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_BAD_LIST_POINTER        0x00000008 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_CURRENT_VOICE_NOT_3D    0x00000009 /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_CTXPA_INVALID           0x0000000a /* RW--V */
#define NV_PAPU_FECTL_FETRAPREASON_REQUESTED               0x0000000f /* RW--V */
#define NV_PAPU_FECTL_FEPIOCLASS                           12:12 /* RW-VF */
#define NV_PAPU_FECTL_FEPIOCLASS_NON_ISO                   0x00000000 /* RWI-V */
#define NV_PAPU_FECTL_FEPIOCLASS_ISO                       0x00000001 /* RW--V */
#define NV_PAPU_FECTL_FEMETH_PRIVLOCK                      13:13 /* RW-VF */
#define NV_PAPU_FECTL_FEMETH_PRIVLOCK_NOT_DISABLED         0x00000000 /* RWI-V */
#define NV_PAPU_FECTL_FEMETH_PRIVLOCK_DISABLED             0x00000001 /* RW--V */
#define NV_PAPU_FECTL_FECVLOCK                             14:14 /* RW-VF */
#define NV_PAPU_FECTL_FECVLOCK_UNLOCKED                    0x00000000 /* RWI-V */
#define NV_PAPU_FECTL_FECVLOCK_LOCKED                      0x00000001 /* RW--V */
#define NV_PAPU_FECTL_FEMETHORIGIN                         15:15 /* R--VF */
#define NV_PAPU_FECTL_FEMETHORIGIN_USER                    0x00000000 /* R---V */
#define NV_PAPU_FECTL_FEMETHORIGIN_INTERNAL                0x00000001 /* R---V */
#define NV_PAPU_FECTL_FESESSLCTXPA_VALID                   16:16 /* R--VF */
#define NV_PAPU_FECTL_FESESSLCTXPA_VALID_NO                0x00000000 /* R-I-V */
#define NV_PAPU_FECTL_FESESSLCTXPA_VALID_YES               0x00000001 /* R---V */
#define NV_PAPU_FECTL_FESESGECTXPA_VALID                   17:17 /* R--VF */
#define NV_PAPU_FECTL_FESESGECTXPA_VALID_NO                0x00000000 /* R-I-V */
#define NV_PAPU_FECTL_FESESGECTXPA_VALID_YES               0x00000001 /* R---V */
#define NV_PAPU_FECTL_FEGPSGECTXPA_VALID                   18:18 /* R--VF */
#define NV_PAPU_FECTL_FEGPSGECTXPA_VALID_NO                0x00000000 /* R-I-V */
#define NV_PAPU_FECTL_FEGPSGECTXPA_VALID_YES               0x00000001 /* R---V */
#define NV_PAPU_FECTL_BITS                                 18:0 /* RW-VF */
#define NV_PAPU_FECTL_WR_BITS                              14:0 /* RW-VF */
#define NV_PAPU_FEMAXV                                     0x00001104 /* RW-4R */
#define NV_PAPU_FEMAXV_VALUE                               15:0 /* RWXUF */
#define NV_PAPU_FEMAXV_INIT                                0x00000000 /* RWI-V */
#define NV_PAPU_FEMAXV_BITS                                15:0 /* RW-VF */
#define NV_PAPU_FEMAXTV                                    0x00001108 /* RW-4R */
#define NV_PAPU_FEMAXTV_VALUE                              15:0 /* RWXUF */
#define NV_PAPU_FEMAXTV_INIT                               0x00000000 /* RWI-V */
#define NV_PAPU_FEMAXTV_BITS                               15:0 /* RW-VF */
#define NV_PAPU_FEAMAXV                                    0x0000110c /* R--4R */
#define NV_PAPU_FEAMAXV_VALUE                              15:0 /* R-XUF */
#define NV_PAPU_FEAMAXV_UNLIMITED                          0x0000ffff /* R---V */
#define NV_PAPU_FEAMAXV_BITS                               15:0 /* R--VF */
#define NV_PAPU_FECV                                       0x00001110 /* RW-4R */
#define NV_PAPU_FECV_VALUE                                 15:0 /* RWXUF */
#define NV_PAPU_FECV_VALUE_NULL                            0x0000ffff /* RWI-V */
#define NV_PAPU_FECV_BITS                                  15:0 /* RW-VF */
#define NV_PAPU_FECVDT                                     0x00001114 /* RW-4R */
#define NV_PAPU_FECVDT_DATA_TYPE                           1:0 /* RWXUF */
#define NV_PAPU_FECVDT_DATA_TYPE_BUFFER                    0x00000000 /* RW--V */
#define NV_PAPU_FECVDT_DATA_TYPE_STREAM                    0x00000001 /* RW--V */
#define NV_PAPU_FECVDT_DATA_TYPE_UNCACHED                  0x00000002 /* RWI-V */
#define NV_PAPU_FECVDT_CONTAINER_SIZE                      3:2 /* RWXUF */
#define NV_PAPU_FECVDT_CONTAINER_SIZE_B8                   0x00000000 /* RWI-V */
#define NV_PAPU_FECVDT_CONTAINER_SIZE_B16                  0x00000001 /* RW--V */
#define NV_PAPU_FECVDT_CONTAINER_SIZE_ADPCM                0x00000002 /* RW--V */
#define NV_PAPU_FECVDT_CONTAINER_SIZE_B32                  0x00000003 /* RW--V */
#define NV_PAPU_FECVDT_BITS                                3:0 /* RW-VF */
#define NV_PAPU_FEAV                                       0x00001118 /* RW-4R */
#define NV_PAPU_FEAV_VALUE                                 15:0 /* RWXUF */
#define NV_PAPU_FEAV_VALUE_NULL                            0x0000ffff /* RWI-V */
#define NV_PAPU_FEAV_LST                                   17:16 /* RWXUF */
#define NV_PAPU_FEAV_LST_INHERIT                           0x00000000 /* RWI-V */
#define NV_PAPU_FEAV_LST_2D_TOP                            0x00000001 /* RW--V */
#define NV_PAPU_FEAV_LST_3D_TOP                            0x00000002 /* RW--V */
#define NV_PAPU_FEAV_LST_MP_TOP                            0x00000003 /* RW--V */
#define NV_PAPU_FEAV_BITS                                  17:0 /* RW-VF */
#define NV_PAPU_FEMAXHT                                    0x0000111c /* RW-4R */
#define NV_PAPU_FEMAXHT_VALUE                              15:0 /* RWXUF */
#define NV_PAPU_FEMAXHT_INIT                               0x00000000 /* RWI-V */
#define NV_PAPU_FEMAXHT_BITS                               15:0 /* RW-VF */
#define NV_PAPU_FECHT                                      0x00001120 /* RW-4R */
#define NV_PAPU_FECHT_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_FECHT_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_FECHT_BITS                                 15:0 /* RW-VF */
#define NV_PAPU_FEMAXSESSL                                 0x00001124 /* RW-4R */
#define NV_PAPU_FEMAXSESSL_VALUE                           15:0 /* RWXUF */
#define NV_PAPU_FEMAXSESSL_INIT                            0x00000000 /* RWI-V */
#define NV_PAPU_FEMAXSESSL_BITS                            15:0 /* RW-VF */
#define NV_PAPU_FECSESSL                                   0x00001128 /* RW-4R */
#define NV_PAPU_FECSESSL_VALUE                             15:0 /* RWXUF */
#define NV_PAPU_FECSESSL_VALUE_NULL                        0x0000ffff /* RWI-V */
#define NV_PAPU_FECSESSL_BITS                              15:0 /* RW-VF */
#define NV_PAPU_FESESSLCTXPA                               0x0000112c /* RW-4R */
#define NV_PAPU_FESESSLCTXPA_VALUE                         31:12 /* RWXUF */
#define NV_PAPU_FESESSLCTXPA_BITS                          31:0 /* RW-VF */
#define NV_PAPU_FESESSLMAXOFF                              0x00001130 /* RW-4R */
#define NV_PAPU_FESESSLMAXOFF_VALUE                        31:12 /* RWXUF */
#define NV_PAPU_FESESSLMAXOFF_BITS                         31:0 /* RW-VF */
#define NV_PAPU_FESESSLPENDOFF                             0x00001134 /* RW-4R */
#define NV_PAPU_FESESSLPENDOFF_VALUE                       31:0 /* RWXUF */
#define NV_PAPU_FESESSLPENDOFF_BITS                        31:0 /* RW-VF */
#define NV_PAPU_FEMAXSESGE                                 0x00001138 /* RW-4R */
#define NV_PAPU_FEMAXSESGE_VALUE                           15:0 /* RWXUF */
#define NV_PAPU_FEMAXSESGE_INIT                            0x00000000 /* RWI-V */
#define NV_PAPU_FEMAXSESGE_BITS                            15:0 /* RW-VF */
#define NV_PAPU_FECSESGE                                   0x0000113c /* RW-4R */
#define NV_PAPU_FECSESGE_VALUE                             15:0 /* RWXUF */
#define NV_PAPU_FECSESGE_VALUE_NULL                        0x0000ffff /* RWI-V */
#define NV_PAPU_FECSESGE_BITS                              15:0 /* RW-VF */
#define NV_PAPU_FESESGECTXPA                               0x00001140 /* RW-4R */
#define NV_PAPU_FESESGECTXPA_VALUE                         31:12 /* RWXUF */
#define NV_PAPU_FESESGECTXPA_BITS                          31:0 /* RW-VF */
#define NV_PAPU_FESESGEMAXOFF                              0x00001144 /* RW-4R */
#define NV_PAPU_FESESGEMAXOFF_VALUE                        31:12 /* RWXUF */
#define NV_PAPU_FESESGEMAXOFF_BITS                         31:0 /* RW-VF */
#define NV_PAPU_FEMAXGPSGE                                 0x00001148 /* RW-4R */
#define NV_PAPU_FEMAXGPSGE_VALUE                           15:0 /* RWXUF */
#define NV_PAPU_FEMAXGPSGE_INIT                            0x00000000 /* RWI-V */
#define NV_PAPU_FEMAXGPSGE_BITS                            15:0 /* RW-VF */
#define NV_PAPU_FECGPSGE                                   0x0000114c /* RW-4R */
#define NV_PAPU_FECGPSGE_VALUE                             15:0 /* RWXUF */
#define NV_PAPU_FECGPSGE_VALUE_NULL                        0x0000ffff /* RWI-V */
#define NV_PAPU_FECGPSGE_BITS                              15:0 /* RW-VF */
#define NV_PAPU_FEGPSGECTXPA                               0x00001150 /* RW-4R */
#define NV_PAPU_FEGPSGECTXPA_VALUE                         31:12 /* RWXUF */
#define NV_PAPU_FEGPSGECTXPA_BITS                          31:0 /* RW-VF */
#define NV_PAPU_FEGPSGEMAXOFF                              0x00001154 /* RW-4R */
#define NV_PAPU_FEGPSGEMAXOFF_VALUE                        31:12 /* RWXUF */
#define NV_PAPU_FEGPSGEMAXOFF_BITS                         31:0 /* RW-VF */
#define NV_PAPU_FEMAXMB                                    0x00001158 /* RW-4R */
#define NV_PAPU_FEMAXMB_VALUE                              5:0 /* RWXUF */
#define NV_PAPU_FEMAXMB_BITS                               5:0 /* RW-VF */
#define NV_PAPU_FENADDR                                    0x0000115c /* RW-4R */
#define NV_PAPU_FENADDR_VALUE                              31:0 /* RWXUF */
#define NV_PAPU_FENADDR_BITS                               31:0 /* RW-VF */
#define NV_PAPU_AVGBW                                      0x00001200 /* R--4R */
#define NV_PAPU_AVGBW_VALUE                                20:0 /* R-XUF */
#define NV_PAPU_AVGBW_BITS                                 20:0 /* R--VF */
#define NV_PAPU_WCBW                                       0x00001204 /* RW-4R */
#define NV_PAPU_WCBW_VALUE                                 20:0 /* RWXUF */
#define NV_PAPU_WCBW_BITS                                  20:0 /* RW-VF */
#define NV_PAPU_CURBW                                      0x00001208 /* R--4R */
#define NV_PAPU_CURBW_VALUE                                20:0 /* R-XUF */
#define NV_PAPU_CURBW_BITS                                 20:0 /* R--VF */
#define NV_PAPU_CNTBW                                      0x0000120c /* R--4R */
#define NV_PAPU_CNTBW_VALUE                                19:0 /* R-XUF */
#define NV_PAPU_CNTBW_BITS                                 19:0 /* R--VF */
#define NV_PAPU_AVGLAT                                     0x00001210 /* R--4R */
#define NV_PAPU_AVGLAT_VALUE                               13:0 /* R-XUF */
#define NV_PAPU_AVGLAT_BITS                                13:0 /* R--VF */
#define NV_PAPU_WCLAT                                      0x00001214 /* RW-4R */
#define NV_PAPU_WCLAT_VALUE                                13:0 /* RWXUF */
#define NV_PAPU_WCLAT_BITS                                 13:0 /* RW-VF */
#define NV_PAPU_CURLAT                                     0x00001218 /* R--4R */
#define NV_PAPU_CURLAT_VALUE                               23:0 /* R-XUF */
#define NV_PAPU_CURLAT_BITS                                23:0 /* R--VF */
#define NV_PAPU_CURLAT_AVGLAT_BITS                         23:10 /* R--VF */
#define NV_PAPU_CNTLAT                                     0x0000121c /* R--4R */
#define NV_PAPU_CNTLAT_VALUE                               9:0 /* R-XUF */
#define NV_PAPU_CNTLAT_VALUE_MAX                           0x000003FF /* R---V */
#define NV_PAPU_CNTLAT_BITS                                9:0 /* R--VF */
#define NV_PAPU_FEDECMETH                                  0x00001300 /* R--4R */
#define NV_PAPU_FEDECMETH_METH                             15:0 /* R-XUF */
#define NV_PAPU_FEDECMETH_PHASE                            23:16 /* R-XUF */
#define NV_PAPU_FEDECMETH_PHASE_LAST                       24:24 /* R-XUF */
#define NV_PAPU_FEDECMETH_PHASE_LAST_FALSE                 0x00000000 /* R-I-V */
#define NV_PAPU_FEDECMETH_PHASE_LAST_TRUE                  0x00000001 /* R---V */
#define NV_PAPU_FEDECMETH_VALID                            25:25 /* R-XUF */
#define NV_PAPU_FEDECMETH_VALID_FALSE                      0x00000000 /* R-I-V */
#define NV_PAPU_FEDECMETH_VALID_TRUE                       0x00000001 /* R---V */
#define NV_PAPU_FEDECMETH_BITS                             25:0 /* R--VF */
#define NV_PAPU_FEDECPARAM                                 0x00001304 /* R--4R */
#define NV_PAPU_FEDECPARAM_VALUE                           31:0 /* R-XUF */
#define NV_PAPU_FEDECPARAM_BITS                            31:0 /* RW-VF */
#define NV_PAPU_FEDECIMMED                                 0x00001308 /* R--4R */
#define NV_PAPU_FEDECIMMED_VALUE                           31:0 /* R-XUF */
#define NV_PAPU_FEDECIMMED_BITS                            31:0 /* R--VF */
#define NV_PAPU_FESCRATCH                                  0x0000130c /* RW-4R */
#define NV_PAPU_FESCRATCH_VALUE                            31:0 /* RWXUF */
#define NV_PAPU_FESCRATCH_BITS                             31:0 /* RW-VF */
#define NV_PAPU_FESCRATCH2                                 0x00001310 /* RW-4R */
#define NV_PAPU_FESCRATCH2_VALUE                           31:0 /* RWXUF */
#define NV_PAPU_FESCRATCH2_BITS                            31:0 /* RW-VF */
#define NV_PAPU_FESCRATCH3                                 0x00001314 /* RW-4R */
#define NV_PAPU_FESCRATCH3_VALUE                           31:0 /* RWXUF */
#define NV_PAPU_FESCRATCH3_BITS                            31:0 /* RW-VF */
#define NV_PAPU_FESCRATCH4                                 0x00001318 /* RW-4R */
#define NV_PAPU_FESCRATCH4_VALUE                           31:0 /* RWXUF */
#define NV_PAPU_FESCRATCH4_BITS                            31:0 /* RW-VF */
#define NV_PAPU_FEMEMADDR                                  0x00001324 /* RW-4R */
#define NV_PAPU_FEMEMADDR_VALUE                            31:0 /* RWXUF */
#define NV_PAPU_FEMEMADDR_BITS                             31:0 /* RW-VF */
#define NV_PAPU_FEMEMSZ                                    0x00001328 /* RW-4R */
#define NV_PAPU_FEMEMSZ_VALUE                              5:0 /* RWXUF */
#define NV_PAPU_FEMEMSZ_BITS                               5:0 /* RW-VF */
#define NV_PAPU_FEMEMISO                                   0x0000132c /* RW-4R */
#define NV_PAPU_FEMEMISO_WR                                0:0 /* RWXUF */
#define NV_PAPU_FEMEMISO_WR_NON_ISO                        0x00000000 /* RWI-V */
#define NV_PAPU_FEMEMISO_WR_ISO                            0x00000001 /* RW--V */
#define NV_PAPU_FEMEMISO_RD                                1:1 /* RWXUF */
#define NV_PAPU_FEMEMISO_RD_NON_ISO                        0x00000000 /* RWI-V */
#define NV_PAPU_FEMEMISO_RD_ISO                            0x00000001 /* RW--V */
#define NV_PAPU_FEMEMISO_BITS                              1:0 /* RW-VF */
#define NV_PAPU_FEMEMWE                                    0x00001330 /* RW-4R */
#define NV_PAPU_FEMEMWE_VALUE                              3:0 /* RWXUF */
#define NV_PAPU_FEMEMWE_VALUE_ALL                          0x0000000f /* RWI-V */
#define NV_PAPU_FEMEMWE_BITS                               3:0 /* RW-VF */
#define NV_PAPU_FEMEMDATA                                  0x00001334 /* RW-4R */
#define NV_PAPU_FEMEMDATA_VALUE                            31:0 /* RWXUF */
#define NV_PAPU_FEMEMDATA_BITS                             31:0 /* RW-VF */
#define NV_PAPU_FESEIDLELINKS                              0x00001338 /* R--4R */
#define NV_PAPU_FESEIDLELINKS_PREV                         15:0 /* R-XUF */
#define NV_PAPU_FESEIDLELINKS_PREV_NULL                    0x0000ffff /* R---V */
#define NV_PAPU_FESEIDLELINKS_NEXT                         31:16 /* R-XUF */
#define NV_PAPU_FESEIDLELINKS_NEXT_NULL                    0x0000ffff /* R---V */
#define NV_PAPU_FESEIDLELINKS_BITS                         31:0 /* R--VF */
#define NV_PAPU_FESENOTIFY                                 0x0000133c /* R--4R */
#define NV_PAPU_FESENOTIFY_VOICE                           15:0 /* R-XUF */
#define NV_PAPU_FESENOTIFY_SSLA_COMPLETE                   16:16 /* R-XUF */
#define NV_PAPU_FESENOTIFY_SSLA_COMPLETE_NO                0x00000000 /* R---V */
#define NV_PAPU_FESENOTIFY_SSLA_COMPLETE_YES               0x00000001 /* R---V */
#define NV_PAPU_FESENOTIFY_SSLB_COMPLETE                   17:17 /* R-XUF */
#define NV_PAPU_FESENOTIFY_SSLB_COMPLETE_NO                0x00000000 /* R---V */
#define NV_PAPU_FESENOTIFY_SSLB_COMPLETE_YES               0x00000001 /* R---V */
#define NV_PAPU_FESENOTIFY_ENVELOPE_ACTIVE                 18:18 /* R-XUF */
#define NV_PAPU_FESENOTIFY_ENVELOPE_ACTIVE_NO              0x00000000 /* R---V */
#define NV_PAPU_FESENOTIFY_ENVELOPE_ACTIVE_YES             0x00000001 /* R---V */
#define NV_PAPU_FESENOTIFY_SAMPLES_ACTIVE                  19:19 /* R-XUF */
#define NV_PAPU_FESENOTIFY_SAMPLES_ACTIVE_NO               0x00000000 /* R---V */
#define NV_PAPU_FESENOTIFY_SAMPLES_ACTIVE_YES              0x00000001 /* R---V */
#define NV_PAPU_FESENOTIFY_INTERRUPT_ENABLE                20:20 /* R-XUF */
#define NV_PAPU_FESENOTIFY_INTERRUPT_ENABLE_NO             0x00000000 /* R---V */
#define NV_PAPU_FESENOTIFY_INTERRUPT_ENABLE_YES            0x00000001 /* R---V */
#define NV_PAPU_FESENOTIFY_BITS                            20:0 /* R--VF */
#define NV_PAPU_FEUFIFOCTL                                 0x00001340 /* RW-4R */
#define NV_PAPU_FEUFIFOCTL_COUNT                           5:0 /* RWXUF */
#define NV_PAPU_FEUFIFOCTL_HEAD                            12:8 /* RWXUF */
#define NV_PAPU_FEUFIFOCTL_HEAD_LSB                        8:8 /* RWXUF */
#define NV_PAPU_FEUFIFOCTL_TAIL                            20:16 /* RWXUF */
#define NV_PAPU_FEUFIFOCTL_BITS                            20:0 /* RW-VF */
#define NV_PAPU_FEUFIFOMETH(i)                             (0x00001400+(i)*8) /* -W-4A */
#define NV_PAPU_FEUFIFOMETH__SIZE_1                        32 /* */ 
#define NV_PAPU_FEUFIFOMETH_VALUE                          31:0 /* RWI-V */
#define NV_PAPU_FEUFIFOMETH_BITS                           31:0 /* RW-VF */
#define NV_PAPU_FEUFIFOMETH_ADDR_BITS                      7:0 /* */ 
#define NV_PAPU_FEUFIFOMETH_ADDR_SAVED_BITS                7:2 /* */ 
#define NV_PAPU_FEUFIFOPARAM(i)                            (0x00001404+(i)*8) /* -W-4A */
#define NV_PAPU_FEUFIFOPARAM__SIZE_1                       32 /* */ 
#define NV_PAPU_FEUFIFOPARAM_VALUE                         31:0 /* RWI-V */
#define NV_PAPU_FEUFIFOPARAM_BITS                          31:0 /* RW-VF */
#define NV_PAPU_FETFORCE0                                  0x00001500 /* RW-4R */
#define NV_PAPU_FETFORCE0_NOP                              0:0 /* RWXUF */
#define NV_PAPU_FETFORCE0_SYNCHRONIZE                      1:1 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_TIME                         2:2 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_MODE                         3:3 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_CURRENT_VOICE                4:4 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_ANTECEDENT_VOICE             5:5 /* RWXUF */
#define NV_PAPU_FETFORCE0_VOICE_ON                         6:6 /* RWXUF */
#define NV_PAPU_FETFORCE0_VOICE_OFF                        7:7 /* RWXUF */
#define NV_PAPU_FETFORCE0_VOICE_RELEASE                    8:8 /* RWXUF */
#define NV_PAPU_FETFORCE0_VOICE_PAUSE                      9:9 /* RWXUF */
#define NV_PAPU_FETFORCE0_GET_VOICE_POSITION               10:10 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_SUBMIX_HEADROOM              11:11 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_HRTF_SUBMIXES                12:12 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_HRTF_HEADROOM                13:13 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOLUME_TRACKING              14:14 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_PITCH_TRACKING               15:15 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_HRTF_TRACKING                16:16 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_ITD_TRACKING                 17:17 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_FILTER_TRACKING              18:18 /* RWXUF */
#define NV_PAPU_FETFORCE0_VOICE_LOCK                       19:19 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_CFG_VBIN               20:20 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_CFG_FMT                21:21 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_CFG_OTHER              22:22 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_TAR_HRTF               23:23 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_PAR_LFODLY             24:24 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_SSL                    25:25 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_CFG_BUF                26:26 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_TAR_VOL                27:27 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_LFO                    28:28 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_TAR_FC                 29:29 /* RWXUF */
#define NV_PAPU_FETFORCE0_SET_VOICE_TAR_PITCH              30:30 /* RWXUF */
#define NV_PAPU_FETFORCE0_BITS                             30:0 /* RW-VF */
#define NV_PAPU_FETFORCE1                                  0x00001504 /* RW-4R */
#define NV_PAPU_FETFORCE1_SET_CURRENT_HRTF_ENTRY           0:0 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_HRIR                         1:1 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_HRIR_X                       2:2 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_CURRENT_SSL_CONTEXT_DMA      3:3 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_CURRENT_SSL                  4:4 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_SSL_SEGMENT_OFFSET           5:5 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_SSL_SEGMENT_LENGTH           6:6 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_CURRENT_INBUF_SGE_CONTEXT_DMA 7:7 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_CURRENT_INBUF_SGE            8:8 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_CURRENT_INBUF_SGE_OFFSET     9:9 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_CURRENT_BUFFER_SGE_CONTEXT_DMA 10:10 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_CURRENT_OUTBUF_SGE           11:11 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_OUTBUF_BA                    12:12 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_OUTBUF_LEN                   13:13 /* RWXUF */
#define NV_PAPU_FETFORCE1_SET_CURRENT_OUTBUF_SGE_OFFSET    14:14 /* RWXUF */
#define NV_PAPU_FETFORCE1_SE2FE_IDLE_VOICE                 15:15 /* RWXUF */
#define NV_PAPU_FETFORCE1_SE2FE_NOTIFY                     16:16 /* RWXUF */
#define NV_PAPU_FETFORCE1_SE2FE_RTINTR                     17:17 /* RWXUF */
#define NV_PAPU_FETFORCE1_UNKNOWN                          18:18 /* RWXUF */
#define NV_PAPU_FETFORCE1_BITS                             18:0 /* RW-VF */
#define NV_PAPU_FETIGNORE0                                 0x00001508 /* RW-4R */
#define NV_PAPU_FETIGNORE0_NOP                             0:0 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SYNCHRONIZE                     1:1 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_TIME                        2:2 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_MODE                        3:3 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_CURRENT_VOICE               4:4 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_ANTECEDENT_VOICE            5:5 /* RWXUF */
#define NV_PAPU_FETIGNORE0_VOICE_ON                        6:6 /* RWXUF */
#define NV_PAPU_FETIGNORE0_VOICE_OFF                       7:7 /* RWXUF */
#define NV_PAPU_FETIGNORE0_VOICE_RELEASE                   8:8 /* RWXUF */
#define NV_PAPU_FETIGNORE0_VOICE_PAUSE                     9:9 /* RWXUF */
#define NV_PAPU_FETIGNORE0_GET_VOICE_POSITION              10:10 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_SUBMIX_HEADROOM             11:11 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_HRTF_SUBMIXES               12:12 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_HRTF_HEADROOM               13:13 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOLUME_TRACKING             14:14 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_PITCH_TRACKING              15:15 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_HRTF_TRACKING               16:16 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_ITD_TRACKING                17:17 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_FILTER_TRACKING             18:18 /* RWXUF */
#define NV_PAPU_FETIGNORE0_VOICE_LOCK                      19:19 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_CFG_VBIN              20:20 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_CFG_FMT               21:21 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_CFG_OTHER             22:22 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_TAR_HRTF              23:23 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_PAR_LFODLY            24:24 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_SSL                   25:25 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_CFG_BUF               26:26 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_TAR_VOL               27:27 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_LFO                   28:28 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_TAR_FC                29:29 /* RWXUF */
#define NV_PAPU_FETIGNORE0_SET_VOICE_TAR_PITCH             30:30 /* RWXUF */
#define NV_PAPU_FETIGNORE0_BITS                            30:0 /* RW-VF */
#define NV_PAPU_FETIGNORE1                                 0x0000150c /* RW-4R */
#define NV_PAPU_FETIGNORE1_SET_CURRENT_HRTF_ENTRY          0:0 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_HRIR                        1:1 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_HRIR_X                      2:2 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_CURRENT_SSL_CONTEXT_DMA     3:3 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_CURRENT_SSL                 4:4 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_SSL_SEGMENT_OFFSET          5:5 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_SSL_SEGMENT_LENGTH          6:6 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_CURRENT_INBUF_SGE_CONTEXT_DMA 7:7 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_CURRENT_INBUF_SGE           8:8 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_CURRENT_INBUF_SGE_OFFSET    9:9 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_CURRENT_BUFFER_SGE_CONTEXT_DMA 10:10 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_CURRENT_OUTBUF_SGE          11:11 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_OUTBUF_BA                   12:12 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_OUTBUF_LEN                  13:13 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SET_CURRENT_OUTBUF_SGE_OFFSET   14:14 /* RWXUF */
#define NV_PAPU_FETIGNORE1_SE2FE_IDLE_VOICE                15:15 /* RWXUF */
#define NV_PAPU_FETIGNORE1_UNKNOWN                         18:18 /* RWXUF */
#define NV_PAPU_FETIGNORE1_TRAPREASON_NOT_IMPLEMENTED      22:22 /* RWXUF */
#define NV_PAPU_FETIGNORE1_TRAPREASON_METHOD_UNKNOWN       23:23 /* RWXUF */
#define NV_PAPU_FETIGNORE1_TRAPREASON_BAD_ARGUMENT         24:24 /* RWXUF */
#define NV_PAPU_FETIGNORE1_TRAPREASON_CURRENT_NOT_SET      25:25 /* RWXUF */
#define NV_PAPU_FETIGNORE1_TRAPREASON_ANTECEDENT_NOT_SET   26:26 /* RWXUF */
#define NV_PAPU_FETIGNORE1_TRAPREASON_BAD_DATA_TYPE        28:28 /* RWXUF */
#define NV_PAPU_FETIGNORE1_TRAPREASON_BAD_LIST_POINTER     29:29 /* RWXUF */
#define NV_PAPU_FETIGNORE1_TRAPREASON_CURRENT_VOICE_NOT_3D 30:30 /* RWXUF */
#define NV_PAPU_FETIGNORE1_TRAPREASON_CTXPA_INVALID        31:31 /* RWXUF */
#define NV_PAPU_FETIGNORE1_BITS                            31:0 /* RW-VF */
#define NV_PAPU_FEPRIVLOCK                                 0x00001510 /* RW-4R */
#define NV_PAPU_FEPRIVLOCK_VALUE                           0:0 /* RWXUF */
#define NV_PAPU_FEPRIVLOCK_VALUE_UNLOCKED                  0x00000000 /* RWI-V */
#define NV_PAPU_FEPRIVLOCK_VALUE_LOCKED                    0x00000001 /* RW--V */
#define NV_PAPU_FEPRIVLOCK_BITS                            0:0 /* RW-VF */
#define NV_PAPU_SECTL                                      0x00002000 /* RW-4R */
#define NV_PAPU_SECTL_SEPRTYP                              0:0 /* RW-VF */
#define NV_PAPU_SECTL_SEPRTYP_NON_ISO                      0x00000000 /* RWI-V */
#define NV_PAPU_SECTL_SEPRTYP_ISO                          0x00000001 /* RW--V */
#define NV_PAPU_SECTL_SEPWTYP                              1:1 /* RW-VF */
#define NV_PAPU_SECTL_SEPWTYP_NON_ISO                      0x00000000 /* RWI-V */
#define NV_PAPU_SECTL_SEPWTYP_ISO                          0x00000001 /* RW--V */
#define NV_PAPU_SECTL_SESRTYP                              2:2 /* RW-VF */
#define NV_PAPU_SECTL_SESRTYP_NON_ISO                      0x00000000 /* RWI-V */
#define NV_PAPU_SECTL_SESRTYP_ISO                          0x00000001 /* RW--V */
#define NV_PAPU_SECTL_XCNTMODE                             4:3 /* RW-VF */
#define NV_PAPU_SECTL_XCNTMODE_OFF                         0x00000000 /* RWI-V */
#define NV_PAPU_SECTL_XCNTMODE_AC_SYNC                     0x00000001 /* RW--V */
#define NV_PAPU_SECTL_XCNTMODE_SW                          0x00000002 /* RW--V */
#define NV_PAPU_SECTL_XCNTMODE_FREE_RUNNING                0x00000003 /* RW--V */
#define NV_PAPU_STID                                       0x00002004 /* R--4R */
#define NV_PAPU_STID_SESTART                               0:0 /* R--VF */
#define NV_PAPU_STID_SESTART_NOT_STARTING                  0x00000000 /* R-I-V */
#define NV_PAPU_STID_SESTART_STARTING                      0x00000001 /* R---V */
#define NV_PAPU_STID_SEIDLE                                1:1 /* R--VF */
#define NV_PAPU_STID_SEIDLE_IDLE                           0x00000001 /* R-I-V */
#define NV_PAPU_STID_SEIDLE_NOT_IDLE                       0x00000000 /* R---V */
#define NV_PAPU_STID_VPSTART                               2:2 /* R--VF */
#define NV_PAPU_STID_VPSTART_NOT_STARTING                  0x00000000 /* R-I-V */
#define NV_PAPU_STID_VPSTART_STARTING                      0x00000001 /* R---V */
#define NV_PAPU_STID_VPIDLE                                3:3 /* R--VF */
#define NV_PAPU_STID_VPIDLE_IDLE                           0x00000001 /* R-I-V */
#define NV_PAPU_STID_VPIDLE_NOT_IDLE                       0x00000000 /* R---V */
#define NV_PAPU_STID_GPSTART                               4:4 /* R--VF */
#define NV_PAPU_STID_GPSTART_NOT_STARTING                  0x00000000 /* R-I-V */
#define NV_PAPU_STID_GPSTART_STARTING                      0x00000001 /* R---V */
#define NV_PAPU_STID_GPIDLE                                5:5 /* R--VF */
#define NV_PAPU_STID_GPIDLE_IDLE                           0x00000001 /* R-I-V */
#define NV_PAPU_STID_GPIDLE_NOT_IDLE                       0x00000000 /* R---V */
#define NV_PAPU_STID_EPSTART                               6:6 /* R--VF */
#define NV_PAPU_STID_EPSTART_NOT_STARTING                  0x00000000 /* R-I-V */
#define NV_PAPU_STID_EPSTART_STARTING                      0x00000001 /* R---V */
#define NV_PAPU_STID_EPIDLE                                7:7 /* R--VF */
#define NV_PAPU_STID_EPIDLE_IDLE                           0x00000001 /* R-I-V */
#define NV_PAPU_STID_EPIDLE_NOT_IDLE                       0x00000000 /* R---V */
#define NV_PAPU_IGSCNT                                     0x00002008 /* RW-4R */
#define NV_PAPU_IGSCNT_VALUE                               31:0 /* RWXUF */
#define NV_PAPU_IGSCNT_INIT                                0x00000000 /* RWI-V */
#define NV_PAPU_XGSCNT                                     0x0000200C /* RW-4R */
#define NV_PAPU_XGSCNT_VALUE                               31:0 /* RWXUF */
#define NV_PAPU_XGSCNT_INIT                                0xFFFFFFFF /* RWI-V */
#define NV_PAPU_DGSCNT                                     0x00002010 /* RW-4R */
#define NV_PAPU_DGSCNT_VALUE                               31:0 /* RWXUF */
#define NV_PAPU_DGSCNT_INIT                                0x00000000 /* RWI-V */
#define NV_PAPU_WGSCNT                                     0x00002014 /* RW-4R */
#define NV_PAPU_WGSCNT_VALUE                               31:0 /* RWXUF */
#define NV_PAPU_WGSCNT_INIT                                0x00000000 /* RWI-V */
#define NV_PAPU_RGSCNT                                     0x00002018 /* RW-4R */
#define NV_PAPU_RGSCNT_VALUE                               31:0 /* RWXUF */
#define NV_PAPU_RGSCNT_INIT                                0x00000000 /* RWI-V */
#define NV_PAPU_PGSCNT                                     0x0000201C /* RW-4R */
#define NV_PAPU_PGSCNT_VALUE                               31:0 /* RWXUF */
#define NV_PAPU_PGSCNT_INIT                                0x00000000 /* RWI-V */
#define NV_PAPU_EGSCNT                                     0x00002020 /* RW-4R */
#define NV_PAPU_EGSCNT_VALUE                               31:0 /* RWXUF */
#define NV_PAPU_EGSCNT_INIT                                0x00000000 /* RWI-V */
#define NV_PAPU_DEGSCNT                                    0x00002024 /* RW-4R */
#define NV_PAPU_DEGSCNT_VALUE                              31:0 /* RWXUF */
#define NV_PAPU_DEGSCNT_INIT                               0x00000000 /* RWI-V */
#define NV_PAPU_ECNTSTP                                    0x00002028 /* RW-4R */
#define NV_PAPU_ECNTSTP_VALUE                              15:0 /* RWXUF */
#define NV_PAPU_VPVADDR                                    0x0000202C /* RW-4R */
#define NV_PAPU_VPVADDR_VALUE                              31:14 /* RWXUF */
#define NV_PAPU_VPSGEADDR                                  0x00002030 /* RW-4R */
#define NV_PAPU_VPSGEADDR_VALUE                            31:14 /* RWXUF */
#define NV_PAPU_VPSSLADDR                                  0x00002034 /* RW-4R */
#define NV_PAPU_VPSSLADDR_VALUE                            31:14 /* RWXUF */
#define NV_PAPU_VPHTADDR                                   0x00002038 /* RW-4R */
#define NV_PAPU_VPHTADDR_VALUE                             31:14 /* RWXUF */
#define NV_PAPU_VPHCADDR                                   0x0000203C /* RW-4R */
#define NV_PAPU_VPHCADDR_VALUE                             31:14 /* RWXUF */
#define NV_PAPU_GPSADDR                                    0x00002040 /* RW-4R */
#define NV_PAPU_GPSADDR_VALUE                              31:14 /* RWXUF */
#define NV_PAPU_GPFADDR                                    0x00002044 /* RW-4R */
#define NV_PAPU_GPFADDR_VALUE                              31:14 /* RWXUF */
#define NV_PAPU_EPSADDR                                    0x00002048 /* RW-4R */
#define NV_PAPU_EPSADDR_VALUE                              31:14 /* RWXUF */
#define NV_PAPU_EPFADDR                                    0x0000204C /* RW-4R */
#define NV_PAPU_EPFADDR_VALUE                              31:14 /* RWXUF */
#define NV_PAPU_VLOCK                                      0x00002050 /* RW-4R */
#define NV_PAPU_VLOCK_VOICE                                15:0 /* RW-VF */
#define NV_PAPU_VLOCK_REQ                                  16:16 /* RW-VF */
#define NV_PAPU_VLOCK_REQ_LOCK                             0x00000001 /* RW--V */
#define NV_PAPU_VLOCK_REQ_UNLOCK                           0x00000000 /* RWI-V */
#define NV_PAPU_VLOCK_STATUS                               17:17 /* RW-VF */
#define NV_PAPU_VLOCK_STATUS_NOT_IN_PROGRESS               0x00000000 /* RW--V */
#define NV_PAPU_VLOCK_STATUS_IN_PROGRESS                   0x00000001 /* RWI-V */
#define NV_PAPU_TVL2D                                      0x00002054 /* RW-4R */
#define NV_PAPU_TVL2D_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_TVL2D_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_CVL2D                                      0x00002058 /* RW-4R */
#define NV_PAPU_CVL2D_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_CVL2D_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_NVL2D                                      0x0000205C /* RW-4R */
#define NV_PAPU_NVL2D_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_NVL2D_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_TVL3D                                      0x00002060 /* RW-4R */
#define NV_PAPU_TVL3D_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_TVL3D_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_CVL3D                                      0x00002064 /* RW-4R */
#define NV_PAPU_CVL3D_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_CVL3D_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_NVL3D                                      0x00002068 /* RW-4R */
#define NV_PAPU_NVL3D_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_NVL3D_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_TVLMP                                      0x0000206C /* RW-4R */
#define NV_PAPU_TVLMP_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_TVLMP_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_CVLMP                                      0x00002070 /* RW-4R */
#define NV_PAPU_CVLMP_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_CVLMP_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_NVLMP                                      0x00002074 /* RW-4R */
#define NV_PAPU_NVLMP_VALUE                                15:0 /* RWXUF */
#define NV_PAPU_NVLMP_VALUE_NULL                           0x0000ffff /* RWI-V */
#define NV_PAPU_ALPHAV                                     0x00002078 /* RW-4R */
#define NV_PAPU_ALPHAV_VALUE                               11:0 /* RWXUF */
#define NV_PAPU_ALPHAP                                     0x0000207C /* RW-4R */
#define NV_PAPU_ALPHAP_VALUE                               11:0 /* RWXUF */
#define NV_PAPU_ALPHAF                                     0x00002080 /* RW-4R */
#define NV_PAPU_ALPHAF_VALUE                               11:0 /* RWXUF */
#define NV_PAPU_ALPHAI                                     0x00002084 /* RW-4R */
#define NV_PAPU_ALPHAI_VALUE                               11:0 /* RWXUF */
#define NV_PAPU_ALPHAH                                     0x00002088 /* RW-4R */
#define NV_PAPU_ALPHAH_VALUE                               11:0 /* RWXUF */
#define NV_PAPU_MIXHRA                                     0x0000208C /* RW-4R */
#define NV_PAPU_MIXHRA_MHR0                                2:0 /* RWXUF */
#define NV_PAPU_MIXHRA_MHR0_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRA_MHR1                                10:8 /* RWXUF */
#define NV_PAPU_MIXHRA_MHR1_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRA_MHR2                                18:16 /* RWXUF */
#define NV_PAPU_MIXHRA_MHR2_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRA_MHR3                                26:24 /* RWXUF */
#define NV_PAPU_MIXHRA_MHR3_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRB                                     0x00002090 /* RW-4R */
#define NV_PAPU_MIXHRB_MHR4                                2:0 /* RWXUF */
#define NV_PAPU_MIXHRB_MHR4_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRB_MHR5                                10:8 /* RWXUF */
#define NV_PAPU_MIXHRB_MHR5_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRB_MHR6                                18:16 /* RWXUF */
#define NV_PAPU_MIXHRB_MHR6_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRB_MHR7                                26:24 /* RWXUF */
#define NV_PAPU_MIXHRB_MHR7_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRC                                     0x00002094 /* RW-4R */
#define NV_PAPU_MIXHRC_MHR8                                2:0 /* RWXUF */
#define NV_PAPU_MIXHRC_MHR8_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRC_MHR9                                10:8 /* RWXUF */
#define NV_PAPU_MIXHRC_MHR9_INIT                           0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRC_MHR10                               18:16 /* RWXUF */
#define NV_PAPU_MIXHRC_MHR10_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRC_MHR11                               26:24 /* RWXUF */
#define NV_PAPU_MIXHRC_MHR11_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRD                                     0x00002098 /* RW-4R */
#define NV_PAPU_MIXHRD_MHR12                               2:0 /* RWXUF */
#define NV_PAPU_MIXHRD_MHR12_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRD_MHR13                               10:8 /* RWXUF */
#define NV_PAPU_MIXHRD_MHR13_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRD_MHR14                               18:16 /* RWXUF */
#define NV_PAPU_MIXHRD_MHR14_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRD_MHR15                               26:24 /* RWXUF */
#define NV_PAPU_MIXHRD_MHR15_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRE                                     0x0000209C /* RW-4R */
#define NV_PAPU_MIXHRE_MHR16                               2:0 /* RWXUF */
#define NV_PAPU_MIXHRE_MHR16_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRE_MHR17                               10:8 /* RWXUF */
#define NV_PAPU_MIXHRE_MHR17_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRE_MHR18                               18:16 /* RWXUF */
#define NV_PAPU_MIXHRE_MHR18_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRE_MHR19                               26:24 /* RWXUF */
#define NV_PAPU_MIXHRF                                     0x000020A0 /* RW-4R */
#define NV_PAPU_MIXHRF_MHR19_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRF_MHR20                               2:0 /* RWXUF */
#define NV_PAPU_MIXHRF_MHR20_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRF_MHR21                               10:8 /* RWXUF */
#define NV_PAPU_MIXHRF_MHR21_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRF_MHR22                               18:16 /* RWXUF */
#define NV_PAPU_MIXHRF_MHR22_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRF_MHR23                               26:24 /* RWXUF */
#define NV_PAPU_MIXHRF_MHR23_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRG                                     0x000020A4 /* RW-4R */
#define NV_PAPU_MIXHRG_MHR24                               2:0 /* RWXUF */
#define NV_PAPU_MIXHRG_MHR24_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRG_MHR25                               10:8 /* RWXUF */
#define NV_PAPU_MIXHRG_MHR25_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRG_MHR26                               18:16 /* RWXUF */
#define NV_PAPU_MIXHRG_MHR26_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRG_MHR27                               26:24 /* RWXUF */
#define NV_PAPU_MIXHRG_MHR27_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRH                                     0x000020A8 /* RW-4R */
#define NV_PAPU_MIXHRH_MHR28                               2:0 /* RWXUF */
#define NV_PAPU_MIXHRH_MHR28_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRH_MHR29                               10:8 /* RWXUF */
#define NV_PAPU_MIXHRH_MHR29_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRH_MHR30                               18:16 /* RWXUF */
#define NV_PAPU_MIXHRH_MHR30_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIXHRH_MHR31                               26:24 /* RWXUF */
#define NV_PAPU_MIXHRH_MHR31_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_MIX3D                                      0x000020AC /* RW-4R */
#define NV_PAPU_MIX3D_SMX3DFL                              4:0 /* RWXUF */
#define NV_PAPU_MIX3D_SMX3DFL_INIT                         0x00000000 /* RWI-V */
#define NV_PAPU_MIX3D_SMX3DFR                              12:8 /* RWXUF */
#define NV_PAPU_MIX3D_SMX3DFR_INIT                         0x00000000 /* RWI-V */
#define NV_PAPU_MIX3D_SMX3DRL                              20:16 /* RWXUF */
#define NV_PAPU_MIX3D_SMX3DRL_INIT                         0x00000000 /* RWI-V */
#define NV_PAPU_MIX3D_SMX3DRR                              28:24 /* RWXUF */
#define NV_PAPU_MIX3D_SMX3DRR_INIT                         0x00000000 /* RWI-V */
#define NV_PAPU_TDHR                                       0x000020B0 /* RW-4R */
#define NV_PAPU_TDHR_TDHR                                  2:0 /* RWXUF */
#define NV_PAPU_TDHR_TDHR_INIT                             0x00000000 /* RWI-V */
#define NV_PAPU_AVGSESTI                                   0x000020B4 /* RW-4R */
#define NV_PAPU_AVGSESTI_VALUE                             31:0 /* RWXUF */
#define NV_PAPU_WCSESTI                                    0x000020B8 /* RW-4R */
#define NV_PAPU_WCSESTI_VALUE                              31:0 /* RWXUF */
#define NV_PAPU_CURSESTI                                   0x000020BC /* RW-4R */
#define NV_PAPU_CURSESTI_VALUE                             31:0 /* RWXUF */
#define NV_PAPU_CNTSESTI                                   0x000020C0 /* RW-4R */
#define NV_PAPU_CNTSESTI_VALUE                             7:0 /* RWXUF */
#define NV_PAPU_AVGGPSTI                                   0x000020C4 /* RW-4R */
#define NV_PAPU_AVGGPSTI_VALUE                             31:0 /* RWXUF */
#define NV_PAPU_WCGPSTI                                    0x000020C8 /* RW-4R */
#define NV_PAPU_WCGPSTI_VALUE                              31:0 /* RWXUF */
#define NV_PAPU_CURGPSTI                                   0x000020CC /* RW-4R */
#define NV_PAPU_CURGPSTI_VALUE                             31:0 /* RWXUF */
#define NV_PAPU_CNTGPSTI                                   0x000020D0 /* RW-4R */
#define NV_PAPU_CNTGPSTI_VALUE                             7:0 /* RWXUF */
#define NV_PAPU_GPSMAXSGE                                  0x000020D4 /* RW-4R */
#define NV_PAPU_GPSMAXSGE_VALUE                            15:0 /* RWXUF */
#define NV_PAPU_GPSMAXSGE_INIT                             0x00000000 /* RWI-V */
#define NV_PAPU_GPSMAXSGE_BITS                             15:0 /* RW-VF */
#define NV_PAPU_GPFMAXSGE                                  0x000020D8 /* RW-4R */
#define NV_PAPU_GPFMAXSGE_VALUE                            15:0 /* RWXUF */
#define NV_PAPU_GPFMAXSGE_INIT                             0x00000000 /* RWI-V */
#define NV_PAPU_GPFMAXSGE_BITS                             15:0 /* RW-VF */
#define NV_PAPU_EPSMAXSGE                                  0x000020DC /* RW-4R */
#define NV_PAPU_EPSMAXSGE_VALUE                            15:0 /* RWXUF */
#define NV_PAPU_EPSMAXSGE_INIT                             0x00000000 /* RWI-V */
#define NV_PAPU_EPSMAXSGE_BITS                             15:0 /* RW-VF */
#define NV_PAPU_EPFMAXSGE                                  0x000020E0 /* RW-4R */
#define NV_PAPU_EPFMAXSGE_VALUE                            15:0 /* RWXUF */
#define NV_PAPU_EPFMAXSGE_INIT                             0x00000000 /* RWI-V */
#define NV_PAPU_EPFMAXSGE_BITS                             15:0 /* RW-VF */
#define NV_PAPU_GPNADDR                                    0x00003004 /* RW-4R */
#define NV_PAPU_GPNADDR_VALUE                              31:12 /* RWXUF */
#define NV_PAPU_GPCADDR                                    0x00003014 /* RW-4R */
#define NV_PAPU_GPCADDR_VALUE                              31:12 /* RWXUF */
#define NV_PAPU_GPOFBASE0                                  0x00003024 /* RW-4R */
#define NV_PAPU_GPOFBASE0_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_GPOFBASE1                                  0x00003034 /* RW-4R */
#define NV_PAPU_GPOFBASE1_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_GPOFBASE2                                  0x00003044 /* RW-4R */
#define NV_PAPU_GPOFBASE2_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_GPOFBASE3                                  0x00003054 /* RW-4R */
#define NV_PAPU_GPOFBASE3_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_GPOFEND0                                   0x00003028 /* RW-4R */
#define NV_PAPU_GPOFEND0_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_GPOFEND1                                   0x00003038 /* RW-4R */
#define NV_PAPU_GPOFEND1_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_GPOFEND2                                   0x00003048 /* RW-4R */
#define NV_PAPU_GPOFEND2_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_GPOFEND3                                   0x00003058 /* RW-4R */
#define NV_PAPU_GPOFEND3_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_GPOFCUR0                                   0x0000302C /* RW-4R */
#define NV_PAPU_GPOFCUR0_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_GPOFCUR1                                   0x0000303C /* RW-4R */
#define NV_PAPU_GPOFCUR1_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_GPOFCUR2                                   0x0000304C /* RW-4R */
#define NV_PAPU_GPOFCUR2_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_GPOFCUR3                                   0x0000305C /* RW-4R */
#define NV_PAPU_GPOFCUR3_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_GPIFBASE0                                  0x00003064 /* RW-4R */
#define NV_PAPU_GPIFBASE0_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_GPIFBASE1                                  0x00003074 /* RW-4R */
#define NV_PAPU_GPIFBASE1_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_GPIFEND0                                   0x00003068 /* RW-4R */
#define NV_PAPU_GPIFEND0_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_GPIFEND1                                   0x00003078 /* RW-4R */
#define NV_PAPU_GPIFEND1_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_GPIFCUR0                                   0x0000306C /* RW-4R */
#define NV_PAPU_GPIFCUR0_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_GPIFCUR1                                   0x0000307C /* RW-4R */
#define NV_PAPU_GPIFCUR1_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_EPNADDR                                    0x00004004 /* RW-4R */
#define NV_PAPU_EPNADDR_VALUE                              31:12 /* RWXUF */
#define NV_PAPU_EPCADDR                                    0x00004014 /* RW-4R */
#define NV_PAPU_EPCADDR_VALUE                              31:12 /* RWXUF */
#define NV_PAPU_EPOFBASE0                                  0x00004024 /* RW-4R */
#define NV_PAPU_EPOFBASE0_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_EPOFBASE1                                  0x00004034 /* RW-4R */
#define NV_PAPU_EPOFBASE1_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_EPOFBASE2                                  0x00004044 /* RW-4R */
#define NV_PAPU_EPOFBASE2_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_EPOFBASE3                                  0x00004054 /* RW-4R */
#define NV_PAPU_EPOFBASE3_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_EPOFEND0                                   0x00004028 /* RW-4R */
#define NV_PAPU_EPOFEND0_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_EPOFEND1                                   0x00004038 /* RW-4R */
#define NV_PAPU_EPOFEND1_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_EPOFEND2                                   0x00004048 /* RW-4R */
#define NV_PAPU_EPOFEND2_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_EPOFEND3                                   0x00004058 /* RW-4R */
#define NV_PAPU_EPOFEND3_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_EPOFCUR0                                   0x0000402C /* RW-4R */
#define NV_PAPU_EPOFCUR0_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_EPOFCUR1                                   0x0000403C /* RW-4R */
#define NV_PAPU_EPOFCUR1_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_EPOFCUR2                                   0x0000404C /* RW-4R */
#define NV_PAPU_EPOFCUR2_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_EPOFCUR3                                   0x0000405C /* RW-4R */
#define NV_PAPU_EPOFCUR3_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_EPIFBASE0                                  0x00004064 /* RW-4R */
#define NV_PAPU_EPIFBASE0_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_EPIFBASE1                                  0x00004074 /* RW-4R */
#define NV_PAPU_EPIFBASE1_VALUE                            23:8 /* RWXUF */
#define NV_PAPU_EPIFEND0                                   0x00004068 /* RW-4R */
#define NV_PAPU_EPIFEND0_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_EPIFEND1                                   0x00004078 /* RW-4R */
#define NV_PAPU_EPIFEND1_VALUE                             23:8 /* RWXUF */
#define NV_PAPU_EPIFCUR0                                   0x0000406C /* RW-4R */
#define NV_PAPU_EPIFCUR0_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_EPIFCUR1                                   0x0000407C /* RW-4R */
#define NV_PAPU_EPIFCUR1_VALUE                             23:2 /* RWXUF */
#define NV_PAPU_GPXMEM(i)                                  (0x30000+4*(i)) /* RW--M */
#define NV_PAPU_GPXMEM__SIZE_1                             0x1000 /* */ 
#define NV_PAPU_GPMIXBUF(i)                                (0x35000+4*(i)) /* R---M */
#define NV_PAPU_GPMIXBUF__SIZE_1                           0x0400 /* */ 
#define NV_PAPU_GPYMEM(i)                                  (0x36000+4*(i)) /* RW--M */
#define NV_PAPU_GPYMEM__SIZE_1                             0x0800 /* */ 
#define NV_PAPU_GPPMEM(i)                                  (0x3A000+4*(i)) /* RW--M */
#define NV_PAPU_GPPMEM__SIZE_1                             0x1000 /* */ 
#define NV_PAPU_GPRST                                      0x0003FFFC /* RW-4R */
#define NV_PAPU_GPRST_GPRST                                0:0 /* RW-VF */
#define NV_PAPU_GPRST_GPRST_ENABLED                        0x00000000 /* RWI-V */
#define NV_PAPU_GPRST_GPRST_DISABLED                       0x00000001 /* RW--V */
#define NV_PAPU_GPRST_GPDSPRST                             1:1 /* RW-VF */
#define NV_PAPU_GPRST_GPDSPRST_ENABLED                     0x00000000 /* RWI-V */
#define NV_PAPU_GPRST_GPDSPRST_DISABLED                    0x00000001 /* RW--V */
#define NV_PAPU_GPRST_GPNMI                                2:2 /* -W-VF */
#define NV_PAPU_GPRST_GPNMI_DISABLED                       0x00000000 /* -WI-V */
#define NV_PAPU_GPRST_GPNMI_ENABLED                        0x00000001 /* -W--V */
#define NV_PAPU_GPRST_GPABORT                              3:3 /* -W-VF */
#define NV_PAPU_GPRST_GPABORT_DISABLED                     0x00000000 /* -WI-V */
#define NV_PAPU_GPRST_GPABORT_ENABLED                      0x00000001 /* -W--V */
#define NV_PAPU_GPCTLG                                     0x0003FF28 /* RW-4R */
#define NV_PAPU_GPCTLG_GPSTYP                              0:0 /* RW-VF */
#define NV_PAPU_GPCTLG_GPSTYP_NON_ISO                      0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLG_GPSTYP_ISO                          0x00000001 /* RW--V */
#define NV_PAPU_GPCTLG_SPARE                               23:1 /* RW-UF */
#define NV_PAPU_GPCTLG_SPARE_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT                                   0x0003FF20 /* RW-4R */
#define NV_PAPU_GPCTLOUT_GD0FMT                            1:0 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GD0FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GD0FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD0FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD0FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_GPCTLOUT_GP0TYP                            2:2 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GP0TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GP0TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD0SIZ                            4:3 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GD0SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GD0SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD0SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD1FMT                            6:5 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GD1FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GD1FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD1FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD1FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_GPCTLOUT_GP1TYP                            7:7 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GP1TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GP1TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD1SIZ                            9:8 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GD1SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GD1SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD1SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD2FMT                            11:10 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GD2FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GD2FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD2FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD2FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_GPCTLOUT_GP2TYP                            12:12 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GP2TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GP2TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD2SIZ                            14:13 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GD2SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GD2SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD2SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD3FMT                            16:15 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GD3FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GD3FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD3FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD3FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_GPCTLOUT_GP3TYP                            17:17 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GP3TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GP3TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD3SIZ                            19:18 /* RW-VF */
#define NV_PAPU_GPCTLOUT_GD3SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLOUT_GD3SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_GPCTLOUT_GD3SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_GPCTLOUT_SPARE                             23:20 /* RW-UF */
#define NV_PAPU_GPCTLOUT_SPARE_INIT                        0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLIN                                    0x0003FF24 /* RW-4R */
#define NV_PAPU_GPCTLIN_GDI0FMT                            1:0 /* RW-VF */
#define NV_PAPU_GPCTLIN_GDI0FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLIN_GDI0FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_GPCTLIN_GDI0FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_GPCTLIN_GDI0FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_GPCTLIN_GPI0TYP                            2:2 /* RW-VF */
#define NV_PAPU_GPCTLIN_GPI0TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLIN_GPI0TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_GPCTLIN_GDI0SIZ                            4:3 /* RW-VF */
#define NV_PAPU_GPCTLIN_GDI0SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLIN_GDI0SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_GPCTLIN_GDI0SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_GPCTLIN_GDI1FMT                            6:5 /* RW-VF */
#define NV_PAPU_GPCTLIN_GDI1FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLIN_GDI1FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_GPCTLIN_GDI1FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_GPCTLIN_GDI1FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_GPCTLIN_GPI1TYP                            7:7 /* RW-VF */
#define NV_PAPU_GPCTLIN_GPI1TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLIN_GPI1TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_GPCTLIN_GDI1SIZ                            9:8 /* RW-VF */
#define NV_PAPU_GPCTLIN_GDI1SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_GPCTLIN_GDI1SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_GPCTLIN_GDI1SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_GPCTLIN_SPARE                              23:10 /* RW-UF */
#define NV_PAPU_GPCTLIN_SPARE_INIT                         0x00000000 /* RWI-V */
#define NV_PAPU_GPMBO                                      0x0003FF08 /* RW-4R */
#define NV_PAPU_GPMBO_VALUE                                23:0 /* RWXUF */
#define NV_PAPU_GPMBI                                      0x0003FF0C /* RW-4R */
#define NV_PAPU_GPMBI_VALUE                                23:0 /* RWXUF */
#define NV_PAPU_GPGET                                      0x0003FF00 /* RW-4R */
#define NV_PAPU_GPGET_VALUE                                11:2 /* RWXUF */
#define NV_PAPU_GPPUT                                      0x0003FF04 /* RW-4R */
#define NV_PAPU_GPPUT_VALUE                                11:2 /* RWXUF */
#define NV_PAPU_GPIDRDY                                    0x0003FF10 /* RW-4R */
#define NV_PAPU_GPIDRDY_GPSETIDLE                          0:0 /* RW-VF */
#define NV_PAPU_GPIDRDY_GPSETIDLE_NOT_SET                  0x00000000 /* -WI-V */
#define NV_PAPU_GPIDRDY_GPSETIDLE_SET                      0x00000001 /* RW--V */
#define NV_PAPU_GPIDRDY_GPSTOPPED                          1:1 /* RW-VF */
#define NV_PAPU_GPIDRDY_GPSTOPPED_NOT_SET                  0x00000000 /* RWI-V */
#define NV_PAPU_GPIDRDY_GPSTOPPED_SET                      0x00000001 /* RW--V */
#define NV_PAPU_GPIDRDY_GPSTOP_ENABLE                      2:2 /* -W-VF */
#define NV_PAPU_GPIDRDY_GPSTOP_NOT_ENABLED                 0x00000000 /* -WI-V */
#define NV_PAPU_GPIDRDY_GPSTOP_ENABLED                     0x00000001 /* -W--V */
#define NV_PAPU_GPIDRDY_GPSETNINT                          3:3 /* -W-VF */
#define NV_PAPU_GPIDRDY_GPSETNINT_NOT_SET                  0x00000000 /* -WI-V */
#define NV_PAPU_GPIDRDY_GPSETNINT_SET                      0x00000001 /* -W--V */
#define NV_PAPU_GPT0CFG                                    0x0003FEC0 /* RW-4R */
#define NV_PAPU_GPT0CFG_GPT0RUN                            0:0 /* RW-VF */
#define NV_PAPU_GPT0CFG_GPT0RUN_IDLE                       0x00000000 /* RWI-V */
#define NV_PAPU_GPT0CFG_GPT0RUN_RUN                        0x00000001 /* RW--V */
#define NV_PAPU_GPT0CFG_GPT0DSTP                           1:1 /* RW-VF */
#define NV_PAPU_GPT0CFG_GPT0DSTP_RUN                       0x00000000 /* RWI-V */
#define NV_PAPU_GPT0CFG_GPT0DSTP_HOLD                      0x00000001 /* RW--V */
#define NV_PAPU_GPT1CFG                                    0x0003FED0 /* RW-4R */
#define NV_PAPU_GPT1CFG_GPT1RUN                            0:0 /* RW-VF */
#define NV_PAPU_GPT1CFG_GPT1RUN_IDLE                       0x00000000 /* RWI-V */
#define NV_PAPU_GPT1CFG_GPT1RUN_RUN                        0x00000001 /* RW--V */
#define NV_PAPU_GPT1CFG_GPT1DSTP                           1:1 /* RW-VF */
#define NV_PAPU_GPT1CFG_GPT1DSTP_RUN                       0x00000000 /* RWI-V */
#define NV_PAPU_GPT1CFG_GPT1DSTP_HOLD                      0x00000001 /* RW--V */
#define NV_PAPU_GPT0CTL                                    0x0003FEC4 /* RW-4R */
#define NV_PAPU_GPT0CTL_GPT0ACT                            1:0 /* -W-VF */
#define NV_PAPU_GPT0CTL_GPT0ACT_NOP                        0x00000000 /* -WI-V */
#define NV_PAPU_GPT0CTL_GPT0ACT_STZERO                     0x00000001 /* -W--V */
#define NV_PAPU_GPT0CTL_GPT0ACT_STCUR                      0x00000002 /* -W--V */
#define NV_PAPU_GPT0CTL_GPT0ACT_STOP                       0x00000003 /* -W--V */
#define NV_PAPU_GPT0CTL_GPT0ST                             2:2 /* R--VF */
#define NV_PAPU_GPT0CTL_GPT0ST_STOP                        0x00000000 /* R-I-V */
#define NV_PAPU_GPT0CTL_GPT0ST_RUN                         0x00000001 /* R---V */
#define NV_PAPU_GPT1CTL                                    0x0003FED4 /* RW-4R */
#define NV_PAPU_GPT1CTL_GPT1ACT                            1:0 /* -W-VF */
#define NV_PAPU_GPT1CTL_GPT1ACT_NOP                        0x00000000 /* -WI-V */
#define NV_PAPU_GPT1CTL_GPT1ACT_STZERO                     0x00000001 /* -W--V */
#define NV_PAPU_GPT1CTL_GPT1ACT_STCUR                      0x00000002 /* -W--V */
#define NV_PAPU_GPT1CTL_GPT1ACT_STOP                       0x00000003 /* -W--V */
#define NV_PAPU_GPT1CTL_GPT1ST                             2:2 /* R--VF */
#define NV_PAPU_GPT1CTL_GPT1ST_STOP                        0x00000000 /* R-I-V */
#define NV_PAPU_GPT1CTL_GPT1ST_RUN                         0x00000001 /* R---V */
#define NV_PAPU_GPT0TCNT                                   0x0003FEC8 /* RW-4R */
#define NV_PAPU_GPT0TCNT_VALUE                             23:0 /* RWXUF */
#define NV_PAPU_GPT1TCNT                                   0x0003FED8 /* RW-4R */
#define NV_PAPU_GPT1TCNT_VALUE                             23:0 /* RWXUF */
#define NV_PAPU_GPT0CCNT                                   0x0003FECC /* RW-4R */
#define NV_PAPU_GPT0CCNT_VALUE                             23:0 /* RWXUF */
#define NV_PAPU_GPT1CCNT                                   0x0003FEDC /* RW-4R */
#define NV_PAPU_GPT1CCNT_VALUE                             23:0 /* RWXUF */
#define NV_PAPU_GPISTS                                     0x0003FF14 /* RW-4R */
#define NV_PAPU_GPISTS_GPSTRTSTS                           0:0 /* RW-VF */
#define NV_PAPU_GPISTS_GPSTRTSTS_NO_INTR                   0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPSTRTSTS_INTR                      0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPSTRTSTS_CLR                       0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPABRTSTS                           1:1 /* RW-VF */
#define NV_PAPU_GPISTS_GPABRTSTS_NO_INTR                   0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPABRTSTS_INTR                      0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPABRTSTS_CLR                       0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPPUTSTS                            2:2 /* RW-VF */
#define NV_PAPU_GPISTS_GPPUTSTS_NO_INTR                    0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPPUTSTS_INTR                       0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPPUTSTS_CLR                        0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPMBISTS                            3:3 /* RW-VF */
#define NV_PAPU_GPISTS_GPMBISTS_NO_INTR                    0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPMBISTS_INTR                       0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPMBISTS_CLR                        0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPD1STS                             4:4 /* R--VF */
#define NV_PAPU_GPISTS_GPD1STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPD1STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPD1STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPD2STS                             5:5 /* RW-VF */
#define NV_PAPU_GPISTS_GPD2STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPD2STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPD2STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPD3STS                             6:6 /* RW-VF */
#define NV_PAPU_GPISTS_GPD3STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPD3STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPD3STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPDEOLSTS                           7:7 /* RW-VF */
#define NV_PAPU_GPISTS_GPDEOLSTS_NO_INTR                   0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPDEOLSTS_INTR                      0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPDEOLSTS_CLR                       0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPT0STS                             8:8 /* RW-VF */
#define NV_PAPU_GPISTS_GPT0STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPT0STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPT0STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPT1STS                             9:9 /* RW-VF */
#define NV_PAPU_GPISTS_GPT1STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPT1STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPT1STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_GPISTS_GPDERRSTS                           10:10 /* RW-VF */
#define NV_PAPU_GPISTS_GPDERRSTS_NO_INTR                   0x00000000 /* R-I-V */
#define NV_PAPU_GPISTS_GPDERRSTS_INTR                      0x00000001 /* R---V */
#define NV_PAPU_GPISTS_GPDERRSTS_CLR                       0x00000001 /* -W--V */
#define NV_PAPU_GPHDRV(i)                                  (0x0003FE40+(i)*4) /* R--4A */
#define NV_PAPU_GPHDRV__SIZE_1                             32 /* */ 
#define NV_PAPU_GPHDRV_MHR                                 2:0 /* R--UF */
#define NV_PAPU_GPHDRV_VLD                                 3:3 /* R--UF */
#define NV_PAPU_GPHDRV_VLD_INVALID                         0x00000000 /* R-I-V */
#define NV_PAPU_GPHDRV_VLD_VALID                           0x00000001 /* R---V */
#define NV_PAPU_GPGSCNT                                    0x0003FF18 /* R--4R */
#define NV_PAPU_GPGSCNT_GSCNT                              23:0 /* R--UF */
#define NV_PAPU_GPDCFG                                     0x0003FF5C /* RW-4R */
#define NV_PAPU_GPDCFG_GPDASTRT                            0:0 /* RW-VF */
#define NV_PAPU_GPDCFG_GPDASTRT_DISABLED                   0x00000000 /* RWI-V */
#define NV_PAPU_GPDCFG_GPDASTRT_ENABLED                    0x00000001 /* RW--V */
#define NV_PAPU_GPDCFG_GPDARDY                             1:1 /* RW-VF */
#define NV_PAPU_GPDCFG_GPDARDY_DISABLED                    0x00000000 /* RWI-V */
#define NV_PAPU_GPDCFG_GPDARDY_ENABLED                     0x00000001 /* RW--V */
#define NV_PAPU_GPDCFG_GPDIOCR                             2:2 /* RW-VF */
#define NV_PAPU_GPDCFG_GPDIOCR_DISABLED                    0x00000000 /* RWI-V */
#define NV_PAPU_GPDCFG_GPDIOCR_ENABLED                     0x00000001 /* RW--V */
#define NV_PAPU_GPDCFG_GPDEOLR                             3:3 /* RW-VF */
#define NV_PAPU_GPDCFG_GPDEOLR_DISABLED                    0x00000000 /* RWI-V */
#define NV_PAPU_GPDCFG_GPDEOLR_ENABLED                     0x00000001 /* RW--V */
#define NV_PAPU_GPDCFG_GPDERRR                             4:4 /* RW-VF */
#define NV_PAPU_GPDCFG_GPDERRR_DISABLED                    0x00000000 /* RWI-V */
#define NV_PAPU_GPDCFG_GPDERRR_ENABLED                     0x00000001 /* RW--V */
#define NV_PAPU_GPDCTL                                     0x0003FF58 /* RW-4R */
#define NV_PAPU_GPDCTL_GPDACT                              2:0 /* RW-VF */
#define NV_PAPU_GPDCTL_GPDACT_NOP                          0x00000000 /* RWI-V */
#define NV_PAPU_GPDCTL_GPDACT_START                        0x00000001 /* -W--V */
#define NV_PAPU_GPDCTL_GPDACT_STOP                         0x00000002 /* -W--V */
#define NV_PAPU_GPDCTL_GPDACT_FREEZE                       0x00000003 /* -W--V */
#define NV_PAPU_GPDCTL_GPDACT_UNFREEZE                     0x00000004 /* -W--V */
#define NV_PAPU_GPDCTL_GPDFRZ                              3:3 /* R--VF */
#define NV_PAPU_GPDCTL_GPDFRZ_NOT_FROZE                    0x00000000 /* R-I-V */
#define NV_PAPU_GPDCTL_GPDFRZ_FROZE                        0x00000001 /* R---V */
#define NV_PAPU_GPDCTL_GPDRUN                              4:4 /* R--VF */
#define NV_PAPU_GPDCTL_GPDRUN_NOT_RUN                      0x00000000 /* R-I-V */
#define NV_PAPU_GPDCTL_GPDRUN_RUNNING                      0x00000001 /* R---V */
#define NV_PAPU_GPDCTL_GPDSTP                              5:5 /* R--VF */
#define NV_PAPU_GPDCTL_GPDSTP_NOT_STOP                     0x00000000 /* R-I-V */
#define NV_PAPU_GPDCTL_GPDFRZ_STOPPED                      0x00000001 /* R---V */
#define NV_PAPU_GPDSPT                                     0x0003FF54 /* RW-4R */
#define NV_PAPU_GPDSPT_GPDSBPT                             13:0 /* RW-VF */
#define NV_PAPU_GPDSPT_GPDSBPT_INIT                        0x00000000 /* RWI-V */
#define NV_PAPU_GPDSPT_GPDEOL                              14:14 /* RW-VF */
#define NV_PAPU_GPDSPT_GPDEOL_EOL                          0x00000001 /* RWI-V */
#define NV_PAPU_GPDSPT_GPDEOL_NOT_EOL                      0x00000000 /* RW--V */
#define NV_PAPU_GPNSPT                                     0x0003FF50 /* RW-4R */
#define NV_PAPU_GPNSPT_GPNSBPT                             13:0 /* RW-VF */
#define NV_PAPU_GPNSPT_GPNSBPT_INIT                        0x00000000 /* RWI-V */
#define NV_PAPU_GPNSPT_GPNEOL                              14:14 /* RW-VF */
#define NV_PAPU_GPNSPT_GPNEOL_NOT_EOL                      0x00000000 /* RWI-V */
#define NV_PAPU_GPNSPT_GPNEOL_EOL                          0x00000001 /* RW--V */
#define NV_PAPU_GPDBASE(i)                                 (0x0003FF30+(i)*8) /* RW-4A */
#define NV_PAPU_GPDBASE__SIZE_1                            4 /* */ 
#define NV_PAPU_GPDBASE_BASE                               23:0 /* R--UF */
#define NV_PAPU_GPDSIZE(i)                                 (0x0003FF34+(i)*8) /* RW-4A */
#define NV_PAPU_GPDSIZE__SIZE_1                            4 /* */ 
#define NV_PAPU_GPDSIZE_SIZE                               23:0 /* R--UF */
#define NV_PAPU_GPDDEBUG                                   0x0003FF2C /* R--4R */
#define NV_PAPU_GPDDEBUG_PBADBLK                           13:0 /* R--VF */
#define NV_PAPU_GPDDEBUG_ILLSMBUFID                        14:14 /* R--VF */
#define NV_PAPU_GPDDEBUG_ILLSMBUFID_NOT_ILL                0x00000000 /* R---V */
#define NV_PAPU_GPDDEBUG_ILLSMBUFID_ILL                    0x00000001 /* R---V */
#define NV_PAPU_GPDDEBUG_ILLSMDATAFMT                      15:15 /* R--VF */
#define NV_PAPU_GPDDEBUG_ILLSMDATAFMT_NOT_ILL              0x00000000 /* R---V */
#define NV_PAPU_GPDDEBUG_ILLSMDATAFMT_ILL                  0x00000001 /* R---V */
#define NV_PAPU_GPDDEBUG_ILLCOUNT                          16:16 /* R--VF */
#define NV_PAPU_GPDDEBUG_ILLCOUNT_NOT_ILL                  0x00000000 /* R---V */
#define NV_PAPU_GPDDEBUG_ILLCOUNT_ILL                      0x00000001 /* R---V */
#define NV_PAPU_GPDDEBUG_ILLDSPADDR                        17:17 /* R--VF */
#define NV_PAPU_GPDDEBUG_ILLDSPADDR_NOT_ILL                0x00000000 /* R---V */
#define NV_PAPU_GPDDEBUG_ILLDSPADDR_ILL                    0x00000001 /* R---V */
#define NV_PAPU_EPXMEM(i)                                  (0x50000+4*(i)) /* RW--M */
#define NV_PAPU_EPXMEM__SIZE_1                             0x0C00 /* */ 
#define NV_PAPU_EPYMEM(i)                                  (0x56000+4*(i)) /* RW--M */
#define NV_PAPU_EPYMEM__SIZE_1                             0x0100 /* */ 
#define NV_PAPU_EPPMEM(i)                                  (0x5A000+4*(i)) /* RW--M */
#define NV_PAPU_EPPMEM__SIZE_1                             0x1000 /* */ 
#define NV_PAPU_EPRST                                      0x0005FFFC /* RW-4R */
#define NV_PAPU_EPRST_EPRST                                0:0 /* RW-VF */
#define NV_PAPU_EPRST_EPRST_ENABLED                        0x00000000 /* RWI-V */
#define NV_PAPU_EPRST_EPRST_DISABLED                       0x00000001 /* RW--V */
#define NV_PAPU_EPRST_EPDSPRST                             1:1 /* RW-VF */
#define NV_PAPU_EPRST_EPDSPRST_ENABLED                     0x00000000 /* RWI-V */
#define NV_PAPU_EPRST_EPDSPRST_DISABLED                    0x00000001 /* RW--V */
#define NV_PAPU_EPRST_EPNMI                                2:2 /* -W-VF */
#define NV_PAPU_EPRST_EPNMI_DISABLED                       0x00000000 /* -WI-V */
#define NV_PAPU_EPRST_EPNMI_ENABLED                        0x00000001 /* -W--V */
#define NV_PAPU_EPRST_EPABORT                              3:3 /* -W-VF */
#define NV_PAPU_EPRST_EPABORT_DISABLED                     0x00000000 /* -WI-V */
#define NV_PAPU_EPRST_EPABORT_ENABLED                      0x00000001 /* -W--V */
#define NV_PAPU_EPCTLG                                     0x0005FF28 /* RW-4R */
#define NV_PAPU_EPCTLG_EPSTYP                              0:0 /* RW-VF */
#define NV_PAPU_EPCTLG_EPSTYP_NON_ISO                      0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLG_EPSTYP_ISO                          0x00000001 /* RW--V */
#define NV_PAPU_EPCTLG_SPARE                               23:1 /* RW-UF */
#define NV_PAPU_EPCTLG_SPARE_INIT                          0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT                                   0x0005FF20 /* RW-4R */
#define NV_PAPU_EPCTLOUT_ED0FMT                            1:0 /* RW-VF */
#define NV_PAPU_EPCTLOUT_ED0FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_ED0FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED0FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED0FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_EPCTLOUT_EP0TYP                            2:2 /* RW-VF */
#define NV_PAPU_EPCTLOUT_EP0TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_EP0TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED0SIZ                            4:3 /* RW-VF */
#define NV_PAPU_EPCTLOUT_ED0SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_ED0SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED0SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED1FMT                            6:5 /* RW-VF */
#define NV_PAPU_EPCTLOUT_ED1FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_ED1FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED1FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED1FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_EPCTLOUT_EP1TYP                            7:7 /* RW-VF */
#define NV_PAPU_EPCTLOUT_EP1TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_EP1TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED1SIZ                            9:8 /* RW-VF */
#define NV_PAPU_EPCTLOUT_ED1SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_ED1SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED1SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED2FMT                            11:10 /* RW-VF */
#define NV_PAPU_EPCTLOUT_ED2FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_ED2FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED2FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED2FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_EPCTLOUT_EP2TYP                            12:12 /* RW-VF */
#define NV_PAPU_EPCTLOUT_EP2TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_EP2TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED2SIZ                            14:13 /* RW-VF */
#define NV_PAPU_EPCTLOUT_ED2SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_ED2SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED2SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED3FMT                            16:15 /* RW-VF */
#define NV_PAPU_EPCTLOUT_ED3FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_ED3FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED3FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED3FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_EPCTLOUT_EP3TYP                            17:17 /* RW-VF */
#define NV_PAPU_EPCTLOUT_EP3TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_EP3TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED3SIZ                            19:18 /* RW-VF */
#define NV_PAPU_EPCTLOUT_ED3SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLOUT_ED3SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_EPCTLOUT_ED3SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_EPCTLOUT_SPARE                             23:20 /* RW-UF */
#define NV_PAPU_EPCTLOUT_SPARE_INIT                        0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLIN                                    0x0005FF24 /* RW-4R */
#define NV_PAPU_EPCTLIN_EDI0FMT                            1:0 /* RW-VF */
#define NV_PAPU_EPCTLIN_EDI0FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLIN_EDI0FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_EPCTLIN_EDI0FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_EPCTLIN_EDI0FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_EPCTLIN_EPI0TYP                            2:2 /* RW-VF */
#define NV_PAPU_EPCTLIN_EPI0TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLIN_EPI0TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_EPCTLIN_EDI0SIZ                            4:3 /* RW-VF */
#define NV_PAPU_EPCTLIN_EDI0SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLIN_EDI0SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_EPCTLIN_EDI0SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_EPCTLIN_EDI1FMT                            6:5 /* RW-VF */
#define NV_PAPU_EPCTLIN_EDI1FMT_MONO                       0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLIN_EDI1FMT_STEREO                     0x00000001 /* RW--V */
#define NV_PAPU_EPCTLIN_EDI1FMT_QUAD                       0x00000002 /* RW--V */
#define NV_PAPU_EPCTLIN_EDI1FMT_HEX                        0x00000003 /* RW--V */
#define NV_PAPU_EPCTLIN_EPI1TYP                            7:7 /* RW-VF */
#define NV_PAPU_EPCTLIN_EPI1TYP_NON_ISO                    0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLIN_EPI1TYP_ISO                        0x00000001 /* RW--V */
#define NV_PAPU_EPCTLIN_EDI1SIZ                            9:8 /* RW-VF */
#define NV_PAPU_EPCTLIN_EDI1SIZ_8                          0x00000000 /* RWI-V */
#define NV_PAPU_EPCTLIN_EDI1SIZ_16                         0x00000001 /* RW--V */
#define NV_PAPU_EPCTLIN_EDI1SIZ_32                         0x00000002 /* RW--V */
#define NV_PAPU_EPCTLIN_SPARE                              23:10 /* RW-UF */
#define NV_PAPU_EPCTLIN_SPARE_INIT                         0x00000000 /* RWI-V */
#define NV_PAPU_EPMBO                                      0x0005FF08 /* RW-4R */
#define NV_PAPU_EPMBO_VALUE                                23:0 /* RWXUF */
#define NV_PAPU_EPMBI                                      0x0005FF0C /* RW-4R */
#define NV_PAPU_EPMBI_VALUE                                23:0 /* RWXUF */
#define NV_PAPU_EPGET                                      0x0005FF00 /* RW-4R */
#define NV_PAPU_EPGET_VALUE                                11:2 /* RWXUF */
#define NV_PAPU_EPPUT                                      0x0005FF04 /* RW-4R */
#define NV_PAPU_EPPUT_VALUE                                11:2 /* RWXUF */
#define NV_PAPU_EPIDRDY                                    0x0005FF10 /* RW-4R */
#define NV_PAPU_EPIDRDY_EPSETIDLE                          0:0 /* RW-VF */
#define NV_PAPU_EPIDRDY_EPSETIDLE_NOT_SET                  0x00000000 /* RWI-V */
#define NV_PAPU_EPIDRDY_EPSETIDLE_SET                      0x00000001 /* -W--V */
#define NV_PAPU_EPIDRDY_EPSTOPPED                          1:1 /* RW-VF */
#define NV_PAPU_EPIDRDY_EPSTOPPED_NOT_SET                  0x00000000 /* RWI-V */
#define NV_PAPU_EPIDRDY_EPSTOPPED_SET                      0x00000001 /* RW--V */
#define NV_PAPU_EPIDRDY_EPSTOP_ENABLE                      2:2 /* -W-VF */
#define NV_PAPU_EPIDRDY_EPSTOP_NOT_ENABLED                 0x00000000 /* -WI-V */
#define NV_PAPU_EPIDRDY_EPSTOP_ENABLED                     0x00000001 /* -W--V */
#define NV_PAPU_EPIDRDY_EPSETNINT                          3:3 /* -W-VF */
#define NV_PAPU_EPIDRDY_EPSETNINT_NOT_SET                  0x00000000 /* -WI-V */
#define NV_PAPU_EPIDRDY_EPSETNINT_SET                      0x00000001 /* -W--V */
#define NV_PAPU_EPT0CFG                                    0x0005FEC0 /* RW-4R */
#define NV_PAPU_EPT0CFG_EPT0RUN                            0:0 /* RW-VF */
#define NV_PAPU_EPT0CFG_EPT0RUN_IDLE                       0x00000000 /* RWI-V */
#define NV_PAPU_EPT0CFG_EPT0RUN_RUN                        0x00000001 /* RW--V */
#define NV_PAPU_EPT0CFG_EPT0DSTP                           1:1 /* RW-VF */
#define NV_PAPU_EPT0CFG_EPT0DSTP_RUN                       0x00000000 /* RWI-V */
#define NV_PAPU_EPT0CFG_EPT0DSTP_HOLD                      0x00000001 /* RW--V */
#define NV_PAPU_EPT1CFG                                    0x0005FED0 /* RW-4R */
#define NV_PAPU_EPT1CFG_EPT1RUN                            0:0 /* RW-VF */
#define NV_PAPU_EPT1CFG_EPT1RUN_IDLE                       0x00000000 /* RWI-V */
#define NV_PAPU_EPT1CFG_EPT1RUN_RUN                        0x00000001 /* RW--V */
#define NV_PAPU_EPT1CFG_EPT1DSTP                           1:1 /* RW-VF */
#define NV_PAPU_EPT1CFG_EPT1DSTP_RUN                       0x00000000 /* RWI-V */
#define NV_PAPU_EPT1CFG_EPT1DSTP_HOLD                      0x00000001 /* RW--V */
#define NV_PAPU_EPT0CTL                                    0x0005FEC4 /* RW-4R */
#define NV_PAPU_EPT0CTL_EPT0ACT                            1:0 /* -W-VF */
#define NV_PAPU_EPT0CTL_EPT0ACT_NOP                        0x00000000 /* -WI-V */
#define NV_PAPU_EPT0CTL_EPT0ACT_STZERO                     0x00000001 /* -W--V */
#define NV_PAPU_EPT0CTL_EPT0ACT_STCUR                      0x00000002 /* -W--V */
#define NV_PAPU_EPT0CTL_EPT0ACT_STOP                       0x00000003 /* -W--V */
#define NV_PAPU_EPT0CTL_EPT0ST                             2:2 /* R--VF */
#define NV_PAPU_EPT0CTL_EPT0ST_STOP                        0x00000000 /* R-I-V */
#define NV_PAPU_EPT0CTL_EPT0ST_RUN                         0x00000001 /* R---V */
#define NV_PAPU_EPT1CTL                                    0x0005FED4 /* RW-4R */
#define NV_PAPU_EPT1CTL_EPT1ACT                            1:0 /* -W-VF */
#define NV_PAPU_EPT1CTL_EPT1ACT_NOP                        0x00000000 /* -WI-V */
#define NV_PAPU_EPT1CTL_EPT1ACT_STZERO                     0x00000001 /* -W--V */
#define NV_PAPU_EPT1CTL_EPT1ACT_STCUR                      0x00000002 /* -W--V */
#define NV_PAPU_EPT1CTL_EPT1ACT_STOP                       0x00000003 /* -W--V */
#define NV_PAPU_EPT1CTL_EPT1ST                             2:2 /* R--VF */
#define NV_PAPU_EPT1CTL_EPT1ST_STOP                        0x00000000 /* R-I-V */
#define NV_PAPU_EPT1CTL_EPT1ST_RUN                         0x00000001 /* R---V */
#define NV_PAPU_EPT0TCNT                                   0x0005FEC8 /* RW-4R */
#define NV_PAPU_EPT0TCNT_VALUE                             23:0 /* RWXUF */
#define NV_PAPU_EPT1TCNT                                   0x0005FED8 /* RW-4R */
#define NV_PAPU_EPT1TCNT_VALUE                             23:0 /* RWXUF */
#define NV_PAPU_EPT0CCNT                                   0x0005FECC /* RW-4R */
#define NV_PAPU_EPT0CCNT_VALUE                             23:0 /* RWXUF */
#define NV_PAPU_EPT1CCNT                                   0x0005FEDC /* RW-4R */
#define NV_PAPU_EPT1CCNT_VALUE                             23:0 /* RWXUF */
#define NV_PAPU_EPISTS                                     0x0005FF14 /* RW-4R */
#define NV_PAPU_EPISTS_EPSTRTSTS                           0:0 /* RW-VF */
#define NV_PAPU_EPISTS_EPSTRTSTS_NO_INTR                   0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPSTRTSTS_INTR                      0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPSTRTSTS_CLR                       0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPABRTSTS                           1:1 /* RW-VF */
#define NV_PAPU_EPISTS_EPABRTSTS_NO_INTR                   0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPABRTSTS_INTR                      0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPABRTSTS_CLR                       0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPPUTSTS                            2:2 /* RW-VF */
#define NV_PAPU_EPISTS_EPPUTSTS_NO_INTR                    0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPPUTSTS_INTR                       0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPPUTSTS_CLR                        0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPMBISTS                            3:3 /* RW-VF */
#define NV_PAPU_EPISTS_EPMBISTS_NO_INTR                    0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPMBISTS_INTR                       0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPMBISTS_CLR                        0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPD1STS                             4:4 /* R--VF */
#define NV_PAPU_EPISTS_EPD1STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPD1STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPD1STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPD2STS                             5:5 /* RW-VF */
#define NV_PAPU_EPISTS_EPD2STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPD2STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPD2STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPD3STS                             6:6 /* RW-VF */
#define NV_PAPU_EPISTS_EPD3STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPD3STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPD3STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPDEOLSTS                           7:7 /* RW-VF */
#define NV_PAPU_EPISTS_EPDEOLSTS_NO_INTR                   0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPDEOLSTS_INTR                      0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPDEOLSTS_CLR                       0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPT0STS                             8:8 /* RW-VF */
#define NV_PAPU_EPISTS_EPT0STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPT0STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPT0STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPT1STS                             9:9 /* RW-VF */
#define NV_PAPU_EPISTS_EPT1STS_NO_INTR                     0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPT1STS_INTR                        0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPT1STS_CLR                         0x00000001 /* -W--V */
#define NV_PAPU_EPISTS_EPDERRSTS                           10:10 /* RW-VF */
#define NV_PAPU_EPISTS_EPDERRSTS_NO_INTR                   0x00000000 /* R-I-V */
#define NV_PAPU_EPISTS_EPDERRSTS_INTR                      0x00000001 /* R---V */
#define NV_PAPU_EPISTS_EPDERRSTS_CLR                       0x00000001 /* -W--V */
#define NV_PAPU_EPGSCNT                                    0x0005FF18 /* R--4R */
#define NV_PAPU_EPGSCNT_GSCNT                              23:0 /* R--UF */
#define NV_PAPU_EPDCFG                                     0x0005FF5C /* RW-4R */
#define NV_PAPU_EPDCFG_EPDASTRT                            0:0 /* RW-VF */
#define NV_PAPU_EPDCFG_EPDASTRT_DISABLED                   0x00000000 /* RWI-V */
#define NV_PAPU_EPDCFG_EPDASTRT_ENABLED                    0x00000001 /* RW--V */
#define NV_PAPU_EPDCFG_EPDARDY                             1:1 /* RW-VF */
#define NV_PAPU_EPDCFG_EPDARDY_DISABLED                    0x00000000 /* RWI-V */
#define NV_PAPU_EPDCFG_EPDARDY_ENABLED                     0x00000001 /* RW--V */
#define NV_PAPU_EPDCFG_EPDIOCR                             2:2 /* RW-VF */
#define NV_PAPU_EPDCFG_EPDIOCR_DISABLED                    0x00000000 /* RWI-V */
#define NV_PAPU_EPDCFG_EPDIOCR_ENABLED                     0x00000001 /* RW--V */
#define NV_PAPU_EPDCFG_EPDEOLR                             3:3 /* RW-VF */
#define NV_PAPU_EPDCFG_EPDEOLR_DISABLED                    0x00000000 /* RWI-V */
#define NV_PAPU_EPDCFG_EPDEOLR_ENABLED                     0x00000001 /* RW--V */
#define NV_PAPU_EPDCFG_EPDERRR                             4:4 /* RW-VF */
#define NV_PAPU_EPDCFG_EPDERRR_DISABLED                    0x00000000 /* RWI-V */
#define NV_PAPU_EPDCFG_EPDERRR_ENABLED                     0x00000001 /* RW--V */
#define NV_PAPU_EPDCTL                                     0x0005FF58 /* RW-4R */
#define NV_PAPU_EPDCTL_EPDACT                              2:0 /* RW-VF */
#define NV_PAPU_EPDCTL_EPDACT_NOP                          0x00000000 /* RWI-V */
#define NV_PAPU_EPDCTL_EPDACT_START                        0x00000001 /* -W--V */
#define NV_PAPU_EPDCTL_EPDACT_STOP                         0x00000002 /* -W--V */
#define NV_PAPU_EPDCTL_EPDACT_FREEZE                       0x00000003 /* -W--V */
#define NV_PAPU_EPDCTL_EPDACT_UNFREEZE                     0x00000004 /* -W--V */
#define NV_PAPU_EPDCTL_EPDFRZ                              3:3 /* R--VF */
#define NV_PAPU_EPDCTL_EPDFRZ_NOT_FROZE                    0x00000000 /* R-I-V */
#define NV_PAPU_EPDCTL_EPDFRZ_FROZE                        0x00000001 /* R---V */
#define NV_PAPU_EPDCTL_EPDRUN                              4:4 /* R--VF */
#define NV_PAPU_EPDCTL_EPDRUN_NOT_RUN                      0x00000000 /* R-I-V */
#define NV_PAPU_EPDCTL_EPDRUN_RUNNING                      0x00000001 /* R---V */
#define NV_PAPU_EPDCTL_EPDSTP                              5:5 /* R--VF */
#define NV_PAPU_EPDCTL_EPDSTP_NOT_STOP                     0x00000000 /* R-I-V */
#define NV_PAPU_EPDCTL_EPDFRZ_STOPPED                      0x00000001 /* R---V */
#define NV_PAPU_EPDSPT                                     0x0005FF54 /* RW-4R */
#define NV_PAPU_EPDSPT_EPDSBPT                             13:0 /* RW-VF */
#define NV_PAPU_EPDSPT_EPDSBPT_INIT                        0x00000000 /* RWI-V */
#define NV_PAPU_EPDSPT_EPDEOL                              14:14 /* RW-VF */
#define NV_PAPU_EPDSPT_EPDEOL_EOL                          0x00000001 /* RWI-V */
#define NV_PAPU_EPDSPT_EPDEOL_NOT_EOL                      0x00000000 /* RW--V */
#define NV_PAPU_EPNSPT                                     0x0005FF50 /* RW-4R */
#define NV_PAPU_EPNSPT_EPNSBPT                             13:0 /* RW-VF */
#define NV_PAPU_EPNSPT_EPNSBPT_INIT                        0x00000000 /* RWI-V */
#define NV_PAPU_EPNSPT_EPNEOL                              14:14 /* RW-VF */
#define NV_PAPU_EPNSPT_EPNEOL_EOL                          0x00000001 /* RWI-V */
#define NV_PAPU_EPNSPT_EPNEOL_NOT_EOL                      0x00000000 /* RW--V */
#define NV_PAPU_EPDBASE(i)                                 (0x0005FF30+(i)*8) /* RW-4A */
#define NV_PAPU_EPDBASE__SIZE_1                            4 /* */ 
#define NV_PAPU_EPDBASE_BASE                               23:0 /* R--UF */
#define NV_PAPU_EPDSIZE(i)                                 (0x0005FF34+(i)*8) /* RW-4A */
#define NV_PAPU_EPDSIZE__SIZE_1                            4 /* */ 
#define NV_PAPU_EPDSIZE_SIZE                               23:0 /* R--UF */
#define NV_PAPU_EPDDEBUG                                   0x0005FF2C /* R--4R */
#define NV_PAPU_EPDDEBUG_PBADBLK                           13:0 /* R--VF */
#define NV_PAPU_EPDDEBUG_ILLSMBUFID                        14:14 /* R--VF */
#define NV_PAPU_EPDDEBUG_ILLSMBUFID_NOT_ILL                0x00000000 /* R---V */
#define NV_PAPU_EPDDEBUG_ILLSMBUFID_ILL                    0x00000001 /* R---V */
#define NV_PAPU_EPDDEBUG_ILLSMDATAFMT                      15:15 /* R--VF */
#define NV_PAPU_EPDDEBUG_ILLSMDATAFMT_NOT_ILL              0x00000000 /* R---V */
#define NV_PAPU_EPDDEBUG_ILLSMDATAFMT_ILL                  0x00000001 /* R---V */
#define NV_PAPU_EPDDEBUG_ILLCOUNT                          16:16 /* R--VF */
#define NV_PAPU_EPDDEBUG_ILLCOUNT_NOT_ILL                  0x00000000 /* R---V */
#define NV_PAPU_EPDDEBUG_ILLCOUNT_ILL                      0x00000001 /* R---V */

#endif /* __NV_PAPU_H__ */
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nvrm.h ===
#ifndef _NVRM_H_
#define _NVRM_H_

 /***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-2000 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-2000  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/

/**************** Resource Manager Defines and Structures ******************\
*                                                                           *
* Module: NVRM.H                                                            *
*       Resource Manager defines and structures used throughout the code.   *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/

//---------------------------------------------------------------------------
//
//  Version number of files built using this header file.
//
//  The format of this is 0x00010206, where
//   - 0x0001 is the chip architecture
//   -   0x02 is the software release
//   -   0x06 is the minor revision
//
//---------------------------------------------------------------------------

#define NVRM_VERSION    0x00030200

//---------------------------------------------------------------------------
//  define some inline assembly instructions

#ifdef __WATCOMC__

void my_sti();
#pragma aux my_sti = \
    "pushf" \
    "sti";

void my_cli();
#pragma aux my_cli =  \
    "popf";

#else   // if not Watcom, its the Microsoft compiler

#define my_sti \
    _asm    pushf   \
    _asm    sti
#define my_cli \
    __asm   popf

#endif  // _WATCOMC_

//---------------------------------------------------------------------------
//
//  NVidia data types.
//
//---------------------------------------------------------------------------

#include <nvtypes.h>

//
// Fixed point math types and macros.
//
typedef signed long     S016d016;
typedef unsigned long   U016d016;
typedef signed long     S008d024;
typedef unsigned long   U008d024;
typedef signed long     S012d020;
typedef unsigned long   U012d020;

#define FIX16_POINT             16
#define FIX16_SCALE             ((U032)1<<FIX16_POINT)
#define FIX16_INT_MASK          ((U032)~0<<FIX16_POINT)
#define FIX16_FRAC_MASK         (~FIX16_INT_MASK)
#define FIX16_INT(f)            ((f)>>FIX16_POINT)
#define FIX16_FRAC(f)           ((f)&FIX16_FRAC_MASK)
#define INT_FIX16(f)            ((f)<<FIX16_POINT)
#define FIX16(i)                (S016d016)((i)*FIX16_SCALE))
#define FIX16_MUL(f1,f2)        ((FIX16_INT(f1)*FIX16_INT(f2)<<FIX16_POINT)     \
                                +(FIX16_INT(f1)*FIX16_FRAC(f2))                 \
                                +(FIX16_FRAC(f1)*FIX16_INT(f2))                 \
                                +(FIX16_FRAC(f1)*FIX16_FRAC(f2)>>FIX16_POINT))
#define FIX16_DIV(f1,f2)        (((f1)<<(FIX16_POINT/2))/((f2)>>(FIX16_POINT/2)))
#define FIX16_DIVI(f1,f2)       ((f1)/((f2)>>(FIX16_POINT)))
#define FIX16_IDIV(f1,f2)       (((f1)<<(FIX16_POINT))/(f2))
#define FIX24_POINT             24
#define FIX24_SCALE             ((U032)1<<FIX24_POINT)
#define FIX24_INT_MASK          ((U032)~0<<FIX24_POINT)
#define FIX24_FRAC_MASK         (~FIX24_INT_MASK)
#define FIX24_TO_INT(f)         ((f)>>FIX24_POINT)
#define FIX24(i)                ((S008d024)((i)*FIX24_SCALE))
#define FIX24_MUL(f1,f2)        (((f1)>>(FIX24_POINT/2))*((f2)>>(FIX24_POINT/2)))
#define FIX24_DIV(f1,f2)        (((f1)<<(FIX24_POINT/2))/((f2)>>(FIX24_POINT/2)))
#define FIX24_DIVI(f1,f2)       ((f1)/((f2)>>(FIX24_POINT)))
#define FIX24_IDIV(f1,f2)       (((f1)<<(FIX24_POINT))/(f2))

//---------------------------------------------------------------------------
//
//  Common types.
//
//---------------------------------------------------------------------------

#ifndef VOID
#define VOID            void
#endif
#ifndef BOOL
#define BOOL            S032
#endif
#ifndef TRUE
#define TRUE            !0L
#endif
#ifndef FALSE
#define FALSE           0L
#endif
#ifndef NULL
#define NULL            0L
#endif
    
//---------------------------------------------------------------------------
//
//  Error codes.
//
//---------------------------------------------------------------------------

//
// External codes.
//
#define NV_ERROR_1                      0x0100
#define NV_TYPE_CONFLICT                (0x01|NV_ERROR_1)
#define NV_OUT_OF_RANGE                 (0x02|NV_ERROR_1)
#define NV_NO_CONNECTION                (0x03|NV_ERROR_1)
#define NV_NO_SUCH_OBJECT               (0x04|NV_ERROR_1)
#define NV_NAME_IN_USE                  (0x05|NV_ERROR_1)
#define NV_OUT_OF_RESOURCES             (0x06|NV_ERROR_1)
#define NV_TRANSLATION_VIOLATION        (0x07|NV_ERROR_1)
#define NV_PROTECTION_VIOLATION         (0x08|NV_ERROR_1)
#define NV_BUFFER_BUSY                  (0x09|NV_ERROR_1)
#define NV_ILLEGAL_ACCESS               (0x0A|NV_ERROR_1)
#define NV_BAD_COLORMAP_FORMAT          (0x0B|NV_ERROR_1)
#define NV_BAD_COLOR_FORMAT             (0x0C|NV_ERROR_1)
#define NV_BAD_MONOCHROME_FORMAT        (0x0D|NV_ERROR_1)
#define NV_BAD_PATTERN_SHAPE            (0x0E|NV_ERROR_1)
#define NV_BAD_SUBDIVIDE                (0x0F|NV_ERROR_1)
#define NV_NO_CURRENT_POINT             (0x10|NV_ERROR_1)
#define NV_BAD_AUDIO_FORMAT             (0x11|NV_ERROR_1)
#define NV_NO_DMA_TRANSLATION           (0x12|NV_ERROR_1)
#define NV_INCOMPLETE_METHOD            (0x13|NV_ERROR_1)
#define NV_RESERVED_ADDRESS             (0x14|NV_ERROR_1)
#define NV_UNIMPLEMENTED_PATCH          (0x15|NV_ERROR_1)
#define NV_OS_NAME_ERROR                (0x16|NV_ERROR_1)
#define NV_INCOMPLETE_PATCH             (0x17|NV_ERROR_1)
#define NV_BUFFERGAP_ERROR              (0x18|NV_ERROR_1)
#define NV_FIFO_OVERFLOW                (0x19|NV_ERROR_1)
//
// Internal codes.
//
typedef U032 RM_STATUS;
#define NUM_RM_ERRORS                   22
#define RM_OK                           0x00000000
#define RM_ERROR                        0xFFFFFFFF
#define RM_WARN_NULL_OBJECT             (0x10000000|RM_OK)
#define RM_WARN_AUDIO_DISABLED          (0x20000000|RM_OK)
#define RM_WARN_GRAPHICS_DISABLED       (0x30000000|RM_OK)
#define RM_ERR_NO_FREE_MEM              (0x01000000|NV_OUT_OF_RESOURCES)
#define RM_ERR_MEM_NOT_FREED            (0x01010000|NV_OUT_OF_RESOURCES)
#define RM_ERR_PAGE_TABLE_NOT_AVAIL     (0x01020000|NV_OUT_OF_RESOURCES)
#define RM_ERR_NO_FREE_FIFOS            (0x02000000|NV_OUT_OF_RESOURCES)
#define RM_ERR_CANT_CREATE_CLASS_OBJS   (0x02010000|NV_OUT_OF_RESOURCES)
#define RM_ERR_BAD_OBJECT               (0x03000000|NV_NO_SUCH_OBJECT)
#define RM_ERR_INSERT_DUPLICATE_NAME    (0x03010000|NV_NAME_IN_USE)
#define RM_ERR_OBJECT_NOT_FOUND         (0x03020000|NV_NO_SUCH_OBJECT)
#define RM_ERR_CREATE_BAD_CLASS         (0x04000000|NV_NO_SUCH_OBJECT)
#define RM_ERR_DELETE_BAD_CLASS         (0x04010000|NV_NO_SUCH_OBJECT)
#define RM_ERR_FIFO_RUNOUT_OVERFLOW     (0x05000000|NV_FIFO_OVERFLOW)
#define RM_ERR_FIFO_BAD_ACCESS          (0x05010000|NV_RESERVED_ADDRESS)
#define RM_ERR_FIFO_OVERFLOW            (0x05020000|NV_FIFO_OVERFLOW)
#define RM_ERR_METHOD_ORDER             (0x06000000|NV_INCOMPLETE_METHOD)
#define RM_ERR_METHOD_COUNT             (0x06010000|NV_INCOMPLETE_METHOD)
#define RM_ERR_ILLEGAL_OBJECT           (0x06020000|NV_TYPE_CONFLICT)
#define RM_ERR_DMA_IN_USE               (0x07000000|NV_BUFFER_BUSY)
#define RM_ERR_BAD_DMA_SPECIFIER        (0x07010000|NV_TRANSLATION_VIOLATION)
#define RM_ERR_INVALID_XLATE            (0x07020000|NV_TRANSLATION_VIOLATION)
#define RM_ERR_INVALID_START_LENGTH     (0x07030000|NV_PROTECTION_VIOLATION)
#define RM_ERR_DMA_MEM_NOT_LOCKED       (0x07040000|NV_OUT_OF_RESOURCES)
#define RM_ERR_DMA_MEM_NOT_UNLOCKED     (0x07050000|NV_OUT_OF_RESOURCES)
#define RM_ERR_NOTIFY_IN_USE            (0x07060000|NV_BUFFER_BUSY)
#define RM_ERR_ILLEGAL_ADDRESS          (0x08000000|NV_ILLEGAL_ACCESS)
#define RM_ERR_BAD_ADDRESS              (0x08010000|NV_PROTECTION_VIOLATION)
#define RM_ERR_INVALID_COLOR_FORMAT     (0x09000000|NV_BAD_COLOR_FORMAT)
#define RM_ERR_INVALID_MONO_FORMAT      (0x09010000|NV_BAD_MONOCHROME_FORMAT)
#define RM_ERR_INVALID_AUDIO_FORMAT     (0x09020000|NV_BAD_AUDIO_FORMAT)
#define RM_ERR_INVALID_GAMEPORT_FORMAT  (0x09030000|NV_BAD_AUDIO_FORMAT)
#define RM_ERR_OBJECT_TYPE_MISMATCH     (0x0A000000|NV_TYPE_CONFLICT)
#define RM_ERR_NO_FREE_AUDIO_INSTANCES  (0x0B000000|NV_OUT_OF_RESOURCES)
#define RM_ERR_CODEC_INPUT_IN_USE       (0x0B010000|NV_OUT_OF_RESOURCES)
#define RM_ERR_AUDIO_DISABLED           (0x0B020000|NV_OUT_OF_RESOURCES)
#define RM_ERR_INCOMPLETE_PATCH         (0x0C000000|NV_INCOMPLETE_PATCH)
#define RM_ERR_INVALID_PATCH            (0x0C010000|NV_UNIMPLEMENTED_PATCH)
#define RM_ERR_PATCH_TOO_COMPLEX        (0x0C020000|NV_UNIMPLEMENTED_PATCH)
#define RM_ERR_MAX_PATCH_FANOUT         (0x0C030000|NV_UNIMPLEMENTED_PATCH)
#define RM_ERR_DEVICE_DISCONNECTED      (0x0C040000|NV_NO_CONNECTION)
#define RM_ERR_BUFFER_GAP               (0x0D000000|NV_BUFFER_GAP)
#define RM_ERR_INVALID_OS_NAME          (0x0E000000|NV_OS_NAME_ERROR)
#define RM_ERR_ILLEGAL_ACTION           (0x0E010000|NV_OS_NAME_ERROR)
// The DMA direction specified for the DMA object is not allowed in the
// specified address space.
#define RM_ERR_ILLEGAL_DIRECTION        (0x0E020000|NV_OS_NAME_ERROR)
#define RM_ERR_OUT_OF_TIMER_CALLBACKS   (0x0F000000|NV_OUT_OF_RESOURCES)

// Errors returned from the arch calls.
#define NV_ERROR_2                      0x0200
#define RM_ERR_OPERATING_SYSTEM         (0x00000001|NV_ERROR_2)
#define RM_ERR_BAD_OBJECT_PARENT        (0x00000002|NV_ERROR_2)
#define RM_ERR_BAD_OBJECT_HANDLE        (0x00000003|NV_ERROR_2)
#define RM_ERR_OBJECT_IN_USE            (0x00000004|NV_ERROR_2)
#define RM_ERR_OBJECT_HAS_CHILDERN      (0x00000005|NV_ERROR_2)
#define RM_ERR_BAD_CLASS                (0x00000006|NV_ERROR_2)
#define RM_ERR_INSUFFICIENT_RESOURCES   (0x00000007|NV_ERROR_2)
#define RM_ERR_BAD_FLAGS                (0x00000008|NV_ERROR_2)
#define RM_ERR_BAD_BASE                 (0x00000009|NV_ERROR_2)
#define RM_ERR_BAD_LIMIT                (0x0000000A|NV_ERROR_2)
#define RM_ERR_PROTECTION_FAULT         (0x0000000B|NV_ERROR_2)
#define RM_ERR_MULTIPLE_MEMORY_TYPES    (0x0000000C|NV_ERROR_2)
#define RM_ERR_BAD_OBJECT_ERROR         (0x0000000D|NV_ERROR_2)
#define RM_ERR_BAD_OBJECT_BUFFER        (0x0000000E|NV_ERROR_2)
#define RM_ERR_BAD_OFFSET               (0x0000000F|NV_ERROR_2)
#define RM_ERR_BAD_CLIENT               (0x00000010|NV_ERROR_2)

// Errors returned from HAL calls.
#define NV_ERROR_3                      (0x0400)
#define RM_ERR_VERSION_MISMATCH         (0x00000001|NV_ERROR_3)
#define RM_ERR_BAD_ARGUMENT             (0x00000002|NV_ERROR_3)
#define RM_ERR_INVALID_STATE            (0x00000003|NV_ERROR_3)

//
// RM_ASSERT macro
//
#ifdef DEBUG
#define RM_ASSERT(cond)                                                     \
    if ((cond) == 0x0)                                                      \
    {                                                                       \
        DBG_PRINT_STRING(DEBUGLEVEL_ERRORS, "NVRM: assertion FAILED!\n");   \
        DBG_PRINT_STRING(DEBUGLEVEL_ERRORS, __FILE__);                      \
        DBG_PRINT_STRING(DEBUGLEVEL_ERRORS, ": line ");                     \
        DBG_PRINT_VALUE(DEBUGLEVEL_ERRORS, (int)__LINE__);                  \
        DBG_PRINT_STRING(DEBUGLEVEL_ERRORS, "\n");                          \
        DBG_BREAKPOINT();                                                   \
    }
#else
#define RM_ASSERT(cond)
#endif

//
// Power of 2 alignment.
//    (Will give unexpected results if 'a' is not a power of 2.)
//

#define NV_ALIGN_DOWN(v, gran) ((v) & ~((gran) - 1))
#define NV_ALIGN_UP(v, gran)   (((v) + ((gran) - 1)) & ~((gran)-1))

#define NV_ALIGN_PTR_DOWN(p, gran) ((void *) NV_ALIGN_DOWN(((NV_UINTPTR_T)p), (gran)))
#define NV_ALIGN_PTR_UP(p, gran)   ((void *) NV_ALIGN_UP(((NV_UINTPTR_T)p), (gran)))

#define NV_PAGE_ALIGN_DOWN(value) NV_ALIGN_DOWN((value), RM_PAGE_SIZE)
#define NV_PAGE_ALIGN_UP(value)   NV_ALIGN_UP((value), RM_PAGE_SIZE)

//
// NV Reference Manual register access definitions.
//
#define BIT(b)                  (1<<(b))
#define DEVICE_BASE(d)          (0?d)
#define DEVICE_EXTENT(d)        (1?d)
#define DRF_SHIFT(drf)          ((0?drf) % 32)
#define DRF_MASK(drf)           (0xFFFFFFFF>>(31-((1?drf) % 32)+((0?drf) % 32)))
#define DRF_DEF(d,r,f,c)        ((NV ## d ## r ## f ## c)<<DRF_SHIFT(NV ## d ## r ## f))
#define DRF_NUM(d,r,f,n)        (((n)&DRF_MASK(NV ## d ## r ## f))<<DRF_SHIFT(NV ## d ## r ## f))
#define DRF_VAL(d,r,f,v)        (((v)>>DRF_SHIFT(NV ## d ## r ## f))&DRF_MASK(NV ## d ## r ## f))
#define REG_WR_DRF_NUM(d,r,f,n) REG_WR32(NV ## d ## r, DRF_NUM(d,r,f,n))
#define REG_WR_DRF_DEF(d,r,f,c) REG_WR32(NV ## d ## r, DRF_DEF(d,r,f,c))
#define FLD_WR_DRF_NUM(d,r,f,n) REG_WR32(NV##d##r,(REG_RD32(NV##d##r)&~(DRF_MASK(NV##d##r##f)<<DRF_SHIFT(NV##d##r##f)))|DRF_NUM(d,r,f,n))
#define FLD_WR_DRF_DEF(d,r,f,c) REG_WR32(NV##d##r,(REG_RD32(NV##d##r)&~(DRF_MASK(NV##d##r##f)<<DRF_SHIFT(NV##d##r##f)))|DRF_DEF(d,r,f,c))
#define REG_RD_DRF(d,r,f)       (((REG_RD32(NV ## d ## r))>>DRF_SHIFT(NV ## d ## r ## f))&DRF_MASK(NV ## d ## r ## f))
//
// NV Reference Manual instance memory structure access definitions.
//
#define INST_WR32(i,o,d)        REG_WR32((pDev->Pram.HalInfo.PraminOffset+((i)<<4)+(o)),(d))
#define INST_RD32(i,o)          REG_RD32((pDev->Pram.HalInfo.PraminOffset+((i)<<4)+(o)))
#define SF_OFFSET(sf)           (((0?sf)/32)<<2)
#define SF_SHIFT(sf)            ((0?sf)&31)
#undef  SF_MASK
#define SF_MASK(sf)             (0xFFFFFFFF>>(31-(1?sf)+(0?sf)))
#define SF_DEF(s,f,c)           ((NV ## s ## f ## c)<<SF_SHIFT(NV ## s ## f))
#define SF_NUM(s,f,n)           (((n)&SF_MASK(NV ## s ## f))<<SF_SHIFT(NV ## s ## f))
#define SF_VAL(s,f,v)           (((v)>>SF_SHIFT(NV ## s ## f))&SF_MASK(NV ## s ## f))
#define RAM_WR_ISF_NUM(i,s,f,n) INST_WR32(i,SF_OFFSET(NV ## s ## f),SF_NUM(s,f,n))
#define RAM_WR_ISF_DEF(i,s,f,c) INST_WR32(i,SF_OFFSET(NV ## s ## f),SF_DEF(s,f,c))
#define FLD_WR_ISF_NUM(i,s,f,n) INST_WR32(i,SF_OFFSET(NV##s##f),(INST_RD32(i,SF_OFFSET(NV##s##f))&~(SF_MASK(NV##s##f)<<SF_SHIFT(NV##s##f)))|SF_NUM(s,f,n))
#define FLD_WR_ISF_DEF(i,s,f,c) INST_WR32(i,SF_OFFSET(NV##s##f),(INST_RD32(i,SF_OFFSET(NV##s##f))&~(SF_MASK(NV##s##f)<<SF_SHIFT(NV##s##f)))|SF_DEF(s,f,c))
#define RAM_RD_ISF(i,s,f)       (((INST_RD32(i,SF_OFFSET(NV ## s ## f)))>>SF_SHIFT(NV ## s ## f))&SF_MASK(NV ## s ## f))
//
// EEPROM access macros.
//
#define EEPROM_INDEX_RD08(ii, dd)   \
    {REG_WR32(NV_PEEPROM_CONTROL,DRF_NUM(_PEEPROM,_CONTROL,_ADDRESS,(ii))|DRF_DEF(_PEEPROM,_CONTROL,_COMMAND,_READ));\
    osDelay(1);\
    (dd)=REG_RD32(NV_PEEPROM_CONTROL)&0xFF;}
//
// DevInfo update/finish flags.
//
#define UPDATE_HWINFO_AUDIO_VOLUME             BIT(0)
#define FINISH_HWINFO_AUDIO_VOLUME             BIT(0)
#define UPDATE_HWINFO_AUDIO_NEAR_MARK          BIT(1)
#define FINISH_HWINFO_AUDIO_NEAR_MARK          BIT(1)
#define UPDATE_HWINFO_AUDIO_BLOCK_LENGTH       BIT(2)
#define FINISH_HWINFO_AUDIO_BLOCK_LENGTH       BIT(2)
#define UPDATE_HWINFO_DAC_CURSOR_POS           BIT(0)
#define FINISH_HWINFO_DAC_CURSOR_POS           BIT(0)
#define UPDATE_HWINFO_DAC_CURSOR_IMAGE         BIT(1)
#define FINISH_HWINFO_DAC_CURSOR_IMAGE         BIT(1)
#define UPDATE_HWINFO_DAC_CURSOR_COLOR         BIT(2)
#define FINISH_HWINFO_DAC_CURSOR_COLOR         BIT(2)
#define UPDATE_HWINFO_DAC_COLORMAP             BIT(3)
#define FINISH_HWINFO_DAC_COLORMAP             BIT(3)
#define UPDATE_HWINFO_DAC_CURSOR_ENABLE        BIT(4)
#define FINISH_HWINFO_DAC_CURSOR_ENABLE        BIT(4)
#define UPDATE_HWINFO_DAC_CURSOR_DISABLE       BIT(5)
#define FINISH_HWINFO_DAC_CURSOR_DISABLE       BIT(5)
#define UPDATE_HWINFO_DAC_CURSOR_TYPE          BIT(6)
#define FINISH_HWINFO_DAC_CURSOR_TYPE          BIT(6)
#define UPDATE_HWINFO_DAC_CURSOR_IMAGE_DELAYED BIT(7)
#define FINISH_HWINFO_DAC_CURSOR_IMAGE_DELAYED BIT(7)
#define UPDATE_HWINFO_DAC_DPML                 BIT(8)
#define FINISH_HWINFO_DAC_DPML                 BIT(8)
#define UPDATE_HWINFO_DAC_APLL                 BIT(9)
#define FINISH_HWINFO_DAC_APLL                 BIT(9)
#define UPDATE_HWINFO_DAC_VPLL                 BIT(10)
#define FINISH_HWINFO_DAC_VPLL                 BIT(10)
#define UPDATE_HWINFO_DAC_MPLL                 BIT(11)
#define FINISH_HWINFO_DAC_MPLL                 BIT(11)
#define UPDATE_HWINFO_DAC_CURSOR_IMAGE_NEW     BIT(12)
#define FINISH_HWINFO_DAC_CURSOR_IMAGE_NEW     BIT(12)
#define UPDATE_HWINFO_DAC_NVPLL                BIT(13)
#define FINISH_HWINFO_DAC_NVPLL                BIT(13)
#define UPDATE_HWINFO_DAC_IMAGE_OFFSET_FORMAT  BIT(14)
#define FINISH_HWINFO_DAC_IMAGE_OFFSET_FORMAT  BIT(14)
#define UPDATE_HWINFO_CODEC_FREQUENCY          BIT(0)
#define FINISH_HWINFO_CODEC_FREQUENCY          BIT(0)
#define UPDATE_HWINFO_CODEC_SOURCE             BIT(1)
#define FINISH_HWINFO_CODEC_SOURCE             BIT(1)
#define UPDATE_HWINFO_CODEC_GAIN               BIT(2)
#define FINISH_HWINFO_CODEC_GAIN               BIT(2)
#define UPDATE_HWINFO_CODEC_PIN_CONTROL        BIT(3)
#define FINISH_HWINFO_CODEC_PIN_CONTROL        BIT(3)
#define UPDATE_HWINFO_BUFFER_FLIP              BIT(0)
#define FINISH_HWINFO_BUFFER_FLIP              BIT(0)
#define UPDATE_HWINFO_BUFFER_PARAMS            BIT(8)
#define FINISH_HWINFO_BUFFER_PARAMS            BIT(8)
#define UPDATE_HWINFO_DISPLAY_PARAMS           BIT(9)
#define FINISH_HWINFO_DISPLAY_PARAMS           BIT(9)
#define UPDATE_HWINFO_REFRESH_PARAMS           BIT(10)
#define FINISH_HWINFO_REFRESH_PARAMS           BIT(10)
#define UPDATE_HWINFO_GAMEPORT                 BIT(0)
#define FINISH_HWINFO_GAMEPORT                 BIT(0)
#define UPDATE_HWINFO_GAMEPORT_START_COUNT     BIT(1)
#define FINISH_HWINFO_GAMEPORT_START_COUNT     BIT(1)
#define UPDATE_HWINFO_GAMEPORT_GET_POSITION    BIT(2)
#define FINISH_HWINFO_GAMEPORT_GET_POSITION    BIT(2)
#define UPDATE_HWINFO_FIFO_LIE                 BIT(0)
#define FINISH_HWINFO_FIFO_LIE                 BIT(0)
#define FINISH_HWINFO_VGA_FIXUP                BIT(0)
#define UPDATE_HWINFO_DGP_3D_ENABLE            BIT(0)
#define FINISH_HWINFO_DGP_3D_ENABLE            BIT(0)
#define UPDATE_HWINFO_VIDEO_ENABLE             BIT(0)
#define FINISH_HWINFO_VIDEO_ENABLE             BIT(0)
#define UPDATE_HWINFO_VIDEO_START              BIT(1)
#define FINISH_HWINFO_VIDEO_START              BIT(1)
#define UPDATE_HWINFO_VIDEO_SIZE               BIT(2)
#define FINISH_HWINFO_VIDEO_SIZE               BIT(2)
#define UPDATE_HWINFO_VIDEO_SCALE              BIT(3)
#define FINISH_HWINFO_VIDEO_SCALE              BIT(3)
#define UPDATE_HWINFO_VIDEO_COLORKEY           BIT(4)
#define FINISH_HWINFO_VIDEO_COLORKEY           BIT(4)
//
// Notification otherInfo defines.
//
#define NOTIFY_INFO16_BUFFER_CHAIN_GAP  1
#define NOTIFY_INFO16_BUFFER_YANK       2
#define NOTIFY_INFO16_BUFFER_LOOP       3

//---------------------------------------------------------------------------
//
// 32 bit debug marker values.
//
//---------------------------------------------------------------------------

// Solaris machines are byte reversed from Intel machines
#ifdef SOLARIS
#define NV_MARKER1 (U032)(('N' << 24) | ('V' << 16) | ('R' << 8) | 'M')
#define NV_MARKER2 (U032)(('M' << 24) | ('R' << 16) | ('V' << 8) | 'N')
#else
#define NV_MARKER1 (U032)(('M' << 24) | ('R' << 16) | ('V' << 8) | 'N')
#define NV_MARKER2 (U032)(('N' << 24) | ('V' << 16) | ('R' << 8) | 'M')
#endif

//---------------------------------------------------------------------------
//
// DevInfo state values.
//
//---------------------------------------------------------------------------

//
// BUS type.
//
#define BUS_PCI                         1
#define BUS_VL                          2
#define BUS_NIRV                        3
#define BUS_AGP                         4
//
// AGP defines
//
#define AGP_APERTURE_SIZE               0x2000000       // 32 MB
//
// Define the various NV chip revision ID's
//
#define NV4_REV_A_00                    0x00
#define NV4_REV_B_00                    0x10
//
// Framebuffer values.
//
#define BUFFER_DRAM                     0
#define BUFFER_SGRAM                    1
#define BUFFER_SDRAM                    2
#define BUFFER_DDRAM                    3
#define BUFFER_CRUSH_UMA                4

#define BUFFER_DRAM_EDO                 0
#define BUFFER_DRAM_FPM                 1

#define BUFFER_HSYNC_NEGATIVE           1
#define BUFFER_HSYNC_POSITIVE           0
#define BUFFER_VSYNC_NEGATIVE           1
#define BUFFER_VSYNC_POSITIVE           0
#define BUFFER_CSYNC_DISABLED           0
#define BUFFER_CSYNC_ENABLED            1
// Offscreen Instance Memory size.
//
#define NV_PRAM_MIN_SIZE_INSTANCE_MEM  0x1000   // 4KB

//
// DAC values.
//
#define DAC_CURSOR_DISABLED             0
#define DAC_CURSOR_THREE_COLOR          1
#define DAC_CURSOR_TWO_COLOR_XOR        2
#define DAC_CURSOR_TWO_COLOR            3
#define DAC_CURSOR_FULL_COLOR_XOR       4
#define DAC_CURSOR_FULL_COLOR           5
#define DAC_CURSOR_TYPE_NEW             6

#define DAC_CURSOR_CACHE_ENTRY          0x80000000
#define DAC_CURSOR_CACHE_DISPLAY        0x40000000

#define MAX_CACHED_CURSORS              5


//
// Video modes.
//
// (keep these around until all rm's os sections are updated)
//
#define NUM_VIDEO_DEPTHS                3
#define VIDEO_DEPTH_8BPP                8
#define VIDEO_DEPTH_15BPP               15
#define VIDEO_DEPTH_30BPP               30
#define NUM_RESOLUTIONS                 16
#define RESOLUTION_576X432              0
#define RESOLUTION_640X400              1
#define RESOLUTION_640X480              2
#define RESOLUTION_800X600              3
#define RESOLUTION_1024X768             4
#define RESOLUTION_1152X864             5
#define RESOLUTION_1280X1024            6
#define RESOLUTION_1600X1200            7
#define RESOLUTION_320X200              8
#define RESOLUTION_320X240              9
#define RESOLUTION_512X384              10
#define RESOLUTION_640X240              11
#define RESOLUTION_400X300              12
#define RESOLUTION_480X360              13
#define RESOLUTION_960X720              14
#define RESOLUTION_320X400              15
//
// Monitor types
//
#define NV_MONITOR_VGA                  0
#define NV_MONITOR_NTSC                 2
#define NV_MONITOR_PAL                  3

//
// Display Types
//
#define MONITOR                         0
#define TV                              1
#define DUALSURFACE                     2
#define MONITOR_FLAT_PANEL              3

//Queue depth for mobile hotkey events. Should be comfortably more than needed.
#define NV_HOTKEY_EVENT_QUEUE_SIZE      16

// 
// Customer coding (bitmasks used to enable/disable functionality)
//
#define CUSTOMER_GENERIC                0x00000000
#define CUSTOMER_CANOPUS                0x00000001
#define CUSTOMER_CANOPUS_TOSHIBA        0x00000002
#define CUSTOMER_CREATIVE               0x00000004
#define CUSTOMER_ASUS                   0x00000008       

//
// Gamport Info Analog Data Array values.
//
#define NV_GPORT_X_AXIS                 0
#define NV_GPORT_Y_AXIS                 1
#define NV_GPORT_Z_AXIS                 2
#define NV_GPORT_PEDALS                 3
#define NV_GPORT_PEDALS_1               3
#define NV_GPORT_PEDALS_2               4
#define NV_GPORT_THROTTLE               5
#define NV_GPORT_THROTTLE_1             5
#define NV_GPORT_THROTTLE_2             6
//
// Gamport source values.
//
#define GPORT_INPUT_NULL                0x0000
#define GPORT_INPUT_POT                 0x0100
#define GPORT_INPUT_JOYSTICK            0x0200
#define GPORT_INPUT_PEDALS              0x0300
#define GPORT_INPUT_THROTTLE            0x0400
#define GPORT_INPUT_PAD                 0x0500
#define GPORT_INPUT_YOKE                0x0600
#define GPORT_INPUT_POTA                0x0700
#define GPORT_INPUT_GUN                 0x0800
#define GPORT_INPUT_INVALID             0xFF00
#define GPORT_INPUT_SOURCE_MASK         0xFF00
//
// Gamport source port values.
//
#define GPORT_INPUT_PORT_PLAYER1        0
#define GPORT_INPUT_PORT_PLAYER2        1
#define GPORT_INPUT_PORT_PLAYER3        2
#define GPORT_INPUT_PORT_PLAYER4        3
#define GPORT_INPUT_PORT_PLAYER5        4
#define GPORT_INPUT_PORT_PLAYER6        5
#define GPORT_INPUT_PORT_PLAYER7        6
#define GPORT_INPUT_PORT_PLAYER8        7
#define GPORT_INPUT_PORT_PLAYER9        8
#define GPORT_INPUT_PORT_PLAYER10       9
#define GPORT_INPUT_PORT_PLAYER11       10
#define GPORT_INPUT_PORT_PLAYER12       11
#define GPORT_INPUT_PORT_POT            12
#define GPORT_INPUT_PORT_MAX            12
#define GPORT_INPUT_PORT_MASK           0x00FF
//
// Gameport source channel values. 
//
#define GPORT_INPUT_BUTTONS             BIT(0)
#define GPORT_INPUT_X_AXIS              BIT(1)
#define GPORT_INPUT_Y_AXIS              BIT(2)
#define GPORT_INPUT_Z_AXIS              BIT(3)
#define GPORT_INPUT_X_POS               BIT(4)
#define GPORT_INPUT_Y_POS               BIT(5)

//---------------------------------------------------------------------------
//
//  Max number of FIFO channels used.
//
//---------------------------------------------------------------------------

// currently only initClientInfo() uses MAX_FIFOS instead of NUM_FIFOS, since
// NUM_FIFOS may be different per device (e.g. nv4 vs. nv10). Also, the client
// database alloc occurs before an nvInfo has been allocated.
#define MAX_FIFOS                       32

//---------------------------------------------------------------------------
//
//  Data structures.
//
//---------------------------------------------------------------------------
//
// Device register access array.
//
typedef union _def_HwReg
{
    volatile V008 Reg008[1];
    volatile V016 Reg016[1];
    volatile V032 Reg032[1];
} HWREG, * PHWREG;

//
// A hardware fifo hash table entry.
//
typedef struct _def_HashTableEntry
{
    V032 ht_ObjectHandle;
    V032 ht_Context;
} HASH_TABLE_ENTRY;


         
//
// Device state and configuration information.
//
typedef struct _def_hw_info *PHWINFO;


#ifndef RM_HEADERS_MINIMAL

//
// setting RM_HEADERS_MINIMAL causes rest of file to be excluded so that
//    we don't pull in all the other include files.   Used by
//    unix version for os-interface files (so we can minimize
//    shipped include files)
//

#include "all_incs.h"

#include <nvhal.h>
#include <nvromdat.h>
#include <nvRmStereo.h>
#include <mvision.h>


#include <nvdload.h>

// Dynamically loadable code module 
typedef struct _def_dld_module
{
        NV_ImageHeader                  *header;
        SectionInfoEntry                *secTable;
        RelocationInfoEntry             *relocTable;
        SymbolTableEntry                *symTable;
        NvU8                            *dataBuffer;
        NvU8                            *codeBuffer;
        NvU8                            *bssBuffer;
        NV_ImageFooter                  *footer;
        NvU32                            refCnt;
        VOID                            *osHook;
} DLD_MODULE, *PDLD_MODULE;


// A software hash table entry
typedef struct _def_sw_hashTableEntry
{
    POBJECT Object;
    U032    ChID;
} SW_HASH_TABLE_ENTRY, *PSW_HASH_TABLE_ENTRY;

// System info structure
typedef struct _def_rm_info
{
    struct _def_processor_info
    {
        U032 Size;
        char ID[32];
        U032 Type;
        U032 Clock;
        PROCESSORHALINFO HalInfo;
    } Processor;

        struct _def_agp_info
        {
        struct _def_agp_nb_addr {
            U008   bus;
            U008   device;
            U008   func;
            U008   valid;
        } NBAddr;                   // bus, device, func of the NB
                U032 AGPCapPtr;             // offset of the AGP capptr in the NB
                U032 AGPPhysStart;
                VOID_PTR AGPLinearStart;
                U032 AGPHeapFree;
                VOID_PTR AGPGartBase;
                VOID_PTR AGPGartContigAlloc;
                VOID_PTR AGPGartBitmap;
                U032 AGPLimit;
                U032 AGPFWEnable;
                U032 AGPFullSpeedFW;
                U032 AGPChipset;                        // AGP chipset enum (NT4 AGP support)
                VOID_PTR AGPChipsetMapping; // mapping to AGP registers (NT4 AGP support)
                VOID_PTR pOsAgpInfo;
        U032 AGPRegisterSave[12];   // Chipset Register Save Storage.
        } AGP;

    struct _def_debugger_info
    {
        U032 Handle;                // handle of currently registered DE client
        POBJECT object;             // object data structure
    } Debugger;

    struct _def_dload_info
    {
            U032 modulesSz;      // size of the 'images' pointer array
            PDLD_MODULE *modules;      // pointers to NV_Image structs
    } Dload;



} RMINFO, *PRMINFO;

typedef struct _def_hw_info
{
    struct _def_chip_info
    {
        U032 Size;
        char ID[32];
        U032 IntrEn0;
        U032 Bus;
        U032 BiosRevision;
        U032 BiosOEMRevision;
        U032 BiosRMDword;
        U032 ReqAGPRate;
#ifdef RM_STATS
        U032 ServiceCount;
        U032 ServiceTimeLo;
        U032 ServiceTimeHi;
        U032 ExceptionTimeLo;
        U032 ExceptionTimeHi;
        U032 osStartInterrupt;
#endif
        MCHALINFO HalInfo;
    } Chip;
    struct _def_mapping_info
    {
        U032 Size;
        char ID[32];
        U032 PhysAddr;
        U032 PhysFbAddr;
        U032 IntLine;
        U032 IntPin;
#define BUS_DEVICE_BUS_SHIFT    8     
#define BUS_DEVICE_BUS_MASK     ((1 << BUS_DEVICE_BUS_SHIFT) - 1)
        U032 BusDevice;                     // location on the PCI bus
        U032 UpdateFlags;
        U032 FinishFlags;
        U032 nvPhys;                                            //***
        U032 fbPhys;                                            //***
        U032 nvIRQ;                                                     //***
        // NOTE: fbLength is the size of the memory window.
        // IT DOES NOT REFLECT THE AMOUNT OF MEMORY ACTUALLY ON THE BOARD.
        // Use Framebuffer.RamSize for that.
        U032 fbLength;
        U032 nvBusDeviceFunc;
        U032 ChipID;                                            //***
                U032 hpicIRQ;                                           //***  WIN9X ONLY
        U032 hDev;                                                      //***  WIN9X ONLY
                U032 doIOToFlushCache;                          // A non zero in this field indicates that an IO needs to be done to 
                                                                                        // ensure all the caches are flushed. This is currently set if we
                                                                                        // detect an ALI1541 chipset or a RegistryEntry exists. This info
                                                                                        // is returned in rmConfigGet.
    } Mapping;
    struct _def_pram_info
    {
        U032 Size;
        char ID[32];
        U032 FreeInstSize;
        U032 FreeInstBase;
        U032 FreeInstMax;
        U032 PrivBase;                                          // throw this out!
        U032 UpdateFlags;
        U032 FinishFlags;
        PRAMHALINFO HalInfo;
    } Pram;        
    struct _def_fifo_info
    {
        U032 Size;
        char ID[32];
#ifdef RM_STATS
        U032 ServiceCount;
#endif
        U032 UpdateFlags;
        U032 FinishFlags;
        FIFOHALINFO HalInfo;
    } Fifo;
    struct _def_master_info
    {
        U032 Size;
        char ID[32];
        U032 UpdateFlags;
        U032 FinishFlags;
        U032 Enable;
        U032 PciNv19;   // Not Master, but there is no Config
    } Master;
    struct _def_dma_info
    {
        U032 Size;
        char ID[32];
#ifdef LEGACY_ARCH    
        U032 DmaInMemEmptyInstance;
        U032 DmaToMemEmptyInstance;
        U032 DmaFromMemEmptyInstance;
#endif // LEGACY_ARCH
        DMAHALINFO HalInfo;
    } Dma;
    struct _def_framebuffer_info
    {
        U032 Size;
        char ID[32];
        // I think these can go too
        U032 DpmLevel;
        U032 Resolution;
        U032 RefreshRateType;
        U032 HorizFrontPorch;
        U032 HorizSyncWidth;
        U032 HorizBackPorch;
        U032 VertFrontPorch;
        U032 VertSyncWidth;
        U032 VertBackPorch;
        U032 HSyncPolarity;
        U032 VSyncPolarity;
        U032 CSync;
        U032 Count;
#ifdef RM_STATS
        U032 ServiceCount;
#endif
        U032 Current;
        U032 FlipUsageCount;
        U032 FlipTo;
        U032 FlipFrom;
        U032 UpdateFlags;
        U032 FinishFlags;
        U032 FilterEnable;
        U032 Underscan_x;
        U032 Underscan_y;
        U032 Scale_x;               
        U032 Scale_y;
        VOID_PTR HeapHandle;
        U032 CursorAdjust;
        U032 NoAdjustedPitch;
        U032 PrimarySurfaceAlloced;
        U032 ConfigPageHeight;  // for LEGACY_ARCH
        FBHALINFO HalInfo;
    } Framebuffer;
    struct _def_graphics_info
    {
        U032 Size;
        char ID[32];
        U032 Debug0;
        U032 Debug1;
        U032 Debug2;
        U032 Debug3;
        U032 Debug4;
        U032 CurrentChID;
        U032 Enabled;
#ifdef RM_STATS
        U032 ServiceCount;
#endif
        U032 UpdateFlags;
        U032 FinishFlags;
        U032 Capabilities;
        VOID_PTR ClassLocks;                                    // ptr to lock table
        GRHALINFO HalInfo;
    } Graphics;
    struct _def_video_info
    {
        U032 Size;
        char ID[32];
        U032 OverlayAllowed;
        U032 CurrentChID;
#ifdef RM_STATS
        U032 ServiceCount;
#endif
        U032 dwHasInited;   
        U032 class63VBlankCount[2];
        U032 FlipOnHsync;
        U032 ClassLocks;
        VIDEOHALINFO HalInfo;
    } Video;
    struct _def_mediaport_info
    {
        U032 Size;
        char ID[32];
#ifdef RM_STATS
        U032 ServiceCount;
#endif
        U032 ImageBufferNumber;
        VOID_PTR ImageCallback;
        VOID_PTR CurrentDecoder;
        VOID_PTR CurrentDecompressor;
        VOID_PTR CurrentParallelBusObj;
        U032 ClassLocks;
        MPHALINFO HalInfo;
    } MediaPort;
    struct _def_dac_info
    {
        U032 Size;
        char ID[32];
        U032 DpmLevel;
        U032 HsyncOff;                     // Ok to set hsync off, vsync on (patent issue)
#ifdef RM_STATS
        U032 ServiceCount;
#endif
        U032 DisplayChanged;
        U032 CurrentDisplay;
        U032 DisplayPitch;
        U032 EncoderType;
        U032 EncoderID;
        U032 TVCursorMin;
        U032 TVCursorMax;
#if 0
        U032 TVformat;                                     // NTSC or Pal
#endif
        U032 TVStandard;                   // NTSC or PAL
        U032 TVoutput;                     // SVideo/Composite/Autoselect
        U032 SavedReg09H;                  // Saved brightness register
        U032 TV871_80;                     // 871 user adjustment registers
        U032 TV871_82;
        U032 TV871_92;
        U032 TV871_98;
        U032 TV871_9A;
        U032 TV871_C8;
        U032 TV871_CA;
        U032 TV871_CC;
        U032 TVClockInversionDisabled;      // enable the encoder clock inversion? (from registry)
        U032 TVOverscanDisabled;            // TV overscan or non-overscan? (from registry)
        RM_MACROVISION_CONTROL TVLastMacrovision;
        U032 TVMasterMode;                  // force master-mode protocol? (from registry)
        U032 CursorColor1;
        U032 CursorColor2;
        U032 CursorColor3;
        U016 CursorColorImage[32][32];
        U032 Palette[272];
        U032 Gamma[272];
        U032 UpdateFlags;
        U032 CursorImageInstance;
        U016 CursorImageCache[32][32][MAX_CACHED_CURSORS]; // 32x32 words
        U032 CursorImageCacheInstance[MAX_CACHED_CURSORS];
        U032 CursorAddress[MAX_CACHED_CURSORS];
        U032 CursorMaskCRC[MAX_CACHED_CURSORS];
        U008 SavedCursor[(32/8)*32 + 32*32];
        U032 CursorCached;
        U032 CursorCacheCount;
        U032 CursorCacheEntry;
        U008 flickertoggle;                //***
        U008 CursorBitDepth; 
        U008 I2cIniFlag;
        U008 dummy2;                       //Pads for the previous byte ***
        U032 filterCountdown;              //***
        U032 CursorCacheEnable;
        U032 CRTPortID;
        U032 CRT2PortID;
        U032 TVOutPortID;
        U032 DFPPortID;                    // I2C Port to use for digital flat panel as primary
        U032 DFP2PortID;                   // I2C Port to use for DFP 2 of 2
        U032 I2CPrimaryWriteIndex;         // CRTC Index of primary I2C write port
        U032 I2CPrimaryStatusIndex;        // CRTC Index of primary I2C status port
        U032 I2CSecondaryWriteIndex;       // CRTC Index of secondary I2C write port    
        U032 I2CSecondaryStatusIndex;      // CRTC Index of secondary I2C status port    
        U032 I2CTertiaryWriteIndex;        // CRTC Index of tertiary I2C write port    
        U032 I2CTertiaryStatusIndex;       // CRTC Index of tertiary I2C status port    
        U032 HorizontalVisible;
        U032 HorizontalBlankStart;
        U032 HorizontalRetraceStart;
        U032 HorizontalRetraceEnd;
        U032 HorizontalBlankEnd;
        U032 HorizontalTotal;
        U032 VerticalVisible;
        U032 VerticalBlankStart;
        U032 VerticalRetraceStart;
        U032 VerticalRetraceEnd;
        U032 VerticalBlankEnd;
        U032 VerticalTotal;
        U032 PixelDepth;
        U032 RefreshRate;
        U032 HorizontalSyncPolarity;
        U032 VerticalSyncPolarity;
        U032 DoubleScannedMode;
        U032 fpPixClk;
        U032 fpHActive;
        U032 fpHDispEnd;
        U032 fpHValidEnd;
        U032 fpHSyncStart;
        U032 fpHSyncEnd;
        U032 fpHValidStart;
        U032 fpHTotal;
        U032 fpVActive;
        U032 fpVDispEnd;
        U032 fpVValidEnd;
        U032 fpVSyncStart;
        U032 fpVSyncEnd;
        U032 fpVValidStart;
        U032 fpVTotal;
        U032 fpNative;
#if 0
        U032 fpHMax;
        U032 fpVMax;
#endif
        U032 fpFlags;
        U032 fpRelativeBrightness;      //current setting of the FP brightness
        U032 fpPWMRegisterContents; //used by PM to shut off backlight and properly restore backlight
        U032 fpExternalInverterCurrentMode;
        U032 PClkVClkRatio; // for legacy
        U032 ExtDacMaxM;
        U032 FminVco;
        U032 FmaxVco;
        U032 MultiSyncCounter;
        DACCRTCINFO CrtcInfo[MAX_CRTCS];
        DACHALINFO HalInfo;
        DACDCBDEVDESC DCBDesc[DCB_MAX_NUM_DEVDESCS];
        DACDCBI2CRECORD DCBI2c[DCB_MAX_NUM_I2C_RECORDS];
#define DAC_CRT_OFFSET_IN_MAP       0       // bits 0..7 map to CRT0..CRT7
#define DAC_TV_OFFSET_IN_MAP        8       // bits 8..15 map to TV0..TV7
#define DAC_DD_OFFSET_IN_MAP        16      // bits 16..23 map to DD0..DD7
#define DAC_CRT_MASK_IN_MAP         0x000000ff
#define DAC_TV_MASK_IN_MAP          0x0000ff00
#define DAC_DD_MASK_IN_MAP          0x00ff0000
        U032 DevicesBitMap;
        U032 BootDevicesBitMap;
        U032 LogicalDeviceMap[MAX_CRTCS];   //Index by logical device to look up mapping to physical head
        struct _def_display_props
        {
            BOOL OverrideSBIOSDevs;
            U032 RMMaintainDevs;    //Ignore VBIOS input and do it ourselves.
//            BOOL InferAuxDev;
            BOOL Spanning;
            U032 LastSwitchEvent;
#define SWITCH_FROM_COLD_START  0   //Hibernation or cold boot
#define SWITCH_FROM_FS_DOS      1   //Returned from full-screen DOS
#define SWITCH_FROM_WINDOWS     2   //From standby or hotkey or control panel induced device switch event
        } DeviceProperties;
        U032 DevicesNoCheck;
        U032 DisplayChangeInProgress;
        U032 BIOSPanelProgramming;
        U032 PanelOffTimestampLO;
        U032 PanelOffTimestampHI;
#define DAC_NOT_ENABLED               0x0
#define DAC_PANEL_POWER_ENABLED       0x1
#define DAC_PANEL_BACKLIGHT_ENABLED   0x2
#define DAC_PANEL_ENABLED             (DAC_PANEL_POWER_ENABLED | DAC_PANEL_BACKLIGHT_ENABLED)
#define DAC_CRT_ENABLED               0x4
#define DAC_TV_ENABLED                0x8
#define DAC_ALL_DEVICES_ENABLED       (DAC_PANEL_ENABLED | DAC_CRT_ENABLED | DAC_TV_ENABLED)
#define DAC_MONITOR_POWER_STATE_OFF   0x10000000  // Shows that the current monitor power management state is off.
#define DAC_PRE_EDID_INITIALIZED      0x20000000  // Need to initialize panel strap and Mobile EDID before using it.
#define DAC_PANEL_CLK_RESET           0x40000000  // states that we've SW reset the device, and the flat panel needs the reset script
                                                  // if we power on the flat panel in this state, we'll get blooming.
#define DAC_LOW_PCLK_ENABLED          0x80000000  // states that we've lowered the PCLK in dacfp.c
        U032 DevicesEnabled;

        //tmds values that are useful at wakeup
        U008 TmdsPll0[MAX_CRTCS];
        U008 TmdsPll1[MAX_CRTCS];
        U008 TmdsPll2[MAX_CRTCS];
        U008 TmdsIdly[MAX_CRTCS];
        U008 TmdsMode[MAX_CRTCS];
        U008 TmdsLvds[MAX_CRTCS];
        U008 TmdsTrig0[MAX_CRTCS];
        U008 TmdsTrig1[MAX_CRTCS];
        U008 TmdsTrig2[MAX_CRTCS];
        U008 TmdsRotck[MAX_CRTCS];
                
        //crtc values that are useful at wakeup
        U008 CrtcBackups[MAX_CRTCS][65];
        
        //pad to alignment (4 byte)
        U008 TmdsCrtcPad[MAX_CRTCS];
        
    struct _def_manufacturer_props
        {
          U032 Version;             // Version of the block
#define MANUFACTURER_NOT_CAPABLE 0xFFFFFFFF  // BIOS not capable of manufacturer scripts (Must be >= rev 14)
#define MANUFACTURER_NOT_TESTED  0x00000000  // BIOS has not been tested if it supports manufacturer scripts
          U032 Size;                // Size of each entry ( to allow fields to be added without breaking the old drivers )
          U032 Flags;               // Script processing flags
#define MANUFACTURER_POWER_OFF_REQUIRED 0x1 //   bit 0   : 1=power off required for reprogramming
#define MANUFACTURER_RESET_REQUIRED     0x2 //   bit 1   : 1=reset required after PCLK change
                                            //   bits 2-7 : reserved
          U032 LVDSInitScript;      // Panel link initialization script index
          U032 LVDSResetScript;     // Panel link reprogram script index 
                                          //   (only needed if Flags[1]=1
          U032 BackLightOnScript;   // Back light ON  single link B table
          U032 BackLightOffScript;  // Back light OFF single link A table
          U032 PanelOnScript;       // Panel and backlight ON single link A table
          U032 PanelOffScript;      // Panel and backlight OFF single link A table
          U032 PanelOffOnDelay;     // Minimum delay between panel off and panel on in 
                                    //   milliseconds (NOT microseconds like the scripts)
        } ManufacturerProperties;
        U008 MobileEDID[128];
        U032 PanelStrap;
        U032 BroadcastSupport;
        U032 NonBroadcastModeStoredCr3B[2];
    } Dac;

#ifdef LEGACY_ARCH    
    struct _def_dgp_chip_info
    {
        U032 Size;
        char ID[32];
        U032 Chip;
        U032 Enable3D;
        U032 Scale;
        U032 HorizDelay;
        U032 HorizOffset;
        U032 HorizScale;
        U032 VertOffset;
        U032 VertScale;
        U032 UpdateFlags;
        U032 FinishFlags;
    } Dgp;
#endif // LEGACY_ARCH

    struct _def_timer_info
    {
        U032 Size;
        char ID[32];
        U032 Denominator;
        U032 Numerator;
#ifdef RM_STATS
        U032 ServiceCount;
#endif
        U032 UpdateFlags;
        U032 FinishFlags;
        U032 tmrSave[2];          //***
    } Timer;
    struct _def_vga_info
    {
        U032 Size;
        char ID[32];
        U032 Enabled;
        U032 DOSBox;
#ifdef NV_VGA
        U032 GlobalEnable;
        U032 RomVersion;
        U032 RomFixupCode;
        U032 UpdateFlags;
        U032 FinishFlags;
#endif // NV_VGA
    } Vga;
    struct _def_classes_info
    {
        U032 Size;
        char ID[32];
        U032 UpdateFlags;
        U032 FinishFlags;
    } Classes;
#ifdef RM_STATS
    struct _def_stat_info
    {
        U032 Size;
        char ID[32];
        U032 AudioExceptionCount;
        U032 FifoExceptionCount;
        U032 FramebufferExceptionCount;
        U032 GraphicsExceptionCount;
        U032 TimerExceptionCount;
        U032 TotalExceptionCount;
        U032 IntTimeLo;
        U032 IntTimeHi;
        U032 ExecTimeLo;
        U032 ExecTimeHi;
        U032 MemAlloced;
        U032 MemLocked;
        U032 UpdateLo;
        U032 UpdateHi;
    } Statistics;
#endif
    struct _def_power_info
    {
        U032 State;
        U032 DisplayState[MAX_CRTCS];
        U032 strapInfo;
        U032 coeff_select;
        U032 nvpll;
        U032 mpll;
        U032 vpll;
        U032 PbusDebug1;
        U032 PbusDebug3;
        U032 MobileOperation;
        U032 PostNVCLK;
        U032 PostMCLK;

// This should really go in nvReg.h
#define NV_REG_POWER_MIZER_LEVEL   "PowerMizerLevel"
#define NV_REG_POWER_MIZER_DEFAULT "PowerMizerDefault"
#define POWER_MIZER_DEFAULT  1
#define POWER_MIZER_MIN      0
#define POWER_MIZER_MAX      4

        U032 PmNVCLK[POWER_MIZER_MAX + 1];
        U032 PmMCLK[POWER_MIZER_MAX + 1];

        U032 PowerMizerDefault;
        U032 PowerMizerLevel;
        U032 PciIoMemSpace;
        U032 GPIOExt;
        U008 cr51hA;
        U008 dummy1;    //Pads for the previous byte
        U008 cr51hB;
        U008 dummy2;    //Pads for the previous byte

#define DAC_POWER_PENDING             0x1
#define DAC_PM_SUPPORTED              0x80000000
        U032 Flags;
        // Chip-dependent power data moved to MC section.
    } Power;
    struct _def_registry_info
    {
        U032 Size;
        char ID[32];
        char DBstrDevNodeDisplay[128];
        char DBstrDevNodeDisplayNumber[128];
    } Registry;

    struct _def_hotkey_info
    {
//        U032 reg4CShadow;
        BOOL enabled;
        U032 queueHead;
        U032 queueTail;
        struct _def_hotkey_queue
        {
            U032 event;
            U032 status;
        } Queue[NV_HOTKEY_EVENT_QUEUE_SIZE];
    } HotKeys;

    U016                                  filler1;
    U008                                  filler2;

    // NOTE: This filler above fixed a really strange problem. We don't know why it
    // fixed the problem. Without this filler, phantom drive letters would appear!
    // See bug # 19981209-132200. We also don't know how a misalignment here causes
    // the registry to go bad.

    U008                DeviceDisabled;
    PSW_HASH_TABLE_ENTRY DBhashTable;                 //***
    U008                *DBfbInstBitmap;              //***
    U032                DBfbKDASharedMem;
    BOOL                DBfbKDACursorOverride;
    PHWREG              DBnvAddr;                     //***
    PHWREG              DBromAddr;                    //***
    PHWREG              DBbiosAddr;                   //***
    PHWREG              DBfbAddr;                     //***
    PHWREG              DBagpAddr;                    //***
    PHWREG              DBimAddr;                     //***                               
    PFIFO               DBfifoTable;                  //***
    PDMAOBJECT          DBDmaList;                    //***
    PDMAOBJECT          DBVidDmaObject;               //***
    PVBLANKNOTIFY       DBgrVBlankList[2];            //***
    PTIMERCALLBACK      DBtmrCallbackList;            //***
    PTIMERCALLBACK      DBtmrCallbackFreeList;        //***
    PTIMERCALLBACK      DBtmrCallbackTable;           //***
    PVBLANKNOTIFY       DBclass63VBlankList[2];
    POVERLAYSERVICEPROC pOverlayServiceHandler;
    POBJECT             DBpHardwareObject;
    U032                (*DBdisplayModeHook)(U032);
    SURFACEATTRIBUTES   DBOverlaySurfaceAttribs[20];
    SURFACEATTRIBUTES   DBImageSurfaceAttribs[20];
    U032                *fb_save;
    PVIDEOCOLORMAPOBJECT colormapObjectToNotify;

    ENGINEDB            engineDB;                   // HAL-derived engine info
    CLASSDB             classDB;                    // HAL-derived class info

#if 0
    PCLASS              pClasses;
    U032                numClasses;
    PENGINEINFO         pEngineInfos;

    PCLASSDESCRIPTOR    pClassDescriptors;
    U032                numClassDescriptors;
    PENGINEDESCRIPTOR   pEngineDescriptors;
    U032                numEngineDescriptors;
#endif

    HALHWINFO           halHwInfo;
    VOID_PTR            pHalEngineMem;
    PHALFUNCS           pHalFuncs;

    U008               *EDIDBuffer;
    U032                I2CAcquired;

    U032                DBdevInstance;
    U032                biosOffset;                   // has bios been relocated within rom?

    VOID_PTR                      pRmInfo;                                              // pointer to our system information (RMINFO NvRmInfo)
    VOID_PTR                      pOsHwInfo;                                    // pointer to our OS dependant information

    // Can't move this to WINNTHWINFO currently because of a hack in state.c
#ifdef NTRM
    VOID*                                 DBmpDeviceExtension;                  // miniport device extension
#endif

    // These will be moved to the MACOS9HWINFO
#ifdef MACOS
    BOOL                DBrmInitialized;              // per device init flag
    VOID*               DBmpDeviceExtension;          // os's device extension
#endif

    //Stereo stuff
    LPNV_CFG_STEREO_PARAMS      pStereoParams;
#define STEREO_ADJACENT_EYES       1                  // Left and Right eye buffers have to be adjacent
    U032                StereoFlags;



} HWINFO;

// This macro will produce a divide by 0 error at compile time if the sizeof HWINFO
// struct is not a multiple of 4. However, it does not help if some sub struct of
// HWINFO is not aligned properly.
#define ASSERT_NVINFO_SIZE if (1/((sizeof(HWINFO) % 4) ? 0 : 1))

#ifndef JV
#ifndef LEGACY_ARCH
#define MAX_INSTANCE 8
#define TEST_DEVICE_NUM 0
#else
#define MAX_INSTANCE 1
#endif
extern  U032   ClientInstance;
extern  PHWINFO NvDBPtr_Table[MAX_INSTANCE];
extern  RMINFO  NvRmInfo;
#endif // JV

// nv10 needs 2 dwords, but nv4 only needs one, so we'll rename one of the
// fields to be the nv4 define
#define VideoScale                   VideoScaleX
#define Buff0VideoScale              Buff0VideoScaleX
#define Buff1VideoScale              Buff1VideoScaleX
#define nvAddr                       pDev->DBnvAddr 
#define romAddr                      pDev->DBromAddr
#define biosAddr                     pDev->DBbiosAddr
#define fbAddr                       pDev->DBfbAddr 
#define CurDacAdr(Head)              GETCRTCHALINFO(pDev,Head,RegOffset)
#define NUM_FIFOS                    pDev->Fifo.HalInfo.Count
#define devInstance                  pDev->DBdevInstance

// Things that were moved from nvarch.h
#define NV10_CHIP_ARCHITECTURE          0x10

// HW description
// TO DO: change this to DEVICE_EXTENT of instance memory so that we will ALWAYS map enuff memory
#define NV_DEVICE_SIZE                   0x740000               // 7M of regs + 256K of instance mem (first 64K is BIOS)
#define INSTANCE_MEMORY_BASE             (pDev->Mapping.PhysAddr + pDev->Pram.HalInfo.PraminOffset)
#define INSTANCE_MEMORY_PHYSICAL_BASE(d) ((d)->Mapping.PhysAddr + pDev->Pram.HalInfo.PraminOffset)
#define INSTANCE_MEMORY_LOGICAL_BASE(d)  ((U008*)(d)->DBnvAddr + pDev->Pram.HalInfo.PraminOffset)
#define INSTANCE_MEMORY_SIZE             0x40000        // 256K
#define ROM_SIZE                         0x8000
#define CHANNEL_LENGTH                   0x10000        // 64K
#define INT_A                            0x01
#define FIFO_USER_BASE(d)                (d->Fifo.HalInfo.UserBase)

#endif // RM_HEADERS_MINIMAL
#endif // _NVRM_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv_ref.h ===
//
// (C) Copyright NVIDIA Corporation Inc., 1995,1996. All rights reserved.
//
/***************************************************************************\
*                                                                           *
*               Hardware Reference Manual extracted defines.                *
*                                                                           *
\***************************************************************************/
#ifndef _NV_REF_H_
#define _NV_REF_H_

//
// VGA hardware is supported on NV3/NV4/NV10
//
#define NV_VGA  1

#ifdef NV3_HW
//
// VGA hardware is supported on NV3
//
#include <nv3_ref.h>
#define NV_PFIFO_CACHE1_SIZE                                  32
#define BUG_BM_OFF()
#define BUG_BM_ON()

#else
//
// These registers can be accessed by chip-independent code as
// well as chip-dependent code.
//

/* NVidia Corporation */ 
/* basis: nv4 manuals 
built on Tue Nov 17 04:01:20 PST 1998*/

#ifndef _NV_REG_H_
#define _NV_REG_H_

#ifdef DEBUG
/*
 * These macros are here strictly for debugging purposes.
 * For the real definitions to be used in the code, refer to
 * the chip-specific headers.
 */
#define NV_PGRAPH_DMA_A_XLATE_INST                       0x00401040 /* RW-4R */
#define NV_PGRAPH_DMA_A_CONTROL                          0x00401044 /* RW-4R */
#define NV_PGRAPH_DMA_A_LIMIT                            0x00401048 /* RW-4R */
#define NV_PGRAPH_DMA_A_TLB_PTE                          0x0040104C /* RW-4R */
#define NV_PGRAPH_DMA_A_TLB_TAG                          0x00401050 /* RW-4R */
#define NV_PGRAPH_DMA_A_ADJ_OFFSET                       0x00401054 /* RW-4R */
#define NV_PGRAPH_DMA_A_OFFSET                           0x00401058 /* RW-4R */
#define NV_PGRAPH_DMA_A_SIZE                             0x0040105C /* RW-4R */
#define NV_PGRAPH_DMA_A_Y_SIZE                           0x00401060 /* RW-4R */

#define NV_PGRAPH_DMA_B_XLATE_INST                       0x00401080 /* RW-4R */
#define NV_PGRAPH_DMA_B_CONTROL                          0x00401084 /* RW-4R */
#define NV_PGRAPH_DMA_B_LIMIT                            0x00401088 /* RW-4R */
#define NV_PGRAPH_DMA_B_TLB_PTE                          0x0040108C /* RW-4R */
#define NV_PGRAPH_DMA_B_TLB_TAG                          0x00401090 /* RW-4R */
#define NV_PGRAPH_DMA_B_ADJ_OFFSET                       0x00401094 /* RW-4R */
#define NV_PGRAPH_DMA_B_OFFSET                           0x00401098 /* RW-4R */
#define NV_PGRAPH_DMA_B_SIZE                             0x0040109C /* RW-4R */
#define NV_PGRAPH_DMA_B_Y_SIZE                           0x004010A0 /* RW-4R */
#endif

/* dev_bus.ref */
/*
 * This macro is used in the NvDeviceBaseGet 16bit call.
 */
#define NV_SPACE                              0x01FFFFFF:0x00000000 /* RW--D */
/* dev_bus.ref */
#define NV_CONFIG                             0x000000FF:0x00000000 /* RW--D */
#define NV_CONFIG_PCI_NV_0                               0x00000000 /* R--4R */
#define NV_CONFIG_PCI_NV_0__ALIAS_1                NV_PBUS_PCI_NV_0 /*       */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID                          31:16 /* R--UF */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV01_A              0x00000009 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV01_B_B02_B03_C01  0x00000008 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV02_A01            0x00000010 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV03_NOACPI         0x00000018 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV03_ACPI           0x00000019 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV04                0x00000020 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV05_DEVID0         0x00000028 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV05_DEVID1         0x00000029 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV05_DEVID2         0x0000002A /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV05_DEVID3         0x0000002B /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV06_DEVID0         0x0000002C /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV06_DEVID1         0x0000002D /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV06_DEVID2         0x0000002E /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV06_DEVID3         0x0000002F /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV0A_DEVID0         0x000000A0 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV0A_DEVID1         0x000000A1 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV0A_DEVID2         0x000000A2 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV0A_DEVID3         0x000000A3 /* ----V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV10_DEVID0         0x00000100 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV10_DEVID1         0x00000101 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV10_DEVID2         0x00000102 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV10_DEVID3         0x00000103 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV11_DEVID0         0x00000110 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV11_DEVID1         0x00000111 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV11_DEVID2         0x00000112 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV11_DEVID3         0x00000113 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV15_DEVID0         0x00000150 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV15_DEVID1         0x00000151 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV15_DEVID2         0x00000152 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV15_DEVID3         0x00000153 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV1A_DEVID0         0x000001A0 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV1A_DEVID1         0x000001A1 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV1A_DEVID2         0x000001A2 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV1A_DEVID3         0x000001A3 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV20_DEVID0         0x00000200 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV20_DEVID1         0x00000201 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV20_DEVID2         0x00000202 /* C---V */
#define NV_CONFIG_PCI_NV_0_DEVICE_ID_NV20_DEVID3         0x00000203 /* C---V */
#define NV_CONFIG_PCI_NV_1                               0x00000004 /* RW-4R */
#define NV_CONFIG_PCI_NV_1__ALIAS_1                NV_PBUS_PCI_NV_1 /*       */
#define NV_CONFIG_PCI_NV_2                               0x00000008 /* R--4R */
#define NV_CONFIG_PCI_NV_2__ALIAS_1                NV_PBUS_PCI_NV_2 /*       */
#define NV_CONFIG_PCI_NV_3                               0x0000000C /* RW-4R */
#define NV_CONFIG_PCI_NV_3__ALIAS_1                NV_PBUS_PCI_NV_3 /*       */
#define NV_CONFIG_PCI_NV_4                               0x00000010 /* RW-4R */
#define NV_CONFIG_PCI_NV_4__ALIAS_1                NV_PBUS_PCI_NV_4 /*       */
#define NV_CONFIG_PCI_NV_5                               0x00000014 /* RW-4R */
#define NV_CONFIG_PCI_NV_5__ALIAS_1                NV_PBUS_PCI_NV_5 /*       */
#define NV_CONFIG_PCI_NV_6                               0x00000018 /* RW-4R */
#define NV_CONFIG_PCI_NV_6__ALIAS_1                NV_PBUS_PCI_NV_6 /*       */
#define NV_CONFIG_PCI_NV_7(i)                    (0x0000001C+(i)*4) /* R--4A */
#define NV_CONFIG_PCI_NV_7__SIZE_1                                4 /*       */
#define NV_CONFIG_PCI_NV_7__ALIAS_1                NV_PBUS_PCI_NV_7 /*       */
#define NV_CONFIG_PCI_NV_11                              0x0000002C /* R--4R */
#define NV_CONFIG_PCI_NV_11__ALIAS_1              NV_PBUS_PCI_NV_11 /*       */
#define NV_CONFIG_PCI_NV_12                              0x00000030 /* RW-4R */
#define NV_CONFIG_PCI_NV_12__ALIAS_1              NV_PBUS_PCI_NV_12 /*       */
#define NV_CONFIG_PCI_NV_13                              0x00000034 /* RW-4R */
#define NV_CONFIG_PCI_NV_13__ALIAS_1              NV_PBUS_PCI_NV_13 /*       */
#define NV_CONFIG_PCI_NV_14                              0x00000038 /* R--4R */
#define NV_CONFIG_PCI_NV_14__ALIAS_1              NV_PBUS_PCI_NV_14 /*       */
#define NV_CONFIG_PCI_NV_15                              0x0000003C /* RW-4R */
#define NV_CONFIG_PCI_NV_15__ALIAS_1              NV_PBUS_PCI_NV_15 /*       */
#define NV_CONFIG_PCI_NV_16                              0x00000040 /* RW-4R */
#define NV_CONFIG_PCI_NV_16__ALIAS_1              NV_PBUS_PCI_NV_16 /*       */
#define NV_CONFIG_PCI_NV_17                              0x00000044 /* RW-4R */
#define NV_CONFIG_PCI_NV_17__ALIAS_1              NV_PBUS_PCI_NV_17 /*       */
#define NV_CONFIG_PCI_NV_18                              0x00000048 /* RW-4R */
#define NV_CONFIG_PCI_NV_18__ALIAS_1              NV_PBUS_PCI_NV_18 /*       */
#define NV_CONFIG_PCI_NV_19                              0x0000004C /* RW-4R */
#define NV_CONFIG_PCI_NV_19__ALIAS_1              NV_PBUS_PCI_NV_19 /*       */
#define NV_CONFIG_PCI_NV_20                              0x00000050 /* RW-4R */
#define NV_CONFIG_PCI_NV_20__ALIAS_1              NV_PBUS_PCI_NV_20 /*       */
#define NV_CONFIG_PCI_NV_21                              0x00000054 /* RW-4R */
#define NV_CONFIG_PCI_NV_21__ALIAS_1              NV_PBUS_PCI_NV_21 /*       */
#define NV_CONFIG_PCI_NV_22                              0x00000058 /* RW-4R */
#define NV_CONFIG_PCI_NV_22__ALIAS_1              NV_PBUS_PCI_NV_22 /*       */
#define NV_CONFIG_PCI_NV_23                              0x0000005C /* RW-4R */
#define NV_CONFIG_PCI_NV_23__ALIAS_1              NV_PBUS_PCI_NV_23 /*       */
#define NV_CONFIG_PCI_NV_24                              0x00000060 /* RW-4R */
#define NV_CONFIG_PCI_NV_24__ALIAS_1              NV_PBUS_PCI_NV_24 /*       */
#define NV_CONFIG_PCI_NV_25                              0x00000064 /* RW-4R */
#define NV_CONFIG_PCI_NV_25__ALIAS_1              NV_PBUS_PCI_NV_25 /*       */
#define NV_CONFIG_PCI_NV_26(i)                   (0x00000068+(i)*4) /* R--4A */
#define NV_CONFIG_PCI_NV_26__SIZE_1                              38 /*       */
#define NV_CONFIG_PCI_NV_26__ALIAS_1              NV_PBUS_PCI_NV_25 /*       */
/* dev_dac.ref */
#define NV_PRAMDAC                            0x00680FFF:0x00680300 /* RW--D */
#define NV_PRAMDAC_CU_START_POS                          0x00680300 /* RW-4R */
#define NV_PRAMDAC_CU_START_POS_X                              11:0 /* RWXSF */
#define NV_PRAMDAC_CU_START_POS_Y                             27:16 /* RWXSF */
#define NV_PRAMDAC_CURSOR_CNTRL                          0x00680320 /* RWI4R */
#define NV_PRAMDAC_CURSOR_CNTRL_ADDRESS                         3:0 /* RW--F */
#define NV_PRAMDAC_CURSOR_CNTRL_RAM                             8:8 /* -W--F */
#define NV_PRAMDAC_CURSOR_CNTRL_RAM_RD                          9:9 /* R---F */
#define NV_PRAMDAC_CURSOR_CNTR_TESTMODE                       16:16 /* -W--F */
#define NV_PRAMDAC_CURSOR_CNTR_TESTMODE_RD                    17:17 /* R---F */
#define NV_PRAMDAC_CURSOR_CNTR_TESTMODE_ENABLE                    1 /* RW--V */
#define NV_PRAMDAC_CURSOR_CNTR_TESTMODE_DISABLE                   0 /* RW--V */
#define NV_PRAMDAC_CURSOR_DATA_31_0                      0x00680324 /* RWI4R */
#define NV_PRAMDAC_CURSOR_DATA_31_0_VAL                        31:0 /* RW--F */
#define NV_PRAMDAC_CURSOR_DATA_63_32                     0x00680328 /* RWI4R */
#define NV_PRAMDAC_CURSOR_DATA_63_32_VAL                       31:0 /* RW--F */
#define NV_PRAMDAC_CURSOR_DATA_95_64                     0x0068032C /* RWI4R */
#define NV_PRAMDAC_CURSOR_DATA_95_64_VAL                       31:0 /* RW--F */
#define NV_PRAMDAC_CURSOR_DATA_127_96                    0x00680330 /* RWI4R */
#define NV_PRAMDAC_CURSOR_DATA_127_96_VAL                      31:0 /* RW--F */
#define NV_PRAMDAC_NVPLL_COEFF                           0x00680500 /* RW-4R */
#define NV_PRAMDAC_NVPLL_COEFF_MDIV                             7:0 /* RWIUF */
#define NV_PRAMDAC_NVPLL_COEFF_NDIV                            15:8 /* RWIUF */
#define NV_PRAMDAC_NVPLL_COEFF_PDIV                           18:16 /* RWIVF */
#define NV_PRAMDAC_MPLL_COEFF                            0x00680504 /* RW-4R */
#define NV_PRAMDAC_MPLL_COEFF_MDIV                              7:0 /* RWIUF */
#define NV_PRAMDAC_MPLL_COEFF_NDIV                             15:8 /* RWIUF */
#define NV_PRAMDAC_MPLL_COEFF_PDIV                            18:16 /* RWIVF */
#define NV_PRAMDAC_VPLL_COEFF                            0x00680508 /* RW-4R */
#define NV_PRAMDAC_VPLL_COEFF_MDIV                              7:0 /* RWIUF */
#define NV_PRAMDAC_VPLL_COEFF_NDIV                             15:8 /* RWIUF */
#define NV_PRAMDAC_VPLL_COEFF_PDIV                            18:16 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT                      0x0068050C /* RW-4R */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VPLL_SOURCE                 0:0 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VPLL_SOURCE_XTAL     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VPLL_SOURCE_VIP      0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE                     10:8 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_DEFAULT       0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_MPLL     0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_VPLL     0x00000002 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_NVPLL    0x00000004 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_ALL      0x00000007 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_MSOURCE                     8:8 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_MSOURCE_DEFAULT      0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_MSOURCE_PROG         0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_V1SOURCE                    9:9 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_V1SOURCE_DEFAULT     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_V1SOURCE_PROG        0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_NVSOURCE                  10:10 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_NVSOURCE_DEFAULT     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_NVSOURCE_PROG        0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_V2SOURCE                  11:11 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_V2SOURCE_DEFAULT     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_V2SOURCE_PROG        0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK_TV                17:16 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK_TV_NONE      0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK_TV_VSCLK     0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK_TV_PCLK      0x00000002 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK_TV_BOTH      0x00000003 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK2_TV               19:18 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK2_TV_NONE     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK2_TV_VSCLK    0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK2_TV_PCLK     0x00000002 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK2_TV_BOTH     0x00000003 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_TVCLK_SOURCE              20:20 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_TVCLK_SOURCE_EXT     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_TVCLK_SOURCE_VIP     0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_TVCLK_RATIO               24:24 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_TVCLK_RATIO_DB1      0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_TVCLK_RATIO_DB2      0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO                28:28 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO_DB1       0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO_DB2       0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO               29:29 /* RWIVF */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO_DB1      0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO_DB2      0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL                     0x00680510 /* RW-4R */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_VALUE                     10:0 /* RWIVF */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_VAL                 0x0000044E /* RWI-V */
/*
 * NV_PRAMDAC_PLL_SETUP_PWRDWN is chip-dependent
 */
#define NV_PRAMDAC_PLL_TEST_COUNTER                      0x00680514 /* RW-4R */
#define NV_PRAMDAC_PLL_TEST_COUNTER_NOOFIPCLKS                  9:0 /* -WIVF */
#define NV_PRAMDAC_PLL_TEST_COUNTER_VALUE                      15:0 /* R--VF */
#define NV_PRAMDAC_PLL_TEST_COUNTER_ENABLE                    16:16 /* RWIVF */
#define NV_PRAMDAC_PLL_TEST_COUNTER_ENABLE_DEASSERTED    0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_ENABLE_ASSERTED      0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_RESET                     20:20 /* RWIVF */
#define NV_PRAMDAC_PLL_TEST_COUNTER_RESET_DEASSERTED     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_RESET_ASSERTED       0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_SOURCE_VCLK2         0x00000004 /* RW--V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_SOURCE_MCLK          0x00000002 /* RWI-V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_SOURCE_VCLK          0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_SOURCE_NVCLK         0x00000000 /* RW--V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_VPLL2_LOCK                27:27 /* R--VF */
#define NV_PRAMDAC_PLL_TEST_COUNTER_VPLL2_NOTLOCKED      0x00000000 /* R---V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_VPLL2_LOCKED         0x00000001 /* R---V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_PDIV_RST                  28:28 /* RWIVF */
#define NV_PRAMDAC_PLL_TEST_COUNTER_PDIVRST_DEASSERTED   0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_PDIVRST_ASSERTED     0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_NVPLL_LOCK                29:29 /* R--VF */
#define NV_PRAMDAC_PLL_TEST_COUNTER_NVPLL_NOTLOCKED      0x00000000 /* R---V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_NVPLL_LOCKED         0x00000001 /* R---V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_MPLL_LOCK                 30:30 /* R--VF */
#define NV_PRAMDAC_PLL_TEST_COUNTER_MPLL_NOTLOCKED       0x00000000 /* R---V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_MPLL_LOCKED          0x00000001 /* R---V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_VPLL_LOCK                 31:31 /* R--VF */
#define NV_PRAMDAC_PLL_TEST_COUNTER_VPLL_NOTLOCKED       0x00000000 /* R---V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_VPLL_LOCKED          0x00000001 /* R---V */
#define NV_PRAMDAC_PALETTE_TEST                          0x00680518 /* RW-4R */
#define NV_PRAMDAC_PALETTE_TEST_BLUE_DATA                       7:0 /* R--VF */
#define NV_PRAMDAC_PALETTE_TEST_GREEN_DATA                     15:8 /* R--VF */
#define NV_PRAMDAC_PALETTE_TEST_RED_DATA                      23:16 /* R--VF */
#define NV_PRAMDAC_PALETTE_TEST_MODE                          24:24 /* RWIVF */
#define NV_PRAMDAC_PALETTE_TEST_MODE_8BIT                0x00000000 /* RWI-V */
#define NV_PRAMDAC_PALETTE_TEST_MODE_24BIT               0x00000001 /* RW--V */
#define NV_PRAMDAC_PALETTE_TEST_ADDRINC                       28:28 /* RWIVF */
#define NV_PRAMDAC_PALETTE_TEST_ADDRINC_READWRITE        0x00000000 /* RWI-V */
#define NV_PRAMDAC_PALETTE_TEST_ADDRINC_WRITEONLY        0x00000001 /* RW--V */
#define NV_PRAMDAC_VPLL2_COEFF                           0x00680520 /* RW-4R */
#define NV_PRAMDAC_VPLL2_COEFF_MDIV                             7:0 /* RWIUF */
#define NV_PRAMDAC_VPLL2_COEFF_NDIV                            15:8 /* RWIUF */
#define NV_PRAMDAC_VPLL2_COEFF_PDIV                           18:16 /* RWIVF */
#define NV_PRAMDAC_SEL_CLK                               0x00680524 /* RW-4R */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_NVPLL                0:0 /* RWIVF */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_NVPLL_OFF     0x00000000 /* RWI-V */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_NVPLL_ON      0x00000001 /* RW--V */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_MPLL                 2:2 /* RWIVF */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_MPLL_OFF      0x00000000 /* RWI-V */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_MPLL_ON       0x00000001 /* RW--V */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL1                4:4 /* RWIVF */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL1_OFF     0x00000000 /* RWI-V */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL1_ON      0x00000001 /* RW--V */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL2                6:6 /* RWIVF */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL2_OFF     0x00000000 /* RWI-V */
#define NV_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL2_ON      0x00000001 /* RW--V */
#define NV_PRAMDAC_SEL_CLK_IFPCLK1                            16:16 /* RWIVF */
#define NV_PRAMDAC_SEL_CLK_IFPCLK1_SEL_FPCLK1            0x00000000 /* RWI-V */
#define NV_PRAMDAC_SEL_CLK_IFPCLK1_SEL_FPCLK2            0x00000001 /* RW--V */
#define NV_PRAMDAC_SEL_CLK_IFPCLK2                            18:18 /* RWIVF */
#define NV_PRAMDAC_SEL_CLK_IFPCLK2_SEL_FPCLK1            0x00000000 /* RWI-V */
#define NV_PRAMDAC_SEL_CLK_IFPCLK2_SEL_FPCLK2            0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT                            0x00680528 /* RW-4R */
#define NV_PRAMDAC_PLL_COMPAT_NVPLL_DET_MODE                    1:0 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_NVPLL_DET_MODE_MULTOFF     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_NVPLL_DET_MODE_AUTO        0x00000002 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_NVPLL_DET_MODE_MULTON      0x00000003 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_NVPLL_DET_STAT                    3:3 /* R--VF */
#define NV_PRAMDAC_PLL_COMPAT_NVPLL_DET_STAT_OFF         0x00000000 /* R---V */
#define NV_PRAMDAC_PLL_COMPAT_NVPLL_DET_STAT_ON          0x00000001 /* R---V */
#define NV_PRAMDAC_PLL_COMPAT_MPLL_DET_MODE                     5:4 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_MPLL_DET_MODE_MULTOFF      0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_MPLL_DET_MODE_AUTO         0x00000002 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_MPLL_DET_MODE_MULTON       0x00000003 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_MPLL_DET_STAT                     7:7 /* R--VF */
#define NV_PRAMDAC_PLL_COMPAT_MPLL_DET_STAT_OFF          0x00000000 /* R---V */
#define NV_PRAMDAC_PLL_COMPAT_MPLL_DET_STAT_ON           0x00000001 /* R---V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL_DET_MODE                     9:8 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_VPLL_DET_MODE_MULTOFF      0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL_DET_MODE_AUTO         0x00000002 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL_DET_MODE_MULTON       0x00000003 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL_DET_STAT                   11:11 /* R--VF */
#define NV_PRAMDAC_PLL_COMPAT_VPLL_DET_STAT_OFF          0x00000000 /* R---V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL_DET_STAT_ON           0x00000001 /* R---V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL2_DET_MODE                  13:12 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_VPLL2_DET_MODE_MULTOFF     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL2_DET_MODE_AUTO        0x00000002 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL2_DET_MODE_MULTON      0x00000003 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL2_DET_STAT                  15:15 /* R--VF */
#define NV_PRAMDAC_PLL_COMPAT_VPLL2_DET_STAT_OFF         0x00000000 /* R---V */
#define NV_PRAMDAC_PLL_COMPAT_VPLL2_DET_STAT_ON          0x00000001 /* R---V */
#define NV_PRAMDAC_PLL_COMPAT_6B_DITHER                       16:16 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_6B_DITHER_OFF              0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_6B_DITHER_ON               0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_DITHER_RB                       17:17 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_DITHER_RB_NORMAL           0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_DITHER_RB_INVERT           0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_DITHER_G                        18:18 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_DITHER_G_NORMAL            0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_DITHER_G_INVERT            0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_DITHER_Y                        19:19 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_DITHER_Y_NORMAL            0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_DITHER_Y_INVERT            0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_CRVCOUNT_SEL                    20:20 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_CRVCOUNT_SEL_NORMAL        0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_CRVCOUNT_SEL_SYNC          0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_GPIO5_ALTDATA                   21:21 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_GPIO5_ALTDATA_DISABLED     0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_GPIO5_ALTDATA_ENABLED      0x00000001 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_GPIO5_SELECT                    22:22 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_GPIO5_SELECT_TVD           0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_GPIO5_SELECT_VIDEO         0x00000001 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_BLEND                           23:23 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_BLEND_NORMAL               0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_COMPAT_BLEND_LSBBYPASS            0x00000001 /* RW--V */
#define NV_PRAMDAC_PLL_COMPAT_MPDIV_XOR                       26:24 /* RWIVF */
#define NV_PRAMDAC_PLL_COMPAT_MPDIV_XOR_DISABLED         0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL                       0x00680600 /* RW-4R */
#define NV_PRAMDAC_GENERAL_CONTROL_PIXMIX32_BIT                 0:0 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_PIXMIX32_BIT_24       0x00000001 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_PIXMIX32_BIT_31       0x00000000 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_PIXMIX                       5:4 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_OFF            0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_POS            0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_NEG            0x00000002 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_ON             0x00000003 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_VGA_STATE                    8:8 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_VGA_STATE_NOTSEL      0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_VGA_STATE_SEL         0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE                   12:12 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_NOTSEL       0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_SEL          0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_15           0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_16           0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_24           0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_30           0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_BLK_PEDSTL                 16:16 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_BLK_PEDSTL_OFF        0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_BLK_PEDSTL_ON         0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_TERMINATION                17:17 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_TERMINATION_37OHM     0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_TERMINATION_75OHM     0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_BPC                        20:20 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_BPC_6BITS             0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_BPC_8BITS             0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_LUT                        21:21 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_LUT_8BITS             0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_LUT_10BITS            0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_DAC_SLEEP                  24:24 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_DAC_SLEEP_DIS         0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_DAC_SLEEP_EN          0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_PALETTE_CLK                28:28 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_PALETTE_CLK_EN        0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_PALETTE_CLK_DIS       0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_PIPE                       29:29 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_PIPE_SHORT            0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_PIPE_LONG             0x00000001 /* RW--V */
#define NV_PRAMDAC_GENERAL_CONTROL_CUR_32B_ROP                30:30 /* RWIVF */
#define NV_PRAMDAC_GENERAL_CONTROL_CUR_32B_ROP_DISABLE   0x00000000 /* RWI-V */
#define NV_PRAMDAC_GENERAL_CONTROL_CUR_32B_ROP_ENABLE    0x00000001 /* RW--V */
#define NV_PRAMDAC_PALETTE_RECOVERY                      0x00680604 /* R--4R */
#define NV_PRAMDAC_PALETTE_RECOVERY_ACTIVE_ADDRESS              7:0 /* R--UF */
#define NV_PRAMDAC_PALETTE_RECOVERY_RGB_POINTER                10:8 /* R--VF */
#define NV_PRAMDAC_PALETTE_RECOVERY_RGB_POINTER_RED      0x00000001 /* R---V */
#define NV_PRAMDAC_PALETTE_RECOVERY_RGB_POINTER_GREEN    0x00000002 /* R---V */
#define NV_PRAMDAC_PALETTE_RECOVERY_RGB_POINTER_BLUE     0x00000004 /* R---V */
#define NV_PRAMDAC_PALETTE_RECOVERY_DAC_STATE                 13:12 /* R--VF */
#define NV_PRAMDAC_PALETTE_RECOVERY_DAC_STATE_WRITE      0x00000000 /* R---V */
#define NV_PRAMDAC_PALETTE_RECOVERY_DAC_STATE_READ       0x00000003 /* R---V */
#define NV_PRAMDAC_PALETTE_RECOVERY_RED_DATA                  23:16 /* R--VF */
#define NV_PRAMDAC_PALETTE_RECOVERY_GREEN_DATA                31:24 /* R--VF */
#define NV_PRAMDAC_TEST_CONTROL                          0x00680608 /* RW-4R */
#define NV_PRAMDAC_TEST_CONTROL_CRC_RESET                       0:0 /* RWIVF */
#define NV_PRAMDAC_TEST_CONTROL_CRC_RESET_DEASSERTED     0x00000000 /* RWI-V */
#define NV_PRAMDAC_TEST_CONTROL_CRC_RESET_ASSERTED       0x00000001 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_CRC_ENABLE                      4:4 /* RWIVF */
#define NV_PRAMDAC_TEST_CONTROL_CRC_ENABLE_DEASSERTED    0x00000000 /* RWI-V */
#define NV_PRAMDAC_TEST_CONTROL_CRC_ENABLE_ASSERTED      0x00000001 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_CRC_CHANNEL                     9:8 /* RWIVF */
#define NV_PRAMDAC_TEST_CONTROL_CRC_CHANNEL_BLUE         0x00000000 /* RWI-V */
#define NV_PRAMDAC_TEST_CONTROL_CRC_CHANNEL_GREEN        0x00000001 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_CRC_CHANNEL_RED          0x00000002 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_CRC_CAPTURE                   10:10 /* RWIVF */
#define NV_PRAMDAC_TEST_CONTROL_CRC_CAPTURE_ALWAYS       0x00000000 /* RWI-V */
#define NV_PRAMDAC_TEST_CONTROL_CRC_CAPTURE_ONE          0x00000001 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_TP_INS_EN                     12:12 /* RWIVF */
#define NV_PRAMDAC_TEST_CONTROL_TP_INS_EN_DEASSERTED     0x00000000 /* RWI-V */
#define NV_PRAMDAC_TEST_CONTROL_TP_INS_EN_ASSERTED       0x00000001 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC                    16:16 /* RWIVF */
#define NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_ON            0x00000000 /* RWI-V */
#define NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_OFF           0x00000001 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_DACTM                         20:20 /* RWIVF */
#define NV_PRAMDAC_TEST_CONTROL_DACTM_NORMAL             0x00000000 /* RWI-V */
#define NV_PRAMDAC_TEST_CONTROL_DACTM_TEST               0x00000001 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_TPATH1                        24:24 /* RWIVF */
#define NV_PRAMDAC_TEST_CONTROL_TPATH1_CLEAR             0x00000000 /* RWI-V */
#define NV_PRAMDAC_TEST_CONTROL_TPATH1_SET               0x00000001 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_TPATH31                       25:25 /* RWIVF */
#define NV_PRAMDAC_TEST_CONTROL_TPATH31_CLEAR            0x00000000 /* RWI-V */
#define NV_PRAMDAC_TEST_CONTROL_TPATH31_SET              0x00000001 /* RW--V */
#define NV_PRAMDAC_TEST_CONTROL_SENSEB                        28:28 /* R--VF */
#define NV_PRAMDAC_TEST_CONTROL_SENSEB_SOMELO            0x00000000 /* R---V */
#define NV_PRAMDAC_TEST_CONTROL_SENSEB_ALLHI             0x00000001 /* R---V */
#define NV_PRAMDAC_CHECKSUM                              0x0068060C /* R--4R */
#define NV_PRAMDAC_CHECKSUM_STATUS                            24:24 /* R--VF */
#define NV_PRAMDAC_CHECKSUM_STATUS_CAPTURED              0x00000001 /* R---V */
#define NV_PRAMDAC_CHECKSUM_STATUS_WAITING               0x00000000 /* R---V */
#define NV_PRAMDAC_CHECKSUM_VALUE                              23:0 /* R--VF */
#define NV_PRAMDAC_TESTPOINT_DATA                        0x00680610 /* -W-4R */
#define NV_PRAMDAC_TESTPOINT_DATA_RED                           9:0 /* -W-VF */
#define NV_PRAMDAC_TESTPOINT_DATA_GREEN                       19:10 /* -W-VF */
#define NV_PRAMDAC_TESTPOINT_DATA_BLUE                        29:20 /* -W-VF */
#define NV_PRAMDAC_TESTPOINT_DATA_BLACK                       30:30 /* -W-VF */
#define NV_PRAMDAC_TESTPOINT_DATA_NOTBLANK                    31:31 /* -W-VF */
#define NV_PRAMDAC_PALETTE_LUT_INDEX                     0x00680620 /* RW-4R */
#define NV_PRAMDAC_PALETTE_LUT_INDEX_ADDR                       7:0 /* RW-VF */
#define NV_PRAMDAC_PALETTE_LUT_INDEX_ADDRINC                  12:12 /* RWIVF */
#define NV_PRAMDAC_PALETTE_LUT_INDEX_ADDRINC_ENABLE      0x00000000 /* RWI-V */
#define NV_PRAMDAC_PALETTE_LUT_INDEX_ADDRINC_DISABLE     0x00000001 /* RW--V */
#define NV_PRAMDAC_PALETTE_LUT_DATA                      0x00680624 /* RW-4R */
#define NV_PRAMDAC_PALETTE_LUT_DATA_BLUE                        9:0 /* RW-VF */
#define NV_PRAMDAC_PALETTE_LUT_DATA_GREEN                     19:10 /* RW-VF */
#define NV_PRAMDAC_PALETTE_LUT_DATA_RED                       29:20 /* RW-VF */
#define NV_PRAMDAC_TV_SETUP                              0x00680700 /* RW-4R */
#define NV_PRAMDAC_TV_SETUP_DEV_TYPE                            1:0 /* RWIVF */
#define NV_PRAMDAC_TV_SETUP_DEV_TYPE_SLAVE               0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_SETUP_DEV_TYPE_MASTER              0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_DEV_TYPE_SLAVE_ALT           0x00000002 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_DEV_TYPE_MASTER_ALT          0x00000003 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_VS_PIXFMT                           6:4 /* RWIVF */
#define NV_PRAMDAC_TV_SETUP_VS_PIXFMT_555                0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_SETUP_VS_PIXFMT_565                0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_VS_PIXFMT_888                0x00000002 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_VS_PIXFMT_101010             0x00000003 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_VS_PIXFMT_YUV                0x00000004 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_DATA_SRC                            9:8 /* RWIVF */
#define NV_PRAMDAC_TV_SETUP_DATA_SRC_COMP                0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_SETUP_DATA_SRC_SCALER              0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_DATA_SRC_VIP                 0x00000002 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_DATA_SRC_NONE                0x00000003 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_COMP_SRC                          12:12 /* RWIVF */
#define NV_PRAMDAC_TV_SETUP_COMP_SRC_SCALER              0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_SETUP_COMP_SRC_NO_SCALER           0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_SYNC_POL                          17:16 /* RWIVF */
#define NV_PRAMDAC_TV_SETUP_SYNC_POL_NEG_NONE            0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_SETUP_SYNC_POL_NEG_HSYNC           0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_SYNC_POL_NEG_VSYNC           0x00000002 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_SYNC_POL_NEG_BOTH            0x00000003 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_VIP_VSYNC                         20:20 /* RWIVF */
#define NV_PRAMDAC_TV_SETUP_VIP_VSYNC_LEAD               0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_SETUP_VIP_VSYNC_TRAIL              0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_VIP_DATAPOS                       24:24 /* RWIVF */
#define NV_PRAMDAC_TV_SETUP_VIP_DATAPOS_7_0              0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_SETUP_VIP_DATAPOS_11_4             0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_SETUP_VIP_FIELD                         28:28 /* RWIVF */
#define NV_PRAMDAC_TV_SETUP_VIP_FIELD_0                  0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_SETUP_VIP_FIELD_1                  0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_VBLANK_START                       0x00680704 /* RW-4R */
#define NV_PRAMDAC_TV_VBLANK_START_VAL                         10:0 /* RWIVF */
#define NV_PRAMDAC_TV_VBLANK_END                         0x00680708 /* RW-4R */
#define NV_PRAMDAC_TV_VBLANK_END_VAL                           10:0 /* RWIVF */
#define NV_PRAMDAC_TV_HBLANK_START                       0x0068070C /* RW-4R */
#define NV_PRAMDAC_TV_HBLANK_START_VAL                         10:0 /* RWIVF */
#define NV_PRAMDAC_TV_HBLANK_END                         0x00680710 /* RW-4R */
#define NV_PRAMDAC_TV_HBLANK_END_VAL                           10:0 /* RWIVF */
#define NV_PRAMDAC_BLANK_COLOR                           0x00680714 /* RW-4R */
#define NV_PRAMDAC_BLANK_COLOR_VAL                             23:0 /* RWIVF */
#define NV_PRAMDAC_TV_CHECKSUM                           0x00680718 /* RW-4R */
#define NV_PRAMDAC_TV_CHECKSUM_VAL                             23:0 /* R--VF */
#define NV_PRAMDAC_TV_CHECKSUM_STATUS                         24:24 /* R--VF */
#define NV_PRAMDAC_TV_CHECKSUM_STATUS_CAPTURED           0x00000001 /* R---V */
#define NV_PRAMDAC_TV_CHECKSUM_STATUS_WAITING            0x00000000 /* R---V */
#define NV_PRAMDAC_TV_VSYNC                                   28:28 /* R--VF */
#define NV_PRAMDAC_TV_VSYNC_ACTIVE                       0x00000000 /* R---V */
#define NV_PRAMDAC_TV_VSYNC_LOW                          0x00000000 /* R---V */
#define NV_PRAMDAC_TV_VSYNC_INACTIVE                     0x00000001 /* R---V */
#define NV_PRAMDAC_TV_VSYNC_HIGH                         0x00000001 /* R---V */
#define NV_PRAMDAC_TV_TEST_CONTROL                       0x0068071c /* RW-4R */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_RESET                    0:0 /* RWIVF */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_RESET_DEASSERTED  0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_RESET_ASSERTED    0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_ENABLE                   4:4 /* RWIVF */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_ENABLE_DEASSERTED 0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_ENABLE_ASSERTED   0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_CHANNEL                  9:8 /* RWIVF */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_CHANNEL_7_0       0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_CHANNEL_15_8      0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_CHANNEL_23_16     0x00000002 /* RW--V */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_CAPTURE                10:10 /* RWIVF */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_CAPTURE_ALWAYS    0x00000000 /* RWI-V */
#define NV_PRAMDAC_TV_TEST_CONTROL_CRC_CAPTURE_ONE       0x00000001 /* RW--V */
#define NV_PRAMDAC_TV_VTOTAL                             0x00680720 /* RW-4R */
#define NV_PRAMDAC_TV_VTOTAL_VAL                               10:0 /* RWIVF */
#define NV_PRAMDAC_TV_VSYNC_START                        0x00680724 /* RW-4R */
#define NV_PRAMDAC_TV_VSYNC_START_VAL                          10:0 /* RWIVF */
#define NV_PRAMDAC_TV_VSYNC_END                          0x00680728 /* RW-4R */
#define NV_PRAMDAC_TV_VSYNC_END_VAL                            10:0 /* RWIVF */
#define NV_PRAMDAC_TV_HTOTAL                             0x0068072C /* RW-4R */
#define NV_PRAMDAC_TV_HTOTAL_VAL                               10:0 /* RWIVF */
#define NV_PRAMDAC_TV_HSYNC_START                        0x00680730 /* RW-4R */
#define NV_PRAMDAC_TV_HSYNC_START_VAL                          10:0 /* RWIVF */
#define NV_PRAMDAC_TV_HSYNC_END                          0x00680734 /* RW-4R */
#define NV_PRAMDAC_TV_HSYNC_END_VAL                            10:0 /* RWIVF */
#define NV_PRAMDAC_TV_SYNC_DELAY                         0x00680738 /* RW-4R */
#define NV_PRAMDAC_TV_SYNC_DELAY_HSYNC                          7:0 /* RWIVF */
#define NV_PRAMDAC_TV_SYNC_DELAY_VSYNC                        23:16 /* RWIVF */
#define NV_PRAMDAC_FP_VDISPLAY_END                       0x00680800 /* RW-4R */
#define NV_PRAMDAC_FP_VDISPLAY_END_VAL                         15:0 /* RWIVF */
#define NV_PRAMDAC_FP_VTOTAL                             0x00680804 /* RW-4R */
#define NV_PRAMDAC_FP_VTOTAL_VAL                               15:0 /* RWIVF */
#define NV_PRAMDAC_FP_VCRTC                              0x00680808 /* RW-4R */
#define NV_PRAMDAC_FP_VCRTC_VAL                                15:0 /* RWIVF */
#define NV_PRAMDAC_FP_VSYNC_START                        0x0068080c /* RW-4R */
#define NV_PRAMDAC_FP_VSYNC_START_VAL                          15:0 /* RWIVF */
#define NV_PRAMDAC_FP_VSYNC_END                          0x00680810 /* RW-4R */
#define NV_PRAMDAC_FP_VSYNC_END_VAL                            15:0 /* RWIVF */
#define NV_PRAMDAC_FP_VVALID_START                       0x00680814 /* RW-4R */
#define NV_PRAMDAC_FP_VVALID_START_VAL                         15:0 /* RWIVF */
#define NV_PRAMDAC_FP_VVALID_END                         0x00680818 /* RW-4R */
#define NV_PRAMDAC_FP_VVALID_END_VAL                           15:0 /* RWIVF */
#define NV_PRAMDAC_FP_HDISPLAY_END                       0x00680820 /* RW-4R */
#define NV_PRAMDAC_FP_HDISPLAY_END_VAL                         15:0 /* RWIVF */
#define NV_PRAMDAC_FP_HTOTAL                             0x00680824 /* RW-4R */
#define NV_PRAMDAC_FP_HTOTAL_VAL                               15:0 /* RWIVF */
#define NV_PRAMDAC_FP_HCRTC                              0x00680828 /* RW-4R */
#define NV_PRAMDAC_FP_HCRTC_VAL                                15:0 /* RWIVF */
#define NV_PRAMDAC_FP_HSYNC_START                        0x0068082c /* RW-4R */
#define NV_PRAMDAC_FP_HSYNC_START_VAL                          15:0 /* RWIVF */
#define NV_PRAMDAC_FP_HSYNC_END                          0x00680830 /* RW-4R */
#define NV_PRAMDAC_FP_HSYNC_END_VAL                            15:0 /* RWIVF */
#define NV_PRAMDAC_FP_HVALID_START                       0x00680834 /* RW-4R */
#define NV_PRAMDAC_FP_HVALID_START_VAL                         15:0 /* RWIVF */
#define NV_PRAMDAC_FP_HVALID_END                         0x00680838 /* RW-4R */
#define NV_PRAMDAC_FP_HVALID_END_VAL                           15:0 /* RWIVF */
#define NV_PRAMDAC_FP_CHECKSUM                           0x00680840 /* RW-4R */
#define NV_PRAMDAC_FP_CHECKSUM_VAL                             23:0 /* R--VF */
#define NV_PRAMDAC_FP_CHECKSUM_STATUS                         24:24 /* R--VF */
#define NV_PRAMDAC_FP_CHECKSUM_STATUS_CAPTURED           0x00000001 /* R---V */
#define NV_PRAMDAC_FP_CHECKSUM_STATUS_WAITING            0x00000000 /* R---V */
#define NV_PRAMDAC_FP_VSYNC                                   28:28 /* R--VF */
#define NV_PRAMDAC_FP_VSYNC_LOW                          0x00000000 /* R---V */
#define NV_PRAMDAC_FP_VSYNC_HIGH                         0x00000001 /* R---V */
#define NV_PRAMDAC_FP_TEST_CONTROL                       0x00680844 /* RW-4R */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_RESET                    0:0 /* RWIVF */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_RESET_DEASSERTED  0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_RESET_ASSERTED    0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_ENABLE                   4:4 /* RWIVF */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_ENABLE_DEASSERTED 0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_ENABLE_ASSERTED   0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_CHANNEL                  9:8 /* RWIVF */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_CHANNEL_7_0       0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_CHANNEL_15_8      0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_CHANNEL_23_16     0x00000002 /* RW--V */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_CAPTURE                10:10 /* RWIVF */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_CAPTURE_ALWAYS    0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TEST_CONTROL_CRC_CAPTURE_ONE       0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_TEST_CONTROL_TMDS                       16:16 /* R---F */
#define NV_PRAMDAC_FP_TEST_CONTROL_TMDS_INTERNAL         0x00000000 /* R---V */
#define NV_PRAMDAC_FP_TEST_CONTROL_TMDS_EXTERNAL         0x00000001 /* R---V */
#define NV_PRAMDAC_FP_TG_CONTROL                         0x00680848 /* RW-4R */
#define NV_PRAMDAC_FP_TG_CONTROL_VSYNC                          1:0 /* RWIVF */
#define NV_PRAMDAC_FP_TG_CONTROL_VSYNC_NEG               0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_VSYNC_POS               0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_VSYNC_DISABLE           0x00000002 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_VSYNC_RSVD              0x00000003 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_HSYNC                          5:4 /* RWIVF */
#define NV_PRAMDAC_FP_TG_CONTROL_HSYNC_NEG               0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_HSYNC_POS               0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_HSYNC_DISABLE           0x00000002 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_HSYNC_RSVD              0x00000003 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_MODE                           9:8 /* RWIVF */
#define NV_PRAMDAC_FP_TG_CONTROL_MODE_SCALE              0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_MODE_CENTER             0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_MODE_NATIVE             0x00000002 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_CENTER                       13:12 /* RWIVF */
#define NV_PRAMDAC_FP_TG_CONTROL_CENTER_NONE             0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_CENTER_HORIZ            0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_CENTER_VERT             0x00000002 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_CENTER_BOTH             0x00000003 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_NATIVE                       17:16 /* RWIVF */
#define NV_PRAMDAC_FP_TG_CONTROL_NATIVE_NONE             0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_NATIVE_HORIZ            0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_NATIVE_VERT             0x00000002 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_NATIVE_BOTH             0x00000003 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_READ                         20:20 /* RWIVF */
#define NV_PRAMDAC_FP_TG_CONTROL_READ_ACTUAL             0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_READ_PROG               0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_WIDTH                        24:24 /* RWIVF */
#define NV_PRAMDAC_FP_TG_CONTROL_WIDTH_24                0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_WIDTH_12                0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_DISPEN                       29:28 /* RWIVF */
#define NV_PRAMDAC_FP_TG_CONTROL_DISPEN_NEG              0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_DISPEN_POS              0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_DISPEN_DISABLE          0x00000002 /* RW--V */
#define NV_PRAMDAC_FP_TG_CONTROL_DISPEN_RSVD             0x00000003 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_FPCLK_RATIO                  31:31 /* RWIVF */
#define NV_PRAMDAC_FP_TG_CONTROL_FPCLK_RATIO_DB1         0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_TG_CONTROL_FPCLK_RATIO_DB2         0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0                            0x00680880 /* RW-4R */
#define NV_PRAMDAC_FP_DEBUG_0_XSCALE                            0:0 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_0_XSCALE_DISABLE             0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_XSCALE_ENABLE              0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0_YSCALE                            4:4 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_0_YSCALE_DISABLE             0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_YSCALE_ENABLE              0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0_XINTERP                           8:8 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_0_XINTERP_TRUNCATE           0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_XINTERP_BILINEAR           0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0_YINTERP                         12:12 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_0_YINTERP_TRUNCATE           0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_YINTERP_BILINEAR           0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0_VCNTR                           17:16 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_0_TEST                            17:16 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_0_TEST_NONE                  0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0_TEST_VCNTR                 0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_TEST_NEWPIX                0x00000002 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0_TEST_BOTH                  0x00000003 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_XWEIGHT                         20:20 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_0_XWEIGHT_TRUNCATE           0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_XWEIGHT_ROUND              0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0_YWEIGHT                         24:24 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_0_YWEIGHT_TRUNCATE           0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_YWEIGHT_ROUND              0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0_PWRDOWN                         29:28 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_0_PWRDOWN_NONE               0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_PWRDOWN_FPCLK              0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_0_PWRDOWN_TMDS               0x00000002 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_0_PWRDOWN_BOTH               0x00000003 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_1                            0x00680884 /* RW-4R */
#define NV_PRAMDAC_FP_DEBUG_1_XSCALE_VALUE                     11:0 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_1_XSCALE_VALUE_ZERO          0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE                 12:12 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE_DISABLE    0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE_ENABLE     0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_1_YSCALE_VALUE                    27:16 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_1_YSCALE_VALUE_ZERO          0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE                 28:28 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE_DISABLE    0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE_ENABLE     0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_2                            0x00680888 /* RW-4R */
#define NV_PRAMDAC_FP_DEBUG_2_HTOTAL_VALUE                     11:0 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_2_HTOTAL_TESTMODE                 12:12 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_2_HTOTAL_TESTMODE_DISABLE    0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_2_HTOTAL_TESTMODE_ENABLE     0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_2_VTOTAL_VALUE                    27:16 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_2_VTOTAL_TESTMODE                 28:28 /* RWIVF */
#define NV_PRAMDAC_FP_DEBUG_2_VTOTAL_TESTMODE_DISABLE    0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_DEBUG_2_VTOTAL_TESTMODE_ENABLE     0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_DEBUG_3                            0x0068088c /* R--4R */
#define NV_PRAMDAC_FP_DEBUG_3_XSTEPSIZE                        12:0 /* R--VF */
#define NV_PRAMDAC_FP_DEBUG_3_YSTEPSIZE                       28:16 /* R--VF */
#define NV_PRAMDAC_FP_RAM_CONTROL                        0x006808A0 /* RW-4R */
#define NV_PRAMDAC_FP_RAM_CONTROL_ADDRESS                       8:0 /* RW-VF */
#define NV_PRAMDAC_FP_RAM_CONTROL_TESTMODE                    16:16 /* RWIVF */
#define NV_PRAMDAC_FP_RAM_CONTROL_TESTMODE_DISABLE       0x00000000 /* RWI-V */
#define NV_PRAMDAC_FP_RAM_CONTROL_TESTMODE_ENABLE        0x00000001 /* RW--V */
#define NV_PRAMDAC_FP_RAM_DATA_0                         0x006808A4 /* RWI4R */
#define NV_PRAMDAC_FP_RAM_DATA_0_VAL                           31:0 /* RW--F */
#define NV_PRAMDAC_FP_RAM_DATA_1                         0x006808A8 /* RWI4R */
#define NV_PRAMDAC_FP_RAM_DATA_1_VAL                           31:0 /* RW--F */
#define NV_PRAMDAC_FP_RAM_DATA_2                         0x006808AC /* RWI4R */
#define NV_PRAMDAC_FP_RAM_DATA_2_VAL                            7:0 /* RW--F */
#define NV_PRAMDAC_FP_TMDS_CONTROL                       0x006808B0 /* RW-4R */
#define NV_PRAMDAC_FP_TMDS_CONTROL_ADDRESS                      7:0 /* RW-VF */
#define NV_PRAMDAC_FP_TMDS_CONTROL_WRITE                      16:16 /* RWIVF */
#define NV_PRAMDAC_FP_TMDS_CONTROL_WRITE_DISABLE         0x00000001 /* RWI-V */
#define NV_PRAMDAC_FP_TMDS_CONTROL_WRITE_ENABLE          0x00000000 /* RW--V */
#define NV_PRAMDAC_FP_TMDS_DATA                          0x006808B4 /* RW-4R */
#define NV_PRAMDAC_FP_TMDS_DATA_DATA                            7:0 /* RW-VF */
#define NV_PRAMDAC_MCHIP_GENERAL_CONTROL                 0x00680900 /* RW-4R */
#define NV_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP                   1:0 /* RW-VF */
#define NV_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP_NEVER      0x00000000 /* RWI-V */
#define NV_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP_ODD        0x00000001 /* RW--V */
#define NV_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP_EVEN       0x00000002 /* RW--V */
#define NV_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP_ALWAYS     0x00000003 /* RW--V */
#define NV_PRAMDAC_MCHIP_GENERAL_CONTROL_PROG                   4:4 /* RW-VF */
#define NV_PRAMDAC_MCHIP_GENERAL_CONTROL_PROG_DISABLE    0x00000000 /* RWI-V */
#define NV_PRAMDAC_MCHIP_GENERAL_CONTROL_PROG_ENABLE     0x00000001 /* RW--V */
#define NV_PRAMDAC_MCHIP_VDISPLAY_FIELD                  0x00680904 /* RW-4R */
#define NV_PRAMDAC_MCHIP_VDISPLAY_FIELD_START                  11:0 /* RW-VF */
#define NV_PRAMDAC_MCHIP_VDISPLAY_FIELD_END                   27:16 /* RW-VF */
#define NV_PRAMDAC_INDIR_TMDS_PLL0                             0x00 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_SEL10UA                      0:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_SEL10UA_RESET                0x1 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_SEL50UA                      1:1 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_SEL50UA_RESET                0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_SEL100UA                     2:2 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_SEL100UA_RESET               0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_FILSEL                       5:3 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_FILSEL_RESET                 0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_CONF                         7:6 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL0_CONF_RESET                   0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL1                             0x01 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_RSEL                         2:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_RSEL_RESET                   0x7 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_CSEL                         4:3 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_CSEL_RESET                   0x3 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_IOCTRL1                      5:5 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_IOCTRL1_RESET                0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_DIVBY10                      6:6 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_DIVBY10_RESET                0x1 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_IRSEL                        7:7 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL1_IRSEL_RESET                  0x1 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL2                             0x02 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_PLL2_DIVBY1                       0:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL2_DIVBY1_RESET                 0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL2_DIVBY7                       1:1 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL2_DIVBY7_RESET                 0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL2_ALTCLK                       2:2 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL2_ALTCLK_RESET                 0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_PLL2_AUX                          7:3 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_PLL2_AUX_RESET                    0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_IDLY                             0x03 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_IDLY_IDEL                         3:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_IDLY_IDEL_RESET                   0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_IDLY_CDEL                         7:4 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_IDLY_CDEL_RESET                   0x3 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_MODE                             0x04 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_MODE_LVDSMODE                     0:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_MODE_LVDSMODE_RESET               0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_MODE_DUALMODE                     1:1 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_MODE_DUALMODE_RESET               0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_MODE_DINSEL                       3:2 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_MODE_DINSEL_RESET                 0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_MODE_DINSEL_DINRISE               0x0 /* RW--V */
#define NV_PRAMDAC_INDIR_TMDS_MODE_DINSEL_DINFALL               0x1 /* RW--V */
#define NV_PRAMDAC_INDIR_TMDS_MODE_DINSEL_DALTRISE              0x2 /* RW--V */
#define NV_PRAMDAC_INDIR_TMDS_MODE_DINSEL_DALTFALL              0x3 /* RW--V */
#define NV_PRAMDAC_INDIR_TMDS_MODE_LINKACT                      7:7 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_MODE_LINKACT_RESET                0x1 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_LVDS                             0x05 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODESWAPCTL                  0:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODESWAPCTL_RESET            0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEHS                       1:1 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEHS_RESET                 0x1 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEVS                       2:2 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEVS_RESET                 0x1 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEDEN                      3:3 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEDEN_RESET                0x1 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEBALANCED                 4:4 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEBALANCED_RESET           0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODE24B                      5:5 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODE24B_RESET                0x1 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEUPPER                    6:6 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_LVDS_MODEUPPER_RESET              0x1 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_TRIG0                            0x06 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_TRIG0_VAL                         7:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_TRIG0_VAL_RESET                  0x00 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_TRIG1                            0x07 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_TRIG1_VAL                         7:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_TRIG1_VAL_RESET                  0x00 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_TRIG2                            0x08 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_TRIG2_VAL                         7:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_TRIG2_VAL_RESET                  0x00 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_VCRC0                            0x09 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_VCRC0_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_VCRC1                            0x0a /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_VCRC1_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_VCRC2                            0x0b /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_VCRC2_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_VCRC3                            0x0c /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_VCRC3_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_VCRC4                            0x0d /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_VCRC4_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_VCRC5                            0x0e /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_VCRC5_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_IDATA0                           0x0f /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_IDATA0_VAL                        7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_IDATA1                           0x10 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_IDATA1_VAL                        7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_IDATA2                           0x11 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_IDATA2_VAL                        7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_IDATA3                           0x12 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_IDATA3_VAL                        7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_EDATA0                           0x13 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_EDATA0_VAL                        7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_EDATA1                           0x14 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_EDATA1_VAL                        7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_EDATA2                           0x15 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_EDATA2_VAL                        7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_EDATA3                           0x16 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_EDATA3_VAL                        7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_EDATA4                           0x17 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_EDATA4_VAL                        7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CNTL0                            0x18 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CNTL0_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CNTH0                            0x19 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CNTH0_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CNTL1                            0x1a /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CNTL1_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CNTH1                            0x1b /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CNTH1_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CNTL2                            0x1c /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CNTL2_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CNTH2                            0x1d /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CNTH2_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR0                          0x1e /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR0_THISPAR                   3:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR0_RUNPAR                    7:4 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR1                          0x1f /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR1_THISPAR                   3:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR1_RUNPAR                    7:4 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR2                          0x20 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR2_THISPAR                   3:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR2_RUNPAR                    7:4 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR3                          0x21 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR3_THISPAR                   3:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPAR3_RUNPAR                    7:4 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPARCK                         0x22 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_DISPARCK_THISPAR                  3:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_DISPARCK_RUNPAR                   7:4 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CCRC0                            0x23 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CCRC0_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CCRC1                            0x24 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CCRC1_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CCRC2                            0x25 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CCRC2_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CCRC3                            0x26 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CCRC3_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CCRC4                            0x27 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CCRC4_VAL                         7:0 /* R--VF */
#define NV_PRAMDAC_INDIR_TMDS_CCRC5                            0x28 /* R--1R */
#define NV_PRAMDAC_INDIR_TMDS_CCRC5_VAL                         7:0 /* R--VF */
 // nv20-specific
#define NV_PRAMDAC_INDIR_TMDS_ROTCK                            0x29 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_ROTCK_ROTVAL                      3:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_ROTCK_RSEL_RESET                  0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL0                          0x30 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP                    3:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP_RESET              0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL0_FILSEL                    6:4 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL0_FILSEL_RESET              0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL0_ICLKSEL                   7:7 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL0_ICLKSEL_RESET             0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL1                          0x31 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL1_CSEL                      1:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL1_CSEL_RESET                0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL1_RSEL                      5:2 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL1_RSEL_RESET                0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL1_FBACK_SEL                 6:6 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL1_FBACK_SEL_RESET           0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL1_SEL1UA                    7:7 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL1_SEL1UA_RESET              0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL2                          0x32 /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL2_AUX                       7:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_FE_PLL2_AUX_RESET                 0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_CTL                        0x3a /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_CTL_TEST_DATA               0:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_CTL_TEST_DATA_DISABLE       0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_CTL_TEST_DATA_ENABLE        0x1 /* RW--V */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_CTL_SYNC_LOAD_EN            7:7 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_CTL_SYNC_LOAD_EN_OFF        0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_CTL_SYNC_LOAD_EN_ON         0x1 /* RW--V */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA0                      0x3b /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA0_VAL                   7:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA0_VAL_RESET             0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA1                      0x3c /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA1_VAL                   7:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA1_VAL_RESET             0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA2                      0x3d /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA2_VAL                   7:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA2_VAL_RESET             0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA3                      0x3e /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA3_VAL                   7:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA3_VAL_RESET             0x0 /* RWI-V */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA4                      0x3f /* RW-1R */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA4_VAL                   7:0 /* RWIVF */
#define NV_PRAMDAC_INDIR_TMDS_DEBUG_DATA4_VAL_RESET             0x0 /* RWI-V */
/* dev_dac.ref */
#define NV_USER_DAC                           0x00681FFF:0x00681200 /* RW--D */
#define NV_USER_DAC_PIXEL_MASK                           0x006813C6 /* RWI1R */
#define NV_USER_DAC_PIXEL_MASK_VALUE                            7:0 /* RWIVF */
#define NV_USER_DAC_PIXEL_MASK_MASK                      0x000000FF /* RWI-V */
#define NV_USER_DAC_READ_MODE_ADDRESS                    0x006813C7 /* RW-1R */
#define NV_USER_DAC_READ_MODE_ADDRESS_VALUE                     7:0 /* RW-VF */
#define NV_USER_DAC_READ_MODE_ADDRESS_WO_VALUE                  7:0 /* -W-VF */
#define NV_USER_DAC_READ_MODE_ADDRESS_RW_STATE                  1:0 /* R--VF */
#define NV_USER_DAC_READ_MODE_ADDRESS_RW_STATE_WRITE     0x00000000 /* R---V */
#define NV_USER_DAC_READ_MODE_ADDRESS_RW_STATE_READ      0x00000003 /* R---V */
#define NV_USER_DAC_WRITE_MODE_ADDRESS                   0x006813C8 /* RW-1R */
#define NV_USER_DAC_WRITE_MODE_ADDRESS_VALUE                    7:0 /* RW-VF */
#define NV_USER_DAC_PALETTE_DATA                         0x006813C9 /* RW-1R */
#define NV_USER_DAC_PALETTE_DATA_VALUE                          7:0 /* RW-VF */
/* dev_dac.ref */
#define NV_PDAC                               0x00680FFF:0x00680000 /* RW--D */
/* dev_dac.ref */
#define NV_PRMDIO                             0x00681FFF:0x00681000 /* RW--D */
/* dev_master.ref */
#define NV_PMC                                0x00000FFF:0x00000000 /* RW--D */
#define NV_PMC_BOOT_0                                    0x00000000 /* R--4R */
#define NV_PMC_BOOT_0_ID                                       31:0 /* R--VF */
#define NV_PMC_BOOT_0_ID_NV01_A                          0x00010100 /* ----V */
#define NV_PMC_BOOT_0_ID_NV01_B                          0x00010101 /* ----V */
#define NV_PMC_BOOT_0_ID_NV01_B02                        0x00010102 /* ----V */
#define NV_PMC_BOOT_0_ID_NV01_B03                        0x00010103 /* ----V */
#define NV_PMC_BOOT_0_ID_NV01_C01                        0x00010104 /* ----V */
#define NV_PMC_BOOT_0_ID_NV02_A01                        0x10020400 /* ----V */
#define NV_PMC_BOOT_0_ID_NV03_A01                        0x00030100 /* ----V */
#define NV_PMC_BOOT_0_ID_NV03_B01                        0x00030110 /* ----V */
#define NV_PMC_BOOT_0_ID_NV03T_A01                       0x20030120 /* ----V */
#define NV_PMC_BOOT_0_ID_NV03T_A02                       0x20030121 /* ----V */
#define NV_PMC_BOOT_0_ID_NV03T_A03_A04                   0x20030122 /* ----V */
#define NV_PMC_BOOT_0_ID_NV04_A01_A02_A03                0x20004000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV04_A04                        0x20034001 /* ----V */
#define NV_PMC_BOOT_0_ID_NV04_A05                        0x20044001 /* ----V */
#define NV_PMC_BOOT_0_ID_NV05_NV06_A01                   0x20104000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV05_NV06_A02                   0x20114000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV05_NV06_A03                   0x20124000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV05_NV06_B01                   0x20204000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV05_NV06_B02                   0x20214000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV05_NV06_B03                   0x20224000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV0A_A01                        0x20204000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV0A_A02                        0x20214000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV0A_B01                        0x20224000 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_A1_DEVID0                  0x010000A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV10_A1_DEVID1                  0x010100A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV10_A1_DEVID2                  0x010200A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV10_A1_DEVID3                  0x010300A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV10_A2_DEVID0                  0x010000A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_A2_DEVID1                  0x010100A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_A2_DEVID2                  0x010200A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_A2_DEVID3                  0x010300A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_A3_DEVID0                  0x010000A3 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_A3_DEVID1                  0x010100A3 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_A3_DEVID2                  0x010200A3 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_A3_DEVID3                  0x010300A3 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_B1_DEVID0                  0x010000B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_B1_DEVID1                  0x010100B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_B1_DEVID2                  0x010200B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_B1_DEVID3                  0x010300B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_B2_DEVID0                  0x010000B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_B2_DEVID1                  0x010100B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_B2_DEVID2                  0x010200B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV10_B2_DEVID3                  0x010300B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_A1_DEVID0                  0x015000A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV15_A1_DEVID1                  0x015100A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV15_A1_DEVID2                  0x015200A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV15_A1_DEVID3                  0x015300A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV15_A2_DEVID0                  0x015000A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_A2_DEVID1                  0x015100A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_A2_DEVID2                  0x015200A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_A2_DEVID3                  0x015300A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_B1_DEVID0                  0x015000B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_B1_DEVID1                  0x015100B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_B1_DEVID2                  0x015200B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_B1_DEVID3                  0x015300B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_B2_DEVID0                  0x015000B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_B2_DEVID1                  0x015100B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_B2_DEVID2                  0x015200B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV15_B2_DEVID3                  0x015300B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_A1_DEVID0                  0x020000A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV20_A1_DEVID1                  0x020100A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV20_A1_DEVID2                  0x020200A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV20_A1_DEVID3                  0x020300A1 /* C---V */
#define NV_PMC_BOOT_0_ID_NV20_A2_DEVID0                  0x020000A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_A2_DEVID1                  0x020100A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_A2_DEVID2                  0x020200A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_A2_DEVID3                  0x020300A2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_B1_DEVID0                  0x020000B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_B1_DEVID1                  0x020100B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_B1_DEVID2                  0x020200B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_B1_DEVID3                  0x020300B1 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_B2_DEVID0                  0x020000B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_B2_DEVID1                  0x020100B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_B2_DEVID2                  0x020200B2 /* ----V */
#define NV_PMC_BOOT_0_ID_NV20_B2_DEVID3                  0x020300B2 /* ----V */
#define NV_PMC_BOOT_0_MINOR_REVISION                            3:0 /* C--VF */
#define NV_PMC_BOOT_0_MINOR_REVISION_0                   0x00000000 /* C---V */
#define NV_PMC_BOOT_0_MAJOR_REVISION                            7:4 /* C--VF */
#define NV_PMC_BOOT_0_MAJOR_REVISION_A                   0x00000000 /* C---V */
#define NV_PMC_BOOT_0_MAJOR_REVISION_B                   0x00000001 /* ----V */
#define NV_PMC_BOOT_0_IMPLEMENTATION                           11:8 /* C--VF */
#define NV_PMC_BOOT_0_IMPLEMENTATION_NV4_0               0x00000000 /* C---V */
#define NV_PMC_BOOT_0_ARCHITECTURE                            15:12 /* C--VF */
#define NV_PMC_BOOT_0_ARCHITECTURE_NV0                   0x00000000 /* ----V */
#define NV_PMC_BOOT_0_ARCHITECTURE_NV1                   0x00000001 /* ----V */
#define NV_PMC_BOOT_0_ARCHITECTURE_NV2                   0x00000002 /* ----V */
#define NV_PMC_BOOT_0_ARCHITECTURE_NV3                   0x00000003 /* ----V */
#define NV_PMC_BOOT_0_ARCHITECTURE_NV4                   0x00000004 /* ----V */
#define NV_PMC_BOOT_0_ARCHITECTURE_NV10                  0x00000010 /* ----V */
#define NV_PMC_BOOT_0_ARCHITECTURE_NV20                  0x00000020 /* C---V */
#define NV_PMC_BOOT_0_FIB_REVISION                            19:16 /* C--VF */
#define NV_PMC_BOOT_0_FIB_REVISION_0                     0x00000000 /* C---V */
#define NV_PMC_BOOT_0_MASK_REVISION                           23:20 /* C--VF */
#define NV_PMC_BOOT_0_MASK_REVISION_A                    0x00000000 /* C---V */
#define NV_PMC_BOOT_0_MASK_REVISION_B                    0x00000001 /* ----V */
#define NV_PMC_BOOT_0_MASK_REVISION_C                    0x00000002 /* ----V */
#define NV_PMC_BOOT_0_MANUFACTURER                            27:24 /* C--UF */
#define NV_PMC_BOOT_0_MANUFACTURER_NVIDIA                0x00000000 /* C---V */
#define NV_PMC_BOOT_0_FOUNDRY                                 31:28 /* C--VF */
#define NV_PMC_BOOT_0_FOUNDRY_SGS                        0x00000000 /* ----V */
#define NV_PMC_BOOT_0_FOUNDRY_HELIOS                     0x00000001 /* ----V */
#define NV_PMC_BOOT_0_FOUNDRY_TSMC                       0x00000002 /* C---V */
#define NV_PMC_BOOT_1                                    0x00000004 /* R--4R */
#define NV_PMC_BOOT_1_ENDIAN00                                  0:0 /* R--VF */
#define NV_PMC_BOOT_1_ENDIAN00_LITTLE                    0x00000000 /* R-I-V */
#define NV_PMC_BOOT_1_ENDIAN00_BIG                       0x00000001 /* R---V */
#define NV_PMC_BOOT_1_ENDIAN24                                24:24 /* RW-VF */
#define NV_PMC_BOOT_1_ENDIAN24_LITTLE                    0x00000000 /* RWI-V */
#define NV_PMC_BOOT_1_ENDIAN24_BIG                       0x00000001 /* RW--V */
#define NV_PMC_INTR_0                                    0x00000100 /* RW-4R */
#define NV_PMC_INTR_0_MD                                        0:0 /* R--VF */
#define NV_PMC_INTR_0_MD_NOT_PENDING                     0x00000000 /* R---V */
#define NV_PMC_INTR_0_MD_PENDING                         0x00000001 /* R---V */
#define NV_PMC_INTR_0_PMEDIA                                    4:4 /* R--VF */
#define NV_PMC_INTR_0_PMEDIA_NOT_PENDING                 0x00000000 /* R---V */
#define NV_PMC_INTR_0_PMEDIA_PENDING                     0x00000001 /* R---V */
#define NV_PMC_INTR_0_PFIFO                                     8:8 /* R--VF */
#define NV_PMC_INTR_0_PFIFO_NOT_PENDING                  0x00000000 /* R---V */
#define NV_PMC_INTR_0_PFIFO_PENDING                      0x00000001 /* R---V */
#define NV_PMC_INTR_0_REMAPPER                                  9:9 /* R--VF */
#define NV_PMC_INTR_0_REMAPPER_NOT_PENDING               0x00000000 /* R---V */
#define NV_PMC_INTR_0_REMAPPER_PENDING                   0x00000001 /* R---V */
#define NV_PMC_INTR_0_PGRAPH                                  12:12 /* R--VF */
#define NV_PMC_INTR_0_PGRAPH_NOT_PENDING                 0x00000000 /* R---V */
#define NV_PMC_INTR_0_PGRAPH_PENDING                     0x00000001 /* R---V */
#define NV_PMC_INTR_0_PVIDEO                                  16:16 /* R--VF */
#define NV_PMC_INTR_0_PVIDEO_NOT_PENDING                 0x00000000 /* R---V */
#define NV_PMC_INTR_0_PVIDEO_PENDING                     0x00000001 /* R---V */
#define NV_PMC_INTR_0_PTIMER                                  20:20 /* R--VF */
#define NV_PMC_INTR_0_PTIMER_NOT_PENDING                 0x00000000 /* R---V */
#define NV_PMC_INTR_0_PTIMER_PENDING                     0x00000001 /* R---V */
#define NV_PMC_INTR_0_PCRTC                                   24:24 /* R--VF */
#define NV_PMC_INTR_0_PCRTC_NOT_PENDING                  0x00000000 /* R---V */
#define NV_PMC_INTR_0_PCRTC_PENDING                      0x00000001 /* R---V */
#define NV_PMC_INTR_0_PCRTC2                                  25:25 /* R--VF */
#define NV_PMC_INTR_0_PCRTC2_NOT_PENDING                 0x00000000 /* R---V */
#define NV_PMC_INTR_0_PCRTC2_PENDING                     0x00000001 /* R---V */
#define NV_PMC_INTR_0_PBUS                                    28:28 /* R--VF */
#define NV_PMC_INTR_0_PBUS_NOT_PENDING                   0x00000000 /* R---V */
#define NV_PMC_INTR_0_PBUS_PENDING                       0x00000001 /* R---V */
#define NV_PMC_INTR_0_SOFTWARE                                31:31 /* RWIVF */
#define NV_PMC_INTR_0_SOFTWARE_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PMC_INTR_0_SOFTWARE_PENDING                   0x00000001 /* RW--V */
#define NV_PMC_INTR_EN_0                                 0x00000140 /* RW-4R */
#define NV_PMC_INTR_EN_0_INTA                                   1:0 /* RWIVF */
#define NV_PMC_INTR_EN_0_INTA_DISABLED                   0x00000000 /* RWI-V */
#define NV_PMC_INTR_EN_0_INTA_HARDWARE                   0x00000001 /* RW--V */
#define NV_PMC_INTR_EN_0_INTA_SOFTWARE                   0x00000002 /* RW--V */
#define NV_PMC_INTR_READ_0                               0x00000160 /* R--4R */
#define NV_PMC_INTR_READ_0_INTA                                 0:0 /* R--VF */
#define NV_PMC_INTR_READ_0_INTA_LOW                      0x00000000 /* R---V */
#define NV_PMC_INTR_READ_0_INTA_HIGH                     0x00000001 /* R---V */
#define NV_PMC_ENABLE                                    0x00000200 /* RW-4R */
#define NV_PMC_ENABLE_BUF_RESET                                 0:0 /* RWIVF */
#define NV_PMC_ENABLE_BUF_RESET_DISABLE                  0x00000000 /* RWI-V */
#define NV_PMC_ENABLE_BUF_RESET_ENABLE                   0x00000001 /* RW--V */
#define NV_PMC_ENABLE_MD_RESET                                  1:1 /* RWIVF */
#define NV_PMC_ENABLE_MD_RESET_DISABLE                   0x00000000 /* RWI-V */
#define NV_PMC_ENABLE_MD_RESET_ENABLE                    0x00000001 /* RW--V */
#define NV_PMC_ENABLE_PMEDIA                                    4:4 /* RWIVF */
#define NV_PMC_ENABLE_PMEDIA_DISABLED                    0x00000000 /* RWI-V */
#define NV_PMC_ENABLE_PMEDIA_ENABLED                     0x00000001 /* RW--V */
#define NV_PMC_ENABLE_PFIFO                                     8:8 /* RWIVF */
#define NV_PMC_ENABLE_PFIFO_DISABLED                     0x00000000 /* RWI-V */
#define NV_PMC_ENABLE_PFIFO_ENABLED                      0x00000001 /* RW--V */
#define NV_PMC_ENABLE_PGRAPH                                  12:12 /* RWIVF */
#define NV_PMC_ENABLE_PGRAPH_DISABLED                    0x00000000 /* RWI-V */
#define NV_PMC_ENABLE_PGRAPH_ENABLED                     0x00000001 /* RW--V */
#define NV_PMC_ENABLE_PPMI                                    16:16 /* RWIVF */
#define NV_PMC_ENABLE_PPMI_DISABLED                      0x00000000 /* RWI-V */
#define NV_PMC_ENABLE_PPMI_ENABLED                       0x00000001 /* RW--V */
#define NV_PMC_ENABLE_PFB                                     20:20 /* RWIVF */
#define NV_PMC_ENABLE_PFB_DISABLED                       0x00000000 /* RW--V */
#define NV_PMC_ENABLE_PFB_ENABLED                        0x00000001 /* RWI-V */
#define NV_PMC_ENABLE_PCRTC                                   24:24 /* RWIVF */
#define NV_PMC_ENABLE_PCRTC_DISABLED                     0x00000000 /* RW--V */
#define NV_PMC_ENABLE_PCRTC_ENABLED                      0x00000001 /* RWI-V */
#define NV_PMC_ENABLE_PCRTC2                                  25:25 /* RWIVF */
#define NV_PMC_ENABLE_PCRTC2_DISABLED                    0x00000000 /* RW--V */
#define NV_PMC_ENABLE_PCRTC2_ENABLED                     0x00000001 /* RWI-V */
#define NV_PMC_ENABLE_PVIDEO                                  28:28 /* RWIVF */
#define NV_PMC_ENABLE_PVIDEO_DISABLED                    0x00000000 /* RWI-V */
#define NV_PMC_ENABLE_PVIDEO_ENABLED                     0x00000001 /* RW--V */
#define NV_PMC_FRAME_PROTECT_MIN                         0x00000300 /* RW-4R */
#define NV_PMC_FRAME_PROTECT_MIN_VAL                           28:0 /* RWIVF */
#define NV_PMC_FRAME_PROTECT_MIN_VAL0                    0x00000000 /* RWI-V */
#define NV_PMC_FRAME_PROTECT_EN                               31:31 /* RWIVF */
#define NV_PMC_FRAME_PROTECT_DISABLED                    0x00000000 /* RWI-V */
#define NV_PMC_FRAME_PROTECT_ENABLED                     0x00000001 /* RWI-V */
#define NV_PMC_FRAME_PROTECT_MAX                         0x00000304 /* RW-4R */
#define NV_PMC_FRAME_PROTECT_MAX_VAL                           28:0 /* RWIVF */
#define NV_PMC_FRAME_PROTECT_MAX_VAL0                    0x00000000 /* RWI-V */
/* dev_bus.ref */
#define NV_PBUS                               0x00001FFF:0x00001000 /* RW--D */
#define NV_PBUS_DEBUG_1                                  0x00001084 /* RW-4R */
/* NV_PBUS_DEBUG_1_PCIM_THROTTLE is used in osapi.c for APM */
#define NV_PBUS_DEBUG_1_PCIM_THROTTLE                           0:0 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIM_THROTTLE_DISABLED           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIM_THROTTLE_ENABLED            0x00000001 /* RWI-V */
/*  NV_PBUS_DEBUG_1_PCIS_WRITE is tweaked by win9x osinit.c */
#define NV_PBUS_DEBUG_1_PCIS_WRITE                              5:5 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_WRITE_0_CYCLE               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_WRITE_1_CYCLE               0x00000001 /* RWI-V */
/*  NV_PBUS_DEBUG_1_OPENGL is used in mcstate.c */
#define NV_PBUS_DEBUG_1_OPENGL                                16:16 /* R--VF */
#define NV_PBUS_DEBUG_1_OPENGL_OFF                       0x00000000 /* R---V */
#define NV_PBUS_DEBUG_1_OPENGL_ON                        0x00000001 /* R---V */
#define NV_PBUS_DEBUG_1_AGPFW_ADIS                            21:21 /* RWIVF */
#define NV_PBUS_DEBUG_1_AGPFW_ADIS_ENABLED               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_AGPFW_ADIS_DISABLED              0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_IDDQ                                  22:22
#define NV_PBUS_DEBUG_1_IDDQ_ZERO                        0x00000000
#define NV_PBUS_DEBUG_1_IDDQ_ONE                         0x00000001
#define NV_PBUS_DEBUG_1_AGPSTOPCLK                            24:24
#define NV_PBUS_DEBUG_1_AGPSTOPCLK_DISABLED              0x00000000
#define NV_PBUS_DEBUG_1_AGPSTOPCLK_ENABLED               0x00000001
#define NV_PBUS_DEBUG_1_PLL_STOPCLK                           27:27
#define NV_PBUS_DEBUG_1_PLL_STOPCLK_DISABLE              0x00000000
#define NV_PBUS_DEBUG_1_PLL_STOPCLK_ENABLE               0x00000001
#define NV_PBUS_DEBUG_1_DISP_MIRROR                           28:28 /* RWIVF */
#define NV_PBUS_DEBUG_1_DISP_MIRROR_DISABLE              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_DISP_MIRROR_ENABLE               0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_CORE_SLOWDWN                          30:29 /* RWIVF */
#define NV_PBUS_DEBUG_1_CORE_SLOWDWN_DISABLE             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_CORE_SLOWDWN_ENABLE              0x00000001 /* RWI-V */
/*  NV_PBUS_DEBUG_2_AGP_VREF is used in nvagp.c */
#define NV_PBUS_DEBUG_2                                  0x00001088 /* RW-4R */
#define NV_PBUS_DEBUG_2_AGP_VREF                                0:0 /* RWIVF */
#define NV_PBUS_DEBUG_2_AGP_VREF_DISABLED                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_2_AGP_VREF_ENABLED                 0x00000001 /* RW--V */
/* NV_PBUS_DEBUG_3_AGP_4X_NVCLK is used in osapi.c for APM */
#define NV_PBUS_DEBUG_3                                  0x0000108C /* RW-4R */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK                            7:4 /* RWIVF */
#define NV_PBUS_PCI_NV_0                                 0x00001800 /* R--4R */
#define NV_PBUS_PCI_NV_0__ALIAS_1                NV_CONFIG_PCI_NV_0 /*       */
#define NV_PBUS_PCI_NV_0_VENDOR_ID                             15:0 /* C--UF */
#define NV_PBUS_PCI_NV_0_VENDOR_ID_NVIDIA_SGS            0x000012D2 /* ----V */
#define NV_PBUS_PCI_NV_0_VENDOR_ID_NVIDIA                0x000010DE /* C---V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_FUNC                       18:16 /* C--UF */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_FUNC_VGA              0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_FUNC_ALT1             0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_FUNC_ALT2             0x00000002 /* C---V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_FUNC_ALT3             0x00000003 /* C---V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_FUNC_LC0              0x00000004 /* C---V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_FUNC_LC1              0x00000005 /* C---V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_FUNC_LC2              0x00000006 /* C---V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_FUNC_LC3              0x00000007 /* C---V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_CHIP                       31:19 /* C--UF */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_CHIP_NV0              0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_CHIP_NV1              0x00000001 /* ----V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_CHIP_NV2              0x00000002 /* ----V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_CHIP_NV3              0x00000003 /* ----V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_CHIP_NV4              0x00000004 /* ----V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_CHIP_NV5              0x00000005 /* ----V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_CHIP_NV10             0x00000010 /* ----V */
#define NV_PBUS_PCI_NV_0_DEVICE_ID_CHIP_NV20             0x00000020 /* C---V */
#define NV_PBUS_PCI_NV_1                                 0x00001804 /* RW-4R */
#define NV_PBUS_PCI_NV_1__ALIAS_1                NV_CONFIG_PCI_NV_1 /*       */
#define NV_PBUS_PCI_NV_1_IO_SPACE                               0:0 /* RWIVF */
#define NV_PBUS_PCI_NV_1_IO_SPACE_DISABLED               0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_1_IO_SPACE_ENABLED                0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_1_MEMORY_SPACE                           1:1 /* RWIVF */
#define NV_PBUS_PCI_NV_1_MEMORY_SPACE_DISABLED           0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_1_MEMORY_SPACE_ENABLED            0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_1_BUS_MASTER                             2:2 /* RWIVF */
#define NV_PBUS_PCI_NV_1_BUS_MASTER_DISABLED             0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_1_BUS_MASTER_ENABLED              0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_1_WRITE_AND_INVAL                        4:4 /* C--VF */
#define NV_PBUS_PCI_NV_1_WRITE_AND_INVAL_DISABLED        0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_1_WRITE_AND_INVAL_ENABLED         0x00000001 /* ----V */
#define NV_PBUS_PCI_NV_1_PALETTE_SNOOP                          5:5 /* RWIVF */
#define NV_PBUS_PCI_NV_1_PALETTE_SNOOP_DISABLED          0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_1_PALETTE_SNOOP_ENABLED           0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_1_CAPLIST                              20:20 /* C--VF */
#define NV_PBUS_PCI_NV_1_CAPLIST_NOT_PRESENT             0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_1_CAPLIST_PRESENT                 0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_1_66MHZ                                21:21 /* C--VF */
#define NV_PBUS_PCI_NV_1_66MHZ_INCAPABLE                 0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_1_66MHZ_CAPABLE                   0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_1_FAST_BACK2BACK                       23:23 /* C--VF */
#define NV_PBUS_PCI_NV_1_FAST_BACK2BACK_INCAPABLE        0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_1_FAST_BACK2BACK_CAPABLE          0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_1_DEVSEL_TIMING                        26:25 /* C--VF */
#define NV_PBUS_PCI_NV_1_DEVSEL_TIMING_FAST              0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_1_DEVSEL_TIMING_MEDIUM            0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_1_DEVSEL_TIMING_SLOW              0x00000002 /* ----V */
#define NV_PBUS_PCI_NV_1_SIGNALED_TARGET                      27:27 /* RWIVF */
#define NV_PBUS_PCI_NV_1_SIGNALED_TARGET_NO_ABORT        0x00000000 /* R-I-V */
#define NV_PBUS_PCI_NV_1_SIGNALED_TARGET_ABORT           0x00000001 /* R---V */
#define NV_PBUS_PCI_NV_1_SIGNALED_TARGET_CLEAR           0x00000001 /* -W--V */
#define NV_PBUS_PCI_NV_1_RECEIVED_TARGET                      28:28 /* RWIVF */
#define NV_PBUS_PCI_NV_1_RECEIVED_TARGET_NO_ABORT        0x00000000 /* R-I-V */
#define NV_PBUS_PCI_NV_1_RECEIVED_TARGET_ABORT           0x00000001 /* R---V */
#define NV_PBUS_PCI_NV_1_RECEIVED_TARGET_CLEAR           0x00000001 /* -W--V */
#define NV_PBUS_PCI_NV_1_RECEIVED_MASTER                      29:29 /* RWIVF */
#define NV_PBUS_PCI_NV_1_RECEIVED_MASTER_NO_ABORT        0x00000000 /* R-I-V */
#define NV_PBUS_PCI_NV_1_RECEIVED_MASTER_ABORT           0x00000001 /* R---V */
#define NV_PBUS_PCI_NV_1_RECEIVED_MASTER_CLEAR           0x00000001 /* -W--V */
#define NV_PBUS_PCI_NV_2                                 0x00001808 /* R--4R */
#define NV_PBUS_PCI_NV_2__ALIAS_1                NV_CONFIG_PCI_NV_2 /*       */
#define NV_PBUS_PCI_NV_2_REVISION_ID                            7:0 /* C--UF */
#define NV_PBUS_PCI_NV_2_CLASS_CODE                            31:8 /* C--VF */
#define NV_PBUS_PCI_NV_2_CLASS_CODE_VGA                  0x00030000 /* C---V */
#define NV_PBUS_PCI_NV_2_CLASS_CODE_MULTIMEDIA           0x00048000 /* ----V */
#define NV_PBUS_PCI_NV_3                                 0x0000180C /* RW-4R */
#define NV_PBUS_PCI_NV_3__ALIAS_1                NV_CONFIG_PCI_NV_3 /*       */
#define NV_PBUS_PCI_NV_3_LATENCY_TIMER                        15:11 /* RWIUF */
#define NV_PBUS_PCI_NV_3_LATENCY_TIMER_0_CLOCKS          0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_3_LATENCY_TIMER_8_CLOCKS          0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_3_LATENCY_TIMER_240_CLOCKS        0x0000001E /* RW--V */
#define NV_PBUS_PCI_NV_3_LATENCY_TIMER_248_CLOCKS        0x0000001F /* RW--V */
#define NV_PBUS_PCI_NV_3_HEADER_TYPE                          23:16 /* C--VF */
#define NV_PBUS_PCI_NV_3_HEADER_TYPE_SINGLEFUNC          0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_3_HEADER_TYPE_MULTIFUNC           0x00000080 /* ----V */
#define NV_PBUS_PCI_NV_4                                 0x00001810 /* RW-4R */
#define NV_PBUS_PCI_NV_4__ALIAS_1                NV_CONFIG_PCI_NV_4 /*       */
#define NV_PBUS_PCI_NV_4_SPACE_TYPE                             0:0 /* C--VF */
#define NV_PBUS_PCI_NV_4_SPACE_TYPE_MEMORY               0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_4_SPACE_TYPE_IO                   0x00000001 /* ----V */
#define NV_PBUS_PCI_NV_4_ADDRESS_TYPE                           2:1 /* C--VF */
#define NV_PBUS_PCI_NV_4_ADDRESS_TYPE_32_BIT             0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_4_ADDRESS_TYPE_20_BIT             0x00000001 /* ----V */
#define NV_PBUS_PCI_NV_4_ADDRESS_TYPE_64_BIT             0x00000002 /* ----V */
#define NV_PBUS_PCI_NV_4_PREFETCHABLE                           3:3 /* C--VF */
#define NV_PBUS_PCI_NV_4_PREFETCHABLE_NOT                0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_4_PREFETCHABLE_MERGABLE           0x00000001 /* ----V */
#define NV_PBUS_PCI_NV_4_BASE_ADDRESS                         31:24 /* RWXUF */
#define NV_PBUS_PCI_NV_5                                 0x00001814 /* RW-4R */
#define NV_PBUS_PCI_NV_5__ALIAS_1                NV_CONFIG_PCI_NV_5 /*       */
#define NV_PBUS_PCI_NV_5_SPACE_TYPE                             0:0 /* C--VF */
#define NV_PBUS_PCI_NV_5_SPACE_TYPE_MEMORY               0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_5_SPACE_TYPE_IO                   0x00000001 /* ----V */
#define NV_PBUS_PCI_NV_5_ADDRESS_TYPE                           2:1 /* C--VF */
#define NV_PBUS_PCI_NV_5_ADDRESS_TYPE_32_BIT             0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_5_ADDRESS_TYPE_20_BIT             0x00000001 /* ----V */
#define NV_PBUS_PCI_NV_5_ADDRESS_TYPE_64_BIT             0x00000002 /* ----V */
#define NV_PBUS_PCI_NV_5_PREFETCHABLE                           3:3 /* C--VF */
#define NV_PBUS_PCI_NV_5_PREFETCHABLE_NOT                0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_5_PREFETCHABLE_MERGABLE           0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_6                                 0x00001818 /* RW-4R */
#define NV_PBUS_PCI_NV_6__ALIAS_1                NV_CONFIG_PCI_NV_6 /*       */
#define NV_PBUS_PCI_NV_6_SPACE_TYPE                             0:0 /* C--VF */
#define NV_PBUS_PCI_NV_6_SPACE_TYPE_MEMORY               0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_6_SPACE_TYPE_IO                   0x00000001 /* ----V */
#define NV_PBUS_PCI_NV_6_ADDRESS_TYPE                           2:1 /* C--VF */
#define NV_PBUS_PCI_NV_6_ADDRESS_TYPE_32_BIT             0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_6_ADDRESS_TYPE_20_BIT             0x00000001 /* ----V */
#define NV_PBUS_PCI_NV_6_ADDRESS_TYPE_64_BIT             0x00000002 /* ----V */
#define NV_PBUS_PCI_NV_6_PREFETCHABLE                           3:3 /* C--VF */
#define NV_PBUS_PCI_NV_6_PREFETCHABLE_NOT                0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_6_PREFETCHABLE_MERGABLE           0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_6_BASE_ADDRESS                         31:19 /* RWXUF */
#define NV_PBUS_PCI_NV_7(i)                      (0x0000181C+(i)*4) /* R--4A */
#define NV_PBUS_PCI_NV_7__SIZE_1                                  4 /*       */
#define NV_PBUS_PCI_NV_7__ALIAS_1                NV_CONFIG_PCI_NV_7 /*       */
#define NV_PBUS_PCI_NV_7_RESERVED                              31:0 /* C--VF */
#define NV_PBUS_PCI_NV_7_RESERVED_0                      0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_11                                0x0000182C /* R--4R */
#define NV_PBUS_PCI_NV_11__ALIAS_1              NV_CONFIG_PCI_NV_11 /*       */
#define NV_PBUS_PCI_NV_11_SUBSYSTEM_VENDOR_ID                  15:0 /* R--UF */
#define NV_PBUS_PCI_NV_11_SUBSYSTEM_VENDOR_ID_NONE       0x00000000 /* R---V */
#define NV_PBUS_PCI_NV_11_SUBSYSTEM_ID                        31:16 /* R--UF */
#define NV_PBUS_PCI_NV_11_SUBSYSTEM_ID_NONE              0x00000000 /* R---V */
#define NV_PBUS_PCI_NV_11_SUBSYSTEM_ID_TNT2PRO           0x0000001f
#define NV_PBUS_PCI_NV_12                                0x00001830 /* RW-4R */
#define NV_PBUS_PCI_NV_12__ALIAS_1              NV_CONFIG_PCI_NV_12 /*       */
#define NV_PBUS_PCI_NV_12_ROM_DECODE                            0:0 /* RWIVF */
#define NV_PBUS_PCI_NV_12_ROM_DECODE_DISABLED            0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_12_ROM_DECODE_ENABLED             0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_12_ROM_BASE                            31:16 /* RWXUF */
#define NV_PBUS_PCI_NV_13                                0x00001834 /* RW-4R */
#define NV_PBUS_PCI_NV_13__ALIAS_1              NV_CONFIG_PCI_NV_13 /*       */
#define NV_PBUS_PCI_NV_13_CAP_PTR                               7:0 /* C--VF */
#define NV_PBUS_PCI_NV_13_CAP_PTR_AGP                    0x00000044 /* ----V */
#define NV_PBUS_PCI_NV_13_CAP_PTR_POWER_MGMT             0x00000060 /* C---V */
#define NV_PBUS_PCI_NV_14                                0x00001838 /* R--4R */
#define NV_PBUS_PCI_NV_14__ALIAS_1              NV_CONFIG_PCI_NV_14 /*       */
#define NV_PBUS_PCI_NV_14_RESERVED                             31:0 /* C--VF */
#define NV_PBUS_PCI_NV_14_RESERVED_0                     0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_15                                0x0000183C /* RW-4R */
#define NV_PBUS_PCI_NV_15__ALIAS_1              NV_CONFIG_PCI_NV_15 /*       */
#define NV_PBUS_PCI_NV_15_INTR_LINE                             7:0 /* RWIVF */
#define NV_PBUS_PCI_NV_15_INTR_LINE_IRQ0                 0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_15_INTR_LINE_IRQ1                 0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_15_INTR_LINE_IRQ15                0x0000000F /* RW--V */
#define NV_PBUS_PCI_NV_15_INTR_LINE_UNKNOWN              0x000000FF /* RW--V */
#define NV_PBUS_PCI_NV_15_INTR_PIN                             15:8 /* C--VF */
#define NV_PBUS_PCI_NV_15_INTR_PIN_INTA                  0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_15_MIN_GNT                             23:16 /* C--VF */
#define NV_PBUS_PCI_NV_15_MIN_GNT_NO_REQUIREMENTS        0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_15_MIN_GNT_750NS                  0x00000003 /* ----V */
#define NV_PBUS_PCI_NV_15_MIN_GNT_1250NS                 0x00000005 /* C---V */
#define NV_PBUS_PCI_NV_15_MAX_LAT                             31:24 /* C--VF */
#define NV_PBUS_PCI_NV_15_MAX_LAT_NO_REQUIREMENTS        0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_15_MAX_LAT_250NS                  0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_16                                0x00001840 /* RW-4R */
#define NV_PBUS_PCI_NV_16__ALIAS_1              NV_CONFIG_PCI_NV_16 /*       */
#define NV_PBUS_PCI_NV_16_SUBSYSTEM_VENDOR_ID                  15:0 /* RW-VF */
#define NV_PBUS_PCI_NV_16_SUBSYSTEM_VENDOR_ID_NONE       0x00000000 /* R---V */
#define NV_PBUS_PCI_NV_16_SUBSYSTEM_ID                        31:16 /* RW-VF */
#define NV_PBUS_PCI_NV_16_SUBSYSTEM_ID_NONE              0x00000000 /* R---V */
#define NV_PBUS_PCI_NV_17                                0x00001844 /* RW-4R */
#define NV_PBUS_PCI_NV_17__ALIAS_1              NV_CONFIG_PCI_NV_17 /*       */
#define NV_PBUS_PCI_NV_17_AGP_REV_MAJOR                       23:20 /* C--VF */
#define NV_PBUS_PCI_NV_17_AGP_REV_MAJOR_2                0x00000002 /* C---V */
#define NV_PBUS_PCI_NV_17_AGP_REV_MINOR                       19:16 /* C--VF */
#define NV_PBUS_PCI_NV_17_AGP_REV_MINOR_0                0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_17_NEXT_PTR                             15:8 /* C--VF */
#define NV_PBUS_PCI_NV_17_NEXT_PTR_NULL                  0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_17_CAP_ID                                7:0 /* C--VF */
#define NV_PBUS_PCI_NV_17_CAP_ID_AGP                     0x00000002 /* C---V */
#define NV_PBUS_PCI_NV_18                                0x00001848 /* RW-4R */
#define NV_PBUS_PCI_NV_18__ALIAS_1              NV_CONFIG_PCI_NV_18 /*       */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_RQ                       31:24 /* C--VF */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_RQ_16               0x0000000F /* C---V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_RQ_32               0x0000001F /* C---V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_SBA                        9:9 /* R--VF */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_SBA_NONE            0x00000000 /* R---V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_SBA_CAPABLE         0x00000001 /* R---V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_FW                         4:4 /* R--VF */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_FW_NONE             0x00000000 /* R---V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_FW_CAPABLE          0x00000001 /* R---V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_RATE                       2:0 /* R--VF */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_RATE_1X             0x00000001 /* R---V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_RATE_2X             0x00000002 /* ----V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_RATE_1X_AND_2X      0x00000003 /* R---V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_RATE_4X             0x00000004 /* R---V */
#define NV_PBUS_PCI_NV_18_AGP_STATUS_RATE_1X_2X_4X       0x00000007 /* R---V */
#define NV_PBUS_PCI_NV_19                                0x0000184C /* RW-4R */
#define NV_PBUS_PCI_NV_19__ALIAS_1              NV_CONFIG_PCI_NV_19 /*       */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_RQ_DEPTH                28:24 /* RWIVF */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_RQ_DEPTH_0         0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_SBA_ENABLE                9:9 /* RWIVF */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_SBA_ENABLE_OFF     0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_SBA_ENABLE_ON      0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_AGP_ENABLE                8:8 /* RWIVF */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_AGP_ENABLE_OFF     0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_AGP_ENABLE_ON      0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_FW_ENABLE                 4:4 /* RWIVF */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_FW_ENABLE_OFF      0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_FW_ENABLE_ON       0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_DATA_RATE                 2:0 /* RWIVF */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_DATA_RATE_OFF      0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_DATA_RATE_1X       0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_DATA_RATE_2X       0x00000002 /* RW--V */
#define NV_PBUS_PCI_NV_19_AGP_COMMAND_DATA_RATE_4X       0x00000004 /* RW--V */
#define NV_PBUS_PCI_NV_20                                0x00001850 /* RW-4R */
#define NV_PBUS_PCI_NV_20__ALIAS_1              NV_CONFIG_PCI_NV_20 /*       */
#define NV_PBUS_PCI_NV_20_ROM_SHADOW                            0:0 /* RWIVF */
#define NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED            0x00000000 /* RWI-V */
#define NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED             0x00000001 /* RW--V */
#define NV_PBUS_PCI_NV_21                                0x00001854 /* RW-4R */
#define NV_PBUS_PCI_NV_21__ALIAS_1              NV_CONFIG_PCI_NV_21 /*       */
#define NV_PBUS_PCI_NV_21_VGA                                   0:0 /* RWIVF */
#define NV_PBUS_PCI_NV_21_VGA_DISABLED                   0x00000000 /* RW--V */
#define NV_PBUS_PCI_NV_21_VGA_ENABLED                    0x00000001 /* RWI-V */
#define NV_PBUS_PCI_NV_22                                0x00001858 /* RW-4R */
#define NV_PBUS_PCI_NV_22__ALIAS_1              NV_CONFIG_PCI_NV_22 /*       */
#define NV_PBUS_PCI_NV_22_SCRATCH                              23:0 /* RWIVF */
#define NV_PBUS_PCI_NV_22_SCRATCH_DEFAULT                0x0023D6CE /* RWI-V */
#define NV_PBUS_PCI_NV_23                                0x0000185C /* RW-4R */
#define NV_PBUS_PCI_NV_23__ALIAS_1              NV_CONFIG_PCI_NV_23 /*       */
#define NV_PBUS_PCI_NV_23_DT_TIMEOUT                            3:0 /* RWIVF */
#define NV_PBUS_PCI_NV_23_DT_TIMEOUT_16                  0x0000000F /* RWI-V */
#define NV_PBUS_PCI_NV_24                                0x00001860 /* RW-4R */
#define NV_PBUS_PCI_NV_24__ALIAS_1              NV_CONFIG_PCI_NV_24 /*       */
#define NV_PBUS_PCI_NV_24_PME_D3_COLD                         31:31 /* C--VF */
#define NV_PBUS_PCI_NV_24_PME_D3_COLD_SUPPORTED          0x00000001 /* ---VV */
#define NV_PBUS_PCI_NV_24_PME_D3_COLD_NOT_SUPPORTED      0x00000000 /* C--VV */
#define NV_PBUS_PCI_NV_24_PME_D3_HOT                          30:30 /* C--VF */
#define NV_PBUS_PCI_NV_24_PME_D3_HOT_SUPPORTED           0x00000001 /* ---VV */
#define NV_PBUS_PCI_NV_24_PME_D3_HOT_NOT_SUPPORTED       0x00000000 /* C--VV */
#define NV_PBUS_PCI_NV_24_PME_D2                              29:29 /* C--VF */
#define NV_PBUS_PCI_NV_24_PME_D2_SUPPORTED               0x00000001 /* ---VV */
#define NV_PBUS_PCI_NV_24_PME_D2_NOT_SUPPORTED           0x00000000 /* C--VV */
#define NV_PBUS_PCI_NV_24_PME_D1                              28:28 /* C--VF */
#define NV_PBUS_PCI_NV_24_PME_D1_SUPPORTED               0x00000001 /* ---VV */
#define NV_PBUS_PCI_NV_24_PME_D1_NOT_SUPPORTED           0x00000000 /* C--VV */
#define NV_PBUS_PCI_NV_24_PME_D0                              27:27 /* C--VF */
#define NV_PBUS_PCI_NV_24_PME_D0_SUPPORTED               0x00000001 /* ---VV */
#define NV_PBUS_PCI_NV_24_PME_D0_NOT_SUPPORTED           0x00000000 /* C--VV */
#define NV_PBUS_PCI_NV_24_D2                                  26:26 /* C--VF */
#define NV_PBUS_PCI_NV_24_D2_SUPPORTED                   0x00000001 /* ---VV */
#define NV_PBUS_PCI_NV_24_D2_NOT_SUPPORTED               0x00000000 /* C--VV */
#define NV_PBUS_PCI_NV_24_D1                                  25:25 /* C--VF */
#define NV_PBUS_PCI_NV_24_D1_SUPPORTED                   0x00000001 /* ---VV */
#define NV_PBUS_PCI_NV_24_D1_NOT_SUPPORTED               0x00000000 /* C--VV */
#define NV_PBUS_PCI_NV_24_DSI                                 21:21 /* C--VF */
#define NV_PBUS_PCI_NV_24_DSI_NOT_REQUIRED               0x00000000 /* C--VV */
#define NV_PBUS_PCI_NV_24_PME_CLOCK                           19:19 /* C--VV */
#define NV_PBUS_PCI_NV_24_PME_CLOCK_NOT_REQUIRED         0x00000000 /* C--VV */
#define NV_PBUS_PCI_NV_24_VERSION                             18:16 /* C--VV */
#define NV_PBUS_PCI_NV_24_VERSION_1                      0x00000001 /* ---VV */
#define NV_PBUS_PCI_NV_24_VERSION_2                      0x00000002 /* C--VV */
#define NV_PBUS_PCI_NV_24_NEXT_PTR                             15:8 /* R--VF */
#define NV_PBUS_PCI_NV_24_NEXT_PTR_NULL                  0x00000000 /* ----V */
#define NV_PBUS_PCI_NV_24_NEXT_PTR_AGP                   0x00000044 /* ----V */
#define NV_PBUS_PCI_NV_24_CAP_ID                                7:0 /* C--VF */
#define NV_PBUS_PCI_NV_24_CAP_ID_POWER_MGMT              0x00000001 /* C---V */
#define NV_PBUS_PCI_NV_25                                0x00001864 /* RW-4R */
#define NV_PBUS_PCI_NV_25__ALIAS_1              NV_CONFIG_PCI_NV_25 /*       */
#define NV_PBUS_PCI_NV_25_POWER_STATE                           1:0 /* RWIVF */
#define NV_PBUS_PCI_NV_25_POWER_STATE_D3_HOT             0x00000003 /* RW-VV */
#define NV_PBUS_PCI_NV_25_POWER_STATE_D2                 0x00000002 /* RW-VV */
#define NV_PBUS_PCI_NV_25_POWER_STATE_D1                 0x00000001 /* RW-VV */
#define NV_PBUS_PCI_NV_25_POWER_STATE_D0                 0x00000000 /* RWIVV */
#define NV_PBUS_PCI_NV_26(i)                     (0x00001868+(i)*4) /* R--4A */
#define NV_PBUS_PCI_NV_26__SIZE_1                                38 /*       */
#define NV_PBUS_PCI_NV_26__ALIAS_1              NV_CONFIG_PCI_NV_25 /*       */
#define NV_PBUS_PCI_NV_26_RESERVED                             31:0 /* C--VF */
#define NV_PBUS_PCI_NV_26_RESERVED_0                     0x00000000 /* C---V */
#define NV_PBUS_PWM                                      0x000010F0 /* RW-4R */
#define NV_PBUS_PWM_EN                                        31:31 /* RWIVF */
#define NV_PBUS_PWM_EN_DISABLED                          0x00000000 /* RWI-V */
#define NV_PBUS_PWM_EN_ENABLED                           0x00000001 /* RW--V */
#define NV_PBUS_PWM_HI                                        30:16 /* RWIVF */
#define NV_PBUS_PWM_HI_ZERO                              0x00000000 /* RWI-V */
#define NV_PBUS_PWM_PERIOD                                     14:0 /* RWIVF */
#define NV_PBUS_PWM_MAX_PERIOD                           0x0000EFFF /* RWI-V */
/* dev_fifo.ref */
#define NV_PFIFO                              0x00003FFF:0x00002000 /* RW--D */
#define NV_PFIFO_DEBUG_0                                 0x00002080 /* R--4R */
#define NV_PFIFO_DEBUG_0_CACHE_ERROR0                           0:0 /* R-XVF */
#define NV_PFIFO_DEBUG_0_CACHE_ERROR0_NOT_PENDING        0x00000000 /* R---V */
#define NV_PFIFO_DEBUG_0_CACHE_ERROR0_PENDING            0x00000001 /* R---V */
#define NV_PFIFO_DEBUG_0_CACHE_ERROR1                           4:4 /* R-XVF */
#define NV_PFIFO_DEBUG_0_CACHE_ERROR1_NOT_PENDING        0x00000000 /* R---V */
#define NV_PFIFO_DEBUG_0_CACHE_ERROR1_PENDING            0x00000001 /* R---V */
#define NV_PFIFO_INTR_0                                  0x00002100 /* RW-4R */
#define NV_PFIFO_INTR_0_CACHE_ERROR                             0:0 /* RWXVF */
#define NV_PFIFO_INTR_0_CACHE_ERROR_NOT_PENDING          0x00000000 /* R---V */
#define NV_PFIFO_INTR_0_CACHE_ERROR_PENDING              0x00000001 /* R---V */
#define NV_PFIFO_INTR_0_CACHE_ERROR_RESET                0x00000001 /* -W--V */
#define NV_PFIFO_INTR_0_RUNOUT                                  4:4 /* RWXVF */
#define NV_PFIFO_INTR_0_RUNOUT_NOT_PENDING               0x00000000 /* R---V */
#define NV_PFIFO_INTR_0_RUNOUT_PENDING                   0x00000001 /* R---V */
#define NV_PFIFO_INTR_0_RUNOUT_RESET                     0x00000001 /* -W--V */
#define NV_PFIFO_INTR_0_RUNOUT_OVERFLOW                         8:8 /* RWXVF */
#define NV_PFIFO_INTR_0_RUNOUT_OVERFLOW_NOT_PENDING      0x00000000 /* R---V */
#define NV_PFIFO_INTR_0_RUNOUT_OVERFLOW_PENDING          0x00000001 /* R---V */
#define NV_PFIFO_INTR_0_RUNOUT_OVERFLOW_RESET            0x00000001 /* -W--V */
#define NV_PFIFO_INTR_0_DMA_PUSHER                            12:12 /* RWXVF */
#define NV_PFIFO_INTR_0_DMA_PUSHER_NOT_PENDING           0x00000000 /* R---V */
#define NV_PFIFO_INTR_0_DMA_PUSHER_PENDING               0x00000001 /* R---V */
#define NV_PFIFO_INTR_0_DMA_PUSHER_RESET                 0x00000001 /* -W--V */
#define NV_PFIFO_INTR_0_DMA_PT                                16:16 /* RWXVF */
#define NV_PFIFO_INTR_0_DMA_PT_NOT_PENDING               0x00000000 /* R---V */
#define NV_PFIFO_INTR_0_DMA_PT_PENDING                   0x00000001 /* R---V */
#define NV_PFIFO_INTR_0_DMA_PT_RESET                     0x00000001 /* -W--V */
#define NV_PFIFO_INTR_0_SEMAPHORE                             20:20 /* RWXVF */
#define NV_PFIFO_INTR_0_SEMAPHORE_NOT_PENDING            0x00000000 /* R---V */
#define NV_PFIFO_INTR_0_SEMAPHORE_PENDING                0x00000001 /* R---V */
#define NV_PFIFO_INTR_0_SEMAPHORE_RESET                  0x00000001 /* -W--V */
#define NV_PFIFO_INTR_0_ACQUIRE_TIMEOUT                       24:24 /* RWXVF */
#define NV_PFIFO_INTR_0_ACQUIRE_TIMEOUT_NOT_PENDING      0x00000000 /* R---V */
#define NV_PFIFO_INTR_0_ACQUIRE_TIMEOUT_PENDING          0x00000001 /* R---V */
#define NV_PFIFO_INTR_0_ACQUIRE_TIMEOUT_RESET            0x00000001 /* -W--V */
#define NV_PFIFO_INTR_EN_0                               0x00002140 /* RW-4R */
#define NV_PFIFO_INTR_EN_0_CACHE_ERROR                          0:0 /* RWIVF */
#define NV_PFIFO_INTR_EN_0_CACHE_ERROR_DISABLED          0x00000000 /* RWI-V */
#define NV_PFIFO_INTR_EN_0_CACHE_ERROR_ENABLED           0x00000001 /* RW--V */
#define NV_PFIFO_INTR_EN_0_RUNOUT                               4:4 /* RWIVF */
#define NV_PFIFO_INTR_EN_0_RUNOUT_DISABLED               0x00000000 /* RWI-V */
#define NV_PFIFO_INTR_EN_0_RUNOUT_ENABLED                0x00000001 /* RW--V */
#define NV_PFIFO_INTR_EN_0_RUNOUT_OVERFLOW                      8:8 /* RWIVF */
#define NV_PFIFO_INTR_EN_0_RUNOUT_OVERFLOW_DISABLED      0x00000000 /* RWI-V */
#define NV_PFIFO_INTR_EN_0_RUNOUT_OVERFLOW_ENABLED       0x00000001 /* RW--V */
#define NV_PFIFO_INTR_EN_0_DMA_PUSHER                         12:12 /* RWIVF */
#define NV_PFIFO_INTR_EN_0_DMA_PUSHER_DISABLED           0x00000000 /* RWI-V */
#define NV_PFIFO_INTR_EN_0_DMA_PUSHER_ENABLED            0x00000001 /* RW--V */
#define NV_PFIFO_INTR_EN_0_DMA_PT                             16:16 /* RWIVF */
#define NV_PFIFO_INTR_EN_0_DMA_PT_DISABLED               0x00000000 /* RWI-V */
#define NV_PFIFO_INTR_EN_0_DMA_PT_ENABLED                0x00000001 /* RW--V */
#define NV_PFIFO_INTR_EN_0_SEMAPHORE                          20:20 /* RWIVF */
#define NV_PFIFO_INTR_EN_0_SEMAPHORE_DISABLED            0x00000000 /* RWI-V */
#define NV_PFIFO_INTR_EN_0_SEMAPHORE_ENABLED             0x00000001 /* RW--V */
#define NV_PFIFO_INTR_EN_0_ACQUIRE_TIMEOUT                    24:24 /* RWIVF */
#define NV_PFIFO_INTR_EN_0_ACQUIRE_TIMEOUT_DISABLED      0x00000000 /* RWI-V */
#define NV_PFIFO_INTR_EN_0_ACQUIRE_TIMEOUT_ENABLED       0x00000001 /* RW--V */
#define NV_PFIFO_CACHES                                  0x00002500 /* RW-4R */
#define NV_PFIFO_CACHES_REASSIGN                                0:0 /* RWIVF */
#define NV_PFIFO_CACHES_REASSIGN_DISABLED                0x00000000 /* RWI-V */
#define NV_PFIFO_CACHES_REASSIGN_ENABLED                 0x00000001 /* RW--V */
#define NV_PFIFO_CACHES_DMA_SUSPEND                             4:4 /* R--VF */
#define NV_PFIFO_CACHES_DMA_SUSPEND_IDLE                 0x00000000 /* R---V */
#define NV_PFIFO_CACHES_DMA_SUSPEND_BUSY                 0x00000001 /* R---V */
#define NV_PFIFO_CACHE0_PUSH0                            0x00003000 /* RW-4R */
#define NV_PFIFO_CACHE0_PUSH0_ACCESS                            0:0 /* RWIVF */
#define NV_PFIFO_CACHE0_PUSH0_ACCESS_DISABLED            0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE0_PUSH0_ACCESS_ENABLED             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_PUSH0                            0x00003200 /* RW-4R */
#define NV_PFIFO_CACHE1_PUSH0_ACCESS                            0:0 /* RWIVF */
#define NV_PFIFO_CACHE1_PUSH0_ACCESS_DISABLED            0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_PUSH0_ACCESS_ENABLED             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_PUSH1                            0x00003004 /* RW-4R */
#define NV_PFIFO_CACHE0_PUSH1_CHID                              4:0 /* RWXUF */
#define NV_PFIFO_CACHE1_PUSH1                            0x00003204 /* RW-4R */
#define NV_PFIFO_CACHE1_PUSH1_CHID                              4:0 /* RWXUF */
#define NV_PFIFO_CACHE1_PUSH1_MODE                              8:8 /* RWIVF */
#define NV_PFIFO_CACHE1_PUSH1_MODE_PIO                   0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_PUSH1_MODE_DMA                   0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_PUSH                         0x00003220 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_PUSH_ACCESS                         0:0 /* RWIVF */
#define NV_PFIFO_CACHE1_DMA_PUSH_ACCESS_DISABLED         0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_PUSH_ACCESS_ENABLED          0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_PUSH_STATE                          4:4 /* R--VF */
#define NV_PFIFO_CACHE1_DMA_PUSH_STATE_IDLE              0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_DMA_PUSH_STATE_BUSY              0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_DMA_PUSH_BUFFER                         8:8 /* R--VF */
#define NV_PFIFO_CACHE1_DMA_PUSH_BUFFER_NOT_EMPTY        0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_DMA_PUSH_BUFFER_EMPTY            0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_DMA_PUSH_STATUS                       12:12 /* RWIVF */
#define NV_PFIFO_CACHE1_DMA_PUSH_STATUS_RUNNING          0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_PUSH_STATUS_SUSPENDED        0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_PUSH_ACQUIRE                      16:16 /* RWIVF */
#define NV_PFIFO_CACHE1_DMA_PUSH_ACQUIRE_NOT_PENDING     0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_PUSH_ACQUIRE_PENDING         0x00000001 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_PUT                          0x00003240 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_GET                          0x00003244 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_STATE                        0x00003228 /* RW-4R */
#define NV_PFIFO_CACHE0_PULL0                            0x00003050 /* RW-4R */
#define NV_PFIFO_CACHE0_PULL0_ACCESS                            0:0 /* RWIVF */
#define NV_PFIFO_CACHE0_PULL0_ACCESS_DISABLED            0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE0_PULL0_ACCESS_ENABLED             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_PULL0_HASH                              4:4 /* R-XVF */
#define NV_PFIFO_CACHE0_PULL0_HASH_SUCCEEDED             0x00000000 /* R---V */
#define NV_PFIFO_CACHE0_PULL0_HASH_FAILED                0x00000001 /* R---V */
#define NV_PFIFO_CACHE0_PULL0_DEVICE                            8:8 /* R-XVF */
#define NV_PFIFO_CACHE0_PULL0_DEVICE_HARDWARE            0x00000000 /* R---V */
#define NV_PFIFO_CACHE0_PULL0_DEVICE_SOFTWARE            0x00000001 /* R---V */
#define NV_PFIFO_CACHE0_PULL0_HASH_STATE                      12:12 /* R-XVF */
#define NV_PFIFO_CACHE0_PULL0_HASH_STATE_IDLE            0x00000000 /* R---V */
#define NV_PFIFO_CACHE0_PULL0_HASH_STATE_BUSY            0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_PULL0                            0x00003250 /* RW-4R */
#define NV_PFIFO_CACHE1_PULL0_ACCESS                            0:0 /* RWIVF */
#define NV_PFIFO_CACHE1_PULL0_ACCESS_DISABLED            0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_PULL0_ACCESS_ENABLED             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_PULL0_HASH                              4:4 /* R-XVF */
#define NV_PFIFO_CACHE1_PULL0_HASH_SUCCEEDED             0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_HASH_FAILED                0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_DEVICE                            8:8 /* R-XVF */
#define NV_PFIFO_CACHE1_PULL0_DEVICE_HARDWARE            0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_DEVICE_SOFTWARE            0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_HASH_STATE                      12:12 /* R-XVF */
#define NV_PFIFO_CACHE1_PULL0_HASH_STATE_IDLE            0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_HASH_STATE_BUSY            0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_ACQUIRE_STATE                   16:16 /* R-XVF */
#define NV_PFIFO_CACHE1_PULL0_ACQUIRE_STATE_IDLE         0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_ACQUIRE_STATE_BUSY         0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_SEMAPHORE                       21:20 /* R-XVF */
#define NV_PFIFO_CACHE1_PULL0_SEMAPHORE_NO_ERROR         0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_SEMAPHORE_BAD_ARG          0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_PULL0_SEMAPHORE_INV_STATE        0x00000002 /* R---V */
#define NV_PFIFO_CACHE0_PULL1                            0x00003054 /* RW-4R */
#define NV_PFIFO_CACHE0_PULL1_ENGINE                            1:0 /* RWXUF */
#define NV_PFIFO_CACHE0_PULL1_ENGINE_SW                  0x00000000 /* RW--V */
#define NV_PFIFO_CACHE0_PULL1_ENGINE_GRAPHICS            0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_PULL1_ENGINE_DVD                 0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_PULL1                            0x00003254 /* RW-4R */
#define NV_PFIFO_CACHE1_PULL1_ENGINE                            1:0 /* RWXUF */
#define NV_PFIFO_CACHE1_PULL1_ENGINE_SW                  0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_PULL1_ENGINE_GRAPHICS            0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_PULL1_ENGINE_DVD                 0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_PULL1_ACQUIRE                           4:4 /* RWXVF */
#define NV_PFIFO_CACHE1_PULL1_ACQUIRE_INACTIVE           0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_PULL1_ACQUIRE_ACTIVE             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_PULL1_SEM_TARGET_NODE                 17:16 /* RWXUF */
#define NV_PFIFO_CACHE1_PULL1_SEM_TARGET_NODE_NVM        0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_PULL1_SEM_TARGET_NODE_PCI        0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_PULL1_SEM_TARGET_NODE_AGP        0x00000003 /* RW--V */
/*  next four are needed for debug output only in fifo.c */
#define NV_PFIFO_CACHE1_DMA_DCOUNT                       0x000032A0 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_GET_JMP_SHADOW               0x000032A4 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_RSVD_SHADOW                  0x000032A8 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_DATA_SHADOW                  0x000032AC /* RW-4R */
#define NV_PFIFO_CACHE0_HASH                             0x00003058 /* RW-4R */
#define NV_PFIFO_CACHE0_HASH_INSTANCE                          15:0 /* RWXUF */
#define NV_PFIFO_CACHE0_HASH_VALID                            16:16 /* RWXVF */
#define NV_PFIFO_CACHE1_HASH                             0x00003258 /* RW-4R */
#define NV_PFIFO_CACHE1_HASH_INSTANCE                          15:0 /* RWXUF */
#define NV_PFIFO_CACHE1_HASH_VALID                            16:16 /* RWXVF */
#define NV_PFIFO_CACHE1_ACQUIRE_0                        0x00003260 /* RW-4R */
#define NV_PFIFO_CACHE1_ACQUIRE_0_TIMEOUT                      30:0 /* RWXUF */
#define NV_PFIFO_CACHE1_ACQUIRE_1                        0x00003264 /* RW-4R */
#define NV_PFIFO_CACHE1_ACQUIRE_1_TIMESTAMP                    31:0 /* RWXUF */
#define NV_PFIFO_CACHE1_ACQUIRE_2                        0x00003268 /* RW-4R */
#define NV_PFIFO_CACHE1_ACQUIRE_2_VALUE                        31:0 /* RWXUF */
#define NV_PFIFO_CACHE1_SEMAPHORE                        0x0000326C /* RW-4R */
#define NV_PFIFO_CACHE1_SEMAPHORE_CTXDMA                        0:0 /* RWXVF */
#define NV_PFIFO_CACHE1_SEMAPHORE_CTXDMA_INVALID         0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_SEMAPHORE_CTXDMA_VALID           0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_SEMAPHORE_OFFSET                       11:2 /* RWXUF */
#define NV_PFIFO_CACHE1_SEMAPHORE_PAGE_ADDRESS                31:12 /* RWXUF */
#define NV_PFIFO_CACHE0_STATUS                           0x00003014 /* R--4R */
#define NV_PFIFO_CACHE0_STATUS_LOW_MARK                         4:4 /* R--VF */
#define NV_PFIFO_CACHE0_STATUS_LOW_MARK_NOT_EMPTY        0x00000000 /* R---V */
#define NV_PFIFO_CACHE0_STATUS_LOW_MARK_EMPTY            0x00000001 /* R---V */
#define NV_PFIFO_CACHE0_STATUS_HIGH_MARK                        8:8 /* R--VF */
#define NV_PFIFO_CACHE0_STATUS_HIGH_MARK_NOT_FULL        0x00000000 /* R---V */
#define NV_PFIFO_CACHE0_STATUS_HIGH_MARK_FULL            0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_STATUS                           0x00003214 /* R--4R */
#define NV_PFIFO_CACHE1_STATUS_LOW_MARK                         4:4 /* R--VF */
#define NV_PFIFO_CACHE1_STATUS_LOW_MARK_NOT_EMPTY        0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_STATUS_LOW_MARK_EMPTY            0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_STATUS_HIGH_MARK                        8:8 /* R--VF */
#define NV_PFIFO_CACHE1_STATUS_HIGH_MARK_NOT_FULL        0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_STATUS_HIGH_MARK_FULL            0x00000001 /* R---V */
#define NV_PFIFO_CACHE1_STATUS1                          0x00003218 /* R--4R */
#define NV_PFIFO_CACHE1_STATUS1_RANOUT                          0:0 /* R-XVF */
#define NV_PFIFO_CACHE1_STATUS1_RANOUT_FALSE             0x00000000 /* R---V */
#define NV_PFIFO_CACHE1_STATUS1_RANOUT_TRUE              0x00000001 /* R---V */
#define NV_PFIFO_CACHE0_PUT                              0x00003010 /* RW-4R */
#define NV_PFIFO_CACHE0_PUT_ADDRESS                             2:2 /* RWXUF */
#define NV_PFIFO_CACHE1_PUT                              0x00003210 /* RW-4R */
#define NV_PFIFO_CACHE1_PUT_ADDRESS                             9:2 /* RWXUF */
#define NV_PFIFO_CACHE0_GET                              0x00003070 /* RW-4R */
#define NV_PFIFO_CACHE0_GET_ADDRESS                             2:2 /* RWXUF */
#define NV_PFIFO_CACHE1_GET                              0x00003270 /* RW-4R */
#define NV_PFIFO_CACHE1_GET_ADDRESS                             9:2 /* RWXUF */
#define NV_PFIFO_CACHE0_ENGINE                           0x00003080 /* RW-4R */
#define NV_PFIFO_CACHE0_ENGINE_0                                1:0 /* RWXUF */
#define NV_PFIFO_CACHE0_ENGINE_0_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_0_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_0_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_1                                5:4 /* RWXUF */
#define NV_PFIFO_CACHE0_ENGINE_1_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_1_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_1_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_2                                9:8 /* RWXUF */
#define NV_PFIFO_CACHE0_ENGINE_2_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_2_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_2_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_3                              13:12 /* RWXUF */
#define NV_PFIFO_CACHE0_ENGINE_3_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_3_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_3_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_4                              17:16 /* RWXUF */
#define NV_PFIFO_CACHE0_ENGINE_4_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_4_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_4_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_5                              21:20 /* RWXUF */
#define NV_PFIFO_CACHE0_ENGINE_5_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_5_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_5_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_6                              25:24 /* RWXUF */
#define NV_PFIFO_CACHE0_ENGINE_6_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_6_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_6_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_7                              29:28 /* RWXUF */
#define NV_PFIFO_CACHE0_ENGINE_7_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_7_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE0_ENGINE_7_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE                           0x00003280 /* RW-4R */
#define NV_PFIFO_CACHE1_ENGINE_0                                1:0 /* RWXUF */
#define NV_PFIFO_CACHE1_ENGINE_0_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_0_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_0_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_1                                5:4 /* RWXUF */
#define NV_PFIFO_CACHE1_ENGINE_1_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_1_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_1_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_2                                9:8 /* RWXUF */
#define NV_PFIFO_CACHE1_ENGINE_2_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_2_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_2_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_3                              13:12 /* RWXUF */
#define NV_PFIFO_CACHE1_ENGINE_3_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_3_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_3_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_4                              17:16 /* RWXUF */
#define NV_PFIFO_CACHE1_ENGINE_4_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_4_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_4_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_5                              21:20 /* RWXUF */
#define NV_PFIFO_CACHE1_ENGINE_5_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_5_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_5_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_6                              25:24 /* RWXUF */
#define NV_PFIFO_CACHE1_ENGINE_6_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_6_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_6_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_7                              29:28 /* RWXUF */
#define NV_PFIFO_CACHE1_ENGINE_7_SW                      0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_7_GRAPHICS                0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_ENGINE_7_DVD                     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE0_METHOD(i)                (0x00003100+(i)*8) /* RW-4A */
#define NV_PFIFO_CACHE0_METHOD__SIZE_1                            1 /*       */
#define NV_PFIFO_CACHE0_METHOD_ADDRESS                         12:2 /* RWXUF */
#define NV_PFIFO_CACHE0_METHOD_SUBCHANNEL                     15:13 /* RWXUF */
#define NV_PFIFO_CACHE1_METHOD(i)                (0x00003800+(i)*8) /* RW-4A */
#define NV_PFIFO_CACHE1_METHOD__SIZE_1                          128 /*       */
#define NV_PFIFO_CACHE1_METHOD_TYPE                             0:0 /* RWXUF */
#define NV_PFIFO_CACHE1_METHOD_ADDRESS                         12:2 /* RWXUF */
#define NV_PFIFO_CACHE1_METHOD_SUBCHANNEL                     15:13 /* RWXUF */
#define NV_PFIFO_CACHE1_METHOD_ALIAS(i)          (0x00003C00+(i)*8) /* RW-4A */
#define NV_PFIFO_CACHE1_METHOD_ALIAS__SIZE_1                    128 /*       */
#define NV_PFIFO_CACHE0_DATA(i)                  (0x00003104+(i)*8) /* RW-4A */
#define NV_PFIFO_CACHE0_DATA__SIZE_1                              1 /*       */
#define NV_PFIFO_CACHE0_DATA_VALUE                             31:0 /* RWXVF */
#define NV_PFIFO_CACHE1_DATA(i)                  (0x00003804+(i)*8) /* RW-4A */
#define NV_PFIFO_CACHE1_DATA__SIZE_1                            128 /*       */
#define NV_PFIFO_CACHE1_DATA_VALUE                             31:0 /* RWXVF */
#define NV_PFIFO_CACHE1_DATA_ALIAS(i)            (0x00003C04+(i)*8) /* RW-4A */
#define NV_PFIFO_CACHE1_DATA_ALIAS__SIZE_1                      128 /*       */
#define NV_USER_DMA_PUT(i,j)    (0x00800040+(i)*0x10000+(j)*0x2000) /* -W-4A */
#define NV_USER_DMA_PUT__SIZE_1                                  32 /*       */
#define NV_USER_DMA_PUT__SIZE_2                                   8 /*       */
#define NV_USER_DMA_PUT_OFFSET                                 28:2 /* -WXUF */
/* dev_graphics.ref */
#define NV_PGRAPH                             0x00401FFF:0x00400000 /* RW--D */
#define NV_PGRAPH_INTR                                   0x00400100 /* RW-4R */
#define NV_PGRAPH_INTR_NOTIFY                                   0:0 /* RWIVF */
#define NV_PGRAPH_INTR_NOTIFY_NOT_PENDING                0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_NOTIFY_PENDING                    0x00000001 /* R---V */
#define NV_PGRAPH_INTR_NOTIFY_RESET                      0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_MISSING_HW                               4:4 /* RWIVF */
#define NV_PGRAPH_INTR_MISSING_HW_NOT_PENDING            0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_MISSING_HW_PENDING                0x00000001 /* R---V */
#define NV_PGRAPH_INTR_MISSING_HW_RESET                  0x00000001 /* -W--C */
/*  bits [7:6] are nv20 only */
#define NV_PGRAPH_INTR_TLB_PRESENT_DMA_R                        6:6 /* RWIVF */
#define NV_PGRAPH_INTR_TLB_PRESENT_DMA_R_NOT_PENDING     0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_TLB_PRESENT_DMA_R_PENDING         0x00000001 /* R---V */
#define NV_PGRAPH_INTR_TLB_PRESENT_DMA_R_RESET           0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_TLB_PRESENT_DMA_W                        7:7 /* RWIVF */
#define NV_PGRAPH_INTR_TLB_PRESENT_DMA_W_NOT_PENDING     0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_TLB_PRESENT_DMA_W_PENDING         0x00000001 /* R---V */
#define NV_PGRAPH_INTR_TLB_PRESENT_DMA_W_RESET           0x00000001 /* -W--C */
/*  TEX_{A,B} are nv20 only */
#define NV_PGRAPH_INTR_TLB_PRESENT_A                            8:8 /* RWIVF */
#define NV_PGRAPH_INTR_TLB_PRESENT_A_NOT_PENDING         0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_TLB_PRESENT_A_PENDING             0x00000001 /* R---V */
#define NV_PGRAPH_INTR_TLB_PRESENT_A_RESET               0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_TLB_PRESENT_TEX_A                        8:8 /* RWIVF */
#define NV_PGRAPH_INTR_TLB_PRESENT_TEX_A_NOT_PENDING     0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_TLB_PRESENT_TEX_A_PENDING         0x00000001 /* R---V */
#define NV_PGRAPH_INTR_TLB_PRESENT_TEX_A_RESET           0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_TLB_PRESENT_B                            9:9 /* RWIVF */
#define NV_PGRAPH_INTR_TLB_PRESENT_B_NOT_PENDING         0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_TLB_PRESENT_B_PENDING             0x00000001 /* R---V */
#define NV_PGRAPH_INTR_TLB_PRESENT_B_RESET               0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_TLB_PRESENT_TEX_B                        9:9 /* RWIVF */
#define NV_PGRAPH_INTR_TLB_PRESENT_TEX_B_NOT_PENDING     0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_TLB_PRESENT_TEX_B_PENDING         0x00000001 /* R---V */
#define NV_PGRAPH_INTR_TLB_PRESENT_TEX_B_RESET           0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_TLB_PRESENT_VTX                        10:10 /* RWIVF */
#define NV_PGRAPH_INTR_TLB_PRESENT_VTX_NOT_PENDING       0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_TLB_PRESENT_VTX_PENDING           0x00000001 /* R---V */
#define NV_PGRAPH_INTR_TLB_PRESENT_VTX_RESET             0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_CONTEXT_SWITCH                         12:12 /* RWIVF */
#define NV_PGRAPH_INTR_CONTEXT_SWITCH_NOT_PENDING        0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_CONTEXT_SWITCH_PENDING            0x00000001 /* R---V */
#define NV_PGRAPH_INTR_CONTEXT_SWITCH_RESET              0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_STATE3D                                13:13 /* RWIVF */
#define NV_PGRAPH_INTR_STATE3D_NOT_PENDING               0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_STATE3D_PENDING                   0x00000001 /* R---V */
#define NV_PGRAPH_INTR_STATE3D_RESET                     0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_BUFFER_NOTIFY                          16:16 /* RWIVF */
#define NV_PGRAPH_INTR_BUFFER_NOTIFY_NOT_PENDING         0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_BUFFER_NOTIFY_PENDING             0x00000001 /* R---V */
#define NV_PGRAPH_INTR_BUFFER_NOTIFY_RESET               0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_ERROR                                  20:20 /* RWIVF */
#define NV_PGRAPH_INTR_ERROR_NOT_PENDING                 0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_ERROR_PENDING                     0x00000001 /* R---V */
#define NV_PGRAPH_INTR_ERROR_RESET                       0x00000001 /* -W--C */
#define NV_PGRAPH_INTR_SINGLE_STEP                            24:24 /* RWIVF */
#define NV_PGRAPH_INTR_SINGLE_STEP_NOT_PENDING           0x00000000 /* R-I-V */
#define NV_PGRAPH_INTR_SINGLE_STEP_PENDING               0x00000001 /* R---V */
#define NV_PGRAPH_INTR_SINGLE_STEP_RESET                 0x00000001 /* -W--C */
#define NV_PGRAPH_NSOURCE                                0x00400108 /* R--4R */
#define NV_PGRAPH_NSOURCE_NOTIFICATION                          0:0 /* R-IVF */
#define NV_PGRAPH_NSOURCE_NOTIFICATION_NOT_PENDING       0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_NOTIFICATION_PENDING           0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_DATA_ERROR                            1:1 /* R-IVF */
#define NV_PGRAPH_NSOURCE_DATA_ERROR_NOT_PENDING         0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_DATA_ERROR_PENDING             0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_PROTECTION_ERROR                      2:2 /* R-IVF */
#define NV_PGRAPH_NSOURCE_PROTECTION_ERROR_NOT_PENDING   0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_PROTECTION_ERROR_PENDING       0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_RANGE_EXCEPTION                       3:3 /* R-IVF */
#define NV_PGRAPH_NSOURCE_RANGE_EXCEPTION_NOT_PENDING    0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_RANGE_EXCEPTION_PENDING        0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_LIMIT_COLOR                           4:4 /* R-IVF */
#define NV_PGRAPH_NSOURCE_LIMIT_COLOR_NOT_PENDING        0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_LIMIT_COLOR_PENDING            0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_LIMIT_ZETA                            5:5 /* R-IVF */
#define NV_PGRAPH_NSOURCE_LIMIT_ZETA_NOT_PENDING         0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_LIMIT_ZETA_PENDING             0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_ILLEGAL_MTHD                          6:6 /* R-IVF */
#define NV_PGRAPH_NSOURCE_ILLEGAL_MTHD_NOT_PENDING       0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_ILLEGAL_MTHD_PENDING           0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_DMA_R_PROTECTION                      7:7 /* R-IVF */
#define NV_PGRAPH_NSOURCE_DMA_R_PROTECTION_NOT_PENDING   0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_DMA_R_PROTECTION_PENDING       0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_DMA_W_PROTECTION                      8:8 /* R-IVF */
#define NV_PGRAPH_NSOURCE_DMA_W_PROTECTION_NOT_PENDING   0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_DMA_W_PROTECTION_PENDING       0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_FORMAT_EXCEPTION                      9:9 /* R-IVF */
#define NV_PGRAPH_NSOURCE_FORMAT_EXCEPTION_NOT_PENDING   0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_FORMAT_EXCEPTION_PENDING       0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_PATCH_EXCEPTION                     10:10 /* R-IVF */
#define NV_PGRAPH_NSOURCE_PATCH_EXCEPTION_NOT_PENDING    0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_PATCH_EXCEPTION_PENDING        0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_STATE_INVALID                       11:11 /* R-IVF */
#define NV_PGRAPH_NSOURCE_STATE_INVALID_NOT_PENDING      0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_STATE_INVALID_PENDING          0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_DOUBLE_NOTIFY                       12:12 /* R-IVF */
#define NV_PGRAPH_NSOURCE_DOUBLE_NOTIFY_NOT_PENDING      0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_DOUBLE_NOTIFY_PENDING          0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_NOTIFY_IN_USE                       13:13 /* R-IVF */
#define NV_PGRAPH_NSOURCE_NOTIFY_IN_USE_NOT_PENDING      0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_NOTIFY_IN_USE_PENDING          0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_METHOD_CNT                          14:14 /* R-IVF */
#define NV_PGRAPH_NSOURCE_METHOD_CNT_NOT_PENDING         0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_METHOD_CNT_PENDING             0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_BFR_NOTIFICATION                    15:15 /* R-IVF */
#define NV_PGRAPH_NSOURCE_BFR_NOTIFICATION_NOT_PENDING   0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_BFR_NOTIFICATION_PENDING       0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_DMA_VTX_PROTECTION                  16:16 /* R-IVF */
#define NV_PGRAPH_NSOURCE_DMA_VTX_PROTECTION_NOT_PENDING 0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_DMA_VTX_PROTECTION_PENDING     0x00000001 /* R---V */
/*  NV_PGRAPH_NSOURCE_DMA_WIDTH_A is nv4/nv10 only */
#define NV_PGRAPH_NSOURCE_DMA_WIDTH_A                         17:17 /* R-IVF */
#define NV_PGRAPH_NSOURCE_DMA_WIDTH_A_NOT_PENDING        0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_DMA_WIDTH_A_PENDING            0x00000001 /* R---V */
/*  NV_PGRAPH_NSOURCE_IDX_INLINE_REUSE is nv20-only */
#define NV_PGRAPH_NSOURCE_IDX_INLINE_REUSE                    17:17 /* R-IVF */
#define NV_PGRAPH_NSOURCE_IDX_INLINE_REUSE_NOT_PENDING   0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_IDX_INLINE_REUSE_PENDING       0x00000001 /* R---V */
/*  NV_PGRAPH_NSOURCE_DMA_WIDTH_B is nv4/nv10 only */
#define NV_PGRAPH_NSOURCE_DMA_WIDTH_B                         18:18 /* R-IVF */
#define NV_PGRAPH_NSOURCE_DMA_WIDTH_B_NOT_PENDING        0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_DMA_WIDTH_B_PENDING            0x00000001 /* R---V */
/*  NV_PGRAPH_NSOURCE_INVALID_OPERATION is nv20-only */
#define NV_PGRAPH_NSOURCE_INVALID_OPERATION                   18:18 /* R-IVF */
#define NV_PGRAPH_NSOURCE_INVALID_OPERATION_NOT_PENDING  0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_INVALID_OPERATION_PENDING      0x00000001 /* R---V */
/*  NV_PGRAPH_NSOURCE_FD_INVALID is nv20-only */
#define NV_PGRAPH_NSOURCE_FD_INVALID_OP                       19:19 /* R-IVF */
#define NV_PGRAPH_NSOURCE_FD_INVALID_OP_NOT_PENDING      0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_FD_INVALID_OP_PENDING          0x00000001 /* R---V */
/*  NV_PGRAPH_NSOURCE_INVALID_OPERATION is nv20-only */
#define NV_PGRAPH_NSOURCE_FD_ERROR_CODE                       21:20 /* R-IVF */
#define NV_PGRAPH_NSOURCE_FD_ERROR_CODE_0                0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_FD_ERROR_CODE_1                0x00000001 /* R---V */
#define NV_PGRAPH_NSOURCE_FD_ERROR_CODE_2                0x00000002 /* R---V */
#define NV_PGRAPH_NSOURCE_FD_ERROR_CODE_3                0x00000003 /* R---V */
/*  NV_PGRAPH_NSOURCE_TEX_A_PROTECTION is nv20-only */
#define NV_PGRAPH_NSOURCE_TEX_A_PROTECTION                    22:22 /* R-IVF */
#define NV_PGRAPH_NSOURCE_TEX_A_PROTECTION_NOT_PENDING   0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_TEX_A_PROTECTION_PENDING       0x00000001 /* R---V */
/*  NV_PGRAPH_NSOURCE_TEX_B_PROTECTION is nv20-only */
#define NV_PGRAPH_NSOURCE_TEX_B_PROTECTION                    23:23 /* R-IVF */
#define NV_PGRAPH_NSOURCE_TEX_B_PROTECTION_NOT_PENDING   0x00000000 /* R-I-V */
#define NV_PGRAPH_NSOURCE_TEX_B_PROTECTION_PENDING       0x00000001 /* R---V */
#define NV_PGRAPH_INTR_EN                                0x00400140 /* RW-4R */
#define NV_PGRAPH_INTR_EN_NOTIFY                                0:0 /* RWIVF */
#define NV_PGRAPH_INTR_EN_NOTIFY_DISABLED                0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_NOTIFY_ENABLED                 0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_MISSING_HW                            4:4 /* RWIVF */
#define NV_PGRAPH_INTR_EN_MISSING_HW_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_MISSING_HW_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_DMA_R                     6:6 /* RWIVF */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_DMA_R_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_DMA_R_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_DMA_W                     7:7 /* RWIVF */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_DMA_W_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_DMA_W_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_A                         8:8 /* RWIVF */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_A_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_A_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_TEX_A                     8:8 /* RWIVF */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_TEX_A_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_TEX_A_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_B                         9:9 /* RWIVF */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_B_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_B_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_TEX_B                     9:9 /* RWIVF */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_TEX_B_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_TEX_B_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_VTX                     10:10 /* RWIVF */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_VTX_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_TLB_PRESENT_VTX_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_CONTEXT_SWITCH                      12:12 /* RWIVF */
#define NV_PGRAPH_INTR_EN_CONTEXT_SWITCH_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_CONTEXT_SWITCH_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_STATE3D                             13:13 /* RWIVF */
#define NV_PGRAPH_INTR_EN_STATE3D_DISABLED               0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_STATE3D_ENABLED                0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_BUFFER_NOTIFY                       16:16 /* RWIVF */
#define NV_PGRAPH_INTR_EN_BUFFER_NOTIFY_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_BUFFER_NOTIFY_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_ERROR                               20:20 /* RWIVF */
#define NV_PGRAPH_INTR_EN_ERROR_DISABLED                 0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_ERROR_ENABLED                  0x00000001 /* RW--V */
#define NV_PGRAPH_INTR_EN_SINGLE_STEP                         24:24 /* RWIVF */
#define NV_PGRAPH_INTR_EN_SINGLE_STEP_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_INTR_EN_SINGLE_STEP_ENABLED            0x00000001 /* RW--V */
/*  NV_PGRAPH_CTX_SWITCH1 needs to be available for nv4 gr object validation */
#define NV_PGRAPH_CTX_SWITCH1_GRCLASS                           7:0 /* RWXVF */
#define NV_PGRAPH_CTX_SWITCH1_CHROMA_KEY                      12:12 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CHROMA_KEY_DISABLE         0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CHROMA_KEY_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_USER_CLIP                       13:13 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_USER_CLIP_DISABLE          0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_USER_CLIP_ENABLE           0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SWIZZLE                         14:14 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_SWIZZLE_DISABLE            0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SWIZZLE_ENABLE             0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG                    17:15 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_SRCCOPY_AND   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_ROP_AND       0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_BLEND_AND     0x00000002 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_SRCCOPY       0x00000003 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_SRCCOPY_PRE   0x00000004 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_BLEND_PRE     0x00000005 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SYNCHRONIZE                     18:18 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_SYNCHRONIZE_DISABLE        0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SYNCHRONIZE_ENABLE         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_ENDIAN_MODE                     19:19 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_ENDIAN_MODE_LITTLE         0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_ENDIAN_MODE_BIG            0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE                     21:20 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_COMPATIBILITY  0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_DITHER         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_TRUNCATE       0x00000002 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_MS             0x00000003 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CLASS_TYPE                      22:22 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CLASS_TYPE_COMPATIBILITY   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CLASS_TYPE_PERFORMANCE     0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SINGLE_STEP                     23:23 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_SINGLE_STEP_DISABLED       0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SINGLE_STEP_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_STATUS                    24:24 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_STATUS_INVALID       0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_STATUS_VALID         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE                 25:25 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE_INVALID    0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE_VALID      0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE0                25:25 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE0_INVALID   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE0_VALID     0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE1                26:26 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE1_INVALID   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE1_VALID     0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_PATTERN                 27:27 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_PATTERN_INVALID    0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_PATTERN_VALID      0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_ROP                     28:28 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_ROP_INVALID        0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_ROP_VALID          0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA1                   29:29 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA1_INVALID      0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA1_VALID        0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA4                   30:30 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA4_INVALID      0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA4_VALID        0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_VOLATILE_RESET                  31:31 /* CWIVF */
#define NV_PGRAPH_CTX_SWITCH1_VOLATILE_RESET_IGNORE      0x00000000 /* CWI-V */
#define NV_PGRAPH_CTX_SWITCH1_VOLATILE_RESET_ENABLED     0x00000001 /* -W--T */
/*  NV_PGRAPH_STATUS needed for GR_IDLE()/GR_DONE() macros */
#define NV_PGRAPH_STATUS                                 0x00400700 /* R--4R */
/*  NV_PGRAPH_INCREMENT is needed by NV15_VIDEO_LUT_CURSOR_DAC class */
/*   this needs to be moved back to nv10_ref.h as soon as we HALify the dac */
#define NV_PGRAPH_INCREMENT                              0x0040071C /* RW-4R */
#define NV_PGRAPH_INCREMENT_READ_BLIT                           0:0 /* CWIVF */
#define NV_PGRAPH_INCREMENT_READ_BLIT_IGNORE             0x00000000 /* CWI-V */
#define NV_PGRAPH_INCREMENT_READ_BLIT_TRIGGER            0x00000001 /* -W--T */
#define NV_PGRAPH_INCREMENT_READ_3D                             1:1 /* CWIVF */
#define NV_PGRAPH_INCREMENT_READ_3D_IGNORE               0x00000000 /* CWI-V */
#define NV_PGRAPH_INCREMENT_READ_3D_TRIGGER              0x00000001 /* -W--T */
#define NV_PGRAPH_FIFO                                   0x00400720 /* RW-4R */
#define NV_PGRAPH_FIFO_ACCESS                                   0:0 /* RWIVF */
#define NV_PGRAPH_FIFO_ACCESS_DISABLED                   0x00000000 /* RW--V */
#define NV_PGRAPH_FIFO_ACCESS_ENABLED                    0x00000001 /* RWI-V */
/*  used for NV20 DEBUG only in gr.c */
#define NV_PGRAPH_LIMIT_VIOL_MODE                        0x00400800 /* RW-4R */
/* dev_vga.ref */
#define NV_PRMCIO                             0x00601FFF:0x00601000 /* RW--D */
#define NV_PRMCIO_INP0                                   0x006013c2 /* R--1R */
#define NV_PRMCIO_INP0__MONO                             0x006013ba /* R--1R */
#define NV_PRMCIO_INP0__COLOR                            0x006013da /* R--1R */
#define NV_PRMCIO_INP0__READ_MONO                        0x006013ca /* R--1R */
#define NV_PRMCIO_INP0__WRITE_MONO                       0x006013ba /* -W-1R */
#define NV_PRMCIO_INP0__WRITE_COLOR                      0x006013da /* -W-1R */
#define NV_PRMCIO_ARX                                    0x006013c0 /* RW-1R */
#define NV_PRMCIO_AR_PALETTE__WRITE                      0x006013c0 /* -W-1R */
#define NV_PRMCIO_AR_PALETTE__READ                       0x006013c1 /* R--1R */
#define NV_PRMCIO_AR_MODE__WRITE                         0x006013c0 /* -W-1R */
#define NV_PRMCIO_AR_MODE__READ                          0x006013c1 /* R--1R */
#define NV_PRMCIO_AR_MODE_INDEX                          0x00000010 /*       */
#define NV_PRMCIO_AR_OSCAN__WRITE                        0x006013c0 /* -W-1R */
#define NV_PRMCIO_AR_OSCAN__READ                         0x006013c1 /* R--1R */
#define NV_PRMCIO_AR_OSCAN_INDEX                         0x00000011 /*       */
#define NV_PRMCIO_AR_PLANE__WRITE                        0x006013c0 /* -W-1R */
#define NV_PRMCIO_AR_PLANE__READ                         0x006013c1 /* R--1R */
#define NV_PRMCIO_AR_PLANE_INDEX                         0x00000012 /*       */
#define NV_PRMCIO_AR_HPP__WRITE                          0x006013c0 /* -W-1R */
#define NV_PRMCIO_AR_HPP__READ                           0x006013c1 /* R--1R */
#define NV_PRMCIO_AR_HPP_INDEX                           0x00000013 /*       */
#define NV_PRMCIO_AR_CSEL__WRITE                         0x006013c0 /* -W-1R */
#define NV_PRMCIO_AR_CSEL__READ                          0x006013c1 /* R--1R */
#define NV_PRMCIO_AR_CSEL_INDEX                          0x00000014 /*       */
#define NV_PRMCIO_CRX__MONO                              0x006013b4 /* RW-1R */
#define NV_PRMCIO_CRX__COLOR                             0x006013d4 /* RW-1R */
#define NV_PRMCIO_CR__MONO                               0x006013b5 /* RW-1R */
#define NV_PRMCIO_CR__COLOR                              0x006013d5 /* RW-1R */
#define NV_PRMCIO_CRE__MONO                              0x006013b5 /* RW-1R */
#define NV_PRMCIO_CRE__COLOR                             0x006013d5 /* RW-1R */
/* dev_vga.ref */
#define NV_PCRTC_INTR_0                                  0x00600100 /* RWI4R */
#define NV_PCRTC_INTR_0_VBLANK                                  0:0 /* RWI-F */
#define NV_PCRTC_INTR_0_VBLANK_NOT_PENDING               0x00000000 /* R-I-V */
#define NV_PCRTC_INTR_0_VBLANK_PENDING                   0x00000001 /* R---V */
#define NV_PCRTC_INTR_0_VBLANK_RESET                     0x00000001 /* -W--V */
#define NV_PCRTC_INTR_EN_0                               0x00600140 /* RWI4R */
#define NV_PCRTC_INTR_EN_0_VBLANK                               0:0 /* RWIVF */
#define NV_PCRTC_INTR_EN_0_VBLANK_DISABLED               0x00000000 /* RWI-V */
#define NV_PCRTC_INTR_EN_0_VBLANK_ENABLED                0x00000001 /* RW--V */
#define NV_PCRTC_START                                   0x00600800 /* RWI4R */
/*  use the larger nv10 define (nv4 should just read/write 0's) */
#define NV_PCRTC_START_ADDRESS                                 26:2 /* RWI-F */
#define NV_PCRTC_CONFIG                                  0x00600804 /* RWI4R */
/*  use the larger nv10 define (nv4 should just read/write 0's) */
#define NV_PCRTC_CONFIG_START_ADDRESS                           2:0 /* RWI-F */
#define NV_PCRTC_CONFIG_START_ADDRESS_VGA                0x00000000 /* RWI-V */
#define NV_PCRTC_CONFIG_START_ADDRESS_NON_VGA            0x00000001 /* RW--V */
#define NV_PCRTC_CONFIG_START_ADDRESS_HSYNC_NV10         0x00000002 /* RW--V */
#define NV_PCRTC_CONFIG_START_ADDRESS_HSYNC_NV5          0x00000004 /* RW--V */
#define NV_PCRTC_CONFIG_ENDIAN                                31:31 /* RWI-F */
#define NV_PCRTC_CONFIG_ENDIAN_LITTLE                    0x00000000 /* RWI-V */
#define NV_PCRTC_CONFIG_ENDIAN_BIG                       0x00000001 /* RWI-V */
#define NV_PCRTC_RASTER                                  0x00600808 /* R-I4R */
#define NV_PCRTC_RASTER_POSITION                               10:0 /* R---F */
#define NV_PCRTC_RASTER_SA_LOAD                               13:12 /* R---F */
#define NV_PCRTC_RASTER_SA_LOAD_DISPLAY                  0x00000000 /* R---V */
#define NV_PCRTC_RASTER_SA_LOAD_BEFORE                   0x00000001 /* R---V */
#define NV_PCRTC_RASTER_SA_LOAD_AFTER                    0x00000002 /* R---V */
#define NV_PCRTC_RASTER_VERT_BLANK                            16:16 /* R---F */
#define NV_PCRTC_RASTER_VERT_BLANK_ACTIVE                0x00000001 /* R---V */
#define NV_PCRTC_RASTER_VERT_BLANK_INACTIVE              0x00000000 /* R---V */
#define NV_PCRTC_RASTER_FIELD                                 20:20 /* R---F */
#define NV_PCRTC_RASTER_FIELD_EVEN                       0x00000000 /* R---V */
#define NV_PCRTC_RASTER_FIELD_ODD                        0x00000001 /* R---V */
#define NV_PCRTC_RASTER_STEREO                                24:24 /* R---F */
#define NV_PCRTC_RASTER_STEREO_LEFT                      0x00000000 /* R---V */
#define NV_PCRTC_RASTER_STEREO_RIGHT                     0x00000001 /* R---V */
#define NV_PCRTC_RASTER_START                            0x00600830 /* RWI4R */
#define NV_PCRTC_RASTER_START_VAL                              15:0 /* RW--F */
#define NV_PCRTC_RASTER_START_POL                             31:31 /* RW--F */
#define NV_PCRTC_RASTER_START_POL_IN_RANGE               0x00000000 /* RWI-V */
#define NV_PCRTC_RASTER_START_POL_OUT_RANGE              0x00000001 /* RW--V */
 /* nv11-only */
#define NV_PCRTC_GPIO_EXT                                0x0060081C /* RWI4R */
#define NV_PCRTC_GPIO_EXT_2_OUTPUT                              0:0 /* RWI-F */
#define NV_PCRTC_GPIO_EXT_2_OUTPUT_0                     0x00000000 /* RWI-V */
#define NV_PCRTC_GPIO_EXT_2_ENABLE                              1:1 /* R---F */
#define NV_PCRTC_GPIO_EXT_2_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define NV_PCRTC_GPIO_EXT_2_ENABLE_ENABLE                0x00000000 /* RW--V */
#define NV_PCRTC_GPIO_EXT_2_INPUT                               2:2 /* R---F */
#define NV_PCRTC_GPIO_EXT_3_OUTPUT                              4:4 /* RWI-F */
#define NV_PCRTC_GPIO_EXT_3_OUTPUT_0                     0x00000000 /* RWI-V */
#define NV_PCRTC_GPIO_EXT_3_ENABLE                              5:5 /* R---F */
#define NV_PCRTC_GPIO_EXT_3_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define NV_PCRTC_GPIO_EXT_3_ENABLE_ENABLE                0x00000000 /* RW--V */
#define NV_PCRTC_GPIO_EXT_3_INPUT                               6:6 /* R---F */
#define NV_PCRTC_GPIO_EXT_4_OUTPUT                              8:8 /* RWI-F */
#define NV_PCRTC_GPIO_EXT_4_OUTPUT_0                     0x00000000 /* RWI-V */
#define NV_PCRTC_GPIO_EXT_4_ENABLE                              9:9 /* R---F */
#define NV_PCRTC_GPIO_EXT_4_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define NV_PCRTC_GPIO_EXT_4_ENABLE_ENABLE                0x00000000 /* RW--V */
#define NV_PCRTC_GPIO_EXT_4_INPUT                             10:10 /* R---F */
#define NV_PCRTC_GPIO_EXT_5_OUTPUT                            12:12 /* RWI-F */
#define NV_PCRTC_GPIO_EXT_5_OUTPUT_0                     0x00000000 /* RWI-V */
#define NV_PCRTC_GPIO_EXT_5_ENABLE                            13:13 /* R---F */
#define NV_PCRTC_GPIO_EXT_5_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define NV_PCRTC_GPIO_EXT_5_ENABLE_ENABLE                0x00000000 /* RW--V */
#define NV_PCRTC_GPIO_EXT_5_INPUT                             14:14 /* R---F */
 /* nv20-only */
#define NV_PCRTC_RASTER_POL                                   31:31 /* RW--F */
#define NV_PCRTC_RASTER_POL_IN_RANGE                              0 /* RWI-V */
#define NV_PCRTC_RASTER_POL_OUT_RANGE                             1 /* RW--V */
#define NV_PCRTC_RASTER_STOP                             0x00600834 /* RWI4R */
#define NV_PCRTC_RASTER_STOP_VAL                               15:0 /* RW--F */
#define NV_PCRTC_ENGINE_CTRL                             0x00600860 /* RWI4R */
#define NV_PCRTC_ENGINE_CTRL_GPIO                               0:0 /* RW--F */
#define NV_PCRTC_ENGINE_CTRL_GPIO_DEFAULT                0x00000000 /* RWI-F */
#define NV_PCRTC_ENGINE_CTRL_GPIO_ENABLE                 0x00000001 /* RW--F */
#define NV_PCRTC_ENGINE_CTRL_I2C                                4:4 /* RW--F */
#define NV_PCRTC_ENGINE_CTRL_I2C_DEFAULT                 0x00000000 /* RWI-F */
#define NV_PCRTC_ENGINE_CTRL_I2C_ENABLE                  0x00000001 /* RW--F */
#define NV_PCRTC_ENGINE_CTRL_TV                                 8:8 /* RW--F */
#define NV_PCRTC_ENGINE_CTRL_TV_DEFAULT                  0x00000000 /* RWI-F */
#define NV_PCRTC_ENGINE_CTRL_TV_ENABLE                   0x00000001 /* RW--F */
#define NV_PCRTC_ENGINE_CTRL_VS                               12:12 /* RW--F */
#define NV_PCRTC_ENGINE_CTRL_VS_DEFAULT                  0x00000000 /* RWI-F */
#define NV_PCRTC_ENGINE_CTRL_VS_ENABLE                   0x00000001 /* RW--F */
/* dev_vga.ref */
#define NV_CIO                                          0x3DF:0x3B0 /* ----D */
#define NV_CIO_INP0                                      0x000003c2 /* R--1R */
#define NV_CIO_INP0__MONO                                0x000003ba /* R--1R */
#define NV_CIO_INP0__COLOR                               0x000003da /* R--1R */
#define NV_CIO_INP0__READ_MONO                           0x000003ca /* R--1R */
#define NV_CIO_INP0__WRITE_MONO                          0x000003ba /* -W-1R */
#define NV_CIO_INP0__WRITE_COLOR                         0x000003da /* -W-1R */
#define NV_CIO_ARX                                       0x000003c0 /* RW-1R */
#define NV_CIO_AR_PALETTE__WRITE                         0x000003c0 /* -W-1R */
#define NV_CIO_AR_PALETTE__READ                          0x000003c1 /* R--1R */
#define NV_CIO_AR_MODE__WRITE                            0x000003c0 /* -W-1R */
#define NV_CIO_AR_MODE__READ                             0x000003c1 /* R--1R */
#define NV_CIO_AR_MODE_INDEX                             0x00000010 /*       */
#define NV_CIO_AR_OSCAN__WRITE                           0x000003c0 /* -W-1R */
#define NV_CIO_AR_OSCAN__READ                            0x000003c1 /* R--1R */
#define NV_CIO_AR_OSCAN_INDEX                            0x00000011 /*       */
#define NV_CIO_AR_PLANE__WRITE                           0x000003c0 /* -W-1R */
#define NV_CIO_AR_PLANE__READ                            0x000003c1 /* R--1R */
#define NV_CIO_AR_PLANE_INDEX                            0x00000012 /*       */
#define NV_CIO_AR_HPP__WRITE                             0x000003c0 /* -W-1R */
#define NV_CIO_AR_HPP__READ                              0x000003c1 /* R--1R */
#define NV_CIO_AR_HPP_INDEX                              0x00000013 /*       */
#define NV_CIO_AR_CSEL__WRITE                            0x000003c0 /* -W-1R */
#define NV_CIO_AR_CSEL__READ                             0x000003c1 /* R--1R */
#define NV_CIO_AR_CSEL_INDEX                             0x00000014 /*       */
#define NV_CIO_CRX__MONO                                 0x000003b4 /* RW-1R */
#define NV_CIO_CRX__COLOR                                0x000003d4 /* RW-1R */
#define NV_CIO_CR__MONO                                  0x000003b5 /* RW-1R */
#define NV_CIO_CR__COLOR                                 0x000003d5 /* RW-1R */
#define NV_CIO_CR_HDT_INDEX                              0x00000000 /*       */
#define NV_CIO_CR_HDE_INDEX                              0x00000001 /*       */
#define NV_CIO_CR_HBS_INDEX                              0x00000002 /*       */
#define NV_CIO_CR_HBE_INDEX                              0x00000003 /*       */
#define NV_CIO_CR_HBE_4_0                                       4:0 /* RW--F */
#define NV_CIO_CR_HRS_INDEX                              0x00000004 /*       */
#define NV_CIO_CR_HRE_INDEX                              0x00000005 /*       */
#define NV_CIO_CR_HRE_HBE_5                                     7:7 /* RW--F */
#define NV_CIO_CR_HRE_4_0                                       4:0 /* RW--F */
#define NV_CIO_CR_VDT_INDEX                              0x00000006 /*       */
#define NV_CIO_CR_OVL_INDEX                              0x00000007 /*       */
#define NV_CIO_CR_OVL_VDE_8                                     1:1 /* RW--F */
#define NV_CIO_CR_OVL_VDE_9                                     6:6 /* RW--F */
#define NV_CIO_CR_OVL_VDT_8                                     0:0 /* RW--F */
#define NV_CIO_CR_OVL_VDT_9                                     5:5 /* RW--F */
#define NV_CIO_CR_OVL_VBS_8                                     3:3 /* RW--F */
#define NV_CIO_CR_OVL_VRS_8                                     2:2 /* RW--F */
#define NV_CIO_CR_OVL_VRS_9                                     7:7 /* RW--F */
#define NV_CIO_CR_RSAL_INDEX                             0x00000008 /*       */
#define NV_CIO_CR_RSAL_PANNING                                  6:5 /* RW--F */
#define NV_CIO_CR_CELL_HT_INDEX                          0x00000009 /*       */
#define NV_CIO_CR_CELL_HT_SCANDBL                               7:7 /* RW--F */
#define NV_CIO_CR_CELL_HT_VBS_9                                 5:5 /* RW--F */
#define NV_CIO_CR_CURS_ST_INDEX                          0x0000000A /*       */
#define NV_CIO_CR_CURS_END_INDEX                         0x0000000B /*       */
#define NV_CIO_CR_SA_HI_INDEX                            0x0000000C /*       */
#define NV_CIO_CR_SA_LO_INDEX                            0x0000000D /*       */
#define NV_CIO_CR_TCOFF_HI_INDEX                         0x0000000E /*       */
#define NV_CIO_CR_TCOFF_LO_INDEX                         0x0000000F /*       */
#define NV_CIO_CR_VRS_INDEX                              0x00000010 /*       */
#define NV_CIO_CR_VRE_INDEX                              0x00000011 /*       */
#define NV_CIO_CR_VRE_3_0                                       3:0 /* RW--F */
#define NV_CIO_CR_VDE_INDEX                              0x00000012 /*       */
#define NV_CIO_CR_OFFSET_INDEX                           0x00000013 /*       */
#define NV_CIO_CR_ULINE_INDEX                            0x00000014 /*       */
#define NV_CIO_CR_VBS_INDEX                              0x00000015 /*       */
#define NV_CIO_CR_VBE_INDEX                              0x00000016 /*       */
#define NV_CIO_CR_MODE_INDEX                             0x00000017 /*       */
#define NV_CIO_CR_LCOMP_INDEX                            0x00000018 /*       */
#define NV_CIO_CR_GDATA_INDEX                            0x00000022 /*       */
#define NV_CIO_CR_ARFF_INDEX                             0x00000024 /*       */
#define NV_CIO_CR_ARX_INDEX                              0x00000026 /*       */
#define NV_CIO_CRE__MONO                                 0x000003b5 /* RW-1R */
#define NV_CIO_CRE__COLOR                                0x000003d5 /* RW-1R */
#define NV_CIO_CRE_RPC0_INDEX                            0x00000019 /*       */
#define NV_CIO_CRE_RPC0_START                                   4:0 /* RW--F */
#define NV_CIO_CRE_RPC0_OFFSET_10_8                             7:5 /* RW--F */
#define NV_CIO_CRE_RPC1_INDEX                            0x0000001A /*       */
#define NV_CIO_CRE_RPC1_LARGE                                   2:2 /* RW--F */
#define NV_CIO_CRE_FF_INDEX                              0x0000001B /*       */
#define NV_CIO_CRE_FF_BURST                                     2:0 /* RW--F */
#define NV_CIO_CRE_FF_BURST_8                            0x00000000 /* RW--V */
#define NV_CIO_CRE_FF_BURST_32                           0x00000001 /* RW--V */
#define NV_CIO_CRE_FF_BURST_64                           0x00000002 /* RW--V */
#define NV_CIO_CRE_FF_BURST_128                          0x00000003 /* RW--V */
#define NV_CIO_CRE_FF_BURST_256                          0x00000004 /* RW--V */
#define NV_CIO_CRE_FF_BURST_512                          0x00000005 /* RW--V */
#define NV_CIO_CRE_ENH_INDEX                             0x0000001C /*       */
#define NV_CIO_CRE_PAGE0_INDEX                           0x0000001D /*       */
#define NV_CIO_CRE_PAGE1_INDEX                           0x0000001E /*       */
#define NV_CIO_SR_LOCK_INDEX                             0x0000001F /*       */
#define NV_CIO_SR_UNLOCK_RW_VALUE                        0x00000057 /*       */
#define NV_CIO_SR_UNLOCK_RO_VALUE                        0x00000075 /*       */
#define NV_CIO_SR_LOCK_VALUE                             0x00000099 /*       */
#define NV_SR_UNLOCK_RW_VALUE                            0x00000057 /*       */
#define NV_SR_UNLOCK_RO_VALUE                            0x00000075 /*       */
#define NV_SR_LOCK_VALUE                                 0x00000099 /*       */
#define NV_CIO_CRE_FFLWM__INDEX                          0x00000020 /*       */
#define NV_CIO_CRE_FABID_INDEX                           0x00000025 /*       */
#define NV_CIO_CRE_LSR_INDEX                             0x00000025 /*       */
#define NV_CIO_CRE_LSR_SA_26                                    6:6 /* RW--F */
#define NV_CIO_CRE_LSR_VDE_10                                   1:1 /* RW--F */
#define NV_CIO_CRE_LSR_VDT_10                                   0:0 /* RW--F */
#define NV_CIO_CRE_LSR_HBE_6                                    4:4 /* RW--F */
#define NV_CIO_CRE_LSR_VBS_10                                   3:3 /* RW--F */
#define NV_CIO_CRE_LSR_VRS_10                                   2:2 /* RW--F */
#define NV_CIO_CRE_CHIP_ID_INDEX                         0x00000027 /*       */
#define NV_CIO_CRE_PIXEL_INDEX                           0x00000028 /*       */
#define NV_CIO_CRE_PIXEL_TV_ADJ                                 5:3 /* RW--F */
#define NV_CIO_CRE_PIXEL_FORMAT                                 1:0 /* RW--F */
#define NV_CIO_CRE_PIXEL_FORMAT_VGA                      0x00000000 /* RW--V */
#define NV_CIO_CRE_PIXEL_FORMAT_8BPP                     0x00000001 /* RW--V */
#define NV_CIO_CRE_PIXEL_FORMAT_16BPP                    0x00000002 /* RW--V */
#define NV_CIO_CRE_PIXEL_FORMAT_32BPP                    0x00000003 /* RW--V */
#define NV_CIO_CRE_PAGE_OVFL__INDEX                      0x00000029 /*       */
#define NV_CIO_CRE_OSCOL__INDEX                          0x0000002A /*       */
#define NV_CIO_CRE_SCRATCH0__INDEX                       0x0000002B /*       */
#define NV_CIO_CRE_SCRATCH1__INDEX                       0x0000002C /*       */
#define NV_CIO_CRE_HEB__INDEX                            0x0000002D /*       */
#define NV_CIO_CRE_HEB_SA_25                                    7:7 /* RW--F */
#define NV_CIO_CRE_HEB_SA_24                                    6:6 /* RW--F */
#define NV_CIO_CRE_HEB_SA_23                                    5:5 /* RW--F */
#define NV_CIO_CRE_HEB_ILC_8                                    4:4 /* RW--F */
#define NV_CIO_CRE_HEB_HRS_8                                    3:3 /* RW--F */
#define NV_CIO_CRE_HEB_HBS_8                                    2:2 /* RW--F */
#define NV_CIO_CRE_HEB_HDE_8                                    1:1 /* RW--F */
#define NV_CIO_CRE_HEB_HDT_8                                    0:0 /* RW--F */
#define NV_CIO_CRE_HCUR_ADDR2_INDEX                      0x0000002f /*       */
#define NV_CIO_CRE_HCUR_ADDR2_ADR                               2:0 /* RW--F */
#define NV_CIO_CRE_HCUR_ADDR0_INDEX                      0x00000030 /*       */
#define NV_CIO_CRE_HCUR_ASI                                     7:7 /* RW--F */
#define NV_CIO_CRE_HCUR_ASI_FRAMEBUFFER                  0x00000001
#define NV_CIO_CRE_HCUR_ASI_INSTMEM                      0x00000000
#define NV_CIO_CRE_HCUR_ADDR0_ADR                               6:0 /* RW--F */
#define NV_CIO_CRE_HCUR_ADDR1_INDEX                      0x00000031 /*       */
#define NV_CIO_CRE_HCUR_ADDR1_ADR                               7:2 /* RW--F */
#define NV_CIO_CRE_HCUR_ADDR1_CUR_DBL                           1:1 /* RW--F */
#define NV_CIO_CRE_HCUR_ADDR1_ENABLE                            0:0 /* RW--F */
#define NV_CIO_CRE_VID_END0__INDEX                       0x00000032 /*       */
#define NV_CIO_CRE_LCD__INDEX                            0x00000033 /*       */
#define NV_CIO_CRE_LCD_LCD_SELECT                               0:0 /* RW--F */
#define NV_CIO_CRE_LCD_EXT_SELECT                               4:4 /* RW--F */
#define NV_CIO_CRE_LCD_VPLL_VCO                                 6:6 /* RW--F */
#define NV_CIO_CRE_LCD_STEREO_ENABLE                            7:7 /* RW--F */
#define NV_CIO_CRE_RMA__INDEX                            0x00000038 /*       */
#define NV_CIO_CRE_ILACE__INDEX                          0x00000039 /*       */
#define NV_CIO_CRE_SCRATCH2__INDEX                       0x0000003A /*       */
#define NV_CIO_CRE_SCRATCH3__INDEX                       0x0000003B /*       */
#define NV_CIO_CRE_SCRATCH4__INDEX                       0x0000003C /*       */
#define NV_CIO_CRE_TREG__INDEX                           0x0000003D /*       */
#define NV_CIO_CRE_TREG_HCNT                                    6:6 /* RW--F */
#define NV_CIO_CRE_TREG_VCNT                                    4:4 /* RW--F */
#define NV_CIO_CRE_TREG_SHADOW                                  0:0 /* RW--F */
#define NV_CIO_CRE_TREG_HCNT_INDEX                       0x00000000 /*       */
#define NV_CIO_CRE_TREG_VCNTA_INDEX                      0x00000006 /*       */
#define NV_CIO_CRE_TREG_VCNTB_INDEX                      0x00000007 /*       */
#define NV_CIO_CRE_DDC_STATUS__INDEX                     0x0000003E /*       */
#define NV_CIO_CRE_DDC_WR__INDEX                         0x0000003F /*       */
#define NV_CIO_CRE_PCI_TO__INDEX                         0x00000040 /*       */
#define NV_CIO_CRE_PCI_TO_DELAY                                 7:0 /* -W--F */
 /* these are nv20-only */
#define NV_CIO_CRE_EBR_INDEX                             0x00000041 /*       */
#define NV_CIO_CRE_EBR_VBS_11                                   6:6 /* RW--F */
#define NV_CIO_CRE_EBR_VRS_11                                   4:4 /* RW--F */
#define NV_CIO_CRE_EBR_VDE_11                                   2:2 /* RW--F */
#define NV_CIO_CRE_EBR_VDT_11                                   0:0 /* RW--F */
#define NV_CIO_CRE_USA_INDEX                             0x00000042 /*       */
#define NV_CIO_CRE_USA_SA__31                                   3:3 /* RW--F */
#define NV_CIO_CRE_USA_SA__30                                   2:2 /* RW--F */
#define NV_CIO_CRE_USA_SA__29                                   1:1 /* RW--F */
#define NV_CIO_CRE_USA_SA__28                                   0:0 /* RW--F */
#define NV_CIO_CRE_MBI                                   0x00000043 /*       */
#define NV_CIO_CRE_MBI_EN                                       0:0 /* RW--F */
#define NV_CIO_CRE_MBI_EN_ENABLE                         0x00000001 /* RW--V */
#define NV_CIO_CRE_MBI_EN_DISABLE                        0x00000000 /* RW--V */
#define NV_CIO_CRE_H2OWNS                                0x00000044 /*       */
#define NV_CIO_CRE_H2OWNS_VGA                                   0:0 /* RW--F */
#define NV_CIO_CRE_H2OWNS_VGA_DEFAULT                    0x00000000 /* RWI-V */
#define NV_CIO_CRE_H2OWNS_VGA_DISABLE                    0x00000000 /* RW--V */
#define NV_CIO_CRE_H2OWNS_VGA_ENABLE                     0x00000001 /* RW--V */
#define NV_CIO_CRE_H2OWNS_DAC                                   1:1 /* RW--F */
#define NV_CIO_CRE_H2OWNS_DAC_DEFAULT                    0x00000000 /* RWI-V */
#define NV_CIO_CRE_H2OWNS_DAC_DISABLE                    0x00000000 /* RW--V */
#define NV_CIO_CRE_H2OWNS_DAC_ENABLE                     0x00000001 /* RW--V */
#define NV_CIO_CRE_H2OWNS_MIRROR                                2:2 /* RW--F */
#define NV_CIO_CRE_H2OWNS_MIRROR_DEFAULT                 0x00000000 /* RWI-V */
#define NV_CIO_CRE_H2OWNS_MIRROR_DISABLE                 0x00000000 /* RW--V */
#define NV_CIO_CRE_H2OWNS_MIRROR_ENABLE                  0x00000001 /* RW--V */
#define NV_CIO_CRE_CSB                                   0x00000045 /*       */
#define NV_CIO_CRE_CSB_VAL                                      1:0 /* RW--F */
#define NV_CIO_CRE_CSB_VAL_NONE                          0x00000000 /* RW--V */
#define NV_CIO_CRE_CSB_VAL_3BY16                         0x00000001 /* RW--V */
#define NV_CIO_CRE_CSB_VAL_3BY08                         0x00000002 /* RW--V */
#define NV_CIO_CRE_CSB_VAL_3BY04                         0x00000003 /* RW--V */
#define NV_CIO_CRE_RCR                                   0x00000046 /*       */
#define NV_CIO_CRE_RCR_RNDM_REQ                                 1:0 /* RW--F */
#define NV_CIO_CRE_RCR_RNDM_REQ_NONE                     0x00000000 /* RW--V */
#define NV_CIO_CRE_RCR_RNDM_REQ_08                       0x00000001 /* RW--V */
#define NV_CIO_CRE_RCR_RNDM_REQ_16                       0x00000002 /* RW--V */
#define NV_CIO_CRE_RCR_RNDM_REQ_32                       0x00000003 /* RW--V */
#define NV_CIO_CRE_RCR_ENDIAN                                   7:7 /* RW--F */
#define NV_CIO_CRE_RCR_ENDIAN_LITTLE                     0x00000000 /* RW--V */
#define NV_CIO_CRE_RCR_ENDIAN_BIG                        0x00000001 /* RW--V */
#define NV_CIO_CRE_FFLWM_MSB_INDEX                       0x00000047 /*       */
#define NV_CIO_CRE_FFLWM_MSB_LWM                                0:0 /* RW--F */
#define NV_CIO_CRE_EXT_PIXEL_INDEX                       0x00000048 /*       */
#define NV_CIO_CRE_EXT_PIXEL_FORMAT                             0:0 /* RW--F */
#define NV_CIO_CRE_EXT_PIXEL_FORMAT_RGB                  0x00000000 /* RWI-V */
#define NV_CIO_CRE_EXT_PIXEL_FORMAT_YUV                  0x00000001 /* RW--V */
#define NV_CIO_CRE_EXT_PIXEL_YUV_FMT                            1:1 /* RW--F */
#define NV_CIO_CRE_EXT_PIXEL_YUV_FMT_YVYU                0x00000000 /* RWI-V */
#define NV_CIO_CRE_EXT_PIXEL_YUV_FMT_VYUY                0x00000001 /* RW--V */
#define NV_CIO_CRE_ENGINE_CTRL                           0x00000049 /*       */
#define NV_CIO_CRE_ENGINE_CTRL_GPIO                             0:0 /* RW--F */
#define NV_CIO_CRE_ENGINE_CTRL_GPIO_DEFAULT              0x00000000 /* RWI-V */
#define NV_CIO_CRE_ENGINE_CTRL_GPIO_ENABLE               0x00000001 /* RW--V */
#define NV_CIO_CRE_ENGINE_CTRL_I2C                              2:2 /* RW--F */
#define NV_CIO_CRE_ENGINE_CTRL_I2C_DEFAULT               0x00000000 /* RWI-V */
#define NV_CIO_CRE_ENGINE_CTRL_I2C_ENABLE                0x00000001 /* RW--V */
#define NV_CIO_CRE_ENGINE_CTRL_TV                               4:4 /* RW--F */
#define NV_CIO_CRE_ENGINE_CTRL_TV_DEFAULT                0x00000000 /* RWI-V */
#define NV_CIO_CRE_ENGINE_CTRL_TV_ENABLE                 0x00000001 /* RW--V */
#define NV_CIO_CRE_ENGINE_CTRL_VS                               6:6 /* RW--F */
#define NV_CIO_CRE_ENGINE_CTRL_VS_DEFAULT                0x00000000 /* RWI-V */
#define NV_CIO_CRE_ENGINE_CTRL_VS_ENABLE                 0x00000001 /* RW--V */
#define NV_CIO_CRE_SCRATCH5__INDEX                       0x0000004A /*       */
#define NV_CIO_CRE_SCRATCH6__INDEX                       0x0000004B /*       */
#define NV_CIO_CRE_SCRATCH7__INDEX                       0x0000004C /*       */
#define NV_CIO_GPIO23_INDEX                              0x0000004D /*       */
#define NV_CIO_GPIO45_INDEX                              0x0000004E /*       */
#define NV_CIO_CRE_DDC2_STATUS__INDEX                    0x00000050 /*       */
#define NV_CIO_CRE_DDC2_WR__INDEX                        0x00000051 /*       */
#define NV_CIO_CRE_TVOUT_LATENCY                         0x00000052 /*       */
/* dev_vga.ref */
#define NV_VIO_MBEN                                      0x00000094 /* RW-1R */
#define NV_VIO_ADDEN                                     0x000046e8 /* RW-1R */
#define NV_VIO_VSE1                                      0x00000102 /* RW-1R */
#define NV_VIO_VSE2                                      0x000003c3 /* RW-1R */
#define NV_VIO_MISC__READ                                0x000003cc /* R--1R */
#define NV_VIO_MISC__WRITE                               0x000003c2 /* -W-1R */
#define NV_VIO_SRX                                       0x000003c4 /* RW-1R */
#define NV_VIO_SR_RESET                                  0x000003c5 /* RW-1R */
#define NV_VIO_SR_RESET_INDEX                            0x00000000 /*     V */
#define NV_VIO_SR_CLOCK                                  0x000003c5 /* RW-1R */
#define NV_VIO_SR_CLOCK_INDEX                            0x00000001 /*     V */
#define NV_VIO_SR_PLANE_MASK                             0x000003c5 /* RW-1R */
#define NV_VIO_SR_PLANE_MASK_INDEX                       0x00000002 /*     V */
#define NV_VIO_SR_CHAR_MAP                               0x000003c5 /* RW-1R */
#define NV_VIO_SR_CHAR_MAP_INDEX                         0x00000003 /*       */
#define NV_VIO_SR_MEM_MODE                               0x000003c5 /* RW-1R */
#define NV_VIO_SR_MEM_MODE_INDEX                         0x00000004 /*       */
#define NV_VIO_GRX                                       0x000003ce /* RW-1R */
#define NV_VIO_GX_SR                                     0x000003cf /* RW-1R */
#define NV_VIO_GX_SR_INDEX                               0x00000000 /*       */
#define NV_VIO_GX_SREN                                   0x000003cf /* RW-1R */
#define NV_VIO_GX_SREN_INDEX                             0x00000001 /*       */
#define NV_VIO_GX_CCOMP                                  0x000003cf /* RW-1R */
#define NV_VIO_GX_CCOMP_INDEX                            0x00000002 /*       */
#define NV_VIO_GX_ROP                                    0x000003cf /* RW-1R */
#define NV_VIO_GX_ROP_INDEX                              0x00000003 /*       */
#define NV_VIO_GX_READ_MAP                               0x000003cf /* RW-1R */
#define NV_VIO_GX_READ_MAP_INDEX                         0x00000004 /*       */
#define NV_VIO_GX_MODE                                   0x000003cf /* RW-1R */
#define NV_VIO_GX_MODE_INDEX                             0x00000005 /*       */
#define NV_VIO_GX_MISC                                   0x000003cf /* RW-1R */
#define NV_VIO_GX_MISC_INDEX                             0x00000006 /*       */
#define NV_VIO_GX_DONT_CARE                              0x000003cf /* RW-1R */
#define NV_VIO_GX_DONT_CARE_INDEX                        0x00000007 /*       */
#define NV_VIO_GX_BIT_MASK                               0x000003cf /* RW-1R */
#define NV_VIO_GX_BIT_MASK_INDEX                         0x00000008 /*       */
/* dev_vga.ref */
#define NV_PRMVIO                             0x000C7FFF:0x000C0000 /* RW--D */
#define NV_PRMVIO_MBEN                                   0x000C0094 /* RW-1R */
#define NV_PRMVIO_ADDEN                                  0x000C46e8 /* RW-1R */
#define NV_PRMVIO_VSE1                                   0x000C0102 /* RW-1R */
#define NV_PRMVIO_VSE2                                   0x000C03c3 /* RW-1R */
#define NV_PRMVIO_MISC__READ                             0x000C03cc /* R--1R */
#define NV_PRMVIO_MISC__WRITE                            0x000C03c2 /* -W-1R */
#define NV_PRMVIO_SRX                                    0x000C03c4 /* RW-1R */
#define NV_PRMVIO_SR_RESET                               0x000C03c5 /* RW-1R */
#define NV_PRMVIO_SR_RESET_INDEX                         0x00000000 /*     V */
#define NV_PRMVIO_SR_CLOCK                               0x000C03c5 /* RW-1R */
#define NV_PRMVIO_SR_CLOCK_INDEX                         0x00000001 /*     V */
#define NV_PRMVIO_SR_PLANE_MASK                          0x000C03c5 /* RW-1R */
#define NV_PRMVIO_SR_PLANE_MASK_INDEX                    0x00000002 /*     V */
#define NV_PRMVIO_SR_CHAR_MAP                            0x000C03c5 /* RW-1R */
#define NV_PRMVIO_SR_CHAR_MAP_INDEX                      0x00000003 /*       */
#define NV_PRMVIO_SR_MEM_MODE                            0x000C03c5 /* RW-1R */
#define NV_PRMVIO_SR_MEM_MODE_INDEX                      0x00000004 /*       */
#define NV_PRMVIO_GRX                                    0x000C03ce /* RW-1R */
#define NV_PRMVIO_GX_SR                                  0x000C03cf /* RW-1R */
#define NV_PRMVIO_GX_SR_INDEX                            0x00000000 /*       */
#define NV_PRMVIO_GX_SREN                                0x000C03cf /* RW-1R */
#define NV_PRMVIO_GX_SREN_INDEX                          0x00000001 /*       */
#define NV_PRMVIO_GX_CCOMP                               0x000C03cf /* RW-1R */
#define NV_PRMVIO_GX_CCOMP_INDEX                         0x00000002 /*       */
#define NV_PRMVIO_GX_ROP                                 0x000C03cf /* RW-1R */
#define NV_PRMVIO_GX_ROP_INDEX                           0x00000003 /*       */
#define NV_PRMVIO_GX_READ_MAP                            0x000C03cf /* RW-1R */
#define NV_PRMVIO_GX_READ_MAP_INDEX                      0x00000004 /*       */
#define NV_PRMVIO_GX_MODE                                0x000C03cf /* RW-1R */
#define NV_PRMVIO_GX_MODE_INDEX                          0x00000005 /*       */
#define NV_PRMVIO_GX_MISC                                0x000C03cf /* RW-1R */
#define NV_PRMVIO_GX_MISC_INDEX                          0x00000006 /*       */
#define NV_PRMVIO_GX_DONT_CARE                           0x000C03cf /* RW-1R */
#define NV_PRMVIO_GX_DONT_CARE_INDEX                     0x00000007 /*       */
#define NV_PRMVIO_GX_BIT_MASK                            0x000C03cf /* RW-1R */
#define NV_PRMVIO_GX_BIT_MASK_INDEX                      0x00000008 /*       */
/* dev_vga.ref */
#define NV_PRMVGA                             0x000BFFFF:0x000A0000 /* RW--D */
/* dev_framebuffer.ref */
/* dev_fb.ref */
#define NV_PFB                                0x00100FFF:0x00100000 /* RW--D */
/*  needed by dma/dma.c:dmaDeallocate() */
#define NV_PRAMIN_CTX_1_NOTIFY_INSTANCE                       31:16 /* RWXUF */
#define NV_PRAMIN_CTX_2_DMA_0_INSTANCE                         15:0 /* RWXUF */
#define NV_PRAMIN_CTX_2_DMA_1_INSTANCE                        31:16 /* RWXUF */
/*  needed by osapi.c/fbstate.c/mcstate.c/dac.c */
#define NV_PRAMIN_DATA032(i)                     (0x00700000+(i)*4) /* RW-4A */
#define NV_PRAMIN_DATA016(i)         (0x00700000+((i)/3)*4+((i)%3)) /* RW-2A */
#define NV_PRAMIN_DATA008(i)                       (0x00700000+(i)) /* RW-1A */
/*  needed by gr/gr.c:grDeleteObjectInstance() */
#define NV_PRAMIN_CONTEXT_0                   ( 0*32+31):( 0*32+ 0) /*       */
#define NV_PRAMIN_CONTEXT_1                   ( 1*32+31):( 1*32+ 0) /*       */
#define NV_PRAMIN_CONTEXT_2                   ( 2*32+31):( 2*32+ 0) /*       */
/* dev_ext_devices.ref */
#define NV_PEXTDEV                            0x00101FFF:0x00101000 /* RW--D */
#define NV_PEXTDEV_BOOT_0                                0x00101000 /* R--4R */
#define NV_PEXTDEV_BOOT_0_STRAP_PCI_AD                          0:0 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_PCI_AD_REVERSED          0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_PCI_AD_NORMAL            0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_SUB_VENDOR                      1:1 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_SUB_VENDOR_NO_BIOS       0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_SUB_VENDOR_BIOS          0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_RAMCFG                          5:2 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_CRYSTAL                         6:6 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_CRYSTAL_13500K           0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_CRYSTAL_14318180         0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_TVMODE                          8:7 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_TVMODE_SECAM             0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_TVMODE_NTSC              0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_TVMODE_PAL               0x00000002 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_TVMODE_DISABLED          0x00000003 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_AGP_4X                          9:9 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_AGP_4X_ENABLED           0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_AGP_4X_DISABLED          0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_AGP_SBA                       10:10 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_AGP_SBA_ENABLED          0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_AGP_SBA_DISABLED         0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_AGP_FASTWR                    11:11 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_AGP_FASTWR_ENABLED       0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_AGP_FASTWR_DISABLED      0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_PCI_DEVID                     13:12 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_PCI_DEVID_0              0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_PCI_DEVID_1              0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_PCI_DEVID_2              0x00000002 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_PCI_DEVID_3              0x00000003 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BUS_TYPE                      14:14 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_BUS_TYPE_PCI             0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BUS_TYPE_AGP             0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_FP_IFACE                      15:15 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_FP_IFACE_24BIT           0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_FP_IFACE_12BIT           0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_FB                            17:16 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_FB_64M                   0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_FB_128M                  0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_FB_256M                  0x00000002 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_FB_512M                  0x00000003 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BR                            18:18 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_DISABLED              0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_ENABLED               0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_REG_128M                   19:19 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_REG_128M_ENABLED      0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_REG_128M_DISABLED     0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_AGP_DEV                    20:20 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_AGP_DEV_DISABLED      0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_AGP_DEV_ENABLED       0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_IO_DEV                     21:21 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_IO_DEV_DISABLED       0x00000000 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_BR_IO_DEV_ENABLED        0x00000001 /* R---V */
#define NV_PEXTDEV_BOOT_0_STRAP_USER_MOBILE                   21:16 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_USER                          30:22 /* R-XVF */
#define NV_PEXTDEV_BOOT_0_STRAP_OVERWRITE                     31:31 /* RWIVF */
#define NV_PEXTDEV_BOOT_0_STRAP_OVERWRITE_DISABLED       0x00000000 /* RWI-V */
#define NV_PEXTDEV_BOOT_0_STRAP_OVERWRITE_ENABLED        0x00000001 /* RW--V */
#define NV_PEXTDEV_NEW_BOOT_0                            0x00101000 /* RW-4R */
#define NV_PEXTDEV_NEW_BOOT_0_STRAP_VALUE                      30:0 /* RWIVF */
#define NV_PEXTDEV_NEW_BOOT_0_STRAP_OVERWRITE                 31:31 /* RWIVF */
#define NV_PEXTDEV_NEW_BOOT_0_STRAP_OVERWRITE_DISABLED   0x00000000 /* RWI-V */
#define NV_PEXTDEV_NEW_BOOT_0_STRAP_OVERWRITE_ENABLED    0x00000001 /* RW--V */
/* dev_ext_devices.ref */
/*  needed by win9x/vxd/osinit.c */
#define NV_PROM                               0x0030FFFF:0x00300000 /* RW--D */
#define NV_PROM_DATA(i)                            (0x00300000+(i)) /* RW-1A */
#define NV_PROM_DATA__SIZE_1                                  65536 /*       */
#define NV_PROM_DATA_VALUE                                      7:0 /* RW-VF */
/* dev_misc.ref */
#define NV_USER_ADR_CHID                                      22:16 /*       */
#define NV_USER_ADR_SUBCHID                                   15:13 /*       */
#define NV_USER_ADR_METHOD                                     12:0 /*       */
#define NV_USER_DEVICE                                        22:16 /*       */
/* dev_timer.ref */
#define NV_PTIMER                             0x00009FFF:0x00009000 /* RW--D */
#define NV_PTIMER_INTR_0                                 0x00009100 /* RW-4R */
#define NV_PTIMER_INTR_0_ALARM                                  0:0 /* RWXVF */
#define NV_PTIMER_INTR_0_ALARM_NOT_PENDING               0x00000000 /* R---V */
#define NV_PTIMER_INTR_0_ALARM_PENDING                   0x00000001 /* R---V */
#define NV_PTIMER_INTR_0_ALARM_RESET                     0x00000001 /* -W--V */
#define NV_PTIMER_INTR_EN_0                              0x00009140 /* RW-4R */
#define NV_PTIMER_INTR_EN_0_ALARM                               0:0 /* RWIVF */
#define NV_PTIMER_INTR_EN_0_ALARM_DISABLED               0x00000000 /* RWI-V */
#define NV_PTIMER_INTR_EN_0_ALARM_ENABLED                0x00000001 /* RW--V */
#define NV_PTIMER_NUMERATOR                              0x00009200 /* RW-4R */
#define NV_PTIMER_NUMERATOR_VALUE                              15:0 /* RWIUF */
#define NV_PTIMER_NUMERATOR_VALUE_0                      0x00000000 /* RWI-V */
#define NV_PTIMER_DENOMINATOR                            0x00009210 /* RW-4R */
#define NV_PTIMER_DENOMINATOR_VALUE                            15:0 /* RWIUF */
#define NV_PTIMER_DENOMINATOR_VALUE_0                    0x00000000 /* RWI-V */
#define NV_PTIMER_TIME_0                                 0x00009400 /* RW-4R */
#define NV_PTIMER_TIME_0_NSEC                                  31:5 /* RWXUF */
#define NV_PTIMER_TIME_1                                 0x00009410 /* RW-4R */
#define NV_PTIMER_TIME_1_NSEC                                  28:0 /* RWXUF */
#define NV_PTIMER_ALARM_0                                0x00009420 /* RW-4R */
#define NV_PTIMER_ALARM_0_NSEC                                 31:5 /* RWXUF */

#endif /* _NV_REG_H_ */

#endif /* NV3_HW */

#endif // _NV_REF_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv_uap.h ===
/*  FILE: nv_uap.h
 *  CREATED: Mon Nov 20 21:05:43 2000
 *
 *  Copyright (c) 2000, by NVIDIA CORP
 *  All Rights Reserved.
 */

 /*** DO NOT EDIT, THIS FILE GENERATED FROM ../../../manuals/usr_audio_proc.ref ***/


#ifndef __NV_UAP_H__
#define __NV_UAP_H__


/***********************************************/
/* Macros and constants                        */
/***********************************************/

#ifndef REF_VAL
#define DRF_SHIFT(drf)    ((0?drf) % 32)
#define DRF_MASK(drf)     (0xFFFFFFFF>>(31-((1?drf) % 32)+((0?drf) % 32)))
#define REF_VAL(drf,v)    (((v)>>DRF_SHIFT(drf))&DRF_MASK(drf))
#define REF_NUM(drf,n)    (((n)&DRF_MASK(drf))<<DRF_SHIFT(drf))
#endif /* !REF_VAL */

/***********************************************/
/*    #defines from the manuals                */
/***********************************************/

#define NV1BA0_PIO_FREE                                    0x00000010 /* R--4R */
#define NV1BA0_PIO_FREE_COUNT                              11:2 /* R-X4F */
#define NV1BA0_PIO_FREE_COUNT_FIFO_FULL                    0x00 /* R---V */
#define NV1BA0_PIO_INFO                                    0x00000014 /* R--4R */
#define NV1BA0_PIO_INFO_PIO                                0:0 /* R-X4F */
#define NV1BA0_PIO_INFO_PIO_EMPTY_AND_IDLE                 0x00 /* R---V */
#define NV1BA0_PIO_INFO_PIO_BUSY                           0x01 /* R---V */
#define NV1BA0_PIO_INFO_DMA                                1:1 /* R-X4F */
#define NV1BA0_PIO_INFO_DMA_EMPTY_AND_IDLE                 0x00 /* R---V */
#define NV1BA0_PIO_INFO_DMA_BUSY                           0x01 /* R---V */
#define NV1BA0_CHANNEL_DMA_PUT                             0x00000040 /* -W-4R */
#define NV1BA0_CHANNEL_DMA_PUT_OFFSET                      11:2 /* -WXUF */
#define NV1BA0_CHANNEL_DMA_GET                             0x00000044 /* R--4R */
#define NV1BA0_CHANNEL_DMA_GET_OFFSET                      11:2 /* R-X4F */
#define NV1BA0_PIO_NOP                                     0x00000100 /* -W-4R */
#define NV1BA0_PIO_NOP_PARAMETER                           31:0 /* -W-VF */
#define NV1BA0_PIO_NOTIFICATION_STATUS_DONE_SUCCESS        0x00000001 /* -W--V */
#define NV1BA0_PIO_SYNCHRONIZE                             0x00000104 /* -W-4R */
#define NV1BA0_PIO_SYNCHRONIZE_PARAMETER                   31:0 /* -W-VF */
#define NV1BA0_PIO_SYNCHRONIZE_PARAMETER_NO_OPERATION      0x00000000 /* -W--V */
#define NV1BA0_PIO_SYNCHRONIZE_PARAMETER_WAIT_FOR_IDLE     0x00000001 /* -W--V */
#define NV1BA0_PIO_SYNCHRONIZE_PARAMETER_WAIT_FOR_IDLE_WRITE_PE_NOTIFY 0x00000002 /* -W--V */
#define NV1BA0_PIO_SYNCHRONIZE_PARAMETER_WAIT_FOR_IDLE_WRITE_PE_NOTIFY_AWAKEN 0x00000003 /* -W--V */
#define NV1BA0_PIO_SET_TIME                                0x00000108 /* -W-4R */
#define NV1BA0_PIO_SET_TIME_VALUE                          31:0 /* -W-UF */
#define NV1BA0_PIO_SET_MODE                                0x0000010C /* -W-4R */
#define NV1BA0_PIO_SET_MODE_PARAMETER                      31:0 /* -W-VF */
#define NV1BA0_PIO_SET_MODE_PARAMETER_OFF                  0x00000000 /* -W--V */
#define NV1BA0_PIO_SET_MODE_PARAMETER_RUN                  0x00000001 /* -W--V */
#define NV1BA0_PIO_SET_ANTECEDENT_VOICE                    0x00000120 /* -W-4R */
#define NV1BA0_PIO_SET_ANTECEDENT_VOICE_HANDLE             15:0 /* -W-VF */
#define NV1BA0_PIO_SET_ANTECEDENT_VOICE_HANDLE_NULL        0xFFFF /* -W--V */
#define NV1BA0_PIO_SET_ANTECEDENT_VOICE_LIST               17:16 /* -W-VF */
#define NV1BA0_PIO_SET_ANTECEDENT_VOICE_LIST_INHERIT       0x00 /* -W--V */
#define NV1BA0_PIO_SET_ANTECEDENT_VOICE_LIST_2D_TOP        0x01 /* -W--V */
#define NV1BA0_PIO_SET_ANTECEDENT_VOICE_LIST_3D_TOP        0x02 /* -W--V */
#define NV1BA0_PIO_SET_ANTECEDENT_VOICE_LIST_MP_TOP        0x03 /* -W--V */
#define NV1BA0_PIO_VOICE_ON                                0x00000124 /* -W-4R */
#define NV1BA0_PIO_VOICE_ON_HANDLE                         15:0 /* -W-VF */
#define NV1BA0_PIO_VOICE_ON_ENVF                           27:24 /* -W-VF */
#define NV1BA0_PIO_VOICE_ON_ENVF_DISABLE                   0x00 /* -W--V */
#define NV1BA0_PIO_VOICE_ON_ENVF_DELAY                     0x01 /* -W--V */
#define NV1BA0_PIO_VOICE_ON_ENVF_ATTACK                    0x02 /* -W--V */
#define NV1BA0_PIO_VOICE_ON_ENVF_HOLD                      0x03 /* -W--V */
#define NV1BA0_PIO_VOICE_ON_ENVA                           31:28 /* -W-VF */
#define NV1BA0_PIO_VOICE_ON_ENVA_DISABLE                   0x00 /* -W--V */
#define NV1BA0_PIO_VOICE_ON_ENVA_DELAY                     0x01 /* -W--V */
#define NV1BA0_PIO_VOICE_ON_ENVA_ATTACK                    0x02 /* -W--V */
#define NV1BA0_PIO_VOICE_ON_ENVA_HOLD                      0x03 /* -W--V */
#define NV1BA0_PIO_VOICE_OFF                               0x00000128 /* -W-4R */
#define NV1BA0_PIO_VOICE_OFF_HANDLE                        15:0 /* -W-VF */
#define NV1BA0_PIO_VOICE_RELEASE                           0x0000012C /* -W-4R */
#define NV1BA0_PIO_VOICE_RELEASE_HANDLE                    15:0 /* -W-VF */
#define NV1BA0_PIO_GET_VOICE_POSITION                      0x00000130 /* -W-4R */
#define NV1BA0_PIO_GET_VOICE_POSITION_HANDLE               15:0 /* -W-VF */
#define NV1BA0_PIO_VOICE_PAUSE                             0x00000140 /* -W-4R */
#define NV1BA0_PIO_VOICE_PAUSE_HANDLE                      15:0 /* -W-VF */
#define NV1BA0_PIO_VOICE_PAUSE_ACTION                      18:18 /* -W-VF */
#define NV1BA0_PIO_VOICE_PAUSE_ACTION_RESUME               0x00 /* -W--V */
#define NV1BA0_PIO_VOICE_PAUSE_ACTION_STOP                 0x01 /* -W--V */
#define NV1BA0_PIO_SET_CONTEXT_DMA_NOTIFY                  0x00000180 /* -W-4R */
#define NV1BA0_PIO_SET_CONTEXT_DMA_NOTIFY_HANDLE           31:0 /* -W-VF */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM(i)                  (0x00000200+(i)*4) /* -W-4A */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM__SIZE_1             32 /* */ 
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM_AMOUNT              2:0 /* -W-VF */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM_AMOUNT_ZEROBITS     0x00 /* -W--V */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM_AMOUNT_ONEBIT       0x01 /* -W--V */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM_AMOUNT_TWOBITS      0x02 /* -W--V */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM_AMOUNT_THREEBITS    0x03 /* -W--V */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM_AMOUNT_FOURBITS     0x04 /* -W--V */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM_AMOUNT_FIVEBITS     0x05 /* -W--V */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM_AMOUNT_SIXBITS      0x06 /* -W--V */
#define NV1BA0_PIO_SET_SUBMIX_HEADROOM_AMOUNT_SEVENBITS    0x07 /* -W--V */
#define NV1BA0_PIO_SET_HRTF_HEADROOM                       0x00000280 /* -W-4R */
#define NV1BA0_PIO_SET_HRTF_HEADROOM_AMOUNT                2:0 /* -W-VF */
#define NV1BA0_PIO_SET_HRTF_HEADROOM_AMOUNT_ZEROBITS       0x00 /* -W--V */
#define NV1BA0_PIO_SET_HRTF_HEADROOM_AMOUNT_ONEBIT         0x01 /* -W--V */
#define NV1BA0_PIO_SET_HRTF_HEADROOM_AMOUNT_TWOBITS        0x02 /* -W--V */
#define NV1BA0_PIO_SET_HRTF_HEADROOM_AMOUNT_THREEBITS      0x03 /* -W--V */
#define NV1BA0_PIO_SET_HRTF_HEADROOM_AMOUNT_FOURBITS       0x04 /* -W--V */
#define NV1BA0_PIO_SET_HRTF_HEADROOM_AMOUNT_FIVEBITS       0x05 /* -W--V */
#define NV1BA0_PIO_SET_HRTF_HEADROOM_AMOUNT_SIXBITS        0x06 /* -W--V */
#define NV1BA0_PIO_SET_HRTF_HEADROOM_AMOUNT_SEVENBITS      0x07 /* -W--V */
#define NV1BA0_PIO_SET_HRTF_SUBMIX(i)                      (0x00000290+(i)*4) /* -W-4A */
#define NV1BA0_PIO_SET_HRTF_SUBMIX__SIZE_1                 4 /* */ 
#define NV1BA0_PIO_SET_HRTF_SUBMIX_BIN                     4:0 /* -W-UF */
#define NV1BA0_PIO_SET_HRTF_SUBMIXES                       0x000002C0 /* -W-4R */
#define NV1BA0_PIO_SET_HRTF_SUBMIXES_BIN0                  4:0 /* -W-UF */
#define NV1BA0_PIO_SET_HRTF_SUBMIXES_BIN1                  12:8 /* -W-UF */
#define NV1BA0_PIO_SET_HRTF_SUBMIXES_BIN2                  20:16 /* -W-UF */
#define NV1BA0_PIO_SET_HRTF_SUBMIXES_BIN3                  28:24 /* -W-UF */
#define NV1BA0_PIO_SET_VOLUME_TRACKING                     0x000002A0 /* -W-4R */
#define NV1BA0_PIO_SET_VOLUME_TRACKING_PARAMETER           11:0 /* -W-UF */
#define NV1BA0_PIO_SET_PITCH_TRACKING                      0x000002A4 /* -W-4R */
#define NV1BA0_PIO_SET_PITCH_TRACKING_PARAMETER            11:0 /* -W-UF */
#define NV1BA0_PIO_SET_HRTF_TRACKING                       0x000002A8 /* -W-4R */
#define NV1BA0_PIO_SET_HRTF_TRACKING_PARAMETER             11:0 /* -W-UF */
#define NV1BA0_PIO_SET_ITD_TRACKING                        0x000002AC /* -W-4R */
#define NV1BA0_PIO_SET_ITD_TRACKING_PARAMETER              11:0 /* -W-UF */
#define NV1BA0_PIO_SET_FILTER_TRACKING                     0x000002B0 /* -W-4R */
#define NV1BA0_PIO_SET_FILTER_TRACKING_PARAMETER           11:0 /* -W-UF */
#define NV1BA0_PIO_SET_CURRENT_VOICE                       0x000002F8 /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_VOICE_HANDLE                15:0 /* -W-VF */
#define NV1BA0_PIO_VOICE_LOCK                              0x000002FC /* -W-4R */
#define NV1BA0_PIO_VOICE_LOCK_PARAMETER                    7:0 /* -W-VF */
#define NV1BA0_PIO_VOICE_LOCK_PARAMETER_OFF                0x00000000 /* -W--V */
#define NV1BA0_PIO_VOICE_LOCK_PARAMETER_ON                 0x00000001 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_VBIN                      0x00000300 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_VBIN_V0BIN                4:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_VBIN_V1BIN                9:5 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_VBIN_V2BIN                14:10 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_VBIN_V3BIN                20:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_VBIN_V4BIN                25:21 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_VBIN_V5BIN                30:26 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT                       0x00000304 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_V6BIN                 4:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_V7BIN                 9:5 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_V6PHASE               10:10 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_V6PHASE_POSITIVE      0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_V6PHASE_NEGATIVE      0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_V7PHASE               11:11 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_V7PHASE_POSITIVE      0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_V7PHASE_NEGATIVE      0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_GAIN                  12:12 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_GAIN_X1               0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_GAIN_X2               0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM              15:13 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_SRC0_FLT0    0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_SRC0_FLT1    0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_SRC0_FLT2    0x02 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_SRC0_FLT3    0x03 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_SRC1_FLT0    0x04 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_SRC1_FLT1    0x05 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_SRC1_FLT2    0x06 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_SRC1_FLT3    0x07 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_MULTIPASS0   0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_MULTIPASS1   0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_MULTIPASS2   0x02 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_MULTIPASS3   0x03 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_MULTIPASS4   0x04 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_MULTIPASS5   0x05 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_MULTIPASS6   0x06 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_HEADROOM_MULTIPASS7   0x07 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_SAMPLES_PER_BLOCK     20:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_MULTIPASS_BIN__ALIAS__ 20:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_MULTIPASS             21:21 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_MULTIPASS_OFF         0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_MULTIPASS_ON          0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_LINKED_VOICE          22:22 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_LINKED_VOICE_OFF      0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_LINKED_VOICE_ON       0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_PERSIST               23:23 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_PERSIST_OFF           0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_PERSIST_ON            0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_DATA_TYPE             24:24 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_DATA_TYPE_BUFFER      0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_DATA_TYPE_STREAM      0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_LOOP                  25:25 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_LOOP_OFF              0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_LOOP_ON               0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_CLEAR_MIX             26:26 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_CLEAR_MIX_FALSE       0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_CLEAR_MIX_TRUE        0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_STEREO                27:27 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_STEREO_DISABLE        0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_STEREO_ENABLE         0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_SAMPLE_SIZE           29:28 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_SAMPLE_SIZE_U8        0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_SAMPLE_SIZE_S16       0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_SAMPLE_SIZE_S24       0x02 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_SAMPLE_SIZE_S32       0x03 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_CONTAINER_SIZE        31:30 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_CONTAINER_SIZE_B8     0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_CONTAINER_SIZE_B16    0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_CONTAINER_SIZE_ADPCM  0x02 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_FMT_CONTAINER_SIZE_B32    0x03 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_ENV0                      0x00000308 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_ENV0_EA_ATTACKRATE        11:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENV0_EA_DELAYTIME         23:12 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENV0_EF_PITCHSCALE        31:24 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENVA                      0x0000030C /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_ENVA_EA_DECAYRATE         11:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENVA_EA_HOLDTIME          23:12 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENVA_EA_SUSTAINLEVEL      31:24 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENV1                      0x00000310 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_ENV1_EF_ATTACKRATE        11:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENV1_EF_DELAYTIME         23:12 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENV1_EF_FCSCALE           31:24 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENVF                      0x00000314 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_ENVF_EF_DECAYRATE         11:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENVF_EF_HOLDTIME          23:12 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_ENVF_EF_SUSTAINLEVEL      31:24 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC                      0x00000318 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_EF_RELEASERATE       11:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_LFOA_DELAYMODE       14:14 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_LFOA_DELAYMODE_NORMAL 0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_LFOA_DELAYMODE_DELAY 0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_LFOF_DELAYMODE       15:15 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_LFOF_DELAYMODE_NORMAL 0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_LFOF_DELAYMODE_DELAY 0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE                17:16 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_BYPASS         0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_STEREO_DLS2    0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_STEREO_P_EQ    0x02 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_STEREO_BYPASS  0x03 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_MONO_DLS2      0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_MONO_P_EQ      0x02 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_MONO_DLS2_P_EQ 0x03 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_THREED_DLS2_I3DL2 0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_THREED_P_EQ_I3DL2 0x02 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_FMODE_THREED_I3DL2   0x03 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_BPQ                  20:18 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_NOTIFY_INTERRUPT     23:23 /* -W-VF */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_NOTIFY_INTERRUPT_DISABLE 0x00 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_NOTIFY_INTERRUPT_ENABLE 0x01 /* -W--V */
#define NV1BA0_PIO_SET_VOICE_CFG_MISC_V_GSCNT              31:24 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_HRTF                      0x0000031C /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_TAR_HRTF_HANDLE               15:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_PAR_LFODLY                    0x00000350 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_PAR_LFODLY_LFOADLY            14:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_PAR_LFODLY_LFOADR             15:15 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_PAR_LFODLY_LFOFDLY            30:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_PAR_LFODLY_LFOFDR             31:31 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_SSL_A                         0x00000320 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_SSL_A_COUNT                   7:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_SSL_A_BASE                    23:8 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_SSL_B                         0x0000035C /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_SSL_B_COUNT                   7:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_SSL_B_BASE                    23:8 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_BUF_BASE                  0x000003A0 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_BUF_BASE_OFFSET           23:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_BUF_LBO                   0x000003A4 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_BUF_LBO_OFFSET            23:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_BUF_CBOFRAC                   0x000003D4 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_BUF_CBOFRAC_FRACTION          15:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_BUF_CBO                       0x000003D8 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_BUF_CBO_OFFSET                23:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_CFG_BUF_EBO                   0x000003DC /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_CFG_BUF_EBO_OFFSET            23:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLA                      0x00000360 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLA_VOLUME6_B3_0         3:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLA_VOLUME0              15:4 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLA_VOLUME7_B3_0         19:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLA_VOLUME1              31:20 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLB                      0x00000364 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLB_VOLUME6_B7_4         3:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLB_VOLUME2              15:4 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLB_VOLUME7_B7_4         19:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLB_VOLUME3              31:20 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLC                      0x00000368 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLC_VOLUME6_B11_8        3:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLC_VOLUME4              15:4 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLC_VOLUME7_B11_8        19:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_VOLC_VOLUME5              31:20 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_LFO_ENV                       0x0000036C /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_LFO_ENV_EA_RELEASERATE        11:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_LFO_ENV_LFOADLT               21:12 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_LFO_ENV_LFOFDLT               31:22 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_LFO_MOD                       0x00000370 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_LFO_MOD_LFOAAM                7:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_LFO_MOD_LFOAFM                15:8 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_LFO_MOD_LFOAFC                23:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_LFO_MOD_LFOFFM                31:24 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_FCA                       0x00000374 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_TAR_FCA_FC0                   15:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_FCA_FC1                   31:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_FCB                       0x00000378 /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_TAR_FCB_FC2                   15:0 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_FCB_FC3                   31:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_PITCH                     0x0000037c /* -W-4R */
#define NV1BA0_PIO_SET_VOICE_TAR_PITCH_STEP                31:16 /* -W-UF */
#define NV1BA0_PIO_SET_VOICE_TAR_PITCH_STEP_SMAX           0x00001fff /* -W--V */
#define NV1BA0_PIO_SET_CURRENT_HRTF_ENTRY                  0x00000160 /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_HRTF_ENTRY_HANDLE           15:0 /* -W-VF */
#define NV1BA0_PIO_SET_HRIR(i)                             (0x00000400+(i)*4) /* -W-4A */
#define NV1BA0_PIO_SET_HRIR__SIZE_1                        15 /* */ 
#define NV1BA0_PIO_SET_HRIR_LEFT0                          7:0 /* -W-VF */
#define NV1BA0_PIO_SET_HRIR_RIGHT0                         15:8 /* -W-VF */
#define NV1BA0_PIO_SET_HRIR_LEFT1                          23:16 /* -W-VF */
#define NV1BA0_PIO_SET_HRIR_RIGHT1                         31:24 /* -W-VF */
#define NV1BA0_PIO_SET_HRIR_X                              0x0000043C /* -W-4R */
#define NV1BA0_PIO_SET_HRIR_X_LEFT30                       7:0 /* -W-VF */
#define NV1BA0_PIO_SET_HRIR_X_RIGHT30                      15:8 /* -W-VF */
#define NV1BA0_PIO_SET_HRIR_X_ITD                          31:16 /* -W-SF */
#define NV1BA0_PIO_SET_HRIR_X_ITD_SMIN                     0x0000ac01 /* RW--V */
#define NV1BA0_PIO_SET_HRIR_X_ITD_SMAX                     0x000053ff /* RW--V */
#define NV1BA0_PIO_SET_CURRENT_SSL_CONTEXT_DMA             0x0000018C /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_SSL_CONTEXT_DMA_HANDLE      31:0 /* -W-VF */
#define NV1BA0_PIO_SET_CURRENT_SSL                         0x00000190 /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_SSL_BASE_PAGE               21:6 /* -W-VF */
#define NV1BA0_PIO_SET_SSL_SEGMENT_OFFSET(i)               (0x00000600+(i)*8) /* -W-4A */
#define NV1BA0_PIO_SET_SSL_SEGMENT_OFFSET__SIZE_1          64 /* */ 
#define NV1BA0_PIO_SET_SSL_SEGMENT_OFFSET_PARAMETER        31:0 /* -W-VF */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH(i)               (0x00000604+(i)*8) /* -W-4A */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH__SIZE_1          64 /* */ 
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_PARAMETER        15:0 /* -W-UF */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_CONTAINER_SIZE   17:16 /* -W-VF */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_CONTAINER_SIZE_B8 0x00 /* -W--V */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_CONTAINER_SIZE_B16 0x01 /* -W--V */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_CONTAINER_SIZE_ADPCM 0x02 /* -W--V */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_CONTAINER_SIZE_B32 0x03 /* -W--V */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_SAMPLES_PER_BLOCK 22:18 /* -W-UF */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_STEREO           23:23 /* -W-VF */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_STEREO_NOTOK     0x00 /* -W--V */
#define NV1BA0_PIO_SET_SSL_SEGMENT_LENGTH_STEREO_OK        0x01 /* -W--V */
#define NV1BA0_PIO_SET_CURRENT_INBUF_SGE_CONTEXT_DMA       0x00000800 /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_INBUF_SGE_CONTEXT_DMA_HANDLE 31:0 /* -W-VF */
#define NV1BA0_PIO_SET_CURRENT_INBUF_SGE                   0x00000804 /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_INBUF_SGE_HANDLE            31:0 /* -W-VF */
#define NV1BA0_PIO_SET_CURRENT_INBUF_SGE_OFFSET            0x00000808 /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_INBUF_SGE_OFFSET_PARAMETER  31:12 /* -W-VF */
#define NV1BA0_PIO_SET_OUTBUF_BA(i)                        (0x00001000+(i)*8) /* -W-4A */
#define NV1BA0_PIO_SET_OUTBUF_BA__SIZE_1                   4 /* */ 
#define NV1BA0_PIO_SET_OUTBUF_BA_ADDRESS                   22:8 /* -W-UF */
#define NV1BA0_PIO_SET_OUTBUF_LEN(i)                       (0x00001004+(i)*8) /* -W-4A */
#define NV1BA0_PIO_SET_OUTBUF_LEN__SIZE_1                  4 /* */ 
#define NV1BA0_PIO_SET_OUTBUF_LEN_VALUE                    22:8 /* -W-UF */
#define NV1BA0_PIO_SET_CURRENT_OUTBUF_SGE                  0x00001800 /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_OUTBUF_SGE_HANDLE           31:0 /* -W-VF */
#define NV1BA0_PIO_SET_CURRENT_BUFFER_SGE_CONTEXT_DMA      0x00001804 /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_BUFFER_SGE_CONTEXT_DMA_HANDLE 31:0 /* -W-VF */
#define NV1BA0_PIO_SET_CURRENT_OUTBUF_SGE_OFFSET           0x00001808 /* -W-4R */
#define NV1BA0_PIO_SET_CURRENT_OUTBUF_SGE_OFFSET_PARAMETER 31:12 /* -W-VF */
#define NV1BA0_DMA_NOP                                     0x00000100 /* -W-4R */
#define NV1BA0_DMA_NOP_PARAMETER                           31:0 /* -W-VF */

#endif /* __NV_UAP_H__ */
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv_uep.h ===
#ifndef __NV_EAP_H__
#define __NV_EAP_H__

// software methods for the EP...
#define NV1BAE_PIO_SET_OUTBUF_BA(i)                             (0x00000000+(i)*8) /* -W-4A */
#define NV1BAE_PIO_SET_OUTBUF_BA__SIZE_1                        4 /* */ 
#define NV1BAE_PIO_SET_OUTBUF_BA_ADDRESS                        23:0 /* -W-UF */
#define NV1BAE_PIO_SET_OUTBUF_LEN(i)                            (0x00000004+(i)*8) /* -W-4A */
#define NV1BAE_PIO_SET_OUTBUF_LEN__SIZE_1                       4 /* */ 
#define NV1BAE_PIO_SET_OUTBUF_LEN_VALUE                         23:0 /* -W-UF */
#define NV1BAE_PIO_SET_CURRENT_OUTBUF_SGE                       0x00000028 /* -W-4R */
#define NV1BAE_PIO_SET_CURRENT_OUTBUF_SGE_HANDLE                31:0 /* -W-VF */
#define NV1BAE_PIO_SET_CURRENT_BUFFER_SGE_CONTEXT_DMA           0x0000002C /* -W-4R */
#define NV1BAE_PIO_SET_CURRENT_BUFFER_SGE_CONTEXT_DMA_HANDLE    31:0 /* -W-VF */
#define NV1BAE_PIO_SET_CURRENT_OUTBUF_SGE_OFFSET                0x00000030 /* -W-4R */
#define NV1BAE_PIO_SET_CURRENT_OUTBUF_SGE_OFFSET_PARAMETER      31:12 /* -W-VF */
#define NV1BAE_PIO_SET_STATE                                    0x00000034
#define NV1BAE_PIO_SET_STATE_VALUE                              1:0
#define NV1BAE_PIO_SET_STATE_OFF                                0x00
#define NV1BAE_PIO_SET_STATE_ON                                 0x01
#define NV1BAE_PIO_SET_STATE_DSP_ON                             0x03
#define NV1BAE_PIO_SET_AC3_FIFO                                 0x00000038
#define NV1BAE_PIO_SET_AC3_FIFO_ANALOG_INDEX                    2:0
#define NV1BAE_PIO_SET_AC3_FIFO_DIGITAL_INDEX                   5:3

#endif
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\state.h ===
#ifndef _STATE_H_
#define _STATE_H_
//
// (C) Copyright NVIDIA Corporation Inc., 1995-2000. All rights reserved.
//
/***************************** HW State Routines ***************************\
*                                                                           *
* Module: STATE.H                                                           *
*       Hardware State is managed in this module.                           *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*       David Schmenk (dschmenk)     1/06/95 - wrote it.                    *
*                                                                           *
\***************************************************************************/

//---------------------------------------------------------------------------
//
//  State transition message defines.
//
//---------------------------------------------------------------------------

#define STATE_UPDATE        1
#define STATE_LOAD          2
#define STATE_UNLOAD        3
#define STATE_DESTROY       4
#define STATE_INIT          5

//---------------------------------------------------------------------------
//
//  Real mode state transitions.
//
//---------------------------------------------------------------------------

RM_STATUS stateRModeInit(U032);
RM_STATUS stateRModeSave(U032);
RM_STATUS stateRModeRestore(U032);

//---------------------------------------------------------------------------
//
//  Nv device state transitions.
//
//---------------------------------------------------------------------------

RM_STATUS stateNv(PHWINFO, U032);
RM_STATUS stateAu(PHWINFO, U032);
RM_STATUS stateCodec(PHWINFO, U032);
RM_STATUS stateDac(PHWINFO, U032);
RM_STATUS stateDma(PHWINFO, U032);
RM_STATUS stateFb(PHWINFO, U032);
RM_STATUS stateFifo(PHWINFO, U032);
RM_STATUS stateGr(PHWINFO, U032);
RM_STATUS stateGp(PHWINFO, U032);
RM_STATUS stateMc(PHWINFO, U032);
RM_STATUS stateRMode(U032);
RM_STATUS stateTmr(PHWINFO, U032);
RM_STATUS stateVideo(PHWINFO, U032);
RM_STATUS stateSetMode(PHWINFO);
RM_STATUS stateSetMode_DacClassStyle(PHWINFO);
RM_STATUS stateSetModeMultiHead(PHWINFO, PVIDEO_LUT_CURSOR_DAC_OBJECT);

//---------------------------------------------------------------------------
//
//  Nv device state information.
//
//---------------------------------------------------------------------------

RM_STATUS stateConfigGet(PHWINFO, U032, U032*);
RM_STATUS stateConfigSet(PHWINFO, U032, U032, U032*);

#define CONFIG_GETEX_OK        0
#define CONFIG_GETEX_BAD_READ  1 // matches NVOS_CGE_STATUS_ERROR_OPERATING_SYSTEM
#define CONFIG_GETEX_BAD_INDEX 4 // matches NVOS_CGE_STATUS_ERROR_BAD_INDEX
#define CONFIG_GETEX_BAD_PARAM 6 // matches NVOS_CGE_STATUS_ERROR_BAD_PARAM_STRUCT
#define CONFIG_SETEX_OK        0
#define CONFIG_SETEX_BAD_WRITE 1 // matches NVOS_CGE_STATUS_ERROR_OPERATING_SYSTEM
#define CONFIG_SETEX_BAD_INDEX 4 // matches NVOS_CSE_STATUS_ERROR_BAD_INDEX
#define CONFIG_SETEX_BAD_PARAM 6 // matches NVOS_CSE_STATUS_ERROR_BAD_PARAM_STRUCT

RM_STATUS stateConfigGetEx(PHWINFO, U032, VOID *, U032);
RM_STATUS stateConfigSetEx(PHWINFO, U032, VOID *, U032);

//
// Global extern.
//
//extern HWINFO nvInfo;

#if (_WIN32_WINNT >= 0x0500)
extern U032 GetCurrentDPMSState(VOID *);
#endif


#endif // _STATE_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv_ugp.h ===
#ifndef __NV_UGP_H__
#define __NV_UGP_H__

// Gp interface methods for a MCP1 client
// The client will use NV1BA0_CHANNEL_DMA_PUT to put the functions in the commandQ.
// methods are 32 bits.  data is 32 bits


/*
for now... first pass debug!!!
forget RegisterEffect - directly use AddEffect(), passing hardcoded IDs defined in audiofx.h
*/


/*
METHOD: RegisterEffect - registers an effect with the RM.
DATA(32): pointer to structure (to be defined by Gints), which will define the effect completely.
Return(8): Effect ID in a notifier
*/

#define NV_AUDGP_REGISTER_EFFECT                        0x00000000
#define NV_AUDGP_REGISTER_EFFECT_DATA                   31:0

/*
METHOD: AddEffect - Adds a preregistered effect to the execultion list of the DSP.
DATA(32): Effect ID, of an already registered effect
Return(8): effect instance ID in a notifier
*/

#define NV_AUDGP_ADD_EFFECT                             0x00000001
#define NV_AUDGP_ADD_EFFECT_EFFECT_ID                   31:0

/*
METHOD: SetCurrentEffect - sets the effect for future calls (only used with NV_AUDGP_SET_CONTEXT_DMA_PARAMETER)
DATA(32): effect instance ID
*/

#define NV_AUDGP_SET_CURRENT_EFFECT                     0x00000002
#define NV_AUDGP_SET_CURRENT_EFFECT_INSTANCE_ID         31:0

/*
METHOD: RouteEffect
DATA(32):   effect instance id
            Bit identifying if the effect is the source, or destination,
            Effect Pin 
            Mixer buffer ID
            enable or disable data connection
*/

#define NV_AUDGP_ROUTE_EFFECT                           0x00000003
#define NV_AUDGP_ROUTE_EFFECT_FILLER                    7:0	// was effectID
#define NV_AUDGP_ROUTE_EFFECT_ORIENTATION               8:8
#define NV_AUDGP_ROUTE_EFFECT_ORIENTATION_SOURCE        0x0
#define NV_AUDGP_ROUTE_EFFECT_ORIENTATION_DEST          0x1
#define NV_AUDGP_ROUTE_EFFECT_PIN                       12:9
#define NV_AUDGP_ROUTE_EFFECT_BUFFER_ID                 20:13
#define NV_AUDGP_ROUTE_EFFECT_CONNECTION                21:21
#define NV_AUDGP_ROUTE_EFFECT_CONNECTION_ENABLE         0x0
#define NV_AUDGP_ROUTE_EFFECT_CONNECTION_DISABLE        0x1

typedef union _routeEffect
{
    struct
    {
        U032 stuf           : 8;	// Filler material
        U032 orientation    : 1;
        U032 pin            : 4;
        U032 bufid          : 8;
        U032 connection     : 1;
        U032                : 10;
    };

	U032 effectID;
    U032 uValue;
} STRUCT_ROUTE_EFFECT;

/*
METHOD: RouteToFIFO - Connects either an effect or buffer to a FIFO 
DATA(32) :  source type (effect or buffer)
            source id (if effect then effect ID, else buffer ID)
            source pin (only used if source type = effect, in which case it's the effect pin)
            fifo type (input fifo, or output fifo) - configure with NV_AUDGP_CONFIGURE_XXX_FIFO
            fifo pin
            connection enable or disable
*/

#define NV_AUDGP_ROUTE_TO_FIFO                      0x00000004
#define NV_AUDGP_ROUTE_TO_FIFO_SOURCE_TYPE          0:0
#define NV_AUDGP_ROUTE_TO_FIFO_SOURCE_TYPE_EFFECT   0x0
#define NV_AUDGP_ROUTE_TO_FIFO_SOURCE_TYPE_BUFFER   0x1
#define NV_AUDGP_ROUTE_TO_FIFO_SOURCE_ID            8:1
#define NV_AUDGP_ROUTE_TO_FIFO_SOURCE_PIN           12:9
#define NV_AUDGP_ROUTE_TO_FIFO_TYPE                 13:13
#define NV_AUDGP_ROUTE_TO_FIFO_TYPE_INPUT           0x0
#define NV_AUDGP_ROUTE_TO_FIFO_TYPE_OUTPUT          0x1
#define NV_AUDGP_ROUTE_TO_FIFO_NUMBER               15:14
#define NV_AUDGP_ROUTE_TO_FIFO_PIN                  19:16
#define NV_AUDGP_ROUTE_TO_FIFO_PIN_0                0x0
#define NV_AUDGP_ROUTE_TO_FIFO_PIN_1                0x1
#define NV_AUDGP_ROUTE_TO_FIFO_PIN_2                0x2
#define NV_AUDGP_ROUTE_TO_FIFO_PIN_3                0x3
#define NV_AUDGP_ROUTE_TO_FIFO_PIN_4                0x4
#define NV_AUDGP_ROUTE_TO_FIFO_PIN_5                0x5
#define NV_AUDGP_ROUTE_TO_FIFO_CONNECTION           20:20
#define NV_AUDGP_ROUTE_TO_FIFO_CONNECTION_ENABLE    0x0
#define NV_AUDGP_ROUTE_TO_FIFO_CONNECTION_DISABLE   0x1

typedef union _routeEffectToFifo
{
    struct
    {
        U032 sourceType : 1;
        U032 sourceID   : 8;
        U032 sourcePin  : 4;
        U032 fifoType   : 1;
        U032 fifoNum    : 2;
        U032 fifoPin    : 4; 
        U032 connection : 1;
        U032            : 11;
    };

    U032 uValue;
} STRUCT_ROUTE_TO_FIFO;

/*
METHOD: QueryEffect - generic query effect to find out effect status, the result
is effect dependent and returned in a notifier
DATA(32):   effect instance id
            Query type
*/

#define NV_AUDGP_QUERY_EFFECT                           0x00000005
#define NV_AUDGP_QUERY_EFFECT_ID                        31:0
#define NV_AUDGP_QUERY_EFFECT_TYPE                      31:0

typedef union _queryEffect
{
        U032 effectID;
        U032 typeID;

    U032 uValue;
} STRUCT_QUERY_EFFECT;

/*
METHOD: UpdateEffectParameters - updates the parameters for the current effect
DATA(32): effect instance id
*/

#define NV_AUDGP_UPDATE_EFFECT_PARAMETERS               0x00000006
#define NV_AUDGP_UPDATE_EFFECT_PARAMETERS_EFFECT_ID     31:0

/*
METHOD: EnableEffect - starts the actual routing of data through the effect
DATA(32): effect instance id
*/

#define NV_AUDGP_ENABLE_EFFECT                          0x00000007
#define NV_AUDGP_ENABLE_EFFECT_ID                       31:0

/*
METHOD: DisableEffect - disables data routed to the effect, but the effect still remains
configured as it was, till DeleteEffect is called
DATA(32): effect instance id
*/

#define NV_AUDGP_DISABLE_EFFECT                         0x00000008
#define NV_AUDGP_DISABLE_EFFECT_ID                      31:0

/*
METHOD: DeleteEffect - removes the effect, releases the Instance ID.  
To reset an effect, call DeleteEffect, followed by AddEffect.
DATA(32): effect instance id
*/

#define NV_AUDGP_DELETE_EFFECT                          0x00000009
#define NV_AUDGP_DELETE_EFFECT_ID                       31:0

/*
METHOD: DeRegisterEffect - frees the effect.  Puts the module ID back into the pool
for reuse.
DATA(32): Effect ID
*/

#define NV_AUDGP_DEREGISTER_EFFECT                      0x0000000A
#define NV_AUDGP_DEREGISTER_EFFECT_ID                   31:0

/* 
METHOD: GetMixerBuffer - Reserves a mixer buffer ID to used for connecting/routing effects.
This ID is used in RouteEffect calls, and is returned in a notifier as a 8-bit identifier.
DATA(32): Allocate HW mix bin, or a SW mix bin (mix bin in the DSP/scratch memory)
Return(8) : Mixer buffer ID
*/

#define NV_AUDGP_GET_MIX_BUFFER                         0x0000000B
#define NV_AUDGP_GET_MIX_BUFFER_TYPE                    1:0
#define NV_AUDGP_GET_MIX_BUFFER_TYPE_HW                 0x0
#define NV_AUDGP_GET_MIX_BUFFER_TYPE_SW                 0x1
#define NV_AUDGP_GET_MIX_BUFFER_TYPE_DONT_CARE          0x2

/* 
METHOD: FreeMixerBuffer - Frees an allocated mix buffer
DATA(32): ID of buffer to free
*/

#define NV_AUDGP_FREE_MIX_BUFFER                        0x0000000C
#define NV_AUDGP_FREE_MIX_BUFFER_ID                     7:0

/*
METHOD: SetContextDmaNotifier - Sets the context DMA for the GP notifier
DATA(32): Handle returned from AllocContextDma
*/

#define NV_AUDGP_SET_CONTEXT_DMA_NOTIFIER               0x0000000D
#define NV_AUDGP_SET_CONTEXT_DMA_NOTIFIER_VALUE         31:0

/*
METHOD: SetParameterContextDma - sets the context DMA for the parameter memory 
for parameter updates for the current effect
DATA(32) : Context DMA handle
*/

#define NV_AUDGP_SET_CONTEXT_DMA_PARAMETER              0x0000000E
#define NV_AUDGP_SET_CONTEXT_DMA_PARAMETER_HANDLE       31:0


/*
METHOD: SetExecutionList - sets the order of execution for the effects modules
DATA(32) : size of packed array containing effect IDs in order of execution
DATA(32)*size : packed array containing effect IDs in order of execution
*/

#define NV_AUDGP_SET_EXECUTION_LIST                     0x0000000F
#define NV_AUDGP_SET_EXECUTION_LIST_PARAMETER_SIZE      31:0
#define NV_AUDGP_SET_EXECUTION_LIST_PARAMETER_ARRAY     31:0

/*
METHOD: ConfigureOutputFIFO(i) - configure the output fifo - do this before you point an
effect to it.
DATA(32) : Data format
            If the data transfers are isochronous
            Data size and container size where
            NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_8_8 =  8-bit data in 8-bit container(always in blocks of 4)
            NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_16_16 = 16-bit data in 16-bit container (always in blocks of two)
            NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_24_32_MSB =  24 bit data in 32-bit container (msb justified)
            NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_24_32_LSB = 24-bit data in 32-bit container (lsb justified)
            NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_32_32 = 32 bit data in 32-bit container
*/

#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO(i)               (0x00000010+(i))
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_FORMAT           1:0
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_FORMAT_MONO      0x0
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_FORMAT_STEREO    0x1
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_FORMAT_QUAD      0x2
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_FORMAT_HEX       0x3
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_TYPE             2:2
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_TYPE_NONISO      0x0
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_TYPE_ISO         0x1
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE             5:3
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_8_8         0x0
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_16_16       0x1
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_24_32_MSB   0x2
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_24_32_LSB   0x3
#define NV_AUDGP_CONFIGURE_OUTPUT_FIFO_SIZE_32_32       0x4

/*
METHOD: ConfigureInputFIFO(i) - configure the input fifo
*/

#define NV_AUDGP_CONFIGURE_INPUT_FIFO(i)                (0x00000014+(i))
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_FORMAT            1:0
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_FORMAT_MONO       0x0
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_FORMAT_STEREO     0x1
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_FORMAT_QUAD       0x2
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_FORMAT_HEX        0x3
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_TYPE              2:2
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_TYPE_NONISO       0x0
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_TYPE_ISO          0x1
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_SIZE              5:3
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_SIZE_8_8          0x0
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_SIZE_16_16        0x1
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_SIZE_24_32_MSB    0x2
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_SIZE_24_32_LSB    0x3
#define NV_AUDGP_CONFIGURE_INPUT_FIFO_SIZE_32_32        0x4



typedef union _configureFifo
{
    struct
    {
        U032 format         : 2;
        U032 type           : 1;
        U032 size           : 3;
        U032                : 26;
    };

    U032 uValue;
} STRUCT_CONFIGURE_FIFO;



/*
METHOD: SetContextDmaDspCode - sets context DMA for memory holding the DSP
        ucode for current effect.
DATA(32) : Context DMA handle
*/

#define NV_AUDGP_SET_CONTEXT_DMA_DSP_CODE               0x00000016
#define NV_AUDGP_SET_CONTEXT_DMA_DSP_CODE_HANDLE        31:0


/*
METHOD: ALlocScratchMemory - Used to allocate scratch memory
DATA(32) : Number of bytes to allocate
Return(32) : Offset into scratch memory
*/

#define NV_AUDGP_ALLOC_SCRATCH_MEMORY                   0x00000017
#define NV_AUDGP_ALLOC_SCRATCH_MEMORY_BYTES             31:0


/*
METHOD: FreeScratchMemory - Used to free allocated scratch memory
DATA(32) : Offset into scratch memory
DATA(32) : Number of bytes to free
*/

#define NV_AUDGP_FREE_SCRATCH_MEMORY                    0x00000018
#define NV_AUDGP_FREE_SCRATCH_MEMORY_OFFSET             31:0
#define NV_AUDGP_FREE_SCRATCH_MEMORY_SIZE               31:0

/*
METHOD: SetScratchMemory - Used to set scratch memory to a value
DATA(32) : Offset into scratch memory
DATA(32) : Number of DWORDS to set
DATA(32) : Value to set memory
*/

#define NV_AUDGP_SET_SCRATCH_MEMORY                     0x00000019
#define NV_AUDGP_SET_SCRATCH_MEMORY_OFFSET              31:0
#define NV_AUDGP_SET_SCRATCH_MEMORY_LENGTH              31:0
#define NV_AUDGP_SET_SCRATCH_MEMORY_VALUE               31:0


#endif
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\smp.h ===
/******************************************************************************
*
*	Module: smp.h
*
*	Description:
*		This file contains macros that replace calls to functions containing 
*	critical code with calls to SMP-safe wrappers for the functions.  It is
*	only meant to be included in those modules that contain calls to these
*	functions, and not the modules that define these functions.
*
*	THE INFORMATION CONTAINED HEREIN IS PROPRIETARY AND CONFIDENTIAL TO
*	NVIDIA, CORPORATION.  USE, REPRODUCTION OR DISCLOSURE TO ANY THIRD PARTY
*	IS SUBJECT TO WRITTEN PRE-APPROVAL BY NVIDIA, CORPORATION.
*
******************************************************************************/

#if defined(NTRM) && !defined(UNIX) && !defined(MACOS)

#if (_WIN32_WINNT < 0x0500)

// replacement macros for SMP-safe wrapper functions
#define fifoUpdateObjectInstance(a,b,c,d)   smpFifoUpdateObjectInstance(a,b,c,d)
#define fifoDeleteObjectInstance(a,b,c)     smpFifoDeleteObjectInstance(a,b,c)
#define fifoResetChannelState(a,b)          smpFifoResetChannelState(a,b)
#define fifoDeleteSubchannelContextEntry(a,b) smpFifoDeleteSubchannelContextEntry(a,b)
#define nvHalFbSetAllocParameters(a,b)      smpNvHalFbSetAllocParameters(a,b)
#define nvHalFbFree(a,b)                    smpNvHalFbFree(a,b)
#define VBlankDeleteCallback(a,b,c)         smpVBlankDeleteCallback(a,b,c)
#define classDirectSoftwareMethod(a,b,c,d)  smpClassDirectSoftwareMethod(a,b,c,d)
#define nvagp_AllocAGPBitmap(a,b,c)         smpNvagpAllocAGPBitmap(a,b,c)
#define nvagp_FreeAGPBitmap(a,b,c)          smpNvagpFreeAGPBitmap(a,b,c)
#define nvagp_InsertGARTEntries(a,b,c,d)    smpNvagpInsertGARTEntries(a,b,c,d)
#define nvagp_FlushGARTEntries(a)           smpNvagpFlushGARTEntries(a)
#define fbAllocInstMemAlign(a,b,c,d) smpFbAllocInstMemAlign(a,b,c,d)
#define fbAllocInstMem(a,b,c) smpFbAllocInstMem(a,b,c)
#define fbFreeInstMem(a,b,c) smpFbFreeInstMem(a,b,c)

// SMP-safe wrapper function prototypes
RM_STATUS smpFifoUpdateObjectInstance
(
	PHWINFO pDev,
	POBJECT Object,
	U032    ChID,
	U032    Instance
);
RM_STATUS smpFifoDeleteObjectInstance
(
	PHWINFO pDev,
	POBJECT Object,
	U032    ChID
);
RM_STATUS smpFifoResetChannelState
(
	PHWINFO pDev,
	U032    ChID
);
RM_STATUS smpFifoDeleteSubchannelContextEntry
(
    PHWINFO pDev,
    POBJECT Object
);
RM_STATUS smpNvHalFbSetAllocParameters
(
	PHWINFO pDev,
    PFBALLOCINFO pFbAllocInfo
);
RM_STATUS smpNvHalFbFree
(
	PHWINFO pDev,
    U032 hwResId
);
VOID smpVBlankDeleteCallback
(
	PHWINFO pDev,
    U032 Head,
    PVBLANKCALLBACK Callback
);
RM_STATUS smpClassDirectSoftwareMethod
(
    PHWINFO pDev,
    POBJECT Object,
    U032    Offset,
    V032    Data
);
RM_STATUS smpNvagpAllocAGPBitmap
(
    PHWINFO pDev,
    U032 Size,
    U032 *Offset
);
VOID smpNvagpFreeAGPBitmap
(
    PHWINFO pDev,
    U032 Offset,
    U032 PageCount
);
RM_STATUS smpNvagpInsertGARTEntries
(
    PHWINFO pDev,
    U032 Index,
    U032 PageCount,
    U032 Data
);
RM_STATUS smpNvagpFlushGARTEntries
(
    PHWINFO pDev
);
RM_STATUS smpFbAllocInstMemAlign
(
    PHWINFO pDev,
    U032   *Instance,
    U032    Size,
    U032    Align		
);
RM_STATUS smpFbAllocInstMem
(
    PHWINFO pDev,
    U032   *Instance,
    U032    Size
);
RM_STATUS smpFbFreeInstMem
(
    PHWINFO pDev,
    U032    Instance,
    U032    Size
);

#endif // (_WIN32_WINNT < 0x0500)
#endif
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\tv.h ===
#ifndef _TV_H_
#define _TV_H_
//
// (C) Copyright NVIDIA Corporation Inc., 1995,1996. All rights reserved.
//
/***************************************************************************\
*                                                                           *
* Module: TV.H                                                              *
*       The TV flicker filter constants are defined in this module.         *
*                                                                           *
*****************************************************************************
*/

//---------------------------------------------------------------------------
//
//  Defines.
//
//---------------------------------------------------------------------------

#define	MY_SCALED_IMAGE_CTX	0x97100200
#define	X_RES	(640)		// source x
#define	Y_RES	(480)		// source y
//#define DST_X_RES (640)		// destination x
//#define DST_Y_RES (480)		// destination y
#define DST_X_RES (620)		// destination x
#define DST_Y_RES (420)		// destination y

#define I2C_AUTOINC 0x40    //OR this in to a register to set auto-increment mode.

// TV mode numbers
#define TV_MODE_320x200 0
#define TV_MODE_320x240 1
#define TV_MODE_320x400 2
#define TV_MODE_400x300 3
#define TV_MODE_480x360 4
#define TV_MODE_512x384 5
#define TV_MODE_640x400 6
#define TV_MODE_640x480 7  
#define TV_MODE_800x600 8
#define TV_MODE_DVD     9   // in NTSC this is 720x480, for PAL this is 704x576 or 720x576
#define TV_MODE_1024x768 10


// Brooktree register defs
// Reg CE = output modes. DAC A = bits 0,1, DAC B = 2,3, etc.
// Mode 0: Composite
// Mode 1: Luma delayed composite, Luma, Chroma, Delayed Luma (composite on S-Video connector)
// Mode 2: S-video (component YUV and delayed LUMA)
// Mode 3: RGB
// We use modes 0, 1, and 2
#define BT_OUT_MUX			0xce	// register #
#define BT_OUT_MUX_A_COMP	0		// values
#define BT_OUT_MUX_A_ALL	1
#define BT_OUT_MUX_A_SVID	2
#define BT_OUT_MUX_B_COMP	0
#define BT_OUT_MUX_B_ALL	1<<2
#define BT_OUT_MUX_B_SVID	2<<2
#define BT_OUT_MUX_C_COMP	0
#define BT_OUT_MUX_C_ALL	1<<4
#define BT_OUT_MUX_C_SVID	2<<4

// Brooktree registers
#define BT_HS0   0x6E
#define BT_HS1   0x70
#define BT_CA0   0xCA
#define BT_CA1   0xCC
#define BT_VAL   0x96
#define BT_FF0   0xC8
#define BT_FF1   0x34
#define BT_FF2   0x36

// Monitor Connection Status
#define BT_MONSTAT			0xe0
#define BT_MONSTAT_A		0x80
#define BT_MONSTAT_B		0x40
#define BT_MONSTAT_C		0x20

// DAC enable/check status reg
#define BT_DAC_CTL          0xBA
#define BT_DAC_OFF          0x10    
#define BT_DAC_ON           0x00    // normal setting
#define BT_CHK_STAT         0x40
#define BT_CHK_OFF          0x00    // checkstat off, all DAC's on
#define BT_CHK_OFF_A_OFF    0x01    // checkstat off, DAC A off
#define BT_SRESET           0x80    // reset is self-clearing
#define BT_CONFIG           0xB8
#define BT_EN_OUT           0xC4
#define BT_EN_OUT_OFF       0x00
#define BT_EN_OUT_ON        0x01

// Chrontel registers
#define CH_FF	0x29	// 5:4 = chroma, 3:2 = text, 1:0 = luma	
#define CH_BL   0x7f	// 7:0, 90 < x < 208
#define CH_CE	0x03	// 2:0

// Init regs struct
typedef struct
{
	U008	subaddr;	// register address of 1st register in this string
	U008	reg0xC4;
	U008	reg0xC6;
	U008	reg0xC8;
	U008	reg0xCA;
	U008	reg0xCC;
	U008	reg0xCE;
} BT_INIT_REGS;

// Modeset regs 
typedef struct
{
	U008	subaddr;	// register address of 1st register in this string
	U008	reg0x76;
	U008	reg0x78;
	U008	reg0x7A;
	U008	reg0x7C;
	U008	reg0x7E;
	U008	reg0x80;	// HBLANKO
	U008	reg0x82;	// VBLANKO
	U008	reg0x84;
	U008	reg0x86;
	U008	reg0x88;
	U008	reg0x8A;
	U008	reg0x8C;
	U008	reg0x8E;
	U008	reg0x90;
	U008	reg0x92;	// VBLANKI
	U008	reg0x94;
	U008	reg0x96;
	U008	reg0x98;	// VSCALE
	U008	reg0x9A;	// HBLANKO
	U008	reg0x9C;
	U008	reg0x9E;
	U008	reg0xA0;
	U008	reg0xA2;
	U008	reg0xA4;
	U008	reg0xA6;
	U008	reg0xA8;
	U008	reg0xAA;
	U008	reg0xAC;
	U008	reg0xAE;
	U008	reg0xB0;
	U008	reg0xB2;
	U008	reg0xB4;
	U008	reg0xB6;
} BT_MODE_REGS;

//	Position regs
typedef struct
{
	U008	reg0x6E;
	U008	reg0x70;
	U008	reg0x72;
	U008	reg0x74;
} BT_POS_REGS;

//	Chrontel encoder mode set struct
typedef struct
{
	U008	reg0x00;
	U008	reg0x07;
	U008	reg0x0a;
	U008	reg0x0b;
	U008	reg0x13;
	U008	reg0x14;
	U008	reg0x15;
} CH_MODE_REGS;

// Chrontel mode registers - bit 7 should always be set
#define CH_REG_00   0x00 | 0x80
#define CH_REG_01   0x01 | 0x80
#define CH_REG_03   0x03 | 0x80
#define CH_REG_04   0x04 | 0x80
#define CH_REG_06   0x06 | 0x80
#define CH_REG_07   0x07 | 0x80
#define CH_REG_08   0x08 | 0x80
#define CH_REG_09   0x09 | 0x80
#define CH_REG_0A   0x0A | 0x80
#define CH_REG_0B   0x0B | 0x80
#define CH_REG_0D   0x0D | 0x80
#define CH_REG_0E   0x0E | 0x80
#define CH_REG_10   0x10 | 0x80
#define CH_REG_11   0x11 | 0x80
#define CH_REG_13   0x13 | 0x80
#define CH_REG_18   0x18 | 0x80
#define CH_REG_19   0x19 | 0x80
#define CH_REG_1A   0x1A | 0x80
#define CH_REG_1B   0x1B | 0x80
#define CH_REG_1C   0x1C | 0x80
#define CH_REG_1D   0x1D | 0x80
#define CH_REG_1E   0x1E | 0x80
#define CH_REG_1F   0x1F | 0x80
#define CH_REG_21   0x21 | 0x80
#define CH_REG_3D   0x3D | 0x80

// DAC PM control
#define CH_ON       0x0B
#define CH_OFF      0x09

// TV standard specified in reg 0 bits 4:3
#define CH_NTSC_M   0x00
#define CH_NTSC_J   0x18
#define CH_PAL_M    0x10
#define CH_PAL_OTHER 0x08
// NTSC-J wants different blackness level
// Range is 0x5A - 0xD0. Default is 7F.
// Recommended:  NTSC-M & PAL-M 7F, NTSC-J 0x64, PAL 0x69
#define CH_BL_J     0x64
#define CH_BL_M     0x7f
#define CH_REG_06_DEF 0x10  // MCP set: latch data on positive edge
#define CH_CFR      0x80
#define CH_GAIN     0xBF    // mask gain bit
#define CH_GAIN_NTSC 0x00   // NTSC-M & PAL-M
#define CH_GAIN_PAL 0x40    // PAL & NTSC-J

#define PH_CHIP_ID  0x1C
#define PH_STDCTL   0x61
#define PH_DAC_POWER 0x40
#define PH_DAC_OFF  0x40
#define PH_DAC_ON   0x00

#endif // _TV_H#
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\tmr.h ===
#ifndef _TMR_H_
#define _TMR_H_
//
// (C) Copyright NVIDIA Corporation Inc., 1995-2000. All rights reserved.
//
/****************************** Timer Module *******************************\
*                                                                           *
* Module: TMR.H                                                             *
*       Timer functions.                                                    *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*       David Schmenk (dschmenk)    01/24/95 - rewrote it.                  *
*                                                                           *
\***************************************************************************/

//---------------------------------------------------------------------------
//
//  Defines.
//
//---------------------------------------------------------------------------

#define NUM_TIMERCALLBACKS              32
typedef RM_STATUS (*TIMEPROC)(PHWINFO, POBJECT);

//---------------------------------------------------------------------------
//
//  Time objects.
//
//---------------------------------------------------------------------------

struct _def_context_time_object
{
    OBJECT   Base;
    U032     TimeLo;
    U032     TimeHi;
    TIMEPROC TimeProc;
    POBJECT  TimeChange;
};
typedef struct _def_timer_object
{
    COMMONOBJECT    Common;
//    PDMAOBJECT NotifyXlate;
//    U032       NotifyAction;
    U032            State;
    U032            AlarmLo;
    U032            AlarmHi;
} TIMEROBJECT, *PTIMEROBJECT;

//---------------------------------------------------------------------------
//
//  Timer callbacks.
//
//---------------------------------------------------------------------------

typedef struct _def_timer_callback
{
    TIMEPROC Callback;
    POBJECT  Object;
    U032     TimeLo;
    U032     TimeHi;
    struct   _def_timer_callback *Next;
} TIMERCALLBACK, *PTIMERCALLBACK;

//---------------------------------------------------------------------------
//
//  Function prototypes.
//
//---------------------------------------------------------------------------

RM_STATUS initTmr(PHWINFO);
RM_STATUS tmrCreateTimer(VOID*, PCLASSOBJECT, U032, POBJECT *, VOID*);
RM_STATUS tmrDeleteTimer(VOID*, POBJECT);
RM_STATUS tmrAlarmNotify(PHWINFO, POBJECT);
RM_STATUS tmrStatTimer(PHWINFO, POBJECT);
RM_STATUS tmrGetCurrentTime(PHWINFO, U032 *, U032 *);
RM_STATUS tmrDelay(PHWINFO, U032);
RM_STATUS tmrScheduleCallbackAbs(PHWINFO, TIMEPROC, POBJECT, U032, U032);
RM_STATUS tmrScheduleCallbackRel(PHWINFO, TIMEPROC, POBJECT, U032, U032);
RM_STATUS tmrCancelCallback(PHWINFO, POBJECT);
RM_STATUS tmrStopTransfer(PHWINFO, POBJECT, PMETHOD, U032, V032);
V032      tmrService(PHWINFO);
#endif // _TMR_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\vga.h ===
#ifndef _NVVGA_H_
#define _NVVGA_H_
 /***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-1997 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-1997  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/

/**************** Resource Manager Defines and Structures ******************\
*                                                                           *
* Module: VGA.H                                                             *
*       Resource Manager VGA defines and structures used throughout.        *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/

//
// CRTC Access Macros
//
// Access CRTC indexed pairs
#define CRTC_WRITE(i,d)   {REG_WR08(NV_PRMCIO_CRX__COLOR, (i) & 0x7F);\
                        REG_WR08(NV_PRMCIO_CR__COLOR, (d));}
#define CRTC_READ(i,d)   {REG_WR08(NV_PRMCIO_CRX__COLOR, (i) & 0x7F);\
                        (d) = REG_RD08(NV_PRMCIO_CR__COLOR);}

// For dual head devices, CRTC2 is accessed at CRTC1 address + 0x2000
// i.e. CRTC1 = 0x6013D4, CRTC2 = 0x6033D4
// These macros can replace CRTC_RD/CRTC_WR.
#define CRTC_WR(i,d,h)  {REG_WR08(NV_PRMCIO_CRX__COLOR + CurDacAdr(h), i);\
                        REG_WR08(NV_PRMCIO_CR__COLOR + CurDacAdr(h), d);}

#define CRTC_RD(i,d,h)  {REG_WR08(NV_PRMCIO_CRX__COLOR + CurDacAdr(h), i);\
                        (d) = REG_RD08(NV_PRMCIO_CR__COLOR + CurDacAdr(h));}

// We need special versions of these macros for HAL use...
#define HAL_CRTC_WR(i,d,a)  {REG_WR08(NV_PRMCIO_CRX__COLOR + a, i);\
                             REG_WR08(NV_PRMCIO_CR__COLOR + a, d);}

#define HAL_CRTC_RD(i,d,a)  {REG_WR08(NV_PRMCIO_CRX__COLOR + a, i);\
                             (d) = REG_RD08(NV_PRMCIO_CR__COLOR + a);}

// Access Attribute Controller indexed register pair 
#define ATR_WR(i,d,h)    {REG_WR08(NV_PRMCIO_ARX + CurDacAdr(h), i);\
                        REG_WR08(NV_PRMCIO_AR_PALETTE__WRITE + CurDacAdr(h), d);}

#define ATR_RD(i,d,h)    {REG_WR08(NV_PRMCIO_ARX + CurDacAdr, (i) & 0x7F);\
                        (d) = REG_RD08(NV_PRMCIO_AR__PALETTE_READ + CurDacAdr(h));}

// Mono CRTC Access
#define CRTC_WRM(i,d)   {REG_WR08(NV_PRMCIO_CRX__MONO, (i) & 0x7F);\
                        REG_WR08(NV_PRMCIO_CR__MONO, (d));}
#define CRTC_RDM(i,d)   {REG_WR08(NV_PRMCIO_CRX__MONO, (i) & 0x7F);\
                        (d) = REG_RD08(NV_PRMCIO_CR__MONO);}

#endif // _NVVGA_H_

// Bit definitions
#define BITS0_7   0xff
#define BITS0_4   0x1f
#define BITS0_3   0x0f
#define BIT0      0x01
#define BIT1      0x02
#define BIT2      0x04
#define BIT3      0x08
#define BIT4      0x10
#define BIT5      0x20
#define BIT6      0x40
#define BIT7      0x80
#define BIT8      0x100
#define BIT9      0x200
#define BIT10     0x400
#define BIT11     0x800
#define BIT12     0x1000
#define BIT13     0x2000
#define BIT14     0x4000
#define BIT15     0x8000
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv10\cr11help.h ===
//-------------------------------------------------------------

#include <cr11_ref.h>

//-------------------------------------------------------------
#define max(a,b)	(((a) > (b)) ? (a) : (b))
#define min(a,b)	(((a) < (b)) ? (a) : (b))
//-------------------------------------------------------------
// Macros for combining tiling information into Crush north bridge registers

#define WriteNBTBASE( _pitch, _offset, _size, _valid ) \
    ( \
          CR_DRF_NUM(_XL,_TBASE,_PITCH, DRF_VAL(_PGRAPH,_TSIZE,_PITCH,(_pitch))) \
        | CR_DRF_NUM(_XL,_TBASE,_REGION,_valid) \
        | CR_DRF_NUM(_XL,_TBASE,_ADR,   DRF_VAL(_PGRAPH,_TILE, _ADR, (_offset))) \
    )

#define WriteNBTLIMIT( _pitch, _offset, _size, _valid ) \
    ((_offset) + (_size) - 1)

//-------------------------------------------------------------
// Macros for extracting tiling information from Crush north bridge registers

#define ReadNBPitch( _tbase, _tlimit ) \
    DRF_NUM(_PGRAPH,_TSIZE,_PITCH,CR_DRF_VAL(_XL,_TBASE,_PITCH,(_tbase)))

#define ReadNBOffset( _tbase, _tlimit ) \
    DRF_NUM(_PGRAPH,_TILE, _ADR,CR_DRF_VAL(_XL,_TBASE,_ADR,(_tbase)))

#define ReadNBSize( _tbase, _tlimit ) \
    ((_tlimit) + 1 - ReadNBOffset(_tbase, _tlimit))

#define ReadNBValid( _tbase, _tlimit ) \
    (CR_DRF_VAL( _XL, _TBASE, _REGION, _tbase))

//-------------------------------------------------------------
// Macros for combining tiling information into NV1X _PFB & _PGRAPH registers

#define FormatPFBTile( _pitch, _offset, _size, _valid ) \
    ((_offset) | DRF_NUM(_PGRAPH, _TILE, _REGION, _valid))

#define FormatPFBTSize( _pitch, _offset, _size, _valid ) \
    (_pitch)

#define FormatPFBTLimit( _pitch, _offset, _size, _valid ) \
    ((_offset) + (_size) -1)

//-------------------------------------------------------------

//-------------------------------------------------------------
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv10\nv10_gr.h ===
#ifndef _NV10_GR_H_
#define _NV10_GR_H_
 /***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-1997 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-1997  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/
/**************************** Graphics Manager *****************************\
*                                                                           *
* Module: NV10_GR.H                                                         *
*       Graphics engine management.                                         *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/

//---------------------------------------------------------------------------
//
//  Defines.
//
//---------------------------------------------------------------------------

typedef struct _def_prim_assm_state         PRIM_ASSM_STATE,     *PPRIM_ASSM_STATE;
typedef struct _def_graphics_pipe           GRAPHICSPIPE,        *PGRAPHICSPIPE;
typedef struct _def_graphics_patch_nv10     GRAPHICSPATCH_NV10,  *PGRAPHICSPATCH_NV10;

//---------------------------------------------------------------------------
//
//  Patch database.
//
// This is all the information related to a given patch, which may contain
// multiple patch contexts.
//
//---------------------------------------------------------------------------

#define PIPE_FORMAT_BASE	0x00000000	// 8x base,format registers
#define PIPE_PRIM_BASE		0x00000040	// primType, edgeFlag, context
#define PIPE_ASSM_BASE		0x00000200	// primitive assembly vertices
#define PIPE_FILE_BASE		0x00000800	// vertex file vertices
#define PIPE_VAB_BASE		0x00004400	// VAB in XF engine
#define PIPE_CHEOPS_BASE	0x00006400	// XF cheops state
#define PIPE_ZOSER_BASE		0x00006800	// XF zozer state
#define PIPE_ZOSER_C0_BASE	0x00006c00	// XF zozer C0 state
#define PIPE_ZOSER_C1_BASE	0x00007000	// XF zozer C1 state
#define PIPE_ZOSER_C2_BASE	0x00007400	// XF zozer C2 state
#define PIPE_ZOSER_C3_BASE	0x00007800	// XF zozer C3 state

#define PRIM_ASSM_COUNT			(3*16)
#define VERTEX_FILE_COUNT		(16*16)
#define XF_VAB_COUNT			(8*4)
#define XF_CHEOPS_COUNT			(59*4)
#define XF_ZOSER_COUNT			(47*4)
#define XF_ZOSER_C0_COUNT		(3*4)
#define XF_ZOSER_C1_COUNT		(19*4)
#define XF_ZOSER_C2_COUNT		(12*4)
#define XF_ZOSER_C3_COUNT		(12*4)
#define INDEX_DMA_PRIM_COUNT		4
#define INDEX_DMA_FORMAT_COUNT		16

struct _def_prim_assm_state
{
    U032                IndexDmaPrim[INDEX_DMA_PRIM_COUNT];
    U032                PrimAssm[PRIM_ASSM_COUNT];
};

struct _def_graphics_pipe
{
    U032                PrimAssm[PRIM_ASSM_COUNT];
    U032                VertexFile[VERTEX_FILE_COUNT];
    U032                XF_VAB[XF_VAB_COUNT];
    U032                XF_CHEOPS[XF_CHEOPS_COUNT];
    U032                XF_ZOSER[XF_ZOSER_COUNT];
    U032                XF_ZOSER_C0[XF_ZOSER_C0_COUNT];
    U032                XF_ZOSER_C1[XF_ZOSER_C1_COUNT];
    U032                XF_ZOSER_C2[XF_ZOSER_C2_COUNT];
    U032                XF_ZOSER_C3[XF_ZOSER_C3_COUNT];
    U032                IndexDmaPrim[INDEX_DMA_PRIM_COUNT];
    U032                IndexDmaFormat[INDEX_DMA_FORMAT_COUNT];
};

struct _def_graphics_patch_nv10
{
    U032                ValidContext;
    U032                BufferOffset[6];
    U032                BufferBase[6];
    U032                BufferLimit[6];
    U032                BufferPitch[5];
    U032                Surface;
    U032                State;
    U032                BufferSwizzle[2];
    U032                BufferPixel;
    U032                Notify;
    U032                PatternColor0;
    U032                PatternColor1;
    U032                PatternColorRam[64];
    U032                Pattern[2];
    U032                PatternShape;
    U032                MonoColor0;
    U032                Rop3;
    U032                Chroma;
    U032                BetaAnd;
    U032                BetaPremult;
    U032                Control0;
    U032                Control1;
    U032                Control2;
    U032                Control3;
    U032                Blend;
    U032                BlendColor;
    U032                SetupRaster;
    U032                FogColor;
    U032                ColorKeyColor0;
    U032                ColorKeyColor1;
    U032                PointSize;
    U032                ZOffsetFactor;
    U032                ZOffsetBias;
    U032                ZClipMin;
    U032                ZClipMax;
    U032                WinClipHorz[8];
    U032                WinClipVert[8];
    U032                XFMode[2];
    U032                GlobalState0;
    U032                GlobalState1;
    U032                StoredFmt;
    U032                SourceColor;
    U032                AbsXRam[32];
    U032                AbsYRam[32];
    U032                AbsUClipXMin;
    U032                AbsUClipXMax;
    U032                AbsUClipYMin;
    U032                AbsUClipYMax;
    U032                AbsUClip3DXMin;
    U032                AbsUClip3DXMax;
    U032                AbsUClip3DYMin;
    U032                AbsUClip3DYMax;
    U032                AbsUClipAXMin;
    U032                AbsUClipAXMax;
    U032                AbsUClipAYMin;
    U032                AbsUClipAYMax;
    U032                AbsIClipXMax;
    U032                AbsIClipYMax;
    U032                XYLogicMisc0;
    U032                XYLogicMisc1;
    U032                XYLogicMisc2;
    U032                XYLogicMisc3;
    U032                ClipX0;
    U032                ClipX1;
    U032                ClipY0;
    U032                ClipY1;
    U032                Combine0AlphaICW;
    U032                Combine0ColorICW;
    U032                Combine1AlphaICW;
    U032                Combine1ColorICW;
    U032                Combine0Factor;
    U032                Combine1Factor;
    U032                Combine0AlphaOCW;
    U032                Combine0ColorOCW;
    U032                Combine1AlphaOCW;
    U032                Combine1ColorOCW;
    U032                CombineSpecFogCW0;
    U032                CombineSpecFogCW1;
    U032                TextureOffset0;
    U032                TextureOffset1;
    U032                TexturePalette0;
    U032                TexturePalette1;
    U032                TexControl0_0;
    U032                TexControl0_1;
    U032                TexControl1_0;
    U032                TexControl1_1;
    U032                TexControl2_0;
    U032                TexControl2_1;
    U032                TexFormat0;
    U032                TexFormat1;
    U032                ImageRect0;
    U032                ImageRect1;
    U032                Filter0;
    U032                Filter1;
    U032                Passthru0;
    U032                Passthru1;
    U032                Passthru2;
    U032                DimxTexture;
    U032                WdimxTexture;
    U032                DVDColorFormat;
    U032                ScaledFormat;
    U032                Misc24_0;
    U032                Misc24_1;
    U032                Misc24_2;
    U032                XMisc;
    U032                YMisc;
    U032                Valid1;
    U032                Valid2;
    GRAPHICSPIPE        CurrentPipe;
};

#endif // _NV10_GR_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\vblank.h ===
#ifndef _VBLANK_H_
#define _VBLANK_H_
//
// (C) Copyright NVIDIA Corporation Inc., 1995,1996. All rights reserved.
//
/***************************** VBlank Module *******************************\
*                                                                           *
* Module: VBLANK.H                                                          *
*       VBlank notification structures.  VBlank is used as a scheduling     *
*   mechanism for events that are closely tied to the video refresh rate.   *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*       David Schmenk (dschmenk)    02/25/95 - rewrote it.                  *
*                                                                           *
\***************************************************************************/

//---------------------------------------------------------------------------
//
//  Defines.
//
//---------------------------------------------------------------------------

typedef RM_STATUS (*VBLANKPROC)(PHWINFO, POBJECT, U032, V032, RM_STATUS);
typedef RM_STATUS (*VBLANKCALLBACKPROC)(PHWINFO, POBJECT, U032, U032, RM_STATUS);
//---------------------------------------------------------------------------
//
//  Time objects.
//
//---------------------------------------------------------------------------

typedef struct _def_vblank_notify
{
    VBLANKPROC Proc;
    POBJECT    Object;
    PDMAOBJECT Xlate;
    U032       Pending;
    U032       Action;
    V032       Param1;
    V032       Param2;
    RM_STATUS  Status;
    struct _def_vblank_notify *Next;
} VBLANKNOTIFY, *PVBLANKNOTIFY;

#define CALLBACK_FLAG_SPECIFIED_VBLANK_COUNT        0x00000001
#define CALLBACK_FLAG_COMPLETE_ON_OBJECT_CLEANUP    0x00000002

typedef struct _def_vblank_callback
{
    VBLANKCALLBACKPROC Proc;
    POBJECT            Object;
    U032               Param1;
    U032               Param2;
    U032               VBlankCount;
    U032               Flags;
    RM_STATUS          Status;
    struct _def_vblank_callback *Next;
} VBLANKCALLBACK, *PVBLANKCALLBACK;
//---------------------------------------------------------------------------
//
//  Function prototypes.
//
//---------------------------------------------------------------------------

VOID VBlank(PHWINFO);
VOID VBlankAddCallback(PHWINFO, U032, PVBLANKCALLBACK);
VOID VBlankDeleteCallback(PHWINFO, U032, PVBLANKCALLBACK);
U032 VBlankPending(PHWINFO);

#define NV4_TV_DAC_SHIFT    0x00010004
								// due to a bug in NV4 HW, the cursor and video scalar are shifted,
                                // so we add an adjustment to the position
#ifdef  DAC_HACK
VOID FixupPcJoystick(VOID);
#endif  // DAC_HACK

#endif // _VBLANK_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv10\nv10_hal.h ===
#ifndef _NV10_HAL_H_
#define _NV10_HAL_H_
 /***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-2000 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-2000  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/

/************************ NV10 HAL Defines and Structures ******************\
*                                                                           *
* Module: nv10_hal.h                                                        *
*       HAL interface defines and structures.                               *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/

#include <nv10_gr.h>

//--------------------------------------------------------------------
// Mc
//--------------------------------------------------------------------

typedef struct _tile_values_nv10 {
    U032    tile;                   // base and valid bit
    U032    tlimit;                 // limit of tile range
    U032    tsize;                  // tile pitch value
} NV10_TILE_VALUES;

typedef struct _def_mc_hal_power_info_nv10
{
    U032 PbusDebug1;
    U032 PfbTiming2;
    U032 PfbBoot0;
    U032 PfbConfig0;
    U032 PfbConfig1;
    U032 PfbMrs;
    U032 PfbEmrs;
    U032 PfbRef;
    U032 PfifoRamHt;
    U032 PfifoRamFc;
    U032 PfifoRamRo;
    NV10_TILE_VALUES TilingValues[NV_PFB_TILE__SIZE_1];
    U032 SaveCrtcConfig[2];
    U032 PcrtcRasterStart[MAX_CRTCS];
    U032 PcrtcRasterStop[MAX_CRTCS];
    U032 PvideoIntrEn;
    U032 PvideoBuffer;
    U032 PvideoStop;
    U032 PvideoBase0;
    U032 PvideoBase1;
    U032 PvideoLimit0;
    U032 PvideoLimit1;
    U032 PvideoLuminance0;
    U032 PvideoLuminance1;
    U032 PvideoChrominance0;
    U032 PvideoChrominance1;
    U032 PvideoOffset0;
    U032 PvideoOffset1;
    U032 PvideoSizeIn0;
    U032 PvideoSizeIn1;
    U032 PvideoPointIn0;
    U032 PvideoPointIn1;
    U032 PvideoDsDx0;
    U032 PvideoDsDx1;
    U032 PvideoDtDy0;
    U032 PvideoDtDy1;
    U032 PvideoPointOut0;
    U032 PvideoPointOut1;
    U032 PvideoSizeOut0;
    U032 PvideoSizeOut1;
    U032 PvideoFormat0;
    U032 PvideoFormat1;
    U032 PvideoColorKey;
} MCHALPOWERINFO_NV10, *PMCHALPOWERINFO_NV10;

typedef struct _def_mc_hal_info_nv10
{
    U032 SavePmc;
    U032 SaveIntrEn0;
    MCHALPOWERINFO_NV10 PowerInfo;
} MCHALINFO_NV10, *PMCHALINFO_NV10;

// chip id functions
BOOL IsNV10_NV10(PMCHALINFO);
BOOL IsNV15_NV10(PMCHALINFO);
BOOL IsNV10MaskRevA02orBetter_NV10(PMCHALINFO);
BOOL IsNV10orBetter_NV10(PMCHALINFO);
BOOL IsNV15orBetter_NV10(PMCHALINFO);
BOOL IsNV11orBetter_NV10(PMCHALINFO);
BOOL IsNV11_NV10(PMCHALINFO);
BOOL IsNV1A_NV10(PMCHALINFO);
BOOL IsNV15MaskRevA02_NV10(PMCHALINFO);
BOOL IsNV15MaskRevA03_NV10(PMCHALINFO);

VOID Nv1AInvalidateTile( PHALHWINFO, U032, U032 );

//--------------------------------------------------------------------
// Fifo
//--------------------------------------------------------------------

//
// 32 channels * 32 bytes each
//
#define NUM_FIFOS_NV10          32
#define FC_SIZE_NV10            32

typedef struct _def_fifo_hal_info_nv10 {
    U032 Mode;
    U032 InUse;
} FIFOHALINFO_NV10, *PFIFOHALINFO_NV10;

//--------------------------------------------------------------------
// Framebuffer
//--------------------------------------------------------------------
typedef struct _def_fb_hal_info_nv10
{
    U032 hashTableAddr;
    U032 hashTableSize;
    U032 fifoContextAddr;
    U032 fifoContextSize;
    U032 fifoRunoutAddr;
    U032 fifoRunoutSize;
    U032 fifoRunoutMask;
    U032 fbSave[1];
    U032 usedTiles;                 // bitmask of used HW tile ranges
    U032 uTileAlign;
} FBHALINFO_NV10, *PFBHALINFO_NV10;

//--------------------------------------------------------------------
// Graphics
//--------------------------------------------------------------------
typedef struct _def_graphics_channel_nv10
{
    //PCOMMONOBJECT       NotifyObject;
    U032                Notify;
    GRAPHICSPATCH_NV10  CurrentPatch;
    //U032                Debug3;      // postdither_2d control
    U032                Exceptions;
    U032                ContextSwitch1;
    U032                ContextSwitch2;
    U032                ContextSwitch3;
    U032                ContextSwitch4;
    U032                ContextSwitch5;
    U032                ContextCache1[8];
    U032                ContextCache2[8];
    U032                ContextCache3[8];
    U032                ContextCache4[8];
    U032                ContextCache5[8];
    U032                ContextUser;
    U032                DmaStart0;
    U032                DmaStart1;
    U032                DmaLength;
    U032                DmaMisc;
    U032                DmaPitch;
} GRAPHICSCHANNEL_NV10, *PGRAPHICSCHANNEL_NV10;

typedef struct _def_graphics_hal_info_nv10
{
    U032 Debug0;                // overrides
    U032 Debug1;
    U032 Debug2;
    U032 Debug3;
    U032 Debug4;
    U032 SwathControl;

    U032 currentChID;
    GRAPHICSCHANNEL_NV10    grChannels[NUM_FIFOS_NV10];
    NvGraphicsState         grSnapShots[NUM_FIFOS_NV10];
    U032                    currentObjects3d[NUM_FIFOS_NV10];
} GRHALINFO_NV10, *PGRHALINFO_NV10;

//--------------------------------------------------------------------
// MediaPort
//--------------------------------------------------------------------

typedef struct _def_mp_hal_info_nv10
{
    U032 VIPSlavePresent;
} MPHALINFO_NV10, *PMPHALINFO_NV10;

// c04dnv10.c interfaces
extern RM_STATUS class04DMethod_NV10(PMPMETHODARG_000);
extern RM_STATUS class04DGetEventStatus_NV10(PMPGETEVENTSTATUSARG_000);
extern RM_STATUS class04DServiceEvent_NV10(PMPSERVICEEVENTARG_000);

// c04env10.c interfaces
extern RM_STATUS class04EMethod_NV10(PMPMETHODARG_000);
extern RM_STATUS class04EGetEventStatus_NV10(PMPGETEVENTSTATUSARG_000);
extern RM_STATUS class04EServiceEvent_NV10(PMPSERVICEEVENTARG_000);

// c04fnv10.c interfaces
extern RM_STATUS class04FMethod_NV10(PMPMETHODARG_000);
extern RM_STATUS class04FGetEventStatus_NV10(PMPGETEVENTSTATUSARG_000);
extern RM_STATUS class04FServiceEvent_NV10(PMPSERVICEEVENTARG_000);

//--------------------------------------------------------------------
// Video
//--------------------------------------------------------------------

// vidnv10.c interfaces
extern RM_STATUS videoInit_NV10(PHALHWINFO, U032);
extern U016 videoConvertScaleFactor_NV10(S012d020);
extern BOOL videoHwOwnsBuffer_NV10(PHALHWINFO, U032, PVIDEO_OVERLAY_HAL_OBJECT);
extern VOID videoAdjustScalarForTV_NV10(PHALHWINFO, U032);
extern VOID videoKickOffOverlay_NV10(PHALHWINFO, PVIDEO_OVERLAY_HAL_OBJECT, U032);
extern VOID videoStopOverlay_NV10(PHALHWINFO, PVIDEO_OVERLAY_HAL_OBJECT, U032);

// c047nv10.c interfaces
extern RM_STATUS class047Method_NV10(PVIDEOMETHODARG_000);

// c07anv10.c interfaces
extern RM_STATUS class07aMethod_NV10(PVIDEOMETHODARG_000);

// c63nv10.c interfaces
extern RM_STATUS class63Method_NV10(PVIDEOMETHODARG_000);
extern RM_STATUS class63InitXfer_NV10(PHALHWINFO, VOID *, U032);
extern VOID class63DualSurfaceDesktop_NV10(PHALHWINFO, U032);

// c64nv10.c interfaces
extern RM_STATUS class64Method_NV10(PVIDEOMETHODARG_000);

// c65nv10.c interfaces
extern RM_STATUS class65Method_NV10(PVIDEOMETHODARG_000);


//--------------------------------------------------------------------
// Dac
//--------------------------------------------------------------------
typedef struct _def_dac_hal_info_nv10
{
    U032 foo;
} DACHALINFO_NV10, *PDACHALINFO_NV10;

#endif // _NV10_HAL_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv10\cr11_ref.h ===
/* NVidia Corporation */ 
/* basis: crush11 manuals 
built on Thu Feb 22 04:10:06 PST 2001*/

#ifndef _CR_REF_H_
#define _CR_REF_H_

#include "nv_ref.h"

#define CR_DRF_DEF(d,r,f,c)  ((CR ## d ## r ## f ## c)<<DRF_SHIFT(CR ## d ## r ## f))
#define CR_DRF_NUM(d,r,f,n)  (((n)&DRF_MASK(CR ## d ## r ## f))<<DRF_SHIFT(CR ## d ## r ## f))
#define CR_DRF_VAL(d,r,f,v)  (((v)>>DRF_SHIFT(CR ## d ## r ## f))&DRF_MASK(CR ## d ## r ## f))

/* dev_cr.ref */
#define CR_IO_CONFIG_ADDR                                0x00000CF8 /* RW-4R */
#define CR_IO_CONFIG_ADDR_CFGE                                31:31 /* RWIVF */
#define CR_IO_CONFIG_ADDR_CFGE_DISABLE                   0x00000000 /* RWI-V */
#define CR_IO_CONFIG_ADDR_CFGE_ENABLE                    0x00000001 /* RW--V */
#define CR_IO_CONFIG_ADDR_BUS                                 23:16 /* RWXVF */
#define CR_IO_CONFIG_ADDR_DEVICE                              15:11 /* RWXVF */
#define CR_IO_CONFIG_ADDR_FUNCTION                             10:8 /* RWXVF */
#define CR_IO_CONFIG_ADDR_REGISTER                              7:2 /* RWXVF */
#define CR_IO_CONFIG_DATA                                0x00000CFC /* RW-4R */
#define CR_IO_CONFIG_DATA_VALUE                                31:0 /* RWXVF */
#define CR_IO_CONFIG_DATA16(i)                       0x00000CFC+2*i /* RW-4R */
#define CR_IO_CONFIG_DATA16_VALUE                              15:0 /* RWXVF */
#define CR_IO_CONFIG_DATA8(i)                          0x00000CFC+i /* RW-4R */
#define CR_IO_CONFIG_DATA8_VALUE                                7:0 /* RWXVF */
/* dev_cr_mem.ref */
#define CR_CMC                                0x800001FC:0x80000100 /* RW--D */
#define CR_CMC_DEBUG_0                                   0x80000140 /* RW-4R */
#define CR_CMC_DEBUG_0_MRS                                      4:4 /* RWIVF */
#define CR_CMC_DEBUG_0_MRS_256                           0x00000000 /* RWI-V */
#define CR_CMC_DEBUG_0_MRS__PROD                         0x00000000 /* RW--V */
#define CR_CMC_DEBUG_0_MRS_2                             0x00000001 /* RW--V */
#define CR_CMC_DEBUG_0_CPU_REQUEST_LOCK                         8:8 /* RWIVF */
#define CR_CMC_DEBUG_0_CPU_REQUEST_LOCK__PROD_C          0x00000000 /* RW--V */
#define CR_CMC_DEBUG_0_CPU_REQUEST_LOCK_DISABLED         0x00000000 /* RWI-V */
#define CR_CMC_DEBUG_0_CPU_REQUEST_LOCK_ENABLED          0x00000001 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2NV                    16:16 /* RWIVF */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2NV_DISABLED      0x00000000 /* RWI-V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2NV__PROD         0x00000000 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2NV_ENABLED       0x00000001 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2CPU                   17:17 /* RWIVF */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2CPU_DISABLED     0x00000000 /* RWI-V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2CPU__PROD_C      0x00000000 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2CPU_ENABLED      0x00000001 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2AGP                   18:18 /* RWIVF */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2AGP_DISABLED     0x00000000 /* RWI-V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2AGP__PROD        0x00000000 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2AGP_ENABLED      0x00000001 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2LDT                   19:19 /* RWIVF */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2LDT__PROD        0x00000000 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2LDT_DISABLED     0x00000000 /* RWI-V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_RR_M2LDT_ENABLED      0x00000001 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_FA                         24:24 /* RWIVF */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_FA_DISABLED           0x00000000 /* RWI-V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_FA__PROD              0x00000000 /* RW--V */
#define CR_CMC_DEBUG_0_XTRA_SETTLE_FA_ENABLED            0x00000001 /* RW--V */
#define CR_CMC_DEBUG_0_BURST_INTERRUPT                        27:27 /* RWIVF */
#define CR_CMC_DEBUG_0_BURST_INTERRUPT_ENABLED           0x00000000 /* RWI-V */
#define CR_CMC_DEBUG_0_BURST_INTERRUPT__PROD             0x00000000 /* RW--V */
#define CR_CMC_DEBUG_0_BURST_INTERRUPT_DISABLED          0x00000001 /* RW--V */
#define CR_CMC_DEBUG_0_DRAMC                                  30:28 /* RWIVF */
#define CR_CMC_DEBUG_0_DRAMC_0                           0x00000000 /* RWI-V */
#define CR_CMC_DEBUG_0_DRAMC__PROD                       0x00000000 /* RW--V */
#define CR_CMC_PADCFG_0                                  0x80000144 /* RW-4R */
#define CR_CMC_PADCFG_0_DAT_SLWR_A                              3:0 /* RWIVF */
#define CR_CMC_PADCFG_0_DAT_SLWR_A_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_0_DAT_SLWF_A                              7:4 /* RWIVF */
#define CR_CMC_PADCFG_0_DAT_SLWF_A_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_0_DAT_DRVR_A                             11:8 /* RWIVF */
#define CR_CMC_PADCFG_0_DAT_DRVR_A_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_0_DAT_DRVF_A                            15:12 /* RWIVF */
#define CR_CMC_PADCFG_0_DAT_DRVF_A_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_0_DAT_SLWR_B                            19:16 /* RWIVF */
#define CR_CMC_PADCFG_0_DAT_SLWR_B_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_0_DAT_SLWF_B                            23:20 /* RWIVF */
#define CR_CMC_PADCFG_0_DAT_SLWF_B_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_0_DAT_DRVR_B                            27:24 /* RWIVF */
#define CR_CMC_PADCFG_0_DAT_DRVR_B_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_0_DAT_DRVF_B                            31:28 /* RWIVF */
#define CR_CMC_PADCFG_0_DAT_DRVF_B_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_1                                  0x80000148 /* RW-4R */
#define CR_CMC_PADCFG_1_ADR_SLWR_A                              3:0 /* RWIVF */
#define CR_CMC_PADCFG_1_ADR_SLWR_A_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_1_ADR_SLWF_A                              7:4 /* RWIVF */
#define CR_CMC_PADCFG_1_ADR_SLWF_A_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_1_ADR_DRVR_A                             11:8 /* RWIVF */
#define CR_CMC_PADCFG_1_ADR_DRVR_A_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_1_ADR_DRVF_A                            15:12 /* RWIVF */
#define CR_CMC_PADCFG_1_ADR_DRVF_A_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_1_ADR_SLWR_B                            19:16 /* RWIVF */
#define CR_CMC_PADCFG_1_ADR_SLWR_B_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_1_ADR_SLWF_B                            23:20 /* RWIVF */
#define CR_CMC_PADCFG_1_ADR_SLWF_B_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_1_ADR_DRVR_B                            27:24 /* RWIVF */
#define CR_CMC_PADCFG_1_ADR_DRVR_B_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_1_ADR_DRVF_B                            31:28 /* RWIVF */
#define CR_CMC_PADCFG_1_ADR_DRVF_B_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_2                                  0x8000014c /* RW-4R */
#define CR_CMC_PADCFG_2_CS_SLWR_A                               3:0 /* RWIVF */
#define CR_CMC_PADCFG_2_CS_SLWR_A_1                      0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_2_CS_SLWF_A                               7:4 /* RWIVF */
#define CR_CMC_PADCFG_2_CS_SLWF_A_1                      0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_2_CS_DRVR_A                              11:8 /* RWIVF */
#define CR_CMC_PADCFG_2_CS_DRVR_A_10                     0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_2_CS_DRVF_A                             15:12 /* RWIVF */
#define CR_CMC_PADCFG_2_CS_DRVF_A_10                     0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_2_CS_SLWR_B                             19:16 /* RWIVF */
#define CR_CMC_PADCFG_2_CS_SLWR_B_1                      0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_2_CS_SLWF_B                             23:20 /* RWIVF */
#define CR_CMC_PADCFG_2_CS_SLWF_B_1                      0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_2_CS_DRVR_B                             27:24 /* RWIVF */
#define CR_CMC_PADCFG_2_CS_DRVR_B_10                     0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_2_CS_DRVF_B                             31:28 /* RWIVF */
#define CR_CMC_PADCFG_2_CS_DRVF_B_10                     0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_3                                  0x80000150 /* RW-4R */
#define CR_CMC_PADCFG_3_DQS_SLWR_A                              3:0 /* RWIVF */
#define CR_CMC_PADCFG_3_DQS_SLWR_A_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_3_DQS_SLWF_A                              7:4 /* RWIVF */
#define CR_CMC_PADCFG_3_DQS_SLWF_A_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_3_DQS_DRVR_A                             11:8 /* RWIVF */
#define CR_CMC_PADCFG_3_DQS_DRVR_A_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_3_DQS_DRVF_A                            15:12 /* RWIVF */
#define CR_CMC_PADCFG_3_DQS_DRVF_A_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_3_DQS_SLWR_B                            19:16 /* RWIVF */
#define CR_CMC_PADCFG_3_DQS_SLWR_B_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_3_DQS_SLWF_B                            23:20 /* RWIVF */
#define CR_CMC_PADCFG_3_DQS_SLWF_B_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_3_DQS_DRVR_B                            27:24 /* RWIVF */
#define CR_CMC_PADCFG_3_DQS_DRVR_B_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_3_DQS_DRVF_B                            31:28 /* RWIVF */
#define CR_CMC_PADCFG_3_DQS_DRVF_B_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_4                                  0x80000154 /* RW-4R */
#define CR_CMC_PADCFG_4_CLK_SLWR_A                              3:0 /* RWIVF */
#define CR_CMC_PADCFG_4_CLK_SLWR_A_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_4_CLK_SLWF_A                              7:4 /* RWIVF */
#define CR_CMC_PADCFG_4_CLK_SLWF_A_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_4_CLK_DRVR_A                             11:8 /* RWIVF */
#define CR_CMC_PADCFG_4_CLK_DRVR_A_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_4_CLK_DRVF_A                            15:12 /* RWIVF */
#define CR_CMC_PADCFG_4_CLK_DRVF_A_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_4_CLK_SLWR_B                            19:16 /* RWIVF */
#define CR_CMC_PADCFG_4_CLK_SLWR_B_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_4_CLK_SLWF_B                            23:20 /* RWIVF */
#define CR_CMC_PADCFG_4_CLK_SLWF_B_1                     0x00000001 /* RWI-V */
#define CR_CMC_PADCFG_4_CLK_DRVR_B                            27:24 /* RWIVF */
#define CR_CMC_PADCFG_4_CLK_DRVR_B_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_4_CLK_DRVF_B                            31:28 /* RWIVF */
#define CR_CMC_PADCFG_4_CLK_DRVF_B_10                    0x0000000a /* RWI-V */
#define CR_CMC_PADCFG_5                                  0x80000158 /* RW-4R */
#define CR_CMC_PADCFG_5_AGP_PRIVASRC                            7:0 /* RWIVF */
#define CR_CMC_PADCFG_5_AGP_PRIVASRC_0                   0x00000000 /* RWI-V */
#define CR_CMC_PADCFG_5_V33_PRIVASRC                          23:16 /* RWIVF */
#define CR_CMC_PADCFG_5_V33_PRIVASRC_0                   0x00000000 /* RWI-V */
#define CR_CMC_PADCFG_6                                  0x8000015c /* R--4R */
#define CR_CMC_PADCFG_6_ASRC_IB_V33                             6:0 /* R--UF */
#define CR_CMC_PADCFG_6_ASRC_IB_AGP                            13:7 /* R--UF */
#define CR_CMC_PADCFG_6_ASRC_IB_CPU                           20:14 /* R--UF */
#define CR_CMC_PADCFG_6_ASRC_IB_LDT                           27:21 /* R--UF */
#define CR_CMC_REFCTRL                                   0x80000160 /* RW-4R */
#define CR_CMC_REFCTRL_PUT                                      4:0 /* RWIVF */
#define CR_CMC_REFCTRL_PUT_0                             0x00000000 /* RWI-V */
#define CR_CMC_REFCTRL_GET                                     12:8 /* RWIVF */
#define CR_CMC_REFCTRL_GET_0                             0x00000000 /* RWI-V */
#define CR_CMC_REFCTRL_VALID                                  31:31 /* RWIVF */
#define CR_CMC_REFCTRL_VALID_0                           0x00000000 /* RWI-V */
#define CR_CMC_REFCTRL_VALID_1                           0x00000001 /* RW--V */
#define CR_CMC_NVM                                       0x80000164 /* RW-4R */
#define CR_CMC_NVM_MODE                                         0:0 /* RWIVF */
#define CR_CMC_NVM_MODE_DISABLE                          0x00000000 /* RWI-V */
#define CR_CMC_NVM_MODE__PROD_C                          0x00000000 /* RW--V */
#define CR_CMC_NVM_MODE_ENABLE                           0x00000001 /* RW--V */
#define CR_CMC_NVM_LIMIT                                        7:4 /* RW-VF */
#define CR_CMC_NVM_LIMIT_64K                             0x00000000 /* RW--V */
#define CR_CMC_NVM_LIMIT__PROD_C                         0x00000000 /* RW--V */
#define CR_CMC_NVM_LIMIT_128K                            0x00000001 /* RW--V */
#define CR_CMC_NVM_LIMIT_192K                            0x00000002 /* RW--V */
#define CR_CMC_NVM_LIMIT_256K                            0x00000003 /* RW--V */
#define CR_CMC_NVM_LIMIT_320K                            0x00000004 /* RW--V */
#define CR_CMC_NVM_LIMIT_384K                            0x00000005 /* RW--V */
#define CR_CMC_NVM_LIMIT_448K                            0x00000006 /* RW--V */
#define CR_CMC_NVM_LIMIT_512K                            0x00000007 /* RW--V */
#define CR_CMC_NVM_LIMIT_576K                            0x00000008 /* RW--V */
#define CR_CMC_NVM_LIMIT_640K                            0x00000009 /* RW--V */
#define CR_CMC_NVM_LIMIT_704K                            0x0000000A /* RW--V */
#define CR_CMC_NVM_LIMIT_768K                            0x0000000B /* RW--V */
#define CR_CMC_NVM_LIMIT_832K                            0x0000000C /* RW--V */
#define CR_CMC_NVM_LIMIT_896K                            0x0000000D /* RW--V */
#define CR_CMC_NVM_LIMIT_960K                            0x0000000E /* RW--V */
#define CR_CMC_NVM_LIMIT_1024K                           0x0000000F /* RW--V */
#define CR_CMC_PIN                                       0x80000168 /* RW-4R */
#define CR_CMC_PIN_CKE                                          0:0 /* RWIVF */
#define CR_CMC_PIN_CKE_POWERDOWN                         0x00000000 /* RWI-V */
#define CR_CMC_PIN_CKE_NORMAL                            0x00000001 /* RW--V */
#define CR_CMC_PIN_DQM                                          4:4 /* RWIVF */
#define CR_CMC_PIN_DQM_NORMAL                            0x00000000 /* RW--V */
#define CR_CMC_PIN_DQM_INACTIVE                          0x00000001 /* RWI-V */
#define CR_CMC_PAD                                       0x8000016C /* RW-4R */
#define CR_CMC_PAD_CKE                                          0:0 /* RWIVF */
#define CR_CMC_PAD_CKE_TRISTATE                          0x00000000 /* RWI-V */
#define CR_CMC_PAD_CKE_NORMAL                            0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0                                0x80000170 /* RW-4R */
#define CR_CMC_MEMIO_CFG0_DIB_DELAY                             2:0 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_DIB_DELAY_0                    0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_DIB_DELAY__PROD_C              0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_CHANNEL_ON                            3:3 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_CHANNEL_ON_DISABLED            0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_CHANNEL_ON_ENABLED             0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_CHANNEL_ON__PROD               0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_QUSE_LATE                             4:4 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_QUSE_LATE_DISABLED             0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_QUSE_LATE_ENABLED              0x00000001 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_QUSE_LATE__PROD                0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DQS_PER_BYTE                          5:5 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_DQS_PER_BYTE_DISABLED          0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DQS_PER_BYTE_ENABLED           0x00000001 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_DQS_PER_BYTE__PROD_C           0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DQS_EARLY                             6:6 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_DQS_EARLY_DISABLED             0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_DQS_EARLY_ENABLED              0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DQS_EARLY__PROD_C              0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DQSEN_HOLD                            7:7 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_DQSEN_HOLD_DISABLED            0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_DQSEN_HOLD_ENABLED             0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DQSEN_HOLD__PROD               0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DQSEN_PULL                            8:8 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_DQSEN_PULL_DISABLED            0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_DQSEN_PULL_ENABLED             0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DQSEN_PULL__PROD               0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DEN_EARLY                             9:9 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_DEN_EARLY_DISABLED             0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_DEN_EARLY_ENABLED              0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DEN_EARLY__PROD                0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DEN_HOLD                            10:10 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_DEN_HOLD_DISABLED              0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_DEN_HOLD_ENABLED               0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_DEN_HOLD__PROD                 0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_READ_POINTER_INIT                   12:11 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_READ_POINTER_INIT_0            0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_READ_POINTER_INIT_1            0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_READ_POINTER_INIT_2            0x00000002 /* RW--V */
#define CR_CMC_MEMIO_CFG0_READ_POINTER_INIT__PROD_C      0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_HALF_CAS                            13:13 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_HALF_CAS_DISABLED              0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_HALF_CAS_ENABLED               0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG0_HALF_CAS_ENABLED__PROD_C       0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG0_SPARE0                              14:14 /* RWIUF */
#define CR_CMC_MEMIO_CFG0_SPARE0_INIT                    0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG0_SPARE0__PROD                   0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1                                0x80000174 /* RW-4R */
#define CR_CMC_MEMIO_CFG1_DIB_DELAY                             2:0 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_DIB_DELAY_0                    0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_DIB_DELAY__PROD_C              0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_CHANNEL_ON                            3:3 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_CHANNEL_ON_DISABLED            0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_CHANNEL_ON_ENABLED             0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_CHANNEL_ON__PROD               0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_QUSE_LATE                             4:4 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_QUSE_LATE_DISABLED             0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_QUSE_LATE_ENABLED              0x00000001 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_QUSE_LATE__PROD                0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DQS_PER_BYTE                          5:5 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_DQS_PER_BYTE_DISABLED          0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DQS_PER_BYTE_ENABLED           0x00000001 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_DQS_PER_BYTE__PROD_C           0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DQS_EARLY                             6:6 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_DQS_EARLY_DISABLED             0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_DQS_EARLY_ENABLED              0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DQS_EARLY__PROD_C              0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DQSEN_HOLD                            7:7 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_DQSEN_HOLD_DISABLED            0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_DQSEN_HOLD_ENABLED             0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DQSEN_HOLD__PROD               0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DQSEN_PULL                            8:8 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_DQSEN_PULL_DISABLED            0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_DQSEN_PULL_ENABLED             0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DQSEN_PULL__PROD               0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DEN_EARLY                             9:9 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_DEN_EARLY_DISABLED             0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_DEN_EARLY_ENABLED              0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DEN_EARLY__PROD                0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DEN_HOLD                            10:10 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_DEN_HOLD_DISABLED              0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_DEN_HOLD_ENABLED               0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_DEN_HOLD__PROD                 0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_READ_POINTER_INIT                   12:11 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_READ_POINTER_INIT_0            0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_READ_POINTER_INIT_1            0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_READ_POINTER_INIT_2            0x00000002 /* RW--V */
#define CR_CMC_MEMIO_CFG1_READ_POINTER_INIT__PROD_C      0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG1_HALF_CAS                            13:13 /* RWIUF */
#define CR_CMC_MEMIO_CFG1_HALF_CAS_DISABLED              0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG1_HALF_CAS_ENABLED               0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG1_HALF_CAS_ENABLED__PROD_C       0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG2                                0x80000178 /* RW-4R */
#define CR_CMC_MEMIO_CFG2_PDL_MULT                              7:0 /* RWIUF */
#define CR_CMC_MEMIO_CFG2_PDL_MULT_MIN                   0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG2_PDL_MULT__PROD_C               0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG2_PDL_SUB                              15:8 /* RWIUF */
#define CR_CMC_MEMIO_CFG2_PDL_SUB_MIN                    0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG2_PDL_SUB__PROD                  0x00000007 /* RW--V */
#define CR_CMC_MEMIO_CFG2_PDL_FORCE_VAL                       23:16 /* RWIUF */
#define CR_CMC_MEMIO_CFG2_PDL_FORCE_VAL_MIN              0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG2_PDL_FORCE_VAL__PROD            0x00000000 /* RW--V */
#define CR_CMC_MEMIO_CFG2_PDL_CAL                             24:24 /* RWIUF */
#define CR_CMC_MEMIO_CFG2_PDL_CAL_DISABLE                0x00000000 /* RWI-V */
#define CR_CMC_MEMIO_CFG2_PDL_CAL_ENABLE                 0x00000001 /* RW--V */
#define CR_CMC_MEMIO_CFG2_PDL_CAL__PROD                  0x00000001 /* RW--V */
#define CR_CMC_CFG0                                      0x8000017c /* RW-4R */
#define CR_CMC_CFG0_PART                                        0:0 /* RWIVF */
#define CR_CMC_CFG0_PART_1                               0x00000000 /* RWI-V */
#define CR_CMC_CFG0_PART__PROD_C                         0x00000000 /* RW--V */
#define CR_CMC_CFG0_PART_2                               0x00000001 /* RW--V */
#define CR_CMC_CFG0_PART_INTLV                                  4:4 /* RWIVF */
#define CR_CMC_CFG0_PART_INTLV_32B                       0x00000000 /* RWI-V */
#define CR_CMC_CFG0_PART_INTLV__PROD_C                   0x00000000 /* RW--V */
#define CR_CMC_CFG0_PART_INTLV_64B                       0x00000001 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB				       10:6 /* RWIVF */
#define CR_CMC_CFG0_TOP_OF_FB_1MB                        0x00000000 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_2MB                        0x00000001 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_3MB                        0x00000002 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_4MB                        0x00000003 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_5MB                        0x00000004 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_6MB                        0x00000005 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_7MB                        0x00000006 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_8MB                        0x00000007 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_9MB                        0x00000008 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_10MB                       0x00000009 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_11MB                       0x0000000A /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_12MB                       0x0000000B /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_13MB                       0x0000000C /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_14MB                       0x0000000D /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_15MB                       0x0000000E /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_16MB                       0x0000000F /* RWI-V */
#define CR_CMC_CFG0_TOP_OF_FB_17MB                       0x00000010 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_18MB                       0x00000011 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_19MB                       0x00000012 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_20MB                       0x00000013 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_21MB                       0x00000014 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_22MB                       0x00000015 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_23MB                       0x00000016 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_24MB                       0x00000017 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_25MB                       0x00000018 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_26MB                       0x00000019 /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_27MB                       0x0000001A /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_28MB                       0x0000001B /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_29MB                       0x0000001C /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_30MB                       0x0000001D /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_31MB                       0x0000001E /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB_32MB                       0x0000001F /* RW--V */
#define CR_CMC_CFG0_TOP_OF_FB__PROD                      0x0000001F /* RW--V */
#define CR_CMC_CFG0_RAMTYPE                                   12:12 /* RWIVF */
#define CR_CMC_CFG0_RAMTYPE_SDR                          0x00000000 /* RWI-V */
#define CR_CMC_CFG0_RAMTYPE__PROD_C                      0x00000000 /* RW--V */
#define CR_CMC_CFG0_RAMTYPE_DDR                          0x00000001 /* RW--V */
#define CR_CMC_CFG0_BURST_INT_RD2RD                           16:16 /* RWIVF */
#define CR_CMC_CFG0_BURST_INT_RD2RD_DISABLED             0x00000000 /* RW--V */
#define CR_CMC_CFG0_BURST_INT_RD2RD_ENABLED              0x00000001 /* RWI-V */
#define CR_CMC_CFG0_BURST_INT_RD2RD__PROD                0x00000001 /* RW--V */
#define CR_CMC_CFG0_BURST_INT_WR2WR                           17:17 /* RWIVF */
#define CR_CMC_CFG0_BURST_INT_WR2WR_DISABLED             0x00000000 /* RW--V */
#define CR_CMC_CFG0_BURST_INT_WR2WR_ENABLED              0x00000001 /* RWI-V */
#define CR_CMC_CFG0_BURST_INT_WR2WR__PROD                0x00000001 /* RW--V */
#define CR_CMC_CFG0_BURST_INT_RD2PRE                          18:18 /* RWIVF */
#define CR_CMC_CFG0_BURST_INT_RD2PRE_DISABLED            0x00000000 /* RW--V */
#define CR_CMC_CFG0_BURST_INT_RD2PRE_ENABLED             0x00000001 /* RWI-V */
#define CR_CMC_CFG0_BURST_INT_RD2PRE__PROD               0x00000001 /* RW--V */
#define CR_CMC_CFG0_BURST_INT_WR2PRE                          19:19 /* RWIVF */
#define CR_CMC_CFG0_BURST_INT_WR2PRE_DISABLED            0x00000000 /* RW--V */
#define CR_CMC_CFG0_BURST_INT_WR2PRE_ENABLED             0x00000001 /* RWI-V */
#define CR_CMC_CFG0_BURST_INT_WR2PRE__PROD               0x00000001 /* RW--V */
#define CR_CMC_CFG0_AUTO_PRE_RD                               24:24 /* RWIVF */
#define CR_CMC_CFG0_AUTO_PRE_RD_DISABLED                 0x00000000 /* RW--V */
#define CR_CMC_CFG0_AUTO_PRE_RD_ENABLED                  0x00000001 /* RWI-V */
#define CR_CMC_CFG0_AUTO_PRE_RD__PROD                    0x00000001 /* RW--V */
#define CR_CMC_CFG0_AUTO_PRE_WR                               25:25 /* RWIVF */
#define CR_CMC_CFG0_AUTO_PRE_WR_DISABLED                 0x00000000 /* RW--V */
#define CR_CMC_CFG0_AUTO_PRE_WR_ENABLED                  0x00000001 /* RWI-V */
#define CR_CMC_CFG0_AUTO_PRE_WR__PROD                    0x00000001 /* RW--V */
#define CR_CMC_CFG0_SYNC_MODE                                 26:26 /* RWIVF */
#define CR_CMC_CFG0_SYNC_MODE_DISABLED                   0x00000000 /* RW--V */
#define CR_CMC_CFG0_SYNC_MODE_ENABLED                    0x00000001 /* RWI-V */
#define CR_CMC_CFG0_SYNC_MODE__PROD_C                    0x00000001 /* RW--V */
#define CR_CMC_CFG0_ASSERT_QUSE                               27:27 /* RWIVF */
#define CR_CMC_CFG0_ASSERT_QUSE_0                        0x00000000 /* RW--V */
#define CR_CMC_CFG0_ASSERT_QUSE_1                        0x00000001 /* RWI-V */
#define CR_CMC_CFG0_ASSERT_QUSE__PROD                    0x00000001 /* RW--V */
#define CR_CMC_CFG0_STROBED_DATA                              28:28 /* RWIVF */
#define CR_CMC_CFG0_STROBED_DATA_0                       0x00000000 /* RW--V */
#define CR_CMC_CFG0_STROBED_DATA_1                       0x00000001 /* RWI-V */
#define CR_CMC_CFG0_STROBED_DATA__PROD                   0x00000001 /* RW--V */
#define CR_CMC_CFG0_TWO_CLK_ADDR                              29:29 /* RWIVF */
#define CR_CMC_CFG0_TWO_CLK_ADDR_DISABLE                 0x00000000 /* RWI-V */
#define CR_CMC_CFG0_TWO_CLK_ADDR__PROD_C                 0x00000000 /* RW--V */
#define CR_CMC_CFG0_TWO_CLK_ADDR_ENABLE                  0x00000001 /* RW--V */
#define CR_CMC_MEMIO_STAT0                               0x80000180 /* R--4R */
#define CR_CMC_MEMIO_STAT0_DCOUNT0                              7:0 /* R--UF */
#define CR_CMC_MEMIO_STAT0_DCOUNT1                             15:8 /* R--UF */
#define CR_CMC_MEMIO_STAT0_DCOUNT2                            23:16 /* R--UF */
#define CR_CMC_MEMIO_STAT0_DCOUNT3                            31:24 /* R--UF */
#define CR_CMC_MEMIO_STAT1                               0x80000184 /* R--4R */
#define CR_CMC_MEMIO_STAT1_DCOUNT4                              7:0 /* R--UF */
#define CR_CMC_MEMIO_STAT1_DCOUNT5                             15:8 /* R--UF */
#define CR_CMC_MEMIO_STAT1_DCOUNT6                            23:16 /* R--UF */
#define CR_CMC_MEMIO_STAT1_DCOUNT7                            31:24 /* R--UF */
#define CR_CMC_MEMIO_STAT2                               0x80000188 /* R--4R */
#define CR_CMC_MEMIO_STAT2_CALDLY0                              7:0 /* R--UF */
#define CR_CMC_MEMIO_STAT2_CALDLY1                             15:8 /* R--UF */
#define CR_CMC_MEMIO_STAT2_CALDLY2                            23:16 /* R--UF */
#define CR_CMC_MEMIO_STAT2_CALDLY3                            31:24 /* R--UF */
#define CR_CMC_MEMIO_STAT3                               0x8000018C /* R--4R */
#define CR_CMC_MEMIO_STAT3_CALDLY4                              7:0 /* R--UF */
#define CR_CMC_MEMIO_STAT3_CALDLY5                             15:8 /* R--UF */
#define CR_CMC_MEMIO_STAT3_CALDLY6                            23:16 /* R--UF */
#define CR_CMC_MEMIO_STAT3_CALDLY7                            31:24 /* R--UF */
#define CR_CMC_TIMING0                                   0x80000190 /* RW-4R */
#define CR_CMC_TIMING0_RC                                       4:0 /* RWIVF */
#define CR_CMC_TIMING0_RC_31                             0x0000001F /* RWI-V */
#define CR_CMC_TIMING0_RC__PROD_C                        0x0000001F /* RW--V */
#define CR_CMC_TIMING0_RFC                                     12:8 /* RWIVF */
#define CR_CMC_TIMING0_RFC_31                            0x0000001F /* RWI-V */
#define CR_CMC_TIMING0_RFC__PROD_C                       0x0000001F /* RW--V */
#define CR_CMC_TIMING0_RAS                                    19:15 /* RWIVF */
#define CR_CMC_TIMING0_RAS_31                            0x0000001F /* RWI-V */
#define CR_CMC_TIMING0_RAS__PROD_C                       0x0000001F /* RW--V */
#define CR_CMC_TIMING0_RD_RCD                                 23:20 /* RWIVF */
#define CR_CMC_TIMING0_RD_RCD_15                         0x0000000F /* RWI-V */
#define CR_CMC_TIMING0_RD_RCD__PROD_C                    0x0000000F /* RW--V */
#define CR_CMC_TIMING0_WR_RCD                                 27:24 /* RWIVF */
#define CR_CMC_TIMING0_WR_RCD_15                         0x0000000F /* RWI-V */
#define CR_CMC_TIMING0_WR_RCD__PROD_C                    0x0000000F /* RW--V */
#define CR_CMC_TIMING0_RP                                     31:28 /* RWIVF */
#define CR_CMC_TIMING0_RP_15                             0x0000000F /* RWI-V */
#define CR_CMC_TIMING0_RP__PROD_C                        0x0000000F /* RW--V */
#define CR_CMC_TIMING1                                   0x80000194 /* RW-4R */
#define CR_CMC_TIMING1_R2W                                      6:4 /* RWIVF */
#define CR_CMC_TIMING1_R2W_7                             0x00000007 /* RWI-V */
#define CR_CMC_TIMING1_R2W__PROD_C                       0x00000007 /* RW--V */
#define CR_CMC_TIMING1_R2P                                     10:8 /* RWIVF */
#define CR_CMC_TIMING1_R2P_7                             0x00000007 /* RWI-V */
#define CR_CMC_TIMING1_R2P__PROD_C                       0x00000007 /* RW--V */
#define CR_CMC_TIMING1_REXT                                   13:12 /* RWIVF */
#define CR_CMC_TIMING1_REXT_1                            0x00000001 /* RW--V */
#define CR_CMC_TIMING1_REXT_2                            0x00000002 /* RWI-V */
#define CR_CMC_TIMING1_REXT__PROD_C                      0x00000002 /* RW--V */
#define CR_CMC_TIMING1_W2R                                    18:16 /* RWIVF */
#define CR_CMC_TIMING1_W2R_7                             0x00000007 /* RWI-V */
#define CR_CMC_TIMING1_W2R__PROD_C                       0x00000007 /* RW--V */
#define CR_CMC_TIMING1_W2P                                    22:20 /* RWIVF */
#define CR_CMC_TIMING1_W2P_7                             0x00000007 /* RWI-V */
#define CR_CMC_TIMING1_W2P__PROD_C                       0x00000007 /* RW--V */
#define CR_CMC_TIMING1_RRD                                    26:24 /* RWIVF */
#define CR_CMC_TIMING1_RRD_7                             0x00000007 /* RWI-V */
#define CR_CMC_TIMING1_RRD__PROD_C                       0x00000007 /* RW--V */
#define CR_CMC_TIMING1_DOE_TYPE                               27:27 /* RWIVF */
#define CR_CMC_TIMING1_DOE_TYPE_0                        0x00000000 /* RWI-V */
#define CR_CMC_TIMING1_DOE_TYPE__PROD                    0x00000000 /* RW--V */
#define CR_CMC_TIMING1_DOE_DLY                                30:28 /* RWIVF */
#define CR_CMC_TIMING1_DOE_DLY_7                         0x00000007 /* RWI-V */
#define CR_CMC_TIMING1_DOE_DLY__PROD_C                   0x00000007 /* RW--V */
#define CR_CMC_TIMING2                                   0x80000198 /* RW-4R */
#define CR_CMC_TIMING2_REFRESH_LO                               4:0 /* C-IVF */
#define CR_CMC_TIMING2_REFRESH_LO_1F                     0x0000001F /* C-I-V */
#define CR_CMC_TIMING2_REFRESH_LO__PROD                  0x0000001F /* C---V */
#define CR_CMC_TIMING2_REFRESH                                 15:5 /* RWIVF */
#define CR_CMC_TIMING2_REFRESH_0                         0x00000000 /* RW--V */
#define CR_CMC_TIMING2_REFRESH_2                         0x00000002 /* RWI-V */
#define CR_CMC_TIMING2_REFRESH__PROD_C                   0x00000002 /* RW--V */
#define CR_CMC_TIMING2_QUSE                                   18:16 /* RWIVF */
#define CR_CMC_TIMING2_QUSE_MIN                          0x00000000 /* RW--V */
#define CR_CMC_TIMING2_QUSE_MAX                          0x00000007 /* RWI-V */
#define CR_CMC_TIMING2_QUSE__PROD_C                      0x00000007 /* RW--V */
#define CR_CMC_TIMING2_QINC                                   21:19 /* RWIVF */
#define CR_CMC_TIMING2_QINC_MIN                          0x00000000 /* RW--V */
#define CR_CMC_TIMING2_QINC_MAX                          0x00000007 /* RWI-V */
#define CR_CMC_TIMING2_QINC__PROD_C                      0x00000007 /* RW--V */
#define CR_CMC_TIMING2_RDV                                    24:22 /* RWIVF */
#define CR_CMC_TIMING2_RDV_MIN                           0x00000002 /* RW--V */
#define CR_CMC_TIMING2_RDV_MAX                           0x00000007 /* RWI-V */
#define CR_CMC_TIMING2_RDV__PROD_C                       0x00000007 /* RW--V */
#define CR_CMC_TIMING2_QNEW                                   27:25 /* RWIVF */
#define CR_CMC_TIMING2_QNEW_MIN                          0x00000000 /* RW--V */
#define CR_CMC_TIMING2_QNEW_MAX                          0x00000007 /* RWI-V */
#define CR_CMC_TIMING2_QNEW__PROD_C                      0x00000007 /* RW--V */
#define CR_CMC_TIMING2_QPULL                                  30:28 /* RWIVF */
#define CR_CMC_TIMING2_QPULL_MIN                         0x00000000 /* RW--V */
#define CR_CMC_TIMING2_QPULL__PROD                       0x00000000 /* RW--V */
#define CR_CMC_TIMING2_QPULL_MAX                         0x00000007 /* RWI-V */
#define CR_CMC_ARB_PREDIVIDER                            0x8000019C /* RW-4R */
#define CR_CMC_ARB_PREDIVIDER_DIV                               7:0 /* RWIUF */
#define CR_CMC_ARB_PREDIVIDER_DIV_20                     0x00000020 /* RWIUV */
#define CR_CMC_MRS_DIMM0                                 0x800001A0 /* RW-4R */
#define CR_CMC_MRS_DIMM0_A0                                     0:0 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A0_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A0_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_A1                                     1:1 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A1_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM0_A1_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A2                                     2:2 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A2_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A2_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_A3                                     3:3 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A3_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM0_A3_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A4                                     4:4 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A4_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A4_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_A5                                     5:5 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A5_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM0_A5_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A6                                     6:6 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A6_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A6_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_A7                                     7:7 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A7_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A7_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_A8                                     8:8 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A8_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A8_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_A9                                     9:9 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A9_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A9_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_A10                                  10:10 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A10_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A10_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_A11                                  11:11 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A11_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A11_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_A12                                  12:12 /* RWIVF */
#define CR_CMC_MRS_DIMM0_A12_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_A12_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_BA1                                  20:20 /* RWIVF */
#define CR_CMC_MRS_DIMM0_BA1_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_BA1_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_BA0                                  21:21 /* RWIVF */
#define CR_CMC_MRS_DIMM0_BA0_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_BA0_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM0_CMD			              31:31 /* RWIVF */
#define CR_CMC_MRS_DIMM0_CMD_NOT_PENDING		 0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM0_CMD_PENDING			 0x00000001 /* R---V */
#define CR_CMC_MRS_DIMM0_CMD_WRITE     		       	 0x00000001 /* -W--T */
#define CR_CMC_EMRS_DIMM0                                0x800001A4 /* RW-4R */
#define CR_CMC_EMRS_DIMM0_A0                                    0:0 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A0_0                           0x00000000 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A0_1                           0x00000001 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A1                                    1:1 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A1_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A1_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A2                                    2:2 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A2_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A2_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A3                                    3:3 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A3_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A3_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A4                                    4:4 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A4_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A4_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A5                                    5:5 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A5_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A5_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A6                                    6:6 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A6_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A6_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A7                                    7:7 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A7_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A7_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A8                                    8:8 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A8_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A8_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A9                                    9:9 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A9_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A9_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A10                                 10:10 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A10_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A10_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A11                                 11:11 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A11_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A11_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_A12                                 12:12 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_A12_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_A12_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_BA1                                 20:20 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_BA1_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_BA1_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM0_BA0                                 21:21 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_BA0_0                          0x00000000 /* RW--V */
#define CR_CMC_EMRS_DIMM0_BA0_1                          0x00000001 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_CMD				      31:31 /* RWIVF */
#define CR_CMC_EMRS_DIMM0_CMD_NOT_PENDING	 	 0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM0_CMD_PENDING			 0x00000001 /* R---V */
#define CR_CMC_EMRS_DIMM0_CMD_WRITE			 0x00000001 /* -W--T */
#define CR_CMC_MRS_DIMM1                                 0x800001A8 /* RW-4R */
#define CR_CMC_MRS_DIMM1_A0                                     0:0 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A0_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A0_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_A1                                     1:1 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A1_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM1_A1_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A2                                     2:2 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A2_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A2_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_A3                                     3:3 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A3_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM1_A3_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A4                                     4:4 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A4_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A4_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_A5                                     5:5 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A5_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM1_A5_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A6                                     6:6 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A6_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A6_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_A7                                     7:7 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A7_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A7_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_A8                                     8:8 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A8_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A8_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_A9                                     9:9 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A9_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A9_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_A10                                  10:10 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A10_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A10_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_A11                                  11:11 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A11_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A11_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_A12                                  12:12 /* RWIVF */
#define CR_CMC_MRS_DIMM1_A12_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_A12_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_BA1                                  20:20 /* RWIVF */
#define CR_CMC_MRS_DIMM1_BA1_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_BA1_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_BA0                                  21:21 /* RWIVF */
#define CR_CMC_MRS_DIMM1_BA0_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_BA0_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM1_CMD			              31:31 /* RWIVF */
#define CR_CMC_MRS_DIMM1_CMD_NOT_PENDING		 0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM1_CMD_PENDING			 0x00000001 /* R---V */
#define CR_CMC_MRS_DIMM1_CMD_WRITE     		       	 0x00000001 /* -W--T */
#define CR_CMC_EMRS_DIMM1                                0x800001AC /* RW-4R */
#define CR_CMC_EMRS_DIMM1_A0                                    0:0 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A0_0                           0x00000000 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A0_1                           0x00000001 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A1                                    1:1 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A1_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A1_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A2                                    2:2 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A2_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A2_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A3                                    3:3 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A3_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A3_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A4                                    4:4 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A4_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A4_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A5                                    5:5 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A5_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A5_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A6                                    6:6 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A6_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A6_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A7                                    7:7 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A7_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A7_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A8                                    8:8 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A8_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A8_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A9                                    9:9 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A9_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A9_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A10                                 10:10 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A10_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A10_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A11                                 11:11 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A11_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A11_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_A12                                 12:12 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_A12_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_A12_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_BA1                                 20:20 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_BA1_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_BA1_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM1_BA0                                 21:21 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_BA0_0                          0x00000000 /* RW--V */
#define CR_CMC_EMRS_DIMM1_BA0_1                          0x00000001 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_CMD				      31:31 /* RWIVF */
#define CR_CMC_EMRS_DIMM1_CMD_NOT_PENDING	 	 0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM1_CMD_PENDING			 0x00000001 /* R---V */
#define CR_CMC_EMRS_DIMM1_CMD_WRITE			 0x00000001 /* -W--T */
#define CR_CMC_MRS_DIMM2                                 0x800001B0 /* RW-4R */
#define CR_CMC_MRS_DIMM2_A0                                     0:0 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A0_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A0_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_A1                                     1:1 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A1_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM2_A1_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A2                                     2:2 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A2_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A2_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_A3                                     3:3 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A3_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM2_A3_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A4                                     4:4 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A4_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A4_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_A5                                     5:5 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A5_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM2_A5_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A6                                     6:6 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A6_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A6_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_A7                                     7:7 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A7_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A7_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_A8                                     8:8 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A8_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A8_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_A9                                     9:9 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A9_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A9_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_A10                                  10:10 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A10_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A10_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_A11                                  11:11 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A11_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A11_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_A12                                  12:12 /* RWIVF */
#define CR_CMC_MRS_DIMM2_A12_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_A12_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_BA1                                  20:20 /* RWIVF */
#define CR_CMC_MRS_DIMM2_BA1_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_BA1_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_BA0                                  21:21 /* RWIVF */
#define CR_CMC_MRS_DIMM2_BA0_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_BA0_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM2_CMD			              31:31 /* RWIVF */
#define CR_CMC_MRS_DIMM2_CMD_NOT_PENDING		 0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM2_CMD_PENDING			 0x00000001 /* R---V */
#define CR_CMC_MRS_DIMM2_CMD_WRITE     		       	 0x00000001 /* -W--T */
#define CR_CMC_EMRS_DIMM2                                0x800001B4 /* RW-4R */
#define CR_CMC_EMRS_DIMM2_A0                                    0:0 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A0_0                           0x00000000 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A0_1                           0x00000001 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A1                                    1:1 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A1_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A1_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A2                                    2:2 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A2_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A2_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A3                                    3:3 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A3_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A3_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A4                                    4:4 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A4_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A4_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A5                                    5:5 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A5_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A5_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A6                                    6:6 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A6_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A6_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A7                                    7:7 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A7_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A7_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A8                                    8:8 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A8_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A8_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A9                                    9:9 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A9_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A9_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A10                                 10:10 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A10_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A10_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A11                                 11:11 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A11_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A11_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_A12                                 12:12 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_A12_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_A12_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_BA1                                 20:20 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_BA1_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_BA1_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM2_BA0                                 21:21 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_BA0_0                          0x00000000 /* RW--V */
#define CR_CMC_EMRS_DIMM2_BA0_1                          0x00000001 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_CMD				      31:31 /* RWIVF */
#define CR_CMC_EMRS_DIMM2_CMD_NOT_PENDING	 	 0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM2_CMD_PENDING			 0x00000001 /* R---V */
#define CR_CMC_EMRS_DIMM2_CMD_WRITE			 0x00000001 /* -W--T */
#define CR_CMC_MRS_DIMM3                                 0x800001B8 /* RW-4R */
#define CR_CMC_MRS_DIMM3_A0                                     0:0 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A0_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A0_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_A1                                     1:1 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A1_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM3_A1_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A2                                     2:2 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A2_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A2_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_A3                                     3:3 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A3_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM3_A3_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A4                                     4:4 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A4_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A4_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_A5                                     5:5 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A5_0                            0x00000000 /* RW--V */
#define CR_CMC_MRS_DIMM3_A5_1                            0x00000001 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A6                                     6:6 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A6_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A6_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_A7                                     7:7 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A7_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A7_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_A8                                     8:8 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A8_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A8_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_A9                                     9:9 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A9_0                            0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A9_1                            0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_A10                                  10:10 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A10_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A10_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_A11                                  11:11 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A11_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A11_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_A12                                  12:12 /* RWIVF */
#define CR_CMC_MRS_DIMM3_A12_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_A12_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_BA1                                  20:20 /* RWIVF */
#define CR_CMC_MRS_DIMM3_BA1_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_BA1_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_BA0                                  21:21 /* RWIVF */
#define CR_CMC_MRS_DIMM3_BA0_0                           0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_BA0_1                           0x00000001 /* RW--V */
#define CR_CMC_MRS_DIMM3_CMD			              31:31 /* RWIVF */
#define CR_CMC_MRS_DIMM3_CMD_NOT_PENDING		 0x00000000 /* RWI-V */
#define CR_CMC_MRS_DIMM3_CMD_PENDING			 0x00000001 /* R---V */
#define CR_CMC_MRS_DIMM3_CMD_WRITE     		       	 0x00000001 /* -W--T */
#define CR_CMC_EMRS_DIMM3                                0x800001BC /* RW-4R */
#define CR_CMC_EMRS_DIMM3_A0                                    0:0 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A0_0                           0x00000000 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A0_1                           0x00000001 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A1                                    1:1 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A1_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A1_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A2                                    2:2 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A2_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A2_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A3                                    3:3 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A3_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A3_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A4                                    4:4 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A4_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A4_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A5                                    5:5 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A5_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A5_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A6                                    6:6 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A6_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A6_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A7                                    7:7 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A7_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A7_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A8                                    8:8 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A8_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A8_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A9                                    9:9 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A9_0                           0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A9_1                           0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A10                                 10:10 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A10_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A10_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A11                                 11:11 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A11_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A11_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_A12                                 12:12 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_A12_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_A12_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_BA1                                 20:20 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_BA1_0                          0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_BA1_1                          0x00000001 /* RW--V */
#define CR_CMC_EMRS_DIMM3_BA0                                 21:21 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_BA0_0                          0x00000000 /* RW--V */
#define CR_CMC_EMRS_DIMM3_BA0_1                          0x00000001 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_CMD				      31:31 /* RWIVF */
#define CR_CMC_EMRS_DIMM3_CMD_NOT_PENDING	 	 0x00000000 /* RWI-V */
#define CR_CMC_EMRS_DIMM3_CMD_PENDING			 0x00000001 /* R---V */
#define CR_CMC_EMRS_DIMM3_CMD_WRITE			 0x00000001 /* -W--T */
#define CR_CMC_ARB                                       0x800001C0 /* RW-4R */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP                        2:0 /* RWIUF */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP_0               0x00000000 /* RWIUV */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP__PROD_C         0x00000000 /* RW-UV */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP_1               0x00000001 /* RW-UV */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP_2               0x00000002 /* RW-UV */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP_3               0x00000003 /* RW-UV */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP_4               0x00000004 /* RW-UV */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP_5               0x00000005 /* RW-UV */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP_6               0x00000006 /* RW-UV */
#define CR_CMC_ARB_RTC_CPU_GNT_BLOCKS_LP_7               0x00000007 /* RW-UV */
#define CR_CMC_ARB_HP_IGNORE_RES_CHK_1P                         4:4 /* RWIUF */
#define CR_CMC_ARB_HP_IGNORE_RES_CHK_1P_DISABLE          0x00000000 /* RWIUV */
#define CR_CMC_ARB_HP_IGNORE_RES_CHK_1P__PROD_C          0x00000000 /* RW-UV */
#define CR_CMC_ARB_HP_IGNORE_RES_CHK_1P_ENABLE           0x00000001 /* RW-UV */
#define CR_CMC_REF                                       0x800001C4 /* -W-4R */
#define CR_CMC_REF_CMD                                          0:0 /* -WIVF */
#define CR_CMC_REF_CMD_NOT_PENDING			 0x00000000 /* -WI-V */
#define CR_CMC_REF_CMD_REFRESH                           0x00000001 /* -W--T */
#define CR_CMC_PRE                                       0x800001C8 /* -W-4R */
#define CR_CMC_PRE_CMD                                          0:0 /* -WIVF */
#define CR_CMC_PRE_CMD_NOT_PENDING			 0x00000000 /* -WI-V */
#define CR_CMC_PRE_CMD_PRECHARGE                         0x00000001 /* -W--T */
#define CR_CMC_ARB_TIMEOUT                               0x800001CC /* RW-4R */
#define CR_CMC_ARB_TIMEOUT_LP                                   7:4 /* RWIUF */
#define CR_CMC_ARB_TIMEOUT_LP_8                          0x00000008 /* RWIUV */
#define CR_CMC_ARB_TIMEOUT_LP_DISABLE                    0x0000000F /* RW-UV */
#define CR_CMC_ARB_TIMEOUT_ROP                                 11:8 /* RWIUF */
#define CR_CMC_ARB_TIMEOUT_ROP_8                         0x00000008 /* RWIUV */
#define CR_CMC_ARB_TIMEOUT_ROP_DISABLE                   0x0000000F /* RW-UV */
#define CR_CMC_ARB_TIMEOUT_EXT                                15:12 /* RWIUF */
#define CR_CMC_ARB_TIMEOUT_EXT_8                         0x00000008 /* RWIUV */
#define CR_CMC_ARB_TIMEOUT_EXT_DISABLE                   0x0000000F /* RW-UV */
#define CR_CMC_ARB_TIMEOUT_KILLS_CONT_GNT                     17:17 /* RWIUF */
#define CR_CMC_ARB_TIMEOUT_KILLS_CONT_GNT_DISABLE        0x00000000 /* RW-UV */
#define CR_CMC_ARB_TIMEOUT_KILLS_CONT_GNT_ENABLE         0x00000001 /* RWIUV */
#define CR_CMC_ARB_XFER_SZ                               0x800001D0 /* RW-4R */
#define CR_CMC_ARB_XFER_SZ_LP                                   7:4 /* RWIUF */
#define CR_CMC_ARB_XFER_SZ_LP_8                          0x00000004 /* RWIUV */
#define CR_CMC_ARB_XFER_SZ_LP__PROD                      0x00000004 /* RW-UV */
#define CR_CMC_ARB_XFER_SZ_LP_MIN                        0x00000000 /* RW-UV */
#define CR_CMC_ARB_XFER_SZ_LP_INF                        0x0000000F /* RW-UV */
#define CR_CMC_ARB_XFER_SZ_ROP                                 11:8 /* RWIUF */
#define CR_CMC_ARB_XFER_SZ_ROP_8                         0x00000004 /* RWIUV */
#define CR_CMC_ARB_XFER_SZ_ROP__PROD                     0x0000000c /* RW-UV */
#define CR_CMC_ARB_XFER_SZ_ROP_MIN                       0x00000000 /* RW-UV */
#define CR_CMC_ARB_XFER_SZ_ROP_INF                       0x0000000F /* RW-UV */
#define CR_CMC_ARB_XFER_SZ_EXT                                15:12 /* RWIUF */
#define CR_CMC_ARB_XFER_SZ_EXT_8                         0x00000004 /* RWIUV */
#define CR_CMC_ARB_XFER_SZ_EXT__PROD                     0x00000004 /* RW-UV */
#define CR_CMC_ARB_XFER_SZ_EXT_MIN                       0x00000000 /* RW-UV */
#define CR_CMC_ARB_XFER_SZ_EXT_INF                       0x0000000F /* RW-UV */
#define CR_CMC_ARB_XFER_REM                              0x800001D4 /* RW-4R */
#define CR_CMC_ARB_XFER_REM_LP                                  6:4 /* RWIUF */
#define CR_CMC_ARB_XFER_REM_LP_0                         0x00000000 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_LP_1                         0x00000001 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_LP_2                         0x00000002 /* RWIUV */
#define CR_CMC_ARB_XFER_REM_LP_3                         0x00000003 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_LP_4                         0x00000004 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_LP_5                         0x00000005 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_LP_6                         0x00000006 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_LP_7                         0x00000007 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_ROP                                10:8 /* RWIUF */
#define CR_CMC_ARB_XFER_REM_ROP_0                        0x00000000 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_ROP_1                        0x00000001 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_ROP_2                        0x00000002 /* RWIUV */
#define CR_CMC_ARB_XFER_REM_ROP_3                        0x00000003 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_ROP_4                        0x00000004 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_ROP_5                        0x00000005 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_ROP_6                        0x00000006 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_ROP_7                        0x00000007 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_EXT                               14:12 /* RWIUF */
#define CR_CMC_ARB_XFER_REM_EXT_0                        0x00000000 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_EXT_1                        0x00000001 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_EXT_2                        0x00000002 /* RWIUV */
#define CR_CMC_ARB_XFER_REM_EXT_3                        0x00000003 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_EXT_4                        0x00000004 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_EXT_5                        0x00000005 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_EXT_6                        0x00000006 /* RW-UV */
#define CR_CMC_ARB_XFER_REM_EXT_7                        0x00000007 /* RW-UV */
#define CR_CMC_ARB_DIFF_BANK                             0x800001D8 /* RW-4R */
#define CR_CMC_ARB_DIFF_BANK_LP                                 1:1 /* RWIUF */
#define CR_CMC_ARB_DIFF_BANK_LP_DISABLED                 0x00000000 /* RWIUV */
#define CR_CMC_ARB_DIFF_BANK_LP__PROD                    0x00000000 /* RW-UV */
#define CR_CMC_ARB_DIFF_BANK_LP_ENABLED                  0x00000001 /* RW-UV */
#define CR_CMC_ARB_DIFF_BANK_ROP                                2:2 /* RWIUF */
#define CR_CMC_ARB_DIFF_BANK_ROP_DISABLED                0x00000000 /* RWIUV */
#define CR_CMC_ARB_DIFF_BANK_ROP_ENABLED                 0x00000001 /* RW-UV */
#define CR_CMC_ARB_DIFF_BANK_ROP__PROD                   0x00000001 /* RW-UV */
#define CR_CMC_ARB_DIFF_BANK_EXT                                3:3 /* RWIUF */
#define CR_CMC_ARB_DIFF_BANK_EXT_DISABLED                0x00000000 /* RWIUV */
#define CR_CMC_ARB_DIFF_BANK_EXT_ENABLED                 0x00000001 /* RW-UV */
#define CR_CMC_ARB_DIFF_BANK_EXT__PROD                   0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE0                               0x800001DC /* RW-4R */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_HP                          0:0 /* RWIUF */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_HP_DISABLED          0x00000000 /* RW-UV */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_HP_ENABLED           0x00000001 /* RWIUV */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_LP                          1:1 /* RWIUF */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_LP_DISABLED          0x00000000 /* RW-UV */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_LP_ENABLED           0x00000001 /* RWIUV */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_ROP                         2:2 /* RWIUF */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_ROP_DISABLED         0x00000000 /* RW-UV */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_ROP_ENABLED          0x00000001 /* RWIUV */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_EXT                         3:3 /* RWIUF */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_EXT_DISABLED         0x00000000 /* RW-UV */
#define CR_CMC_CLOSE_PAGE0_DIFF_ROW_EXT_ENABLED          0x00000001 /* RWIUV */
#define CR_CMC_CLOSE_PAGE1                               0x800001E0 /* RW-4R */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_HP                         0:0 /* RWIUF */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_HP_DISABLED         0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_HP_ENABLED          0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_HP__PROD            0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_LP                         1:1 /* RWIUF */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_LP_DISABLED         0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_LP_ENABLED          0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_LP__PROD            0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_ROP                        2:2 /* RWIUF */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_ROP_DISABLED        0x00000000 /* RW-UV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_ROP__PROD           0x00000000 /* RW-UV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_ROP_ENABLED         0x00000001 /* RWIUV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_EXT                        3:3 /* RWIUF */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_EXT_DISABLED        0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_EXT_ENABLED         0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE1_DIFF_BANK_EXT__PROD           0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2                               0x800001E4 /* RW-4R */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_HP                           0:0 /* RWIUF */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_HP_DISABLED           0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_HP_ENABLED            0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_HP__PROD              0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_LP                           1:1 /* RWIUF */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_LP_DISABLED           0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_LP_ENABLED            0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_LP__PROD              0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_ROP                          2:2 /* RWIUF */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_ROP_DISABLED          0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_ROP_ENABLED           0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_ROP__PROD             0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_EXT                          3:3 /* RWIUF */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_EXT_DISABLED          0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_EXT_ENABLED           0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_EXT__PROD             0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_CPU                          5:5 /* RWIUF */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_CPU_DISABLED          0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_CPU__PROD             0x00000000 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_CPU_ENABLED           0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_LDT                          6:6 /* RWIUF */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_LDT_DISABLED          0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_LDT_ENABLED           0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_Q_EMPTY_LDT__PROD             0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_GART                          7:7 /* RWIUF */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_GART_DISABLED          0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_GART_ENABLED           0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_GART__PROD             0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_WBC_LP                        8:8 /* RWIUF */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_WBC_LP_DISABLED        0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_WBC_LP_ENABLED         0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_WBC_LP__PROD           0x00000001 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_WBC_HP                        9:9 /* RWIUF */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_WBC_HP_DISABLED        0x00000000 /* RWIUV */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_WBC_HP__PROD           0x00000000 /* RW-UV */
#define CR_CMC_CLOSE_PAGE2_ALWAYS_WBC_HP_ENABLED         0x00000001 /* RW-UV */
#define CR_CMC_CMDQ                                      0x800001E8 /* RW-4R */
#define CR_CMC_CMDQ_ELL_RW                                      3:0 /* RWIUF */
#define CR_CMC_CMDQ_ELL_RW_4                             0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_ELL_RW_5                             0x00000005 /* RW-UV */
#define CR_CMC_CMDQ_ELL_RW_6                             0x00000006 /* RW-UV */
#define CR_CMC_CMDQ_ELL_RW_7                             0x00000007 /* RW-UV */
#define CR_CMC_CMDQ_ELL_RW_8                             0x00000008 /* RWIUV */
#define CR_CMC_CMDQ_ELL_RW__PROD                         0x00000008 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_RW                                    7:4 /* RWIUF */
#define CR_CMC_CMDQ_HPGFX_RW_4                           0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_RW_5                           0x00000005 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_RW_6                           0x00000006 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_RW_7                           0x00000007 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_RW_8                           0x00000008 /* RWIUV */
#define CR_CMC_CMDQ_HPGFX_RW__PROD                       0x00000008 /* RW-UV */
#define CR_CMC_CMDQ_RTC_RW                                     11:8 /* RWIUF */
#define CR_CMC_CMDQ_RTC_RW_3                             0x00000003 /* RWIUV */
#define CR_CMC_CMDQ_RTC_RW_4                             0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_RTC_RW__PROD                         0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_RTC_RW_5                             0x00000005 /* RW-UV */
#define CR_CMC_CMDQ_RTC_RW_6                             0x00000006 /* RW-UV */
#define CR_CMC_CMDQ_RTC_RW_7                             0x00000007 /* RW-UV */
#define CR_CMC_CMDQ_RTC_RW_8                             0x00000008 /* RW-UV */
#define CR_CMC_CMDQ_ELL_ACT                                   14:12 /* RWIUF */
#define CR_CMC_CMDQ_ELL_ACT_1                            0x00000001 /* RW-UV */
#define CR_CMC_CMDQ_ELL_ACT_2                            0x00000002 /* RW-UV */
#define CR_CMC_CMDQ_ELL_ACT_3                            0x00000003 /* RWIUV */
#define CR_CMC_CMDQ_ELL_ACT_4                            0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_ELL_ACT__PROD                        0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_ACT                                 17:15 /* RWIUF */
#define CR_CMC_CMDQ_HPGFX_ACT_1                          0x00000001 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_ACT_2                          0x00000002 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_ACT_3                          0x00000003 /* RWIUV */
#define CR_CMC_CMDQ_HPGFX_ACT_4                          0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_ACT__PROD                      0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_RTC_ACT                                   20:18 /* RWIUF */
#define CR_CMC_CMDQ_RTC_ACT_1                            0x00000001 /* RW-UV */
#define CR_CMC_CMDQ_RTC_ACT_2                            0x00000002 /* RW-UV */
#define CR_CMC_CMDQ_RTC_ACT_3                            0x00000003 /* RWIUV */
#define CR_CMC_CMDQ_RTC_ACT_4                            0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_RTC_ACT__PROD                        0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_ELL_PRE                                   23:21 /* RWIUF */
#define CR_CMC_CMDQ_ELL_PRE_1                            0x00000001 /* RW-UV */
#define CR_CMC_CMDQ_ELL_PRE_2                            0x00000002 /* RW-UV */
#define CR_CMC_CMDQ_ELL_PRE_3                            0x00000003 /* RWIUV */
#define CR_CMC_CMDQ_ELL_PRE_4                            0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_ELL_PRE__PROD                        0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_PRE                                 26:24 /* RWIUF */
#define CR_CMC_CMDQ_HPGFX_PRE_1                          0x00000001 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_PRE_2                          0x00000002 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_PRE_3                          0x00000003 /* RWIUV */
#define CR_CMC_CMDQ_HPGFX_PRE_4                          0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_HPGFX_PRE__PROD                      0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_RTC_PRE                                   29:27 /* RWIUF */
#define CR_CMC_CMDQ_RTC_PRE_1                            0x00000001 /* RW-UV */
#define CR_CMC_CMDQ_RTC_PRE_2                            0x00000002 /* RW-UV */
#define CR_CMC_CMDQ_RTC_PRE_3                            0x00000003 /* RWIUV */
#define CR_CMC_CMDQ_RTC_PRE_4                            0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_RTC_PRE__PROD                        0x00000004 /* RW-UV */
#define CR_CMC_AUTOCLOSE                                 0x800001EC /* RW-4R */
#define CR_CMC_AUTOCLOSE_ACTIVE                                 0:0 /* RWIVF */
#define CR_CMC_AUTOCLOSE_ACTIVE_FALSE                    0x00000000 /* RWI-V */
#define CR_CMC_AUTOCLOSE_ACTIVE_TRUE                     0x00000001 /* RW--V */
#define CR_CMC_AUTOCLOSE_ACTIVE__PROD                    0x00000001 /* RW--V */
#define CR_CMC_AUTOCLOSE_RTC                                    4:4 /* RWIVF */
#define CR_CMC_AUTOCLOSE_RTC_DISABLED                    0x00000000 /* RW--V */
#define CR_CMC_AUTOCLOSE_RTC_ENABLED                     0x00000001 /* RWI-V */
#define CR_CMC_AUTOCLOSE_RTC__PROD                       0x00000001 /* RW--V */
#define CR_CMC_AUTOCLOSE_HPGFX                                  5:5 /* RWIVF */
#define CR_CMC_AUTOCLOSE_HPGFX_DISABLED                  0x00000000 /* RWI-V */
#define CR_CMC_AUTOCLOSE_HPGFX_ENABLED                   0x00000001 /* RW--V */
#define CR_CMC_AUTOCLOSE_HPGFX__PROD                     0x00000001 /* RW--V */
#define CR_CMC_AUTOCLOSE_ELL                                    6:6 /* RWIVF */
#define CR_CMC_AUTOCLOSE_ELL_DISABLED                    0x00000000 /* RWI-V */
#define CR_CMC_AUTOCLOSE_ELL__PROD                       0x00000000 /* RW--V */
#define CR_CMC_AUTOCLOSE_ELL_ENABLED                     0x00000001 /* RW--V */
#define CR_CMC_AUTOCLOSE_TIMEOUT                               12:8 /* RWIUF */
#define CR_CMC_AUTOCLOSE_TIMEOUT_MIN                     0x00000000 /* RW-UV */
#define CR_CMC_AUTOCLOSE_TIMEOUT__PROD                   0x0000000F /* RW-UV */
#define CR_CMC_AUTOCLOSE_TIMEOUT_MAX                     0x0000001F /* RWIUV */
#define CR_CMC_AUTOCLOSE_DRAMC_DEBUG                          31:16 /* RWIVF */
#define CR_CMC_AUTOCLOSE_DRAMC_DEBUG_INIT                0x00000000 /* RWI-V */
#define CR_CMC_AUTOCLOSE_DRAMC_DEBUG__PROD               0x00000000 /* RWI-V */
#define CR_CMC_WBC                                       0x800001F0 /* RW-4R */
#define CR_CMC_WBC_HWM                                          4:0 /* RWIUF */
#define CR_CMC_WBC_HWM_0                                 0x00000000 /* RW-UV */
#define CR_CMC_WBC_HWM_1                                 0x00000001 /* RW-UV */
#define CR_CMC_WBC_HWM_2                                 0x00000002 /* RW-UV */
#define CR_CMC_WBC_HWM_3                                 0x00000003 /* RW-UV */
#define CR_CMC_WBC_HWM_4                                 0x00000004 /* RW-UV */
#define CR_CMC_WBC_HWM_5                                 0x00000005 /* RW-UV */
#define CR_CMC_WBC_HWM_6                                 0x00000006 /* RW-UV */
#define CR_CMC_WBC_HWM_7                                 0x00000007 /* RW-UV */
#define CR_CMC_WBC_HWM_8                                 0x00000008 /* RW-UV */
#define CR_CMC_WBC_HWM_9                                 0x00000009 /* RW-UV */
#define CR_CMC_WBC_HWM_10                                0x0000000A /* RW-UV */
#define CR_CMC_WBC_HWM_11                                0x0000000B /* RW-UV */
#define CR_CMC_WBC_HWM_12                                0x0000000C /* RW-UV */
#define CR_CMC_WBC_HWM_13                                0x0000000D /* RW-UV */
#define CR_CMC_WBC_HWM_14                                0x0000000E /* RW-UV */
#define CR_CMC_WBC_HWM_15                                0x0000000F /* RW-UV */
#define CR_CMC_WBC_HWM_16                                0x00000010 /* RW-UV */
#define CR_CMC_WBC_HWM_17                                0x00000011 /* RW-UV */
#define CR_CMC_WBC_HWM_18                                0x00000012 /* RW-UV */
#define CR_CMC_WBC_HWM_19                                0x00000013 /* RW-UV */
#define CR_CMC_WBC_HWM_20                                0x00000014 /* RW-UV */
#define CR_CMC_WBC_HWM_21                                0x00000015 /* RW-UV */
#define CR_CMC_WBC_HWM_22                                0x00000016 /* RW-UV */
#define CR_CMC_WBC_HWM_23                                0x00000017 /* RW-UV */
#define CR_CMC_WBC_HWM_24                                0x00000018 /* RWIUV */
#define CR_CMC_WBC_HWM__PROD                             0x00000018 /* RW-UV */
#define CR_CMC_WBC_HWM_25                                0x00000019 /* RW-UV */
#define CR_CMC_WBC_HWM_26                                0x0000001A /* RW-UV */
#define CR_CMC_WBC_HWM_27                                0x0000001B /* RW-UV */
#define CR_CMC_WBC_HWM_28                                0x0000001C /* RW-UV */
#define CR_CMC_WBC_HWM_29                                0x0000001D /* RW-UV */
#define CR_CMC_WBC_HWM_30                                0x0000001E /* RW-UV */
#define CR_CMC_WBC_HWM_31                                0x0000001F /* RW-UV */
#define CR_CMC_WBC_LWM                                         12:8 /* RWIUF */
#define CR_CMC_WBC_LWM_0                                 0x00000000 /* RW-UV */
#define CR_CMC_WBC_LWM_1                                 0x00000001 /* RW-UV */
#define CR_CMC_WBC_LWM_2                                 0x00000002 /* RW-UV */
#define CR_CMC_WBC_LWM_3                                 0x00000003 /* RW-UV */
#define CR_CMC_WBC_LWM_4                                 0x00000004 /* RW-UV */
#define CR_CMC_WBC_LWM_5                                 0x00000005 /* RW-UV */
#define CR_CMC_WBC_LWM_6                                 0x00000006 /* RW-UV */
#define CR_CMC_WBC_LWM_7                                 0x00000007 /* RW-UV */
#define CR_CMC_WBC_LWM_8                                 0x00000008 /* RWIUV */
#define CR_CMC_WBC_LWM_9                                 0x00000009 /* RW-UV */
#define CR_CMC_WBC_LWM_10                                0x0000000A /* RW-UV */
#define CR_CMC_WBC_LWM_11                                0x0000000B /* RW-UV */
#define CR_CMC_WBC_LWM_12                                0x0000000C /* RW-UV */
#define CR_CMC_WBC_LWM_13                                0x0000000D /* RW-UV */
#define CR_CMC_WBC_LWM_14                                0x0000000E /* RW-UV */
#define CR_CMC_WBC_LWM_15                                0x0000000F /* RW-UV */
#define CR_CMC_WBC_LWM_16                                0x00000010 /* RW-UV */
#define CR_CMC_WBC_LWM__PROD                             0x00000010 /* RW-UV */
#define CR_CMC_WBC_LWM_17                                0x00000011 /* RW-UV */
#define CR_CMC_WBC_LWM_18                                0x00000012 /* RW-UV */
#define CR_CMC_WBC_LWM_19                                0x00000013 /* RW-UV */
#define CR_CMC_WBC_LWM_20                                0x00000014 /* RW-UV */
#define CR_CMC_WBC_LWM_21                                0x00000015 /* RW-UV */
#define CR_CMC_WBC_LWM_22                                0x00000016 /* RW-UV */
#define CR_CMC_WBC_LWM_23                                0x00000017 /* RW-UV */
#define CR_CMC_WBC_LWM_24                                0x00000018 /* RW-UV */
#define CR_CMC_WBC_LWM_25                                0x00000019 /* RW-UV */
#define CR_CMC_WBC_LWM_26                                0x0000001A /* RW-UV */
#define CR_CMC_WBC_LWM_27                                0x0000001B /* RW-UV */
#define CR_CMC_WBC_LWM_28                                0x0000001C /* RW-UV */
#define CR_CMC_WBC_LWM_29                                0x0000001D /* RW-UV */
#define CR_CMC_WBC_LWM_30                                0x0000001E /* RW-UV */
#define CR_CMC_WBC_LWM_31                                0x0000001F /* RW-UV */
#define CR_CMC_WBC_FLUSH                                      16:16 /* RWIVF */
#define CR_CMC_WBC_FLUSH_NOT_PENDING                     0x00000000 /* RWI-V */
#define CR_CMC_WBC_FLUSH__PROD                           0x00000000 /* RW--V */
#define CR_CMC_WBC_FLUSH_PENDING                         0x00000001 /* -W--T */
#define CR_CMC_WBC_FULL_BLOCKS_ISOLDT_READ                    20:20 /* RWIVF */
#define CR_CMC_WBC_FULL_BLOCKS_ISOLDT_READ_FALSE         0x00000000 /* RWI-V */
#define CR_CMC_WBC_FULL_BLOCKS_ISOLDT_READ__PROD         0x00000000 /* RW--V */
#define CR_CMC_WBC_FULL_BLOCKS_ISOLDT_READ_TRUE          0x00000001 /* RW--V */
#define CR_CMC_WBC_FULL_BLOCKS_NONISOLDT_READ                 21:21 /* RWIVF */
#define CR_CMC_WBC_FULL_BLOCKS_NONISOLDT_READ_FALSE      0x00000000 /* RWI-V */
#define CR_CMC_WBC_FULL_BLOCKS_NONISOLDT_READ__PROD      0x00000000 /* RW--V */
#define CR_CMC_WBC_FULL_BLOCKS_NONISOLDT_READ_TRUE       0x00000001 /* RW--V */
#define CR_CMC_WBC_ATOMIC_CPU_READS			      24:24 /* RWIVF */
#define CR_CMC_WBC_ATOMIC_CPU_READS_DISABLED		 0x00000000 /* RW--V */
#define CR_CMC_WBC_ATOMIC_CPU_READS_ENABLED		 0x00000001 /* RWI-V */
#define CR_CMC_WBC_ATOMIC_CPU_READS__PROD   		 0x00000001 /* RW--V */
#define CR_CMC_WBC_ATOMIC_AGP_READS			      25:25 /* RWIVF */
#define CR_CMC_WBC_ATOMIC_AGP_READS_DISABLED		 0x00000000 /* RWI-V */
#define CR_CMC_WBC_ATOMIC_AGP_READS__PROD    		 0x00000000 /* RW--V */
#define CR_CMC_WBC_ATOMIC_AGP_READS_ENABLED		 0x00000001 /* RW--V */
#define CR_CMC_WBC_ATOMIC_LDT_READS			      26:26 /* RWIVF */
#define CR_CMC_WBC_ATOMIC_LDT_READS_DISABLED		 0x00000000 /* RWI-V */
#define CR_CMC_WBC_ATOMIC_LDT_READS__PROD    		 0x00000000 /* RW--V */
#define CR_CMC_WBC_ATOMIC_LDT_READS_ENABLED		 0x00000001 /* RW--V */
#define CR_CMC_WBC_32B_WRITE_BLOCKS_READS		      28:28 /* RWIVF */
#define CR_CMC_WBC_32B_WRITE_BLOCKS_READS_DISABLED	 0x00000000 /* RWI-V */
#define CR_CMC_WBC_32B_WRITE_BLOCKS_READS_ENABLED	 0x00000001 /* RW--V */
#define CR_CMC_WBC_32B_WRITE_BLOCKS_READS__PROD   	 0x00000001 /* RW--V */
#define CR_CMC_CMDQ_PRT                                  0x800001F4 /* RW-4R */
#define CR_CMC_CMDQ_PRT_DISABLE                                 0:0 /* RWIVF */
#define CR_CMC_CMDQ_PRT_DISABLE_OFF                      0x00000000 /* RWI-V */
#define CR_CMC_CMDQ_PRT_DISABLE__PROD                    0x00000000 /* RW--V */
#define CR_CMC_CMDQ_PRT_DISABLE_ON                       0x00000001 /* RW--V */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN                               5:2 /* RWIUF */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_0                      0x00000000 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_1                      0x00000001 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_2                      0x00000002 /* RWIUV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN__PROD_C                0x00000002 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_3                      0x00000003 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_4                      0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_5                      0x00000005 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_6                      0x00000006 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_7                      0x00000007 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_8                      0x00000008 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_9                      0x00000009 /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_10                     0x0000000a /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_11                     0x0000000b /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_12                     0x0000000c /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_13                     0x0000000d /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_14                     0x0000000e /* RW-UV */
#define CR_CMC_CMDQ_PRT_HPGFX_MIN_15                     0x0000000f /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN                               14:11 /* RWIUF */
#define CR_CMC_CMDQ_PRT_RTC_MIN_0                        0x00000000 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_1                        0x00000001 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_2                        0x00000002 /* RWIUV */
#define CR_CMC_CMDQ_PRT_RTC_MIN__PROD_C                  0x00000002 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_3                        0x00000003 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_4                        0x00000004 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_5                        0x00000005 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_6                        0x00000006 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_7                        0x00000007 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_8                        0x00000008 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_9                        0x00000009 /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_10                       0x0000000a /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_11                       0x0000000b /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_12                       0x0000000c /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_13                       0x0000000d /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_14                       0x0000000e /* RW-UV */
#define CR_CMC_CMDQ_PRT_RTC_MIN_15                       0x0000000f /* RW-UV */
#define CR_CMC_CPU_RRQ                                   0x800001F8 /* RW-4R */
#define CR_CMC_CPU_RRQ_BYPASS                                   0:0 /* RWIVF */
#define CR_CMC_CPU_RRQ_BYPASS_DISABLED                   0x00000000 /* R-I-V */
#define CR_CMC_CPU_RRQ_BYPASS_ENABLED                    0x00000001 /* R---V */
#define CR_CMC_CPU_RRQ_BYPASS__PROD_C                    0x00000001 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY                                  7:4 /* RWIUF */
#define CR_CMC_CPU_RRQ_LATENCY_MIN                       0x00000000 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY_0                         0x00000000 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY_1                         0x00000001 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY_2                         0x00000002 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY_3                         0x00000003 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY_4                         0x00000004 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY_5                         0x00000005 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY_6                         0x00000006 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY__PROD_C                   0x00000006 /* R---V */
#define CR_CMC_CPU_RRQ_LATENCY_MAX                       0x00000006 /* R-I-V */
#define CR_CMC_CPU_RRQ_FWP                                     11:8 /* RWIUF */
#define CR_CMC_CPU_RRQ_FWP_MIN                           0x00000003 /* R---V */
#define CR_CMC_CPU_RRQ_FWP_3                             0x00000003 /* R---V */
#define CR_CMC_CPU_RRQ_FWP_4                             0x00000004 /* R---V */
#define CR_CMC_CPU_RRQ_FWP__PROD                         0x00000004 /* R---V */
#define CR_CMC_CPU_RRQ_FWP_MAX                           0x00000004 /* R-I-V */
#define CR_CMC_BYPASS                                    0x800001FC /* RW-4R */
#define CR_CMC_BYPASS_FAST_READ                                 0:0 /* RWIVF */
#define CR_CMC_BYPASS_FAST_READ_DISABLED                 0x00000000 /* RWI-V */
#define CR_CMC_BYPASS_FAST_READ__PROD_C                  0x00000000 /* RW--V */
#define CR_CMC_BYPASS_FAST_READ_ENABLED                  0x00000001 /* RW--V */
#define CR_CMC_BYPASS_SINGLE_CYCLE                              4:4 /* RWIVF */
#define CR_CMC_BYPASS_SINGLE_CYCLE_DISABLED              0x00000000 /* RWI-V */
#define CR_CMC_BYPASS_SINGLE_CYCLE__PROD_C               0x00000000 /* RW--V */
#define CR_CMC_BYPASS_SINGLE_CYCLE_ENABLED               0x00000001 /* RW--V */
#define CR_CMC_BYPASS_BLOCK_WBC_AUTOPRE                         5:5 /* RWIVF */
#define CR_CMC_BYPASS_BLOCK_WBC_AUTOPRE_DISABLED         0x00000000 /* RW--V */
#define CR_CMC_BYPASS_BLOCK_WBC_AUTOPRE_ENABLED          0x00000001 /* RWI-V */
#define CR_CMC_BYPASS_BLOCK_WBC_AUTOPRE__PROD_C          0x00000001 /* RW--V */
#define CR_CMC_BYPASS_ALLOW_CPUREAD_DURING_BYPASS               8:8 /* RWIVF */
#define CR_CMC_BYPASS_ALLOW_CPUREAD_DURING_BYPASS_FALSE  0x00000000 /* RWI-V */
#define CR_CMC_BYPASS_ALLOW_CPUREAD_DURING_BYPASS__PROD_C 0x00000000 /* RW--V */
#define CR_CMC_BYPASS_ALLOW_CPUREAD_DURING_BYPASS_TRUE   0x00000001 /* RW--V */
#define CR_CMC_BYPASS_DEBUG                                    15:9 /* RWIVF */
#define CR_CMC_BYPASS_DEBUG_INIT                         0x00000000 /* RWI-V */
#define CR_CMC_BYPASS_DEBUG__PROD                        0x00000000 /* RW--V */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY                         18:16 /* RWIUF */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY_0                  0x00000000 /* RW-UV */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY_1                  0x00000001 /* RW-UV */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY_2                  0x00000002 /* RW-UV */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY_3                  0x00000003 /* RWIUV */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY__PROD_C            0x00000003 /* RW-UV */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY_4                  0x00000004 /* RW-UV */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY_5                  0x00000005 /* RW-UV */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY_6                  0x00000006 /* RW-UV */
#define CR_CMC_BYPASS_MAX_CPU_LATENCY_7                  0x00000007 /* RW-UV */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY                         22:20 /* RWIUF */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY_0                  0x00000000 /* RW-UV */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY_1                  0x00000001 /* RW-UV */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY_2                  0x00000002 /* RWIUV */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY_3                  0x00000003 /* RW-UV */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY_4                  0x00000004 /* RW-UV */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY_5                  0x00000005 /* RW-UV */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY_6                  0x00000006 /* RW-UV */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY_7                  0x00000007 /* RW-UV */
#define CR_CMC_BYPASS_MAX_MEM_LATENCY__PROD              0x00000007 /* RW-UV */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED                         26:24 /* RWIUF */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED_0                  0x00000000 /* RW-UV */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED_1                  0x00000001 /* RW-UV */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED_2                  0x00000002 /* RWIUV */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED__PROD              0x00000002 /* RW-UV */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED_3                  0x00000003 /* RW-UV */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED_4                  0x00000004 /* RW-UV */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED_5                  0x00000005 /* RW-UV */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED_6                  0x00000006 /* RW-UV */
#define CR_CMC_BYPASS_RR_SLOTS_NEEDED_7                  0x00000007 /* RW-UV */
#define CR_CMC_BYPASS_ROW_EARLY_NONSPEC                       28:28 /* RWIVF */
#define CR_CMC_BYPASS_ROW_EARLY_NONSPEC_DISABLED         0x00000000 /* RWI-V */
#define CR_CMC_BYPASS_ROW_EARLY_NONSPEC__PROD_C          0x00000000 /* RW--V */
#define CR_CMC_BYPASS_ROW_EARLY_NONSPEC_ENABLED          0x00000001 /* RW--V */
#define CR_CMC_BYPASS_ROW_EARLY_SPEC                          29:29 /* RWIVF */
#define CR_CMC_BYPASS_ROW_EARLY_SPEC_DISABLED            0x00000000 /* RWI-V */
#define CR_CMC_BYPASS_ROW_EARLY_SPEC__PROD_C             0x00000000 /* RW--V */
#define CR_CMC_BYPASS_ROW_EARLY_SPEC_ENABLED             0x00000001 /* RW--V */
#define CR_CMC_CFG_0                                      0x80000100 /* C--4R */
#define CR_CMC_CFG_0_VENDOR_ID                                  15:0 /* C-IVF */
#define CR_CMC_CFG_0_VENDOR_ID_NVIDIA                     0x000010DE /* C-I-V */
#define CR_CMC_CFG_0_DEVICE_ID                                 31:16 /* C-IVF */
#define CR_CMC_CFG_0_DEVICE_ID_MEM_CTRL                   0x000001AC /* C-I-V */
#define CR_CMC_CFG_1                                      0x80000104 /* C--4R */
#define CR_CMC_CFG_1_IO_SPACE                                    0:0 /* C-IVF */
#define CR_CMC_CFG_1_IO_SPACE_DISABLED                    0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_MEMORY_SPACE                                1:1 /* C-IVF */
#define CR_CMC_CFG_1_MEMORY_SPACE_DISABLED                0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_BUS_MASTER                                  2:2 /* C-IVF */
#define CR_CMC_CFG_1_BUS_MASTER_DISABLED                  0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_SPECIAL_CYCLE                               3:3 /* C-IVF */
#define CR_CMC_CFG_1_SPECIAL_CYCLE_DISABLED               0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_WRITE_AND_INVAL                             4:4 /* C-IVF */
#define CR_CMC_CFG_1_WRITE_AND_INVAL_DISABLED             0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_PALETTE_SNOOP                               5:5 /* C-IVF */
#define CR_CMC_CFG_1_PALETTE_SNOOP_DISABLED               0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_PERR                                        6:6 /* C-IVF */
#define CR_CMC_CFG_1_PERR_DISABLED                        0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_STEP                                        7:7 /* C-IVF */
#define CR_CMC_CFG_1_STEP_DISABLED                        0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_SERR                                        8:8 /* C-IVF */
#define CR_CMC_CFG_1_SERR_DISABLED                        0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_BACK2BACK                                   9:9 /* C-IVF */
#define CR_CMC_CFG_1_BACK2BACK_DISABLED                   0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_CAPLIST                                   20:20 /* C-IVF */
#define CR_CMC_CFG_1_CAPLIST_NOT_PRESENT                  0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_66MHZ                                     21:21 /* C-IVF */
#define CR_CMC_CFG_1_66MHZ_CAPABLE                        0x00000001 /* C-I-V */
#define CR_CMC_CFG_1_FAST_BACK2BACK                            23:23 /* C-IVF */
#define CR_CMC_CFG_1_FAST_BACK2BACK_INCAPABLE             0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_MASTER_DATA_PERR                          24:24 /* C-IVF */
#define CR_CMC_CFG_1_MASTER_DATA_PERR_NOT_ACTIVE          0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_MASTER_DATA_PERR_ACTIVE              0x00000001 /* ----V */
#define CR_CMC_CFG_1_MASTER_DATA_PERR_CLEAR               0x00000001 /* ----V */
#define CR_CMC_CFG_1_DEVSEL_TIMING                             26:25 /* C-IVF */
#define CR_CMC_CFG_1_DEVSEL_TIMING_FAST                   0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_DEVSEL_TIMING_MEDIUM                 0x00000001 /* ----V */
#define CR_CMC_CFG_1_DEVSEL_TIMING_SLOW                   0x00000002 /* ----V */
#define CR_CMC_CFG_1_SIGNALED_TARGET                           27:27 /* C-IVF */
#define CR_CMC_CFG_1_SIGNALED_TARGET_NO_ABORT             0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_SIGNALED_TARGET_ABORT                0x00000001 /* ----V */
#define CR_CMC_CFG_1_SIGNALED_TARGET_CLEAR                0x00000001 /* ----V */
#define CR_CMC_CFG_1_RECEIVED_TARGET                           28:28 /* C-IVF */
#define CR_CMC_CFG_1_RECEIVED_TARGET_NO_ABORT             0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_RECEIVED_TARGET_ABORT                0x00000001 /* ----V */
#define CR_CMC_CFG_1_RECEIVED_TARGET_CLEAR                0x00000001 /* ----V */
#define CR_CMC_CFG_1_RECEIVED_MASTER                           29:29 /* C-IVF */
#define CR_CMC_CFG_1_RECEIVED_MASTER_NO_ABORT             0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_RECEIVED_MASTER_ABORT                0x00000001 /* ----V */
#define CR_CMC_CFG_1_RECEIVED_MASTER_CLEAR                0x00000001 /* ----V */
#define CR_CMC_CFG_1_SIGNALED_SERR                             30:30 /* C-IVF */
#define CR_CMC_CFG_1_SIGNALED_SERR_NOT_ACTIVE             0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_SIGNALED_SERR_ACTIVE                 0x00000001 /* ----V */
#define CR_CMC_CFG_1_SIGNALED_SERR_CLEAR                  0x00000001 /* ----V */
#define CR_CMC_CFG_1_DETECTED_PERR                             31:31 /* C-IVF */
#define CR_CMC_CFG_1_DETECTED_PERR_NOT_ACTIVE             0x00000000 /* C-I-V */
#define CR_CMC_CFG_1_DETECTED_PERR_ACTIVE                 0x00000001 /* ----V */
#define CR_CMC_CFG_1_DETECTED_PERR_CLEAR                  0x00000001 /* ----V */
#define CR_CMC_CFG_2                                      0x80000108 /* R--4R */
#define CR_CMC_CFG_2_REVISION_ID                                 7:0 /* R--VF */
#define CR_CMC_CFG_2_REVISION_ID_A01                      0x000000A1 /* R---V */
#define CR_CMC_CFG_2_REVISION_ID_A02                      0x000000A2 /* R---V */
#define CR_CMC_CFG_2_CLASS_CODE                                 31:8 /* R--VF */
#define CR_CMC_CFG_2_CLASS_CODE_MEM_CTRL                  0x00050000 /* R---V */
#define CR_CMC_CFG_3                                      0x8000010C /* C--4R */
#define CR_CMC_CFG_3_CACHE_LINE_SIZE                             7:0 /* C-IVF */
#define CR_CMC_CFG_3_CACHE_LINE_SIZE_0                    0x00000000 /* C-I-V */
#define CR_CMC_CFG_3_CACHE_LINE_SIZE_32                   0x00000020 /* ----V */
#define CR_CMC_CFG_3_CACHE_LINE_SIZE_64                   0x00000040 /* ----V */
#define CR_CMC_CFG_3_LATENCY_TIMER                             15:11 /* C-IVF */
#define CR_CMC_CFG_3_LATENCY_TIMER_0_CLOCKS               0x00000000 /* C-I-V */
#define CR_CMC_CFG_3_LATENCY_TIMER_8_CLOCKS               0x00000001 /* ----V */
#define CR_CMC_CFG_3_LATENCY_TIMER_240_CLOCKS             0x0000001E /* ----V */
#define CR_CMC_CFG_3_LATENCY_TIMER_248_CLOCKS             0x0000001F /* ----V */
#define CR_CMC_CFG_3_HEADER_TYPE_DEVICE                        22:16 /* C-IVF */
#define CR_CMC_CFG_3_HEADER_TYPE_DEVICE_NON_BRIDGE        0x00000000 /* C-I-V */
#define CR_CMC_CFG_3_HEADER_TYPE_DEVICE_P2P_BRIDGE        0x00000001 /* ----V */
#define CR_CMC_CFG_3_HEADER_TYPE_FUNC                          23:23 /* C-IVF */
#define CR_CMC_CFG_3_HEADER_TYPE_FUNC_SINGLEFUNC          0x00000000 /* ----V */
#define CR_CMC_CFG_3_HEADER_TYPE_FUNC_MULTIFUNC           0x00000001 /* C-I-V */
#define CR_CMC_CFG_4(i)                           (0x80000110+(i)*4) /* C--4A */
#define CR_CMC_CFG_4__SIZE_1                                       7 /*       */
#define CR_CMC_CFG_4_RESERVED                                   31:0 /* C-IVF */
#define CR_CMC_CFG_4_RESERVED_0                           0x00000000 /* C-I-V */
#define CR_CMC_CFG_11                                     0x8000012C /* C--4R */
#define CR_CMC_CFG_11_SUBSYSTEM_VENDOR_ID                       15:0 /* C-IVF */
#define CR_CMC_CFG_11_SUBSYSTEM_VENDOR_ID_NONE            0x00000000 /* C-I-V */
#define CR_CMC_CFG_11_SUBSYSTEM_ID                             31:16 /* C-IVF */
#define CR_CMC_CFG_11_SUBSYSTEM_ID_NONE                   0x00000000 /* C-I-V */
#define CR_CMC_CFG_12                                     0x80000130 /* C--4R */
#define CR_CMC_CFG_12_RESERVED                                  31:0 /* C-IVF */
#define CR_CMC_CFG_12_RESERVED_0                          0x00000000 /* C-I-V */
#define CR_CMC_CFG_13                                     0x80000134 /* C--4R */
#define CR_CMC_CFG_13_CAP_PTR                                    7:0 /* C-IVF */
#define CR_CMC_CFG_13_CAP_PTR_NONE                        0x00000000 /* C-I-V */
#define CR_CMC_CFG_14                                     0x80000138 /* C--4R */
#define CR_CMC_CFG_14_RESERVED                                  31:0 /* C-IVF */
#define CR_CMC_CFG_14_RESERVED_0                          0x00000000 /* C-I-V */
#define CR_CMC_CFG_15                                     0x8000013C /* C--4R */
#define CR_CMC_CFG_15_INTR_LINE                                  7:0 /* C-IVF */
#define CR_CMC_CFG_15_INTR_LINE_IRQ0                      0x00000000 /* C-I-V */
#define CR_CMC_CFG_15_INTR_PIN                                  15:8 /* C-IVF */
#define CR_CMC_CFG_15_INTR_PIN_NONE                       0x00000000 /* C-I-V */
#define CR_CMC_CFG_15_INTR_PIN_INTA                       0x00000001 /* ----V */
#define CR_CMC_CFG_15_INTR_PIN_INTB                       0x00000002 /* ----V */
#define CR_CMC_CFG_15_INTR_PIN_INTC                       0x00000003 /* ----V */
#define CR_CMC_CFG_15_INTR_PIN_INTD                       0x00000004 /* ----V */
#define CR_CMC_CFG_15_MIN_GNT                                  23:16 /* C-IVF */
#define CR_CMC_CFG_15_MIN_GNT_NO_REQUIREMENTS             0x00000000 /* C-I-V */
#define CR_CMC_CFG_15_MIN_GNT_750NS                       0x00000003 /* ----V */
#define CR_CMC_CFG_15_MAX_LAT                                  31:24 /* C-IVF */
#define CR_CMC_CFG_15_MAX_LAT_NO_REQUIREMENTS             0x00000000 /* C-I-V */
#define CR_CMC_CFG_15_MAX_LAT_250NS                       0x00000001 /* ----V */
/* dev_cr_xl.ref */
#define CR_XL                                 0x800002FC:0x80000200 /* RW--D */
#define CR_XL_DIMM_CFG(i)                        (0x80000240+(i)*4) /* RW-4A */
#define CR_XL_DIMM_CFG__SIZE_1                                    4 /*       */
#define CR_XL_DIMM_CFG_PRESENT                                  0:0 /* RWIVF */
#define CR_XL_DIMM_CFG_PRESENT_FALSE                     0x00000000 /* RWI-V */
#define CR_XL_DIMM_CFG_PRESENT_TRUE                      0x00000001 /* RW--V */
#define CR_XL_DIMM_CFG_PRESENT__PROD_C                   0x00000000 /* ----V */
#define CR_XL_DIMM_CFG_SIZE                                    14:8 /* RW-VF */
#define CR_XL_DIMM_CFG_SIZE_16MB                         0x00000001 /* RW--V */
#define CR_XL_DIMM_CFG_SIZE_32MB                         0x00000002 /* RW--V */
#define CR_XL_DIMM_CFG_SIZE_64MB                         0x00000004 /* RW--V */
#define CR_XL_DIMM_CFG_SIZE_128MB                        0x00000008 /* RW--V */
#define CR_XL_DIMM_CFG_SIZE_256MB                        0x00000010 /* RW--V */
#define CR_XL_DIMM_CFG_SIZE_512MB                        0x00000020 /* RW--V */
#define CR_XL_DIMM_CFG_SIZE_1GB                          0x00000040 /* RW--V */
#define CR_XL_DIMM_CFG_SIZE__PROD_C                      0x00000000 /* ----V */
#define CR_XL_DIMM_CFG_NUM_ROW_BITS                           17:16 /* RW-VF */
#define CR_XL_DIMM_CFG_NUM_ROW_BITS_11                   0x00000000 /* RW--V */
#define CR_XL_DIMM_CFG_NUM_ROW_BITS_12                   0x00000001 /* RW--V */
#define CR_XL_DIMM_CFG_NUM_ROW_BITS_13                   0x00000002 /* RW--V */
#define CR_XL_DIMM_CFG_NUM_ROW_BITS__PROD_C              0x00000000 /* ----V */
#define CR_XL_DIMM_CFG_NUM_COL_BITS                           21:20 /* RW-VF */
#define CR_XL_DIMM_CFG_NUM_COL_BITS_8                    0x00000000 /* RW--V */
#define CR_XL_DIMM_CFG_NUM_COL_BITS_9                    0x00000001 /* RW--V */
#define CR_XL_DIMM_CFG_NUM_COL_BITS_10                   0x00000002 /* RW--V */
#define CR_XL_DIMM_CFG_NUM_COL_BITS_11                   0x00000003 /* RW--V */
#define CR_XL_DIMM_CFG_NUM_COL_BITS__PROD_C              0x00000000 /* ----V */
#define CR_XL_DIMM_CFG_NUM_EXT_BANKS                          24:24 /* RW-VF */
#define CR_XL_DIMM_CFG_NUM_EXT_BANKS_1                   0x00000000 /* RW--V */
#define CR_XL_DIMM_CFG_NUM_EXT_BANKS_2                   0x00000001 /* RW--V */
#define CR_XL_DIMM_CFG_NUM_EXT_BANKS__PROD_C             0x00000000 /* ----V */
#define CR_XL_TBASE(i)                           (0x80000250+(i)*4) /* RW-4A */
#define CR_XL_TBASE__SIZE_1                                       8 /*       */
#define CR_XL_TBASE_PITCH                                       7:0 /* RW-UF */
#define CR_XL_TBASE_PITCH_0200                           0x00000002 /* RW--V */
#define CR_XL_TBASE_PITCH_0300                           0x00000003 /* RW--V */
#define CR_XL_TBASE_PITCH_0400                           0x00000004 /* RW--V */
#define CR_XL_TBASE_PITCH_0500                           0x00000005 /* RW--V */
#define CR_XL_TBASE_PITCH_0600                           0x00000006 /* RW--V */
#define CR_XL_TBASE_PITCH_0700                           0x00000007 /* RW--V */
#define CR_XL_TBASE_PITCH_0800                           0x00000008 /* RW--V */
#define CR_XL_TBASE_PITCH_0A00                           0x0000000A /* RW--V */
#define CR_XL_TBASE_PITCH_0C00                           0x0000000C /* RW--V */
#define CR_XL_TBASE_PITCH_0E00                           0x0000000E /* RW--V */
#define CR_XL_TBASE_PITCH_1000                           0x00000010 /* RW--V */
#define CR_XL_TBASE_PITCH_1400                           0x00000014 /* RW--V */
#define CR_XL_TBASE_PITCH_1800                           0x00000018 /* RW--V */
#define CR_XL_TBASE_PITCH_1C00                           0x0000001C /* RW--V */
#define CR_XL_TBASE_PITCH_2000                           0x00000020 /* RW--V */
#define CR_XL_TBASE_PITCH_2800                           0x00000028 /* RW--V */
#define CR_XL_TBASE_PITCH_3000                           0x00000030 /* RW--V */
#define CR_XL_TBASE_PITCH_3800                           0x00000038 /* RW--V */
#define CR_XL_TBASE_PITCH_4000                           0x00000040 /* RW--V */
#define CR_XL_TBASE_PITCH_5000                           0x00000050 /* RW--V */
#define CR_XL_TBASE_PITCH_6000                           0x00000060 /* RW--V */
#define CR_XL_TBASE_PITCH_7000                           0x00000070 /* RW--V */
#define CR_XL_TBASE_PITCH_8000                           0x00000080 /* RW--V */
#define CR_XL_TBASE_PITCH_A000                           0x000000A0 /* RW--V */
#define CR_XL_TBASE_PITCH_C000                           0x000000C0 /* RW--V */
#define CR_XL_TBASE_PITCH_E000                           0x000000E0 /* RW--V */
#define CR_XL_TBASE_REGION                                      8:8 /* RWIVF */
#define CR_XL_TBASE_REGION_INVALID                       0x00000000 /* RWI-V */
#define CR_XL_TBASE_REGION_VALID                         0x00000001 /* RW--V */
#define CR_XL_TBASE_BANK0_SENSE                                 9:9 /* RWIVF */
#define CR_XL_TBASE_BANK0_SENSE_0                        0x00000000 /* RWI-V */
#define CR_XL_TBASE_BANK0_SENSE_1                        0x00000001 /* RW--V */
#define CR_XL_TBASE_ADR                                       30:14 /* RW-UF */
#define CR_XL_TLIMIT(i)                          (0x80000270+(i)*4) /* RW-4A */
#define CR_XL_TLIMIT__SIZE_1                                      8 /*       */
#define CR_XL_TLIMIT_ADR                                      30:14 /* RW-UF */
#define CR_XL_TLIMIT_ADR_LO                                    13:0 /* C-IVF */
#define CR_XL_TLIMIT_ADR_LO_3FFF                         0x00003FFF /* C-I-V */
#define CR_XL_TSTATUS(i)                         (0x80000290+(i)*4) /* R--4A */
#define CR_XL_TSTATUS__SIZE_1                                     8 /*       */
#define CR_XL_TSTATUS_REGION                                    0:0 /* R-IVF */
#define CR_XL_TSTATUS_REGION_INVALID                     0x00000000 /* R-I-V */
#define CR_XL_TSTATUS_REGION_VALID                       0x00000001 /* R---V */
#define CR_XL_TSTATUS_PRIME                                     9:8 /* R--VF */
#define CR_XL_TSTATUS_PRIME_1                            0x00000000 /* R---V */
#define CR_XL_TSTATUS_PRIME_3                            0x00000001 /* R---V */
#define CR_XL_TSTATUS_PRIME_5                            0x00000002 /* R---V */
#define CR_XL_TSTATUS_PRIME_7                            0x00000003 /* R---V */
#define CR_XL_TSTATUS_FACTOR                                  18:16 /* R--VF */
#define CR_XL_TSTATUS_FACTOR_1                           0x00000000 /* R---V */
#define CR_XL_TSTATUS_FACTOR_2                           0x00000001 /* R---V */
#define CR_XL_TSTATUS_FACTOR_4                           0x00000002 /* R---V */
#define CR_XL_TSTATUS_FACTOR_8                           0x00000003 /* R---V */
#define CR_XL_TSTATUS_FACTOR_16                          0x00000004 /* R---V */
#define CR_XL_TSTATUS_FACTOR_32                          0x00000005 /* R---V */
#define CR_XL_TSTATUS_FACTOR_64                          0x00000006 /* R---V */
#define CR_XL_TSTATUS_FACTOR_128                         0x00000007 /* R---V */
#define CR_XL_FB_TLB_AD                                 0x800002B0 /* RW-4R */
#define CR_XL_FB_TLB_AD_ADDR                                  18:0 /* RW-VF */
#define CR_XL_FB_TLB_AD_TAG                                  27:19 /* RW-VF */
#define CR_XL_FB_TLB_AD_WRITE				     31:31 /* RWIVF */
#define CR_XL_FB_TLB_AD_WRITE_NOT_PENDING		0x00000000 /* RWI-V */
#define CR_XL_FB_TLB_AD_WRITE_PENDING			0x00000001 /* -W--T */
#define CR_XL_FB_TLB_CFG                                 0x800002B4 /* RW-4R */
#define CR_XL_FB_TLB_CFG_REPL                                   0:0 /* RWIVF */
#define CR_XL_FB_TLB_CFG_REPL_LRU                        0x00000000 /* RW--V */
#define CR_XL_FB_TLB_CFG_REPL_MRU                        0x00000001 /* RWI-V */
#define CR_XL_FB_TLB_CFG_FLUSH                                  1:1 /* RWIVF */
#define CR_XL_FB_TLB_CFG_FLUSH_NOT_PENDING               0x00000000 /* RWI-V */
#define CR_XL_FB_TLB_CFG_FLUSH_PENDING                   0x00000001 /* -W--T */
#define CR_XL_SYSMEM                                     0x800002B8 /* R--4R */
#define CR_XL_SYSMEM_AMOUNT                                     7:0 /* R-IVF */
#define CR_XL_SYSMEM_AMOUNT_16MB                         0x00000001 /* R---V */
#define CR_XL_SYSMEM_AMOUNT_32MB                         0x00000002 /* R-I-V */
#define CR_XL_SYSMEM_AMOUNT_64MB                         0x00000004 /* R---V */
#define CR_XL_SYSMEM_AMOUNT_96MB                         0x00000006 /* R---V */
#define CR_XL_SYSMEM_AMOUNT_128MB                        0x00000008 /* R---V */
#define CR_XL_SYSMEM_AMOUNT_192MB                        0x0000000C /* R---V */
#define CR_XL_SYSMEM_AMOUNT_256MB                        0x00000010 /* R---V */
#define CR_XL_SYSMEM_AMOUNT_512MB                        0x00000020 /* R---V */
#define CR_XL_SYSMEM_AMOUNT_1024MB                       0x00000040 /* R---V */
#define CR_XL_SYSMEM_AMOUNT_1536MB                       0x00000060 /* R---V */
#define CR_XL_SYSMEM_RAMFULL                                  31:31 /* R--VF */
#define CR_XL_GART_PTE			     0x0007FFFF:0x00000000 /* RW--M */
#define CR_XL_GART_PTE_STATE				       0:0 /* RWXVF */
#define CR_XL_GART_PTE_STATE_INVALID			0x00000000 /* RW--V */
#define CR_XL_GART_PTE_STATE_VALID			0x00000001 /* RW--V */
#define CR_XL_GART_PTE_TRANSLATION			     31:12 /* RWXVF */
#define CR_XL_FBIO_CALSEL                               0x800002C4 /* RW-4R */
#define CR_XL_FBIO_CALSEL_SOURCE                               3:0 /* RWIVF */
#define CR_XL_FBIO_CALSEL_SOURCE_VCC_A                  0x00000000 /* RWI-V */
#define CR_XL_FBIO_CALSEL_SOURCE_VCC_B                  0x00000001 /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_VCC_C                  0x00000002 /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_VCC_D                  0x00000003 /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_VCCQ_A                 0x00000004 /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_VCCQ_B                 0x00000005 /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_VCCQ_C                 0x00000006 /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_VCCQ_D                 0x00000007 /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_PCI                    0x00000008 /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_CORE                   0x00000009 /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_RESERVED0              0x0000000A /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_RESERVED1              0x0000000B /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_RESERVED2              0x0000000C /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_RESERVED3              0x0000000D /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_RESERVED4              0x0000000E /* RW--V */
#define CR_XL_FBIO_CALSEL_SOURCE_RESERVED5              0x0000000F /* RW--V */
#define CR_XL_FBIO_CALSEL_REF_SEL                              8:8 /* RWIVF */
#define CR_XL_FBIO_CALSEL_REF_SEL_XTAL                  0x00000000 /* RWI-V */
#define CR_XL_FBIO_CALSEL_REF_SEL_PCICLK                0x00000001 /* RW--V */
#define CR_XL_FBIO_CALSEL_REF_DIV                            19:16 /* RWIVF */
#define CR_XL_FBIO_CALSEL_REF_DIV_0                     0x00000000 /* RWI-V */
#define CR_XL_FBIO_CALSEL_REF_DIV_4                     0x00000004 /* RW--V */
#define CR_XL_FBIO_CALSEL_REF_DIV_16                    0x0000000F /* RW--V */
#define CR_XL_FBIO_CALSEL_OSC                                20:20 /* RWIVF */
#define CR_XL_FBIO_CALSEL_OSC_ON                        0x00000000 /* RWI-V */
#define CR_XL_FBIO_CALSEL_PN_RATIO                           21:21 /* RWIVF */
#define CR_XL_FBIO_CALSEL_PN_RATIO_ON                   0x00000000 /* RWI-V */
#define CR_XL_FBIO_CALCNT                               0x800002C8 /* R--4R */
#define CR_XL_FBIO_CALCNT_FBIO_CALCNT                         31:0 /* R--UF */
#define CR_XL_FBIO_CALPN                                0x800002CC /* R--4R */
#define CR_XL_FBIO_CALPN_FBIO_CALPN                           31:0 /* R--UF */
#define CR_XL_GART_CONTROL				0x800002D0 /* RW-4R */
#define CR_XL_GART_CONTROL_CACHE			       0:0 /* RWIVF */
#define CR_XL_GART_CONTROL_CACHE_DISABLE		0x00000000 /* RWI-V */
#define CR_XL_GART_CONTROL_CACHE_ENABLE			0x00000001 /* RW--V */
#define CR_XL_GART_CONTROL_FLUSH			       2:2 /* RWIVF */
#define CR_XL_GART_CONTROL_FLUSH_NOT_PENDING		0x00000000 /* RWI-V */
#define CR_XL_GART_CONTROL_FLUSH_PENDING		0x00000001 /* -W--T */
#define CR_XL_GART_CONTROL_SERR_ENABLE			       4:4 /* RWIVF */
#define CR_XL_GART_CONTROL_SERR_ENABLE_OFF		0x00000000 /* RWI-V */
#define CR_XL_GART_CONTROL_SERR_ENABLE_ON		0x00000001 /* RW--V */
#define CR_XL_GART_STATUS				0x800002D4 /* RW-4R */
#define CR_XL_GART_STATUS_DIRECTORY_ERROR		       0:0 /* RWIVF */
#define CR_XL_GART_STATUS_DIRECTORY_ERROR_NOT_PENDING	0x00000000 /* R-I-V */
#define CR_XL_GART_STATUS_DIRECTORY_ERROR_PENDING	0x00000001 /* R---V */
#define CR_XL_GART_STATUS_DIRECTORY_ERROR_SET		0x00000001 /* -W--C */
#define CR_XL_GART_STATUS_PAGE_TABLE_ERROR		       2:2 /* RWIVF */
#define CR_XL_GART_STATUS_PAGE_TABLE_ERROR_NOT_PENDING	0x00000000 /* R-I-V */
#define CR_XL_GART_STATUS_PAGE_TABLE_ERROR_PENDING	0x00000001 /* R---V */
#define CR_XL_GART_STATUS_PAGE_TABLE_ERROR_SET		0x00000001 /* -W--C */
#define CR_XL_APERTURE_BASE				0x800002D8 /* RW-4R */
#define CR_XL_APERTURE_BASE_24_0			      24:0 /* C-IVF */
#define CR_XL_APERTURE_BASE_24_0_ZERO			0x00000000 /* C-I-V */
#define CR_XL_APERTURE_BASE_31_25			     31:25 /* RWIVF */
#define CR_XL_APERTURE_BASE_31_25_2GB			0x00000040 /* RWI-V */
#define CR_XL_APERTURE_LIMIT				0x800002DC /* RW-4R */
#define CR_XL_APERTURE_LIMIT_24_0			      24:0 /* C-IVF */
#define CR_XL_APERTURE_LIMIT_24_0_0X1FFFFFF		0x01FFFFFF /* C-I-V */
#define CR_XL_APERTURE_LIMIT_31_25			     31:25 /* RWIVF */
#define CR_XL_APERTURE_LIMIT_31_25_3GB			0x0000005F /* RWI-V */
#define CR_XL_APERTURE_LIMIT_31_25_4GB			0x0000007F /* RW--V */
#define CR_XL_GART_DIRECTORY(i)			(0x800002E0+(i)*4) /* RW-4A */
#define CR_XL_GART_DIRECTORY__SIZE_1				 8 /*       */
#define CR_XL_GART_DIRECTORY_STATE			       0:0 /* RWIVF */
#define CR_XL_GART_DIRECTORY_STATE_INVALID		0x00000000 /* RWI-V */
#define CR_XL_GART_DIRECTORY_STATE_VALID		0x00000001 /* RW--V */
#define CR_XL_GART_DIRECTORY_PTE_POINTER		     31:12 /* RWXVF */
#define CR_XL_CFG_0                                       0x80000200 /* C--4R */
#define CR_XL_CFG_0_VENDOR_ID                                   15:0 /* C-IVF */
#define CR_XL_CFG_0_VENDOR_ID_NVIDIA                      0x000010DE /* C-I-V */
#define CR_XL_CFG_0_DEVICE_ID                                  31:16 /* C-IVF */
#define CR_XL_CFG_0_DEVICE_ID_MEM_CTRL                    0x000001AD /* C-I-V */
#define CR_XL_CFG_1                                       0x80000204 /* C--4R */
#define CR_XL_CFG_1_IO_SPACE                                     0:0 /* C-IVF */
#define CR_XL_CFG_1_IO_SPACE_DISABLED                     0x00000000 /* C-I-V */
#define CR_XL_CFG_1_MEMORY_SPACE                                 1:1 /* C-IVF */
#define CR_XL_CFG_1_MEMORY_SPACE_DISABLED                 0x00000000 /* C-I-V */
#define CR_XL_CFG_1_BUS_MASTER                                   2:2 /* C-IVF */
#define CR_XL_CFG_1_BUS_MASTER_DISABLED                   0x00000000 /* C-I-V */
#define CR_XL_CFG_1_SPECIAL_CYCLE                                3:3 /* C-IVF */
#define CR_XL_CFG_1_SPECIAL_CYCLE_DISABLED                0x00000000 /* C-I-V */
#define CR_XL_CFG_1_WRITE_AND_INVAL                              4:4 /* C-IVF */
#define CR_XL_CFG_1_WRITE_AND_INVAL_DISABLED              0x00000000 /* C-I-V */
#define CR_XL_CFG_1_PALETTE_SNOOP                                5:5 /* C-IVF */
#define CR_XL_CFG_1_PALETTE_SNOOP_DISABLED                0x00000000 /* C-I-V */
#define CR_XL_CFG_1_PERR                                         6:6 /* C-IVF */
#define CR_XL_CFG_1_PERR_DISABLED                         0x00000000 /* C-I-V */
#define CR_XL_CFG_1_STEP                                         7:7 /* C-IVF */
#define CR_XL_CFG_1_STEP_DISABLED                         0x00000000 /* C-I-V */
#define CR_XL_CFG_1_SERR                                         8:8 /* C-IVF */
#define CR_XL_CFG_1_SERR_DISABLED                         0x00000000 /* C-I-V */
#define CR_XL_CFG_1_BACK2BACK                                    9:9 /* C-IVF */
#define CR_XL_CFG_1_BACK2BACK_DISABLED                    0x00000000 /* C-I-V */
#define CR_XL_CFG_1_CAPLIST                                    20:20 /* C-IVF */
#define CR_XL_CFG_1_CAPLIST_NOT_PRESENT                   0x00000000 /* C-I-V */
#define CR_XL_CFG_1_66MHZ                                      21:21 /* C-IVF */
#define CR_XL_CFG_1_66MHZ_CAPABLE                         0x00000001 /* C-I-V */
#define CR_XL_CFG_1_FAST_BACK2BACK                             23:23 /* C-IVF */
#define CR_XL_CFG_1_FAST_BACK2BACK_INCAPABLE              0x00000000 /* C-I-V */
#define CR_XL_CFG_1_MASTER_DATA_PERR                           24:24 /* C-IVF */
#define CR_XL_CFG_1_MASTER_DATA_PERR_NOT_ACTIVE           0x00000000 /* C-I-V */
#define CR_XL_CFG_1_MASTER_DATA_PERR_ACTIVE               0x00000001 /* ----V */
#define CR_XL_CFG_1_MASTER_DATA_PERR_CLEAR                0x00000001 /* ----V */
#define CR_XL_CFG_1_DEVSEL_TIMING                              26:25 /* C-IVF */
#define CR_XL_CFG_1_DEVSEL_TIMING_FAST                    0x00000000 /* C-I-V */
#define CR_XL_CFG_1_DEVSEL_TIMING_MEDIUM                  0x00000001 /* ----V */
#define CR_XL_CFG_1_DEVSEL_TIMING_SLOW                    0x00000002 /* ----V */
#define CR_XL_CFG_1_SIGNALED_TARGET                            27:27 /* C-IVF */
#define CR_XL_CFG_1_SIGNALED_TARGET_NO_ABORT              0x00000000 /* C-I-V */
#define CR_XL_CFG_1_SIGNALED_TARGET_ABORT                 0x00000001 /* ----V */
#define CR_XL_CFG_1_SIGNALED_TARGET_CLEAR                 0x00000001 /* ----V */
#define CR_XL_CFG_1_RECEIVED_TARGET                            28:28 /* C-IVF */
#define CR_XL_CFG_1_RECEIVED_TARGET_NO_ABORT              0x00000000 /* C-I-V */
#define CR_XL_CFG_1_RECEIVED_TARGET_ABORT                 0x00000001 /* ----V */
#define CR_XL_CFG_1_RECEIVED_TARGET_CLEAR                 0x00000001 /* ----V */
#define CR_XL_CFG_1_RECEIVED_MASTER                            29:29 /* C-IVF */
#define CR_XL_CFG_1_RECEIVED_MASTER_NO_ABORT              0x00000000 /* C-I-V */
#define CR_XL_CFG_1_RECEIVED_MASTER_ABORT                 0x00000001 /* ----V */
#define CR_XL_CFG_1_RECEIVED_MASTER_CLEAR                 0x00000001 /* ----V */
#define CR_XL_CFG_1_SIGNALED_SERR                              30:30 /* C-IVF */
#define CR_XL_CFG_1_SIGNALED_SERR_NOT_ACTIVE              0x00000000 /* C-I-V */
#define CR_XL_CFG_1_SIGNALED_SERR_ACTIVE                  0x00000001 /* ----V */
#define CR_XL_CFG_1_SIGNALED_SERR_CLEAR                   0x00000001 /* ----V */
#define CR_XL_CFG_1_DETECTED_PERR                              31:31 /* C-IVF */
#define CR_XL_CFG_1_DETECTED_PERR_NOT_ACTIVE              0x00000000 /* C-I-V */
#define CR_XL_CFG_1_DETECTED_PERR_ACTIVE                  0x00000001 /* ----V */
#define CR_XL_CFG_1_DETECTED_PERR_CLEAR                   0x00000001 /* ----V */
#define CR_XL_CFG_2                                       0x80000208 /* R--4R */
#define CR_XL_CFG_2_REVISION_ID                                  7:0 /* R--VF */
#define CR_XL_CFG_2_REVISION_ID_A01                       0x000000A1 /* R---V */
#define CR_XL_CFG_2_REVISION_ID_A02                       0x000000A2 /* R---V */
#define CR_XL_CFG_2_CLASS_CODE                                  31:8 /* R--VF */
#define CR_XL_CFG_2_CLASS_CODE_MEM_CTRL                   0x00050000 /* R---V */
#define CR_XL_CFG_3                                       0x8000020C /* C--4R */
#define CR_XL_CFG_3_CACHE_LINE_SIZE                              7:0 /* C-IVF */
#define CR_XL_CFG_3_CACHE_LINE_SIZE_0                     0x00000000 /* C-I-V */
#define CR_XL_CFG_3_CACHE_LINE_SIZE_32                    0x00000020 /* ----V */
#define CR_XL_CFG_3_CACHE_LINE_SIZE_64                    0x00000040 /* ----V */
#define CR_XL_CFG_3_LATENCY_TIMER                              15:11 /* C-IVF */
#define CR_XL_CFG_3_LATENCY_TIMER_0_CLOCKS                0x00000000 /* C-I-V */
#define CR_XL_CFG_3_LATENCY_TIMER_8_CLOCKS                0x00000001 /* ----V */
#define CR_XL_CFG_3_LATENCY_TIMER_240_CLOCKS              0x0000001E /* ----V */
#define CR_XL_CFG_3_LATENCY_TIMER_248_CLOCKS              0x0000001F /* ----V */
#define CR_XL_CFG_3_HEADER_TYPE_DEVICE                         22:16 /* C-IVF */
#define CR_XL_CFG_3_HEADER_TYPE_DEVICE_NON_BRIDGE         0x00000000 /* C-I-V */
#define CR_XL_CFG_3_HEADER_TYPE_DEVICE_P2P_BRIDGE         0x00000001 /* ----V */
#define CR_XL_CFG_3_HEADER_TYPE_FUNC                           23:23 /* C-IVF */
#define CR_XL_CFG_3_HEADER_TYPE_FUNC_SINGLEFUNC           0x00000000 /* ----V */
#define CR_XL_CFG_3_HEADER_TYPE_FUNC_MULTIFUNC            0x00000001 /* C-I-V */
#define CR_XL_CFG_4(i)                            (0x80000210+(i)*4) /* C--4A */
#define CR_XL_CFG_4__SIZE_1                                        7 /*       */
#define CR_XL_CFG_4_RESERVED                                    31:0 /* C-IVF */
#define CR_XL_CFG_4_RESERVED_0                            0x00000000 /* C-I-V */
#define CR_XL_CFG_11                                      0x8000022C /* C--4R */
#define CR_XL_CFG_11_SUBSYSTEM_VENDOR_ID                        15:0 /* C-IVF */
#define CR_XL_CFG_11_SUBSYSTEM_VENDOR_ID_NONE             0x00000000 /* C-I-V */
#define CR_XL_CFG_11_SUBSYSTEM_ID                              31:16 /* C-IVF */
#define CR_XL_CFG_11_SUBSYSTEM_ID_NONE                    0x00000000 /* C-I-V */
#define CR_XL_CFG_12                                      0x80000230 /* C--4R */
#define CR_XL_CFG_12_RESERVED                                   31:0 /* C-IVF */
#define CR_XL_CFG_12_RESERVED_0                           0x00000000 /* C-I-V */
#define CR_XL_CFG_13                                      0x80000234 /* C--4R */
#define CR_XL_CFG_13_CAP_PTR                                     7:0 /* C-IVF */
#define CR_XL_CFG_13_CAP_PTR_NONE                         0x00000000 /* C-I-V */
#define CR_XL_CFG_14                                      0x80000238 /* C--4R */
#define CR_XL_CFG_14_RESERVED                                   31:0 /* C-IVF */
#define CR_XL_CFG_14_RESERVED_0                           0x00000000 /* C-I-V */
#define CR_XL_CFG_15                                      0x8000023C /* C--4R */
#define CR_XL_CFG_15_INTR_LINE                                   7:0 /* C-IVF */
#define CR_XL_CFG_15_INTR_LINE_IRQ0                       0x00000000 /* C-I-V */
#define CR_XL_CFG_15_INTR_PIN                                   15:8 /* C-IVF */
#define CR_XL_CFG_15_INTR_PIN_NONE                        0x00000000 /* C-I-V */
#define CR_XL_CFG_15_INTR_PIN_INTA                        0x00000001 /* ----V */
#define CR_XL_CFG_15_INTR_PIN_INTB                        0x00000002 /* ----V */
#define CR_XL_CFG_15_INTR_PIN_INTC                        0x00000003 /* ----V */
#define CR_XL_CFG_15_INTR_PIN_INTD                        0x00000004 /* ----V */
#define CR_XL_CFG_15_MIN_GNT                                   23:16 /* C-IVF */
#define CR_XL_CFG_15_MIN_GNT_NO_REQUIREMENTS              0x00000000 /* C-I-V */
#define CR_XL_CFG_15_MIN_GNT_750NS                        0x00000003 /* ----V */
#define CR_XL_CFG_15_MAX_LAT                                   31:24 /* C-IVF */
#define CR_XL_CFG_15_MAX_LAT_NO_REQUIREMENTS              0x00000000 /* C-I-V */
#define CR_XL_CFG_15_MAX_LAT_250NS                        0x00000001 /* ----V */
/* dev_cr_cpu.ref */
#define CR_CPU                                0x800000FF:0x80000000 /* RW--D */
#define CR_CPU_CST                            0x800003FF:0x80000300 /* RW--D */
#define CR_CPU_PCI_0                                     0x80000000 /* R--4R */
#define CR_CPU_PCI_0_VENDOR_ID                                 15:0 /* C--VF */
#define CR_CPU_PCI_0_VENDOR_ID_NVIDIA                    0x000010DE /* C---V */
#define CR_CPU_PCI_0_DEVICE_ID                                31:16 /* R--VF */
#define CR_CPU_PCI_0_DEVICE_ID_NV1B_AMD                  0x000001A4 /* R---V */
#define CR_CPU_PCI_0_DEVICE_ID_NV1B_P6                   0x000001A5 /* R---V */
#define CR_CPU_PCI_0_DEVICE_ID_NV1B_TUALATIN             0x000001A6 /* R---V */
#define CR_CPU_PCI_1                                     0x80000004 /* R--4R */
#define CR_CPU_PCI_1_IO_SPACE                                   0:0 /* C--VF */
#define CR_CPU_PCI_1_IO_SPACE_DISABLED                   0x00000000 /* C---V */
#define CR_CPU_PCI_1_IO_SPACE_ENABLED                    0x00000001 /* ----V */
#define CR_CPU_PCI_1_MEMORY_SPACE                               1:1 /* C--VF */
#define CR_CPU_PCI_1_MEMORY_SPACE_DISABLED               0x00000000 /* ----V */
#define CR_CPU_PCI_1_MEMORY_SPACE_ENABLED                0x00000001 /* C---V */
#define CR_CPU_PCI_1_BUS_MASTER                                 2:2 /* C--VF */
#define CR_CPU_PCI_1_BUS_MASTER_DISABLED                 0x00000000 /* ----V */
#define CR_CPU_PCI_1_BUS_MASTER_ENABLED                  0x00000001 /* C---V */
#define CR_CPU_PCI_1_CAPLIST                                  20:20 /* C--VF */
#define CR_CPU_PCI_1_CAPLIST_NOT_PRESENT                 0x00000000 /* ----V */
#define CR_CPU_PCI_1_CAPLIST_PRESENT                     0x00000001 /* C---V */
#define CR_CPU_PCI_1_66MHZ                                    21:21 /* C--VF */
#define CR_CPU_PCI_1_66MHZ_NOT_CAPABLE                   0x00000000 /* ----V */
#define CR_CPU_PCI_1_66MHZ_CAPABLE                       0x00000001 /* C---V */
#define CR_CPU_PCI_2                                     0x80000008 /* R--4R */
#define CR_CPU_PCI_2_REVISION_ID                                7:0 /* C--VF */
#define CR_CPU_PCI_2_REVISION_ID_A01                     0x000000A1 /* C---V */
#define CR_CPU_PCI_2_REVISION_ID_A02                     0x000000A2 /* ----V */
#define CR_CPU_PCI_2_REVISION_ID_B01                     0x000000B1 /* ----V */
#define CR_CPU_PCI_2_INTERFACE                                 15:8 /* C--VF */
#define CR_CPU_PCI_2_INTERFACE_HOST_BRIDGE               0x00000000 /* C---V */
#define CR_CPU_PCI_2_SUBCLASS                                 23:16 /* C--VF */
#define CR_CPU_PCI_2_SUBCLASS_HOST_BRIDGE                0x00000000 /* C---V */
#define CR_CPU_PCI_2_CLASS                                    31:24 /* C--VF */
#define CR_CPU_PCI_2_CLASS_BRIDGE                        0x00000006 /* C---V */
#define CR_CPU_PCI_3                                     0x8000000C /* R--4R */
#define CR_CPU_PCI_3_LATENCY_TIMER                             15:8 /* C--VF */
#define CR_CPU_PCI_3_LATENCY_TIMER_0_CLOCKS              0x00000000 /* C---V */
#define CR_CPU_PCI_3_HEADER_TYPE                              23:16 /* C--VF */
#define CR_CPU_PCI_3_HEADER_TYPE_MULTIFUNC               0x00000080 /* C---V */
#define CR_CPU_PCI_3_HEADER_TYPE_SINGLEFUNC              0x00000000 /* ----V */
#define CR_CPU_PCI_4                                     0x80000010 /* RW-4R */
#define CR_CPU_PCI_4_SPACE_TYPE                                 0:0 /* C--VF */
#define CR_CPU_PCI_4_SPACE_TYPE_MEMORY                   0x00000000 /* C---V */
#define CR_CPU_PCI_4_SPACE_TYPE_IO                       0x00000001 /* ----V */
#define CR_CPU_PCI_4_ADDRESS_TYPE                               2:1 /* C--VF */
#define CR_CPU_PCI_4_ADDRESS_TYPE_32_BIT                 0x00000000 /* C---V */
#define CR_CPU_PCI_4_ADDRESS_TYPE_20_BIT                 0x00000001 /* ----V */
#define CR_CPU_PCI_4_ADDRESS_TYPE_64_BIT                 0x00000002 /* ----V */
#define CR_CPU_PCI_4_PREFETCHABLE                               3:3 /* C--VF */
#define CR_CPU_PCI_4_PREFETCHABLE_NOT                    0x00000000 /* ----V */
#define CR_CPU_PCI_4_PREFETCHABLE_MERGABLE               0x00000001 /* C---V */
#define CR_CPU_PCI_4_BASE_LOWER_ADDRESS                       28:25 /* RWXUF */
#define CR_CPU_PCI_4_BASE_UPPER_ADDRESS                       31:29 /* RWXUF */
#define CR_CPU_PCI_4_BASE_ADDRESS_512MB                       31:29 /* RWXUF */
#define CR_CPU_PCI_4_BASE_ADDRESS_256MB                       31:28 /* RWXUF */
#define CR_CPU_PCI_4_BASE_ADDRESS_128MB                       31:27 /* RWXUF */
#define CR_CPU_PCI_4_BASE_ADDRESS_64MB                        31:26 /* RWXUF */
#define CR_CPU_PCI_4_BASE_ADDRESS_32MB                        31:25 /* RWXUF */
#define CR_CPU_PCI_13                                    0x80000034 /* R--4R */
#define CR_CPU_PCI_13_CAP_PTR                                   7:0 /* C--VF */
#define CR_CPU_PCI_13_CAP_PTR_AGP                        0x00000040 /* C---V */
#define CR_CPU_AGP_0                                     0x80000040 /* R--4R */
#define CR_CPU_AGP_0_CAP_ID                                     7:0 /* C--VF */
#define CR_CPU_AGP_0_CAP_ID_AGP                          0x00000002 /* C---V */
#define CR_CPU_AGP_0_NEXT_PTR                                  15:8 /* C--VF */
#define CR_CPU_AGP_0_NEXT_PTR_LDT                        0x00000060 /* C---V */
#define CR_CPU_AGP_0_AGP_REV_MINOR                            19:16 /* C--VF */
#define CR_CPU_AGP_0_AGP_REV_MINOR_0                     0x00000000 /* C---V */
#define CR_CPU_AGP_0_AGP_REV_MAJOR                            23:20 /* C--VF */
#define CR_CPU_AGP_0_AGP_REV_MAJOR_2                     0x00000002 /* C---V */
#define CR_CPU_AGP_1                                     0x80000044 /* R--4R */
#define CR_CPU_AGP_1_STATUS_RQ                                31:24 /* C--VF */
#define CR_CPU_AGP_1_STATUS_RQ_32                        0x0000001F /* C---V */
#define CR_CPU_AGP_1_STATUS_SBA                                 9:9 /* C--VF */
#define CR_CPU_AGP_1_STATUS_SBA_NONE                     0x00000000 /* ----V */
#define CR_CPU_AGP_1_STATUS_SBA_CAPABLE                  0x00000001 /* C---V */
#define CR_CPU_AGP_1_STATUS_4G                                  5:5 /* C--VF */
#define CR_CPU_AGP_1_STATUS_4G_NONE                      0x00000000 /* C---V */
#define CR_CPU_AGP_1_STATUS_4G_CAPABLE                   0x00000001 /* ----V */
#define CR_CPU_AGP_1_STATUS_FW                                  4:4 /* C--VF */
#define CR_CPU_AGP_1_STATUS_FW_NONE                      0x00000000 /* ----V */
#define CR_CPU_AGP_1_STATUS_FW_CAPABLE                   0x00000001 /* C---V */
#define CR_CPU_AGP_1_STATUS_RATE                                2:0 /* C--VF */
#define CR_CPU_AGP_1_STATUS_RATE_1X                      0x00000001 /* ----V */
#define CR_CPU_AGP_1_STATUS_RATE_2X                      0x00000002 /* ----V */
#define CR_CPU_AGP_1_STATUS_RATE_1X_AND_2X               0x00000003 /* ----V */
#define CR_CPU_AGP_1_STATUS_RATE_4X                      0x00000004 /* ----V */
#define CR_CPU_AGP_1_STATUS_RATE_1X_2X_4X                0x00000007 /* C---V */
#define CR_CPU_AGP_2                                     0x80000048 /* RW-4R */
#define CR_CPU_AGP_2_COMMAND_SBA_EN                             9:9 /* RWIVF */
#define CR_CPU_AGP_2_COMMAND_SBA_EN_DISABLED             0x00000000 /* RWI-V */
#define CR_CPU_AGP_2_COMMAND_SBA_EN_ENABLED              0x00000001 /* RW--V */
#define CR_CPU_AGP_2_COMMAND_AGP_EN                             8:8 /* RWIVF */
#define CR_CPU_AGP_2_COMMAND_AGP_EN_DISABLED             0x00000000 /* RWI-V */
#define CR_CPU_AGP_2_COMMAND_AGP_EN_ENABLED              0x00000001 /* RW--V */
#define CR_CPU_AGP_2_COMMAND_FW_EN                              4:4 /* RWIVF */
#define CR_CPU_AGP_2_COMMAND_FW_EN_DISABLED              0x00000000 /* RWI-V */
#define CR_CPU_AGP_2_COMMAND_FW_EN_ENABLED               0x00000001 /* RW--V */
#define CR_CPU_AGP_2_COMMAND_DATA_RATE                          2:0 /* RWIUF */
#define CR_CPU_AGP_2_COMMAND_DATA_RATE_1X                0x00000001 /* RWI-V */
#define CR_CPU_AGP_2_COMMAND_DATA_RATE_2X                0x00000002 /* RW--V */
#define CR_CPU_AGP_2_COMMAND_DATA_RATE_4X                0x00000004 /* RW--V */
#define CR_CPU_LDT_0                                     0x80000060 /* R--4R */
#define CR_CPU_LDT_0_CAP_ID                                     7:0 /* C--VF */ 
#define CR_CPU_LDT_0_CAP_ID_LDT                          0x00000008 /* C---V */
#define CR_CPU_LDT_0_CAP_NEXT_PTR                              15:8 /* C--VF */ 
#define CR_CPU_LDT_0_CAP_NEXT_PTR_NULL                   0x00000000 /* C---V */ 
#define CR_CPU_LDT_0_CMD_WARM_RESET                           16:16 /* C--VF */
#define CR_CPU_LDT_0_CMD_WARM_RESET_COLD                 0x00000000 /* ----V */
#define CR_CPU_LDT_0_CMD_WARM_RESET_WARM                 0x00000001 /* C---V */
#define CR_CPU_LDT_0_CMD_DOUBLE_END                           17:17 /* C--VF */ 
#define CR_CPU_LDT_0_CMD_DOUBLE_END_FALSE                0x00000000 /* C---V */
#define CR_CPU_LDT_0_CMD_CAP_TYPE                             31:29 /* C--VF */ 
#define CR_CPU_LDT_0_CMD_CAP_TYPE_HOST                   0x00000001 /* C---V */
#define CR_CPU_LDT_1                                     0x80000064 /* RW-4R */
#define CR_CPU_LDT_1_CTRL_CRC_FLOOD_EN                          1:1 /* C--VF */
#define CR_CPU_LDT_1_CTRL_CRC_FLOOD_EN_OFF               0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_CRC_FLOOD_EN__PROD             0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_CRC_TEST                              2:2 /* C--VF */
#define CR_CPU_LDT_1_CTRL_CRC_TEST_IDLE                  0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_CRC_TEST__PROD                 0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_CRC_FORCE_ERR                         3:3 /* RWIVF */
#define CR_CPU_LDT_1_CTRL_CRC_FORCE_ERR_OFF              0x00000000 /* RWI-V */
#define CR_CPU_LDT_1_CTRL_CRC_FORCE_ERR_ON               0x00000001 /* RW--V */
#define CR_CPU_LDT_1_CTRL_CRC_FORCE_ERR__PROD            0x00000000 /* RW--V */
#define CR_CPU_LDT_1_CTRL_LINK_FAIL                             4:4 /* C--VF */
#define CR_CPU_LDT_1_CTRL_LINK_FAIL_NO                   0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_LINK_FAIL_YES                  0x00000001 /* C---V */
#define CR_CPU_LDT_1_CTRL_LINK_FAIL__PROD                0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_INIT_COMPLETE                         5:5 /* R-IVF */
#define CR_CPU_LDT_1_CTRL_INIT_COMPLETE_NO               0x00000000 /* R-I-V */
#define CR_CPU_LDT_1_CTRL_INIT_COMPLETE_YES              0x00000001 /* R---V */
#define CR_CPU_LDT_1_CTRL_INIT_COMPLETE__PROD            0x00000000 /* R---V */
#define CR_CPU_LDT_1_CTRL_EOC                                   6:6 /* C--VF */
#define CR_CPU_LDT_1_CTRL_EOC_FALSE                      0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_EOC__PROD                      0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_TX_OFF                                7:7 /* C--VF */
#define CR_CPU_LDT_1_CTRL_TX_OFF_NO                      0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_TX_OFF_YES                     0x00000001 /* RW--V */
#define CR_CPU_LDT_1_CTRL_TX_OFF__PROD                   0x00000000 /* C---V */
#define CR_CPU_LDT_1_CTRL_CRC_ERR                              11:8 /* RWIVF */
#define CR_CPU_LDT_1_CTRL_CRC_ERR_NONE                   0x00000000 /* R-I-V */
#define CR_CPU_LDT_1_CTRL_CRC_ERR_BYTE_0                 0x00000001 /* R---V */
#define CR_CPU_LDT_1_CTRL_CRC_ERR_CLEAR_0                0x00000001 /* -W--V */
#define CR_CPU_LDT_1_CTRL_CRC_ERR__PROD                  0x00000000 /* R---V */
#define CR_CPU_LDT_1_CNFG_MAX_LNK_IN                          18:16 /* C--VF */ 
#define CR_CPU_LDT_1_CNFG_MAX_LNK_IN_8                   0x00000000 /* C---V */
#define CR_CPU_LDT_1_CNFG_MAX_LNK_IN__PROD               0x00000000 /* C---V */
#define CR_CPU_LDT_1_CNFG_DW_FC_IN                            19:19 /* C--VF */ 
#define CR_CPU_LDT_1_CNFG_DW_FC_IN_CAP                   0x00000001 /* C---V */
#define CR_CPU_LDT_1_CNFG_DW_FC_IN__PROD                 0x00000001 /* C---V */
#define CR_CPU_LDT_1_CNFG_MAX_LNK_OUT                         22:20 /* C--VF */ 
#define CR_CPU_LDT_1_CNFG_MAX_LNK_OUT_8                  0x00000000 /* C---V */
#define CR_CPU_LDT_1_CNFG_MAX_LNK_OUT__PROD              0x00000000 /* C---V */
#define CR_CPU_LDT_1_CNFG_DW_FC_OUT                           23:23 /* C--VF */ 
#define CR_CPU_LDT_1_CNFG_DW_FC_OUT_CAP                  0x00000001 /* C---V */
#define CR_CPU_LDT_1_CNFG_DW_FC_OUT__PROD                0x00000001 /* C---V */
#define CR_CPU_LDT_1_CNFG_WIDTH_IN                            26:24 /* C--VF */ 
#define CR_CPU_LDT_1_CNFG_WIDTH_IN_8                     0x00000000 /* C---V */
#define CR_CPU_LDT_1_CNFG_WIDTH_IN_16                    0x00000001 /* ----V */
#define CR_CPU_LDT_1_CNFG_WIDTH_IN_32                    0x00000003 /* ----V */
#define CR_CPU_LDT_1_CNFG_WIDTH_IN_2                     0x00000004 /* ----V */
#define CR_CPU_LDT_1_CNFG_WIDTH_IN_4                     0x00000005 /* ----V */
#define CR_CPU_LDT_1_CNFG_WIDTH_IN__PROD                 0x00000000 /* C---V */
#define CR_CPU_LDT_1_CNFG_DW_FC_IN_EN                         27:27 /* RWIVF */
#define CR_CPU_LDT_1_CNFG_DW_FC_IN_EN_OFF                0x00000000 /* RWI-V */
#define CR_CPU_LDT_1_CNFG_DW_FC_IN_EN_ON                 0x00000001 /* RW--V */
#define CR_CPU_LDT_1_CNFG_DW_FC_IN_EN__PROD              0x00000001 /* RW--V */
#define CR_CPU_LDT_1_CNFG_WIDTH_OUT                           30:28 /* C--VF */ 
#define CR_CPU_LDT_1_CNFG_WIDTH_OUT_8                    0x00000000 /* C---V */
#define CR_CPU_LDT_1_CNFG_WIDTH_OUT_16                   0x00000001 /* ----V */
#define CR_CPU_LDT_1_CNFG_WIDTH_OUT_32                   0x00000003 /* ----V */
#define CR_CPU_LDT_1_CNFG_WIDTH_OUT_2                    0x00000004 /* ----V */
#define CR_CPU_LDT_1_CNFG_WIDTH_OUT_4                    0x00000005 /* ----V */
#define CR_CPU_LDT_1_CNFG_WIDTH_OUT__PROD                0x00000000 /* C---V */
#define CR_CPU_LDT_1_CNFG_DW_FC_OUT_EN                        31:31 /* RWIVF */
#define CR_CPU_LDT_1_CNFG_DW_FC_OUT_EN_OFF               0x00000000 /* RWI-V */
#define CR_CPU_LDT_1_CNFG_DW_FC_OUT_EN_ON                0x00000001 /* RW--V */
#define CR_CPU_LDT_1_CNFG_DW_FC_OUT_EN__PROD             0x00000001 /* RW--V */
#define CR_CPU_LDT_2                                     0x80000068 /* RW-4R */
#define CR_CPU_LDT_2_REV_MINOR                                  3:0 /* C--VF */
#define CR_CPU_LDT_2_REV_MINOR_0                         0x00000000 /* C---V */
#define CR_CPU_LDT_2_REV_MAJOR                                  7:4 /* C--VF */
#define CR_CPU_LDT_2_REV_MAJOR_1                         0x00000001 /* C---V */
#define CR_CPU_LDT_2_FREQ                                      11:8 /* C--VF */
#define CR_CPU_LDT_2_FREQ_200                            0x00000000 /* C---V */
#define CR_CPU_LDT_2_FREQ_300                            0x00000001 /* ----V */
#define CR_CPU_LDT_2_FREQ_400                            0x00000002 /* ----V */
#define CR_CPU_LDT_2_FREQ_500                            0x00000003 /* ----V */
#define CR_CPU_LDT_2_FREQ_600                            0x00000004 /* ----V */
#define CR_CPU_LDT_2_FREQ_800                            0x00000005 /* ----V */
#define CR_CPU_LDT_2_FREQ_1000                           0x00000006 /* ----V */
#define CR_CPU_LDT_3_USER_CNFG                           0x8000006C /* RW-4R */
#define CR_CPU_LDT_3_USER_CNFG_WARM_RESET_                      0:0 /* RWIVF */
#define CR_CPU_LDT_3_USER_CNFG_WARM_RESET__ON            0x00000000 /* RWI-V */
#define CR_CPU_LDT_3_USER_CNFG_WARM_RESET__OFF           0x00000001 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_WARM_RESET___PROD         0x00000000 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_TX_FORCE_ORDER_CYA               1:1 /* RWIVF */
#define CR_CPU_LDT_3_USER_CNFG_TX_FORCE_ORDER_CYA_OFF    0x00000000 /* RWI-V */
#define CR_CPU_LDT_3_USER_CNFG_TX_FORCE_ORDER_CYA_ON     0x00000001 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_TX_FORCE_ORDER_CYA__PROD  0x00000000 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_RX_FORCE_ORDER_CYA               2:2 /* RWIVF */
#define CR_CPU_LDT_3_USER_CNFG_RX_FORCE_ORDER_CYA_OFF    0x00000000 /* RWI-V */
#define CR_CPU_LDT_3_USER_CNFG_RX_FORCE_ORDER_CYA_ON     0x00000001 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_RX_FORCE_ORDER_CYA__PROD  0x00000000 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_TX_NONZERO_SEQID                 3:3 /* RWIVF */
#define CR_CPU_LDT_3_USER_CNFG_TX_NONZERO_SEQID_OFF      0x00000000 /* RWI-V */
#define CR_CPU_LDT_3_USER_CNFG_TX_NONZERO_SEQID_ON       0x00000001 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_TX_NONZERO_SEQID__PROD    0x00000000 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_RX_APC_FORCE_ISO                 4:4 /* RWIVF */
#define CR_CPU_LDT_3_USER_CNFG_RX_APC_FORCE_ISO_OFF      0x00000000 /* RWI-V */
#define CR_CPU_LDT_3_USER_CNFG_RX_APC_FORCE_ISO_ON       0x00000001 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_RX_APC_FORCE_ISO__PROD    0x00000000 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PWR_MGMT_DISABLE_CYA             5:5 /* RWIVF */
#define CR_CPU_LDT_3_USER_CNFG_PWR_MGMT_DISABLE_CYA_OFF  0x00000000 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PWR_MGMT_DISABLE_CYA_ON   0x00000001 /* RWI-V */
#define CR_CPU_LDT_3_USER_CNFG_PWR_MGMT_DISABLE_CYA__PROD 0x0000000 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT                   15:8 /* RWIVF */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT_8CLKS       0x00000001 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT_16CLKS      0x00000003 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT_32CLKS      0x00000007 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT_64CLKS      0x0000000f /* RWI-V */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT_128CLKS     0x0000001f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT_256CLKS     0x0000003f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT_512CLKS     0x0000007f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT_1024CLKS    0x000000ff /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_PROBE_TIMEOUT__PROD       0x0000000f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT                23:16 /* RWIVF */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT_8CLKS     0x00000001 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT_16CLKS    0x00000003 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT_32CLKS    0x00000007 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT_64CLKS    0x0000000f /* RWI-V */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT_128CLKS   0x0000001f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT_256CLKS   0x0000003f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT_512CLKS   0x0000007f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT_1024CLKS  0x000000ff /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_SYSIDLE_TIMEOUT__PROD     0x0000000f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT                   31:24 /* RWIVF */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT_64CLKS       0x00000001 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT_128CLKS      0x00000003 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT_256CLKS      0x00000007 /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT_512CLKS      0x0000000f /* RWI-V */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT_1024CLKS     0x0000001f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT_2048CLKS     0x0000003f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT_4096CLKS     0x0000007f /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT_8192CLKS     0x000000ff /* RW--V */
#define CR_CPU_LDT_3_USER_CNFG_DRAM_TIMEOUT__PROD        0x0000000f /* RW--V */
#define CR_CPU_GRAP                                      0x80000080 /* RW-4R */
#define CR_CPU_GRAP_SIZE                                        3:0 /* RWIVF */
#define CR_CPU_GRAP_SIZE_32MB                            0x0000000F /* RWI-V */
#define CR_CPU_GRAP_SIZE_64MB                            0x0000000E /* RW--V */
#define CR_CPU_GRAP_SIZE_128MB                           0x0000000C /* RW--V */
#define CR_CPU_GRAP_SIZE_256MB                           0x00000008 /* RW--V */
#define CR_CPU_GRAP_SIZE_512MB                           0x00000000 /* RW--V */
#define CR_CPU_GRAP_ENABLE                                      8:8 /* RWIVF */
#define CR_CPU_GRAP_ENABLE_FALSE                         0x00000000 /* RWI-V */
#define CR_CPU_GRAP_ENABLE_TRUE                          0x00000001 /* RW--V */
#define CR_CPU_MEMTOP                                    0x80000084 /* RW-4R */
#define CR_CPU_MEMTOP_LIMIT                                   31:24 /* RWIVF */
#define CR_CPU_MEMTOP_LIMIT_16MB                         0x00000000 /* RWI-V */
#define CR_CPU_MEMTOP_LIMIT_32MB                         0x00000001 /* RW--V */
#define CR_CPU_MEMTOP_LIMIT_48MB                         0x00000002 /* RW--V */
#define CR_CPU_MEMTOP_LIMIT_64MB                         0x00000003 /* RW--V */
#define CR_CPU_MEMTOP_LIMIT_128MB                        0x00000007 /* RW--V */
#define CR_CPU_MEMTOP_LIMIT_256MB                        0x0000000F /* RW--V */
#define CR_CPU_MEMTOP_LIMIT_512MB                        0x0000001F /* RW--V */
#define CR_CPU_MEMTOP_LIMIT_1GB                          0x0000003F /* RW--V */
#define CR_CPU_MEMTOP_LIMIT_2GB                          0x0000007F /* RW--V */
#define CR_CPU_MEMTOP_RESERVED                                 23:0 /* C--VF */
#define CR_CPU_MEMTOP_RESERVED_FFFFFF                    0x00FFFFFF /* C---V */
#define CR_CPU_MISC                                      0x80000088 /* RW-4R */
#define CR_CPU_MISC_MDA                                         0:0 /* RWIVF */
#define CR_CPU_MISC_MDA_AGP                              0x00000000 /* RW--V */
#define CR_CPU_MISC_MDA_PCI                              0x00000001 /* RWI-V */
#define CR_CPU_PREF                                      0x8000008C /* RW-4R */
#define CR_CPU_PREF_CONF                                        2:0 /* RWIVF */
#define CR_CPU_PREF_CONF_NOHISTORY                       0x00000000 /* RW--V */
#define CR_CPU_PREF_CONF_CORRECTED                       0x00000001 /* RW--V */
#define CR_CPU_PREF_CONF_HIT1                            0x00000002 /* RW--V */
#define CR_CPU_PREF_CONF_HIT2                            0x00000003 /* RW--V */
#define CR_CPU_PREF_CONF_HIT3                            0x00000004 /* RW--V */
#define CR_CPU_PREF_CONF_HIT4                            0x00000005 /* RW--V */
#define CR_CPU_PREF_CONF_HIT5                            0x00000006 /* RW--V */
#define CR_CPU_PREF_CONF_DISABLED                        0x00000007 /* RWI-V */
#define CR_CPU_PREF_CONF_INIT                            0x00000002 /* RW--V */
#define CR_CPU_PREF_CONF__PROD                           0x00000002 /* RW--V */
#define CR_CPU_PREF_BATCH                                       6:4 /* RWIVF */
#define CR_CPU_PREF_BATCH_1                              0x00000001 /* RWI-V */
#define CR_CPU_PREF_BATCH_INIT                           0x00000001 /* RW--V */
#define CR_CPU_PREF_BATCH__PROD                          0x00000001 /* RW--V */
#define CR_CPU_PREF_THROTTLE                                   11:8 /* RWIVF */
#define CR_CPU_PREF_THROTTLE_4                           0x00000004 /* RWI-V */
#define CR_CPU_PREF_THROTTLE_INIT                        0x00000004 /* RW--V */
#define CR_CPU_PREF_THROTTLE__PROD                       0x00000004 /* RW--V */
#define CR_CPU_PREF_MISS                                      15:12 /* RWIVF */
#define CR_CPU_PREF_MISS_15                              0x0000000F /* RWI-V */
#define CR_CPU_PREF_MISS_INIT                            0x0000000F /* RW--V */
#define CR_CPU_PREF_MISS___PROD                          0x00000003 /* RW--V */
#define CR_CPU_PREF_BYPASS                                    19:16 /* RWIVF */
#define CR_CPU_PREF_BYPASS_6                             0x00000006 /* RWI-V */
#define CR_CPU_PREF_BYPASS_INIT                          0x00000006 /* RW--V */
#define CR_CPU_PREF_BYPASS__PROD                         0x00000006 /* RW--V */
#define CR_CPU_PREF_DRMISS                                    24:20 /* RWIVF */
#define CR_CPU_PREF_DRMISS_31                            0x0000001F /* RWI-V */
#define CR_CPU_PREF_DRMISS_INIT                          0x0000001F /* RW--V */
#define CR_CPU_PREF_DRMISS__PROD                         0x0000001F /* RW--V */
#define CR_CPU_PREF_CODE                                      25:25 /* RWIVF */
#define CR_CPU_PREF_CODE_DISABLED                        0x00000000 /* RW--V */
#define CR_CPU_PREF_CODE_ENABLED                         0x00000001 /* RWI-V */
#define CR_CPU_PREF_CODE_INIT                            0x00000001 /* RW--V */
#define CR_CPU_PREF_CODE__PROD                           0x00000001 /* RW--V */
#define CR_CPU_PREF_DATA                                      26:26 /* RWIVF */
#define CR_CPU_PREF_DATA_DISABLED                        0x00000000 /* RW--V */
#define CR_CPU_PREF_DATA_ENABLED                         0x00000001 /* RWI-V */
#define CR_CPU_PREF_DATA_INIT                            0x00000001 /* RW--V */
#define CR_CPU_PREF_DATA__PROD                           0x00000001 /* RW--V */
#define CR_CPU_PREF_WB                                        27:27 /* RWIVF */
#define CR_CPU_PREF_WB_DISABLED                          0x00000000 /* RW--V */
#define CR_CPU_PREF_WB_ENABLED                           0x00000001 /* RWI-V */
#define CR_CPU_PREF_WB_INIT                              0x00000001 /* RW--V */
#define CR_CPU_PREF_WB__PROD                             0x00000001 /* RW--V */
#define CR_CPU_PREF_WT                                        28:28 /* RWIVF */
#define CR_CPU_PREF_WT_DISABLED                          0x00000000 /* RW--V */
#define CR_CPU_PREF_WT_ENABLED                           0x00000001 /* RWI-V */
#define CR_CPU_PREF_WT_INIT                              0x00000001 /* RW--V */
#define CR_CPU_PREF_WT__PROD                             0x00000001 /* RW--V */
#define CR_CPU_PREF_WP                                        29:29 /* RWIVF */
#define CR_CPU_PREF_WP_DISABLED                          0x00000000 /* RW--V */
#define CR_CPU_PREF_WP_ENABLED                           0x00000001 /* RWI-V */
#define CR_CPU_PREF_WP_INIT                              0x00000001 /* RW--V */
#define CR_CPU_PREF_WP__PROD                             0x00000001 /* RW--V */
#define CR_CPU_PREF_UC                                        30:30 /* RWIVF */
#define CR_CPU_PREF_UC_DISABLED                          0x00000000 /* RWI-V */
#define CR_CPU_PREF_UC_ENABLED                           0x00000001 /* RW--V */
#define CR_CPU_PREF_UC_INIT                              0x00000000 /* RW--V */
#define CR_CPU_PREF_UC__PROD                             0x00000000 /* RW--V */
#define CR_CPU_PREF_WC                                        31:31 /* RWIVF */
#define CR_CPU_PREF_WC_DISABLED                          0x00000000 /* RWI-V */
#define CR_CPU_PREF_WC_ENABLED                           0x00000001 /* RW--V */
#define CR_CPU_PREF_WC_INIT                              0x00000000 /* RW--V */
#define CR_CPU_PREF_WC__PROD                             0x00000000 /* RW--V */
#define CR_CPU_PMCTRL                                    0x80000090 /* RW-4R */
#define CR_CPU_PMCTRL_SEL                                       1:0 /* RWIVF */
#define CR_CPU_PMCTRL_SEL_CPURD                          0x00000000 /* RWI-V */
#define CR_CPU_PMCTRL_SEL_PREF_ELIGIBLE                  0x00000001 /* RW--V */
#define CR_CPU_PMCTRL_SEL_PREF_HIT                       0x00000002 /* RW--V */
#define CR_CPU_PMCTRL_SEL_PREF_SPEC                      0x00000003 /* RW--V */
#define CR_CPU_PMCTRL_SEL_INIT                           0x00000000 /* RW--V */
#define CR_CPU_PMCTRL_INCR                                      8:8 /* RWIVF */
#define CR_CPU_PMCTRL_INCR_DISABLED                      0x00000000 /* RWI-V */
#define CR_CPU_PMCTRL_INCR_ENABLED                       0x00000001 /* RW--V */
#define CR_CPU_PMCTRL_INCR_INIT                          0x00000001 /* RW--V */
#define CR_CPU_PMCTRL_COUNTER                                   9:9 /* CWIVF */
#define CR_CPU_PMCTRL_COUNTER_IGNORE                     0x00000000 /* CWI-V */
#define CR_CPU_PMCTRL_COUNTER_RESET                      0x00000001 /* -W--V */
#define CR_CPU_PMCTRL_COUNTER_INIT                       0x00000001 /* -W--V */
#define CR_CPU_PMCOUNTER                                 0x80000094 /* R--4R */
#define CR_CPU_PMCOUNTER_DATA                                  31:0 /* R--VF */
#define CR_CPU_SSCTRL0                                   0x8000009C /* R--4R */
#define CR_CPU_SSCTRL0_ADDR_CLK_DIV                             7:0 /* RWIVF */
#define CR_CPU_SSCTRL0_ADDR_CLK_DIV_0                    0x00000000 /* RWI-V */
#define CR_CPU_SSCTRL1                                   0x800000A0 /* R--4R */
#define CR_CPU_SSCTRL1_ADDR                                     6:0 /* RWIVF */
#define CR_CPU_SSCTRL1_ADDR_0                            0x00000000 /* RWI-V */
#define CR_CPU_SSCTRL1_ADDR__PROD_C                      0x00000000 /* ----V */
#define CR_CPU_SSCTRL2                                   0x800000A4 /* R--4R */
#define CR_CPU_SSCTRL2_M                                        7:0 /* RWIVF */
#define CR_CPU_SSCTRL2_M_0                               0x00000000 /* RWI-V */
#define CR_CPU_SSCTRL2_N                                       15:8 /* RW-VF */
#define CR_CPU_SSCTRL2_N_0                               0x00000000 /* RWI-V */
#define CR_CPU_SSCTRL3                                   0x800000A8 /* R--4R */
#define CR_CPU_SSCTRL3_RUN                                      0:0 /* RWIVF */
#define CR_CPU_SSCTRL3_RUN_DISABLE                       0x00000000 /* RWI-V */
#define CR_CPU_SSCTRL3_RUN_ENABLE                        0x00000001 /* RW--V */
#define CR_CPU_DEBUG                                     0x800000AC /* R--4R */
#define CR_CPU_DEBUG_SEL                                        2:0 /* RWIVF */
#define CR_CPU_DEBUG_SEL_0                               0x00000000 /* RWI-V */
#define CR_CPU_DEBUG_FINE_SEL                                   5:3 /* RWIVF */
#define CR_CPU_DEBUG_FINE_SEL_0                          0x00000000 /* RWI-V */
#define CR_CPU_DEBUG_ENABLE                                     6:6 /* RWIVF */
#define CR_CPU_DEBUG_ENABLE_OFF                          0x00000000 /* RWI-V */
#define CR_CPU_COMDBG_0                                  0x800000B0 /* RW-4R */
#define CR_CPU_COMDBG_0_C2MPRIO                                 0:0 /* RWIVF */
#define CR_CPU_COMDBG_0_C2MPRIO_READ                     0x00000000 /* RW--V */
#define CR_CPU_COMDBG_0_C2MPRIO_WRITE                    0x00000001 /* RWI-V */
#define CR_CPU_COMDBG_0_SPARES                                 31:1 /* RWIVF */
#define CR_CPU_COMDBG_0_SPARES_0                         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0                            0x800000C0 /* RW-4R */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG0_RE                        0:0 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG0_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG0_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG0_WE                        1:1 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG0_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG0_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG1_RE                        4:4 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG1_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG1_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG1_WE                        5:5 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG1_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG1_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG2_RE                        8:8 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG2_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG2_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG2_WE                        9:9 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG2_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG2_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG3_RE                      12:12 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG3_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG3_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG3_WE                      13:13 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG3_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG3_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG4_RE                      16:16 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG4_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG4_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG4_WE                      17:17 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG4_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP0_LEGSEG4_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1                            0x800000C4 /* RW-4R */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG5_RE                        0:0 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG5_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG5_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG5_WE                        1:1 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG5_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG5_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG6_RE                        4:4 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG6_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG6_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG6_WE                        5:5 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG6_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG6_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG7_RE                        8:8 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG7_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG7_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG7_WE                        9:9 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG7_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG7_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG8_RE                      12:12 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG8_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG8_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG8_WE                      13:13 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG8_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG8_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG9_RE                      16:16 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG9_RE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG9_RE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG9_WE                      17:17 /* RWIVF */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG9_WE_DISABLE         0x00000000 /* RWI-V */
#define CR_CPU_SL1_LEGSEGGRP1_LEGSEG9_WE_ENABLE          0x00000001 /* RW--V */
#define CR_CPU_SL1_SMRAM                                 0x800000C8 /* RW-4R */
#define CR_CPU_SL1_SMRAM_SMRAM_EN                               0:0 /* RWIVF */
#define CR_CPU_SL1_SMRAM_SMRAM_EN_DISABLE                0x00000000 /* RWI-V */
#define CR_CPU_SL1_SMRAM_SMRAM_EN_ENABLE                 0x00000001 /* RW--V */
#define CR_CPU_SL1_SMRAM_CSEG_EN                                1:1 /* RWIVF */
#define CR_CPU_SL1_SMRAM_CSEG_EN_DISABLE                 0x00000000 /* RWI-V */
#define CR_CPU_SL1_SMRAM_CSEG_EN_ENABLE                  0x00000001 /* RW--V */
#define CR_CPU_SL1_SMRAM_HSEG_EN                                2:2 /* RWIVF */
#define CR_CPU_SL1_SMRAM_HSEG_EN_DISABLE                 0x00000000 /* RWI-V */
#define CR_CPU_SL1_SMRAM_HSEG_EN_ENABLE                  0x00000001 /* RW--V */
#define CR_CPU_SL1_SMRAM_TSEG_EN                                3:3 /* RWIVF */
#define CR_CPU_SL1_SMRAM_TSEG_EN_DISABLE                 0x00000000 /* RWI-V */
#define CR_CPU_SL1_SMRAM_TSEG_EN_ENABLE                  0x00000001 /* RW--V */
#define CR_CPU_SL1_SMRAM_INIT_MODE                              4:4 /* RWIVF */
#define CR_CPU_SL1_SMRAM_INIT_MODE_DISABLE               0x00000000 /* RWI-V */
#define CR_CPU_SL1_SMRAM_INIT_MODE_ENABLE                0x00000001 /* RW--V */
#define CR_CPU_SL1_SMRAM_CODE_MODE                              5:5 /* RWIVF */
#define CR_CPU_SL1_SMRAM_CODE_MODE_DISABLE               0x00000000 /* RWI-V */
#define CR_CPU_SL1_SMRAM_CODE_MODE_ENABLE                0x00000001 /* RW--V */
#define CR_CPU_SL1_SMRAM_TSEG_SZ                               10:8 /* RWIVF */
#define CR_CPU_SL1_SMRAM_TSEG_SZ_128K                    0x00000000 /* RWI-V */
#define CR_CPU_SL1_SMRAM_TSEG_SZ_256K                    0x00000001 /* RW--V */
#define CR_CPU_SL1_SMRAM_TSEG_SZ_384K                    0x00000002 /* RW--V */
#define CR_CPU_SL1_SMRAM_TSEG_SZ_512K                    0x00000003 /* RW--V */
#define CR_CPU_SL1_SMRAM_TSEG_SZ_640K                    0x00000004 /* RW--V */
#define CR_CPU_SL1_SMRAM_TSEG_SZ_768K                    0x00000005 /* RW--V */
#define CR_CPU_SL1_SMRAM_TSEG_SZ_896K                    0x00000006 /* RW--V */
#define CR_CPU_SL1_SMRAM_TSEG_SZ_1M                      0x00000007 /* RW--V */
#define CR_CPU_SL1_PRITRANS                              0x800000CC /* RW-4R */
#define CR_CPU_SL1_PRITRANS_HIGHPRI                             1:0 /* RWIVF */
#define CR_CPU_SL1_PRITRANS_HIGHPRI_NONE                 0x00000000 /* RWI-V */
#define CR_CPU_SL1_PRITRANS_HIGHPRI_NONMEM               0x00000001 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HIGHPRI_PROBES               0x00000002 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMPROBES                           6:4 /* RWIVF */
#define CR_CPU_SL1_PRITRANS_NUMPROBES_1                  0x00000000 /* RWI-V */
#define CR_CPU_SL1_PRITRANS_NUMPROBES_2                  0x00000001 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMPROBES_3                  0x00000002 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMPROBES_4                  0x00000003 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMPROBES_5                  0x00000004 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMPROBES_6                  0x00000005 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMPROBES_7                  0x00000006 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMPROBES_8                  0x00000007 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMNONMEM                          10:8 /* RWIVF */
#define CR_CPU_SL1_PRITRANS_NUMNONMEM_1                  0x00000000 /* RWI-V */
#define CR_CPU_SL1_PRITRANS_NUMNONMEM_2                  0x00000001 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMNONMEM_3                  0x00000002 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMNONMEM_4                  0x00000003 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMNONMEM_5                  0x00000004 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMNONMEM_6                  0x00000005 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMNONMEM_7                  0x00000006 /* RW--V */
#define CR_CPU_SL1_PRITRANS_NUMNONMEM_8                  0x00000007 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_PROBES                    12:12 /* RWIVF */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_PROBES_OFF           0x00000000 /* RWI-V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_PROBES_ON            0x00000001 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_NONMEM                    14:14 /* RWIVF */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_NONMEM_OFF           0x00000000 /* RWI-V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_NONMEM_ON            0x00000001 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_LIMIT                     18:16 /* RWIVF */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_LIMIT_1              0x00000000 /* RWI-V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_LIMIT_2              0x00000001 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_LIMIT_3              0x00000002 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_LIMIT_4              0x00000003 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_LIMIT_5              0x00000004 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_LIMIT_6              0x00000005 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_LIMIT_7              0x00000006 /* RW--V */
#define CR_CPU_SL1_PRITRANS_HOLDBUS_LIMIT_8              0x00000007 /* RW--V */
#define CR_CPU_SL1_MEMREAD                               0x800000D0 /* RW-4R */
#define CR_CPU_SL1_MEMREAD_RDV_EARLY                            0:0 /* RWIVF */
#define CR_CPU_SL1_MEMREAD_RDV_EARLY_DISABLE             0x00000000 /* RWI-V */
#define CR_CPU_SL1_MEMREAD_RDV_EARLY_ENABLE              0x00000001 /* RW--V */
#define CR_CPU_SL1_DEFERRED                              0x800000D4 /* RW-4R */
#define CR_CPU_SL1_DEFERRED_ONEENTRY                            0:0 /* RWIVF */
#define CR_CPU_SL1_DEFERRED_ONEENTRY_DISABLE             0x00000000 /* RW--V */
#define CR_CPU_SL1_DEFERRED_ONEENTRY_ENABLE              0x00000001 /* RWI-V */
#define CR_CPU_SL1_DEFERRED_NEVERDEFER                          2:2 /* RWIVF */
#define CR_CPU_SL1_DEFERRED_NEVERDEFER_DISABLE           0x00000000 /* RWI-V */
#define CR_CPU_SL1_DEFERRED_NEVERDEFER_ENABLE            0x00000001 /* RW--V */
#define CR_CPU_SL1_RETRY                                 0x800000D8 /* RW-4R */
#define CR_CPU_SL1_RETRY_TIMER_LIMIT                           15:0 /* RWIVF */
#define CR_CPU_SL1_RETRY_TIMER_LIMIT_MAX                 0x0000FFFF /* RWI-V */
#define CR_CPU_SL1_RETRY_TIMER_ENABLE                         16:16 /* RWIVF */
#define CR_CPU_SL1_RETRY_TIMER_ENABLE_OFF                0x00000000 /* RWI-V */
#define CR_CPU_SL1_RETRY_TIMER_ENABLE_ON                 0x00000001 /* RW--V */
#define CR_CPU_SL1_RETRY_MATCH_ADDR                           20:20 /* RWIVF */
#define CR_CPU_SL1_RETRY_MATCH_ADDR_OFF                  0x00000000 /* RW--V */
#define CR_CPU_SL1_RETRY_MATCH_ADDR_ON                   0x00000001 /* RWI-V */
#define CR_CPU_SL1_RETRY_MATCH_REQA                           21:21 /* RWIVF */
#define CR_CPU_SL1_RETRY_MATCH_REQA_OFF                  0x00000000 /* RW--V */
#define CR_CPU_SL1_RETRY_MATCH_REQA_ON                   0x00000001 /* RWI-V */
#define CR_CPU_SL1_RETRY_MATCH_REQB                           22:22 /* RWIVF */
#define CR_CPU_SL1_RETRY_MATCH_REQB_OFF                  0x00000000 /* RW--V */
#define CR_CPU_SL1_RETRY_MATCH_REQB_ON                   0x00000001 /* RWI-V */
#define CR_CPU_SL1_RETRY_MATCH_MEMATTR                        23:23 /* RWIVF */
#define CR_CPU_SL1_RETRY_MATCH_MEMATTR_OFF               0x00000000 /* RW--V */
#define CR_CPU_SL1_RETRY_MATCH_MEMATTR_ON                0x00000001 /* RWI-V */
#define CR_CPU_SL1_RETRY_MATCH_BE                             24:24 /* RWIVF */
#define CR_CPU_SL1_RETRY_MATCH_BE_OFF                    0x00000000 /* RW--V */
#define CR_CPU_SL1_RETRY_MATCH_BE_ON                     0x00000001 /* RWI-V */
#define CR_CPU_SL1_RETRY_MATCH_SMM                            25:25 /* RWIVF */
#define CR_CPU_SL1_RETRY_MATCH_SMM_OFF                   0x00000000 /* RW--V */
#define CR_CPU_SL1_RETRY_MATCH_SMM_ON                    0x00000001 /* RWI-V */
#define CR_CPU_SL1_RETRY_MATCH_SPLCK                          26:26 /* RWIVF */
#define CR_CPU_SL1_RETRY_MATCH_SPLCK_OFF                 0x00000000 /* RW--V */
#define CR_CPU_SL1_RETRY_MATCH_SPLCK_ON                  0x00000001 /* RWI-V */
#define CR_CPU_SL1_RETRY_MATCH_DID                            27:27 /* RWIVF */
#define CR_CPU_SL1_RETRY_MATCH_DID_OFF                   0x00000000 /* RWI-V */
#define CR_CPU_SL1_RETRY_MATCH_DID_ON                    0x00000001 /* RW--V */
#define CR_CPU_SL1_RETRY_MATCH_DEN                            28:28 /* RWIVF */
#define CR_CPU_SL1_RETRY_MATCH_DEN_OFF                   0x00000000 /* RWI-V */
#define CR_CPU_SL1_RETRY_MATCH_DEN_ON                    0x00000001 /* RW--V */
#define CR_CPU_SL1_CYA                                   0x800000DC /* RW-4R */
#define CR_CPU_SL1_CYA_WP_DISCARD                               0:0 /* RWIVF */
#define CR_CPU_SL1_CYA_WP_DISCARD_DISABLE                0x00000000 /* RWI-V */
#define CR_CPU_SL1_CYA_WP_DISCARD_ENABLE                 0x00000001 /* RW--V */
#define CR_CPU_SL1_CYA_WP_NOREDIRECT                            1:1 /* RWIVF */
#define CR_CPU_SL1_CYA_WP_NOREDIRECT_DISABLE             0x00000000 /* RWI-V */
#define CR_CPU_SL1_CYA_WP_NOREDIRECT_ENABLE              0x00000001 /* RW--V */
#define CR_CPU_S2K_CONTROL0                              0x800000E0 /* RW-4R */
#define CR_CPU_S2K_CONTROL0_BYPASS                              0:0 /* RWIVF */
#define CR_CPU_S2K_CONTROL0_BYPASS_DISABLE               0x00000000 /* RWI-V */
#define CR_CPU_S2K_CONTROL0_BYPASS_ENABLE                0x00000001 /* RW--V */
#define CR_CPU_S2K_CONTROL0_PROBE                               1:1 /* RWIVF */
#define CR_CPU_S2K_CONTROL0_PROBE_DISABLE                0x00000000 /* RW--V */
#define CR_CPU_S2K_CONTROL0_PROBE_ENABLE                 0x00000001 /* RWI-V */
#define CR_CPU_S2K_CONTROL0_2BIT                                2:2 /* RWIVF */
#define CR_CPU_S2K_CONTROL0_2BIT_DISABLE                 0x00000000 /* RW--V */
#define CR_CPU_S2K_CONTROL0_2BIT_ENABLE                  0x00000001 /* RWI-V */
#define CR_CPU_S2K_CONTROL0_RDATAPACING                         3:3 /* RWIVF */
#define CR_CPU_S2K_CONTROL0_RDATAPACING_DISABLE          0x00000000 /* RWI-V */
#define CR_CPU_S2K_CONTROL0_RDATAPACING_ENABLE           0x00000001 /* RW--V */
#define CR_CPU_S2K_CONTROL0_PROBELIMIT                        18:16 /* RWIVF */
#define CR_CPU_S2K_CONTROL0_PROBELIMIT_1                 0x00000000 /* RWI-V */
#define CR_CPU_S2K_CONTROL0_PROBELIMIT_2                 0x00000001 /* RW--V */
#define CR_CPU_S2K_CONTROL0_PROBELIMIT_3                 0x00000002 /* RW--V */
#define CR_CPU_S2K_CONTROL0_PROBELIMIT_4                 0x00000003 /* RW--V */
#define CR_CPU_S2K_CONTROL0_PROBELIMIT_5                 0x00000004 /* RW--V */
#define CR_CPU_S2K_CONTROL0_PROBELIMIT_6                 0x00000005 /* RW--V */
#define CR_CPU_S2K_CONTROL0_PROBELIMIT_7                 0x00000006 /* RW--V */
#define CR_CPU_S2K_CONTROL0_PROBELIMIT_8                 0x00000007 /* RW--V */
#define CR_CPU_S2K_CONTROL0_ACKLIMIT                          22:19 /* C--VF */
#define CR_CPU_S2K_CONTROL0_ACKLIMIT_VALUE               0x00000008 /* C---V */
#define CR_CPU_S2K_CONTROL1                              0x800000E4 /* RW-4R */
#define CR_CPU_S2K_CONTROL1_SYSDCIN_DEL                         2:0 /* R-XVF */
#define CR_CPU_S2K_CONTROL1_SYSDCIN_DEL_1                0x00000001 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCIN_DEL_2                0x00000002 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCIN_DEL_3                0x00000003 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCIN_DEL_4                0x00000004 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCIN_DEL_5                0x00000005 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCIN_DEL_6                0x00000006 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCIN_DEL_7                0x00000007 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCOUT_DEL                        5:4 /* R-XVF */
#define CR_CPU_S2K_CONTROL1_SYSDCOUT_DEL_RSVD            0x00000000 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCOUT_DEL_1               0x00000001 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCOUT_DEL_2               0x00000002 /* R---V */
#define CR_CPU_S2K_CONTROL1_SYSDCOUT_DEL_3               0x00000003 /* R---V */
#define CR_CPU_S2K_CONTROL1_RDTOWR_DEL                          8:7 /* R-XVF */
#define CR_CPU_S2K_CONTROL1_RDTOWR_DEL_1                 0x00000000 /* R---V */
#define CR_CPU_S2K_CONTROL1_RDTOWR_DEL_2                 0x00000001 /* R---V */
#define CR_CPU_S2K_CONTROL1_RDTOWR_DEL_3                 0x00000002 /* R---V */
#define CR_CPU_S2K_CONTROL1_RDTOWR_DEL_4                 0x00000003 /* R---V */
#define CR_CPU_S2K_CONTROL1_WRTORD_DEL                        10:10 /* R-XVF */
#define CR_CPU_S2K_CONTROL1_WRTORD_DEL_1                 0x00000000 /* R---V */
#define CR_CPU_S2K_CONTROL1_WRTORD_DEL_2                 0x00000001 /* R---V */
#define CR_CPU_S2K_CONTROL1_WRDATA_DEL                        14:12 /* R-XVF */
#define CR_CPU_S2K_CONTROL1_WRDATA_DEL_1                 0x00000001 /* R---V */
#define CR_CPU_S2K_CONTROL1_WRDATA_DEL_2                 0x00000002 /* R---V */
#define CR_CPU_S2K_CONTROL1_WRDATA_DEL_3                 0x00000003 /* R---V */
#define CR_CPU_S2K_CONTROL1_WRDATA_DEL_4                 0x00000004 /* R---V */
#define CR_CPU_S2K_CONTROL1_WRDATA_DEL_5                 0x00000005 /* R---V */
#define CR_CPU_S2K_CONTROL1_WRDATA_DEL_6                 0x00000006 /* R---V */
#define CR_CPU_S2K_CONTROL1_WRDATA_DEL_7                 0x00000007 /* R---V */
#define CR_CPU_S2K_CONTROL1_XCAARB_PRCOUNT                    18:16 /* RWIVF */
#define CR_CPU_S2K_CONTROL1_XCAARB_PRCOUNT_0             0x00000000 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_PRCOUNT_1             0x00000001 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_PRCOUNT_2             0x00000002 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_PRCOUNT_3             0x00000003 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_PRCOUNT_4             0x00000004 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_PRCOUNT_5             0x00000005 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_PRCOUNT_6             0x00000006 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_PRCOUNT_7             0x00000007 /* RWI-V */
#define CR_CPU_S2K_CONTROL1_XCAARB_RDCOUNT                    21:19 /* RWIVF */
#define CR_CPU_S2K_CONTROL1_XCAARB_RDCOUNT_0             0x00000000 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_RDCOUNT_1             0x00000001 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_RDCOUNT_2             0x00000002 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_RDCOUNT_3             0x00000003 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_RDCOUNT_4             0x00000004 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_RDCOUNT_5             0x00000005 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_RDCOUNT_6             0x00000006 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_RDCOUNT_7             0x00000007 /* RWI-V */
#define CR_CPU_S2K_CONTROL1_XCAARB_WRCOUNT                    24:22 /* RWIVF */
#define CR_CPU_S2K_CONTROL1_XCAARB_WRCOUNT_0             0x00000000 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_WRCOUNT_1             0x00000001 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_WRCOUNT_2             0x00000002 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_WRCOUNT_3             0x00000003 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_WRCOUNT_4             0x00000004 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_WRCOUNT_5             0x00000005 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_WRCOUNT_6             0x00000006 /* RW--V */
#define CR_CPU_S2K_CONTROL1_XCAARB_WRCOUNT_7             0x00000007 /* RWI-V */
#define CR_CPU_S2K_CONTROL1_HALTDISC                          25:25 /* RWIVF */
#define CR_CPU_S2K_CONTROL1_HALTDISC_DISABLE             0x00000000 /* RWI-V */
#define CR_CPU_S2K_CONTROL1_HALTDISC_ENABLE              0x00000001 /* RW--V */
#define CR_CPU_S2K_CONTROL1_STOPGRANTDISC                     26:26 /* RWIVF */
#define CR_CPU_S2K_CONTROL1_STOPGRANTDISC_DISABLE        0x00000000 /* RWI-V */
#define CR_CPU_S2K_CONTROL1_STOPGRANTDISC_ENABLE         0x00000001 /* RW--V */
#define CR_CPU_S2K_CONTROL1_RIH                               27:27 /* RWIVF */
#define CR_CPU_S2K_CONTROL1_RIH_DISABLE                  0x00000000 /* RWI-V */
#define CR_CPU_S2K_CONTROL1_RIH_ENABLE                   0x00000001 /* RW--V */
#define CR_CPU_STRAP                                     0x800000F0 /* R--4R */
#define CR_CPU_STRAP_BSEL                                       1:0 /* R--VF */
#define CR_CPU_STRAP_BSEL_66                             0x00000000 /* R---V */
#define CR_CPU_STRAP_BSEL_100                            0x00000001 /* R---V */
#define CR_CPU_STRAP_BSEL_TUALATIN                       0x00000002 /* R---V */
#define CR_CPU_STRAP_BSEL_133                            0x00000003 /* R---V */
#define CR_CPU_STRAP_FSBSET                                     2:2 /* R--VF */
#define CR_CPU_STRAP_FSBSET_ROM                          0x00000000 /* R---V */
#define CR_CPU_STRAP_FSBSET_AUTO                         0x00000001 /* R---V */
#define CR_CPU_STRAP_BMODE                                      3:3 /* R--VF */
#define CR_CPU_STRAP_BMODE_SAFE                          0x00000000 /* R---V */
#define CR_CPU_STRAP_BMODE_USER                          0x00000001 /* R---V */
#define CR_CPU_STRAP_FID                                      31:28 /* R--VF */
#define CR_CPU_CST_PCI_0                                 0x80000300 /* R--4R */
#define CR_CPU_CST_PCI_0_VENDOR_ID                             15:0 /* C--VF */
#define CR_CPU_CST_PCI_0_VENDOR_ID_NVIDIA                0x000010DE /* C---V */
#define CR_CPU_CST_PCI_0_DEVICE_ID                            31:16 /* R--VF */
#define CR_CPU_CST_PCI_0_DEVICE_ID_NV1B_SDR_64           0x000001A8 /* R---V */
#define CR_CPU_CST_PCI_0_DEVICE_ID_NV1B_SDR_128          0x000001A9 /* R---V */
#define CR_CPU_CST_PCI_0_DEVICE_ID_NV1B_DDR_64           0x000001AA /* R---V */
#define CR_CPU_CST_PCI_0_DEVICE_ID_NV1B_DDR_128          0x000001AB /* R---V */
#define CR_CPU_CST_PCI_1                                 0x80000304 /* R--4R */
#define CR_CPU_CST_PCI_1_IO_SPACE                               0:0 /* C--VF */
#define CR_CPU_CST_PCI_1_IO_SPACE_DISABLED               0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_MEMORY_SPACE                           1:1 /* C--VF */
#define CR_CPU_CST_PCI_1_MEMORY_SPACE_DISABLED           0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_BUS_MASTER                             2:2 /* C--VF */
#define CR_CPU_CST_PCI_1_BUS_MASTER_DISABLED             0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_SPECIAL_CYCLE                          3:3 /* C--VF */
#define CR_CPU_CST_PCI_1_SPECIAL_CYCLE_DISABLED          0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_WRITE_AND_INVAL                        4:4 /* C--VF */
#define CR_CPU_CST_PCI_1_WRITE_AND_INVAL_DISABLED        0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_PALETTE_SNOOP                          5:5 /* C--VF */
#define CR_CPU_CST_PCI_1_PALETTE_SNOOP_DISABLED          0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_PERR                                   6:6 /* C--VF */
#define CR_CPU_CST_PCI_1_PERR_DISABLED                   0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_STEP                                   7:7 /* C--VF */
#define CR_CPU_CST_PCI_1_STEP_DISABLED                   0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_SERR                                   8:8 /* C--VF */
#define CR_CPU_CST_PCI_1_SERR_DISABLED                   0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_BACK2BACK                              9:9 /* C--VF */
#define CR_CPU_CST_PCI_1_BACK2BACK_DISABLED              0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_CAPLIST                              20:20 /* C--VF */
#define CR_CPU_CST_PCI_1_CAPLIST_NOT_PRESENT             0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_66MHZ                                21:21 /* C--VF */
#define CR_CPU_CST_PCI_1_66MHZ_CAPABLE                   0x00000001 /* C---V */
#define CR_CPU_CST_PCI_1_FAST_BACK2BACK                       23:23 /* C--VF */
#define CR_CPU_CST_PCI_1_FAST_BACK2BACK_INCAPABLE        0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_MASTER_DATA_PERR                     24:24 /* C--VF */
#define CR_CPU_CST_PCI_1_MASTER_DATA_PERR_NOT_ACTIVE     0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_DEVSEL_TIMING                        26:25 /* C--VF */
#define CR_CPU_CST_PCI_1_DEVSEL_TIMING_FAST              0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_SIGNALED_TARGET                      27:27 /* C--VF */
#define CR_CPU_CST_PCI_1_SIGNALED_TARGET_NO_ABORT        0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_RECEIVED_TARGET                      28:28 /* C--VF */
#define CR_CPU_CST_PCI_1_RECEIVED_TARGET_NO_ABORT        0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_RECEIVED_MASTER                      29:29 /* C--VF */
#define CR_CPU_CST_PCI_1_RECEIVED_MASTER_NO_ABORT        0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_SIGNALED_SERR                        30:30 /* C--VF */
#define CR_CPU_CST_PCI_1_SIGNALED_SERR_NOT_ACTIVE        0x00000000 /* C---V */
#define CR_CPU_CST_PCI_1_DETECTED_PERR                        31:31 /* C--VF */
#define CR_CPU_CST_PCI_1_DETECTED_PERR_NOT_ACTIVE        0x00000000 /* C---V */
#define CR_CPU_CST_PCI_2                                 0x80000308 /* R--4R */
#define CR_CPU_CST_PCI_2_REVISION_ID                            7:0 /* R--VF */
#define CR_CPU_CST_PCI_2_REVISION_ID_A01                 0x000000A1 /* R---V */
#define CR_CPU_CST_PCI_2_REVISION_ID_A02                 0x000000A2 /* R---V */
#define CR_CPU_CST_PCI_2_CLASS_CODE                            31:8 /* R--VF */
#define CR_CPU_CST_PCI_2_CLASS_CODE_MEM_CTRL             0x00050000 /* R---V */
#define CR_CPU_CST_PCI_3                                 0x8000030C /* R--4R */
#define CR_CPU_CST_PCI_3_CACHE_LINE_SIZE                        7:0 /* C--VF */
#define CR_CPU_CST_PCI_3_CACHE_LINE_SIZE_0               0x00000000 /* C---V */
#define CR_CPU_CST_PCI_3_LATENCY_TIMER                        15:11 /* C--VF */
#define CR_CPU_CST_PCI_3_LATENCY_TIMER_0_CLOCKS          0x00000000 /* C---V */
#define CR_CPU_CST_PCI_3_HEADER_TYPE_DEVICE                   22:16 /* C--VF */
#define CR_CPU_CST_PCI_3_HEADER_TYPE_DEVICE_NON_BRIDGE   0x00000000 /* C---V */
#define CR_CPU_CST_PCI_3_HEADER_TYPE_FUNC                     23:23 /* C--VF */
#define CR_CPU_CST_PCI_3_HEADER_TYPE_FUNC_MULTIFUNC      0x00000001 /* C---V */
#define CR_CPU_CST_PCI_4(i)                      (0x80000310+(i)*4) /* R--4A */
#define CR_CPU_CST_PCI_4__SIZE_1                                  7 /*       */
#define CR_CPU_CST_PCI_4_RESERVED                              31:0 /* C--VF */
#define CR_CPU_CST_PCI_4_RESERVED_0                      0x00000000 /* C---V */
#define CR_CPU_CST_PCI_11                                0x8000032C /* R--4R */
#define CR_CPU_CST_PCI_11_SUBSYSTEM_VENDOR_ID                  15:0 /* C--VF */
#define CR_CPU_CST_PCI_11_SUBSYSTEM_VENDOR_ID_NONE       0x00000000 /* C---V */
#define CR_CPU_CST_PCI_11_SUBSYSTEM_ID                        31:16 /* C--VF */
#define CR_CPU_CST_PCI_11_SUBSYSTEM_ID_NONE              0x00000000 /* C---V */
#define CR_CPU_CST_PCI_12                                0x80000330 /* R--4R */
#define CR_CPU_CST_PCI_12_RESERVED                             31:0 /* C--VF */
#define CR_CPU_CST_PCI_12_RESERVED_0                     0x00000000 /* C---V */
#define CR_CPU_CST_PCI_13                                0x80000334 /* R--4R */
#define CR_CPU_CST_PCI_13_CAP_PTR                               7:0 /* C--VF */
#define CR_CPU_CST_PCI_13_CAP_PTR_NONE                   0x00000000 /* C---V */
#define CR_CPU_CST_PCI_14                                0x80000338 /* R--4R */
#define CR_CPU_CST_PCI_14_RESERVED                             31:0 /* C--VF */
#define CR_CPU_CST_PCI_14_RESERVED_0                     0x00000000 /* C---V */
#define CR_CPU_CST_PCI_15                                0x8000033C /* R--4R */
#define CR_CPU_CST_PCI_15_INTR_LINE                             7:0 /* C--VF */
#define CR_CPU_CST_PCI_15_INTR_LINE_IRQ0                 0x00000000 /* C---V */
#define CR_CPU_CST_PCI_15_INTR_PIN                             15:8 /* C--VF */
#define CR_CPU_CST_PCI_15_INTR_PIN_NONE                  0x00000000 /* C---V */
#define CR_CPU_CST_PCI_15_MIN_GNT                             23:16 /* C--VF */
#define CR_CPU_CST_PCI_15_MIN_GNT_NO_REQUIREMENTS        0x00000000 /* C---V */
#define CR_CPU_CST_PCI_15_MAX_LAT                             31:24 /* C--VF */
#define CR_CPU_CST_PCI_15_MAX_LAT_NO_REQUIREMENTS        0x00000000 /* C---V */
#define CR_CPU_CST_0                                     0x80000340 /* RW-4R */
#define CR_CPU_CST_0_CSHAPE_CPU_SAMPLE                          3:0 /* RWIVF */
#define CR_CPU_CST_0_CSHAPE_CPU_SAMPLE_0                 0x00000000 /* RWI-V */
#define CR_CPU_CST_0_CTRIM_CPU_SAMPLE                           7:4 /* RWIVF */
#define CR_CPU_CST_0_CTRIM_CPU_SAMPLE_0                  0x00000000 /* RWI-V */
#define CR_CPU_CST_0_CSHAPE_CPU_HOLD                           11:8 /* RWIVF */
#define CR_CPU_CST_0_CSHAPE_CPU_HOLD_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_0_CTRIM_CPU_HOLD                           15:12 /* RWIVF */
#define CR_CPU_CST_0_CTRIM_CPU_HOLD_0                    0x00000000 /* RWI-V */
#define CR_CPU_CST_0_CSHAPE_MEM_SAMPLE                        19:16 /* RWIVF */
#define CR_CPU_CST_0_CSHAPE_MEM_SAMPLE_0                 0x00000000 /* RWI-V */
#define CR_CPU_CST_0_CTRIM_MEM_SAMPLE                         23:20 /* RWIVF */
#define CR_CPU_CST_0_CTRIM_MEM_SAMPLE_0                  0x00000000 /* RWI-V */
#define CR_CPU_CST_0_CSHAPE_MEM_HOLD                          27:24 /* RWIVF */
#define CR_CPU_CST_0_CSHAPE_MEM_HOLD_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_0_CTRIM_MEM_HOLD                           31:28 /* RWIVF */
#define CR_CPU_CST_0_CTRIM_MEM_HOLD_0                    0x00000000 /* RWI-V */
#define CR_CPU_CST_1                                     0x80000344 /* RW-4R */
#define CR_CPU_CST_1_CSHAPE_AGPCLKOUT                           3:0 /* RWIVF */
#define CR_CPU_CST_1_CSHAPE_AGPCLKOUT_0                  0x00000000 /* RWI-V */
#define CR_CPU_CST_1_CTRIM_AGPCLKOUT                            7:4 /* RWIVF */
#define CR_CPU_CST_1_CTRIM_AGPCLKOUT_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_1_CSHAPE_AGPCLKFB                           11:8 /* RWIVF */
#define CR_CPU_CST_1_CSHAPE_AGPCLKFB_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_1_CTRIM_AGPCLKFB                           15:12 /* RWIVF */
#define CR_CPU_CST_1_CTRIM_AGPCLKFB_0                    0x00000000 /* RWI-V */
#define CR_CPU_CST_1_CTRIM_CPUOCLK                            19:16 /* RWIVF */
#define CR_CPU_CST_1_CTRIM_CPUOCLK_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_1_CTRIM_CPUCLK_MC                          23:20 /* RWIVF */
#define CR_CPU_CST_1_CTRIM_CPUCLK_MC_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_1_CSHAPE_MOCLK2X                           27:24 /* RWIVF */
#define CR_CPU_CST_1_CSHAPE_MOCLK2X_0                    0x00000000 /* RWI-V */
#define CR_CPU_CST_1_CSHAPE_MCLK                              31:28 /* RWIVF */
#define CR_CPU_CST_1_CSHAPE_MCLK_0                       0x00000000 /* RWI-V */
#define CR_CPU_CST_2                                     0x80000348 /* RW-4R */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_LB0                        3:0 /* RWIVF */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_LB0_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_LB1                        7:4 /* RWIVF */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_LB1_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_LT0                       11:8 /* RWIVF */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_LT0_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_LT1                      15:12 /* RWIVF */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_LT1_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_TL0                      19:16 /* RWIVF */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_TL0_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_TL1                      23:20 /* RWIVF */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_TL1_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_TR0                      27:24 /* RWIVF */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_TR0_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_TR1                      31:28 /* RWIVF */
#define CR_CPU_CST_2_CTRIM_MOCLK2X_D_TR1_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_3                                     0x8000034c /* RW-4R */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_A_LT0                        3:0 /* RWIVF */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_A_LT0_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_A_LT1                        7:4 /* RWIVF */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_A_LT1_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_A_TL0                       11:8 /* RWIVF */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_A_TL0_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_A_TL1                      15:12 /* RWIVF */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_A_TL1_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_CS0                        19:16 /* RWIVF */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_CS0_0                 0x00000000 /* RWI-V */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_CS1                        23:20 /* RWIVF */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_CS1_0                 0x00000000 /* RWI-V */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_CE0                        27:24 /* RWIVF */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_CE0_0                 0x00000000 /* RWI-V */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_CE1                        31:28 /* RWIVF */
#define CR_CPU_CST_3_CTRIM_MOCLK2X_CE1_0                 0x00000000 /* RWI-V */
#define CR_CPU_CST_4                                     0x80000350 /* RW-4R */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_L0                        3:0 /* RWIVF */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_L0_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_L1                        7:4 /* RWIVF */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_L1_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_TL0                      11:8 /* RWIVF */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_TL0_0              0x00000000 /* RWI-V */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_TL1                     15:12 /* RWIVF */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_TL1_0              0x00000000 /* RWI-V */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_T0                      19:16 /* RWIVF */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_T0_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_T1                      23:20 /* RWIVF */
#define CR_CPU_CST_4_CTRIM_MOCLK2X_CK_T1_0               0x00000000 /* RWI-V */
#define CR_CPU_CST_5                                     0x80000354 /* RW-4R */
#define CR_CPU_CST_5_CTRIM_MCLK_LB                              3:0 /* RWIVF */
#define CR_CPU_CST_5_CTRIM_MCLK_LB_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_5_CTRIM_MCLK_LT                              7:4 /* RWIVF */
#define CR_CPU_CST_5_CTRIM_MCLK_LT_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_5_CTRIM_MCLK_TL                             11:8 /* RWIVF */
#define CR_CPU_CST_5_CTRIM_MCLK_TL_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_5_CTRIM_MCLK_TR                            15:12 /* RWIVF */
#define CR_CPU_CST_5_CTRIM_MCLK_TR_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_6                                     0x80000358 /* RW-4R */
#define CR_CPU_CST_6_CTRIM_MCLK_MC                              3:0 /* RWIVF */
#define CR_CPU_CST_6_CTRIM_MCLK_MC_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_6_CTRIM_MCLK_NE                              7:4 /* RWIVF */
#define CR_CPU_CST_6_CTRIM_MCLK_NE_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_6_CTRIM_MCLK_SW                             11:8 /* RWIVF */
#define CR_CPU_CST_6_CTRIM_MCLK_SW_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_6_CTRIM_MCLK_SE                            15:12 /* RWIVF */
#define CR_CPU_CST_6_CTRIM_MCLK_SE_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_6_CTRIM_MCLK_NW                            19:16 /* RWIVF */
#define CR_CPU_CST_6_CTRIM_MCLK_NW_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_7                                     0x8000035c /* RW-4R */
#define CR_CPU_CST_7_CSHAPE_AGPCLK4X                            3:0 /* RWIVF */
#define CR_CPU_CST_7_CSHAPE_AGPCLK4X_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_7_CTRIM_AGPCLK4X                             7:4 /* RWIVF */
#define CR_CPU_CST_7_CTRIM_AGPCLK4X_0                    0x00000000 /* RWI-V */
#define CR_CPU_CST_7_CSHAPE_AGPCLK                             11:8 /* RWIVF */
#define CR_CPU_CST_7_CSHAPE_AGPCLK_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_7_CTRIM_AGPOCLK                            15:12 /* RWIVF */
#define CR_CPU_CST_7_CTRIM_AGPOCLK_0                     0x00000000 /* RWI-V */
#define CR_CPU_CST_7_CTRIM_AGPCLK_MC                          19:16 /* RWIVF */
#define CR_CPU_CST_7_CTRIM_AGPCLK_MC_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_7_CTRIM_AGPCLK_NW                          23:20 /* RWIVF */
#define CR_CPU_CST_7_CTRIM_AGPCLK_NW_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_7_CTRIM_AGPCLK_SW                          27:24 /* RWIVF */
#define CR_CPU_CST_7_CTRIM_AGPCLK_SW_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_7_CTRIM_AGPCLK_SE                          31:28 /* RWIVF */
#define CR_CPU_CST_7_CTRIM_AGPCLK_SE_0                   0x00000000 /* RWI-V */
#define CR_CPU_CST_8                                     0x80000360 /* RW-4R */
#define CR_CPU_CST_8_CTRIM_MICLK_LB                             3:0 /* RWIVF */
#define CR_CPU_CST_8_CTRIM_MICLK_LB_0                    0x00000000 /* RWI-V */  
#define CR_CPU_CST_8_CTRIM_MICLK_LT                             7:4 /* RWIVF */
#define CR_CPU_CST_8_CTRIM_MICLK_LT_0                    0x00000000 /* RWI-V */  
#define CR_CPU_CST_8_CTRIM_MICLK_TL                            11:8 /* RWIVF */
#define CR_CPU_CST_8_CTRIM_MICLK_TL_0                    0x00000000 /* RWI-V */  
#define CR_CPU_CST_8_CTRIM_MICLK_TR                           15:12 /* RWIVF */
#define CR_CPU_CST_8_CTRIM_MICLK_TR_0                    0x00000000 /* RWI-V */
#define CR_CPU_LDT_BIAS                                  0x80000364 /* RW-4R */
#define CR_CPU_LDT_BIAS_ENABLE                                  0:0 /* RWIVF */
#define CR_CPU_LDT_BIAS_ENABLE_ON                        0x00000001 /* RWI-V */
#define CR_CPU_LDT_BIAS_ENABLE_OFF                       0x00000000 /* RW--V */
#define CR_CPU_LDT_BIAS_OVERRIDE                                4:1 /* RWIVF */
#define CR_CPU_LDT_BIAS_OVERRIDE_0                       0x00000000 /* RWI-V */
#define CR_CPU_LDT_BIAS_PERIOD                                 17:5 /* RWIVF */
#define CR_CPU_LDT_BIAS_PERIOD_1MS                       0x00000400 /* RWI-V */
#define CR_CPU_LDT_BIAS_TRIM                                  20:18 /* RWIVF */
#define CR_CPU_LDT_BIAS_TRIM_0                           0x00000000 /* RWI-V */
#define CR_CPU_LDT_BIAS_STATUS                                24:21 /* R--VF */
#define CR_CPU_LDT_BIAS_STATUS_0                         0x00000000 /* R-I-V */               
#define CR_CPU_MISC_1                                    0x80000368 /* RW-4R */
#define CR_CPU_MISC_1_AGP_SBSTB_DSE                             0:0 /* RWIVF */
#define CR_CPU_MISC_1_AGP_SBSTB_DSE_0                    0x00000000 /* RWI-V */
#define CR_CPU_MISC_1_AGP_ADSTB_DSE                             1:1 /* RWIVF */
#define CR_CPU_MISC_1_AGP_ADSTB_DSE_0                    0x00000000 /* RWI-V */
#define CR_CPU_MISC_1_AGP_VREF_EN_BAR                           2:2 /* RWIVF */
#define CR_CPU_MISC_1_AGP_VREF_EN_BAR_1                  0x00000001 /* RWI-V */
#define CR_CPU_MISC_1_CRM_VREF_EN_BAR                           3:3 /* RWIVF */
#define CR_CPU_MISC_1_CRM_VREF_EN_BAR_1                  0x00000001 /* RWI-V */
#define CR_CPU_MISC_1_PM_ENABLE                                 4:4 /* RWIVF */
#define CR_CPU_MISC_1_PM_ENABLE_0                        0x00000000 /* RWI-V */
#define CR_CPU_MISC_1_SW_BP_AGPCLKOUT                           5:5 /* RWIVF */
#define CR_CPU_MISC_1_SW_BP_AGPCLKOUT_1                  0x00000001 /* RWI-V */
#define CR_CPU_MISC_1_SW_BP_AGPCLK                              6:6 /* RWIVF */
#define CR_CPU_MISC_1_SW_BP_AGPCLK_1                     0x00000001 /* RWI-V */
#define CR_CPU_MISC_1_SW_BP_AGPCLK_DIV                          7:7 /* RWIVF */
#define CR_CPU_MISC_1_SW_BP_AGPCLK_DIV_0                 0x00000000 /* RWI-V */
#define CR_CPU_MISC_1_SW_BP_MCLK_DIV                            8:8 /* RWIVF */
#define CR_CPU_MISC_1_SW_BP_MCLK_DIV_0                   0x00000000 /* RWI-V */
/* dev_cr_rom.ref */
#define CR_ROM_NB_TABLE                       0xFFFFFFE7:0xFFFFFFE0 /* R---M */
#define CR_ROM_NB_TABLE__SIZE                 0x00000007:0x00000000 /* R---M */
#define CR_ROM_NB_TABLE_SAFE                     (0*32+31):(0*32+3) /* R--UF */
#define CR_ROM_NB_TABLE_USER                     (1*32+31):(1*32+3) /* R--UF */
#define CR_ROM_NB_BOOT__SIZE_INTEL            0x000000FF:0x00000000 /* R---M */
#define CR_ROM_NB_BOOT__SIZE_AMD              0x000000FF:0x00000000 /* R---M */
#define CR_ROM_NB_BOOT_HEADER                    (0*32+31):(0*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_HEADER_VALUE                      0x2B16D065 /* R---V */
#define CR_ROM_NB_BOOT_PROC                       (1*32+0):(1*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_PROC_AMD                          0x00000000 /* R---V */
#define CR_ROM_NB_BOOT_PROC_INTEL                        0x00000001 /* R---V */
#define CR_ROM_NB_BOOT_RAMTYPE                    (1*32+2):(1*32+2) /* R--VF */
#define CR_ROM_NB_BOOT_RAMTYPE_SDR                       0x00000000 /* R---V */
#define CR_ROM_NB_BOOT_RAMTYPE_DDR                       0x00000001 /* R---V */
#define CR_ROM_NB_BOOT_RAMWIDTH                   (1*32+3):(1*32+3) /* R--VF */
#define CR_ROM_NB_BOOT_RAMWIDTH_64                       0x00000000 /* R---V */
#define CR_ROM_NB_BOOT_RAMWIDTH_128                      0x00000001 /* R---V */
#define CR_ROM_NB_BOOT_MEM_POSTDIV                (1*32+7):(1*32+4) /* R--VF */
#define CR_ROM_NB_BOOT_AGP_POSTDIV               (1*32+11):(1*32+8) /* R--VF */
#define CR_ROM_NB_BOOT_FSB_ROM                  (1*32+15):(1*32+12) /* R--VF */
#define CR_ROM_NB_BOOT_FSB_66                   (1*32+19):(1*32+16) /* R--VF */
#define CR_ROM_NB_BOOT_FSB_100                  (1*32+23):(1*32+20) /* R--VF */
#define CR_ROM_NB_BOOT_FSB_TUALATIN             (1*32+27):(1*32+24) /* R--VF */
#define CR_ROM_NB_BOOT_FSB_133                  (1*32+31):(1*32+28) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_MDIV_66            (2*32+7):(2*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_MDIV_100          (2*32+15):(2*32+8) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_MDIV_TUALATIN    (2*32+23):(2*32+16) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_MDIV_133         (2*32+31):(2*32+24) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_NDIV_66            (3*32+7):(3*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_NDIV_100          (3*32+15):(3*32+8) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_NDIV_TUALATIN    (3*32+23):(3*32+16) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_NDIV_133         (3*32+31):(3*32+24) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_MDIV_ROM           (4*32+7):(4*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_NDIV_ROM          (4*32+15):(4*32+8) /* R--VF */
#define CR_ROM_NB_BOOT_ASRC_CPU                 (4*32+23):(4*32+16) /* R--VF */
#define CR_ROM_NB_BOOT_ASRC_LDT                 (4*32+31):(4*32+24) /* R--VF */
#define CR_ROM_NB_BOOT_SADDOUTCLK_DLY             (5*32+3):(5*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_SADDOUTCLK_DLY__PROD              0x0000000A /* ----V */
#define CR_ROM_NB_BOOT_SDATAOUTCLK_DLY            (5*32+7):(5*32+4) /* R--VF */
#define CR_ROM_NB_BOOT_SDATAOUTCLK_DLY__PROD             0x00000008 /* ----V */
#define CR_ROM_NB_BOOT_CPU_VREF_EN_               (5*32+8):(5*32+8) /* R--VF */
#define CR_ROM_NB_BOOT_APIC_33                    (5*32+9):(5*32+9) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_SETUP            (5*32+18):(5*32+10) /* R--VF */
#define CR_ROM_NB_BOOT_CPUPLL_SETUP             (5*32+27):(5*32+19) /* R--VF */
#define CR_ROM_NB_BOOT_COREPLL_DLY              (5*32+31):(5*32+28) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUCLKFB             (6*32+3):(6*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUCLK2X_BL          (6*32+7):(6*32+4) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUCLK2X_BR         (6*32+11):(6*32+8) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUCLK_NW          (6*32+15):(6*32+12) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUCLK_SW          (6*32+19):(6*32+16) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUCLK_SE          (6*32+23):(6*32+20) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUOCLK_BL         (6*32+27):(6*32+24) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUOCLK_BR         (6*32+31):(6*32+28) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUCLKOUT            (7*32+3):(7*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_APICCLK_MCP          (7*32+7):(7*32+4) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_APICCLK_CPU         (7*32+11):(7*32+8) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_COREPLLFB          (7*32+15):(7*32+12) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_CPUPLLFB           (7*32+19):(7*32+16) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_SPARE1             (7*32+23):(7*32+20) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_SPARE2             (7*32+27):(7*32+24) /* R--VF */
#define CR_ROM_NB_BOOT_CTRIM_SPARE3             (7*32+31):(7*32+28) /* R--VF */
#define CR_ROM_NB_BOOT_CSHAPE_CPUCLKFB            (8*32+3):(8*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_CSHAPE_CPUCLK2X            (8*32+7):(8*32+4) /* R--VF */
#define CR_ROM_NB_BOOT_CSHAPE_CPUCLK             (8*32+11):(8*32+8) /* R--VF */
#define CR_ROM_NB_BOOT_CSHAPE_CPUCLKOUT         (8*32+15):(8*32+12) /* R--VF */
#define CR_ROM_NB_BOOT_CSHAPE_APICCLK_CPU       (8*32+19):(8*32+16) /* R--VF */
#define CR_ROM_NB_BOOT_CSHAPE_APICCLK_MCP       (8*32+23):(8*32+20) /* R--VF */
#define CR_ROM_NB_BOOT_CSHAPE_SPARE1            (8*32+27):(8*32+24) /* R--VF */
#define CR_ROM_NB_BOOT_CSHAPE_SPARE2            (8*32+31):(8*32+28) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_BPRI_                (9*32+0):(9*32+0) /* R--VF */    
#define CR_ROM_NB_BOOT_INTEL_BNR_                 (9*32+1):(9*32+1) /* R--VF */    
#define CR_ROM_NB_BOOT_INTEL_ADS_                 (9*32+2):(9*32+2) /* R--VF */    
#define CR_ROM_NB_BOOT_INTEL_ADDR_               (9*32+31):(9*32+3) /* R--VF */    
#define CR_ROM_NB_BOOT_INTEL_TRDY_              (10*32+0):(10*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_RS_                (10*32+3):(10*32+1) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_REQ_               (10*32+8):(10*32+4) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_HITM_              (10*32+9):(10*32+9) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_HIT_             (10*32+10):(10*32+10) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_DRDY_            (10*32+11):(10*32+11) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_DEFER_           (10*32+12):(10*32+12) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_DBSY_            (10*32+13):(10*32+13) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_AGTL_PLUS        (10*32+14):(10*32+14) /* R--VF */
#define CR_ROM_NB_BOOT_INTEL_AGTL_PLUS__PROD             0x00000001 /* ----V */
#define CR_ROM_NB_BOOT_INTEL_SPARE1           (10*32+31):(10*32+15) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_SB               (32*32+0):(32*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_RR               (32*32+1):(32*32+1) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_BT               (32*32+2):(32*32+2) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_AM               (32*32+5):(32*32+3) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_DM               (32*32+8):(32*32+6) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_RO              (32*32+10):(32*32+9) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_AC             (32*32+13):(32*32+11) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_PM             (32*32+14):(32*32+14) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_EX             (32*32+15):(32*32+15) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_DL             (32*32+19):(32*32+16) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_DS             (32*32+20):(32*32+20) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_PP             (32*32+21):(32*32+21) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_AD             (32*32+23):(32*32+22) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_OD             (32*32+25):(32*32+24) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_ED             (32*32+27):(32*32+26) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_OC             (32*32+30):(32*32+28) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_EC_LO          (32*32+31):(32*32+31) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SIP_EC_HI            (33*32+1):(33*32+0) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SPARE1               (33*32+7):(33*32+2) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_NBAM                (33*32+10):(33*32+8) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_NBDM               (33*32+13):(33*32+11) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_NBDC               (33*32+15):(33*32+14) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_NBSI               (33*32+18):(33*32+16) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_NBSO               (33*32+21):(33*32+20) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_NBRW               (33*32+25):(33*32+24) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_NBWR               (33*32+26):(33*32+26) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_NBWD               (33*32+29):(33*32+27) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SDATAIN_EARLY      (33*32+30):(33*32+30) /* R--VF */
#define CR_ROM_NB_BOOT_AMD_SPARE2             (33*32+31):(33*32+31) /* R--VF */
/* dev_cr_apc.ref */
#define CR_APC                                0x8000F0FF:0x8000F000 /* RW--D */
#define CR_APC_P2P_0                                     0x8000F000 /* R--4R */
#define CR_APC_P2P_0_VENDOR_ID                                 15:0 /* C--VF */
#define CR_APC_P2P_0_VENDOR_ID_NVIDIA                    0x000010DE /* C---V */
#define CR_APC_P2P_0_DEVICE_ID                                31:16 /* C--VF */
#define CR_APC_P2P_0_DEVICE_ID_NV1B_DEVID0               0x000001B7 /* C---V */
#define CR_APC_P2P_1                                     0x8000F004 /* RW-4R */
#define CR_APC_P2P_1_IO_SPACE                                   0:0 /* RWIVF */
#define CR_APC_P2P_1_IO_SPACE_DISABLED                   0x00000000 /* RWI-V */
#define CR_APC_P2P_1_IO_SPACE_ENABLED                    0x00000001 /* RW--V */
#define CR_APC_P2P_1_MEMORY_SPACE                               1:1 /* RWIVF */
#define CR_APC_P2P_1_MEMORY_SPACE_DISABLED               0x00000000 /* RWI-V */
#define CR_APC_P2P_1_MEMORY_SPACE_ENABLED                0x00000001 /* RW--V */
#define CR_APC_P2P_1_BUS_MASTER                                 2:2 /* RWIVF */
#define CR_APC_P2P_1_BUS_MASTER_DISABLED                 0x00000000 /* RWI-V */
#define CR_APC_P2P_1_BUS_MASTER_ENABLED                  0x00000001 /* RW--V */
#define CR_APC_P2P_1_SPEC_CYC                                   3:3 /* C--VF */
#define CR_APC_P2P_1_SPEC_CYC_DISABLED                   0x00000000 /* C---V */
#define CR_APC_P2P_1_SPEC_CYC_ENABLED                    0x00000001 /* ----V */
#define CR_APC_P2P_1_WRITE_AND_INVAL                            4:4 /* C--VF */
#define CR_APC_P2P_1_WRITE_AND_INVAL_DISABLED            0x00000000 /* C---V */
#define CR_APC_P2P_1_WRITE_AND_INVAL_ENABLED             0x00000001 /* ----V */
#define CR_APC_P2P_1_PALETTE_SNOOP                              5:5 /* C--VF */
#define CR_APC_P2P_1_PALETTE_SNOOP_DISABLED              0x00000000 /* C---V */
#define CR_APC_P2P_1_PALETTE_SNOOP_ENABLED               0x00000001 /* ----V */
#define CR_APC_P2P_1_PERR                                       6:6 /* C--VF */
#define CR_APC_P2P_1_PERR_DISABLED                       0x00000000 /* C---V */
#define CR_APC_P2P_1_PERR_ENABLED                        0x00000001 /* ----V */
#define CR_APC_P2P_1_STEP                                       7:7 /* C--VF */
#define CR_APC_P2P_1_STEP_DISABLED                       0x00000000 /* C---V */
#define CR_APC_P2P_1_STEP_ENABLED                        0x00000001 /* ----V */
#define CR_APC_P2P_1_SERR                                       8:8 /* RWIVF */
#define CR_APC_P2P_1_SERR_DISABLED                       0x00000000 /* RWI-V */
#define CR_APC_P2P_1_SERR_ENABLED                        0x00000001 /* RW--V */
#define CR_APC_P2P_1_FBACK                                      9:9 /* C--VF */
#define CR_APC_P2P_1_FBACK_INCAPABLE                     0x00000000 /* C---V */
#define CR_APC_P2P_1_FBACK_CAPABLE                       0x00000001 /* ----V */
#define CR_APC_P2P_1_CAPLIST                                  20:20 /* C--VF */
#define CR_APC_P2P_1_CAPLIST_NOT_PRESENT                 0x00000000 /* C---V */
#define CR_APC_P2P_1_CAPLIST_PRESENT                     0x00000001 /* ----V */
#define CR_APC_P2P_1_66MHZ                                    21:21 /* C--VF */
#define CR_APC_P2P_1_66MHZ_INCAPABLE                     0x00000000 /* ----V */
#define CR_APC_P2P_1_66MHZ_CAPABLE                       0x00000001 /* C---V */
#define CR_APC_P2P_1_UDF                                      22:22 /* C--VF */
#define CR_APC_P2P_1_UDF_INCAPABLE                       0x00000000 /* C---V */
#define CR_APC_P2P_1_UDF_CAPABLE                         0x00000001 /* ----V */
#define CR_APC_P2P_1_FAST_BACK2BACK                           23:23 /* C--VF */
#define CR_APC_P2P_1_FAST_BACK2BACK_INCAPABLE            0x00000000 /* C---V */
#define CR_APC_P2P_1_FAST_BACK2BACK_CAPABLE              0x00000001 /* ----V */
#define CR_APC_P2P_1_DATAPERR                                 24:24 /* C--VF */
#define CR_APC_P2P_1_DATAPERR_DISABLED                   0x00000000 /* C---V */
#define CR_APC_P2P_1_DATAPERR_ENABLED                    0x00000001 /* ----V */
#define CR_APC_P2P_1_DEVSEL_TIMING                            26:25 /* C--VF */
#define CR_APC_P2P_1_DEVSEL_TIMING_FAST                  0x00000000 /* ----V */
#define CR_APC_P2P_1_DEVSEL_TIMING_MEDIUM                0x00000001 /* C---V */
#define CR_APC_P2P_1_DEVSEL_TIMING_SLOW                  0x00000002 /* ----V */
#define CR_APC_P2P_1_SIGNALED_TARGET                          27:27 /* C--VF */
#define CR_APC_P2P_1_SIGNALED_TARGET_NO_ABORT            0x00000000 /* C---V */
#define CR_APC_P2P_1_SIGNALED_TARGET_ABORT               0x00000001 /* ----V */
#define CR_APC_P2P_1_RECEIVED_TARGET                          28:28 /* RWIVF */
#define CR_APC_P2P_1_RECEIVED_TARGET_NO_ABORT            0x00000000 /* R-I-V */
#define CR_APC_P2P_1_RECEIVED_TARGET_ABORT               0x00000001 /* R---V */
#define CR_APC_P2P_1_RECEIVED_TARGET_CLEAR               0x00000001 /* -W--V */
#define CR_APC_P2P_1_RECEIVED_MASTER                          29:29 /* RWIVF */
#define CR_APC_P2P_1_RECEIVED_MASTER_NO_ABORT            0x00000000 /* R-I-V */
#define CR_APC_P2P_1_RECEIVED_MASTER_ABORT               0x00000001 /* R---V */
#define CR_APC_P2P_1_RECEIVED_MASTER_CLEAR               0x00000001 /* -W--V */
#define CR_APC_P2P_1_SENT_SERR                                30:30 /* RWIVF */
#define CR_APC_P2P_1_SENT_SERR_DISABLE                   0x00000000 /* R-I-V */
#define CR_APC_P2P_1_SENT_SERR_ENABLE                    0x00000001 /* R---V */
#define CR_APC_P2P_1_SENT_SERR_CLEAR                     0x00000001 /* -W--V */
#define CR_APC_P2P_1_DETECTED_PERR                            31:31 /* C--VF */
#define CR_APC_P2P_1_DETECTED_PERR_DISABLED              0x00000000 /* C---V */
#define CR_APC_P2P_1_DETECTED_PERR_ENABLED               0x00000001 /* ----V */
#define CR_APC_P2P_2                                     0x8000F008 /* R--4R */
#define CR_APC_P2P_2_REVISION_ID                                7:0 /* C--VF */
#define CR_APC_P2P_2_REVISION_ID_A01                     0x000000A1 /* C---V */
#define CR_APC_P2P_2_REVISION_ID_A02                     0x000000A2 /* ----V */
#define CR_APC_P2P_2_REVISION_ID_B01                     0x000000B1 /* ----V */
#define CR_APC_P2P_2_INTERFACE                                 15:8 /* C--VF */
#define CR_APC_P2P_2_INTERFACE_HOST_BRIDGE               0x00000000 /* C---V */
#define CR_APC_P2P_2_SUBCLASS                                 23:16 /* C--VF */
#define CR_APC_P2P_2_SUBCLASS_PCI_BRIDGE                 0x00000004 /* C---V */
#define CR_APC_P2P_2_CLASS                                    31:24 /* C--VF */
#define CR_APC_P2P_2_CLASS_BRIDGE                        0x00000006 /* C---V */
#define CR_APC_P2P_3                                     0x8000F00C /* RW-4R */
#define CR_APC_P2P_3_LATENCY_TIMER                             15:8 /* RWIVF */
#define CR_APC_P2P_3_LATENCY_TIMER_0_CLOCKS              0x00000000 /* RWI-V */
#define CR_APC_P2P_3_HEADER_TYPE                              23:16 /* C--VF */
#define CR_APC_P2P_3_HEADER_TYPE_PCI_BRIDGE              0x00000001 /* C---V */
#define CR_APC_P2P_6                                     0x8000F018 /* RW-4R */
#define CR_APC_P2P_6_PRI_BUS                                    7:0 /* RWIVF */
#define CR_APC_P2P_6_PRI_BUS_0                           0x00000000 /* RWI-V */
#define CR_APC_P2P_6_SEC_BUS                                   15:8 /* RWIVF */
#define CR_APC_P2P_6_SEC_BUS_0                           0x00000000 /* RWI-V */
#define CR_APC_P2P_6_SUB_BUS                                  23:16 /* RWIVF */
#define CR_APC_P2P_6_SUB_BUS_0                           0x00000000 /* RWI-V */
#define CR_APC_P2P_6_LATENCY_TIMER                            31:24 /* RWIVF */
#define CR_APC_P2P_6_LATENCY_TIMER_0_CLOCKS              0x00000000 /* RWI-V */
#define CR_APC_P2P_7                                     0x8000F01C /* RW-4R */
#define CR_APC_P2P_7_IOBASE_R                                   3:0 /* C--UF */
#define CR_APC_P2P_7_IOBASE_R_16                         0x00000000 /* ----V */
#define CR_APC_P2P_7_IOBASE_R_32                         0x00000001 /* C---V */
#define CR_APC_P2P_7_IOBASE_LOW                                 7:4 /* RWIUF */
#define CR_APC_P2P_7_IOBASE_LOW_15                       0x0000000F /* RWI-V */
#define CR_APC_P2P_7_IOLIMIT_R                                 11:8 /* C--UF */
#define CR_APC_P2P_7_IOLIMIT_R_16                        0x00000000 /* ----V */
#define CR_APC_P2P_7_IOLIMIT_R_32                        0x00000001 /* C---V */
#define CR_APC_P2P_7_IOLIMIT_LOW                              15:12 /* RWIUF */
#define CR_APC_P2P_7_IOLIMIT_LOW_0                       0x00000000 /* RWI-V */
#define CR_APC_P2P_7_CAPLIST                                  20:20 /* C--VF */
#define CR_APC_P2P_7_CAPLIST_NOT_PRESENT                 0x00000000 /* C---V */
#define CR_APC_P2P_7_CAPLIST_PRESENT                     0x00000001 /* ----V */
#define CR_APC_P2P_7_66MHZ                                    21:21 /* C--VF */
#define CR_APC_P2P_7_66MHZ_INCAPABLE                     0x00000000 /* ----V */
#define CR_APC_P2P_7_66MHZ_CAPABLE                       0x00000001 /* C---V */
#define CR_APC_P2P_7_UDF                                      22:22 /* C--VF */
#define CR_APC_P2P_7_UDF_INCAPABLE                       0x00000000 /* C---V */
#define CR_APC_P2P_7_UDF_CAPABLE                         0x00000001 /* ----V */
#define CR_APC_P2P_7_FAST_BACK2BACK                           23:23 /* C--VF */
#define CR_APC_P2P_7_FAST_BACK2BACK_INCAPABLE            0x00000000 /* ----V */
#define CR_APC_P2P_7_FAST_BACK2BACK_CAPABLE              0x00000001 /* C---V */
#define CR_APC_P2P_7_DATAPERR                                 24:24 /* C--VF */
#define CR_APC_P2P_7_DATAPERR_DISABLED                   0x00000000 /* C---V */
#define CR_APC_P2P_7_DATAPERR_ENABLED                    0x00000001 /* ----V */
#define CR_APC_P2P_7_DEVSEL_TIMING                            26:25 /* C--VF */
#define CR_APC_P2P_7_DEVSEL_TIMING_FAST                  0x00000000 /* ----V */
#define CR_APC_P2P_7_DEVSEL_TIMING_MEDIUM                0x00000001 /* C---V */
#define CR_APC_P2P_7_DEVSEL_TIMING_SLOW                  0x00000002 /* ----V */
#define CR_APC_P2P_7_SIGNALED_TARGET                          27:27 /* C--VF */
#define CR_APC_P2P_7_SIGNALED_TARGET_NO_ABORT            0x00000000 /* C---V */
#define CR_APC_P2P_7_SIGNALED_TARGET_ABORT               0x00000001 /* ----V */
#define CR_APC_P2P_7_RECEIVED_TARGET                          28:28 /* RWIVF */
#define CR_APC_P2P_7_RECEIVED_TARGET_NO_ABORT            0x00000000 /* R-I-V */
#define CR_APC_P2P_7_RECEIVED_TARGET_ABORT               0x00000001 /* R---V */
#define CR_APC_P2P_7_RECEIVED_TARGET_CLEAR               0x00000001 /* -W--V */
#define CR_APC_P2P_7_RECEIVED_MASTER                          29:29 /* RWIVF */
#define CR_APC_P2P_7_RECEIVED_MASTER_NO_ABORT            0x00000000 /* R-I-V */
#define CR_APC_P2P_7_RECEIVED_MASTER_ABORT               0x00000001 /* R---V */
#define CR_APC_P2P_7_RECEIVED_MASTER_CLEAR               0x00000001 /* -W--V */
#define CR_APC_P2P_7_SENT_SERR                                30:30 /* RWIVF */
#define CR_APC_P2P_7_SENT_SERR_DISABLE                   0x00000000 /* R-I-V */
#define CR_APC_P2P_7_SENT_SERR_ENABLE                    0x00000001 /* R---V */
#define CR_APC_P2P_7_SENT_SERR_CLEAR                     0x00000001 /* -W--V */
#define CR_APC_P2P_7_DETECTED_PERR                            31:31 /* C--VF */
#define CR_APC_P2P_7_DETECTED_PERR_DISABLED              0x00000000 /* C---V */
#define CR_APC_P2P_7_DETECTED_PERR_ENABLED               0x00000001 /* ----V */
#define CR_APC_P2P_8                                     0x8000F020 /* RW-4R */
#define CR_APC_P2P_8_MBASE                                     15:4 /* RWIUF */
#define CR_APC_P2P_8_MBASE_FFF                           0x00000FFF /* RWI-V */
#define CR_APC_P2P_8_MLIMIT                                   31:20 /* RWIUF */
#define CR_APC_P2P_8_MLIMIT_0                            0x00000000 /* RWI-V */
#define CR_APC_P2P_9                                     0x8000F024 /* RW-4R */
#define CR_APC_P2P_9_PREFETCH_MBASE                            15:4 /* RWIUF */
#define CR_APC_P2P_9_PREFETCH_MBASE_FFF                  0x00000FFF /* RWI-V */
#define CR_APC_P2P_9_PREFETCH_MLIMIT                          31:20 /* RWIUF */
#define CR_APC_P2P_9_PREFETCH_MLIMIT_0                   0x00000000 /* RWI-V */
#define CR_APC_P2P_15                                    0x8000F03C /* RW-4R */
#define CR_APC_P2P_15_PERR_RESP                               16:16 /* RWIVF */
#define CR_APC_P2P_15_PERR_RESP_DISABLED                 0x00000000 /* RWI-V */
#define CR_APC_P2P_15_PERR_RESP_ENABLED                  0x00000001 /* RW--V */
#define CR_APC_P2P_15_SERR                                    17:17 /* RWIVF */
#define CR_APC_P2P_15_SERR_DISABLED                      0x00000000 /* RWI-V */
#define CR_APC_P2P_15_SERR_ENABLED                       0x00000001 /* RW--V */
#define CR_APC_P2P_15_ISA                                     18:18 /* RWIVF */
#define CR_APC_P2P_15_ISA_DISABLED                       0x00000000 /* RWI-V */
#define CR_APC_P2P_15_ISA_ENABLED                        0x00000001 /* RW--V */
#define CR_APC_P2P_15_VGA                                     19:19 /* RWIVF */
#define CR_APC_P2P_15_VGA_DISABLED                       0x00000000 /* RWI-V */
#define CR_APC_P2P_15_VGA_ENABLED                        0x00000001 /* RW--V */
#define CR_APC_P2P_15_SERR_REPORT                             21:21 /* C--VF */
#define CR_APC_P2P_15_SERR_REPORT_DISABLED               0x00000000 /* C---V */
#define CR_APC_P2P_15_SERR_REPORT_ENABLED                0x00000001 /* ----V */
#define CR_APC_P2P_15_RST                                     22:22 /* C--VF */
#define CR_APC_P2P_15_RST_DISABLED                       0x00000000 /* C---V */
#define CR_APC_P2P_15_RST_ENABLED                        0x00000001 /* ----V */
#define CR_APC_P2P_15_FAST_BACK2BACK                          23:23 /* C--VF */
#define CR_APC_P2P_15_FAST_BACK2BACK_INCAPABLE           0x00000000 /* ----V */
#define CR_APC_P2P_15_FAST_BACK2BACK_CAPABLE             0x00000001 /* C---V */
#define CR_APC_P2P_16                                    0x8000F040 /* RW-4R */
#define CR_APC_P2P_16_TGT_PREF                                  0:0 /* RWIVF */
#define CR_APC_P2P_16_TGT_PREF_DISABLED                  0x00000000 /* RWI-V */
#define CR_APC_P2P_16_TGT_PREF_ENABLED                   0x00000001 /* RW--V */
#define CR_APC_P2P_17                                    0x8000F044 /* RW-4R */
#define CR_APC_P2P_17_MEMTOP                                  31:24 /* RWIVF */
#define CR_APC_P2P_17_MEMTOP_16MB                        0x00000000 /* RWI-V */
#define CR_APC_P2P_17_MEMTOP_32MB                        0x00000001 /* RW--V */
#define CR_APC_P2P_17_MEMTOP_48MB                        0x00000002 /* RW--V */
#define CR_APC_P2P_17_MEMTOP_64MB                        0x00000003 /* RW--V */
#define CR_APC_P2P_17_MEMTOP_128MB                       0x00000007 /* RW--V */
#define CR_APC_P2P_17_MEMTOP_256MB                       0x0000000F /* RW--V */
#define CR_APC_P2P_17_MEMTOP_512MB                       0x0000001F /* RW--V */
#define CR_APC_P2P_17_MEMTOP_1GB                         0x0000003F /* RW--V */
#define CR_APC_P2P_17_MEMTOP_2GB                         0x0000007F /* RW--V */
#define CR_APC_P2P_17_MEMTOP__PROD_C                     0x00000000 /* RW--V */
#define CR_APC_P2P_19                                    0x8000F04C /* RW-4R */
#define CR_APC_P2P_19_NV11                                      0:0 /* RWIVF */
#define CR_APC_P2P_19_NV11_DISABLED                      0x00000000 /* RWI-V */
#define CR_APC_P2P_19_NV11_ENABLED                       0x00000001 /* RW--V */
#define CR_APC_P2P_20                                    0x8000F050 /* RW-4R */
#define CR_APC_P2P_20_AGPBASE                                 31:12 /* RWIVF */
#define CR_APC_P2P_20_AGPBASE_0                          0x00000000 /* RWI-V */
#define CR_APC_P2P_20_AGPBASE__PROD_C                    0x00000000 /* RW--V */
#define CR_APC_P2P_21                                    0x8000F054 /* RW-4R */
#define CR_APC_P2P_21_AGPLIMIT                                31:12 /* RWIVF */
#define CR_APC_P2P_21_AGPLIMIT_0                         0x00080000 /* RWI-V */
#define CR_APC_P2P_21_AGPLIMIT__PROD_C                   0x00080000 /* RW--V */
/* dev_cr_pmctl.ref */
#define CR_PMCTL                          0x800003AC:0x80000340 /* RW--D */
#define CR_PMCTL_CONTROL                             0x80000340 /* RW-4R */
#define CR_PMCTL_CONTROL_CLOCK				    1:0 /* RWIVF */
#define CR_PMCTL_CONTROL_CLOCK_MCLK		     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_CLOCK_CPUCLK		     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_CLOCK_LDTCLK		     0x00000002 /* RW--V */
#define CR_PMCTL_CONTROL_CLOCK_AGPCLK		     0x00000003 /* RW--V */
#define CR_PMCTL_CONTROL_ADDTOEVENT                         2:2 /* RWIVF */
#define CR_PMCTL_CONTROL_ADDTOEVENT_INCR             0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_ADDTOEVENT_ADDSEL	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_DRIVE_OUT                          4:4 /* RWIVF */
#define CR_PMCTL_CONTROL_DRIVE_OUT_NORMAL            0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_DRIVE_OUT_OBSERVE           0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_DRIVE_SEL                          6:5 /* RWXVF */
#define CR_PMCTL_CONTROL_CLEAR_EVENT_ONCE                   7:7 /* RWIVF */
#define CR_PMCTL_CONTROL_CLEAR_EVENT_ONCE_DISABLE    0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_CLEAR_EVENT_ONCE_ENABLE     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_EVENTADD_SEL			  15:12 /* RWXVF */
#define CR_PMCTL_CONTROL_BIN0_ENABLE			  16:16 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN0_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN0_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN1_ENABLE			  17:17 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN1_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN1_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN2_ENABLE			  18:18 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN2_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN2_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN3_ENABLE			  19:19 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN3_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN3_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN4_ENABLE			  20:20 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN4_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN4_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN5_ENABLE			  21:21 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN5_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN5_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN6_ENABLE			  22:22 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN6_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN6_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN7_ENABLE			  23:23 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN7_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN7_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN10_ENABLE			  24:24 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN10_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN10_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN32_ENABLE			  25:25 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN32_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN32_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN54_ENABLE			  26:26 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN54_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN54_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_CONTROL_BIN76_ENABLE			  27:27 /* RWIVF */
#define CR_PMCTL_CONTROL_BIN76_ENABLE_FALSE	     0x00000000 /* RWI-V */
#define CR_PMCTL_CONTROL_BIN76_ENABLE_TRUE	     0x00000001 /* RW--V */
#define CR_PMCTL_TRIG0_SEL                           0x80000350 /* RW-4R */
#define CR_PMCTL_TRIG0_SEL_SEL0                             5:0 /* RWXUF */
#define CR_PMCTL_TRIG0_SEL_SEL1                            13:8 /* RWXUF */
#define CR_PMCTL_TRIG0_SEL_SEL2                           21:16 /* RWXUF */
#define CR_PMCTL_TRIG0_SEL_SEL3                           29:24 /* RWXUF */
#define CR_PMCTL_TRIG0_OP                            0x80000354 /* RW-4R */
#define CR_PMCTL_TRIG0_OP_FUNC                             15:0 /* RWXUF */
#define CR_PMCTL_TRIG0_OP_DSEL0                           16:16 /* RWXUF */
#define CR_PMCTL_TRIG0_OP_DSEL1                           17:17 /* RWXUF */
#define CR_PMCTL_TRIG0_OP_LATCH_ENABLE			  19:19 /* RWXUF */
#define CR_PMCTL_TRIG0_OP_LATCH_SEL			  23:20 /* RWXUF */
#define CR_PMCTL_TRIG1_SEL                           0x80000358 /* RW-4R */
#define CR_PMCTL_TRIG1_SEL_SEL0                             5:0 /* RWXUF */
#define CR_PMCTL_TRIG1_SEL_SEL1                            13:8 /* RWXUF */
#define CR_PMCTL_TRIG1_SEL_SEL2                           21:16 /* RWXUF */
#define CR_PMCTL_TRIG1_SEL_SEL3                           29:24 /* RWXUF */
#define CR_PMCTL_TRIG1_OP                            0x8000035C /* RW-4R */
#define CR_PMCTL_TRIG1_OP_FUNC                             15:0 /* RWXUF */
#define CR_PMCTL_TRIG1_OP_DSEL0                           16:16 /* RWXUF */
#define CR_PMCTL_TRIG1_OP_DSEL1                           17:17 /* RWXUF */
#define CR_PMCTL_TRIG1_OP_LATCH_ENABLE			  19:19 /* RWXUF */
#define CR_PMCTL_TRIG1_OP_LATCH_SEL			  23:20 /* RWXUF */
#define CR_PMCTL_TRIG1_OP_CMP_SEL			  27:24 /* RWXUF */
#define CR_PMCTL_TRIG1_OP_CMP_FUNCTION			  30:28 /* RWXUF */
#define CR_PMCTL_TRIG1_OP_CMP_FUNCTION_ALWAYS	     0x00000000 /* RW--V */
#define CR_PMCTL_TRIG1_OP_CMP_FUNCTION_LT	     0x00000001 /* RW--V */
#define CR_PMCTL_TRIG1_OP_CMP_FUNCTION_LE	     0x00000002 /* RW--V */
#define CR_PMCTL_TRIG1_OP_CMP_FUNCTION_EQ	     0x00000003 /* RW--V */
#define CR_PMCTL_TRIG1_OP_CMP_FUNCTION_NE	     0x00000004 /* RW--V */
#define CR_PMCTL_TRIG1_OP_CMP_FUNCTION_GE	     0x00000005 /* RW--V */
#define CR_PMCTL_TRIG1_OP_CMP_FUNCTION_GT	     0x00000006 /* RW--V */
#define CR_PMCTL_EVENT_SEL                           0x80000360 /* RW-4R */
#define CR_PMCTL_EVENT_SEL_SEL0                             5:0 /* RWXUF */
#define CR_PMCTL_EVENT_SEL_SEL1                            13:8 /* RWXUF */
#define CR_PMCTL_EVENT_SEL_SEL2                           21:16 /* RWXUF */
#define CR_PMCTL_EVENT_SEL_SEL3                           29:24 /* RWXUF */
#define CR_PMCTL_EVENT_OP                            0x80000364 /* RW-4R */
#define CR_PMCTL_EVENT_OP_FUNC                             15:0 /* RWXUF */
#define CR_PMCTL_EVENT_OP_DSEL0                           16:16 /* RWXUF */
#define CR_PMCTL_EVENT_OP_DSEL1                           17:17 /* RWXUF */
#define CR_PMCTL_EVENT_OP_LATCH_ENABLE			  19:19 /* RWXUF */
#define CR_PMCTL_EVENT_OP_LATCH_SEL			  23:20 /* RWXUF */
#define CR_PMCTL_EVENT_OP_CMP_SEL			  27:24 /* RWXUF */
#define CR_PMCTL_EVENT_OP_CMP_FUNCTION			  30:28 /* RWXUF */
#define CR_PMCTL_EVENT_OP_CMP_FUNCTION_ALWAYS	     0x00000000 /* RW--V */
#define CR_PMCTL_EVENT_OP_CMP_FUNCTION_LT	     0x00000001 /* RW--V */
#define CR_PMCTL_EVENT_OP_CMP_FUNCTION_LE	     0x00000002 /* RW--V */
#define CR_PMCTL_EVENT_OP_CMP_FUNCTION_EQ	     0x00000003 /* RW--V */
#define CR_PMCTL_EVENT_OP_CMP_FUNCTION_NE	     0x00000004 /* RW--V */
#define CR_PMCTL_EVENT_OP_CMP_FUNCTION_GE	     0x00000005 /* RW--V */
#define CR_PMCTL_EVENT_OP_CMP_FUNCTION_GT	     0x00000006 /* RW--V */
#define CR_PMCTL_SAMPLE_SEL                          0x80000368 /* RW-4R */
#define CR_PMCTL_SAMPLE_SEL_SEL0                            5:0 /* RWXUF */
#define CR_PMCTL_SAMPLE_SEL_SEL1                           13:8 /* RWXUF */
#define CR_PMCTL_SAMPLE_SEL_SEL2                          21:16 /* RWXUF */
#define CR_PMCTL_SAMPLE_SEL_SEL3                          29:24 /* RWXUF */
#define CR_PMCTL_SAMPLE_OP                           0x8000036C /* RW-4R */
#define CR_PMCTL_SAMPLE_OP_FUNC                            15:0 /* RWXUF */
#define CR_PMCTL_SAMPLE_OP_DSEL0                          16:16 /* RWXUF */
#define CR_PMCTL_SAMPLE_OP_DSEL1                          17:17 /* RWXUF */
#define CR_PMCTL_SAMPLE_OP_LATCH_ENABLE			  19:19 /* RWXUF */
#define CR_PMCTL_SAMPLE_OP_LATCH_SEL			  23:20 /* RWXUF */
#define CR_PMCTL_SAMPLE_OP_CMP_SEL			  27:24 /* RWXUF */
#define CR_PMCTL_SAMPLE_OP_CMP_FUNCTION			  30:28 /* RWXUF */
#define CR_PMCTL_SAMPLE_OP_CMP_FUNCTION_ALWAYS     0x00000000 /* RW--V */
#define CR_PMCTL_SAMPLE_OP_CMP_FUNCTION_LT	     0x00000001 /* RW--V */
#define CR_PMCTL_SAMPLE_OP_CMP_FUNCTION_LE	     0x00000002 /* RW--V */
#define CR_PMCTL_SAMPLE_OP_CMP_FUNCTION_EQ	     0x00000003 /* RW--V */
#define CR_PMCTL_SAMPLE_OP_CMP_FUNCTION_NE	     0x00000004 /* RW--V */
#define CR_PMCTL_SAMPLE_OP_CMP_FUNCTION_GE	     0x00000005 /* RW--V */
#define CR_PMCTL_SAMPLE_OP_CMP_FUNCTION_GT	     0x00000006 /* RW--V */
#define CR_PMCTL_SETFLAG_SEL                         0x80000370 /* RW-4R */
#define CR_PMCTL_SETFLAG_SEL_SEL0                           5:0 /* RWXUF */
#define CR_PMCTL_SETFLAG_SEL_SEL1                          13:8 /* RWXUF */
#define CR_PMCTL_SETFLAG_SEL_SEL2                         21:16 /* RWXUF */
#define CR_PMCTL_SETFLAG_SEL_SEL3                         29:24 /* RWXUF */
#define CR_PMCTL_SETFLAG_OP                          0x80000374 /* RW-4R */
#define CR_PMCTL_SETFLAG_OP_FUNC                           15:0 /* RWXUF */
#define CR_PMCTL_SETFLAG_OP_DSEL0                         16:16 /* RWXUF */
#define CR_PMCTL_SETFLAG_OP_DSEL1                         17:17 /* RWXUF */
#define CR_PMCTL_CLRFLAG_SEL                         0x80000378 /* RW-4R */
#define CR_PMCTL_CLRFLAG_SEL_SEL0                           5:0 /* RWXUF */
#define CR_PMCTL_CLRFLAG_SEL_SEL1                          13:8 /* RWXUF */
#define CR_PMCTL_CLRFLAG_SEL_SEL2                         21:16 /* RWXUF */
#define CR_PMCTL_CLRFLAG_SEL_SEL3                         29:24 /* RWXUF */
#define CR_PMCTL_CLRFLAG_OP                          0x8000037C /* RW-4R */
#define CR_PMCTL_CLRFLAG_OP_FUNC                           15:0 /* RWXUF */
#define CR_PMCTL_CLRFLAG_OP_DSEL0                         16:16 /* RWXUF */
#define CR_PMCTL_CLRFLAG_OP_DSEL1                         17:17 /* RWXUF */
#define CR_PMCTL_TRIGGERCNT                          0x80000380 /* RW-4R */
#define CR_PMCTL_TRIGGERCNT_VAL                            31:0 /* RWIUF */
#define CR_PMCTL_TRIGGERCNT_VAL_ZERO                 0x00000000 /* RWI-V */
#define CR_PMCTL_SAMPLECNT                           0x80000384 /* RW-4R */
#define CR_PMCTL_SAMPLECNT_VAL                             31:0 /* RWIUF */
#define CR_PMCTL_SAMPLECNT_VAL_ZERO                  0x00000000 /* RWI-V */
#define CR_PMCTL_THRESHOLD_0                         0x80000388 /* RW-4R */
#define CR_PMCTL_THRESHOLD_0_VAL                           31:0 /* RWIUF */
#define CR_PMCTL_THRESHOLD_0_VAL_ZERO                0x00000000 /* RWI-V */
#define CR_PMCTL_THRESHOLD_1                         0x8000038C /* RW-4R */
#define CR_PMCTL_THRESHOLD_1_VAL                            7:0 /* RWIUF */
#define CR_PMCTL_THRESHOLD_1_VAL_ZERO                0x00000000 /* RWI-V */
#define CR_PMCTL_BIN_THRESHOLD(i)            (0x80000390+(i)*4) /* RW-4A */
#define CR_PMCTL_BIN_THRESHOLD__SIZE_1			      2 /*       */
#define CR_PMCTL_BIN_THRESHOLD_BIN0                         7:0 /* RWIUF */
#define CR_PMCTL_BIN_THRESHOLD_BIN0_ZERO             0x00000000 /* RWI-V */
#define CR_PMCTL_BIN_THRESHOLD_BIN1            	           15:8 /* RWIUF */
#define CR_PMCTL_BIN_THRESHOLD_BIN1_ZERO             0x00000000 /* RWI-V */
#define CR_PMCTL_BIN_THRESHOLD_BIN2                       23:16 /* RWIUF */
#define CR_PMCTL_BIN_THRESHOLD_BIN2_ZERO             0x00000000 /* RWI-V */
#define CR_PMCTL_BIN_THRESHOLD_BIN3                       31:24 /* RWIUF */
#define CR_PMCTL_BIN_THRESHOLD_BIN3_ZERO             0x00000000 /* RWI-V */
/* dev_cr_pmcntr.ref */
#define CR_PMCNTR                         0x800003FC:0x800003B0 /* RW--D */
#define CR_PMCNTR_CONTROL			      0x800003B0 /* R--4R */
#define CR_PMCNTR_CONTROL_STATE                              1:0 /* R-IVF */
#define CR_PMCNTR_CONTROL_STATE_IDLE                  0x00000000 /* R-I-V */
#define CR_PMCNTR_CONTROL_STATE_WAIT_TRIG0            0x00000001 /* R---V */
#define CR_PMCNTR_CONTROL_STATE_WAIT_TRIG1            0x00000002 /* R---V */
#define CR_PMCNTR_CONTROL_STATE_CAPTURE               0x00000003 /* R---V */
#define CR_PMCNTR_WATCH(i)                   (0x800003B8+(i)*4) /* R--4A */
#define CR_PMCNTR_WATCH__SIZE_1				      2 /*       */
#define CR_PMCNTR_CYCLECNT_0                         0x800003C8 /* R--4R */
#define CR_PMCNTR_CYCLECNT_0_VAL                           31:0 /* R--UF */
#define CR_PMCNTR_CYCLECNT_1                         0x800003CC /* R--4R */
#define CR_PMCNTR_CYCLECNT_1_VAL                            7:0 /* R--UF */
#define CR_PMCNTR_EVENTCNT_0                         0x800003D0 /* R--4R */
#define CR_PMCNTR_EVENTCNT_0_VAL                           31:0 /* R--UF */
#define CR_PMCNTR_EVENTCNT_1                         0x800003D4 /* R--4R */
#define CR_PMCNTR_EVENTCNT_1_VAL                            7:0 /* R--UF */
#define CR_PMCNTR_THRESHCNT_0                        0x800003D8 /* R--4R */
#define CR_PMCNTR_THRESHCNT_0_VAL                          31:0 /* R--UF */
#define CR_PMCNTR_THRESHCNT_1                        0x800003DC /* R--4R */
#define CR_PMCNTR_THRESHCNT_1_VAL                           7:0 /* R--UF */
#define CR_PMCNTR_BIN(i)                     (0x800003E0+(i)*4) /* R--4A */
#define CR_PMCNTR_BIN__SIZE_1				      8 /*       */
#define CR_PMCNTR_BIN_COUNT		                   31:0 /* R-XUF */
#endif /* _CR_REF_H_ */
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\vid.h ===
#ifndef _VID_H_
#define _VID_H_
//
// (C) Copyright NVIDIA Corporation Inc., 1995-2000. All rights reserved.
//
/****************************** Video Control ******************************\
*                                                                           *
* Module: VID.H                                                             *
*       Video Includes.                                                     *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/

//---------------------------------------------------------------------------
//
//  Structures.
//
//---------------------------------------------------------------------------

//---------------------------------------------------------------------------
//
//  Macros.
//
//---------------------------------------------------------------------------

//---------------------------------------------------------------------------
//
//  Function prototypes.
//
//---------------------------------------------------------------------------

// video.c
V032 videoService(PHWINFO);

// videobj.c
RM_STATUS videoCreateObj(VOID*, PCLASSOBJECT, U032, POBJECT *, VOID*);
RM_STATUS videoDestroyObj(VOID*, POBJECT);
V032 videoFromMemService(PHWINFO, POBJECT);
V032 videoOverlayService(PHWINFO, POBJECT);
VOID videoUpdateWindowStart(PHWINFO, S016, S016);

#endif // _VID_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv10\nv10_ref.h ===
//
// (C) Copyright NVIDIA Corporation Inc., 1995,1996. All rights reserved.
//
/***************************************************************************\
*                                                                           *
*               NV10 Hardware Reference Manual extracted defines.           *
*                                                                           *
\***************************************************************************/
#ifndef _NV10_REF_H_
#define _NV10_REF_H_

//
// These registers are to be accessed only by nv10-specific code.
//

/* dev_bus.ref */
#define NV_MSPACE                             0x07FFFFFF:0x00000000 /* RW--D */
/* dev_bus.ref */
#define NV_RSPACE                             0x00FFFFFF:0x00000000 /* RW--D */
/* dev_bus.ref */
#define NV_PBUS_DEBUG_0                                  0x00001080 /* RW-4R */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_DELAY                         3:0 /* RWIUF */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_DELAY_8                0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_PC                            4:4 /* RWIVF */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_PC_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_PC_OVERRIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_DELAY                       11:8 /* RWIUF */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_DELAY_4               0x00000004 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_DELAY_8               0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_PC                         12:12 /* RWIVF */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_PC_NORMAL             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_PC_OVERRIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_DELAY                       19:16 /* RWIUF */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_DELAY_8                0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_DELAY_10               0x0000000A /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_PC                          20:20 /* RWIVF */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_PC_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_PC_OVERRIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_DELAY                       27:24 /* RWIUF */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_DELAY_8                0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_DELAY_14               0x0000000E /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_PC                          28:28 /* RWIVF */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_PC_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_PC_OVERRIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1                                  0x00001084 /* RW-4R */
#define NV_PBUS_DEBUG_1_PCIM_THROTTLE                           0:0 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIM_THROTTLE_DISABLED           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIM_THROTTLE_ENABLED            0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIM_CMD                                1:1 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIM_CMD_SIZE_BASED              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIM_CMD_MRL_ONLY                0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_HASH_DECODE                             2:2 /* RWIVF */
#define NV_PBUS_DEBUG_1_HASH_DECODE_1FF                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_HASH_DECODE_2FF                  0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_AGPM_CMD                                4:3 /* RWIVF */
#define NV_PBUS_DEBUG_1_AGPM_CMD_HP_ON_1ST               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_AGPM_CMD_LP_ONLY                 0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_AGPM_CMD_HP_ONLY                 0x00000002 /* RW--V */
/* NV_PBUS_DEBUG_1_PCIS_WRITE is shared (see nv_ref.h) */
#define NV_PBUS_DEBUG_1_PCIS_2_1                                6:6 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_2_1_DISABLED                0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_2_1_ENABLED                 0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_RETRY                              7:7 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_RETRY_DISABLED              0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_RETRY_ENABLED               0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE0                                  7:7 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE0_ZERO                      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE0_ONE                       0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_RD_BURST                           8:8 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_RD_BURST_DISABLED           0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_RD_BURST_ENABLED            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_WR_BURST                           9:9 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_WR_BURST_DISABLED           0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_WR_BURST_ENABLED            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_EARLY_RTY                        10:10 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_EARLY_RTY_DISABLED          0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_EARLY_RTY_ENABLED           0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_CPUQ                             12:12 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_CPUQ_DISABLED               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_CPUQ_ENABLED                0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_DPSH_DECODE                           13:13 /* RWIVF */
#define NV_PBUS_DEBUG_1_DPSH_DECODE_NV4                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_DPSH_DECODE_NV3                  0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE1                                14:14 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE1_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE1_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_FBI_DIFFERENTIAL                      14:14 /* RWIVF */
#define NV_PBUS_DEBUG_1_FBI_DIFFERENTIAL_ENABLED         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_FBI_DIFFERENTIAL_DISABLED        0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE2                                15:15 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE2_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE2_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_AGPFW_DWOD                            15:15 /* RWIVF */
#define NV_PBUS_DEBUG_1_AGPFW_DWOD_DISABLED              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_AGPFW_DWOD_ENABLED               0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE3                                16:16 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE3_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE3_ONE                       0x00000001 /* RW--V */
/* NV_PBUS_DEBUG_1_OPENGL is shared (see nv_ref.h) */
#define NV_PBUS_DEBUG_1_SPARE4                                17:17 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE4_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE4_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_ACQUIRE_TIMEOUT                       18:18 /* RWIVF */
#define NV_PBUS_DEBUG_1_ACQUIRE_TIMEOUT_DISABLED         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_ACQUIRE_TIMEOUT_ENABLED          0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE5                                18:18 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE5_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE5_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE6                                19:19 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE6_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE6_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE7                                20:20 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE7_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE7_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE8                                21:21 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE8_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE8_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE9                                22:22 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE9_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE9_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE10                               23:23 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE10_ZERO                     0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE10_ONE                      0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_2                                  0x00001088 /* RW-4R */
#define NV_PBUS_DEBUG_2_AGP_DIFFERENTIAL                        0:0 /* RWIVF */
#define NV_PBUS_DEBUG_2_AGP_DIFFERENTIAL_DISABLED        0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_2_AGP_DIFFERENTIAL_ENABLED         0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_2_AGP_VREF                                0:0 /* RWIVF */
#define NV_PBUS_DEBUG_2_AGP_VREF_DISABLED                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_2_AGP_VREF_ENABLED                 0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_2_AGP_SB_STB_DELAY                        9:4 /* RWIUF */
#define NV_PBUS_DEBUG_2_AGP_SB_STB_DELAY_34              0x00000022 /* RWI-V */
#define NV_PBUS_DEBUG_2_AGP_SB_STB_PC                         12:12 /* RWIVF */
#define NV_PBUS_DEBUG_2_AGP_SB_STB_PC_NORMAL             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_2_AGP_SB_STB_PC_OVERRIDE           0x00000001 /* RW0-V */
#define NV_PBUS_DEBUG_3                                  0x0000108C /* RW-4R */
#define NV_PBUS_DEBUG_3_AGP_MAX_SIZE                            1:0 /* RWIVF */
#define NV_PBUS_DEBUG_3_AGP_MAX_SIZE_UNLIMITED           0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_3_AGP_MAX_SIZE_32_BYTES            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_MAX_SIZE_64_BYTES            0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK                            7:4 /* RWIVF */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_66MHZ         0x00000005 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_73MHZ         0x00000006 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_80MHZ         0x00000007 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_87MHZ         0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_94MHZ         0x00000009 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_100MHZ        0x0000000A /* RWI-V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_106MHZ        0x0000000B /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_113MHZ        0x0000000C /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_120MHZ        0x0000000D /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_126MHZ        0x0000000E /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_133MHZ        0x0000000F /* RW--V */
#define NV_PBUS_DEBUG_CTL                                0x00001090 /* RW-4R */
#define NV_PBUS_DEBUG_CTL_MODE                                  0:0 /* RWIVF */
#define NV_PBUS_DEBUG_CTL_MODE_DISABLED                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTL_MODE_ENABLED                   0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTL_READ_SELECT                           4:4 /* RWIVF */
#define NV_PBUS_DEBUG_CTL_READ_SELECT_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTL_READ_SELECT_1                  0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_READ                               0x00001094 /* R--4R */
#define NV_PBUS_DEBUG_READ_DATA                                31:0 /* R-XUF */
#define NV_PBUS_DEBUG_HOST                               0x0000109C /* RW-4R */
#define NV_PBUS_DEBUG_HOST_SEL                                  2:0 /* RWXUF */
#define NV_PBUS_DEBUG_SEL_0                              0x000010A0 /* RW-4R */
#define NV_PBUS_DEBUG_SEL_0_X                                   2:0 /* RWXUF */
#define NV_PBUS_DEBUG_SEL_1                              0x000010A4 /* RW-4R */
#define NV_PBUS_DEBUG_SEL_1_X                                   2:0 /* RWXUF */
#define NV_PBUS_DEBUG_SEL_2                              0x000010A8 /* RW-4R */
#define NV_PBUS_DEBUG_SEL_2_X                                   2:0 /* RWXUF */
#define NV_PBUS_DEBUG_SEL_3                              0x000010AC /* RW-4R */
#define NV_PBUS_DEBUG_SEL_3_X                                   2:0 /* RWXUF */
#define NV_PBUS_DEBUG_CTRIM_0                            0x000010B0 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NE_DELAY                       3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NE_DELAY_8              0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SE_DELAY                       7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SE_DELAY_8              0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NW_DELAY                      11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NW_DELAY_8              0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SW_DELAY                     15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SW_DELAY_8              0x00000005 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_M_NW_DELAY                      19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_M_NW_DELAY_8               0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_M_SW_DELAY                      23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_M_SW_DELAY_8               0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_U_NW_DELAY                      27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_U_NW_DELAY_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_U_SW_DELAY                      31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_U_SW_DELAY_8               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NE_TRIM                        3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NE_TRIM_8               0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NE_TRIM_INIT            0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SE_TRIM                        7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SE_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SE_TRIM_INIT            0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NW_TRIM                       11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NW_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NW_TRIM_INIT            0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SW_TRIM                      15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SW_TRIM_8               0x00000005 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SW_TRIM_INIT            0x00000005 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_0_M_NW_TRIM                       19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_M_NW_TRIM_8                0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_M_NW_TRIM_INIT             0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_0_M_SW_TRIM                       23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_M_SW_TRIM_8                0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_M_SW_TRIM_INIT             0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NC_TRIM                      27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NC_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NC_TRIM_INIT            0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SC_TRIM                      31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SC_TRIM_8               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SC_TRIM_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1                            0x000010B4 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_1_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C0_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C1_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C2_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C3_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C4_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C5_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C6_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C7_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_M_SHAPE                           3:0 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_M_SHAPE_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_M_SHAPE_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_N_SHAPE                           7:4 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_N_SHAPE_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_N_SHAPE_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_P_SHAPE                          11:8 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_P_SHAPE_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_P_SHAPE_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_PV1_SHAPE                        11:8 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_PV1_SHAPE_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_PV1_SHAPE_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_SPARE0                          15:12 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_SPARE0_0                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_SPARE0_INIT                0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_PV2_SHAPE                       15:12 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_PV2_SHAPE_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_PV2_SHAPE_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_FP_SHAPE                        19:16 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_FP_SHAPE_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_FP_SHAPE_INIT              0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_FP1_SHAPE                       19:16 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_FP1_SHAPE_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_FP1_SHAPE_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_FPDP_SHAPE                      23:20 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_FPDP_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_FPDP_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_FPIO_SHAPE                      27:24 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_FPIO_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_FPIO_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_SPARE1                          31:28 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_SPARE1_0                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_SPARE1_INIT                0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_FPION_SHAPE                     31:28 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_FPION_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_FPION_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2                            0x000010B8 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_2_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C0_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C1_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C2_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C3_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C4_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C5_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C6_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C7_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_0_SHAPE                       3:0 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_0_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_0_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_1_SHAPE                       7:4 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_1_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_1_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_2_SHAPE                      11:8 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_2_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_2_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_3_SHAPE                     15:12 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_3_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_3_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_0_SHAPE                     19:16 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_0_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_0_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_1_SHAPE                     23:20 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_1_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_1_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_2_SHAPE                     27:24 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_2_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_2_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_3_SHAPE                     31:28 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_3_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_3_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3                            0x000010BC /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_3_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C0_DELAY_8                 0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C1_DELAY_8                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C2_DELAY_8                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C3_DELAY_8                 0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C4_DELAY_8                 0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C5_DELAY_8                 0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C6_DELAY_F                 0x0000000f /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C7_DELAY_F                 0x0000000f /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_CCIR_CLK_OUT_TRIM                 3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_CCIR_CLK_OUT_TRIM_8        0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_CCIR_CLK_OUT_TRIM_INIT     0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK_TRIM                         7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK_TRIM_8                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK_TRIM_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK1_TRIM                        7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK1_TRIM_8               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK1_TRIM_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK_TRIM                        11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK_TRIM_8                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK_TRIM_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK1_TRIM                       11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK1_TRIM_8               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK1_TRIM_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_VSCLK_TRIM                      15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_VSCLK_TRIM_8               0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_VSCLK_TRIM_INIT            0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_FPCLK_TRIM                      19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_FPCLK_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_FPCLK_TRIM_INIT            0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK2_TRIM                      19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK2_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK2_TRIM_INIT            0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_FPDPCLK_TRIM                    23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_FPDPCLK_TRIM_8             0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_FPDPCLK_TRIM_INIT          0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK2_TRIM                      23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK2_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK2_TRIM_INIT            0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_NVCLK                    24:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_NVCLK_ENABLE        0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_NVCLK_EN_INIT       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_MCLK                     25:25 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_MCLK_ENABLE         0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_MCLK_EN_INIT        0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CLK4X                    26:26 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CLK4X_ENABLE        0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CLK4X_EN_INIT       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR_O                   27:27 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR_O_ENABLE       0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR_O_EN_INIT      0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VIP_HCLK                 28:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VIP_HCLK_ENABLE     0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VIP_HCLK_EN_INIT    0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VCLK2                    29:29 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VCLK2_ENABLE        0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VCLK2_EN_INIT       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_PCLK                     30:30 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_PCLK_ENABLE         0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_PCLK_EN_INIT        0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR2                    31:31 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR2_ENABLE        0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR2_EN_INIT       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4                            0x000010C4 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_4_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C0_DELAY_8                 0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C1_DELAY_8                 0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C2_DELAY_8                 0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C3_DELAY_8                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C4_DELAY_8                 0x0000000C /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C5_DELAY_8                 0x0000000B /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C6_DELAY_8                 0x0000000D /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C7_DELAY_8                 0x0000000A /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_0_TRIM                        3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_0_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_0_TRIM_INIT            0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_1_TRIM                        7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_1_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_1_TRIM_INIT            0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_2_TRIM                       11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_2_TRIM_8               0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_2_TRIM_INIT            0x00000004 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_3_TRIM                      15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_3_TRIM_8               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_3_TRIM_INIT            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_0_TRIM                      19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_0_TRIM_8               0x0000000C /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_0_TRIM_INIT            0x0000000B /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_1_TRIM                      23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_1_TRIM_8               0x0000000B /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_1_TRIM_INIT            0x0000000A /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_2_TRIM                      27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_2_TRIM_8               0x0000000D /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_2_TRIM_INIT            0x0000000C /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_3_TRIM                      31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_3_TRIM_8               0x0000000A /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_3_TRIM_INIT            0x00000009 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5                            0x000010C8 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_5_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C0_DELAY_8                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C1_DELAY_8                 0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C2_DELAY_8                 0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C3_DELAY_8                 0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C4_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C5_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C6_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C7_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPIOCLK_TRIM                      3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPIOCLK_TRIM_8             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPIOCLK_TRIM_INIT          0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE0                            7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE0_8                   0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE0_INIT                0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_FPIONCLK_TRIM                     7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPIONCLK_TRIM_8            0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPIONCLK_TRIM_INIT         0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE1                           11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE1_8                   0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE1_INIT                0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_FPDPCLK_TRIM                     11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPDPCLK_TRIM_8             0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPDPCLK_TRIM_INIT          0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE2                          15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE2_8                   0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE2_INIT                0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK1_TRIM                     15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK1_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK1_TRIM_INIT           0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE3                          19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE3_0                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE3_INIT                0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK2_TRIM                     19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK2_TRIM_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK2_TRIM_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE4                          23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE4_0                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE4_INIT                0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK1_TRIM                    23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK1_TRIM_0             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK1_TRIM_INIT          0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE5                          27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE5_0                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_SPARE5_INIT                0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK2_TRIM                    27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK2_TRIM_0             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK2_TRIM_INIT          0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_M_DELAY                         31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_M_DELAY_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_M_DELAY_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6                            0x000010CC /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_6_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C0_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C1_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C2_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C3_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C4_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C5_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C6_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C7_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_0_DELAY                  3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_0_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_0_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_1_DELAY                  7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_1_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_1_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_2_DELAY                 11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_2_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_2_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_3_DELAY                15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_3_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_3_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_0_DELAY                19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_0_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_0_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_1_DELAY                23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_1_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_1_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_2_DELAY                27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_2_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_2_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_3_DELAY                31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_3_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_3_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_AGPPLL                             0x000010C0 /* RW-4R */
#define NV_PBUS_DEBUG_AGPPLL_COEFF_MDIV                         7:0 /* RWIUF */
#define NV_PBUS_DEBUG_AGPPLL_COEFF_MDIV_1                0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_AGPPLL_COEFF_NDIV                        15:8 /* RWIUF */
#define NV_PBUS_DEBUG_AGPPLL_COEFF_NDIV_4                0x00000004 /* RWI-V */
#define NV_PBUS_DEBUG_AGPPLL_SETUP                            24:16 /* RWIUF */
#define NV_PBUS_DEBUG_AGPPLL_SETUP_DEFAULT               0x0000011C /* RWI-V */
#define NV_PBUS_DEBUG_AGPPLL_PWRDWN                           28:28 /* RWIVF */
#define NV_PBUS_DEBUG_AGPPLL_PWRDWN_ON                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_AGPPLL_PWRDWN_OFF                  0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_AGPPLL_STATUS                           31:31 /* R--VF */
#define NV_PBUS_DEBUG_AGPPLL_STATUS_NOTLOCKED            0x00000000 /* R---V */
#define NV_PBUS_DEBUG_AGPPLL_STATUS_LOCKED               0x00000001 /* R---V */
#define NV_PBUS_DEBUG_PORT                               0x000010D0 /* RW-4R */
#define NV_PBUS_DEBUG_PORT_MODE                                 0:0 /* RWIVF */
#define NV_PBUS_DEBUG_PORT_MODE_NORMAL                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PORT_MODE_AGP4X                    0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7                            0x000010D4 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_TRIM                         3:0 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_TRIM_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_TRIM_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_SHAPE                        7:4 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_CCIO_SHAPE                       11:8 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_CCIO_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_CCIO_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_FP2_SHAPE                       15:12 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_FP2_SHAPE_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_FP2_SHAPE_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_IFP1_SHAPE                      19:16 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_IFP1_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_IFP1_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_IFP2_SHAPE                      23:20 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_IFP2_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_IFP2_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_SPARE0                          27:24 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_SPARE0_0                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_SPARE0_INIT                0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_FBIO_MCLK_DIV2SDR               26:26 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_FBIO_MCLK_DIV2SDR_DISABLED 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_FBIO_MCLK_DIV2SDR_ENABLED  0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_FBIO_MCLK_DIV2SDR_INIT     0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_SPARE1                          31:28 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_SPARE1_0                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_SPARE1_INIT                0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8                            0x000010D8 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_0_TRIM                      3:0 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_0_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_0_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_1                           7:4 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_1_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_1_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_2                          11:8 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_2_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_2_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_3                         15:12 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_3_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_3_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_4                         19:16 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_4_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_4_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_5                         23:20 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_5_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_5_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_6                         27:24 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_6_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_6_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_7                         31:28 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_7_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_7_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_9                            0x000010DC /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_9_NV_P8_TRIM                        3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_NV_P8_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_NV_P9_TRIM                        7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_NV_P9_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_M_P0_TRIM                        11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_M_P0_TRIM_8                0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_M_P1_TRIM                       15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_M_P1_TRIM_8                0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_M_P2_TRIM                       19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_M_P2_TRIM_8                0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_M_P3_TRIM                       23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_M_P3_TRIM_8                0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_M_P4_TRIM                       27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_M_P4_TRIM_8                0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_M_P5_TRIM                       31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_M_P5_TRIM_8                0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC                          0x000010E0 /* RW-4R */
#define NV_PBUS_DEBUG_PRIV_ASRC_0__ALIAS_1  NV_PBUS_DEBUG_PRIV_ASRC /*       */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_SEL                      31:31 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_OVERIDE             0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_VALUE                    30:24 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_VALUE_0             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_SEL                     23:23 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_NORMAL             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_OVERIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_VALUE                   22:16 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_VALUE_0            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_SEL                      15:15 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_OVERIDE             0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_VALUE                     14:8 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_VALUE_0             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_SEL                       7:7 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_NORMAL             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_OVERIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_VALUE                     6:0 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_VALUE_0            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1                        0x000010E4 /* RW-4R */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_SEL                    31:31 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_NORMAL            0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_OVERIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_VALUE                  30:24 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_VALUE_0           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_SEL                    23:23 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_NORMAL            0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_OVERIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_VALUE                  22:16 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_VALUE_0           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_SEL                    15:15 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_NORMAL            0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_OVERIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_VALUE                   14:8 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_VALUE_0           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_SEL                      7:7 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_NORMAL            0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_OVERIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_VALUE                    6:0 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_VALUE_0           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_DUALHEAD_CTL                       0x000010F0 /* RW-4R */
#define NV_PBUS_DEBUG_DUALHEAD_CTL_BLAH                        31:0 /* RWIUF */
#define NV_PBUS_DEBUG_DUALHEAD_CTL_BLAH_0                0x00000000 /* RWI-V */
#define NV_PBUS_INTR_0                                   0x00001100 /* RW-4R */
#define NV_PBUS_INTR_0_PCI_BUS_ERROR                            0:0 /* RWXVF */
#define NV_PBUS_INTR_0_PCI_BUS_ERROR_NOT_PENDING         0x00000000 /* R---V */
#define NV_PBUS_INTR_0_PCI_BUS_ERROR_PENDING             0x00000001 /* R---V */
#define NV_PBUS_INTR_0_PCI_BUS_ERROR_RESET               0x00000001 /* -W--V */
#define NV_PBUS_INTR_0_HOTPLUG                                  4:4 /* RWXVF */
#define NV_PBUS_INTR_0_HOTPLUG_NOT_PENDING               0x00000000 /* R---V */
#define NV_PBUS_INTR_0_HOTPLUG_PENDING                   0x00000001 /* R---V */
#define NV_PBUS_INTR_0_HOTPLUG_RESET                     0x00000001 /* -W--V */
//this is an official NV11 function that was left out - emp#742
#define NV_PBUS_INTR_0_HOTUNPLUG                                8:8 /* RWXVF */
#define NV_PBUS_INTR_0_HOTUNPLUG_NOT_PENDING             0x00000000 /* R---V */
#define NV_PBUS_INTR_0_HOTUNPLUG_PENDING                 0x00000001 /* R---V */
#define NV_PBUS_INTR_0_HOTUNPLUG_RESET                   0x00000001 /* -W--V */
#define NV_PBUS_INTR_EN_0                                0x00001140 /* RWI4R */
#define NV_PBUS_INTR_EN_0_PCI_BUS_ERROR                         0:0 /* RWIVF */
#define NV_PBUS_INTR_EN_0_PCI_BUS_ERROR_DISABLED         0x00000000 /* RWI-V */
#define NV_PBUS_INTR_EN_0_PCI_BUS_ERROR_ENABLED          0x00000001 /* RW--V */
#define NV_PBUS_INTR_EN_0_HOTPLUG                               4:4 /* RWIVF */
#define NV_PBUS_INTR_EN_0_HOTPLUG_DISABLED               0x00000000 /* RWI-V */
#define NV_PBUS_INTR_EN_0_HOTPLUG_ENABLED                0x00000001 /* RW--V */
#define NV_PBUS_INTR_EN_0_HOTUNPLUG                             8:8 /* RWIVF */
#define NV_PBUS_INTR_EN_0_HOTUNPLUG_DISABLED             0x00000000 /* RWI-V */
#define NV_PBUS_INTR_EN_0_HOTUNPLUG_ENABLED              0x00000001 /* RW--V */
#define NV_PBUS_ROM_CONFIG                               0x00001200 /* RWI4R */
#define NV_PBUS_ROM_CONFIG_TW1                                  5:0 /* RWIVF */
#define NV_PBUS_ROM_CONFIG_TW1_DEFAULT                   0x0000000F /* RWI-V */
#define NV_PBUS_ROM_CONFIG_TW0                                  7:6 /* RWIVF */
#define NV_PBUS_ROM_CONFIG_TW0_DEFAULT                   0x00000003 /* RWI-V */


#define NV_PBUS_PCI_NV_2_REVISION_ID_A01                 0x00000000 /* C---V */
#define NV_PBUS_PCI_NV_2_REVISION_ID_B01                 0x00000010 /* ----V */
#define NV_PBUS_PCI_NV_5_BASE_ADDRESS                         31:27 /* RWXUF */
#define NV_PBUS_PCI_NV_17_AGP_REV_MAJOR_1                0x00000001 /* C---V */
/* dev_bus.ref */
/* dev_bus.ref */
/* dev_bus.ref */
#define NV_PRMIO_RMA_ID                                  0x00007100 /* R--4R */
#define NV_PRMIO_RMA_ID_CODE                                   31:0 /* C--UF */
#define NV_PRMIO_RMA_ID_CODE_VALID                       0x2B16D065 /* C---V */
#define NV_PRMIO_RMA_PTR                                 0x00007104 /* RW-4R */
#define NV_PRMIO_RMA_PTR_SPACE                                31:31 /* RWIVF */
#define NV_PRMIO_RMA_PTR_SPACE_REGISTER                  0x00000000 /* RWI-V */
#define NV_PRMIO_RMA_PTR_SPACE_MEMORY                    0x00000001 /* RW--V */
#define NV_PRMIO_RMA_PTR_ADDRESS                               26:2 /* RWIUF */
#define NV_PRMIO_RMA_PTR_ADDRESS_0                       0x00000000 /* RWI-V */
#define NV_PRMIO_RMA_DATA                                0x00007108 /* RW-4R */
#define NV_PRMIO_RMA_DATA_PORT                                 31:0 /* RWXUF */
#define NV_PRMIO_RMA_DATA32                              0x0000710C /* RW-4R */
#define NV_PRMIO_RMA_DATA32_BYTE2                             23:16 /* RWXUF */
#define NV_PRMIO_RMA_DATA32_BYTE1                              15:8 /* RWXUF */
#define NV_PRMIO_RMA_DATA32_BYTE0                               7:0 /* RWXUF */
/* dev_bus.ref */
#define NV_EXPROM                             0x0000FFFF:0x00000000 /* R---D */
#define NV_EXPROM_BIOS_ROM008(i)                   (0x00000000+(i)) /* RW-1A */
#define NV_EXPROM_BIOS_ROM008__SIZE_1                         65536 /*       */
#define NV_EXPROM_BIOS_ROM008_VALUE                             7:0 /* RW-VF */
#define NV_EXPROM_BIOS_ROM016(i)                 (0x00000000+(i)*2) /* RW-2A */
#define NV_EXPROM_BIOS_ROM016__SIZE_1                         32768 /*       */
#define NV_EXPROM_BIOS_ROM016_VALUE                            15:0 /* RW-VF */
#define NV_EXPROM_BIOS_ROM032(i)                 (0x00000000+(i)*4) /* RW-4A */
#define NV_EXPROM_BIOS_ROM032__SIZE_1                         16384 /*       */
#define NV_EXPROM_BIOS_ROM032_VALUE                            31:0 /* RW-VF */
/* dev_bus.ref */
#define NV_MEMORY                             0xFFFFFFFF:0x00000000 /* RW--D */
/* dev_bus.ref */
#define NV_IO                                 0xFFFFFFFF:0x00000000 /* RW--D */
/* dev_dac.ref */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN                   14:12 /* RWIVF */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_ON           0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_MPLL         0x00000001 /* RWI-V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_VPLL         0x00000002 /* RWI-V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_NVPLL        0x00000004 /* RWI-V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_OFF          0x00000007 /* RW--V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_SOURCE                    25:24 /* RWIVF */
/* dev_fifo.ref */
#define NV_PFIFO_DELAY_0                                 0x00002040 /* RW-4R */
#define NV_PFIFO_DELAY_0_WAIT_RETRY                             9:0 /* RWIUF */
#define NV_PFIFO_DELAY_0_WAIT_RETRY_0                    0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_TIMESLICE                           0x00002044 /* RW-4R */
#define NV_PFIFO_DMA_TIMESLICE_SELECT                          16:0 /* RWIUF */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_1                  0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_16K                0x00003fff /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_32K                0x00007fff /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_64K                0x0000ffff /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_128K               0x0001ffff /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_TIMEOUT                        24:24 /* RWIUF */
#define NV_PFIFO_DMA_TIMESLICE_TIMEOUT_DISABLED          0x00000000 /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_TIMEOUT_ENABLED           0x00000001 /* RWI-V */
#define NV_PFIFO_PIO_TIMESLICE                           0x00002048 /* RW-4R */
#define NV_PFIFO_PIO_TIMESLICE_SELECT                          16:0 /* RWIUF */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_1                  0x00000000 /* RWI-V */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_16K                0x00003fff /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_32K                0x00007fff /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_64K                0x0000ffff /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_128K               0x0001ffff /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_TIMEOUT                        24:24 /* RWIUF */
#define NV_PFIFO_PIO_TIMESLICE_TIMEOUT_DISABLED          0x00000000 /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_TIMEOUT_ENABLED           0x00000001 /* RWI-V */
#define NV_PFIFO_TIMESLICE                               0x0000204C /* RW-4R */
#define NV_PFIFO_TIMESLICE_TIMER                               17:0 /* RWIUF */
#define NV_PFIFO_TIMESLICE_TIMER_EXPIRED                 0x0003FFFF /* RWI-V */
#define NV_PFIFO_NEXT_CHANNEL                            0x00002050 /* RW-4R */
#define NV_PFIFO_NEXT_CHANNEL_CHID                              4:0 /* RWXUF */
#define NV_PFIFO_NEXT_CHANNEL_MODE                              8:8 /* RWXVF */
#define NV_PFIFO_NEXT_CHANNEL_MODE_PIO                   0x00000000 /* RW--V */
#define NV_PFIFO_NEXT_CHANNEL_MODE_DMA                   0x00000001 /* RW--V */
#define NV_PFIFO_NEXT_CHANNEL_SWITCH                          12:12 /* RWIVF */
#define NV_PFIFO_NEXT_CHANNEL_SWITCH_NOT_PENDING         0x00000000 /* RWI-V */
#define NV_PFIFO_NEXT_CHANNEL_SWITCH_PENDING             0x00000001 /* RW--V */
#define NV_PFIFO_DELAY_1                                 0x00002054 /* RW-4R */
#define NV_PFIFO_DELAY_1_ACQUIRE_WAIT                           9:0 /* RWIUF */
#define NV_PFIFO_DELAY_1_ACQUIRE_WAIT_2                  0x00000002 /* RWI-V */
#define NV_PFIFO_RAMHT                                   0x00002210 /* RW-4R */
#define NV_PFIFO_RAMHT_BASE_ADDRESS                             8:4 /* RWIUF */
#define NV_PFIFO_RAMHT_BASE_ADDRESS_10000                0x00000010 /* RWI-V */
#define NV_PFIFO_RAMHT_SIZE                                   17:16 /* RWIUF */
#define NV_PFIFO_RAMHT_SIZE_4K                           0x00000000 /* RWI-V */
#define NV_PFIFO_RAMHT_SIZE_8K                           0x00000001 /* RW--V */
#define NV_PFIFO_RAMHT_SIZE_16K                          0x00000002 /* RW--V */
#define NV_PFIFO_RAMHT_SIZE_32K                          0x00000003 /* RW--V */
#define NV_PFIFO_RAMHT_SEARCH                                 25:24 /* RWIUF */
#define NV_PFIFO_RAMHT_SEARCH_16                         0x00000000 /* RWI-V */
#define NV_PFIFO_RAMHT_SEARCH_32                         0x00000001 /* RW--V */
#define NV_PFIFO_RAMHT_SEARCH_64                         0x00000002 /* RW--V */
#define NV_PFIFO_RAMHT_SEARCH_128                        0x00000003 /* RW--V */
#define NV_PFIFO_RAMFC                                   0x00002214 /* RW-4R */
#define NV_PFIFO_RAMFC_BASE_ADDRESS                             8:2 /* RWIUF */
#define NV_PFIFO_RAMFC_BASE_ADDRESS_11000                0x00000044 /* RWI-V */
#define NV_PFIFO_RAMFC_SIZE                                   16:16 /* RWIVF */
#define NV_PFIFO_RAMFC_SIZE_1K                           0x00000000 /* RWI-V */
#define NV_PFIFO_RAMFC_SIZE_2K                           0x00000001 /* RW--V */
#define NV_PFIFO_RAMFC_BASE_ADDRESS2                          23:17 /* RWIUF */
#define NV_PFIFO_RAMFC_BASE_ADDRESS_11400                0x00000045 /* RWI-V */
#define NV_PFIFO_RAMRO                                   0x00002218 /* RW-4R */
#define NV_PFIFO_RAMRO_BASE_ADDRESS                             8:1 /* RWIUF */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_11200                0x00000089 /* RWI-V */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_11400                0x0000008A /* RWI-V */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_11500                0x0000008B /* RWI-V */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_11800                0x0000008C /* RW--V */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_12000                0x00000090 /* RW--V */
#define NV_PFIFO_RAMRO_SIZE                                   16:16 /* RWIVF */
#define NV_PFIFO_RAMRO_SIZE_512                          0x00000000 /* RWI-V */
#define NV_PFIFO_RAMRO_SIZE_8K                           0x00000001 /* RW--V */
#define NV_PFIFO_MODE                                    0x00002504 /* RW-4R */
#define NV_PFIFO_MODE_CHANNEL_0                                 0:0 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_0_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_0_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_1                                 1:1 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_1_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_1_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_2                                 2:2 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_2_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_2_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_3                                 3:3 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_3_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_3_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_4                                 4:4 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_4_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_4_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_5                                 5:5 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_5_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_5_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_6                                 6:6 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_6_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_6_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_7                                 7:7 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_7_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_7_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_8                                 8:8 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_8_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_8_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_9                                 9:9 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_9_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_9_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_10                              10:10 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_10_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_10_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_11                              11:11 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_11_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_11_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_12                              12:12 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_12_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_12_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_13                              13:13 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_13_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_13_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_14                              14:14 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_14_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_14_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_15                              15:15 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_15_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_15_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_16                              16:16 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_16_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_16_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_17                              17:17 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_17_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_17_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_18                              18:18 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_18_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_18_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_19                              19:19 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_19_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_19_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_20                              20:20 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_20_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_20_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_21                              21:21 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_21_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_21_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_22                              22:22 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_22_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_22_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_23                              23:23 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_23_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_23_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_24                              24:24 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_24_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_24_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_25                              25:25 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_25_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_25_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_26                              26:26 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_26_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_26_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_27                              27:27 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_27_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_27_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_28                              28:28 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_28_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_28_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_29                              29:29 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_29_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_29_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_30                              30:30 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_30_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_30_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_31                              31:31 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_31_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_31_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_DMA                                     0x00002508 /* RW-4R */
#define NV_PFIFO_DMA_CHANNEL_0                                  0:0 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_0_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_0_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_1                                  1:1 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_1_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_1_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_2                                  2:2 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_2_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_2_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_3                                  3:3 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_3_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_3_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_4                                  4:4 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_4_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_4_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_5                                  5:5 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_5_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_5_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_6                                  6:6 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_6_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_6_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_7                                  7:7 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_7_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_7_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_8                                  8:8 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_8_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_8_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_9                                  9:9 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_9_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_9_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_10                               10:10 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_10_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_10_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_11                               11:11 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_11_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_11_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_12                               12:12 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_12_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_12_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_13                               13:13 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_13_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_13_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_14                               14:14 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_14_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_14_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_15                               15:15 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_15_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_15_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_16                               16:16 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_16_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_16_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_17                               17:17 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_17_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_17_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_18                               18:18 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_18_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_18_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_19                               19:19 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_19_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_19_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_20                               20:20 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_20_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_20_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_21                               21:21 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_21_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_21_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_22                               22:22 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_22_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_22_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_23                               23:23 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_23_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_23_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_24                               24:24 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_24_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_24_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_25                               25:25 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_25_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_25_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_26                               26:26 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_26_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_26_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_27                               27:27 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_27_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_27_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_28                               28:28 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_28_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_28_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_29                               29:29 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_29_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_29_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_30                               30:30 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_30_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_30_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_31                               31:31 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_31_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_31_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_SIZE                                    0x0000250C /* RW-4R */
#define NV_PFIFO_SIZE_CHANNEL_0                                 0:0 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_0_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_0_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_1                                 1:1 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_1_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_1_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_2                                 2:2 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_2_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_2_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_3                                 3:3 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_3_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_3_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_4                                 4:4 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_4_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_4_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_5                                 5:5 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_5_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_5_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_6                                 6:6 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_6_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_6_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_7                                 7:7 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_7_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_7_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_8                                 8:8 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_8_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_8_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_9                                 9:9 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_9_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_9_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_10                              10:10 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_10_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_10_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_11                              11:11 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_11_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_11_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_12                              12:12 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_12_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_12_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_13                              13:13 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_13_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_13_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_14                              14:14 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_14_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_14_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_15                              15:15 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_15_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_15_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_16                              16:16 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_16_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_16_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_17                              17:17 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_17_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_17_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_18                              18:18 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_18_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_18_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_19                              19:19 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_19_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_19_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_20                              20:20 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_20_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_20_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_21                              21:21 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_21_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_21_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_22                              22:22 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_22_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_22_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_23                              23:23 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_23_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_23_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_24                              24:24 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_24_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_24_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_25                              25:25 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_25_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_25_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_26                              26:26 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_26_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_26_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_27                              27:27 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_27_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_27_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_28                              28:28 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_28_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_28_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_29                              29:29 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_29_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_29_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_30                              30:30 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_30_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_30_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_31                              31:31 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_31_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_31_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH                        0x00003224 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG                          7:3 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_8_BYTES           0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_16_BYTES          0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_24_BYTES          0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_32_BYTES          0x00000003 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_40_BYTES          0x00000004 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_48_BYTES          0x00000005 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_56_BYTES          0x00000006 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_64_BYTES          0x00000007 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_72_BYTES          0x00000008 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_80_BYTES          0x00000009 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_88_BYTES          0x0000000A /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_96_BYTES          0x0000000B /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_104_BYTES         0x0000000C /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_112_BYTES         0x0000000D /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_120_BYTES         0x0000000E /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES         0x0000000F /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_136_BYTES         0x00000010 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_144_BYTES         0x00000011 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_152_BYTES         0x00000012 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_160_BYTES         0x00000013 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_168_BYTES         0x00000014 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_176_BYTES         0x00000015 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_184_BYTES         0x00000016 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_192_BYTES         0x00000017 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_200_BYTES         0x00000018 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_208_BYTES         0x00000019 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_216_BYTES         0x0000001A /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_224_BYTES         0x0000001B /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_232_BYTES         0x0000001C /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_240_BYTES         0x0000001D /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_248_BYTES         0x0000001E /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_256_BYTES         0x0000001F /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE                        15:13 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_32_BYTES          0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_64_BYTES          0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_96_BYTES          0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES         0x00000003 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_160_BYTES         0x00000004 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_192_BYTES         0x00000005 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_224_BYTES         0x00000006 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_256_BYTES         0x00000007 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS                    20:16 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_0             0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_1             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_2             0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_3             0x00000003 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_4             0x00000004 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_5             0x00000005 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_6             0x00000006 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_7             0x00000007 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8             0x00000008 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_9             0x00000009 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_10            0x0000000A /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_11            0x0000000B /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_12            0x0000000C /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_13            0x0000000D /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_14            0x0000000E /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_15            0x0000000F /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_ENDIAN                      31:31 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_FETCH_ENDIAN_LITTLE          0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_FETCH_ENDIAN_BIG             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_PUT_OFFSET                         28:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_GET_OFFSET                         28:2 /* RWXUF */
#define NV_PFIFO_CACHE1_REF                              0x00003248 /* RW-4R */
#define NV_PFIFO_CACHE1_REF_CNT                                31:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_DCOUNT                       0x000032A0 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_DCOUNT_VALUE                       12:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_GET_JMP_SHADOW               0x000032A4 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_GET_JMP_SHADOW_OFFSET              28:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_RSVD_SHADOW                  0x000032A8 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_RSVD_SHADOW_CMD                    31:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_DATA_SHADOW                  0x000032AC /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_DATA_SHADOW_VALUE                  31:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_TYPE                   0:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_TYPE_INC        0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_TYPE_NON_INC    0x00000001 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD                       12:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_SUBCHANNEL                  15:13 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_COUNT                28:18 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_COUNT_0         0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR                       31:30 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_NONE             0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_NON_CACHE        0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_RESERVED_CMD     0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_PROTECTION       0x00000003 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_INSTANCE                     0x0000322C /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_INSTANCE_ADDRESS                   15:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL                          0x00003230 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_CTL_ADJUST                         11:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_TABLE                    12:12 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_TABLE_NOT_PRESENT   0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_TABLE_PRESENT       0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_ENTRY                    13:13 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_ENTRY_NOT_LINEAR    0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_ENTRY_LINEAR        0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_TARGET_NODE                   17:16 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL_TARGET_NODE_NVM          0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_TARGET_NODE_PCI          0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_TARGET_NODE_AGP          0x00000003 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_AT_INFO                       31:31 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_CTL_AT_INFO_INVALID          0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_AT_INFO_VALID            0x00000001 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_LIMIT                        0x00003234 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_LIMIT_OFFSET                       28:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG                      0x00003238 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG_ADDRESS                   28:12 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG_STATE                       0:0 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG_STATE_INVALID        0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG_STATE_VALID          0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_TLB_PTE                      0x0000323C /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_TLB_PTE_FRAME_ADDRESS             31:12 /* RWXUF */
#define NV_PFIFO_DEVICE(i)                       (0x00002800+(i)*4) /* R--4A */
#define NV_PFIFO_DEVICE__SIZE_1                                 128 /*       */
#define NV_PFIFO_DEVICE_CHID                                    4:0 /* R--UF */
#define NV_PFIFO_DEVICE_SWITCH                                24:24 /* R--VF */
#define NV_PFIFO_DEVICE_SWITCH_UNAVAILABLE               0x00000000 /* R---V */
#define NV_PFIFO_DEVICE_SWITCH_AVAILABLE                 0x00000001 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS                           0x00002400 /* R--4R */
#define NV_PFIFO_RUNOUT_STATUS_RANOUT                           0:0 /* R--VF */
#define NV_PFIFO_RUNOUT_STATUS_RANOUT_FALSE              0x00000000 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_RANOUT_TRUE               0x00000001 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_LOW_MARK                         4:4 /* R--VF */
#define NV_PFIFO_RUNOUT_STATUS_LOW_MARK_NOT_EMPTY        0x00000000 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_LOW_MARK_EMPTY            0x00000001 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_HIGH_MARK                        8:8 /* R--VF */
#define NV_PFIFO_RUNOUT_STATUS_HIGH_MARK_NOT_FULL        0x00000000 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_HIGH_MARK_FULL            0x00000001 /* R---V */
#define NV_PFIFO_RUNOUT_PUT                              0x00002410 /* RW-4R */
#define NV_PFIFO_RUNOUT_PUT_ADDRESS                            12:3 /* RWXUF */
#define NV_PFIFO_RUNOUT_PUT_ADDRESS__SIZE_0                     8:3 /* RWXUF */
#define NV_PFIFO_RUNOUT_PUT_ADDRESS__SIZE_1                    12:3 /* RWXUF */
#define NV_PFIFO_RUNOUT_GET                              0x00002420 /* RW-4R */
#define NV_PFIFO_RUNOUT_GET_ADDRESS                            13:3 /* RWXUF */
/* dev_ram.ref */
#define NV_PNVM                               0x0FFFFFFF:0x08000000 /* RW--M */
#define NV_PNVM_DATA032(i)                       (0x08000000+(i)*4) /* RW-4A */
#define NV_PNVM_DATA032__SIZE_1                            33554432 /*       */
#define NV_PNVM_DATA032_VALUE                                  31:0 /* RWXVF */
#define NV_PNVM_DATA016(i)           (0x08000000+((i)/3)*4+((i)%3)) /* RW-2A */
#define NV_PNVM_DATA016__SIZE_1                           67108864  /*       */
#define NV_PNVM_DATA016_VALUE                                  15:0 /* RWXVF */
#define NV_PNVM_DATA008(i)                         (0x08000000+(i)) /* RW-1A */
#define NV_PNVM_DATA008__SIZE_1                           134217728 /*       */
#define NV_PNVM_DATA008_VALUE                                   7:0 /* RWXVF */
/* dev_ram.ref */
#define NV_PRAMIN                             0x007FFFFF:0x00700000 /* RW--M */
#define NV_PRAMIN_CONTEXT_0                   ( 0*32+31):( 0*32+ 0) /*       */
#define NV_PRAMIN_CONTEXT_1                   ( 1*32+31):( 1*32+ 0) /*       */
#define NV_PRAMIN_CONTEXT_2                   ( 2*32+31):( 2*32+ 0) /*       */
#define NV_PRAMIN_CONTEXT_3                   ( 3*32+31):( 3*32+ 0) /*       */
#define NV_PRAMIN_RAMHT_0                     0x00710FFF:0x00710000 /* RW--M */
#define NV_PRAMIN_RAMFC_0                     0x007113FF:0x00711000 /* RW--M */
#define NV_PRAMIN_RAMRO_0                     0x007115FF:0x00711400 /* RW--M */
#define NV_PRAMIN_CTX_0(i)                    (0x00700000 + (i)*16) /* RW--M */
#define NV_PRAMIN_CTX_0__SIZE_1                             0x10000 /*       */
#define NV_PRAMIN_CTX_0_NVCLASS                                11:0 /* RWXUF */
#define NV_PRAMIN_CTX_0_NVCLASS_NV_ROOT                  0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_NVCLASS_012                      0x00000012 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_017                      0x00000017 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_018                      0x00000018 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_019                      0x00000019 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_01C                      0x0000001C /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_01D                      0x0000001D /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_01E                      0x0000001E /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_01F                      0x0000001F /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_021                      0x00000021 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_030                      0x00000030 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_036                      0x00000036 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_037                      0x00000037 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_038                      0x00000038 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_039                      0x00000039 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_042                      0x00000042 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_043                      0x00000043 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_044                      0x00000044 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_048                      0x00000048 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_04A                      0x0000004A /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_04B                      0x0000004B /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_052                      0x00000052 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_053                      0x00000053 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_054                      0x00000054 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_055                      0x00000055 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_057                      0x00000057 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_058                      0x00000058 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_059                      0x00000059 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_05A                      0x0000005A /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_05B                      0x0000005B /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_05C                      0x0000005C /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_05E                      0x0000005E /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_05F                      0x0000005F /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_060                      0x00000060 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_061                      0x00000061 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_064                      0x00000064 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_065                      0x00000065 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_066                      0x00000066 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_067                      0x00000067 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_072                      0x00000072 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_076                      0x00000076 /* RWC-V */
#define NV_PRAMIN_CTX_0_NVCLASS_077                      0x00000077 /* RWC-V */
#define NV_PRAMIN_CTX_0_CHROMA_KEY                            12:12 /* RWXUF */
#define NV_PRAMIN_CTX_0_CHROMA_KEY_DISABLE               0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_CHROMA_KEY_ENABLE                0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_USER_CLIP                             13:13 /* RWXUF */
#define NV_PRAMIN_CTX_0_USER_CLIP_DISABLE                0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_USER_CLIP_ENABLE                 0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_SWIZZLE                               14:14 /* RWXUF */
#define NV_PRAMIN_CTX_0_SWIZZLE_DISABLE                  0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_SWIZZLE_ENABLE                   0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_PATCH_CONFIG                          17:15 /* RWXUF */
#define NV_PRAMIN_CTX_0_PATCH_CONFIG_SRCCOPY_AND         0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_PATCH_CONFIG_ROP_AND             0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_PATCH_CONFIG_BLEND_AND           0x00000002 /* RW--V */
#define NV_PRAMIN_CTX_0_PATCH_CONFIG_SRCCOPY             0x00000003 /* RW--V */
#define NV_PRAMIN_CTX_0_PATCH_CONFIG_SRCCOPY_PRE         0x00000004 /* RW--V */
#define NV_PRAMIN_CTX_0_PATCH_CONFIG_BLEND_PRE           0x00000005 /* RW--V */
#define NV_PRAMIN_CTX_0_DITHER_MODE                           21:20 /* RWXUF */
#define NV_PRAMIN_CTX_0_DITHER_MODE_COMPATIBILITY        0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_DITHER_MODE_DITHER               0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_DITHER_MODE_TRUNCATE             0x00000002 /* RW--V */
#define NV_PRAMIN_CTX_0_DITHER_MODE_SUBTRACT_TRUNCATE    0x00000003 /* RW--V */
#define NV_PRAMIN_CTX_0_SINGLE_STEP                           23:23 /* RWXUF */
#define NV_PRAMIN_CTX_0_SINGLE_STEP_DISABLE              0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_SINGLE_STEP_ENABLE               0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_PATCH_STATUS                          24:24 /* RWXUF */
#define NV_PRAMIN_CTX_0_PATCH_STATUS_INVALID             0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_PATCH_STATUS_VALID               0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_CONTEXT_SURFACE                       25:25 /* RWXUF */
#define NV_PRAMIN_CTX_0_CONTEXT_SURFACE_INVALID          0x00000000 /* RW--V */
#define NV_PRAMIN_CTX_0_CONTEXT_SURFACE_VALID            0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_CONTEXT_SURFACE0                      25:25 /* RWXUF */
#define NV_PRAMIN_CTX_0_CONTEXT_SURFACE0_INVALID         0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_CONTEXT_SURFACE0_VALID           0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_CONTEXT_SURFACE1                      26:26 /* RWXUF */
#define NV_PRAMIN_CTX_0_CONTEXT_SURFACE1_INVALID         0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_CONTEXT_SURFACE1_VALID           0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_CONTEXT_PATTERN                       27:27 /* RWXUF */
#define NV_PRAMIN_CTX_0_CONTEXT_PATTERN_INVALID          0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_CONTEXT_PATTERN_VALID            0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_CONTEXT_ROP                           28:28 /* RWXUF */
#define NV_PRAMIN_CTX_0_CONTEXT_ROP_INVALID              0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_CONTEXT_ROP_VALID                0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_CONTEXT_BETA1                         29:29 /* RWXUF */
#define NV_PRAMIN_CTX_0_CONTEXT_BETA1_INVALID            0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_CONTEXT_BETA1_VALID              0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_0_CONTEXT_BETA4                         30:30 /* RWXUF */
#define NV_PRAMIN_CTX_0_CONTEXT_BETA4_INVALID            0x00000000 /* RWD-V */
#define NV_PRAMIN_CTX_0_CONTEXT_BETA4_VALID              0x00000001 /* RW--V */
#define NV_PRAMIN_CTX_1(i)                    (0x00700004 + (i)*16) /* RW--M */
#define NV_PRAMIN_CTX_1__SIZE_1                             0x10000 /*       */
#define NV_PRAMIN_CTX_1_MONO_FORMAT                             7:0 /* RWXUF */
#define NV_PRAMIN_CTX_1_MONO_FORMAT_INVALID                    0x00 /* RWD-V */
#define NV_PRAMIN_CTX_1_MONO_FORMAT_CGA6_M1                    0x01 /* RW--V */
#define NV_PRAMIN_CTX_1_MONO_FORMAT_LE_M1                      0x02 /* RW--V */
#define NV_PRAMIN_CTX_1_MONO_FORMAT_018                        0x01 /* RWC-V */
#define NV_PRAMIN_CTX_1_MONO_FORMAT_044                        0x01 /* RWC-V */
#define NV_PRAMIN_CTX_1_MONO_FORMAT_04A                        0x01 /* RWC-V */
#define NV_PRAMIN_CTX_1_MONO_FORMAT_04B                        0x01 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT                           15:8 /* RWXUF */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_INVALID                   0x00 /* RWD-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_Y8                     0x01 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_X16A8Y8                0x02 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_X24Y8                  0x03 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_A1R5G5B5               0x06 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_X1R5G5B5               0x07 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_X16A1R5G5B5            0x08 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_X17R5G5B5              0x09 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_R5G6B5                 0x0A /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_A16R5G6B5              0x0B /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_X16R5G6B5              0x0C /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_A8R8G8B8               0x0D /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_X8R8G8B8               0x0E /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_Y16                    0x0F /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_A16Y16                 0x10 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_X16Y16                 0x11 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_V8YB8U8YA8             0x12 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_YB8V8YA8U8             0x13 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_LE_Y32                    0x14 /* RW--V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_017                 0x00000002 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_018                 0x00000002 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_01C                 0x00000003 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_01D                 0x00000003 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_01E                 0x00000003 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_021                 0x00000001 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_036                 0x00000001 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_037                 0x00000006 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_044                 0x0000000B /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_04A                 0x0000000C /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_04B                 0x00000003 /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_057                 0x0000000B /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_05C                 0x0000000C /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_05D                 0x0000000C /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_05E                 0x0000000C /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_060                 0x0000000A /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_061                 0x0000000A /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_076                 0x0000000A /* RWC-V */
#define NV_PRAMIN_CTX_1_COLOR_FORMAT_077                 0x00000006 /* RWC-V */
#define NV_PRAMIN_CTX_1_NOTIFY_INSTANCE                       31:16 /* RWXUF */
#define NV_PRAMIN_CTX_1_NOTIFY_INSTANCE_INVALID              0x0000 /* RWD-V */
#define NV_PRAMIN_CTX_2(i)                    (0x00700008 + (i)*16) /* RW--M */
#define NV_PRAMIN_CTX_2__SIZE_1                             0x10000 /*       */
#define NV_PRAMIN_CTX_2_DMA_0_INSTANCE                         15:0 /* RWXUF */
#define NV_PRAMIN_CTX_2_DMA_0_INSTANCE_INVALID               0x0000 /* RWD-V */
#define NV_PRAMIN_CTX_2_DMA_1_INSTANCE                        31:16 /* RWXUF */
#define NV_PRAMIN_CTX_2_DMA_1_INSTANCE_INVALID               0x0000 /* RWD-V */
#define NV_PRAMIN_CTX_3(i)                    (0x0070000C + (i)*16) /* RW--M */
#define NV_PRAMIN_CTX_3__SIZE_1                             0x10000 /*       */
#define NV_PRAMIN_CTX_3_METHOD_TRAPS                           31:0 /* RWXUF */
#define NV_PRAMIN_CTX_3_METHOD_TRAPS_DISABLED            0x00000000 /* RWD-V */
#define NV_PRAMIN_DATA032(i)                     (0x00700000+(i)*4) /* RW-4A */
#define NV_PRAMIN_DATA032__SIZE_1                            524288 /*       */
#define NV_PRAMIN_DATA032_VALUE                                31:0 /* RWXVF */
#define NV_PRAMIN_DATA016(i)         (0x00700000+((i)/3)*4+((i)%3)) /* RW-2A */
#define NV_PRAMIN_DATA016__SIZE_1                           1572864 /*       */
#define NV_PRAMIN_DATA016_VALUE                                15:0 /* RWXVF */
#define NV_PRAMIN_DATA008(i)                       (0x00700000+(i)) /* RW-1A */
#define NV_PRAMIN_DATA008__SIZE_1                           2097152 /*       */
#define NV_PRAMIN_DATA008_VALUE                                 7:0 /* RWXVF */
/* dev_ram.ref */
#define NV_FIFO_DMA_OPCODE                    ( 0*32+31):( 0*32+29) /* RWXUF */
#define NV_FIFO_DMA_OPCODE_METHOD                        0x00000000 /* ----V */
#define NV_FIFO_DMA_OPCODE_JUMP                          0x00000001 /* ----V */
#define NV_FIFO_DMA_OPCODE_NONINC_METHOD                 0x00000002 /* ----V */
#define NV_FIFO_DMA_METHOD_COUNT              ( 0*32+28):( 0*32+18) /* RWXUF */
#define NV_FIFO_DMA_METHOD_SUBCHANNEL         ( 0*32+15):( 0*32+13) /* RWXUF */
#define NV_FIFO_DMA_METHOD_ADDRESS            ( 0*32+12):( 0*32+ 2) /* RWXUF */
#define NV_FIFO_DMA_DATA                      ( 1*32+31):( 1*32+ 0) /* RWXUF */
#define NV_FIFO_DMA_JUMP_OFFSET                                28:2 /* RWXUF */
/* dev_ram.ref */
#define NV_PRAM                               0x00006FFF:0x00006000 /* RW--D */
/* dev_fifo.ref */
#define NV_USER                               0x00FFFFFF:0x00800000 /* RW--D */
#define NV_USER_OBJECT(i,j)     (0x00800000+(i)*0x10000+(j)*0x2000) /* -W-4A */
#define NV_USER_OBJECT__SIZE_1                                   32 /*       */
#define NV_USER_OBJECT__SIZE_2                                    8 /*       */
#define NV_USER_OBJECT_HANDLE                                  31:0 /* -W-VF */
#define NV_USER_FREE016(i,j)        (0x00800010+(i)*65536+(j)*8192) /* R--2A */
#define NV_USER_FREE016__SIZE_1                                  32 /*       */
#define NV_USER_FREE016__SIZE_2                                   8 /*       */
#define NV_USER_FREE016_COUNT_LO                                1:0 /* C--UF */
#define NV_USER_FREE016_COUNT_LO_0                       0x00000000 /* C---V */
#define NV_USER_FREE016_COUNT                                   9:2 /* R--UF */
#define NV_USER_FREE016_COUNT_HI                              15:10 /* C--UF */
#define NV_USER_FREE016_COUNT_HI_0                       0x00000000 /* C---V */
#define NV_USER_FREE032(i,j)        (0x00800010+(i)*65536+(j)*8192) /* R--4A */
#define NV_USER_FREE032__SIZE_1                                  32 /*       */
#define NV_USER_FREE032__SIZE_2                                   8 /*       */
#define NV_USER_FREE032_COUNT_LO                                1:0 /* C--UF */
#define NV_USER_FREE032_COUNT_LO_0                       0x00000000 /* C---V */
#define NV_USER_FREE032_COUNT                                   9:2 /* R--UF */
#define NV_USER_FREE032_COUNT_HI                              31:10 /* C--UF */
#define NV_USER_FREE032_COUNT_HI_0                       0x00000000 /* C---V */
#define NV_USER_ZERO016(i,j,k) (0x0800012+(i)*65536+(j)*8192+(k)*2) /* R--2A */
#define NV_USER_ZERO016__SIZE_1                                  32 /*       */
#define NV_USER_ZERO016__SIZE_2                                   8 /*       */
#define NV_USER_ZERO016__SIZE_3                                   7 /*       */
#define NV_USER_ZERO016_COUNT                                  15:0 /* C--UF */
#define NV_USER_ZERO016_COUNT_0                          0x00000000 /* C---V */
#define NV_USER_ZERO032(i,j,k) (0x0800014+(i)*65536+(j)*8192+(k)*4) /* R--4A */
#define NV_USER_ZERO032__SIZE_1                                  32 /*       */
#define NV_USER_ZERO032__SIZE_2                                   8 /*       */
#define NV_USER_ZERO032__SIZE_3                                   3 /*       */
#define NV_USER_ZERO032_COUNT                                  31:0 /* C--UF */
#define NV_USER_ZERO032_COUNT_0                          0x00000000 /* C---V */
#define NV_USER_DMA_GET(i,j)    (0x00800044+(i)*0x10000+(j)*0x2000) /* R--4A */
#define NV_USER_DMA_GET__SIZE_1                                  32 /*       */
#define NV_USER_DMA_GET__SIZE_2                                   8 /*       */
#define NV_USER_DMA_GET_OFFSET                                 28:2 /* R-XUF */
#define NV_USER_REF(i,j)        (0x00800048+(i)*0x10000+(j)*0x2000) /* R--4A */
#define NV_USER_REF__SIZE_1                                      32 /*       */
#define NV_USER_REF__SIZE_2                                       8 /*       */
#define NV_USER_REF_CNT                                        31:0 /* R-XUF */
/* dev_vga.ref */
#define NV_CIO_CRE_FFLWM_LWM                                    7:0 /* RW--F */
#define NV_CIO_GPIO0__INDEX                              0x00000034 /*       */
#define NV_CIO_GPIO1__INDEX                              0x00000035 /*       */
#define NV_CIO_CRE_DDC0_STATUS__INDEX                    0x00000036 /*       */
#define NV_CIO_CRE_DDC0_WR__INDEX                        0x00000037 /*       */
/* dev_graphics.ref */
#define NV_PGRAPH_DEBUG_0                                0x00400080 /* RW-4R */
#define NV_PGRAPH_DEBUG_0_STATE                                 0:0 /* CWIVF */
#define NV_PGRAPH_DEBUG_0_STATE_NORMAL                   0x00000000 /* CWI-V */
#define NV_PGRAPH_DEBUG_0_STATE_RESET                    0x00000001 /* -W--T */
#define NV_PGRAPH_DEBUG_0_FE_2D_STATE                           1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_FE_2D_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_FE_2D_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_FE_3D_STATE                           2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_FE_3D_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_FE_3D_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_CACHE_STATE                           3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_CACHE_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_CACHE_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_PREROP_STATE                          4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_PREROP_STATE_NORMAL            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_PREROP_STATE_RESET             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_ROP_STATE                             5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_ROP_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_ROP_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_RSTR_3D_STATE                         6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_RSTR_3D_STATE_NORMAL           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_RSTR_3D_STATE_RESET            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_LIGHT_STATE                           7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_LIGHT_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_LIGHT_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_DMA_STATE                             8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_DMA_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_DMA_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_RSTR_2D_STATE                         9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_RSTR_2D_STATE_NORMAL           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_RSTR_2D_STATE_RESET            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_SETUP_STATE                         10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_SETUP_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_SETUP_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_TEXMATH_STATE                       11:11 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_TEXMATH_STATE_NORMAL           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_TEXMATH_STATE_RESET            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_CFIFO_STATE                         12:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_CFIFO_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_CFIFO_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_PIPE_STATE                          13:13 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_PIPE_STATE_NORMAL              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_PIPE_STATE_RESET               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_COLOR_STATE                         14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_COLOR_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_COLOR_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_XF_STATE                            15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_XF_STATE_NORMAL                0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_XF_STATE_RESET                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_IDX_STATE                           16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_IDX_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_IDX_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_VTX_STATE                           17:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_VTX_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_VTX_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1                                0x00400084 /* RW-4R */
#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET                        0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET_NOT_LAST        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET_LAST            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET_INIT            0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DMA_ACTIVITY                          4:4 /* CWIVF */
#define NV_PGRAPH_DEBUG_1_DMA_ACTIVITY_IGNORE            0x00000000 /* CWI-V */
#define NV_PGRAPH_DEBUG_1_DMA_ACTIVITY_CANCEL            0x00000001 /* -W--T */
#define NV_PGRAPH_DEBUG_1_VTX_PTE                               8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_VTX_PTE_DISABLED               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_VTX_PTE_ENABLED                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_PTE_INIT                   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_CACHE                             9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_VTX_CACHE_DISABLED             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_VTX_CACHE_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_CACHE_INIT                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_FILE                            10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_VTX_FILE_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_VTX_FILE_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_FILE_INIT                  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_XF_ASYNC                            12:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_XF_ASYNC_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_XF_ASYNC_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_LT_ASYNC                            13:13 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_LT_ASYNC_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_LT_ASYNC_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_AUTO                        14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_AUTO_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_AUTO_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_AUTO_INIT              0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_Y                           15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_Y_DECR                 0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_Y_INCR                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_Y_INIT                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_INSTANCE                            16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_INSTANCE_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_INSTANCE_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_INSTANCE_INIT                  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_CTX                                 20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_CTX_DISABLED                   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_CTX_ENABLED                    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_CTX_INIT                       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_BIG_ENDIAN_FB                       21:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_BIG_ENDIAN_FB_FOLLOW_OBJECT    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_BIG_ENDIAN_FB_TRUE             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_BIG_ENDIAN_FB_INIT             0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_1_BIG_ENDIAN_DMA                      22:22 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_BIG_ENDIAN_DMA_FOLLOW_OBJECT   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_BIG_ENDIAN_DMA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_BIG_ENDIAN_DMA_INIT            0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_1_CACHE                               24:24 /* CWIVF */
#define NV_PGRAPH_DEBUG_1_CACHE_IGNORE                   0x00000000 /* CWI-V */
#define NV_PGRAPH_DEBUG_1_CACHE_INVALIDATE               0x00000001 /* -W--T */
#define NV_PGRAPH_DEBUG_1_CACHE_COUNTERS                      25:25 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_CACHE_COUNTERS_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_CACHE_COUNTERS_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_CACHE_NO_COALESCE                   26:26 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_CACHE_NO_COALESC_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_CACHE_NO_COALESC_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_CACHE_FORCE_MISS                    27:27 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_CACHE_FORCE_MISS_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_CACHE_FORCE_MISS_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_CACHE_FORCE_HIT                     28:28 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_CACHE_FORCE_HIT_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_CACHE_FORCE_HIT_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_TEXTURE_BYPASS                      29:29 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_TEXTURE_BYPASS_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_TEXTURE_BYPASS_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_TEXTURE_CHECKERBOARD                30:30 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_TEXTURE_CHECKERBOARD_DISABLED  0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_TEXTURE_CHECKERBOARD_ENABLED   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_SMART_PALETTE_LOAD                  31:31 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_SMART_PALETTE_LOAD_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_SMART_PALETTE_LOAD_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2                                0x00400088 /* RW-4R */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_CHECK                    0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_CHECK_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_CHECK_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_CHECK_INIT        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_INT                      1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_INT_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_INT_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_INT_INIT          0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_INT                     2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_INT_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_INT_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_INT_INIT         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_COALESCE_3D                    3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_COALESCE_3D_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_COALESCE_3D_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_COALESCE_3D_INIT        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_COALESCE_2D                    4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_COALESCE_2D_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_COALESCE_2D_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_COALESCE_2D_INIT        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TRIEND_FLUSH                   5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_TRIEND_FLUSH_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_TRIEND_FLUSH_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TRIEND_FLUSH_INIT       0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_3D                      6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_3D_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_3D_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_3D_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_2D                      7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_2D_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_2D_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_2D_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILE3D2HIGH                    9:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_TILE3D2HIGH_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILE3D2HIGH_AUTO1       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILE3D2HIGH_AUTO2       0x00000002 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILE3D2HIGH_ENABLED     0x00000003 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILE3D2HIGH_INIT        0x00000002 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_SWALLOW_REQS                 10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_SWALLOW_REQS_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_SWALLOW_REQS_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_SWALLOW_REQS_INIT       0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_ALPHA_ABORT                  11:11 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_ALPHA_ABORT_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_ALPHA_ABORT_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_ALPHA_ABORT_INIT        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_FIXED_ADRS                   12:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_FIXED_ADRS_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_FIXED_ADRS_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_FIXED_ADRS_INIT         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_RANGE                 13:13 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_RANGE_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_RANGE_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_RANGE_INIT       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_2D               14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_2D_DISABLED 0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_2D_ENABLED  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_2D_INIT     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_3D               15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_3D_DISABLED 0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_3D_ENABLED  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_3D_INIT     0x00000000 /* RW--V */
// NV10/NV15
#define NV_PGRAPH_DEBUG_2_ROP_SPARE1                          16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_SPARE1_DISABLED            0x00000000 /* RWI-V */
// NV11
#define NV_PGRAPH_DEBUG_2_ROP_NV11_OPTS                       16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_NV11_OPTS_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_NV11_OPTS_ENABLED          0x00000001 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_NV11_OPTS_INIT             0x00000001 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_TILEVIOL                        17:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_TILEVIOL_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_TILEVIOL_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_TILEVIOL_INIT              0x00000000 /* RW0-V */
#define NV_PGRAPH_DEBUG_2_ROP_SEP_ZC_READS                    18:18 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_SEP_ZC_READS_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_SEP_ZC_READS_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_SEP_ZC_READS_INIT          0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_DITHER_3D                       19:19 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_DITHER_3D_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_DITHER_3D_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_DITHER_3D_INIT             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_DITHER_2D                       20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_DITHER_2D_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_DITHER_2D_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_DITHER_2D_INIT             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_EARLY_ZABORT                    21:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_EARLY_ZABORT_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_EARLY_ZABORT_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_EARLY_ZABORT_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_BLIT_MULTILINE                  22:22 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_BLIT_MULTILINE_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_BLIT_MULTILINE_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_BLIT_MULTILINE_INIT        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_BLIT_DST_LIMIT                  23:23 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_BLIT_DST_LIMIT_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_BLIT_DST_LIMIT_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_BLIT_DST_LIMIT_INIT        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_SDR_FAST_BLEND                  24:24 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_SDR_FAST_BLEND_DISABLED    0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_SDR_FAST_BLEND_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_SDR_FAST_BLEND_INIT        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_2D_FAST_CONV                    25:25 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_2D_FAST_CONV_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_2D_FAST_CONV_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_2D_FAST_CONV_INIT          0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_HPREQ                           26:26 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_HPREQ_DISABLED             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_HPREQ_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_HPREQ_INIT                 0x00000001 /* RW--V */
// NV10/NV15
#define NV_PGRAPH_DEBUG_2_ROP_BITBUCKET                       27:27 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_BITBUCKET_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_BITBUCKET_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_BITBUCKET_INIT             0x00000000 /* RW--V */
// NV11
#define NV_PGRAPH_DEBUG_2_ROP_ALLOW_ZCMIX                     27:27 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_ALLOW_ZCMIX_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_ALLOW_ZCMIX_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_ALLOW_ZCMIX_INIT           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_FIXED_ADRS                      28:28 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_FIXED_ADRS_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_FIXED_ADRS_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_FIXED_ADRS_INIT            0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_FAST_KEEP_DST                   29:29 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_FAST_KEEP_DST_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_FAST_KEEP_DST_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_FAST_KEEP_DST_INIT         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_FORCE_CREAD                     30:30 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_FORCE_CREAD_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_FORCE_CREAD_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_FORCE_CREAD_INIT           0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_FORCE_ZREAD                     31:31 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_FORCE_ZREAD_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_ROP_FORCE_ZREAD_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_FORCE_ZREAD_INIT           0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_ROP_FAST_SYNC                       24:24 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_ROP_FAST_SYNC_INIT             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3                                0x0040008C /* RW-4R */
#define NV_PGRAPH_DEBUG_3_FAST_DATA_STRTCH                      4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FAST_DATA_STRTCH_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FAST_DATA_STRTCH_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_DATA_STRTCH_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_3D_SHADOW_DATA                   5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FAST_3D_SHADOW_DATA_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FAST_3D_SHADOW_DATA_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_3D_SHADOW_DATA_INIT       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_DMA_READ                         6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FAST_DMA_READ_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FAST_DMA_READ_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_DMA_READ_INIT             0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_ZFLUSH                                7:7 /* CWIVF */
#define NV_PGRAPH_DEBUG_3_ZFLUSH_IGNORE                  0x00000000 /* CWI-V */
#define NV_PGRAPH_DEBUG_3_ZFLUSH_ACTIVATE                0x00000001 /* -W--T */
#define NV_PGRAPH_DEBUG_3_IDLE_FILTER                         10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_IDLE_FILTER_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_IDLE_FILTER_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_IDLE_FILTER_INIT               0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_INHIBIT_IMCLASS_BLOCK               11:11 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_INHIBIT_IMCLASS_BLOCK_DISABLED 0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_INHIBIT_IMCLASS_BLOCK_ENABLED  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_INHIBIT_IMCLASS_BLOCK_INIT     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_SYNCHRONIZE                         12:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_SYNCHRONIZE_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_SYNCHRONIZE_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_SYNCHRONIZE_INIT               0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_D3D_STATE3D                         13:13 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_D3D_STATE3D_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_D3D_STATE3D_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_D3D_STATE3D_INIT               0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_OBJECT_RELOAD                       14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_OBJECT_RELOAD_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_OBJECT_RELOAD_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_OBJECT_RELOAD_INIT             0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_PM_TRIGGER                          15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_PM_TRIGGER_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_PM_TRIGGER_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_PM_TRIGGER_INIT                0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_ALTARCH                             16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_ALTARCH_DISABLED               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_ALTARCH_ENABLED                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_ALTARCH_INIT                   0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_SINGLE_CYCLE_LOAD                   17:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_SINGLE_CYCLE_LOAD_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_SINGLE_CYCLE_LOAD_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_SINGLE_CYCLE_LOAD_INIT         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_BILINEAR_3D                         18:18 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_BILINEAR_3D_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_BILINEAR_3D_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_BILINEAR_3D_INIT               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_VOLATILE_RESET                      19:19 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_VOLATILE_RESET_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_VOLATILE_RESET_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_VOLATILE_RESET_INIT            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK                          20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_INIT                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_FAIL                     21:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_FAIL_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_FAIL_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_FAIL_INIT           0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FORMAT_CHECK                        22:22 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FORMAT_CHECK_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FORMAT_CHECK_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FORMAT_CHECK_INIT              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DMA_CHECK                           23:23 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_DMA_CHECK_DISABLED             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_DMA_CHECK_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DMA_CHECK_INIT                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_STATE_CHECK                         24:24 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_STATE_CHECK_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_STATE_CHECK_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_STATE_CHECK_INIT               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_IMAGE_64BIT                         25:25 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_IMAGE_64BIT_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_IMAGE_64BIT_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_IMAGE_64BIT_INIT               0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_CELSIUS_64BIT                       26:26 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_CELSIUS_64BIT_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_CELSIUS_64BIT_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_CELSIUS_64BIT_INIT             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_STATE3D_CHECK                       27:27 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_STATE3D_CHECK_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_STATE3D_CHECK_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_STATE3D_CHECK_INIT             0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_XFMODE_COALESCE                     28:28 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_XFMODE_COALESCE_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_XFMODE_COALESCE_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_XFMODE_COALESCE_INIT           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_CTX_METHODS                         29:29 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_CTX_METHODS_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_CTX_METHODS_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_CTX_METHODS_INIT               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_OP_METHODS                          30:30 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_OP_METHODS_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_OP_METHODS_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_OP_METHODS_INIT                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_IGNORE_PATCHVALID                   31:31 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_IGNORE_PATCHVALID_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_IGNORE_PATCHVALID_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_IGNORE_PATCHVALID_INIT         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4                                0x00400090 /* RW-4R */
#define NV_PGRAPH_DEBUG_4_COLOR_SPARE1                          0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_COLOR_SPARE1_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_COLOR_SPARE1_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_COLOR_SPARE2                          1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_COLOR_SPARE2_DISABLE           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_COLOR_SPARE2_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_PIPE_SPARE1                           2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_PIPE_SPARE1_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_PIPE_SPARE1_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_PIPE_SPARE2                           3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_PIPE_SPARE2_DISABLE            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_PIPE_SPARE2_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE1                         4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE1_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE1_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE2                         5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE2_DISABLE          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE2_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_RSTR3D_SPARE1                         6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_RSTR3D_SPARE1_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_RSTR3D_SPARE1_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_RSTR3D_SPARE2                         7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_RSTR3D_SPARE2_DISABLE          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_RSTR3D_SPARE2_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE1                            8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE1_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE1_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE2                            9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE2_DISABLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE2_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_TEXMATH_SPARE1                      10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_TEXMATH_SPARE1_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_TEXMATH_SPARE1_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_TEXMATH_SPARE2                      11:11 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_TEXMATH_SPARE2_DISABLE         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_TEXMATH_SPARE2_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_LIT_SPARE1                          12:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_LIT_SPARE1_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_LIT_SPARE1_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_LIT_SPARE2                          13:13 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_LIT_SPARE2_DISABLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_LIT_SPARE2_ENABLED             0x00000001 /* RW--V */
// NV15 defines
#define NV_PGRAPH_DEBUG_4_SWATHCONTROL                        15:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SWATHCONTROL_MUL2              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SWATHCONTROL_MUL1P5            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SWATHCONTROL_MUL1              0x00000002 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SWATHCONTROL_DISABLED          0x00000003 /* RW--V */
// NV10 defines
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE1                        14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE1_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE1_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE2                        15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE2_DISABLE           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE2_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_XF_SPARE1                           16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_XF_SPARE1_DISABLED             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_XF_SPARE1_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_XF_SPARE2                           17:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_XF_SPARE2_DISABLE              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_XF_SPARE2_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_CFFIFO_SPARE1                       18:18 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_CFFIFO_SPARE1_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_CFFIFO_SPARE1_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_CFFIFO_SPARE2                       19:19 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_CFFIFO_SPARE2_DISABLE          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_CFFIFO_SPARE2_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE1                          20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE1_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE1_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE2                          21:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE2_DISABLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE2_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_ASSM_SPARE1                         22:22 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_ASSM_SPARE1_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_ASSM_SPARE1_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_ASSM_SPARE2                         23:23 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_ASSM_SPARE2_DISABLE            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_ASSM_SPARE2_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_NSTATUS                                0x00400104 /* RW-4R */
#define NV_PGRAPH_NSTATUS_STATE_IN_USE                        23:23 /* RWIVF */
#define NV_PGRAPH_NSTATUS_STATE_IN_USE_NOT_PENDING       0x00000000 /* RWI-V */
#define NV_PGRAPH_NSTATUS_STATE_IN_USE_PENDING           0x00000001 /* RW--V */
#define NV_PGRAPH_NSTATUS_INVALID_STATE                       24:24 /* RWIVF */
#define NV_PGRAPH_NSTATUS_INVALID_STATE_NOT_PENDING      0x00000000 /* RWI-V */
#define NV_PGRAPH_NSTATUS_INVALID_STATE_PENDING          0x00000001 /* RW--V */
#define NV_PGRAPH_NSTATUS_BAD_ARGUMENT                        25:25 /* RWIVF */
#define NV_PGRAPH_NSTATUS_BAD_ARGUMENT_NOT_PENDING       0x00000000 /* RWI-V */
#define NV_PGRAPH_NSTATUS_BAD_ARGUMENT_PENDING           0x00000001 /* RW--V */
#define NV_PGRAPH_NSTATUS_PROTECTION_FAULT                    26:26 /* RWIVF */
#define NV_PGRAPH_NSTATUS_PROTECTION_FAULT_NOT_PENDING   0x00000000 /* RWI-V */
#define NV_PGRAPH_NSTATUS_PROTECTION_FAULT_PENDING       0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL                            0x00400144 /* RW-4R */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME                      1:0 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME_33US          0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME_262US         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME_2MS           0x00000002 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME_17MS          0x00000003 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_TIME                              8:8 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_TIME_EXPIRED               0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_TIME_NOT_EXPIRED           0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_CHID                            16:16 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_CHID_INVALID               0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_CHID_VALID                 0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_CHANGE                          20:20 /* R--VF */
#define NV_PGRAPH_CTX_CONTROL_CHANGE_UNAVAILABLE         0x00000000 /* R---V */
#define NV_PGRAPH_CTX_CONTROL_CHANGE_AVAILABLE           0x00000001 /* R---V */
#define NV_PGRAPH_CTX_CONTROL_SWITCHING                       24:24 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_SWITCHING_IDLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_SWITCHING_BUSY             0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_DEVICE                          28:28 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_DEVICE_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_DEVICE_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_USER                               0x00400148 /* RW-4R */
#define NV_PGRAPH_CTX_USER_SUBCH                              15:13 /* RWIVF */
#define NV_PGRAPH_CTX_USER_SUBCH_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_USER_CHID                               28:24 /* RWIVF */
#define NV_PGRAPH_CTX_USER_CHID_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_USER_SINGLE_STEP                        31:31 /* RWIVF */
#define NV_PGRAPH_CTX_USER_SINGLE_STEP_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_USER_SINGLE_STEP_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1                            0x0040014C /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH2                            0x00400150 /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT                       1:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT_INVALID              0x00 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT_CGA6_M1              0x01 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT_LE_M1                0x02 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT                     13:8 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_INVALID             0x00 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_Y8               0x01 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16A8Y8          0x02 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X24Y8            0x03 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A1R5G5B5         0x06 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X1R5G5B5         0x07 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16A1R5G5B5      0x08 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X17R5G5B5        0x09 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_R5G6B5           0x0A /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A16R5G6B5        0x0B /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16R5G6B5        0x0C /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A8R8G8B8         0x0D /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X8R8G8B8         0x0E /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_Y16              0x0F /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A16Y16           0x10 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16Y16           0x11 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_V8YB8U8YA8       0x12 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_YB8V8YA8U8       0x13 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_Y32              0x14 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_AY8              0x15 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_EYB8ECR8EYA8ECB8 0x16 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_ECR8EYB8ECB8EYA8 0x17 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_NOTIFY_INSTANCE                 31:16 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH2_NOTIFY_INSTANCE_INVALID        0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH3                            0x00400154 /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_0                   15:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_0_INVALID         0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_1                  31:16 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_1_INVALID         0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH4                            0x00400158 /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH4_USER_INSTANCE                    15:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH4_USER_INSTANCE_INVALID          0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH5                            0x0040015C /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH5_TRAP_BITS                        31:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH5_TRAP_BITS_DISABLED             0x0000 /* RW--V */
#define NV_PGRAPH_CTX_CACHE1(i)                  (0x00400160+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE1__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE1_GRCLASS                            7:0 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CHROMA_KEY                       12:12 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_USER_CLIP                        13:13 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_SWIZZLE                          14:14 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_PATCH_CONFIG                     17:15 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_SYNCHRONIZE                      18:18 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_ENDIAN_MODE                      19:19 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_DITHER_MODE                      21:20 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CLASS_TYPE                       22:22 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_SINGLE_STEP                      23:23 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_PATCH_STATUS                     24:24 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_SURFACE                  25:25 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_SURFACE0                 25:25 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_SURFACE1                 26:26 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_PATTERN                  27:27 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_ROP                      28:28 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_BETA1                    29:29 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_BETA4                    30:30 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE2(i)                  (0x00400180+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE2__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE2_MONO_FORMAT                        1:0 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE2_COLOR_FORMAT                      13:8 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE2_NOTIFY_INSTANCE                  31:16 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE3(i)                  (0x004001a0+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE3__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE3_DMA_INSTANCE_0                    15:0 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE3_DMA_INSTANCE_1                   31:16 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE4(i)                  (0x004001c0+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE4__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE4_USER_INSTANCE                     15:0 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE5(i)                  (0x004001e0+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE5__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE5_TRAP_BITS                         31:0 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_0(i)              (0x00400730+(i)*4) /* RW-4A */
#define NV_PGRAPH_FFINTFC_FIFO_0__SIZE_1                          4 /*       */
#define NV_PGRAPH_FFINTFC_FIFO_0_MTHD                          12:2 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_0_MTHD_CTX_SWITCH         0x00000000 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH                        18:16 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_0                 0x00000000 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_1                 0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_2                 0x00000002 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_3                 0x00000003 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_4                 0x00000004 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_5                 0x00000005 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_6                 0x00000006 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_7                 0x00000007 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_TAG                          24:24 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_0_TAG_MTHD                0x00000000 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_TAG_CHSW                0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_DATAHIGH                     20:20 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_0_DATAHIGH_INVALID        0x00000000 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_DATAHIGH_VALID          0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_1(i)              (0x00400740+(i)*4) /* RW-4A */
#define NV_PGRAPH_FFINTFC_FIFO_1__SIZE_1                          4 /*       */
#define NV_PGRAPH_FFINTFC_FIFO_1_ARGUMENT                      31:0 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_2(i)              (0x00400750+(i)*4) /* RW-4A */
#define NV_PGRAPH_FFINTFC_FIFO_2__SIZE_1                          4 /*       */
#define NV_PGRAPH_FFINTFC_FIFO_2_ARGUMENT                      31:0 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_PTR                       0x00400760 /* RW-4R */
#define NV_PGRAPH_FFINTFC_FIFO_PTR_WRITE                        2:0 /* RWIVF */
#define NV_PGRAPH_FFINTFC_FIFO_PTR_WRITE_0               0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_FIFO_PTR_READ                         6:4 /* RWIVF */
#define NV_PGRAPH_FFINTFC_FIFO_PTR_READ_0                0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2                            0x00400764 /* RW-4R */
#define NV_PGRAPH_FFINTFC_ST2_STATUS                          26:26 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_STATUS_INVALID             0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_STATUS_VALID               0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_MTHD                             12:2 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_MTHD_CTX_SWITCH            0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH                           18:16 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_0                    0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_1                    0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_2                    0x00000002 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_3                    0x00000003 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_4                    0x00000004 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_5                    0x00000005 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_6                    0x00000006 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_7                    0x00000007 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID                            24:20 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_CHID_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_1                     0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_2                     0x00000002 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_3                     0x00000003 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_4                     0x00000004 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_5                     0x00000005 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_6                     0x00000006 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_7                     0x00000007 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_8                     0x00000008 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_9                     0x00000009 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_10                    0x0000000A /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_11                    0x0000000B /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_12                    0x0000000C /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_13                    0x0000000D /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_14                    0x0000000E /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_15                    0x0000000F /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_16                    0x00000010 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_17                    0x00000011 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_18                    0x00000012 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_19                    0x00000013 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_20                    0x00000014 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_21                    0x00000015 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_22                    0x00000016 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_23                    0x00000017 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_24                    0x00000018 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_25                    0x00000019 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_26                    0x0000001A /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_27                    0x0000001B /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_28                    0x0000001C /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_29                    0x0000001D /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_30                    0x0000001E /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_31                    0x0000001F /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_DATAHIGH                        25:25 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_DATAHIGH_INVALID           0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_DATAHIGH_VALID             0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_STATUS                     27:27 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_CHID_STATUS_INVALID        0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_STATUS_VALID          0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHSWITCH                        28:28 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_CHSWITCH_CLEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_CHSWITCH_SET               0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_FIFOHOLD                        29:29 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_FIFOHOLD_CLEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_FIFOHOLD_SET               0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_DL                         0x00400768 /* RW-4R */
#define NV_PGRAPH_FFINTFC_ST2_DL_ARGUMENT                      31:0 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_DL_ARGUMENT_0              0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_DH                         0x0040076c /* RW-4R */
#define NV_PGRAPH_FFINTFC_ST2_DH_ARGUMENT                      31:0 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_DH_ARGUMENT_0              0x00000000 /* RWI-V */
#define NV_PGRAPH_STATUS_STATE                                  0:0 /* R-IVF */
#define NV_PGRAPH_STATUS_STATE_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_STATE_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_WAITCRTC                               2:2 /* R-IVF */
#define NV_PGRAPH_STATUS_WAITCRTC_IDLE                   0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_WAITCRTC_BUSY                   0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_FE_3D                                  3:3 /* R-IVF */
#define NV_PGRAPH_STATUS_FE_3D_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_FE_3D_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_FE_2D                                  4:4 /* R-IVF */
#define NV_PGRAPH_STATUS_FE_2D_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_FE_2D_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_XY_LOGIC                               5:5 /* R-IVF */
#define NV_PGRAPH_STATUS_XY_LOGIC_IDLE                   0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_XY_LOGIC_BUSY                   0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_RASTERIZER_3D                          6:6 /* R-IVF */
#define NV_PGRAPH_STATUS_RASTERIZER_3D_IDLE              0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_RASTERIZER_3D_BUSY              0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_RASTERIZER_2D                          7:7 /* R-IVF */
#define NV_PGRAPH_STATUS_RASTERIZER_2D_IDLE              0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_RASTERIZER_2D_BUSY              0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_IDX                                    8:8 /* R-IVF */
#define NV_PGRAPH_STATUS_IDX_IDLE                        0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_IDX_BUSY                        0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_XF                                     9:9 /* R-IVF */
#define NV_PGRAPH_STATUS_XF_IDLE                         0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_XF_BUSY                         0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_VTX                                  10:10 /* R-IVF */
#define NV_PGRAPH_STATUS_VTX_IDLE                        0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_VTX_BUSY                        0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_COLOR                                11:11 /* R-IVF */
#define NV_PGRAPH_STATUS_COLOR_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_COLOR_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PORT_NOTIFY                          12:12 /* R-IVF */
#define NV_PGRAPH_STATUS_PORT_NOTIFY_IDLE                0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PORT_NOTIFY_BUSY                0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PORT_DMA                             16:16 /* R-IVF */
#define NV_PGRAPH_STATUS_PORT_DMA_IDLE                   0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PORT_DMA_BUSY                   0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_DMA_ENGINE                           17:17 /* R-IVF */
#define NV_PGRAPH_STATUS_DMA_ENGINE_IDLE                 0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_DMA_ENGINE_BUSY                 0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_DMA_NOTIFY                           20:20 /* R-IVF */
#define NV_PGRAPH_STATUS_DMA_NOTIFY_IDLE                 0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_DMA_NOTIFY_BUSY                 0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_DMA_BUFFER_NOTIFY                    21:21 /* R-IVF */
#define NV_PGRAPH_STATUS_DMA_BUFFER_NOTIFY_IDLE          0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_DMA_BUFFER_NOTIFY_BUSY          0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_DMA_WARNING_NOTIFY                   22:22 /* R-IVF */
#define NV_PGRAPH_STATUS_DMA_WARNING_NOTIFY_IDLE         0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_DMA_WARNING_NOTIFY_BUSY         0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PIPE                                 23:23 /* R-IVF */
#define NV_PGRAPH_STATUS_PIPE_IDLE                       0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PIPE_BUSY                       0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_TEXMATH                              24:24 /* R-IVF */
#define NV_PGRAPH_STATUS_TEXMATH_IDLE                    0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_TEXMATH_BUSY                    0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_SETUP                                25:25 /* R-IVF */
#define NV_PGRAPH_STATUS_SETUP_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_SETUP_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_CACHE                                26:26 /* R-IVF */
#define NV_PGRAPH_STATUS_CACHE_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_CACHE_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_LIGHTING                             27:27 /* R-IVF */
#define NV_PGRAPH_STATUS_LIGHTING_IDLE                   0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_LIGHTING_BUSY                   0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PREROP                               28:28 /* R-IVF */
#define NV_PGRAPH_STATUS_PREROP_IDLE                     0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PREROP_BUSY                     0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_ROP                                  29:29 /* R-IVF */
#define NV_PGRAPH_STATUS_ROP_IDLE                        0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_ROP_BUSY                        0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PORT_USER                            30:30 /* R-IVF */
#define NV_PGRAPH_STATUS_PORT_USER_IDLE                  0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PORT_USER_BUSY                  0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PORT_FB                              31:31 /* R-IVF */
#define NV_PGRAPH_STATUS_PORT_FB_IDLE                    0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PORT_FB_BUSY                    0x00000001 /* R---V */
#define NV_PGRAPH_TRAPPED_ADDR                           0x00400704 /* R--4R */
#define NV_PGRAPH_TRAPPED_ADDR_MTHD                            12:2 /* R-XUF */
#define NV_PGRAPH_TRAPPED_ADDR_SUBCH                          18:16 /* R-XUF */
#define NV_PGRAPH_TRAPPED_ADDR_CHID                           24:20 /* R-XUF */
#define NV_PGRAPH_TRAPPED_ADDR_DHV                            28:28 /* R-XUF */
#define NV_PGRAPH_TRAPPED_DATA_LOW                       0x00400708 /* R--4R */
#define NV_PGRAPH_TRAPPED_DATA_LOW_VALUE                       31:0 /* R-XVF */
#define NV_PGRAPH_TRAPPED_DATA_HIGH                      0x0040070C /* R--4R */
#define NV_PGRAPH_TRAPPED_DATA_HIGH_VALUE                      31:0 /* R-XVF */
#define NV_PGRAPH_SURFACE                                0x00400710 /* RW-4R */
#define NV_PGRAPH_SURFACE_TYPE                                  1:0 /* RWIVF */
#define NV_PGRAPH_SURFACE_TYPE_INVALID                   0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_TYPE_NON_SWIZZLE               0x00000001 /* RW--V */
#define NV_PGRAPH_SURFACE_TYPE_SWIZZLE                   0x00000002 /* RW--V */
#define NV_PGRAPH_SURFACE_TYPE_0053                      0x00000001 /* RWC-V */
#define NV_PGRAPH_SURFACE_TYPE_0093                      0x00000001 /* RWC-V */
#define NV_PGRAPH_SURFACE_TYPE_1193                      0x00000001 /* RWC-V */
#define NV_PGRAPH_SURFACE_Z16_OVERRIDE                          4:4 /* RWIVF */
#define NV_PGRAPH_SURFACE_Z16_OVERRIDE_FALSE             0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_Z16_OVERRIDE_TRUE              0x00000001 /* RW--V */
#define NV_PGRAPH_SURFACE_Z16_OVERRIDE_0053              0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_Z16_OVERRIDE_0093              0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_Z16_OVERRIDE_1193              0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_WRITE_BLIT                           10:8 /* RWIVF */
#define NV_PGRAPH_SURFACE_WRITE_BLIT_0                   0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_WRITE_BLIT_009F                0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_READ_BLIT                           14:12 /* RWIVF */
#define NV_PGRAPH_SURFACE_READ_BLIT_0                    0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_READ_BLIT_009F                 0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_MODULO_BLIT                         18:16 /* RWIVF */
#define NV_PGRAPH_SURFACE_MODULO_BLIT_0                  0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_MODULO_BLIT_009F               0x00000001 /* RWC-V */
#define NV_PGRAPH_SURFACE_WRITE_3D                            22:20 /* RWIVF */
#define NV_PGRAPH_SURFACE_WRITE_3D_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_WRITE_3D_0096                  0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_READ_3D                             26:24 /* RWIVF */
#define NV_PGRAPH_SURFACE_READ_3D_0                      0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_READ_3D_0096                   0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_MODULO_3D                           30:28 /* RWIVF */
#define NV_PGRAPH_SURFACE_MODULO_3D_0                    0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_MODULO_3D_0096                 0x00000001 /* RWC-V */
/* NV_PGRAPH_INCREMENT is needed by dac code */
#ifdef NOTYET
#define NV_PGRAPH_INCREMENT                              0x0040071C /* RW-4R */
#define NV_PGRAPH_INCREMENT_READ_BLIT                           0:0 /* CWIVF */
#define NV_PGRAPH_INCREMENT_READ_BLIT_IGNORE             0x00000000 /* CWI-V */
#define NV_PGRAPH_INCREMENT_READ_BLIT_TRIGGER            0x00000001 /* -W--T */
#define NV_PGRAPH_INCREMENT_READ_3D                             1:1 /* CWIVF */
#define NV_PGRAPH_INCREMENT_READ_3D_IGNORE               0x00000000 /* CWI-V */
#define NV_PGRAPH_INCREMENT_READ_3D_TRIGGER              0x00000001 /* -W--T */
#endif
#define NV_PGRAPH_NOTIFY                                 0x00400718 /* RW-4R */
#define NV_PGRAPH_NOTIFY_BUFFER_REQ                             0:0 /* RWIVF */
#define NV_PGRAPH_NOTIFY_BUFFER_REQ_NOT_PENDING          0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_BUFFER_REQ_PENDING              0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_BUFFER_STYLE                           8:8 /* RWIVF */
#define NV_PGRAPH_NOTIFY_BUFFER_STYLE_WRITE_ONLY         0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_BUFFER_STYLE_WRITE_THEN_AWAKEN  0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_REQ                                  16:16 /* RWIVF */
#define NV_PGRAPH_NOTIFY_REQ_NOT_PENDING                 0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_REQ_PENDING                     0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_STYLE                                20:20 /* RWIVF */
#define NV_PGRAPH_NOTIFY_STYLE_WRITE_ONLY                0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_STYLE_WRITE_THEN_AWAKEN         0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_REQ                          24:24 /* RWIVF */
#define NV_PGRAPH_NOTIFY_WARNING_REQ_NOT_PENDING         0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_WARNING_REQ_PENDING             0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_STYLE                        25:25 /* RWIVF */
#define NV_PGRAPH_NOTIFY_WARNING_STYLE_WRITE_ONLY        0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_WARNING_STYLE_WRITE_THEN_AWAKEN 0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS                       30:28 /* RWIVF */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS_NO_WARNING       0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS_INVALID_ENUM     0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS_INVALID_VALUE    0x00000002 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS_INVALID_OP       0x00000004 /* RW--V */
#define NV_PGRAPH_BOFFSET(i)                     (0x00400640+(i)*4) /* RW-4A */
#define NV_PGRAPH_BOFFSET__SIZE_1                                 6 /*       */
#define NV_PGRAPH_BOFFSET_LINADRS                              26:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET_LINADRS_0                      0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET0                               0x00400640 /* RW-4R */
#define NV_PGRAPH_BOFFSET0__ALIAS_1            NV_PGRAPH_BOFFSET(0) /*       */
#define NV_PGRAPH_BOFFSET0_LINADRS                             26:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET0_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET0_LINADRS_042                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET0_LINADRS_058                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET1                               0x00400644 /* RW-4R */
#define NV_PGRAPH_BOFFSET1__ALIAS_1            NV_PGRAPH_BOFFSET(1) /*       */
#define NV_PGRAPH_BOFFSET1_LINADRS                             26:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET1_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET1_LINADRS_042                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET1_LINADRS_059                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET2                               0x00400648 /* RW-4R */
#define NV_PGRAPH_BOFFSET2__ALIAS_1            NV_PGRAPH_BOFFSET(2) /*       */
#define NV_PGRAPH_BOFFSET2_LINADRS                             26:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET2_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET2_LINADRS_053                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET2_LINADRS_05A                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET3                               0x0040064C /* RW-4R */
#define NV_PGRAPH_BOFFSET3__ALIAS_1            NV_PGRAPH_BOFFSET(3) /*       */
#define NV_PGRAPH_BOFFSET3_LINADRS                             26:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET3_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET3_LINADRS_053                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET3_LINADRS_05B                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET4                               0x00400650 /* RW-4R */
#define NV_PGRAPH_BOFFSET4__ALIAS_1            NV_PGRAPH_BOFFSET(4) /*       */
#define NV_PGRAPH_BOFFSET4_LINADRS                             26:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET4_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET5                               0x00400654 /* RW-4R */
#define NV_PGRAPH_BOFFSET5__ALIAS_1            NV_PGRAPH_BOFFSET(5) /*       */
#define NV_PGRAPH_BOFFSET5_LINADRS                             26:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET5_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET5_LINADRS_052                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BBASE(i)                       (0x00400658+(i)*4) /* RW-4A */
#define NV_PGRAPH_BBASE__SIZE_1                                   6 /*       */
#define NV_PGRAPH_BBASE_LINADRS                                26:0 /* RWIUF */
#define NV_PGRAPH_BBASE_LINADRS_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE0                                 0x00400658 /* RW-4R */
#define NV_PGRAPH_BBASE0__ALIAS_1                NV_PGRAPH_BBASE(0) /*       */
#define NV_PGRAPH_BBASE0_LINADRS                               26:0 /* RWIUF */
#define NV_PGRAPH_BBASE0_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE1                                 0x0040065c /* RW-4R */
#define NV_PGRAPH_BBASE1__ALIAS_1                NV_PGRAPH_BBASE(1) /*       */
#define NV_PGRAPH_BBASE1_LINADRS                               26:0 /* RWIUF */
#define NV_PGRAPH_BBASE1_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE2                                 0x00400660 /* RW-4R */
#define NV_PGRAPH_BBASE2__ALIAS_1                NV_PGRAPH_BBASE(2) /*       */
#define NV_PGRAPH_BBASE2_LINADRS                               26:0 /* RWIUF */
#define NV_PGRAPH_BBASE2_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE3                                 0x00400664 /* RW-4R */
#define NV_PGRAPH_BBASE3__ALIAS_1                NV_PGRAPH_BBASE(3) /*       */
#define NV_PGRAPH_BBASE3_LINADRS                               26:0 /* RWIUF */
#define NV_PGRAPH_BBASE3_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE4                                 0x00400668 /* RW-4R */
#define NV_PGRAPH_BBASE4__ALIAS_1                NV_PGRAPH_BBASE(4) /*       */
#define NV_PGRAPH_BBASE4_LINADRS                               26:0 /* RWIUF */
#define NV_PGRAPH_BBASE4_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE5                                 0x0040066C /* RW-4R */
#define NV_PGRAPH_BBASE5__ALIAS_1                NV_PGRAPH_BBASE(5) /*       */
#define NV_PGRAPH_BBASE5_LINADRS                               26:0 /* RWIUF */
#define NV_PGRAPH_BBASE5_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH(i)                      (0x00400670+(i)*4) /* RW-4A */
#define NV_PGRAPH_BPITCH__SIZE_1                                  5 /*       */
#define NV_PGRAPH_BPITCH_VALUE                                 15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH_VALUE_0                         0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH0                                0x00400670 /* RW-4R */
#define NV_PGRAPH_BPITCH0__ALIAS_1              NV_PGRAPH_BPITCH(0) /*       */
#define NV_PGRAPH_BPITCH0_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH0_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH0_VALUE_042                      0x00000020 /* RWC-V */
#define NV_PGRAPH_BPITCH0_VALUE_058                      0x00000010 /* RWC-V */
#define NV_PGRAPH_BPITCH1                                0x00400674 /* RW-4R */
#define NV_PGRAPH_BPITCH1__ALIAS_1              NV_PGRAPH_BPITCH(1) /*       */
#define NV_PGRAPH_BPITCH1_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH1_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH1_VALUE_042                      0x00000020 /* RWC-V */
#define NV_PGRAPH_BPITCH1_VALUE_059                      0x00000010 /* RWC-V */
#define NV_PGRAPH_BPITCH2                                0x00400678 /* RW-4R */
#define NV_PGRAPH_BPITCH2__ALIAS_1              NV_PGRAPH_BPITCH(2) /*       */
#define NV_PGRAPH_BPITCH2_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH2_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH2_VALUE_053                      0x00000020 /* RWC-V */
#define NV_PGRAPH_BPITCH2_VALUE_05A                      0x00000010 /* RWC-V */
#define NV_PGRAPH_BPITCH3                                0x0040067C /* RW-4R */
#define NV_PGRAPH_BPITCH3__ALIAS_1              NV_PGRAPH_BPITCH(3) /*       */
#define NV_PGRAPH_BPITCH3_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH3_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH3_VALUE_053                      0x00000020 /* RWC-V */
#define NV_PGRAPH_BPITCH3_VALUE_05B                      0x00000010 /* RWC-V */
#define NV_PGRAPH_BPITCH4                                0x00400680 /* RW-4R */
#define NV_PGRAPH_BPITCH4__ALIAS_1              NV_PGRAPH_BPITCH(4) /*       */
#define NV_PGRAPH_BPITCH4_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH4_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BLIMIT(i)                      (0x00400684+(i)*4) /* RW-4A */
#define NV_PGRAPH_BLIMIT__SIZE_1                                  6 /*       */
#define NV_PGRAPH_BLIMIT_VALUE                                 26:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT_TYPE                                 31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT_TYPE_IN_MEMORY                  0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT_TYPE_NULL                       0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT0                                0x00400684 /* RW-4R */
#define NV_PGRAPH_BLIMIT0__ALIAS_1              NV_PGRAPH_BLIMIT(0) /*       */
#define NV_PGRAPH_BLIMIT0_VALUE                                26:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT0_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT0_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT0_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT1                                0x00400688 /* RW-4R */
#define NV_PGRAPH_BLIMIT1__ALIAS_1              NV_PGRAPH_BLIMIT(1) /*       */
#define NV_PGRAPH_BLIMIT1_VALUE                                26:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT1_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT1_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT1_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT2                                0x0040068c /* RW-4R */
#define NV_PGRAPH_BLIMIT2__ALIAS_1              NV_PGRAPH_BLIMIT(2) /*       */
#define NV_PGRAPH_BLIMIT2_VALUE                                26:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT2_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT2_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT2_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT3                                0x00400690 /* RW-4R */
#define NV_PGRAPH_BLIMIT3__ALIAS_1              NV_PGRAPH_BLIMIT(3) /*       */
#define NV_PGRAPH_BLIMIT3_VALUE                                26:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT3_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT3_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT3_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT4                                0x00400694 /* RW-4R */
#define NV_PGRAPH_BLIMIT4__ALIAS_1              NV_PGRAPH_BLIMIT(4) /*       */
#define NV_PGRAPH_BLIMIT4_VALUE                                26:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT4_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT4_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT4_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT5                                0x00400698 /* RW-4R */
#define NV_PGRAPH_BLIMIT5__ALIAS_1              NV_PGRAPH_BLIMIT(5) /*       */
#define NV_PGRAPH_BLIMIT5_VALUE                                26:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT5_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT5_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT5_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE2                              0x0040069c /* RW-4R */
#define NV_PGRAPH_BSWIZZLE2_WIDTH                             19:16 /* RWIUF */
#define NV_PGRAPH_BSWIZZLE2_WIDTH_0                      0x00000000 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE2_WIDTH_MAX                    0x0000000b /* RW--V */
#define NV_PGRAPH_BSWIZZLE2_WIDTH_053                    0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT                            27:24 /* RWIUF */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT_MAX                   0x0000000b /* RW--V */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT_053                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE5                              0x004006a0 /* RW-4R */
#define NV_PGRAPH_BSWIZZLE5_WIDTH                             19:16 /* RWIUF */
#define NV_PGRAPH_BSWIZZLE5_WIDTH_0                      0x00000000 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE5_WIDTH_052                    0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE5_HEIGHT                            27:24 /* RWIUF */
#define NV_PGRAPH_BSWIZZLE5_HEIGHT_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE5_HEIGHT_052                   0x00000000 /* RWC-V */
#define NV_PGRAPH_TILE(i)                       (0x00400b00+(i)*16) /* RW-4A */
#define NV_PGRAPH_TILE__SIZE_1                                    8 /*       */
#define NV_PGRAPH_TILE_ADR                                    26:14 /* RW-UF */
#define NV_PGRAPH_TILE_REGION                                 31:31 /* RWIVF */
#define NV_PGRAPH_TLIMIT(i)                     (0x00400b04+(i)*16) /* RW-4A */
#define NV_PGRAPH_TLIMIT__SIZE_1                                  8 /*       */
#define NV_PGRAPH_TLIMIT_ADR                                  26:14 /* RW-UF */
#define NV_PGRAPH_TSIZE(i)                      (0x00400b08+(i)*16) /* RW-4A */
#define NV_PGRAPH_TSIZE__SIZE_1                                   8 /*       */
#define NV_PGRAPH_TSIZE_PITCH                                  15:8 /* RW-UF */
#define NV_PGRAPH_TSTATUS(i)                    (0x00400b0c+(i)*16) /* R--4A */
#define NV_PGRAPH_TSTATUS__SIZE_1                                 8 /*       */
#define NV_PGRAPH_TSTATUS_PRIME                                 1:0 /* R--VF */
#define NV_PGRAPH_TSTATUS_FACTOR                                6:4 /* R--VF */
#define NV_PGRAPH_TSTATUS_REGION                              31:31 /* R-I-F */
#define NV_PGRAPH_BPIXEL                                 0x00400724 /* RW-4R */
#define NV_PGRAPH_BPIXEL_DEPTH0                                 3:0 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH0_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH0_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_042                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH0_058                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH1                                 7:4 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH1_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH1_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_059                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH2                                11:8 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH2_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH2_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_053                      0x00000002 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH2_05A                      0x00000002 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH3                               15:12 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH3_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH3_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_05B                      0x00000002 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH4                               19:16 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH4_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH4_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5                               23:20 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH5_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH5_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_052                      0x00000001 /* RWC-V */
#define NV_PGRAPH_LIMIT_VIOL_PIX                         0x00400610 /* RW-4R */
#define NV_PGRAPH_LIMIT_VIOL_PIX_ADRS                          26:0 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_PIX_ADRS_0                  0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_BTILED                       27:27 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_PIX_BTILED_NO_VIOL          0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_BTILED_VIOL             0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_BPITCH                       28:28 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_PIX_BPITCH_NO_VIOL          0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_BPITCH_VIOL             0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_BLIT                         29:29 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_PIX_BLIT_NO_VIOL            0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_BLIT_VIOL               0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_LIMIT                        30:30 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_PIX_LIMIT_NO_VIOL           0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_LIMIT_VIOL              0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_OVRFLW                       31:31 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_PIX_OVRFLW_NO_VIOL          0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_PIX_OVRFLW_VIOL             0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_Z                           0x00400614 /* RW-4R */
#define NV_PGRAPH_LIMIT_VIOL_Z_ADRS                            26:0 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_Z_ADRS_0                    0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_Z_LIMIT                          30:30 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_Z_LIMIT_NO_VIOL             0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_Z_LIMIT_VIOL                0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_Z_OVRFLW                         31:31 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_Z_OVRFLW_NO_VIOL            0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_Z_OVRFLW_VIOL               0x00000001 /* RW--V */
#define NV_PGRAPH_STATE                                  0x00400714 /* RW-4R */
#define NV_PGRAPH_STATE_BUFFER_0                                0:0 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_0_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_0_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_0_042                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_0_058                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_1                                1:1 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_1_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_1_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_1_042                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_1_059                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_2                                2:2 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_2_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_2_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_2_053                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_2_05A                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_3                                3:3 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_3_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_3_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_3_053                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_3_05B                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_4                                4:4 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_4_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_4_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_4_038                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_5                                5:5 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_5_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_5_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_5_052                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_0                                 8:8 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_0_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_0_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PITCH_0_042                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_0_058                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_1                                 9:9 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_1_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_1_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PITCH_1_042                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_1_059                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_2                               10:10 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_2_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_2_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PITCH_2_053                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_2_05A                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_3                               11:11 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_3_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_3_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PITCH_3_053                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_3_05B                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_4                               12:12 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_4_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_4_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CHROMA_COLOR                          16:16 /* RWIVF */
#define NV_PGRAPH_STATE_CHROMA_COLOR_INVALID             0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CHROMA_COLOR_VALID               0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CHROMA_COLOR_057                 0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_CHROMA_COLORFMT                       17:17 /* RWIVF */
#define NV_PGRAPH_STATE_CHROMA_COLORFMT_INVALID          0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CHROMA_COLORFMT_VALID            0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CHROMA_COLORFMT_017              0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_CPATTERN_COLORFMT                     20:20 /* RWIVF */
#define NV_PGRAPH_STATE_CPATTERN_COLORFMT_INVALID        0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CPATTERN_COLORFMT_VALID          0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CPATTERN_COLORFMT_044            0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_CPATTERN_MONOFMT                      21:21 /* RWIVF */
#define NV_PGRAPH_STATE_CPATTERN_MONOFMT_INVALID         0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CPATTERN_MONOFMT_VALID           0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CPATTERN_MONOFMT_044             0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_CPATTERN_SELECT                       22:22 /* RWIVF */
#define NV_PGRAPH_STATE_CPATTERN_SELECT_INVALID          0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CPATTERN_SELECT_VALID            0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CPATTERN_SELECT_044              0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PATTERN_COLOR0                        24:24 /* RWIVF */
#define NV_PGRAPH_STATE_PATTERN_COLOR0_INVALID           0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PATTERN_COLOR0_VALID             0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PATTERN_COLOR0_018               0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PATTERN_COLOR1                        25:25 /* RWIVF */
#define NV_PGRAPH_STATE_PATTERN_COLOR1_INVALID           0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PATTERN_COLOR1_VALID             0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PATTERN_COLOR1_018               0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PATTERN_PATT0                         26:26 /* RWIVF */
#define NV_PGRAPH_STATE_PATTERN_PATT0_INVALID            0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PATTERN_PATT0_VALID              0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PATTERN_PATT0_018                0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PATTERN_PATT1                         27:27 /* RWIVF */
#define NV_PGRAPH_STATE_PATTERN_PATT1_INVALID            0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PATTERN_PATT1_VALID              0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PATTERN_PATT1_018                0x00000001 /* RWC-V */
#define NV_PGRAPH_CACHE_INDEX                            0x00400728 /* RW-4R */
#define NV_PGRAPH_CACHE_INDEX_ADRS                             11:2 /* RWIVF */
#define NV_PGRAPH_CACHE_INDEX_ADRS_0                     0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_1024                  0x00000400 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_TEXTURE_RAM_0         0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_TEXTURE_RAM_1K        0x00000400 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_PALETTE_RAM_0         0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_PALETTE_RAM_512       0x00000200 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_MISS_DATA_RAM_0       0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_MISS_DATA_RAM_32      0x00000020 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_RLATENCY_RAM_0        0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_RLATENCY_RAM_384      0x00000180 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_FLATENCY_RAM_0        0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_FLATENCY_RAM_448      0x000001C0 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP                              19:16 /* RWIVF */
#define NV_PGRAPH_CACHE_INDEX_OP_WR_CACHE                0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_RD_CACHE                0x00000001 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_RD_INDEX                0x00000002 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_NOP                     0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_TEXTURE_RAM             0x00000001 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_PALETTE_RAM             0x00000002 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_MISS_DATA_RAM           0x00000003 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_RLATENCY_RAM            0x00000004 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_FLATENCY_RAM            0x00000005 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_TEX_PIPE                        15:15 /* RWIVF */
#define NV_PGRAPH_CACHE_INDEX_TEX_PIPE_0                 0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_TEX_PIPE_1                 0x00000001 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL                           29:24 /* RWIVF */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_NOP                  0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_INDEX_REG            0x00000001 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TIME_CNT             0x00000020 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_CACHE_IDLE_CNT       0x00000021 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_PIX_CNT          0x00000022 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_MISS_CNT         0x00000023 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_COAL_STALL_CNT   0x00000024 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_REPL_STALL_CNT   0x00000025 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_MP_Q_STALL_CNT   0x00000026 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_TEX2MA_STALL_CNT 0x00000027 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_LIT2TEX_STALL_CNT    0x00000028 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_RBFR_FULL_STALL_CNT  0x00000029 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_PIX_CNT          0x0000002A /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_MISS_CNT         0x0000002B /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_COAL_STALL_CNT   0x0000002C /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_REPL_STALL_CNT   0x0000002D /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_MP_Q_STALL_CNT   0x0000002E /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_TEX2MA_STALL_CNT 0x0000002F /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TEX2LIT_REGLD_CNT    0x00000030 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_C2DMA_TAKEN_CNT      0x00000031 /* RW--V */
#define NV_PGRAPH_CACHE_RAM                              0x0040072c /* RW-4R */
#define NV_PGRAPH_CACHE_RAM_VALUE                              31:0 /* RWXVF */
#define NV_PGRAPH_DMA_PITCH                              0x00400770 /* RW-4R */
#define NV_PGRAPH_DMA_PITCH_S0                                 15:0 /* RWXSF */
#define NV_PGRAPH_DMA_PITCH_S1                                31:16 /* RWXSF */
#define NV_PGRAPH_DVD_COLORFMT                           0x00400774 /* RW-4R */
#define NV_PGRAPH_DVD_COLORFMT_IMAGE                            5:0 /* RWNVF */
#define NV_PGRAPH_DVD_COLORFMT_IMAGE_FORMAT_INVALID            0x00 /* RWN-V */
#define NV_PGRAPH_DVD_COLORFMT_IMAGE_FORMAT_LE_V8YB8U8YA8      0x12 /* RW--V */
#define NV_PGRAPH_DVD_COLORFMT_IMAGE_FORMAT_LE_YB8V8YA8U8      0x13 /* RW--V */
#define NV_PGRAPH_DVD_COLORFMT_OVLY                             9:8 /* RWNVF */
#define NV_PGRAPH_DVD_COLORFMT_OVLY_FORMAT_INVALID             0x00 /* RWN-V */
#define NV_PGRAPH_DVD_COLORFMT_OVLY_FORMAT_LE_A8CR8CB8Y8       0x01 /* RW--V */
#define NV_PGRAPH_DVD_COLORFMT_OVLY_FORMAT_LE_A4CR6YB6A4CB6YA6 0x02 /* RW--V */
#define NV_PGRAPH_DVD_COLORFMT_OVLY_FORMAT_TRANSPARENT         0x03 /* RW--V */
#define NV_PGRAPH_SCALED_FORMAT                          0x00400778 /* RW-4R */
#define NV_PGRAPH_SCALED_FORMAT_ORIGIN                        17:16 /* RWIVF */
#define NV_PGRAPH_SCALED_FORMAT_ORIGIN_INVALID           0x00000000 /* RWI-V */
#define NV_PGRAPH_SCALED_FORMAT_ORIGIN_CENTER            0x00000001 /* RW--V */
#define NV_PGRAPH_SCALED_FORMAT_ORIGIN_CORNER            0x00000002 /* RW--V */
#define NV_PGRAPH_SCALED_FORMAT_INTERPOLATOR                  24:24 /* RWIVF */
#define NV_PGRAPH_SCALED_FORMAT_INTERPOLATOR_ZOH         0x00000000 /* RWI-V */
#define NV_PGRAPH_SCALED_FORMAT_INTERPOLATOR_FOH         0x00000001 /* RW--V */
#define NV_PGRAPH_STATE3D                                0x0040077C /* RW-4R */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_ID                       15:0 /* RWIVF */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_ID_0               0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_VALID                   24:24 /* RWIVF */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_VALID_FALSE        0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_VALID_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_STATE3D_DX3_INITIALIZED                     28:28 /* RWIVF */
#define NV_PGRAPH_STATE3D_DX3_INITIALIZED_FALSE          0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE3D_DX3_INITIALIZED_TRUE           0x00000001 /* RWI-V */
#define NV_PGRAPH_STATE3D_DX5_INITIALIZED                     29:29 /* RWIVF */
#define NV_PGRAPH_STATE3D_DX5_INITIALIZED_FALSE          0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE3D_DX5_INITIALIZED_TRUE           0x00000001 /* RWI-V */
#define NV_PGRAPH_STATE3D_DX6_INITIALIZED                     30:30 /* RWIVF */
#define NV_PGRAPH_STATE3D_DX6_INITIALIZED_FALSE          0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE3D_DX6_INITIALIZED_TRUE           0x00000001 /* RWI-V */
#define NV_PGRAPH_PIPE_INDEX                             0x00400780 /* RW-4R */
#define NV_PGRAPH_PIPE_INDEX_ADDRESS                            6:0 /* RWIVF */
#define NV_PGRAPH_PIPE_INDEX_ADDRESS_0                   0x00000000 /* RW--V */
#define NV_PGRAPH_PIPE_INDEX_OP                                10:8 /* RWIVF */
#define NV_PGRAPH_PIPE_INDEX_OP_ZPIPE_NOP                0x00000000 /* RW--V */
#define NV_PGRAPH_PIPE_INDEX_OP_ZPIPE_Z0                 0x00000001 /* RW--V */
#define NV_PGRAPH_PIPE_INDEX_OP_ZPIPE_Z1                 0x00000002 /* RW--V */
#define NV_PGRAPH_PIPE_INDEX_OP_ZPIPE_Z2                 0x00000003 /* RW--V */
#define NV_PGRAPH_PIPE_INDEX_OP_ZPIPE_Z3                 0x00000004 /* RW--V */
#define NV_PGRAPH_PIPE_INDEX_OP_CVGPIPE                  0x00000005 /* RW--V */
#define NV_PGRAPH_PIPE_INDEX_OP_XYPIPE                   0x00000006 /* RW--V */
#define NV_PGRAPH_PIPE_RAM                               0x00400784 /* RW-4R */
#define NV_PGRAPH_PIPE_RAM_VALUE                               31:0 /* RWXVF */
#define NV_PGRAPH_PIPE_RAM_VALUE_Z                             23:0 /* RWXVF */
#define NV_PGRAPH_PIPE_RAM_VALUE_XY                            23:0 /* RWXVF */
#define NV_PGRAPH_PIPE_RAM_VALUE_CVG                           15:0 /* RWXVF */
#define NV_PGRAPH_PATT_COLOR0                            0x00400800 /* RW-4R */
#define NV_PGRAPH_PATT_COLOR0_VALUE                            31:0 /* RWXUF */
#define NV_PGRAPH_PATT_COLOR0_VALUE_018                  0x00000000 /* RWC-V */
#define NV_PGRAPH_PATT_COLOR0_VALUE_044                  0x00000000 /* RWC-V */
#define NV_PGRAPH_PATT_COLOR1                            0x00400804 /* RW-4R */
#define NV_PGRAPH_PATT_COLOR1_VALUE                            31:0 /* RWXUF */
#define NV_PGRAPH_PATT_COLOR1_VALUE_018                  0x00000000 /* RWC-V */
#define NV_PGRAPH_PATT_COLOR1_VALUE_044                  0x00000000 /* RWC-V */
#define NV_PGRAPH_PATT_COLORRAM(i)               (0x00400900+(i)*4) /* R--4A */
#define NV_PGRAPH_PATT_COLORRAM__SIZE_1                          64 /*       */
#define NV_PGRAPH_PATT_COLORRAM_VALUE                          23:0 /* R--UF */
#define NV_PGRAPH_PATT_COLORRAM_VALUE_044                0x00000000 /* R-C-V */
#define NV_PGRAPH_PATTERN(i)                     (0x00400808+(i)*4) /* RW-4A */
#define NV_PGRAPH_PATTERN__SIZE_1                                 2 /*       */
#define NV_PGRAPH_PATTERN_BITMAP                               31:0 /* RWXVF */
#define NV_PGRAPH_PATTERN_BITMAP_018                     0x00000000 /* RWC-V */
#define NV_PGRAPH_PATTERN_BITMAP_044                     0x00000000 /* RWC-V */
#define NV_PGRAPH_PATTERN_SHAPE                          0x00400810 /* RW-4R */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE                           1:0 /* RWXVF */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_8X_8Y              0x00000000 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_64X_1Y             0x00000001 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_1X_64Y             0x00000002 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_018                0x00000000 /* RWC-V */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_044                0x00000000 /* RWC-V */
#define NV_PGRAPH_PATTERN_SHAPE_SELECT                          4:4 /* RWXVF */
#define NV_PGRAPH_PATTERN_SHAPE_SELECT_2COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_SELECT_FULLCOLOR         0x00000001 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_SELECT_044               0x00000000 /* RWC-V */
#define NV_PGRAPH_MONO_COLOR0                            0x00400600 /* RW-4R */
#define NV_PGRAPH_MONO_COLOR0_VALUE                            31:0 /* RWXUF */
#define NV_PGRAPH_ROP3                                   0x00400604 /* RW-4R */
#define NV_PGRAPH_ROP3_VALUE                                    7:0 /* RWXVF */
#define NV_PGRAPH_ROP3_VALUE_043                         0x00000000 /* RWC-V */
#define NV_PGRAPH_CHROMA                                 0x00400814 /* RW-4R */
#define NV_PGRAPH_CHROMA_VALUE                                 31:0 /* RWXUF */
#define NV_PGRAPH_CHROMA_VALUE_017                       0x00000000 /* RWC-V */
#define NV_PGRAPH_CHROMA_VALUE_057                       0x00000000 /* RWC-V */
#define NV_PGRAPH_BETA_AND                               0x00400608 /* RW-4R */
#define NV_PGRAPH_BETA_AND_VALUE_FRACTION                     30:23 /* RWXUF */
#define NV_PGRAPH_BETA_AND_VALUE_FRACTION_012            0x00000000 /* RWC-V */
#define NV_PGRAPH_BETA_PREMULT                           0x0040060c /* RW-4R */
#define NV_PGRAPH_BETA_PREMULT_VALUE                           31:0 /* RWXUF */
#define NV_PGRAPH_BETA_PREMULT_VALUE_072                 0x00000000 /* RWC-V */
#define NV_PGRAPH_DPRAM_INDEX                            0x00400828 /* RW-4R */
#define NV_PGRAPH_DPRAM_INDEX_ADRS                              9:0 /* RWIVF */
#define NV_PGRAPH_DPRAM_INDEX_ADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT                          19:16 /* RWIVF */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_ADRS                0x00000000 /* RWI-V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_ADRS_0              0x00000000 /* RWI-V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_ADRS_1              0x00000001 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_IDATA               0x00000001 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_ALPHA               0x00000002 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_DATA_0              0x00000002 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_IWE                 0x00000003 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_DATA_1              0x00000003 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_XY                  0x00000004 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_WE_0                0x00000004 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_ODATA               0x00000005 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_WE_1                0x00000005 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_OWE                 0x00000006 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_ALPHA_0             0x00000006 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_SCOMP               0x00000007 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_ALPHA_1             0x00000007 /* RW--V */
#define NV_PGRAPH_DPRAM_INDEX_SELECT_PWD                 0x00000008 /* RW--V */
#define NV_PGRAPH_DPRAM_DATA                             0x0040082c /* RW-4R */
#define NV_PGRAPH_DPRAM_DATA_VALUE                             31:0 /* RWXVF */
#define NV_PGRAPH_DPRAM_ADRS_0                           0x0040082c /* RW-4R */
#define NV_PGRAPH_DPRAM_ADRS_0__ALIAS_1        NV_PGRAPH_DPRAM_DATA /*       */
#define NV_PGRAPH_DPRAM_ADRS_0_VALUE                           19:0 /* RWXVF */
#define NV_PGRAPH_DPRAM_ADRS_1                           0x0040082c /* RW-4R */
#define NV_PGRAPH_DPRAM_ADRS_1__ALIAS_1        NV_PGRAPH_DPRAM_DATA /*       */
#define NV_PGRAPH_DPRAM_ADRS_1_VALUE                           19:0 /* RWXVF */
#define NV_PGRAPH_DPRAM_DATA_0                           0x0040082c /* RW-4R */
#define NV_PGRAPH_DPRAM_DATA_0__ALIAS_1        NV_PGRAPH_DPRAM_DATA /*       */
#define NV_PGRAPH_DPRAM_DATA_0_VALUE                           31:0 /* RWXVF */
#define NV_PGRAPH_DPRAM_DATA_1                           0x0040082c /* RW-4R */
#define NV_PGRAPH_DPRAM_DATA_1__ALIAS_1        NV_PGRAPH_DPRAM_DATA /*       */
#define NV_PGRAPH_DPRAM_DATA_1_VALUE                           31:0 /* RWXVF */
#define NV_PGRAPH_DPRAM_WE_0                             0x0040082c /* RW-4R */
#define NV_PGRAPH_DPRAM_WE_0__ALIAS_1          NV_PGRAPH_DPRAM_DATA /*       */
#define NV_PGRAPH_DPRAM_WE_0_VALUE                             23:0 /* RWXVF */
#define NV_PGRAPH_DPRAM_WE_1                             0x0040082c /* RW-4R */
#define NV_PGRAPH_DPRAM_WE_1__ALIAS_1          NV_PGRAPH_DPRAM_DATA /*       */
#define NV_PGRAPH_DPRAM_WE_1_VALUE                             23:0 /* RWXVF */
#define NV_PGRAPH_DPRAM_ALPHA_0                          0x0040082c /* RW-4R */
#define NV_PGRAPH_DPRAM_ALPHA_0__ALIAS_1       NV_PGRAPH_DPRAM_DATA /*       */
#define NV_PGRAPH_DPRAM_ALPHA_0_VALUE                          31:0 /* RWXVF */
#define NV_PGRAPH_DPRAM_ALPHA_1                          0x0040082c /* RW-4R */
#define NV_PGRAPH_DPRAM_ALPHA_1__ALIAS_1       NV_PGRAPH_DPRAM_DATA /*       */
#define NV_PGRAPH_DPRAM_ALPHA_1_VALUE                          31:0 /* RWXVF */
#define NV_PGRAPH_STORED_FMT                             0x00400830 /* RW-4R */
#define NV_PGRAPH_STORED_FMT_MONO0                              5:0 /* RWXVF */
#define NV_PGRAPH_STORED_FMT_MONO0_04A                   0x0000000C /* RWC-V */
#define NV_PGRAPH_STORED_FMT_PATT0                             13:8 /* RWXVF */
#define NV_PGRAPH_STORED_FMT_PATT0_044                   0x0000000B /* RWC-V */
#define NV_PGRAPH_STORED_FMT_PATT1                            21:16 /* RWXVF */
#define NV_PGRAPH_STORED_FMT_PATT1_044                   0x0000000B /* RWC-V */
#define NV_PGRAPH_STORED_FMT_CHROMA                           29:24 /* RWXVF */
#define NV_PGRAPH_STORED_FMT_CHROMA_057                  0x0000000B /* RWC-V */
#define NV_PGRAPH_FORMATS                                0x00400618 /* RW-4R */
#define NV_PGRAPH_FORMATS_ROP                                   2:0 /* R-XVF */
#define NV_PGRAPH_FORMATS_ROP_Y8                         0x00000000 /* -W--V */
#define NV_PGRAPH_FORMATS_ROP_RGB15                      0x00000001 /* -W--V */
#define NV_PGRAPH_FORMATS_ROP_RGB16                      0x00000002 /* -W--V */
#define NV_PGRAPH_FORMATS_ROP_Y16                        0x00000003 /* -W--V */
#define NV_PGRAPH_FORMATS_ROP_INVALID                    0x00000004 /* -W--V */
#define NV_PGRAPH_FORMATS_ROP_RGB24                      0x00000005 /* -W--V */
#define NV_PGRAPH_FORMATS_ROP_RGB30                      0x00000006 /* -W--V */
#define NV_PGRAPH_FORMATS_ROP_Y32                        0x00000007 /* -W--V */
#define NV_PGRAPH_FORMATS_SRC                                   9:4 /* R-XVF */
#define NV_PGRAPH_FORMATS_SRC_INVALID                    0x00000000 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_Y8                      0x00000001 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_X16A8Y8                 0x00000002 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_X24Y8                   0x00000003 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_A1R5G5B5                0x00000006 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_X1R5G5B5                0x00000007 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_X16A1R5G5B5             0x00000008 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_X17R5G5B5               0x00000009 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_R5G6B5                  0x0000000A /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_A16R5G6B5               0x0000000B /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_X16R5G6B5               0x0000000C /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_A8R8G8B8                0x0000000D /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_X8R8G8B8                0x0000000E /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_Y16                     0x0000000F /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_A16Y16                  0x00000010 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_X16Y16                  0x00000011 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_V8YB8U8YA8              0x00000012 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_YB8V8YA8U8              0x00000013 /* RW--V */
#define NV_PGRAPH_FORMATS_SRC_LE_Y32                     0x00000014 /* RW--V */
#define NV_PGRAPH_FORMATS_FB                                  15:12 /* R-XVF */
#define NV_PGRAPH_FORMATS_FB_INVALID                     0x00000000 /* RWI-V */
#define NV_PGRAPH_FORMATS_FB_Y8                          0x00000001 /* RW--V */
#define NV_PGRAPH_FORMATS_FB_X1R5G5B5_Z1R5G5B5           0x00000002 /* RW--V */
#define NV_PGRAPH_FORMATS_FB_X1R5G5B5_O1R5G5B5           0x00000003 /* RW--V */
#define NV_PGRAPH_FORMATS_FB_A1R5G5B5                    0x00000004 /* RW--V */
#define NV_PGRAPH_FORMATS_FB_R5G6B5                      0x00000005 /* RW--V */
#define NV_PGRAPH_FORMATS_FB_Y16                         0x00000006 /* RW--V */
#define NV_PGRAPH_FORMATS_FB_X8R8G8B8_Z8R8G8B8           0x00000007 /* RW--V */
#define NV_PGRAPH_FORMATS_FB_X8R8G8B8_O1Z7R8G8B8         0x00000008 /* RW--V */
#define NV_PGRAPH_FORMATS_FB_X1A7R8G8B8_Z1A7R8G8B8       0x00000009 /* RW--V */
#define NV_PGRAPH_FORMATS_FB_X1A7R8G8B8_O1A7R8G8B8       0x0000000a /* RW--V */
#define NV_PGRAPH_FORMATS_FB_X8R8G8B8_O8R8G8B8           0x0000000b /* RW--V */
#define NV_PGRAPH_FORMATS_FB_A8R8G8B8                    0x0000000c /* RW--V */
#define NV_PGRAPH_FORMATS_FB_Y32                         0x0000000d /* RW--V */
#define NV_PGRAPH_FORMATS_FB_V8YB8U8YA8                  0x0000000e /* RW--V */
#define NV_PGRAPH_FORMATS_FB_YB8V8YA8U8                  0x0000000f /* RW--V */
#define NV_PGRAPH_ABS_X_RAM(i)                   (0x00400400+(i)*4) /* RW-4A */
#define NV_PGRAPH_ABS_X_RAM__SIZE_1                              10 /*       */
#define NV_PGRAPH_ABS_X_RAM_VALUE                              31:0 /* RWXUF */
#define NV_PGRAPH_X_RAM_BPORT(i)                 (0x00400c00+(i)*4) /* R--4A */
#define NV_PGRAPH_X_RAM_BPORT__SIZE_1                            10 /*       */
#define NV_PGRAPH_X_RAM_BPORT_VALUE                            31:0 /* R--UF */
#define NV_PGRAPH_ABS_Y_RAM(i)                   (0x00400480+(i)*4) /* RW-4A */
#define NV_PGRAPH_ABS_Y_RAM__SIZE_1                              10 /*       */
#define NV_PGRAPH_ABS_Y_RAM_VALUE                              31:0 /* RWXUF */
#define NV_PGRAPH_Y_RAM_BPORT(i)                 (0x00400c80+(i)*4) /* R--4A */
#define NV_PGRAPH_Y_RAM_BPORT__SIZE_1                            10 /*       */
#define NV_PGRAPH_Y_RAM_BPORT_VALUE                            31:0 /* R--UF */
#define NV_PGRAPH_XY_LOGIC_MISC0                         0x00400514 /* RW-4R */
#define NV_PGRAPH_XY_LOGIC_MISC0_COUNTER                       17:0 /* RWBUF */
#define NV_PGRAPH_XY_LOGIC_MISC0_COUNTER_0               0x00000000 /* RWB-V */
#define NV_PGRAPH_XY_LOGIC_MISC0_DIMENSION                    20:20 /* RWVVF */
#define NV_PGRAPH_XY_LOGIC_MISC0_DIMENSION_NONZERO       0x00000000 /* RWV-V */
#define NV_PGRAPH_XY_LOGIC_MISC0_DIMENSION_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC0_IMAGE_DATA_64                24:24 /* RWVVF */
#define NV_PGRAPH_XY_LOGIC_MISC0_IMAGE_DATA_64_FALSE     0x00000000 /* RWV-V */
#define NV_PGRAPH_XY_LOGIC_MISC0_IMAGE_DATA_64_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC0_INDEX                        31:28 /* RWBUF */
#define NV_PGRAPH_XY_LOGIC_MISC0_INDEX_0                 0x00000000 /* RWB-V */
#define NV_PGRAPH_XY_LOGIC_MISC1                         0x00400518 /* RW-4R */
#define NV_PGRAPH_XY_LOGIC_MISC1_INITIAL                        0:0 /* RWNVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_INITIAL_NEEDED          0x00000000 /* RWN-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_INITIAL_DONE            0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPX                      4:4 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPX_NOTNULL       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPX_NULL          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPY                      5:5 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPY_NOTNULL       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPY_NULL          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XIMAX                    12:12 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XIMAX_UUMAX         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XIMAX_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_YIMAX                    16:16 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_YIMAX_UUMAX         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_YIMAX_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XXTRA                    20:20 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XXTRA_CLIPMAX       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XXTRA_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2                         0x0040051C /* RW-4R */
#define NV_PGRAPH_XY_LOGIC_MISC2_HANDOFF                        0:0 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_HANDOFF_DISABLE         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_HANDOFF_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPX                      4:4 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPX_NOTNULL       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPX_NULL          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPY                      5:5 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPY_NOTNULL       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPY_NULL          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XIMAX                    12:12 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XIMAX_UCMAX         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XIMAX_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_YIMAX                    16:16 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_YIMAX_UCMAX         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_YIMAX_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XXTRA                    20:20 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XXTRA_CLIPMAX       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XXTRA_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3                         0x00400520 /* RW-4R */
#define NV_PGRAPH_XY_LOGIC_MISC3_WDIMY_EQ_0                     0:0 /* RWXVF */
#define NV_PGRAPH_XY_LOGIC_MISC3_WDIMY_EQ_0_NULL         0x00000000 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_WDIMY_EQ_0_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WDIMY                   4:4 /* RWXVF */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WDIMY_NULL       0x00000000 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WDIMY_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WX                      8:8 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WX_NULL          0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WX_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_ALG                     12:12 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_ALG_NULL           0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_ALG_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_DIMX                    22:16 /* RWXUF */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_DIMX_0             0x00000000 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_WDIMX                   30:24 /* RWXUF */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_WDIMX_0            0x00000000 /* RW--V */
#define NV_PGRAPH_X_MISC                                 0x00400500 /* RW-4R */
#define NV_PGRAPH_X_MISC_BIT33_0                                0:0 /* RWNVF */
#define NV_PGRAPH_X_MISC_BIT33_0_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_BIT33_1                                1:1 /* RWNVF */
#define NV_PGRAPH_X_MISC_BIT33_1_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_BIT33_2                                2:2 /* RWNVF */
#define NV_PGRAPH_X_MISC_BIT33_2_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_BIT33_3                                3:3 /* RWNVF */
#define NV_PGRAPH_X_MISC_BIT33_3_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_RANGE_0                                4:4 /* RWNVF */
#define NV_PGRAPH_X_MISC_RANGE_0_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_RANGE_1                                5:5 /* RWNVF */
#define NV_PGRAPH_X_MISC_RANGE_1_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_RANGE_2                                6:6 /* RWNVF */
#define NV_PGRAPH_X_MISC_RANGE_2_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_RANGE_3                                7:7 /* RWNVF */
#define NV_PGRAPH_X_MISC_RANGE_3_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_ADDER_OUTPUT                         29:28 /* RWXVF */
#define NV_PGRAPH_X_MISC_ADDER_OUTPUT_EQ_0               0x00000000 /* RW--V */
#define NV_PGRAPH_X_MISC_ADDER_OUTPUT_LT_0               0x00000001 /* RW--V */
#define NV_PGRAPH_X_MISC_ADDER_OUTPUT_GT_0               0x00000002 /* RW--V */
#define NV_PGRAPH_Y_MISC                                 0x00400504 /* RW-4R */
#define NV_PGRAPH_Y_MISC_BIT33_0                                0:0 /* RWNVF */
#define NV_PGRAPH_Y_MISC_BIT33_0_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_BIT33_1                                1:1 /* RWNVF */
#define NV_PGRAPH_Y_MISC_BIT33_1_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_BIT33_2                                2:2 /* RWNVF */
#define NV_PGRAPH_Y_MISC_BIT33_2_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_BIT33_3                                3:3 /* RWNVF */
#define NV_PGRAPH_Y_MISC_BIT33_3_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_RANGE_0                                4:4 /* RWNVF */
#define NV_PGRAPH_Y_MISC_RANGE_0_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_RANGE_1                                5:5 /* RWNVF */
#define NV_PGRAPH_Y_MISC_RANGE_1_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_RANGE_2                                6:6 /* RWNVF */
#define NV_PGRAPH_Y_MISC_RANGE_2_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_RANGE_3                                7:7 /* RWNVF */
#define NV_PGRAPH_Y_MISC_RANGE_3_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_ADDER_OUTPUT                         29:28 /* RWXVF */
#define NV_PGRAPH_Y_MISC_ADDER_OUTPUT_EQ_0               0x00000000 /* RW--V */
#define NV_PGRAPH_Y_MISC_ADDER_OUTPUT_LT_0               0x00000001 /* RW--V */
#define NV_PGRAPH_Y_MISC_ADDER_OUTPUT_GT_0               0x00000002 /* RW--V */
#define NV_PGRAPH_ABS_UCLIP_XMIN                         0x0040053C /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP_XMIN_VALUE                         15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP_XMIN_VALUE_019               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_XMIN_VALUE_053               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_XMAX                         0x00400544 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP_XMAX_VALUE                         17:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP_XMAX_VALUE_019               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_XMAX_VALUE_053               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_YMIN                         0x00400540 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP_YMIN_VALUE                         15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP_YMIN_VALUE_019               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_YMIN_VALUE_053               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_YMAX                         0x00400548 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP_YMAX_VALUE                         17:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP_YMAX_VALUE_019               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_YMAX_VALUE_053               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP3D_XMIN                       0x00400550 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP3D_XMIN_VALUE                       15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP3D_XMAX                       0x00400558 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP3D_XMAX_VALUE                       17:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP3D_YMIN                       0x00400554 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP3D_YMIN_VALUE                       15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP3D_YMAX                       0x0040055C /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP3D_YMAX_VALUE                       17:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIPA_XMIN                        0x00400560 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIPA_XMIN_VALUE                        15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIPA_XMAX                        0x00400568 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIPA_XMAX_VALUE                        17:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIPA_YMIN                        0x00400564 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIPA_YMIN_VALUE                        15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIPA_YMAX                        0x0040056C /* RW-4R */
#define NV_PGRAPH_ABS_UCLIPA_YMAX_VALUE                        17:0 /* RWXSF */
#define NV_PGRAPH_SOURCE_COLOR                           0x0040050C /* RW-4R */
#define NV_PGRAPH_SOURCE_COLOR_VALUE                           31:0 /* RWNVF */
#define NV_PGRAPH_SOURCE_COLOR_VALUE_0                   0x00000000 /* RWN-V */
#define NV_PGRAPH_VALID1                                 0x00400508 /* RW-4R */
#define NV_PGRAPH_VALID1_VLD                                   22:0 /* RWNVF */
#define NV_PGRAPH_VALID1_VLD_0                           0x00000000 /* RWN-V */
#define NV_PGRAPH_VALID1_VLD_NOCLIP                       (0x1<<19) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_SRCCOLOR                     (0x1<<16) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTMOVE                      (0x1<<21) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTX01                        (0x3<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTX02                        (0x7<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTX03                        (0xf<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTXCHAIN01                   (0x3<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTXCHAIN02                   (0x7<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTXCHAIN03                   (0xf<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTY01                        (0x3<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTY02                        (0x7<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTY03                        (0xf<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTYCHAIN01                  (0x3<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTYCHAIN02                  (0x7<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTYCHAIN03                  (0xf<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_X_OFFSET                      (0x1<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_XCHAIN_OFFSET                 (0x1<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_Y_OFFSET                      (0x1<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_YCHAIN_OFFSET                (0x1<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTCOLOR0                    (0x1<<17) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTCOLOR1                    (0x1<<18) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTCLIP                      (0x1<<20) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTFONT                      (0x1<<22) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTOFFSET                    (0x1<<22) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTBPITCH                     (0x1<<2) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTBOFFSET                    (0x1<<3) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTDUDX                       (0x1<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTDVDY                       (0x1<<5) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPOINT                      (0x1<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTSIZE                       (0x1<<9) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPITCH                     (0x1<<10) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTSTART                     (0x1<<11) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTDUDX2                     (0x1<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTDVDY2                     (0x1<<13) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPOINT2                    (0x1<<14) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTSIZE2                     (0x1<<15) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPITCH2                    (0x1<<16) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTSTART2                    (0x1<<17) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTOFFSIN                     (0x1<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTOFFSOUT                    (0x1<<1) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPITCHIN                    (0x1<<2) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPITCHOUT                   (0x1<<3) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTLENGTH                     (0x1<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTCOUNT                      (0x1<<5) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTFORMAT                     (0x1<<6) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTNOTIFY                     (0x1<<7) /* RW--V */
#define NV_PGRAPH_VALID1_CLIP_MIN                             28:28 /* RWIVF */
#define NV_PGRAPH_VALID1_CLIP_MIN_NO_ERROR               0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID1_CLIP_MIN_ONLY                   0x00000001 /* RW--V */
#define NV_PGRAPH_VALID1_CLIP_MIN_019                    0x00000000 /* RWC-V */
#define NV_PGRAPH_VALID1_CLIP_MIN_053                    0x00000000 /* RWC-V */
#define NV_PGRAPH_VALID1_CLIPA_MIN                            29:29 /* RWIVF */
#define NV_PGRAPH_VALID1_CLIPA_MIN_NO_ERROR              0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID1_CLIPA_MIN_ONLY                  0x00000001 /* RW--V */
#define NV_PGRAPH_VALID1_CLIP_MAX                             30:30 /* RWIVF */
#define NV_PGRAPH_VALID1_CLIP_MAX_NO_ERROR               0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID1_CLIP_MAX_ONLY                   0x00000001 /* RW--V */
#define NV_PGRAPH_VALID1_CLIP_MAX_019                    0x00000000 /* RWC-V */
#define NV_PGRAPH_VALID1_CLIP_MAX_053                    0x00000000 /* RWC-V */
#define NV_PGRAPH_VALID1_CLIPA_MAX                            31:31 /* RWIVF */
#define NV_PGRAPH_VALID1_CLIPA_MAX_NO_ERROR              0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID1_CLIPA_MAX_ONLY                  0x00000001 /* RW--V */
#define NV_PGRAPH_VALID2                                 0x00400578 /* RW-4R */
#define NV_PGRAPH_VALID2_VLD2                                  28:0 /* RWNVF */
#define NV_PGRAPH_VALID2_VLD2_0                          0x00000000 /* RWN-V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBINE0A               (1<<28) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBINE0C               (1<<27) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBINE1A               (1<<26) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBINE1C               (1<<25) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBFACTOR              (1<<24) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FILTER1                 (1<<23) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_OFFSET1                 (1<<22) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FORMAT1                 (1<<21) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_BLEND                   (1<<20) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_CONTROL2                (1<<19) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_CONTROL1                (1<<18) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_CONTROL0                (1<<17) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FILTER0                 (1<<16) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FORMAT0                 (1<<15) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_OFFSET0                 (1<<14) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FOGCOLOR                (1<<13) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COLORKEY                (1<<12) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_V1                       (1<<9) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_U1                       (1<<8) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_V0                       (1<<7) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_U0                       (1<<6) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_X                        (1<<5) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_Y                        (1<<4) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_ZETA                     (1<<3) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_M                        (1<<2) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COLOR                    (1<<1) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_SPECULAR                 (1<<0) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX3FULLVERTEX               (0x7f<<0) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX5FULLVERTEX               (0x7f<<0) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX6FULLVERTEX              (0x1ff<<0) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX3FULLSTATE               (0x3f<<13) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX5FULLSTATE              (0x1ff<<12) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX6FULLSTATE             (0xffff<<13) /* RW--V */
#define NV_PGRAPH_VALID2_CLIP3D_MIN                           30:30 /* RWIVF */
#define NV_PGRAPH_VALID2_CLIP3D_MIN_NO_ERROR             0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID2_CLIP3D_MIN_ONLY                 0x00000001 /* RW--V */
#define NV_PGRAPH_VALID2_CLIP3D_MAX                           31:31 /* RWIVF */
#define NV_PGRAPH_VALID2_CLIP3D_MAX_NO_ERROR             0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID2_CLIP3D_MAX_ONLY                 0x00000001 /* RW--V */
#define NV_PGRAPH_ABS_ICLIP_XMAX                         0x00400534 /* RW-4R */
#define NV_PGRAPH_ABS_ICLIP_XMAX_VALUE                         17:0 /* RWXSF */
#define NV_PGRAPH_ABS_ICLIP_YMAX                         0x00400538 /* RW-4R */
#define NV_PGRAPH_ABS_ICLIP_YMAX_VALUE                         17:0 /* RWXSF */
#define NV_PGRAPH_CLIPX_0                                0x00400524 /* RW-4R */
#define NV_PGRAPH_CLIPX_0_CLIP0_MIN                             1:0 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP0_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MAX                             3:2 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP0_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MIN                             5:4 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP1_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MAX                             7:6 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP1_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MIN                             9:8 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP2_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MAX                           11:10 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP2_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MIN                           13:12 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP3_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MAX                           15:14 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP3_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MIN                           17:16 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP4_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MAX                           19:18 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP4_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MIN                           21:20 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP5_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MAX                           23:22 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP5_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MIN                           25:24 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP6_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MAX                           27:26 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP6_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MIN                           29:28 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP7_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MAX                           31:30 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP7_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1                                0x00400528 /* RW-4R */
#define NV_PGRAPH_CLIPX_1_CLIP8_MIN                             1:0 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP8_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MAX                             3:2 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP8_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MIN                             5:4 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP9_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MAX                             7:6 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP9_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MIN                            9:8 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP10_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MAX                          11:10 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP10_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MIN                          13:12 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP11_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP11MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MAX                          15:14 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP11_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MIN                          17:16 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP12_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MAX                          19:18 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP12_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MIN                          21:20 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP13_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MAX                          23:22 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP13_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MIN                          25:24 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP14_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MAX                          27:26 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP14_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MIN                          29:28 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP15_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MAX                          31:30 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP15_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0                                0x0040052c /* RW-4R */
#define NV_PGRAPH_CLIPY_0_CLIP0_MIN                             1:0 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP0_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MAX                             3:2 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP0_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MIN                             5:4 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP1_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MAX                             7:6 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP1_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MIN                             9:8 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP2_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MAX                           11:10 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP2_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MIN                           13:12 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP3_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MAX                           15:14 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP3_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MIN                           17:16 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP4_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MAX                           19:18 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP4_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MIN                           21:20 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP5_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MAX                           23:22 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP5_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MIN                           25:24 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP6_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MAX                           27:26 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP6_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MIN                           29:28 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP7_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MAX                           31:30 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP7_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1                                0x00400530 /* RW-4R */
#define NV_PGRAPH_CLIPY_1_CLIP8_MIN                             1:0 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP8_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MAX                             3:2 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP8_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MIN                             5:4 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP9_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MAX                             7:6 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP9_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MIN                            9:8 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP10_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MAX                          11:10 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP10_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MIN                          13:12 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP11_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP11MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MAX                          15:14 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP11_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MIN                          17:16 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP12_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MAX                          19:18 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP12_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MIN                          21:20 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP13_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MAX                          23:22 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP13_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MIN                          25:24 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP14_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MAX                          27:26 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP14_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MIN                          29:28 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP15_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MAX                          31:30 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP15_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_MISC24_0                               0x00400510 /* RW-4R */
#define NV_PGRAPH_MISC24_0_VALUE                               23:0 /* RWXUF */
#define NV_PGRAPH_MISC24_1                               0x00400570 /* RW-4R */
#define NV_PGRAPH_MISC24_1_VALUE                               23:0 /* RWXUF */
#define NV_PGRAPH_MISC24_2                               0x00400574 /* RW-4R */
#define NV_PGRAPH_MISC24_2_VALUE                               23:0 /* RWXUF */
#define NV_PGRAPH_PASSTHRU_0                             0x0040057C /* RW-4R */
#define NV_PGRAPH_PASSTHRU_0_VALUE                             31:0 /* RWXUF */
#define NV_PGRAPH_PASSTHRU_1                             0x00400580 /* RW-4R */
#define NV_PGRAPH_PASSTHRU_1_VALUE                             31:0 /* RWXUF */
#define NV_PGRAPH_PASSTHRU_2                             0x00400584 /* RW-4R */
#define NV_PGRAPH_PASSTHRU_2_VALUE                             31:0 /* RWXUF */
#define NV_PGRAPH_DIMX_TEXTURE                           0x00400588 /* RW-4R */
#define NV_PGRAPH_DIMX_TEXTURE_VALUE                           15:0 /* RWXUF */
#define NV_PGRAPH_WDIMX_TEXTURE                          0x0040058c /* RW-4R */
#define NV_PGRAPH_WDIMX_TEXTURE_VALUE                          16:0 /* RWXSF */
#define NV_PGRAPH_U_RAM(i)                       (0x00400d00+(i)*4) /* RW-4A */
#define NV_PGRAPH_U_RAM__SIZE_1                                  16 /*       */
#define NV_PGRAPH_U_RAM_VALUE                                  31:6 /* RWXFF */
#define NV_PGRAPH_V_RAM(i)                       (0x00400d40+(i)*4) /* RW-4A */
#define NV_PGRAPH_V_RAM__SIZE_1                                  16 /*       */
#define NV_PGRAPH_V_RAM_VALUE                                  31:6 /* RWXFF */
#define NV_PGRAPH_M_RAM(i)                       (0x00400d80+(i)*4) /* RW-4A */
#define NV_PGRAPH_M_RAM__SIZE_1                                  16 /*       */
#define NV_PGRAPH_M_RAM_VALUE                                  31:6 /* RWXFF */
#define NV_PGRAPH_D3D_XY                                 0x004005c0 /* RW-4R */
#define NV_PGRAPH_D3D_XY_X_VALUE                               15:0 /* RWXSF */
#define NV_PGRAPH_D3D_XY_Y_VALUE                              31:16 /* RWXSF */
#define NV_PGRAPH_D3D_U0                                 0x004005c4 /* RW-4R */
#define NV_PGRAPH_D3D_U0_VALUE                                 31:6 /* RWXFF */
#define NV_PGRAPH_D3D_V0                                 0x004005c8 /* RW-4R */
#define NV_PGRAPH_D3D_V0_VALUE                                 31:6 /* RWXFF */
#define NV_PGRAPH_D3D_U1                                 0x004005cc /* RW-4R */
#define NV_PGRAPH_D3D_U1_VALUE                                 31:6 /* RWXFF */
#define NV_PGRAPH_D3D_V1                                 0x004005d0 /* RW-4R */
#define NV_PGRAPH_D3D_V1_VALUE                                 31:6 /* RWXFF */
#define NV_PGRAPH_D3D_ZETA                               0x004005d4 /* RW-4R */
#define NV_PGRAPH_D3D_ZETA_VALUE                               31:0 /* RWXFF */
#define NV_PGRAPH_D3D_RGB                                0x004005d8 /* RW-4R */
#define NV_PGRAPH_D3D_RGB_VALUE                                31:0 /* RWXUF */
#define NV_PGRAPH_D3D_S                                  0x004005dc /* RW-4R */
#define NV_PGRAPH_D3D_S_VALUE                                  31:0 /* RWXUF */
#define NV_PGRAPH_D3D_M                                  0x004005e0 /* RW-4R */
#define NV_PGRAPH_D3D_M_VALUE                                  31:6 /* RWXFF */
#define NV_PGRAPH_FORMAT0                                0x004005A8 /* RW-4R */
#define NV_PGRAPH_FORMAT0_CONTEXT_DMA                           1:1 /* RWXVF */
#define NV_PGRAPH_FORMAT0_CONTEXT_DMA_A                  0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_CONTEXT_DMA_B                  0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLORKEYENABLE                        2:2 /* RWXVF */
#define NV_PGRAPH_FORMAT0_COLORKEYENABLE_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLORKEYENABLE_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_ORIGIN_ZOH                            5:5 /* RWXVF */
#define NV_PGRAPH_FORMAT0_ORIGIN_ZOH_CENTER              0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_ORIGIN_ZOH_CORNER              0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_ORIGIN_FOH                            7:7 /* RWXVF */
#define NV_PGRAPH_FORMAT0_ORIGIN_FOH_CENTER              0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_ORIGIN_FOH_CORNER              0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLOR                                10:8 /* RWXVF */
#define NV_PGRAPH_FORMAT0_COLOR_LE_Y8                    0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLOR_LE_AY8                   0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLOR_LE_A1R5G5B5              0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLOR_LE_X1R5G5B5              0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLOR_LE_A4R4G4B4              0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLOR_LE_R5G6B5                0x00000005 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLOR_LE_A8R8G8B8              0x00000006 /* RW--V */
#define NV_PGRAPH_FORMAT0_COLOR_LE_X8R8G8B8              0x00000007 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS                       15:12 /* RWXVF */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_INVALID          0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_1                0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_2                0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_3                0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_4                0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_5                0x00000005 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_6                0x00000006 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_7                0x00000007 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_8                0x00000008 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_9                0x00000009 /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_10               0x0000000A /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_11               0x0000000B /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_12               0x0000000C /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_13               0x0000000D /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_14               0x0000000E /* RW--V */
#define NV_PGRAPH_FORMAT0_MIPMAP_LEVELS_15               0x0000000F /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U                         19:16 /* RWXVF */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_1                  0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_2                  0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_4                  0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_8                  0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_16                 0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_32                 0x00000005 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_64                 0x00000006 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_128                0x00000007 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_256                0x00000008 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_512                0x00000009 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_1024               0x0000000A /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_U_2048               0x0000000B /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V                         23:20 /* RWXVF */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_1                  0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_2                  0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_4                  0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_8                  0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_16                 0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_32                 0x00000005 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_64                 0x00000006 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_128                0x00000007 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_256                0x00000008 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_512                0x00000009 /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_1024               0x0000000A /* RW--V */
#define NV_PGRAPH_FORMAT0_BASE_SIZE_V_2048               0x0000000B /* RW--V */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSU                     26:24 /* RWXVF */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSU_WRAP           0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSU_MIRROR         0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSU_CLAMP          0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSU_BORDER         0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT0_WRAPU                               27:27 /* RWXVF */
#define NV_PGRAPH_FORMAT0_WRAPU_FALSE                    0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_WRAPU_TRUE                     0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSV                     30:28 /* RWXVF */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSV_WRAP           0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSV_MIRROR         0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSV_CLAMP          0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT0_TEXTUREADDRESSV_BORDER         0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT0_WRAPV                               31:31 /* RWXVF */
#define NV_PGRAPH_FORMAT0_WRAPV_FALSE                    0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT0_WRAPV_TRUE                     0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1                                0x004005AC /* RW-4R */
#define NV_PGRAPH_FORMAT1_CONTEXT_DMA                           1:1 /* RWXVF */
#define NV_PGRAPH_FORMAT1_CONTEXT_DMA_A                  0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_CONTEXT_DMA_B                  0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLORKEYENABLE                        2:2 /* RWXVF */
#define NV_PGRAPH_FORMAT1_COLORKEYENABLE_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLORKEYENABLE_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_ORIGIN_ZOH                            5:5 /* RWXVF */
#define NV_PGRAPH_FORMAT1_ORIGIN_ZOH_CENTER              0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_ORIGIN_ZOH_CORNER              0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_ORIGIN_FOH                            7:7 /* RWXVF */
#define NV_PGRAPH_FORMAT1_ORIGIN_FOH_CENTER              0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_ORIGIN_FOH_CORNER              0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLOR                                10:8 /* RWXVF */
#define NV_PGRAPH_FORMAT1_COLOR_LE_Y8                    0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLOR_LE_AY8                   0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLOR_LE_A1R5G5B5              0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLOR_LE_X1R5G5B5              0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLOR_LE_A4R4G4B4              0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLOR_LE_R5G6B5                0x00000005 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLOR_LE_A8R8G8B8              0x00000006 /* RW--V */
#define NV_PGRAPH_FORMAT1_COLOR_LE_X8R8G8B8              0x00000007 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS                       15:12 /* RWXVF */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_INVALID          0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_1                0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_2                0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_3                0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_4                0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_5                0x00000005 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_6                0x00000006 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_7                0x00000007 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_8                0x00000008 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_9                0x00000009 /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_10               0x0000000A /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_11               0x0000000B /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_12               0x0000000C /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_13               0x0000000D /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_14               0x0000000E /* RW--V */
#define NV_PGRAPH_FORMAT1_MIPMAP_LEVELS_15               0x0000000F /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U                         19:16 /* RWXVF */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_1                  0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_2                  0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_4                  0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_8                  0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_16                 0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_32                 0x00000005 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_64                 0x00000006 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_128                0x00000007 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_256                0x00000008 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_512                0x00000009 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_1024               0x0000000A /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_U_2048               0x0000000B /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V                         23:20 /* RWXVF */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_1                  0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_2                  0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_4                  0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_8                  0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_16                 0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_32                 0x00000005 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_64                 0x00000006 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_128                0x00000007 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_256                0x00000008 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_512                0x00000009 /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_1024               0x0000000A /* RW--V */
#define NV_PGRAPH_FORMAT1_BASE_SIZE_V_2048               0x0000000B /* RW--V */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSU                     26:24 /* RWXVF */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSU_WRAP           0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSU_MIRROR         0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSU_CLAMP          0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSU_BORDER         0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT1_WRAPU                               27:27 /* RWXVF */
#define NV_PGRAPH_FORMAT1_WRAPU_FALSE                    0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_WRAPU_TRUE                     0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSV                     30:28 /* RWXVF */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSV_WRAP           0x00000001 /* RW--V */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSV_MIRROR         0x00000002 /* RW--V */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSV_CLAMP          0x00000003 /* RW--V */
#define NV_PGRAPH_FORMAT1_TEXTUREADDRESSV_BORDER         0x00000004 /* RW--V */
#define NV_PGRAPH_FORMAT1_WRAPV                               31:31 /* RWXVF */
#define NV_PGRAPH_FORMAT1_WRAPV_FALSE                    0x00000000 /* RW--V */
#define NV_PGRAPH_FORMAT1_WRAPV_TRUE                     0x00000001 /* RW--V */
#define NV_PGRAPH_BUNDLE_BASE                            0x00400E00 /* RW-4R */
#define NV_PGRAPH_TEXTUREOFFSET0                         0x00400E00 /* RW-4R */
#define NV_PGRAPH_TEXTUREOFFSET0_BUNDLE                  0x00000000 /* ----B */
#define NV_PGRAPH_TEXTUREOFFSET0_VALUE                         31:0 /* RWXUF */
#define NV_PGRAPH_TEXTUREOFFSET1                         0x00400E04 /* RW-4R */
#define NV_PGRAPH_TEXTUREOFFSET1_BUNDLE                  0x00000001 /* ----B */
#define NV_PGRAPH_TEXTUREOFFSET1_VALUE                         31:0 /* RWXUF */
#define NV_PGRAPH_TEXTUREPALETTE0                        0x00400E08 /* RW-4R */
#define NV_PGRAPH_TEXTUREPALETTE0_BUNDLE                 0x00000002 /* ----B */
#define NV_PGRAPH_TEXTUREPALETTE0_CONTEXT_DMA                   0:0 /* RWXVF */
#define NV_PGRAPH_TEXTUREPALETTE0_CONTEXT_DMA_A          0x00000000 /* RW--V */
#define NV_PGRAPH_TEXTUREPALETTE0_CONTEXT_DMA_B          0x00000001 /* RW--V */
#define NV_PGRAPH_TEXTUREPALETTE0_OFFSET                       31:6 /* RWXUF */
#define NV_PGRAPH_TEXTUREPALETTE1                        0x00400E0C /* RW-4R */
#define NV_PGRAPH_TEXTUREPALETTE1_BUNDLE                 0x00000003 /* ----B */
#define NV_PGRAPH_TEXTUREPALETTE1_CONTEXT_DMA                   0:0 /* RWXVF */
#define NV_PGRAPH_TEXTUREPALETTE1_CONTEXT_DMA_A          0x00000000 /* RW--V */
#define NV_PGRAPH_TEXTUREPALETTE1_CONTEXT_DMA_B          0x00000001 /* RW--V */
#define NV_PGRAPH_TEXTUREPALETTE1_OFFSET                       31:6 /* RWXUF */
#define NV_PGRAPH_TEXFORMAT0                             0x00400E10 /* RW-4R */
#define NV_PGRAPH_TEXFORMAT0_BUNDLE                      0x00000004 /* ----B */
#define NV_PGRAPH_TEXFORMAT0_CONTEXT_DMA                        1:1 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_CONTEXT_DMA_A               0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_CONTEXT_DMA_B               0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_CUBEMAPENABLE                      2:2 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_CUBEMAPENABLE_OFF           0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_CUBEMAPENABLE_ON            0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_ORIGIN_ZOH                         4:4 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_ORIGIN_ZOH_CENTER           0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_ORIGIN_ZOH_CORNER           0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_ORIGIN_FOH                         6:6 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_ORIGIN_FOH_CENTER           0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_ORIGIN_FOH_CORNER           0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR                             11:7 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_Y8                 0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_AY8                0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_A1R5G5B5           0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_X1R5G5B5           0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_A4R4G4B4           0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_R5G6B5             0x00000005 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_A8R8G8B8           0x00000006 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_X8R8G8B8           0x00000007 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_I8_A1R5G5B5        0x00000008 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_I8_R5G6B5          0x00000009 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_I8_A4R4G4B4        0x0000000A /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_I8_A8R8G8B8        0x0000000B /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_DXT1_A1R5G5B5      0x0000000C /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_DXT23_A8R8G8B8     0x0000000E /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_DXT45_A8R8G8B8     0x0000000F /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_IMAGE_A1R5G5B5     0x00000010 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_IMAGE_R5G6B5       0x00000011 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_IMAGE_A8R8G8B8     0x00000012 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_IMAGE_Y8           0x00000013 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_IMAGE_SY8          0x00000014 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_IMAGE_X7SY9        0x00000015 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_IMAGE_R8B8         0x00000016 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_IMAGE_G8B8         0x00000017 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_COLOR_LE_IMAGE_SG8SB8       0x00000018 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS                    15:12 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_INVALID       0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_1             0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_2             0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_3             0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_4             0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_5             0x00000005 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_6             0x00000006 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_7             0x00000007 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_8             0x00000008 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_9             0x00000009 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_10            0x0000000A /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_11            0x0000000B /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_MIPMAP_LEVELS_12            0x0000000C /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U                      19:16 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_1               0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_2               0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_4               0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_8               0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_16              0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_32              0x00000005 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_64              0x00000006 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_128             0x00000007 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_256             0x00000008 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_512             0x00000009 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_1024            0x0000000A /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_U_2048            0x0000000B /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V                      23:20 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_1               0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_2               0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_4               0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_8               0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_16              0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_32              0x00000005 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_64              0x00000006 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_128             0x00000007 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_256             0x00000008 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_512             0x00000009 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_1024            0x0000000A /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_BASE_SIZE_V_2048            0x0000000B /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSU                  26:24 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSU_WRAP        0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSU_MIRROR      0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSU_CLAMP       0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSU_BORDER      0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_WRAPU                            27:27 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_WRAPU_FALSE                 0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_WRAPU_TRUE                  0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSV                  30:28 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSV_WRAP        0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSV_MIRROR      0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSV_CLAMP       0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_TEXTUREADDRESSV_BORDER      0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_WRAPV                            31:31 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT0_WRAPV_FALSE                 0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT0_WRAPV_TRUE                  0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1                             0x00400E14 /* RW-4R */
#define NV_PGRAPH_TEXFORMAT1_BUNDLE                      0x00000005 /* ----B */
#define NV_PGRAPH_TEXFORMAT1_CONTEXT_DMA                        1:1 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_CONTEXT_DMA_A               0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_CONTEXT_DMA_B               0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_CUBEMAPENABLE                      2:2 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_CUBEMAPENABLE_OFF           0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_CUBEMAPENABLE_ON            0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_ORIGIN_ZOH                         4:4 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_ORIGIN_ZOH_CENTER           0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_ORIGIN_ZOH_CORNER           0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_ORIGIN_FOH                         6:6 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_ORIGIN_FOH_CENTER           0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_ORIGIN_FOH_CORNER           0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR                             11:7 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_Y8                 0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_AY8                0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_A1R5G5B5           0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_X1R5G5B5           0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_A4R4G4B4           0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_R5G6B5             0x00000005 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_A8R8G8B8           0x00000006 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_X8R8G8B8           0x00000007 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_I8_A1R5G5B5        0x00000008 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_I8_R5G6B5          0x00000009 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_I8_A4R4G4B4        0x0000000A /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_I8_A8R8G8B8        0x0000000B /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_DXT1_A1R5G5B5      0x0000000C /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_DXT23_A8R8G8B8     0x0000000E /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_DXT45_A8R8G8B8     0x0000000F /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_IMAGE_A1R5G5B5     0x00000010 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_IMAGE_R5G6B5       0x00000011 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_IMAGE_A8R8G8B8     0x00000012 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_IMAGE_Y8           0x00000013 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_IMAGE_SY8          0x00000014 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_IMAGE_X7SY9        0x00000015 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_IMAGE_R8B8         0x00000016 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_IMAGE_G8B8         0x00000017 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_COLOR_LE_IMAGE_SG8SB8       0x00000018 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS                    15:12 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_INVALID       0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_1             0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_2             0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_3             0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_4             0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_5             0x00000005 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_6             0x00000006 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_7             0x00000007 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_8             0x00000008 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_9             0x00000009 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_10            0x0000000A /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_11            0x0000000B /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_12            0x0000000C /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_13            0x0000000D /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_14            0x0000000E /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_MIPMAP_LEVELS_15            0x0000000F /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U                      19:16 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_1               0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_2               0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_4               0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_8               0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_16              0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_32              0x00000005 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_64              0x00000006 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_128             0x00000007 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_256             0x00000008 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_512             0x00000009 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_1024            0x0000000A /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_U_2048            0x0000000B /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V                      23:20 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_1               0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_2               0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_4               0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_8               0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_16              0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_32              0x00000005 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_64              0x00000006 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_128             0x00000007 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_256             0x00000008 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_512             0x00000009 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_1024            0x0000000A /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_BASE_SIZE_V_2048            0x0000000B /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSU                  26:24 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSU_WRAP        0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSU_MIRROR      0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSU_CLAMP       0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSU_BORDER      0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_WRAPU                            27:27 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_WRAPU_FALSE                 0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_WRAPU_TRUE                  0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSV                  30:28 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSV_WRAP        0x00000001 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSV_MIRROR      0x00000002 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSV_CLAMP       0x00000003 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_TEXTUREADDRESSV_BORDER      0x00000004 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_WRAPV                            31:31 /* RWXVF */
#define NV_PGRAPH_TEXFORMAT1_WRAPV_FALSE                 0x00000000 /* RW--V */
#define NV_PGRAPH_TEXFORMAT1_WRAPV_TRUE                  0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0                          0x00400E18 /* RW-4R */
#define NV_PGRAPH_TEXCONTROL0_0_BUNDLE                   0x00000006 /* ----B */
#define NV_PGRAPH_TEXCONTROL0_0_COLORKEY_OP                     1:0 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_0_COLORKEY_OP_DISABLE      0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_COLORKEY_OP_CHANGE_ALPHA 0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_COLORKEY_OP_CHANGE_ALL   0x00000002 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_COLORKEY_OP_MATCH_KILL   0x00000003 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_ALPHAKILLENABLE                 2:2 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_0_ALPHAKILLENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_ALPHAKILLENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_FIELDENABLE                     3:3 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_0_FIELDENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_FIELDENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_LOGMAXANISO                     5:4 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_0_LOGMAXANISO_1            0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_LOGMAXANISO_2            0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_MAXLODCLAMP                    17:6 /* RWXSF */
#define NV_PGRAPH_TEXCONTROL0_0_MINLODCLAMP                   29:18 /* RWXSF */
#define NV_PGRAPH_TEXCONTROL0_0_ENABLE                        30:30 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_0_ENABLE_FALSE             0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_0_ENABLE_TRUE              0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1                          0x00400E1C /* RW-4R */
#define NV_PGRAPH_TEXCONTROL0_1_BUNDLE                   0x00000007 /* ----B */
#define NV_PGRAPH_TEXCONTROL0_1_COLORKEY_OP                     1:0 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_1_COLORKEY_OP_DISABLE      0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_COLORKEY_OP_CHANGE_ALPHA 0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_COLORKEY_OP_CHANGE_ALL   0x00000002 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_COLORKEY_OP_MATCH_KILL   0x00000003 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_ALPHAKILLENABLE                 2:2 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_1_ALPHAKILLENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_ALPHAKILLENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_FIELDENABLE                     3:3 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_1_FIELDENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_FIELDENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_LOGMAXANISO                     5:4 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_1_LOGMAXANISO_1            0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_LOGMAXANISO_2            0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_MAXLODCLAMP                    17:6 /* RWXSF */
#define NV_PGRAPH_TEXCONTROL0_1_MINLODCLAMP                   29:18 /* RWXSF */
#define NV_PGRAPH_TEXCONTROL0_1_ENABLE                        30:30 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL0_1_ENABLE_FALSE             0x00000000 /* RW--V */
#define NV_PGRAPH_TEXCONTROL0_1_ENABLE_TRUE              0x00000001 /* RW--V */
#define NV_PGRAPH_TEXCONTROL1_0                          0x00400E20 /* RW-4R */
#define NV_PGRAPH_TEXCONTROL1_0_BUNDLE                   0x00000008 /* ----B */
#define NV_PGRAPH_TEXCONTROL1_0_IMAGEPITCH                    31:16 /* RWXUF */
#define NV_PGRAPH_TEXCONTROL1_1                          0x00400E24 /* RW-4R */
#define NV_PGRAPH_TEXCONTROL1_1_BUNDLE                   0x00000009 /* ----B */
#define NV_PGRAPH_TEXCONTROL1_1_IMAGEPITCH                    31:16 /* RWXUF */
#define NV_PGRAPH_TEXCONTROL2_0                          0x00400E28 /* RW-4R */
#define NV_PGRAPH_TEXCONTROL2_0_BUNDLE                   0x0000000A /* ----B */
#define NV_PGRAPH_TEXCONTROL2_0_PERTURB_DU                     11:0 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL2_0_PERTURB_DV                    23:12 /* RWXUF */
#define NV_PGRAPH_TEXCONTROL2_0_IMAGE_LODF                    31:24 /* RWXUF */
#define NV_PGRAPH_TEXCONTROL2_1                          0x00400E2C /* RW-4R */
#define NV_PGRAPH_TEXCONTROL2_1_BUNDLE                   0x0000000B /* ----B */
#define NV_PGRAPH_TEXCONTROL2_1_PERTURB_DU                     11:0 /* RWXVF */
#define NV_PGRAPH_TEXCONTROL2_1_PERTURB_DV                    23:12 /* RWXUF */
#define NV_PGRAPH_TEXCONTROL2_1_IMAGE_LODF                    31:24 /* RWXUF */
#define NV_PGRAPH_IMAGERECT0                             0x00400E30 /* RW-4R */
#define NV_PGRAPH_IMAGERECT0_BUNDLE                      0x0000000C /* ----B */
#define NV_PGRAPH_IMAGERECT0_HEIGHT                            10:0 /* RWXUF */
#define NV_PGRAPH_IMAGERECT0_WIDTH                            26:16 /* RWXUF */
#define NV_PGRAPH_IMAGERECT1                             0x00400E34 /* RW-4R */
#define NV_PGRAPH_IMAGERECT1_BUNDLE                      0x0000000D /* ----B */
#define NV_PGRAPH_IMAGERECT1_HEIGHT                            10:0 /* RWXUF */
#define NV_PGRAPH_IMAGERECT1_WIDTH                            26:16 /* RWXUF */
#define NV_PGRAPH_FILTER0                                0x00400E38 /* RW-4R */
#define NV_PGRAPH_FILTER0_BUNDLE                         0x0000000E /* ----B */
#define NV_PGRAPH_FILTER0_KERNEL_SIZE_X                         4:1 /* RWXUF */
#define NV_PGRAPH_FILTER0_KERNEL_SIZE_Y                        12:9 /* RWXUF */
#define NV_PGRAPH_FILTER0_MIPMAPLODBIAS                        12:0 /* RWXSF */
#define NV_PGRAPH_FILTER0_MIPMAP_DITHER_ENABLE                15:15 /* RWXVF */
#define NV_PGRAPH_FILTER0_MIPMAP_DITHER_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_FILTER0_MIPMAP_DITHER_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMIN                          26:24 /* RWXVF */
#define NV_PGRAPH_FILTER0_TEXTUREMIN_NEAREST             0x00000001 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMIN_LINEAR              0x00000002 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMIN_MIPNEAREST          0x00000003 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMIN_MIPLINEAR           0x00000004 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMIN_LINEARMIPNEAREST    0x00000005 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMIN_LINEARMIPLINEAR     0x00000006 /* RW--V */
#define NV_PGRAPH_FILTER0_ANISOTROPIC_MIN_ENABLE              27:27 /* RWXVF */
#define NV_PGRAPH_FILTER0_ANISOTROPIC_MIN_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_FILTER0_ANISOTROPIC_MIN_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMAG                          30:28 /* RWXVF */
#define NV_PGRAPH_FILTER0_TEXTUREMAG_NEAREST             0x00000001 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMAG_LINEAR              0x00000002 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMAG_MIPNEAREST          0x00000003 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMAG_MIPLINEAR           0x00000004 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMAG_LINEARMIPNEAREST    0x00000005 /* RW--V */
#define NV_PGRAPH_FILTER0_TEXTUREMAG_LINEARMIPLINEAR     0x00000006 /* RW--V */
#define NV_PGRAPH_FILTER0_ANISOTROPIC_MAG_ENABLE              31:31 /* RWXVF */
#define NV_PGRAPH_FILTER0_ANISOTROPIC_MAG_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_FILTER0_ANISOTROPIC_MAG_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_FILTER1                                0x00400E3C /* RW-4R */
#define NV_PGRAPH_FILTER1_BUNDLE                         0x0000000F /* ----B */
#define NV_PGRAPH_FILTER1_KERNEL_SIZE_X                         4:1 /* RWXUF */
#define NV_PGRAPH_FILTER1_KERNEL_SIZE_Y                        12:9 /* RWXUF */
#define NV_PGRAPH_FILTER1_MIPMAPLODBIAS                        12:0 /* RWXSF */
#define NV_PGRAPH_FILTER1_MIPMAP_DITHER_ENABLE                15:15 /* RWXVF */
#define NV_PGRAPH_FILTER1_MIPMAP_DITHER_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_FILTER1_MIPMAP_DITHER_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMIN                          26:24 /* RWXVF */
#define NV_PGRAPH_FILTER1_TEXTUREMIN_NEAREST             0x00000001 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMIN_LINEAR              0x00000002 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMIN_MIPNEAREST          0x00000003 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMIN_MIPLINEAR           0x00000004 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMIN_LINEARMIPNEAREST    0x00000005 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMIN_LINEARMIPLINEAR     0x00000006 /* RW--V */
#define NV_PGRAPH_FILTER1_ANISOTROPIC_MIN_ENABLE              27:27 /* RWXVF */
#define NV_PGRAPH_FILTER1_ANISOTROPIC_MIN_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_FILTER1_ANISOTROPIC_MIN_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMAG                          30:28 /* RWXVF */
#define NV_PGRAPH_FILTER1_TEXTUREMAG_NEAREST             0x00000001 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMAG_LINEAR              0x00000002 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMAG_MIPNEAREST          0x00000003 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMAG_MIPLINEAR           0x00000004 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMAG_LINEARMIPNEAREST    0x00000005 /* RW--V */
#define NV_PGRAPH_FILTER1_TEXTUREMAG_LINEARMIPLINEAR     0x00000006 /* RW--V */
#define NV_PGRAPH_FILTER1_ANISOTROPIC_MAG_ENABLE              31:31 /* RWXVF */
#define NV_PGRAPH_FILTER1_ANISOTROPIC_MAG_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_FILTER1_ANISOTROPIC_MAG_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW                       0x00400E40 /* RW-4R */
#define NV_PGRAPH_COMBINE0ALPHAICW_BUNDLE                0x00000010 /* ----B */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE                     3:0 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_ALPHA                      4:4 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_ALPHA_FROMBLUE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_ALPHA_FROMALPHA     0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_MAP                        7:5 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_D_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE                    11:8 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_ALPHA                    12:12 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_ALPHA_FROMBLUE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_ALPHA_FROMALPHA     0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_MAP                      15:13 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_C_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE                   19:16 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_ALPHA                    20:20 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_ALPHA_FROMBLUE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_ALPHA_FROMALPHA     0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_MAP                      23:21 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_B_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE                   27:24 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_ALPHA                    28:28 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_ALPHA_FROMBLUE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_ALPHA_FROMALPHA     0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_MAP                      31:29 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAICW_A_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW                       0x00400E44 /* RW-4R */
#define NV_PGRAPH_COMBINE1ALPHAICW_BUNDLE                0x00000011 /* ----B */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE                     3:0 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_ALPHA                      4:4 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_ALPHA_FROMBLUE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_ALPHA_FROMALPHA     0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_MAP                        7:5 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_D_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE                    11:8 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_ALPHA                    12:12 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_ALPHA_FROMBLUE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_ALPHA_FROMALPHA     0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_MAP                      15:13 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_C_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE                   19:16 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_ALPHA                    20:20 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_ALPHA_FROMBLUE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_ALPHA_FROMALPHA     0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_MAP                      23:21 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_B_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE                   27:24 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_ALPHA                    28:28 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_ALPHA_FROMBLUE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_ALPHA_FROMALPHA     0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_MAP                      31:29 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAICW_A_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW                       0x00400E48 /* RW-4R */
#define NV_PGRAPH_COMBINE0COLORICW_BUNDLE                0x00000012 /* ----B */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE                     3:0 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_ALPHA                      4:4 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_D_ALPHA_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_ALPHA_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_MAP                        7:5 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_D_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_D_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE                    11:8 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_ALPHA                    12:12 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_C_ALPHA_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_ALPHA_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_MAP                      15:13 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_C_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_C_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE                   19:16 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_ALPHA                    20:20 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_B_ALPHA_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_ALPHA_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_MAP                      23:21 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_B_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_B_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE                   27:24 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_ALPHA                    28:28 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_A_ALPHA_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_ALPHA_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_MAP                      31:29 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLORICW_A_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0COLORICW_A_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW                       0x00400E4C /* RW-4R */
#define NV_PGRAPH_COMBINE1COLORICW_BUNDLE                0x00000013 /* ----B */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE                     3:0 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_ALPHA                      4:4 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_D_ALPHA_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_ALPHA_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_MAP                        7:5 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_D_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_D_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE                    11:8 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_ALPHA                    12:12 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_C_ALPHA_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_ALPHA_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_MAP                      15:13 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_C_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_C_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE                   19:16 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_ALPHA                    20:20 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_B_ALPHA_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_ALPHA_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_MAP                      23:21 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_B_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_B_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE                   27:24 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_R0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_R1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_R2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_R3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_R4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_R5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_R8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_R9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_RC           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_SOURCE_RD           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_ALPHA                    28:28 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_A_ALPHA_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_ALPHA_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_MAP                      31:29 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLORICW_A_MAP_UNSIGNED_IDENT  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_MAP_UNSIGNED_INVERT 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_MAP_EXPAND_NORMAL   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_MAP_EXPAND_NEGATE   0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_MAP_HALFBIAS_NORMAL 0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_MAP_HALFBIAS_NEGATE 0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_MAP_SIGNED_IDENTITY 0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLORICW_A_MAP_SIGNED_NEGATE   0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0FACTOR                         0x00400E50 /* RW-4R */
#define NV_PGRAPH_COMBINE0FACTOR_BUNDLE                  0x00000014 /* ----B */
#define NV_PGRAPH_COMBINE0FACTOR_BLUE                           7:0 /* RWXUF */
#define NV_PGRAPH_COMBINE0FACTOR_GREEN                         15:8 /* RWXUF */
#define NV_PGRAPH_COMBINE0FACTOR_RED                          23:16 /* RWXUF */
#define NV_PGRAPH_COMBINE0FACTOR_ALPHA                        31:24 /* RWXUF */
#define NV_PGRAPH_COMBINE1FACTOR                         0x00400E54 /* RW-4R */
#define NV_PGRAPH_COMBINE1FACTOR_BUNDLE                  0x00000015 /* ----B */
#define NV_PGRAPH_COMBINE1FACTOR_BLUE                           7:0 /* RWXUF */
#define NV_PGRAPH_COMBINE1FACTOR_GREEN                         15:8 /* RWXUF */
#define NV_PGRAPH_COMBINE1FACTOR_RED                          23:16 /* RWXUF */
#define NV_PGRAPH_COMBINE1FACTOR_ALPHA                        31:24 /* RWXUF */
#define NV_PGRAPH_COMBINE0ALPHAOCW                       0x00400E58 /* RW-4R */
#define NV_PGRAPH_COMBINE0ALPHAOCW_BUNDLE                0x00000016 /* ----B */
#define NV_PGRAPH_COMBINE0ALPHAOCW_CD_DST                       3:0 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAOCW_CD_DST_R0             0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_CD_DST_R4             0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_CD_DST_R5             0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_CD_DST_R8             0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_CD_DST_R9             0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_CD_DST_RC             0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_CD_DST_RD             0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_AB_DST                       7:4 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAOCW_AB_DST_R0             0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_AB_DST_R4             0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_AB_DST_R5             0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_AB_DST_R8             0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_AB_DST_R9             0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_AB_DST_RC             0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_AB_DST_RD             0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_SUM_DST                     11:8 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAOCW_SUM_DST_R0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_SUM_DST_R4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_SUM_DST_R5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_SUM_DST_R8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_SUM_DST_R9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_SUM_DST_RC            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_SUM_DST_RD            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_MUX_ENABLE                 14:14 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAOCW_MUX_ENABLE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_MUX_ENABLE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_OPERATION                  17:15 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHAOCW_OPERATION_NOSHIFT     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_OPERATION_BIAS        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_OPERATION_LEFT1       0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_OPERATION_LEFT1_BIAS  0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_OPERATION_LEFT2       0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHAOCW_OPERATION_RIGHT1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW                       0x00400E5C /* RW-4R */
#define NV_PGRAPH_COMBINE1ALPHAOCW_BUNDLE                0x00000017 /* ----B */
#define NV_PGRAPH_COMBINE1ALPHAOCW_CD_DST                       3:0 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAOCW_CD_DST_R0             0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_CD_DST_R4             0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_CD_DST_R5             0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_CD_DST_R8             0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_CD_DST_R9             0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_CD_DST_RC             0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_CD_DST_RD             0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_AB_DST                       7:4 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAOCW_AB_DST_R0             0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_AB_DST_R4             0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_AB_DST_R5             0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_AB_DST_R8             0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_AB_DST_R9             0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_AB_DST_RC             0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_AB_DST_RD             0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_SUM_DST                     11:8 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAOCW_SUM_DST_R0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_SUM_DST_R4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_SUM_DST_R5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_SUM_DST_R8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_SUM_DST_R9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_SUM_DST_RC            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_SUM_DST_RD            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_MUX_ENABLE                 14:14 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAOCW_MUX_ENABLE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_MUX_ENABLE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_OPERATION                  17:15 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHAOCW_OPERATION_NOSHIFT     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_OPERATION_BIAS        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_OPERATION_LEFT1       0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_OPERATION_LEFT1_BIAS  0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_OPERATION_LEFT2       0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHAOCW_OPERATION_RIGHT1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA                          0x00400590 /* RW-4R */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_0                       0:0 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_0_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_0_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_0                      4:2 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_0_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_0_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_0_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_0_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_0_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_0_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_0_TEXTURELOD    0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_1                       8:8 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_1_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_1_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_1                    12:10 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_1_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_1_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_1_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_1_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_1_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_1_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_1_TEXTURELOD    0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_2                     16:16 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_2_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_2_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_2                    20:18 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_2_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_2_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_2_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_2_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_2_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_2_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_2_TEXTURELOD    0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_3                     24:24 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_3_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_INVERSE_3_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_3                    28:26 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_3_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_3_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_3_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_3_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_3_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_3_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_ARGUMENT_3_TEXTURELOD    0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_OPERATION                     31:29 /* RWXVF */
#define NV_PGRAPH_COMBINE0ALPHA_OPERATION_ADD            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_OPERATION_ADD2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_OPERATION_ADD4           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_OPERATION_ADDSIGNED      0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_OPERATION_MUX            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_OPERATION_ADDCOMPLEMENT  0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0ALPHA_OPERATION_ADDSIGNED2     0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR                          0x00400594 /* RW-4R */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_0                       0:0 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_0_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_0_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_0                         1:1 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_0_COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_0_ALPHA            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_0                      4:2 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_0_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_0_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_0_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_0_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_0_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_0_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_0_TEXTURELOD    0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_1                       8:8 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_1_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_1_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_1                         9:9 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_1_COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_1_ALPHA            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_1                    12:10 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_1_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_1_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_1_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_1_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_1_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_1_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_1_TEXTURELOD    0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_2                     16:16 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_2_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_2_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_2                       17:17 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_2_COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_2_ALPHA            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_2                    20:18 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_2_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_2_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_2_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_2_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_2_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_2_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_2_TEXTURELOD    0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_3                     24:24 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_3_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_INVERSE_3_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_3                       25:25 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_3_COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ALPHA_3_ALPHA            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_3                    28:26 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_3_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_3_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_3_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_3_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_3_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_3_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_ARGUMENT_3_TEXTURELOD    0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_OPERATION                     31:29 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOR_OPERATION_ADD            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_OPERATION_ADD2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_OPERATION_ADD4           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_OPERATION_ADDSIGNED      0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_OPERATION_MUX            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_OPERATION_ADDCOMPLEMENT  0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOR_OPERATION_ADDSIGNED2     0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA                          0x00400598 /* RW-4R */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_0                       0:0 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_0_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_0_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_0                      4:2 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_0_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_0_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_0_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_0_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_0_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_0_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_1                       8:8 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_1_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_1_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_1                    12:10 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_1_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_1_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_1_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_1_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_1_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_1_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_2                     16:16 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_2_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_2_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_2                    20:18 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_2_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_2_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_2_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_2_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_2_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_2_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_3                     24:24 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_3_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_INVERSE_3_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_3                    28:26 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_3_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_3_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_3_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_3_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_3_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_ARGUMENT_3_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_OPERATION                     31:29 /* RWXVF */
#define NV_PGRAPH_COMBINE1ALPHA_OPERATION_ADD            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_OPERATION_ADD2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_OPERATION_ADD4           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_OPERATION_ADDSIGNED      0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_OPERATION_MUX            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_OPERATION_ADDCOMPLEMENT  0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1ALPHA_OPERATION_ADDSIGNED2     0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR                          0x0040059C /* RW-4R */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_0                       0:0 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_0_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_0_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_0                         1:1 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_0_COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_0_ALPHA            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_0                      4:2 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_0_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_0_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_0_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_0_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_0_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_0_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_1                       8:8 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_1_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_1_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_1                         9:9 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_1_COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_1_ALPHA            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_1                    12:10 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_1_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_1_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_1_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_1_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_1_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_1_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_2                     16:16 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_2_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_2_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_2                       17:17 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_2_COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_2_ALPHA            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_2                    20:18 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_2_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_2_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_2_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_2_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_2_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_2_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_3                     24:24 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_3_NORMAL         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_INVERSE_3_INVERSE        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_3                       25:25 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_3_COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ALPHA_3_ALPHA            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_3                    28:26 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_3_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_3_FACTOR        0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_3_DIFFUSE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_3_INPUT         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_3_TEXTURE0      0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_ARGUMENT_3_TEXTURE1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_OPERATION                     31:29 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOR_OPERATION_ADD            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_OPERATION_ADD2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_OPERATION_ADD4           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_OPERATION_ADDSIGNED      0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_OPERATION_MUX            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_OPERATION_ADDCOMPLEMENT  0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOR_OPERATION_ADDSIGNED2     0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW                       0x00400E60 /* RW-4R */
#define NV_PGRAPH_COMBINE0COLOROCW_BUNDLE                0x00000018 /* ----B */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DST                       3:0 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DST_R0             0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DST_R4             0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DST_R5             0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DST_R8             0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DST_R9             0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DST_RC             0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DST_RD             0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DST                       7:4 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DST_R0             0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DST_R4             0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DST_R5             0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DST_R8             0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DST_R9             0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DST_RC             0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DST_RD             0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_SUM_DST                     11:8 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOROCW_SUM_DST_R0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_SUM_DST_R4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_SUM_DST_R5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_SUM_DST_R8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_SUM_DST_R9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_SUM_DST_RC            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_SUM_DST_RD            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DOT_ENABLE              12:12 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DOT_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_CD_DOT_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DOT_ENABLE              13:13 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DOT_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_AB_DOT_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_MUX_ENABLE                 14:14 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOROCW_MUX_ENABLE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_MUX_ENABLE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_OPERATION                  17:15 /* RWXVF */
#define NV_PGRAPH_COMBINE0COLOROCW_OPERATION_NOSHIFT     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_OPERATION_BIAS        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_OPERATION_LEFT1       0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_OPERATION_LEFT1_BIAS  0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_OPERATION_LEFT2       0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE0COLOROCW_OPERATION_RIGHT1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW                       0x00400E64 /* RW-4R */
#define NV_PGRAPH_COMBINE1COLOROCW_BUNDLE                0x00000019 /* ----B */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DST                       3:0 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DST_R0             0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DST_R4             0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DST_R5             0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DST_R8             0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DST_R9             0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DST_RC             0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DST_RD             0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DST                       7:4 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DST_R0             0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DST_R4             0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DST_R5             0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DST_R8             0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DST_R9             0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DST_RC             0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DST_RD             0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_SUM_DST                     11:8 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOROCW_SUM_DST_R0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_SUM_DST_R4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_SUM_DST_R5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_SUM_DST_R8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_SUM_DST_R9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_SUM_DST_RC            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_SUM_DST_RD            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DOT_ENABLE              12:12 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DOT_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_CD_DOT_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DOT_ENABLE              13:13 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DOT_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_AB_DOT_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_MUX_ENABLE                 14:14 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOROCW_MUX_ENABLE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_MUX_ENABLE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_OPERATION                  17:15 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOROCW_OPERATION_NOSHIFT     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_OPERATION_BIAS        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_OPERATION_LEFT1       0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_OPERATION_LEFT1_BIAS  0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_OPERATION_LEFT2       0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_OPERATION_RIGHT1      0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_MUX_SELECT                 27:27 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOROCW_MUX_SELECT_LSB        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_MUX_SELECT_MSB        0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_ITERATION_COUNT            29:28 /* RWXVF */
#define NV_PGRAPH_COMBINE1COLOROCW_ITERATION_COUNT_ONE   0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINE1COLOROCW_ITERATION_COUNT_TWO   0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0                      0x00400E68 /* RW-4R */
#define NV_PGRAPH_COMBINESPECFOGCW0_BUNDLE               0x0000001A /* ----B */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE                    3:0 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_R0          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_R1          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_R2          0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_R3          0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_R4          0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_R5          0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_R8          0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_R9          0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_RC          0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_RD          0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_RE          0x0000000E /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_SOURCE_RF          0x0000000F /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_ALPHA                     4:4 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_ALPHA_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_ALPHA_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_INVERSE                   5:5 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_INVERSE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_D_INVERSE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE                   11:8 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_R0          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_R1          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_R2          0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_R3          0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_R4          0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_R5          0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_R8          0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_R9          0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_RC          0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_RD          0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_RE          0x0000000E /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_SOURCE_RF          0x0000000F /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_ALPHA                   12:12 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_ALPHA_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_ALPHA_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_INVERSE                 13:13 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_INVERSE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_C_INVERSE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE                  19:16 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_R0          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_R1          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_R2          0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_R3          0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_R4          0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_R5          0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_R8          0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_R9          0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_RC          0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_RD          0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_RE          0x0000000E /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_SOURCE_RF          0x0000000F /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_ALPHA                   20:20 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_ALPHA_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_ALPHA_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_INVERSE                 21:21 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_INVERSE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_B_INVERSE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE                  27:24 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_R0          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_R1          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_R2          0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_R3          0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_R4          0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_R5          0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_R8          0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_R9          0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_RC          0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_RD          0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_RE          0x0000000E /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_SOURCE_RF          0x0000000F /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_ALPHA                   28:28 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_ALPHA_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_ALPHA_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_INVERSE                 29:29 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_INVERSE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW0_A_INVERSE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1                      0x00400E6C /* RW-4R */
#define NV_PGRAPH_COMBINESPECFOGCW1_BUNDLE               0x0000001B /* ----B */
#define NV_PGRAPH_COMBINESPECFOGCW1_ADDINV_R12                  5:5 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_ADDINV_R12_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_ADDINV_R12_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_ADDINV_R5                   6:6 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_ADDINV_R5_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_ADDINV_R5_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_SPECCLAMP                   7:7 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_SPECCLAMP_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_SPECCLAMP_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE                   11:8 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_R0          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_R1          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_R2          0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_R3          0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_R4          0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_R5          0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_R8          0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_R9          0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_RC          0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_SOURCE_RD          0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_ALPHA                   12:12 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_ALPHA_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_ALPHA_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_INVERSE                 13:13 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_INVERSE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_G_INVERSE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE                  19:16 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_R0          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_R1          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_R2          0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_R3          0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_R4          0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_R5          0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_R8          0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_R9          0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_RC          0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_SOURCE_RD          0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_ALPHA                   20:20 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_ALPHA_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_ALPHA_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_INVERSE                 21:21 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_INVERSE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_F_INVERSE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE                  27:24 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_R0          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_R1          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_R2          0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_R3          0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_R4          0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_R5          0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_R8          0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_R9          0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_RC          0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_SOURCE_RD          0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_ALPHA                   28:28 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_ALPHA_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_ALPHA_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_INVERSE                 29:29 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_INVERSE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOGCW1_E_INVERSE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0                               0x00400E70 /* RW-4R */
#define NV_PGRAPH_CONTROL0_BUNDLE                        0x0000001C /* ----B */
#define NV_PGRAPH_CONTROL0_ALPHAREF                             7:0 /* RWXUF */
#define NV_PGRAPH_CONTROL0_ALPHAFUNC                           11:8 /* RWXVF */
#define NV_PGRAPH_CONTROL0_ALPHAFUNC_NEVER               0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHAFUNC_LESS                0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHAFUNC_EQUAL               0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHAFUNC_LESSEQUAL           0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHAFUNC_GREATER             0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHAFUNC_NOTEQUAL            0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHAFUNC_GREATEREQUAL        0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHAFUNC_ALWAYS              0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHATESTENABLE                    12:12 /* RWXVF */
#define NV_PGRAPH_CONTROL0_ALPHATESTENABLE_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHATESTENABLE_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_ORIGIN                             13:13 /* RWXVF */
#define NV_PGRAPH_CONTROL0_ORIGIN_CENTER                 0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_ORIGIN_CORNER                 0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZENABLE                            14:14 /* RWXVF */
#define NV_PGRAPH_CONTROL0_ZENABLE_FALSE                 0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZENABLE_TRUE                  0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZFUNC                              19:16 /* RWXVF */
#define NV_PGRAPH_CONTROL0_ZFUNC_NEVER                   0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZFUNC_LESS                    0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZFUNC_EQUAL                   0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZFUNC_LESSEQUAL               0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZFUNC_GREATER                 0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZFUNC_NOTEQUAL                0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZFUNC_GREATEREQUAL            0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZFUNC_ALWAYS                  0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL0_CULLMODE                           21:20 /* RWXVF */
#define NV_PGRAPH_CONTROL0_CULLMODE_NONE                 0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_CULLMODE_CW                   0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL0_CULLMODE_CCW                  0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL0_DITHERENABLE                       22:22 /* RWXVF */
#define NV_PGRAPH_CONTROL0_DITHERENABLE_FALSE            0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_DITHERENABLE_TRUE             0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_Z_PERSPECTIVE_ENABLE               23:23 /* RWXVF */
#define NV_PGRAPH_CONTROL0_Z_PERSPECTIVE_ENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_Z_PERSPECTIVE_ENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZWRITEENABLE                       24:24 /* RWXVF */
#define NV_PGRAPH_CONTROL0_ZWRITEENABLE_FALSE            0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_ZWRITEENABLE_TRUE             0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_STENCIL_WRITE_ENABLE               25:25 /* RWXVF */
#define NV_PGRAPH_CONTROL0_STENCIL_WRITE_ENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_STENCIL_WRITE_ENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHA_WRITE_ENABLE                 26:26 /* RWXVF */
#define NV_PGRAPH_CONTROL0_ALPHA_WRITE_ENABLE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_ALPHA_WRITE_ENABLE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_RED_WRITE_ENABLE                   27:27 /* RWXVF */
#define NV_PGRAPH_CONTROL0_RED_WRITE_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_RED_WRITE_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_GREEN_WRITE_ENABLE                 28:28 /* RWXVF */
#define NV_PGRAPH_CONTROL0_GREEN_WRITE_ENABLE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_GREEN_WRITE_ENABLE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_BLUE_WRITE_ENABLE                  29:29 /* RWXVF */
#define NV_PGRAPH_CONTROL0_BLUE_WRITE_ENABLE_FALSE       0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL0_BLUE_WRITE_ENABLE_TRUE        0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_Z_FORMAT                           31:30 /* RWXVF */
#define NV_PGRAPH_CONTROL0_Z_FORMAT_FIXED                0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL0_Z_FORMAT_FLOAT                0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL1                               0x00400E74 /* RW-4R */
#define NV_PGRAPH_CONTROL1_BUNDLE                        0x0000001D /* ----B */
#define NV_PGRAPH_CONTROL1_STENCIL_TEST_ENABLE                  0:0 /* RWXVF */
#define NV_PGRAPH_CONTROL1_STENCIL_TEST_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_TEST_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_FUNC                         7:4 /* RWXVF */
#define NV_PGRAPH_CONTROL1_STENCIL_FUNC_NEVER            0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_FUNC_LESS             0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_FUNC_EQUAL            0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_FUNC_LESSEQUAL        0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_FUNC_GREATER          0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_FUNC_NOTEQUAL         0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_FUNC_GREATEREQUAL     0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_FUNC_ALWAYS           0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL1_STENCIL_REF                         15:8 /* RWXUF */
#define NV_PGRAPH_CONTROL1_STENCIL_MASK_READ                  23:16 /* RWXUF */
#define NV_PGRAPH_CONTROL1_STENCIL_MASK_WRITE                 31:24 /* RWXUF */
#define NV_PGRAPH_CONTROL2                               0x00400E78 /* RW-4R */
#define NV_PGRAPH_CONTROL2_BUNDLE                        0x0000001E /* ----B */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_FAIL                      3:0 /* RWXVF */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_FAIL_KEEP          0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_FAIL_ZERO          0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_FAIL_REPLACE       0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_FAIL_INCRSAT       0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_FAIL_DECRSAT       0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_FAIL_INVERT        0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_FAIL_INCR          0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_FAIL_DECR          0x00000008 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZFAIL                     7:4 /* RWXVF */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZFAIL_KEEP         0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZFAIL_ZERO         0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZFAIL_REPLACE      0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZFAIL_INCRSAT      0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZFAIL_DECRSAT      0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZFAIL_INVERT       0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZFAIL_INCR         0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZFAIL_DECR         0x00000008 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZPASS                    11:8 /* RWXVF */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZPASS_KEEP         0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZPASS_ZERO         0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZPASS_REPLACE      0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZPASS_INCRSAT      0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZPASS_DECRSAT      0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZPASS_INVERT       0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZPASS_INCR         0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL2_STENCIL_OP_ZPASS_DECR         0x00000008 /* RW--V */
#define NV_PGRAPH_CONTROL3                               0x00400E7C /* RW-4R */
#define NV_PGRAPH_CONTROL3_BUNDLE                        0x0000001F /* ----B */
#define NV_PGRAPH_CONTROL3_FLATSHADE_OP                         0:0 /* RWXVF */
#define NV_PGRAPH_CONTROL3_FLATSHADE_OP_LASTVTX          0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL3_FLATSHADE_OP_FIRSTVTX         0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL3_PREMULTALPHA                         2:2 /* RWXVF */
#define NV_PGRAPH_CONTROL3_PREMULTALPHA_FALSE            0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL3_PREMULTALPHA_TRUE             0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL3_TEXTUREMAPBLEND                      4:4 /* RWXVF */
#define NV_PGRAPH_CONTROL3_SPECULARENABLE                       5:5 /* RWXVF */
#define NV_PGRAPH_CONTROL3_SPECULARENABLE_FALSE          0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL3_SPECULARENABLE_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL3_TEXTUREPERSPECTIVE                   6:6 /* RWXVF */
#define NV_PGRAPH_CONTROL3_TEXTUREPERSPECTIVE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL3_TEXTUREPERSPECTIVE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL3_SHADEMODE                            7:7 /* RWXVF */
#define NV_PGRAPH_CONTROL3_SHADEMODE_FLAT                0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL3_SHADEMODE_GOURAUD             0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL3_FOGENABLE                            8:8 /* RWXVF */
#define NV_PGRAPH_CONTROL3_FOGENABLE_FALSE               0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL3_FOGENABLE_TRUE                0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL3_POINT_PARAMS_EN                      9:9 /* RWXVF */
#define NV_PGRAPH_CONTROL3_POINT_PARAMS_EN_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL3_POINT_PARAMS_EN_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL3_W_BUFFER_SELECT                    13:10 /* RWXVF */
#define NV_PGRAPH_CONTROL3_W_BUFFER_SELECT_0             0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL3_W_BUFFER_SELECT_1             0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND                                  0x00400E80 /* RW-4R */
#define NV_PGRAPH_BLEND_BUNDLE                           0x00000020 /* ----B */
#define NV_PGRAPH_BLEND_BLENDEQUATION                           2:0 /* RWXVF */
#define NV_PGRAPH_BLEND_BLENDEQUATION_SUBTRACT           0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_BLENDEQUATION_REVSUBTRACT        0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_BLENDEQUATION_ADD                0x00000002 /* RW--V */
#define NV_PGRAPH_BLEND_BLENDEQUATION_MIN                0x00000003 /* RW--V */
#define NV_PGRAPH_BLEND_BLENDEQUATION_MAX                0x00000004 /* RW--V */
#define NV_PGRAPH_BLEND_TEXTUREMAPBLEND                         3:0 /* -WXVF */
#define NV_PGRAPH_BLEND_TEXTUREMAPBLEND_DECAL            0x00000001 /* -W--V */
#define NV_PGRAPH_BLEND_TEXTUREMAPBLEND_MODULATE         0x00000002 /* -W--V */
#define NV_PGRAPH_BLEND_TEXTUREMAPBLEND_DECALALPHA       0x00000003 /* -W--V */
#define NV_PGRAPH_BLEND_TEXTUREMAPBLEND_MODULATEALPHA    0x00000004 /* -W--V */
#define NV_PGRAPH_BLEND_TEXTUREMAPBLEND_DECALMASK        0x00000005 /* -W--V */
#define NV_PGRAPH_BLEND_TEXTUREMAPBLEND_MODULATEMASK     0x00000006 /* -W--V */
#define NV_PGRAPH_BLEND_TEXTUREMAPBLEND_COPY             0x00000007 /* -W--V */
#define NV_PGRAPH_BLEND_TEXTUREMAPBLEND_ADD              0x00000008 /* -W--V */
#define NV_PGRAPH_BLEND_MASK_BIT                                5:4 /* -WXVF */
#define NV_PGRAPH_BLEND_MASK_BIT_LSB                     0x00000001 /* -W--V */
#define NV_PGRAPH_BLEND_MASK_BIT_MSB                     0x00000002 /* -W--V */
#define NV_PGRAPH_BLEND_SHADEMODE                               7:6 /* -WXVF */
#define NV_PGRAPH_BLEND_SHADEMODE_FLAT                   0x00000001 /* -W--V */
#define NV_PGRAPH_BLEND_SHADEMODE_GOURAUD                0x00000002 /* -W--V */
#define NV_PGRAPH_BLEND_SHADEMODE_PHONG                  0x00000003 /* -W--V */
#define NV_PGRAPH_BLEND_TEXTUREPERSPECTIVE                      8:8 /* -WXVF */
#define NV_PGRAPH_BLEND_TEXTUREPERSPECTIVE_FALSE         0x00000000 /* -W--V */
#define NV_PGRAPH_BLEND_TEXTUREPERSPECTIVE_TRUE          0x00000001 /* -W--V */
#define NV_PGRAPH_BLEND_SPECULARENABLE                        12:12 /* -WXVF */
#define NV_PGRAPH_BLEND_SPECULARENABLE_FALSE             0x00000000 /* -W--V */
#define NV_PGRAPH_BLEND_SPECULARENABLE_TRUE              0x00000001 /* -W--V */
#define NV_PGRAPH_BLEND_FOGENABLE                             16:16 /* -WXVF */
#define NV_PGRAPH_BLEND_FOGENABLE_FALSE                  0x00000000 /* -W--V */
#define NV_PGRAPH_BLEND_FOGENABLE_TRUE                   0x00000001 /* -W--V */
#define NV_PGRAPH_BLEND_ALPHABLENDENABLE                        3:3 /* RWXVF */
#define NV_PGRAPH_BLEND_ALPHABLENDENABLE_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_ALPHABLENDENABLE_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND                                7:4 /* RWXVF */
#define NV_PGRAPH_BLEND_SRCBLEND_INVCONSTCOLOR           0x0000000D /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_CONSTALPHA              0x0000000E /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_INVCONSTALPHA           0x0000000F /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_ZERO                    0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_ONE                     0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_SRCCOLOR                0x00000002 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_INVSRCCOLOR             0x00000003 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_SRCALPHA                0x00000004 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_INVSRCALPHA             0x00000005 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_DESTALPHA               0x00000006 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_INVDESTALPHA            0x00000007 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_DESTCOLOR               0x00000008 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_INVDESTCOLOR            0x00000009 /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_SRCALPHASAT             0x0000000A /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_INVSRCALPHASAT          0x0000000B /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_CONSTCOLOR              0x0000000C /* RW--V */
#define NV_PGRAPH_BLEND_SRCBLEND_BETA                    0x0000000C /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND                              11:8 /* RWXVF */
#define NV_PGRAPH_BLEND_DESTBLEND_ZERO                   0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_ONE                    0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_SRCCOLOR               0x00000002 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_INVSRCCOLOR            0x00000003 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_SRCALPHA               0x00000004 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_INVSRCALPHA            0x00000005 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_DESTALPHA              0x00000006 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_INVDESTALPHA           0x00000007 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_DESTCOLOR              0x00000008 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_INVDESTCOLOR           0x00000009 /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_SRCALPHASAT            0x0000000A /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_INVSRCALPHASAT         0x0000000B /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_CONSTCOLOR             0x0000000C /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_INVCONSTCOLOR          0x0000000D /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_CONSTALPHA             0x0000000E /* RW--V */
#define NV_PGRAPH_BLEND_DESTBLEND_INVCONSTALPHA          0x0000000F /* RW--V */
#define NV_PGRAPH_BLENDCOLOR                             0x00400E84 /* RW-4R */
#define NV_PGRAPH_BLENDCOLOR_BUNDLE                      0x00000021 /* ----B */
#define NV_PGRAPH_BLENDCOLOR_BLUE                               7:0 /* RWXVF */
#define NV_PGRAPH_BLENDCOLOR_GREEN                             15:8 /* RWXVF */
#define NV_PGRAPH_BLENDCOLOR_RED                              23:16 /* RWXVF */
#define NV_PGRAPH_BLENDCOLOR_ALPHA                            31:24 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER                            0x00400E88 /* RW-4R */
#define NV_PGRAPH_SETUPRASTER_BUNDLE                     0x00000022 /* ----B */
#define NV_PGRAPH_SETUPRASTER_FRONTFACEMODE                     1:0 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_FILL         0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_POINT        0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_LINE         0x00000002 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_BACKFACEMODE                      3:2 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_BACKFACEMODE_FILL          0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_BACKFACEMODE_POINT         0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_BACKFACEMODE_LINE          0x00000002 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE                6:6 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE                 7:7 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE                 8:8 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POINTSMOOTHENABLE                 9:9 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POINTSMOOTHENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POINTSMOOTHENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE                10:10 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE                11:11 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_LINEWIDTH                       20:12 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_CULLCONTROL                     22:21 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_CULLCONTROL_CULLNON        0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLCONTROL_CULLFRONTFACE  0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLCONTROL_CULLBACKFACE   0x00000002 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLCONTROL_CULLALL        0x00000003 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACE                       23:23 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_FRONTFACE_CW_FRONT         0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACE_CCW_FRONT        0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH                      27:26 /* R-XVF */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_8               0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_16              0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_32              0x00000002 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_64              0x00000003 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLENABLE                      28:28 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_CULLENABLE_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLENABLE_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_Z_FORMAT                        29:29 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_Z_FORMAT_FIXED             0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_Z_FORMAT_FLOAT             0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_ZCLIPENABLE                     31:30 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_ZCLIPENABLE_NONE           0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_ZCLIPENABLE_MIN_ONLY       0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_ZCLIPENABLE_MAX_ONLY       0x00000002 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_ZCLIPENABLE_MIN_AND_MAX    0x00000003 /* RW--V */
#define NV_PGRAPH_FOGCOLOR                               0x00400E8C /* RW-4R */
#define NV_PGRAPH_FOGCOLOR_BUNDLE                        0x00000023 /* ----B */
#define NV_PGRAPH_FOGCOLOR_BLUE                                 7:0 /* RWXVF */
#define NV_PGRAPH_FOGCOLOR_GREEN                               15:8 /* RWXVF */
#define NV_PGRAPH_FOGCOLOR_RED                                23:16 /* RWXVF */
#define NV_PGRAPH_FOGCOLOR_ALPHA                              31:24 /* RWXVF */
#define NV_PGRAPH_ZOFFSETFACTOR                          0x00400E90 /* RW-4R */
#define NV_PGRAPH_ZOFFSETFACTOR_BUNDLE                   0x00000024 /* ----B */
#define NV_PGRAPH_ZOFFSETFACTOR_VALUE                          31:0 /* RWXFF */
#define NV_PGRAPH_ZOFFSETBIAS                            0x00400E94 /* RW-4R */
#define NV_PGRAPH_ZOFFSETBIAS_BUNDLE                     0x00000025 /* ----B */
#define NV_PGRAPH_ZOFFSETBIAS_VALUE                            31:0 /* RWXFF */
#define NV_PGRAPH_ZCLIPMIN                               0x00400E98 /* RW-4R */
#define NV_PGRAPH_ZCLIPMIN_BUNDLE                        0x00000026 /* ----B */
#define NV_PGRAPH_ZCLIPMIN_VALUE                               31:0 /* RWXFF */
#define NV_PGRAPH_ZCLIPMAX                               0x00400E9C /* RW-4R */
#define NV_PGRAPH_ZCLIPMAX_BUNDLE                        0x00000027 /* ----B */
#define NV_PGRAPH_ZCLIPMAX_VALUE                               31:0 /* RWXFF */
#define NV_PGRAPH_COLORKEYCOLOR0                         0x00400EA0 /* RW-4R */
#define NV_PGRAPH_COLORKEYCOLOR0_BUNDLE                  0x00000028 /* ----B */
#define NV_PGRAPH_COLORKEYCOLOR0_VALUE                         31:0 /* RWXVF */
#define NV_PGRAPH_COLORKEYCOLOR1                         0x00400EA4 /* RW-4R */
#define NV_PGRAPH_COLORKEYCOLOR1_BUNDLE                  0x00000029 /* ----B */
#define NV_PGRAPH_COLORKEYCOLOR1_VALUE                         31:0 /* RWXVF */
#define NV_PGRAPH_POINTSIZE                              0x00400EA8 /* RW-4R */
#define NV_PGRAPH_POINTSIZE_BUNDLE                       0x0000002A /* ----B */
#define NV_PGRAPH_POINTSIZE_VALUE                               8:0 /* RWXVF */
#define NV_PGRAPH_WINDOWCLIP_HORIZONTAL(i)       (0x00400F00+(i)*4) /* RW-4A */
#define NV_PGRAPH_WINDOWCLIP_HORIZONTAL__SIZE_1                   8 /*       */
#define NV_PGRAPH_WINDOWCLIP_HORIZONTAL_MIN                    11:0 /* RWXSF */
#define NV_PGRAPH_WINDOWCLIP_HORIZONTAL_MAX                   27:16 /* RWXSF */
#define NV_PGRAPH_WINDOWCLIP_VERTICAL(i)         (0x00400F20+(i)*4) /* RW-4A */
#define NV_PGRAPH_WINDOWCLIP_VERTICAL__SIZE_1                     8 /*       */
#define NV_PGRAPH_WINDOWCLIP_VERTICAL_MIN                      11:0 /* RWXSF */
#define NV_PGRAPH_WINDOWCLIP_VERTICAL_MAX                     27:16 /* RWXSF */
#define NV_PGRAPH_XFMODE0                                0x00400F40 /* RW-4R */
#define NV_PGRAPH_XFMODE0_T0_EN                                 0:0 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T0_EN_OFF                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_EN_ON                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_MODE                               1:1 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T0_MODE_PASS                   0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_MODE_TRANSFORM              0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_DIV                                2:2 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T0_DIV_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_DIV_ON                      0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_S                                  5:3 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T0_S_PASS                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_S_EYE                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_S_OBJECT                    0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_S_SPHERE                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_S_NORMAL                    0x00000004 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_S_REFLECTION                0x00000005 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_S_EMBOSS                    0x00000006 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_T                                  8:6 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T0_T_PASS                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_T_EYE                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_T_OBJECT                    0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_T_SPHERE                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_T_NORMAL                    0x00000004 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_T_REFLECTION                0x00000005 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_T_EMBOSS                    0x00000006 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_U                                 11:9 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T0_U_PASS                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_U_EYE                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_U_OBJECT                    0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_U_NORMAL                    0x00000004 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_U_REFLECTION                0x00000005 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_U_EMBOSS                    0x00000006 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_Q                                13:12 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T0_Q_PASS                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_Q_EYE                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T0_Q_OBJECT                    0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_EN                               14:14 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T1_EN_OFF                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_EN_ON                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_MODE                             15:15 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T1_MODE_PASS                   0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_MODE_TRANSFORM              0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_DIV                              16:16 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T1_DIV_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_DIV_ON                      0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_S                                19:17 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T1_S_PASS                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_S_EYE                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_S_OBJECT                    0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_S_SPHERE                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_S_NORMAL                    0x00000004 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_S_REFLECTION                0x00000005 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_S_EMBOSS                    0x00000006 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_T                                22:20 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T1_T_PASS                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_T_EYE                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_T_OBJECT                    0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_T_SPHERE                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_T_NORMAL                    0x00000004 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_T_REFLECTION                0x00000005 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_T_EMBOSS                    0x00000006 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_U                                25:23 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T1_U_PASS                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_U_EYE                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_U_OBJECT                    0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_U_NORMAL                    0x00000004 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_U_REFLECTION                0x00000005 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_U_EMBOSS                    0x00000006 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_Q                                27:26 /* RWXVF */
#define NV_PGRAPH_XFMODE0_T1_Q_PASS                      0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_Q_EYE                       0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_T1_Q_OBJECT                    0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE0_EYETYPE                             28:28 /* RWXVF */
#define NV_PGRAPH_XFMODE0_EYETYPE_INFINITE               0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_EYETYPE_LOCAL                  0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_LIGHTING                            29:29 /* RWXVF */
#define NV_PGRAPH_XFMODE0_LIGHTING_OFF                   0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_LIGHTING_ON                    0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_NORMAL                              30:30 /* RWXVF */
#define NV_PGRAPH_XFMODE0_NORMAL_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_NORMAL_ON                      0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE0_FOG                                 31:31 /* RWXVF */
#define NV_PGRAPH_XFMODE0_FOG_OFF                        0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE0_FOG_ON                         0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1                                0x00400F44 /* RW-4R */
#define NV_PGRAPH_XFMODE1_LIGHT0                                1:0 /* RWXVF */
#define NV_PGRAPH_XFMODE1_LIGHT0_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT0_INFINITE                0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT0_LOCAL                   0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT0_SPOT                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT1                                3:2 /* RWXVF */
#define NV_PGRAPH_XFMODE1_LIGHT1_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT1_INFINITE                0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT1_LOCAL                   0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT1_SPOT                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT2                                5:4 /* RWXVF */
#define NV_PGRAPH_XFMODE1_LIGHT2_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT2_INFINITE                0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT2_LOCAL                   0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT2_SPOT                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT3                                7:6 /* RWXVF */
#define NV_PGRAPH_XFMODE1_LIGHT3_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT3_INFINITE                0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT3_LOCAL                   0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT3_SPOT                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT4                                9:8 /* RWXVF */
#define NV_PGRAPH_XFMODE1_LIGHT4_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT4_INFINITE                0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT4_LOCAL                   0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT4_SPOT                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT5                              11:10 /* RWXVF */
#define NV_PGRAPH_XFMODE1_LIGHT5_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT5_INFINITE                0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT5_LOCAL                   0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT5_SPOT                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT6                              13:12 /* RWXVF */
#define NV_PGRAPH_XFMODE1_LIGHT6_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT6_INFINITE                0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT6_LOCAL                   0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT6_SPOT                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT7                              15:14 /* RWXVF */
#define NV_PGRAPH_XFMODE1_LIGHT7_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT7_INFINITE                0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT7_LOCAL                   0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_LIGHT7_SPOT                    0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE1_FOGGEN                              17:16 /* RWXVF */
#define NV_PGRAPH_XFMODE1_FOGGEN_OFF                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_FOGGEN_RADIAL                  0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_FOGGEN_PLANE                   0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_FOGGEN_ABS_PLANAR              0x00000003 /* RW--V */
#define NV_PGRAPH_XFMODE1_LAT                                 18:18 /* RWXVF */
#define NV_PGRAPH_XFMODE1_LAT_OFF                        0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_LAT_ON                         0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR1I                             19:19 /* RWXVF */
#define NV_PGRAPH_XFMODE1_COLOR1I_OFF                    0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR1I_PASS                   0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR1O                             20:20 /* RWXVF */
#define NV_PGRAPH_XFMODE1_COLOR1O_OFF                    0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR1O_PASS                   0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR_MATERIAL                      24:21 /* RWXVF */
#define NV_PGRAPH_XFMODE1_COLOR_MATERIAL_DISABLED        0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR_MATERIAL_EMISSION        0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR_MATERIAL_AMBIENT         0x00000002 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR_MATERIAL_DIFFUSE         0x00000004 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR_MATERIAL_AMBIENT_DIFFUSE 0x00000006 /* RW--V */
#define NV_PGRAPH_XFMODE1_COLOR_MATERIAL_SPECULAR        0x00000008 /* RW--V */
#define NV_PGRAPH_XFMODE1_POINT_PARAM                         25:25 /* RWXVF */
#define NV_PGRAPH_XFMODE1_POINT_PARAM_OFF                0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_POINT_PARAM_ON                 0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_RESERVED                            26:26 /* RWXVF */
#define NV_PGRAPH_XFMODE1_RESERVED_0                     0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_SKIN_EN                             27:27 /* RWXVF */
#define NV_PGRAPH_XFMODE1_SKIN_EN_OFF                    0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_SKIN_EN_ON                     0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_PASS                                28:28 /* RWXVF */
#define NV_PGRAPH_XFMODE1_PASS_FULLOPERATION             0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_PASS_PASSTHROUGH               0x00000001 /* RW--V */
#define NV_PGRAPH_XFMODE1_HALFOFFSET                          29:29 /* RWXVF */
#define NV_PGRAPH_XFMODE1_HALFOFFSET_OFF                 0x00000000 /* RW--V */
#define NV_PGRAPH_XFMODE1_HALFOFFSET_ON                  0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0                           0x00400F48 /* RW-4R */
#define NV_PGRAPH_GLOBALSTATE0_FOGMODE                          2:0 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_FOGMODE_LINEAR            0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_FOGMODE_EXP               0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_FOGMODE_EXP2              0x00000003 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_FOGMODE_EXP_ABS           0x00000005 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_FOGMODE_EXP2_ABS          0x00000007 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_WINDOW_CLIPMODE                  4:4 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_WINDOW_CLIPMODE_INCLUSIVE 0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_WINDOW_CLIPMODE_EXCLUSIVE 0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_WITHIN_BEGINEND                  8:8 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_WITHIN_BEGINEND_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_WITHIN_BEGINEND_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB0ALPHA_SINGLETEX           16:16 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_COMB0ALPHA_SINGLETEX_TRUE 0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB0COLOR_SINGLETEX           17:17 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_COMB0COLOR_SINGLETEX_TRUE 0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB1ALPHA_BYPASS              18:18 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_COMB1ALPHA_BYPASS_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB1ALPHA_BYPASS_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB1COLOR_BYPASS              19:19 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_COMB1COLOR_BYPASS_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB1COLOR_BYPASS_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB0ALPHA_ADDCMP              20:20 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_COMB0ALPHA_ADDCMP_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB0ALPHA_ADDCMP_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB0COLOR_ADDCMP              21:21 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_COMB0COLOR_ADDCMP_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB0COLOR_ADDCMP_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB1ALPHA_ADDCMP              22:22 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_COMB1ALPHA_ADDCMP_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB1ALPHA_ADDCMP_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB1COLOR_ADDCMP              23:23 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_COMB1COLOR_ADDCMP_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_COMB1COLOR_ADDCMP_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_SETUP                        26:24 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_Z_SETUP_Z16ZFIXEDZBUFFER  0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_SETUP_Z16ZFIXEDWBUFFER  0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_SETUP_Z16ZFLOATZBUFFER  0x00000002 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_SETUP_Z16ZFLOATWBUFFER  0x00000003 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_SETUP_Z24ZFIXEDZBUFFER  0x00000004 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_SETUP_Z24ZFIXEDWBUFFER  0x00000005 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_SETUP_Z24ZFLOATZBUFFER  0x00000006 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_SETUP_Z24ZFLOATWBUFFER  0x00000007 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_INITIALIZED                  28:28 /* RWXVF */
#define NV_PGRAPH_GLOBALSTATE0_Z_INITIALIZED_FALSE       0x00000000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE0_Z_INITIALIZED_TRUE        0x00000001 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE1                           0x00400F4C /* RW-4R */
#define NV_PGRAPH_GLOBALSTATE1_DMA_INSTANCE_2                  15:0 /* RWXUF */
#define NV_PGRAPH_GLOBALSTATE1_DMA_INSTANCE_2_INVALID        0x0000 /* RW--V */
#define NV_PGRAPH_GLOBALSTATE1_DMA_INSTANCE_3                 31:16 /* RWXUF */
#define NV_PGRAPH_GLOBALSTATE1_DMA_INSTANCE_3_INVALID        0x0000 /* RW--V */
#define NV_PGRAPH_PIPE_ADDRESS                           0x00400F50 /* RW-4R */
#define NV_PGRAPH_PIPE_ADDRESS_VALUE                           14:2 /* RWXVF */
#define NV_PGRAPH_PIPE_DATA                              0x00400F54 /* RW-4R */
#define NV_PGRAPH_PIPE_DATA_VALUE                              31:0 /* RWXVF */
#define NV_PGRAPH_DMA_START_0                            0x00401000 /* RW-4R */
#define NV_PGRAPH_DMA_START_0_VALUE                            31:0 /* RWXUF */
#define NV_PGRAPH_DMA_START_1                            0x00401004 /* RW-4R */
#define NV_PGRAPH_DMA_START_1_VALUE                            31:0 /* RWXUF */
#define NV_PGRAPH_DMA_LENGTH                             0x00401008 /* RW-4R */
#define NV_PGRAPH_DMA_LENGTH_VALUE                             21:0 /* RWXUF */
#define NV_PGRAPH_DMA_MISC                               0x0040100C /* RW-4R */
#define NV_PGRAPH_DMA_MISC_COUNT                               15:0 /* RWXUF */
#define NV_PGRAPH_DMA_MISC_FMT_SRC                            18:16 /* RWXVF */
#define NV_PGRAPH_DMA_MISC_FMT_DST                            22:20 /* RWXVF */
#define NV_PGRAPH_DMA_DATA_0                             0x00401020 /* RW-4R */
#define NV_PGRAPH_DMA_DATA_0_VALUE                             31:0 /* RWXUF */
#define NV_PGRAPH_DMA_DATA_1                             0x00401024 /* RW-4R */
#define NV_PGRAPH_DMA_DATA_1_VALUE                             31:0 /* RWXUF */
#define NV_PGRAPH_DMA_RM                                 0x00401030 /* RW-4R */
#define NV_PGRAPH_DMA_RM_ASSIST_A                               0:0 /* RWIVF */
#define NV_PGRAPH_DMA_RM_ASSIST_A_NOT_PENDING            0x00000000 /* R-I-V */
#define NV_PGRAPH_DMA_RM_ASSIST_A_PENDING                0x00000001 /* R---V */
#define NV_PGRAPH_DMA_RM_ASSIST_A_RESET                  0x00000001 /* -W--C */
#define NV_PGRAPH_DMA_RM_ASSIST_B                               1:1 /* RWIVF */
#define NV_PGRAPH_DMA_RM_ASSIST_B_NOT_PENDING            0x00000000 /* R-I-V */
#define NV_PGRAPH_DMA_RM_ASSIST_B_PENDING                0x00000001 /* R---V */
#define NV_PGRAPH_DMA_RM_ASSIST_B_RESET                  0x00000001 /* -W--C */
#define NV_PGRAPH_DMA_RM_WRITE_REQ                              4:4 /* CWIVF */
#define NV_PGRAPH_DMA_RM_WRITE_REQ_NOT_PENDING           0x00000000 /* CWI-V */
#define NV_PGRAPH_DMA_RM_WRITE_REQ_PENDING               0x00000001 /* -W--T */
#define NV_PGRAPH_DMA_A_XLATE_INST                       0x00401040 /* RW-4R */
#define NV_PGRAPH_DMA_A_XLATE_INST_VALUE                       15:0 /* RWXUF */
#define NV_PGRAPH_DMA_A_CONTROL                          0x00401044 /* RW-4R */
#define NV_PGRAPH_DMA_A_CONTROL_PAGE_TABLE                    12:12 /* RWIVF */
#define NV_PGRAPH_DMA_A_CONTROL_PAGE_TABLE_NOT_PRESENT   0x00000000 /* RWI-V */
#define NV_PGRAPH_DMA_A_CONTROL_PAGE_TABLE_PRESENT       0x00000001 /* RW--V */
#define NV_PGRAPH_DMA_A_CONTROL_PAGE_ENTRY                    13:13 /* RWXVF */
#define NV_PGRAPH_DMA_A_CONTROL_PAGE_ENTRY_NOT_LINEAR    0x00000000 /* RW--V */
#define NV_PGRAPH_DMA_A_CONTROL_PAGE_ENTRY_LINEAR        0x00000001 /* RW--V */
#define NV_PGRAPH_DMA_A_CONTROL_TARGET_NODE                   17:16 /* RWXUF */
#define NV_PGRAPH_DMA_A_CONTROL_TARGET_NODE_NVM          0x00000000 /* RW--V */
#define NV_PGRAPH_DMA_A_CONTROL_TARGET_NODE_PCI          0x00000002 /* RW--V */
#define NV_PGRAPH_DMA_A_CONTROL_TARGET_NODE_AGP          0x00000003 /* RW--V */
#define NV_PGRAPH_DMA_A_CONTROL_ADJUST                        31:20 /* RWXUF */
#define NV_PGRAPH_DMA_A_LIMIT                            0x00401048 /* RW-4R */
#define NV_PGRAPH_DMA_A_LIMIT_OFFSET                           31:0 /* RWXUF */
#define NV_PGRAPH_DMA_A_TLB_PTE                          0x0040104C /* RW-4R */
#define NV_PGRAPH_DMA_A_TLB_PTE_ACCESS                          1:1 /* RWXVF */
#define NV_PGRAPH_DMA_A_TLB_PTE_ACCESS_READ_ONLY         0x00000000 /* RW--V */
#define NV_PGRAPH_DMA_A_TLB_PTE_ACCESS_READ_WRITE        0x00000001 /* RW--V */
#define NV_PGRAPH_DMA_A_TLB_PTE_FRAME_ADDRESS                 31:12 /* RWXUF */
#define NV_PGRAPH_DMA_A_TLB_TAG                          0x00401050 /* RW-4R */
#define NV_PGRAPH_DMA_A_TLB_TAG_ADDRESS                       31:12 /* RWXUF */
#define NV_PGRAPH_DMA_A_ADJ_OFFSET                       0x00401054 /* RW-4R */
#define NV_PGRAPH_DMA_A_ADJ_OFFSET_VALUE                       31:0 /* RWXUF */
#define NV_PGRAPH_DMA_A_OFFSET                           0x00401058 /* RW-4R */
#define NV_PGRAPH_DMA_A_OFFSET_VALUE                           31:0 /* RWXUF */
#define NV_PGRAPH_DMA_A_SIZE                             0x0040105C /* RW-4R */
#define NV_PGRAPH_DMA_A_SIZE_VALUE                             24:0 /* RWXUF */
#define NV_PGRAPH_DMA_A_Y_SIZE                           0x00401060 /* RW-4R */
#define NV_PGRAPH_DMA_A_Y_SIZE_VALUE                           10:0 /* RWXUF */
#define NV_PGRAPH_DMA_B_XLATE_INST                       0x00401080 /* RW-4R */
#define NV_PGRAPH_DMA_B_XLATE_INST_VALUE                       15:0 /* RWXUF */
#define NV_PGRAPH_DMA_B_CONTROL                          0x00401084 /* RW-4R */
#define NV_PGRAPH_DMA_B_CONTROL_PAGE_TABLE                    12:12 /* RWIVF */
#define NV_PGRAPH_DMA_B_CONTROL_PAGE_TABLE_NOT_PRESENT   0x00000000 /* RWI-V */
#define NV_PGRAPH_DMA_B_CONTROL_PAGE_TABLE_PRESENT       0x00000001 /* RW--V */
#define NV_PGRAPH_DMA_B_CONTROL_PAGE_ENTRY                    13:13 /* RWXVF */
#define NV_PGRAPH_DMA_B_CONTROL_PAGE_ENTRY_NOT_LINEAR    0x00000000 /* RW--V */
#define NV_PGRAPH_DMA_B_CONTROL_PAGE_ENTRY_LINEAR        0x00000001 /* RW--V */
#define NV_PGRAPH_DMA_B_CONTROL_TARGET_NODE                   17:16 /* RWXUF */
#define NV_PGRAPH_DMA_B_CONTROL_TARGET_NODE_NVM          0x00000000 /* RW--V */
#define NV_PGRAPH_DMA_B_CONTROL_TARGET_NODE_PCI          0x00000002 /* RW--V */
#define NV_PGRAPH_DMA_B_CONTROL_TARGET_NODE_AGP          0x00000003 /* RW--V */
#define NV_PGRAPH_DMA_B_CONTROL_ADJUST                        31:20 /* RWXUF */
#define NV_PGRAPH_DMA_B_LIMIT                            0x00401088 /* RW-4R */
#define NV_PGRAPH_DMA_B_LIMIT_OFFSET                           31:0 /* RWXUF */
#define NV_PGRAPH_DMA_B_TLB_PTE                          0x0040108C /* RW-4R */
#define NV_PGRAPH_DMA_B_TLB_PTE_ACCESS                          1:1 /* RWXVF */
#define NV_PGRAPH_DMA_B_TLB_PTE_ACCESS_READ_ONLY         0x00000000 /* RW--V */
#define NV_PGRAPH_DMA_B_TLB_PTE_ACCESS_READ_WRITE        0x00000001 /* RW--V */
#define NV_PGRAPH_DMA_B_TLB_PTE_FRAME_ADDRESS                 31:12 /* RWXUF */
#define NV_PGRAPH_DMA_B_TLB_TAG                          0x00401090 /* RW-4R */
#define NV_PGRAPH_DMA_B_TLB_TAG_ADDRESS                       31:12 /* RWXUF */
#define NV_PGRAPH_DMA_B_ADJ_OFFSET                       0x00401094 /* RW-4R */
#define NV_PGRAPH_DMA_B_ADJ_OFFSET_VALUE                       31:0 /* RWXUF */
#define NV_PGRAPH_DMA_B_OFFSET                           0x00401098 /* RW-4R */
#define NV_PGRAPH_DMA_B_OFFSET_VALUE                           31:0 /* RWXUF */
#define NV_PGRAPH_DMA_B_SIZE                             0x0040109C /* RW-4R */
#define NV_PGRAPH_DMA_B_SIZE_VALUE                             24:0 /* RWXUF */
#define NV_PGRAPH_DMA_B_Y_SIZE                           0x004010A0 /* RW-4R */
#define NV_PGRAPH_DMA_B_Y_SIZE_VALUE                           10:0 /* RWXUF */
#define NV_PGRAPH_CONTROL_OUT_INTERPOLATOR                      1:0 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_INTERPOLATOR_ZOH_MS        0x00000000 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_INTERPOLATOR_ZOH           0x00000001 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_INTERPOLATOR_FOH           0x00000002 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_WRAP_U                            5:4 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_WRAP_U_CYLINDRICAL         0x00000000 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_WRAP_U_WRAP                0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_WRAP_U_MIRROR              0x00000002 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_WRAP_U_CLAMP               0x00000003 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_WRAP_V                            7:6 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_WRAP_V_CYLINDRICAL         0x00000000 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_WRAP_V_WRAP                0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_WRAP_V_MIRROR              0x00000002 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_WRAP_V_CLAMP               0x00000003 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_COLOR_FORMAT                      8:8 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_COLOR_FORMAT_LE_X8R8G8B8   0x00000000 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_COLOR_FORMAT_LE_A8R8G8B8   0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_SRCCOLOR                        11:10 /* -W-UF */
#define NV_PGRAPH_CONTROL_OUT_SRCCOLOR_NORMAL            0x00000000 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_SRCCOLOR_COLOR_INVERSE     0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_SRCCOLOR_ALPHA_INVERSE     0x00000002 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_SRCCOLOR_ALPHA_ONE         0x00000003 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_CULLING                         13:12 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_CULLING_ILLEGAL            0x00000000 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_CULLING_NONE               0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_CULLING_COUNTERCLOCKWISE   0x00000002 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_CULLING_CLOCKWISE          0x00000003 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZBUFFER                         15:15 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_ZBUFFER_SCREEN             0x00000000 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_ZBUFFER_LINEAR             0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE                    19:16 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE_ILLEGAL       0x00000000 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE_FALSE         0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE_LT            0x00000002 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE_EQ            0x00000003 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE_LE            0x00000004 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE_GT            0x00000005 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE_NE            0x00000006 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE_GE            0x00000007 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_COMPARE_TRUE          0x00000008 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_WRITE                      22:20 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_ZETA_WRITE_NEVER           0x00000000 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_WRITE_ALPHA           0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_WRITE_ALPHA_ZETA      0x00000002 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_WRITE_ZETA            0x00000003 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ZETA_WRITE_ALWAYS          0x00000004 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_COLOR_WRITE                     26:24 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_COLOR_WRITE_NEVER          0x00000000 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_COLOR_WRITE_ALPHA          0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_COLOR_WRITE_ALPHA_ZETA     0x00000002 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_COLOR_WRITE_ZETA           0x00000003 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_ROP                             28:28 /* -WIUF */
#define NV_PGRAPH_CONTROL_OUT_ROP_BLEND_AND              0x00000000 /* -WIUV */
#define NV_PGRAPH_CONTROL_OUT_ROP_ADD_WITH_SATURATION    0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_BLEND_BETA                      29:29 /* -W-UF */
#define NV_PGRAPH_CONTROL_OUT_BLEND_BETA_SRCALPHA        0x00000000 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_BLEND_BETA_DESTCOLOR       0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_BLEND_INPUT0                    30:30 /* -W-UF */
#define NV_PGRAPH_CONTROL_OUT_BLEND_INPUT0_DESTCOLOR     0x00000000 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_BLEND_INPUT0_ZERO          0x00000001 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_BLEND_INPUT1                    31:31 /* -W-UF */
#define NV_PGRAPH_CONTROL_OUT_BLEND_INPUT1_SRCCOLOR      0x00000000 /* -W-UV */
#define NV_PGRAPH_CONTROL_OUT_BLEND_INPUT1_ZERO          0x00000001 /* -W-UV */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_KEY                          7:0 /* RWXUF */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE                     11:8 /* RWXVF */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE_ILLEGAL       0x00000000 /* RW--V */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE_FALSE         0x00000001 /* RW--V */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE_LT            0x00000002 /* RW--V */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE_EQ            0x00000003 /* RW--V */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE_LE            0x00000004 /* RW--V */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE_GT            0x00000005 /* RW--V */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE_NE            0x00000006 /* RW--V */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE_GE            0x00000007 /* RW--V */
#define NV_PGRAPH_ALPHACNTRL_ALPHA_COMPARE_TRUE          0x00000008 /* RW--V */
/* dev_video.ref */
#define NV_PVIDEO                             0x00008FFF:0x00008000 /* RW--D */
#define NV_PVIDEO_DEBUG_0                                0x00008080 /* RW-4R */
#define NV_PVIDEO_DEBUG_0_HLF_RATE_ROW_RD                       0:0 /* RWIVF */
#define NV_PVIDEO_DEBUG_0_HLF_RATE_ROW_RD_DISABLED       0x00000000 /* RWI-V */
#define NV_PVIDEO_DEBUG_0_HLF_RATE_ROW_RD_ENABLED        0x00000001 /* RW--V */
#define NV_PVIDEO_DEBUG_0_LIMIT_CHECK                           4:4 /* RWIVF */
#define NV_PVIDEO_DEBUG_0_LIMIT_CHECK_DISABLED           0x00000000 /* RW--V */
#define NV_PVIDEO_DEBUG_0_LIMIT_CHECK_ENABLED            0x00000001 /* RWI-V */
#define NV_PVIDEO_DEBUG_0_HUE_FOLD                              8:8 /* RWIVF */
#define NV_PVIDEO_DEBUG_0_HUE_FOLD_DISABLED              0x00000000 /* RWI-V */
#define NV_PVIDEO_DEBUG_0_HUE_FOLD_ENABLED               0x00000001 /* RW--V */
#define NV_PVIDEO_DEBUG_1                                0x00008084 /* RW-4R */
#define NV_PVIDEO_DEBUG_1_REQ_DELAY                            10:0 /* RWIVF */
#define NV_PVIDEO_DEBUG_1_REQ_DELAY_DEFAULT              0x00000064 /* RWI-V */
#define NV_PVIDEO_DEBUG_2                                0x00008088 /* RW-4R */
#define NV_PVIDEO_DEBUG_2_BURST1                               10:5 /* RWIVF */
#define NV_PVIDEO_DEBUG_2_BURST1_DEFAULT                 0x00000008 /* RWI-V */
#define NV_PVIDEO_DEBUG_2_BURST2                              26:21 /* RWIVF */
#define NV_PVIDEO_DEBUG_2_BURST2_DEFAULT                 0x00000010 /* RWI-V */
#define NV_PVIDEO_DEBUG_3                                0x0000808c /* RW-4R */
#define NV_PVIDEO_DEBUG_3_WATER_MARK1                          10:4 /* RWIVF */
#define NV_PVIDEO_DEBUG_3_WATER_MARK1_DEFAULT            0x0000004b /* RWI-V */
#define NV_PVIDEO_DEBUG_3_WATER_MARK2                         26:20 /* RWIVF */
#define NV_PVIDEO_DEBUG_3_WATER_MARK2_DEFAULT            0x0000003b /* RWI-V */
#define NV_PVIDEO_DEBUG_4                                0x00008090 /* RW-4R */
#define NV_PVIDEO_DEBUG_4_V_COEFF_B                            23:5 /* RWIVF */
#define NV_PVIDEO_DEBUG_4_V_COEFF_B_DEFAULT              0x0000b505 /* RWI-V */
#define NV_PVIDEO_DEBUG_4_V_COEFF_B_ALWAYS               0x00000000 /* RW--V */
#define NV_PVIDEO_DEBUG_4_V_COEFF_B_NEVER                0x0007ffff /* RW--V */
#define NV_PVIDEO_DEBUG_5                                0x00008094 /* RW-4R */
#define NV_PVIDEO_DEBUG_5_H_L_COEFF_D                          21:4 /* RWIVF */
#define NV_PVIDEO_DEBUG_5_H_L_COEFF_D_DEFAULT            0x00018816 /* RWI-V */
#define NV_PVIDEO_DEBUG_5_H_L_COEFF_D_ALWAYS             0x00000000 /* RW--V */
#define NV_PVIDEO_DEBUG_5_H_L_COEFF_D_NEVER              0x0003ffff /* RW--V */
#define NV_PVIDEO_DEBUG_6                                0x00008098 /* RW-4R */
#define NV_PVIDEO_DEBUG_6_H_L_COEFF_C                          21:4 /* RWIVF */
#define NV_PVIDEO_DEBUG_6_H_L_COEFF_C_DEFAULT            0x00012c73 /* RWI-V */
#define NV_PVIDEO_DEBUG_6_H_L_COEFF_C_ALWAYS             0x00000000 /* RW--V */
#define NV_PVIDEO_DEBUG_6_H_L_COEFF_C_NEVER              0x0003ffff /* RW--V */
#define NV_PVIDEO_DEBUG_7                                0x0000809c /* RW-4R */
#define NV_PVIDEO_DEBUG_7_H_L_COEFF_B                          21:4 /* RWIVF */
#define NV_PVIDEO_DEBUG_7_H_L_COEFF_B_DEFAULT            0x00000000 /* RWI-V */
#define NV_PVIDEO_DEBUG_7_H_L_COEFF_B_ALWAYS             0x00000000 /* RW--V */
#define NV_PVIDEO_DEBUG_7_H_L_COEFF_B_NEVER              0x0003ffff /* RW--V */
#define NV_PVIDEO_DEBUG_8                                0x000080a0 /* RW-4R */
#define NV_PVIDEO_DEBUG_8_PIPE_FILL                            10:4 /* RWIVF */
#define NV_PVIDEO_DEBUG_8_PIPE_FILL_DEFAULT              0x0000000b /* RWI-V */
#define NV_PVIDEO_DEBUG_9                                0x000080a4 /* RW-4R */
#define NV_PVIDEO_DEBUG_9_FIFO_A_UNDERFLOW                      0:0 /* RWIVF */
#define NV_PVIDEO_DEBUG_9_FIFO_A_UNDERFLOW_FALSE         0x00000000 /* R-I-V */
#define NV_PVIDEO_DEBUG_9_FIFO_A_UNDERFLOW_TRUE          0x00000001 /* R---V */
#define NV_PVIDEO_DEBUG_9_FIFO_A_UNDERFLOW_RESET         0x00000001 /* -W--C */
#define NV_PVIDEO_DEBUG_9_FIFO_A_OVERFLOW                       4:4 /* RWIVF */
#define NV_PVIDEO_DEBUG_9_FIFO_A_OVERFLOW_FALSE          0x00000000 /* R-I-V */
#define NV_PVIDEO_DEBUG_9_FIFO_A_OVERFLOW_TRUE           0x00000001 /* R---V */
#define NV_PVIDEO_DEBUG_9_FIFO_A_OVERFLOW_RESET          0x00000001 /* -W--C */
#define NV_PVIDEO_DEBUG_9_FIFO_B_UNDERFLOW                      8:8 /* RWIVF */
#define NV_PVIDEO_DEBUG_9_FIFO_B_UNDERFLOW_FALSE         0x00000000 /* R-I-V */
#define NV_PVIDEO_DEBUG_9_FIFO_B_UNDERFLOW_TRUE          0x00000001 /* R---V */
#define NV_PVIDEO_DEBUG_9_FIFO_B_UNDERFLOW_RESET         0x00000001 /* -W--C */
#define NV_PVIDEO_DEBUG_9_FIFO_B_OVERFLOW                     12:12 /* RWIVF */
#define NV_PVIDEO_DEBUG_9_FIFO_B_OVERFLOW_FALSE          0x00000000 /* R-I-V */
#define NV_PVIDEO_DEBUG_9_FIFO_B_OVERFLOW_TRUE           0x00000001 /* R---V */
#define NV_PVIDEO_DEBUG_9_FIFO_B_OVERFLOW_RESET          0x00000001 /* -W--C */
#define NV_PVIDEO_DEBUG_10                               0x000080a8 /* R--4R */
#define NV_PVIDEO_DEBUG_10_SCREEN_LINE                         12:0 /* R-XVF */
#define NV_PVIDEO_DEBUG_10_SCREEN_LINE_FIRST             0x00000000 /* R---V */
#define NV_PVIDEO_DEBUG_10_SCAN_COUNT                         20:16 /* R-XVF */
#define NV_PVIDEO_DEBUG_10_SCAN_COUNT_FIRST              0x00000000 /* R---V */
#define NV_PVIDEO_DEBUG_10_SCAN_COUNT_OVERFLOW           0x00000010 /* R---V */
#define NV_PVIDEO_DEBUG_10_SCANNING                           25:24 /* R-XVF */
#define NV_PVIDEO_DEBUG_10_SCANNING_NEITHER              0x00000000 /* R---V */
#define NV_PVIDEO_DEBUG_10_SCANNING_BUFFER_0             0x00000002 /* R---V */
#define NV_PVIDEO_DEBUG_10_SCANNING_BUFFER_1             0x00000003 /* R---V */
#define NV_PVIDEO_INTR                                   0x00008100 /* RW-4R */
#define NV_PVIDEO_INTR_BUFFER_0                                 0:0 /* RWIVF */
#define NV_PVIDEO_INTR_BUFFER_0_NOT_PENDING              0x00000000 /* R-I-V */
#define NV_PVIDEO_INTR_BUFFER_0_PENDING                  0x00000001 /* R---V */
#define NV_PVIDEO_INTR_BUFFER_0_RESET                    0x00000001 /* -W--C */
#define NV_PVIDEO_INTR_BUFFER_1                                 4:4 /* RWIVF */
#define NV_PVIDEO_INTR_BUFFER_1_NOT_PENDING              0x00000000 /* R-I-V */
#define NV_PVIDEO_INTR_BUFFER_1_PENDING                  0x00000001 /* R---V */
#define NV_PVIDEO_INTR_BUFFER_1_RESET                    0x00000001 /* -W--C */
#define NV_PVIDEO_INTR_REASON                            0x00008104 /* R--4R */
#define NV_PVIDEO_INTR_REASON_BUFFER_0                          0:0 /* R-IVF */
#define NV_PVIDEO_INTR_REASON_BUFFER_0_NOTIFICATION      0x00000000 /* R-I-V */
#define NV_PVIDEO_INTR_REASON_BUFFER_0_PROTECTION_FAULT  0x00000001 /* R---V */
#define NV_PVIDEO_INTR_REASON_BUFFER_1                          4:4 /* R-IVF */
#define NV_PVIDEO_INTR_REASON_BUFFER_1_NOTIFICATION      0x00000000 /* R-I-V */
#define NV_PVIDEO_INTR_REASON_BUFFER_1_PROTECTION_FAULT  0x00000001 /* R---V */
#define NV_PVIDEO_INTR_EN                                0x00008140 /* RW-4R */
#define NV_PVIDEO_INTR_EN_BUFFER_0                              0:0 /* RWIVF */
#define NV_PVIDEO_INTR_EN_BUFFER_0_DISABLED              0x00000000 /* RWI-V */
#define NV_PVIDEO_INTR_EN_BUFFER_0_ENABLED               0x00000001 /* RW--V */
#define NV_PVIDEO_INTR_EN_BUFFER_1                              4:4 /* RWIVF */
#define NV_PVIDEO_INTR_EN_BUFFER_1_DISABLED              0x00000000 /* RWI-V */
#define NV_PVIDEO_INTR_EN_BUFFER_1_ENABLED               0x00000001 /* RW--V */
#define NV_PVIDEO_BUFFER                                 0x00008700 /* RW-4R */
#define NV_PVIDEO_BUFFER_0_USE                                  0:0 /* RWIVF */
#define NV_PVIDEO_BUFFER_0_USE_NOT_PENDING               0x00000000 /* R-I-V */
#define NV_PVIDEO_BUFFER_0_USE_PENDING                   0x00000001 /* R---V */
#define NV_PVIDEO_BUFFER_0_USE_SET                       0x00000001 /* -W--S */
#define NV_PVIDEO_BUFFER_1_USE                                  4:4 /* RWIVF */
#define NV_PVIDEO_BUFFER_1_USE_NOT_PENDING               0x00000000 /* R-I-V */
#define NV_PVIDEO_BUFFER_1_USE_PENDING                   0x00000001 /* R---V */
#define NV_PVIDEO_BUFFER_1_USE_SET                       0x00000001 /* -W--S */
#define NV_PVIDEO_STOP                                   0x00008704 /* RW-4R */
#define NV_PVIDEO_STOP_OVERLAY                                  0:0 /* RWIVF */
#define NV_PVIDEO_STOP_OVERLAY_INACTIVE                  0x00000000 /* RWI-V */
#define NV_PVIDEO_STOP_OVERLAY_ACTIVE                    0x00000001 /* RW--V */
#define NV_PVIDEO_STOP_METHOD                                   4:4 /* RWIVF */
#define NV_PVIDEO_STOP_METHOD_IMMEDIATELY                0x00000000 /* RW--V */
#define NV_PVIDEO_STOP_METHOD_NORMALLY                   0x00000001 /* RWI-V */
#define NV_PVIDEO_BASE(i)                        (0x00008900+(i)*4) /* RW-4A */
#define NV_PVIDEO_BASE__SIZE_1                                    2 /*       */
#define NV_PVIDEO_BASE_VALUE                                   26:6 /* RWXVF */
#define NV_PVIDEO_LIMIT(i)                       (0x00008908+(i)*4) /* RW-4A */
#define NV_PVIDEO_LIMIT__SIZE_1                                   2 /*       */
#define NV_PVIDEO_LIMIT_VALUE                                  26:6 /* RWXVF */
#define NV_PVIDEO_LIMIT_VALUE_MAX                        0x001fffff /* RW--V */
#define NV_PVIDEO_LUMINANCE(i)                   (0x00008910+(i)*4) /* RW-4A */
#define NV_PVIDEO_LUMINANCE__SIZE_1                               2 /*       */
#define NV_PVIDEO_LUMINANCE_CONTRAST                           12:3 /* RWXVF */
#define NV_PVIDEO_LUMINANCE_CONTRAST_47                  0x00000200 /* RWC-V */
#define NV_PVIDEO_LUMINANCE_CONTRAST_83                  0x00000200 /* RWC-V */
#define NV_PVIDEO_LUMINANCE_CONTRAST_UNITY               0x00000200 /* RW--V */
#define NV_PVIDEO_LUMINANCE_BRIGHTNESS                        25:16 /* RWXVF */
#define NV_PVIDEO_LUMINANCE_BRIGHTNESS_47                0x00000000 /* RWC-V */
#define NV_PVIDEO_LUMINANCE_BRIGHTNESS_83                0x00000000 /* RWC-V */
#define NV_PVIDEO_LUMINANCE_BRIGHTNESS_UNITY             0x00000000 /* RW--V */
#define NV_PVIDEO_CHROMINANCE(i)                 (0x00008918+(i)*4) /* RW-4A */
#define NV_PVIDEO_CHROMINANCE__SIZE_1                             2 /*       */
#define NV_PVIDEO_CHROMINANCE_SAT_COS                          13:2 /* RWXVF */
#define NV_PVIDEO_CHROMINANCE_SAT_COS_47                 0x00000400 /* RWC-V */
#define NV_PVIDEO_CHROMINANCE_SAT_COS_83                 0x00000400 /* RWC-V */
#define NV_PVIDEO_CHROMINANCE_SAT_COS_UNITY              0x00000400 /* RW--V */
#define NV_PVIDEO_CHROMINANCE_SAT_SIN                         29:18 /* RWXVF */
#define NV_PVIDEO_CHROMINANCE_SAT_SIN_47                 0x00000000 /* RWC-V */
#define NV_PVIDEO_CHROMINANCE_SAT_SIN_83                 0x00000000 /* RWC-V */
#define NV_PVIDEO_CHROMINANCE_SAT_SIN_UNITY              0x00000000 /* RW--V */
#define NV_PVIDEO_OFFSET(i)                      (0x00008920+(i)*4) /* RW-4A */
#define NV_PVIDEO_OFFSET__SIZE_1                                  2 /*       */
#define NV_PVIDEO_OFFSET_VALUE                                 31:6 /* RWXVF */
#define NV_PVIDEO_OFFSET_VALUE_47                        0x00000000 /* RWC-V */
#define NV_PVIDEO_OFFSET_VALUE_83                        0x00000000 /* RWC-V */
#define NV_PVIDEO_OFFSET_VALUE_ZERO                      0x00000000 /* RW--V */
#define NV_PVIDEO_SIZE_IN(i)                     (0x00008928+(i)*4) /* RW-4A */
#define NV_PVIDEO_SIZE_IN__SIZE_1                                 2 /*       */
#define NV_PVIDEO_SIZE_IN_WIDTH                                10:1 /* RWXVF */
#define NV_PVIDEO_SIZE_IN_WIDTH_47                       0x00000001 /* RWC-V */
#define NV_PVIDEO_SIZE_IN_WIDTH_83                       0x00000001 /* RWC-V */
#define NV_PVIDEO_SIZE_IN_HEIGHT                              26:16 /* RWXVF */
#define NV_PVIDEO_SIZE_IN_HEIGHT_47                      0x00000002 /* RWC-V */
#define NV_PVIDEO_SIZE_IN_HEIGHT_83                      0x00000002 /* RWC-V */
#define NV_PVIDEO_POINT_IN(i)                    (0x00008930+(i)*4) /* RW-4A */
#define NV_PVIDEO_POINT_IN__SIZE_1                                2 /*       */
#define NV_PVIDEO_POINT_IN_S                                   14:0 /* RWXVF */
#define NV_PVIDEO_POINT_IN_S_47                          0x00000000 /* RWC-V */
#define NV_PVIDEO_POINT_IN_S_83                          0x00000000 /* RWC-V */
#define NV_PVIDEO_POINT_IN_S_ORIGIN                      0x00000000 /* RW--V */
#define NV_PVIDEO_POINT_IN_T                                  31:17 /* RWXVF */
#define NV_PVIDEO_POINT_IN_T_47                          0x00000000 /* RWC-V */
#define NV_PVIDEO_POINT_IN_T_83                          0x00000000 /* RWC-V */
#define NV_PVIDEO_POINT_IN_T_ORIGIN                      0x00000000 /* RW--V */
#define NV_PVIDEO_DS_DX(i)                       (0x00008938+(i)*4) /* RW-4A */
#define NV_PVIDEO_DS_DX__SIZE_1                                   2 /*       */
#define NV_PVIDEO_DS_DX_RATIO                                  23:3 /* RWXVF */
#define NV_PVIDEO_DS_DX_RATIO_47                         0x00000000 /* RWC-V */
#define NV_PVIDEO_DS_DX_RATIO_83                         0x00000000 /* RWC-V */
#define NV_PVIDEO_DS_DX_RATIO_UNITY                      0x00020000 /* RW--V */
#define NV_PVIDEO_DT_DY(i)                       (0x00008940+(i)*4) /* RW-4A */
#define NV_PVIDEO_DT_DY__SIZE_1                                   2 /*       */
#define NV_PVIDEO_DT_DY_RATIO                                  23:4 /* RWXVF */
#define NV_PVIDEO_DT_DY_RATIO_47                         0x00000000 /* RWC-V */
#define NV_PVIDEO_DT_DY_RATIO_83                         0x00000000 /* RWC-V */
#define NV_PVIDEO_DT_DY_RATIO_UNITY                      0x00010000 /* RW--V */
#define NV_PVIDEO_POINT_OUT(i)                   (0x00008948+(i)*4) /* RW-4A */
#define NV_PVIDEO_POINT_OUT__SIZE_1                               2 /*       */
#define NV_PVIDEO_POINT_OUT_X                                  11:0 /* RWXVF */
#define NV_PVIDEO_POINT_OUT_X_47                         0x00000000 /* RWC-V */
#define NV_PVIDEO_POINT_OUT_X_83                         0x00000000 /* RWC-V */
#define NV_PVIDEO_POINT_OUT_X_ORIGIN                     0x00000000 /* RW--V */
#define NV_PVIDEO_POINT_OUT_Y                                 27:16 /* RWXVF */
#define NV_PVIDEO_POINT_OUT_Y_47                         0x00000000 /* RWC-V */
#define NV_PVIDEO_POINT_OUT_Y_83                         0x00000000 /* RWC-V */
#define NV_PVIDEO_POINT_OUT_Y_ORIGIN                     0x00000000 /* RW--V */
#define NV_PVIDEO_SIZE_OUT(i)                    (0x00008950+(i)*4) /* RW-4A */
#define NV_PVIDEO_SIZE_OUT__SIZE_1                                2 /*       */
#define NV_PVIDEO_SIZE_OUT_WIDTH                               11:0 /* RWXVF */
#define NV_PVIDEO_SIZE_OUT_WIDTH_47                      0x00000000 /* RWC-V */
#define NV_PVIDEO_SIZE_OUT_WIDTH_83                      0x00000000 /* RWC-V */
#define NV_PVIDEO_SIZE_OUT_HEIGHT                             27:16 /* RWXVF */
#define NV_PVIDEO_SIZE_OUT_HEIGHT_47                     0x00000000 /* RWC-V */
#define NV_PVIDEO_SIZE_OUT_HEIGHT_83                     0x00000000 /* RWC-V */
#define NV_PVIDEO_FORMAT(i)                      (0x00008958+(i)*4) /* RW-4A */
#define NV_PVIDEO_FORMAT__SIZE_1                                  2 /*       */
#define NV_PVIDEO_FORMAT_PITCH                                 12:6 /* RWXVF */
#define NV_PVIDEO_FORMAT_PITCH_47                        0x00000000 /* RWC-V */
#define NV_PVIDEO_FORMAT_PITCH_83                        0x00000000 /* RWC-V */
#define NV_PVIDEO_FORMAT_COLOR                                16:16 /* RWXVF */
#define NV_PVIDEO_FORMAT_COLOR_47                        0x00000000 /* RWC-V */
#define NV_PVIDEO_FORMAT_COLOR_83                        0x00000000 /* RWC-V */
#define NV_PVIDEO_FORMAT_COLOR_LE_YB8CR8YA8CB8           0x00000000 /* RW--V */
#define NV_PVIDEO_FORMAT_COLOR_LE_CR8YB8CB8YA8           0x00000001 /* RW--V */
#define NV_PVIDEO_FORMAT_DISPLAY                              20:20 /* RWXVF */
#define NV_PVIDEO_FORMAT_DISPLAY_47                      0x00000000 /* RWC-V */
#define NV_PVIDEO_FORMAT_DISPLAY_83                      0x00000000 /* RWC-V */
#define NV_PVIDEO_FORMAT_DISPLAY_ALWAYS                  0x00000000 /* RW--V */
#define NV_PVIDEO_FORMAT_DISPLAY_COLOR_KEY_EQUAL         0x00000001 /* RW--V */
#define NV_PVIDEO_FORMAT_MATRIX                               24:24 /* RWXVF */
#define NV_PVIDEO_FORMAT_MATRIX_ITURBT601                0x00000000 /* RW--V */
#define NV_PVIDEO_FORMAT_MATRIX_ITURBT709                0x00000001 /* RW--V */
#define NV_PVIDEO_COLOR_KEY                              0x00008b00 /* RW-4R */
#define NV_PVIDEO_COLOR_KEY_VALUE                              31:0 /* RWXVF */
#define NV_PVIDEO_COLOR_KEY_VALUE_47                     0x00000000 /* RWC-V */
#define NV_PVIDEO_COLOR_KEY_VALUE_83                     0x00000000 /* RWC-V */
#define NV_PVIDEO_COLOR_KEY_VALUE_DONT_CARE              0x00000000 /* RW--V */
#define NV_PVIDEO_TEST                                   0x00008d00 /* RW-4R */
#define NV_PVIDEO_TEST_MODE                                     0:0 /* RWIVF */
#define NV_PVIDEO_TEST_MODE_DISABLE                      0x00000000 /* RWI-V */
#define NV_PVIDEO_TEST_MODE_ENABLE                       0x00000001 /* RW--V */
#define NV_PVIDEO_TEST_ADDRESS                                 14:8 /* RWXVF */
#define NV_PVIDEO_TST_WRITE(i)                   (0x00008d10+(i)*4) /* -W-4A */
#define NV_PVIDEO_TST_WRITE__SIZE_1                              12 /*       */
#define NV_PVIDEO_TST_WRITE_VALUE                              31:0 /* -WXVF */
#define NV_PVIDEO_TST_READ(i)                    (0x00008d40+(i)*4) /* R--4A */
#define NV_PVIDEO_TST_READ__SIZE_1                               12 /*       */
#define NV_PVIDEO_TST_READ_VALUE                               31:0 /* R-XVF */
/* dev_media.ref */
#define NV_PME                                0x00200FFF:0x00200000 /* RW--D */
#define NV_PME_INTR_0                                    0x00200100 /* RWI4R */
#define NV_PME_INTR_0_TASKA_NOTIFY                              0:0 /* RWIVF */
#define NV_PME_INTR_0_TASKA_NOTIFY_NOT_PENDING           0x00000000 /* R-I-V */
#define NV_PME_INTR_0_TASKA_NOTIFY_PENDING               0x00000001 /* R---V */
#define NV_PME_INTR_0_TASKA_NOTIFY_RESET                 0x00000001 /* -W--V */
#define NV_PME_INTR_0_TASKB_NOTIFY                              4:4 /* RWIVF */
#define NV_PME_INTR_0_TASKB_NOTIFY_NOT_PENDING           0x00000000 /* R-I-V */
#define NV_PME_INTR_0_TASKB_NOTIFY_PENDING               0x00000001 /* R---V */
#define NV_PME_INTR_0_TASKB_NOTIFY_RESET                 0x00000001 /* -W--V */
#define NV_PME_INTR_0_ANC_NOTIFY                                8:8 /* RWIVF */
#define NV_PME_INTR_0_ANC_NOTIFY_NOT_PENDING             0x00000000 /* R-I-V */
#define NV_PME_INTR_0_ANC_NOTIFY_PENDING                 0x00000001 /* R---V */
#define NV_PME_INTR_0_ANC_NOTIFY_RESET                   0x00000001 /* -W--V */
#define NV_PME_INTR_0_FOUT_NOTIFY                             12:12 /* RWIVF */
#define NV_PME_INTR_0_FOUT_NOTIFY_NOT_PENDING            0x00000000 /* R-I-V */
#define NV_PME_INTR_0_FOUT_NOTIFY_PENDING                0x00000001 /* R---V */
#define NV_PME_INTR_0_FOUT_NOTIFY_RESET                  0x00000001 /* -W--V */
#define NV_PME_INTR_0_FIN_NOTIFY                              16:16 /* RWIVF */
#define NV_PME_INTR_0_FIN_NOTIFY_NOT_PENDING             0x00000000 /* R-I-V */
#define NV_PME_INTR_0_FIN_NOTIFY_PENDING                 0x00000001 /* R---V */
#define NV_PME_INTR_0_FIN_NOTIFY_RESET                   0x00000001 /* -W--V */
#define NV_PME_INTR_0_FOUTTIMEOUT_NOTIFY                      20:20 /* RWIVF */
#define NV_PME_INTR_0_FOUTTIMEOUT_NOTIFY_NOT_PENDING     0x00000000 /* R-I-V */
#define NV_PME_INTR_0_FOUTTIMEOUT_NOTIFY_PENDING         0x00000001 /* R---V */
#define NV_PME_INTR_0_FOUTTIMEOUT_NOTIFY_RESET           0x00000001 /* -W--V */
#define NV_PME_INTR_0_FINTIMEOUT_NOTIFY                       24:24 /* RWIVF */
#define NV_PME_INTR_0_FINTIMEOUT_NOTIFY_NOT_PENDING      0x00000000 /* R-I-V */
#define NV_PME_INTR_0_FINTIMEOUT_NOTIFY_PENDING          0x00000001 /* R---V */
#define NV_PME_INTR_0_FINTIMEOUT_NOTIFY_RESET            0x00000001 /* -W--V */
#define NV_PME_INTR_0_REGTIMEOUT_NOTIFY                       28:28 /* RWIVF */
#define NV_PME_INTR_0_REGTIMEOUT_NOTIFY_NOT_PENDING      0x00000000 /* R-I-V */
#define NV_PME_INTR_0_REGTIMEOUT_NOTIFY_PENDING          0x00000001 /* R---V */
#define NV_PME_INTR_0_REGTIMEOUT_NOTIFY_RESET            0x00000001 /* -W--V */
#define NV_PME_INTR_EN_0                                 0x00200140 /* RWI4R */
#define NV_PME_INTR_EN_0_TASKA_NOTIFY                           0:0 /* RWIVF */
#define NV_PME_INTR_EN_0_TASKA_NOTIFY_DISABLED           0x00000000 /* RWI-V */
#define NV_PME_INTR_EN_0_TASKA_NOTIFY_ENABLED            0x00000001 /* RW--V */
#define NV_PME_INTR_EN_0_TASKB_NOTIFY                           4:4 /* RWIVF */
#define NV_PME_INTR_EN_0_TASKB_NOTIFY_DISABLED           0x00000000 /* RWI-V */
#define NV_PME_INTR_EN_0_TASKB_NOTIFY_ENABLED            0x00000001 /* RW--V */
#define NV_PME_INTR_EN_0_ANC_NOTIFY                             8:8 /* RWIVF */
#define NV_PME_INTR_EN_0_ANC_NOTIFY_DISABLED             0x00000000 /* RWI-V */
#define NV_PME_INTR_EN_0_ANC_NOTIFY_ENABLED              0x00000001 /* RW--V */
#define NV_PME_INTR_EN_0_FOUT_NOTIFY                          12:12 /* RWIVF */
#define NV_PME_INTR_EN_0_FOUT_NOTIFY_DISABLED            0x00000000 /* RWI-V */
#define NV_PME_INTR_EN_0_FOUT_NOTIFY_ENABLED             0x00000001 /* RW--V */
#define NV_PME_INTR_EN_0_FIN_NOTIFY                           16:16 /* RWIVF */
#define NV_PME_INTR_EN_0_FIN_NOTIFY_DISABLED             0x00000000 /* RWI-V */
#define NV_PME_INTR_EN_0_FIN_NOTIFY_ENABLED              0x00000001 /* RW--V */
#define NV_PME_INTR_EN_0_FOUTTIMEOUT_NOTIFY                   20:20 /* RWIVF */
#define NV_PME_INTR_EN_0_FOUTTIMEOUT_NOTIFY_DISABLED     0x00000000 /* RWI-V */
#define NV_PME_INTR_EN_0_FOUTTIMEOUT_NOTIFY_ENABLED      0x00000001 /* RW--V */
#define NV_PME_INTR_EN_0_FINTIMEOUT_NOTIFY                    24:24 /* RWIVF */
#define NV_PME_INTR_EN_0_FINTIMEOUT_NOTIFY_DISABLED      0x00000000 /* RWI-V */
#define NV_PME_INTR_EN_0_FINTIMEOUT_NOTIFY_ENABLED       0x00000001 /* RW--V */
#define NV_PME_INTR_EN_0_REGTIMEOUT_NOTIFY                    28:28 /* RWIVF */
#define NV_PME_INTR_EN_0_REGTIMEOUT_NOTIFY_DISABLED      0x00000000 /* RWI-V */
#define NV_PME_INTR_EN_0_REGTIMEOUT_NOTIFY_ENABLED       0x00000001 /* RW--V */
#define NV_PME_HOST_CONFIG                               0x00200200 /* RWI4R */
#define NV_PME_HOST_CONFIG_FIFOMAXTX                            5:0 /* RWIVF */
#define NV_PME_HOST_CONFIG_CLOCK_SELECT                         7:7 /* RWIVF */
#define NV_PME_HOST_CONFIG_CLOCK_SELECT_PCI_DIV_2        0x00000000 /* RW--V */
#define NV_PME_HOST_CONFIG_CLOCK_SELECT_PCI              0x00000001 /* RW--V */
#define NV_PME_HOST_CONFIG_TIMEOUT                             11:8 /* RWIVF */
#define NV_PME_HOST_CONFIG_SLAVE_NOTDETECTED                  16:16 /* RWIVF */
#define NV_PME_HOST_CONFIG_SLAVE_NOTDETECTED_FALSE       0x00000000 /* R---V */
#define NV_PME_HOST_CONFIG_SLAVE_NOTDETECTED_TRUE        0x00000001 /* R---V */
#define NV_PME_HOST_CONFIG_SLAVE_DETECTED                     20:20 /* RWIVF */
#define NV_PME_HOST_CONFIG_SLAVE_DETECTED_FALSE          0x00000000 /* R---V */
#define NV_PME_HOST_CONFIG_SLAVE_DETECTED_TRUE           0x00000001 /* R---V */
#define NV_PME_HOST_CONFIG_FOUT_SYSMEM                        24:24 /* RWIVF */
#define NV_PME_HOST_CONFIG_FOUT_SYSMEM_DISABLED          0x00000000 /* RW--V */
#define NV_PME_HOST_CONFIG_FOUT_SYSMEM_ENABLED           0x00000001 /* RW--V */
#define NV_PME_HOST_CONFIG_FIN_SYSMEM                         25:25 /* RWIVF */
#define NV_PME_HOST_CONFIG_FIN_SYSMEM_DISABLED           0x00000000 /* RW--V */
#define NV_PME_HOST_CONFIG_FIN_SYSMEM_ENABLED            0x00000001 /* RW--V */
#define NV_PME_HOST_CONFIG_FOUT_PAUSE                         26:26 /* RWIVF */
#define NV_PME_HOST_CONFIG_FOUT_PAUSE_DISABLED           0x00000000 /* RW--V */
#define NV_PME_HOST_CONFIG_FOUT_PAUSE_ENABLED            0x00000001 /* RW--V */
#define NV_PME_HOST_CONFIG_FIN_PAUSE                          27:27 /* RWIVF */
#define NV_PME_HOST_CONFIG_FIN_PAUSE_DISABLED            0x00000000 /* RW--V */
#define NV_PME_HOST_CONFIG_FIN_PAUSE_ENABLED             0x00000001 /* RW--V */
#define NV_PME_HOST_CONFIG_FIN_VIP_HOST_4X                    28:28 /* RWIVF */
#define NV_PME_HOST_CONFIG_FIN_VIP_HOST_4X_DISABLED      0x00000000 /* RW--V */
#define NV_PME_HOST_CONFIG_FIN_VIP_HOST_4X_ENABLED       0x00000001 /* RW--V */
#define NV_PME_HOST_CONFIG_FOUT_VIP_HOST_4X                   29:29 /* RWIVF */
#define NV_PME_HOST_CONFIG_FOUT_VIP_HOST_4X_DISABLED     0x00000000 /* RW--V */
#define NV_PME_HOST_CONFIG_FOUT_VIP_HOST_4X_ENABLED      0x00000001 /* RW--V */
#define NV_PME_HOST_CONFIG_FIN                                30:30 /* RWIVF */
#define NV_PME_HOST_CONFIG_FIN_DISABLED                  0x00000000 /* RW--V */
#define NV_PME_HOST_CONFIG_FIN_ENABLED                   0x00000001 /* RW--V */
#define NV_PME_HOST_CONFIG_FOUT                               31:31 /* RWIVF */
#define NV_PME_HOST_CONFIG_FOUT_DISABLED                 0x00000000 /* RW--V */
#define NV_PME_HOST_CONFIG_FOUT_ENABLED                  0x00000001 /* RW--V */
#define NV_PME_FOUT_ADDR                                 0x00200204 /* RWI4R */
#define NV_PME_FOUT_ADDR_FIFO                                   3:0 /* RWIVF */
#define NV_PME_FOUT_ADDR_DEVICE                                 9:8 /* RWIVF */
#define NV_PME_FIN_ADDR                                  0x00200208 /* RWI4R */
#define NV_PME_FIN_ADDR_FIFO                                    3:0 /* RWIVF */
#define NV_PME_FIN_ADDR_DEVICE                                  9:8 /* RWIVF */
#define NV_PME_656_CONFIG                                0x00200400 /* RWI4R */
#define NV_PME_656_CONFIG_TASKA_ENABLE                          0:0 /* RWXUF */
#define NV_PME_656_CONFIG_TASKB_ENABLE                          4:4 /* RWXUF */
#define NV_PME_656_CONFIG_TASKA_ONLY                            6:6 /* RWXUF */
#define NV_PME_656_CONFIG_TASKA_ONLY_DISABLED            0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_TASKA_ONLY_ENABLED             0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_ANC_MODE                              9:8 /* RWXUF */
#define NV_PME_656_CONFIG_ANC_MODE_DISABLED              0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_ANC_MODE_VBI1                  0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_ANC_MODE_VBI2                  0x00000002 /* RW--V */
#define NV_PME_656_CONFIG_ANC_MODE_ANC                   0x00000003 /* RW--V */
#define NV_PME_656_CONFIG_ANC_TASKB                           10:10 /* RWXUF */
#define NV_PME_656_CONFIG_ANC_TASKB_DISABLED             0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_ANC_TASKB_ENABLED              0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_ANC_TASKB_END                       11:11 /* RWXUF */
#define NV_PME_656_CONFIG_ANC_TASKB_END_DISABLED         0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_ANC_TASKB_END_ENABLED          0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_VBI_VERT                            12:12 /* RWXUF */
#define NV_PME_656_CONFIG_VBI_VERT_DISABLED              0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_VBI_VERT_ENABLED               0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_ANC_HNOTV                           16:16 /* RWXUF */
#define NV_PME_656_CONFIG_ANC_HNOTV_DISABLED             0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_ANC_HNOTV_ENABLED              0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_ANC_NOTHV                           17:17 /* RWXUF */
#define NV_PME_656_CONFIG_ANC_NOTHV_DISABLED             0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_ANC_NOTHV_ENABLED              0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_ANC_NOTHNOTV                        18:18 /* RWXUF */
#define NV_PME_656_CONFIG_ANC_NOTHNOTV_DISABLED          0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_ANC_NOTHNOTV_ENABLED           0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_ANC_HV                              19:19 /* RWXUF */
#define NV_PME_656_CONFIG_ANC_HV_DISABLED                0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_ANC_HV_ENABLED                 0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_ANC_IGNORE_PITCH                    20:20 /* RWXUF */
#define NV_PME_656_CONFIG_ANC_IGNORE_PITCH_DISABLED      0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_ANC_IGNORE_PITCH_ENABLED       0x00000001 /* RW--V */
#define NV_PME_656_CONFIG_VIDEO                               31:31 /* RWIVF */
#define NV_PME_656_CONFIG_VIDEO_8_BIT                    0x00000000 /* RW--V */
#define NV_PME_656_CONFIG_VIDEO_16_BIT                   0x00000001 /* RW--V */
#define NV_PME_NULL_DATA                                 0x00200404 /* RWI4R */
#define NV_PME_NULL_DATA_COMPARE                                0:0 /* RWIVF */
#define NV_PME_NULL_DATA_COMPARE_DISABLED                0x00000000 /* RWI-V */
#define NV_PME_NULL_DATA_COMPARE_ENABLED                 0x00000001 /* RW--V */
#define NV_PME_NULL_DATA_LINE_DETECT                            4:4 /* RWIVF */
#define NV_PME_NULL_DATA_LINE_DETECT_DISABLED            0x00000000 /* RWI-V */
#define NV_PME_NULL_DATA_LINE_DETECT_ENABLED             0x00000001 /* RW--V */
#define NV_PME_NULL_DATA_BYTE                                 31:24 /* RWXVF */
#define NV_PME_VIPREG_NBYTES                             0x00200300 /* RW-4R */
#define NV_PME_VIPREG_ADDR                               0x00200304 /* RW-4R */
#define NV_PME_VIPREG_ADDR_LA                                   7:0 /* RW-VF */
#define NV_PME_VIPREG_ADDR_UA                                  15:8 /* RW-VF */
#define NV_PME_VIPREG_DATA                               0x00200308 /* RW-4R */
#define NV_PME_VIPREG_DATA_BITS                                31:0 /* RW_VF */
#define NV_PME_VIPREG_CTRL                               0x0020030c /* RW-4R */
#define NV_PME_VIPREG_CTRL_READ                                 0:0 /* RWIVF */
#define NV_PME_VIPREG_CTRL_READ_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PME_VIPREG_CTRL_READ_PENDING                  0x00000001 /* R---V */
#define NV_PME_VIPREG_CTRL_READ_START                    0x00000001 /* -WI-V */
#define NV_PME_VIPREG_CTRL_WRITE                                8:8 /* RWIVF */
#define NV_PME_VIPREG_CTRL_WRITE_NOT_PENDING             0x00000000 /* RWI-V */
#define NV_PME_VIPREG_CTRL_WRITE_PENDING                 0x00000001 /* R---V */
#define NV_PME_VIPREG_CTRL_WRITE_START                   0x00000001 /* -WI-V */
#define NV_PME_FOUT_BUFF0_START                          0x00200340 /* RWI4R */
#define NV_PME_FOUT_BUFF0_START_ADDRESS                        31:4 /* RWXUF */
#define NV_PME_FOUT_BUFF1_START                          0x00200344 /* RWI4R */
#define NV_PME_FOUT_BUFF1_START_ADDRESS                        31:4 /* RWXUF */
#define NV_PME_FOUT_BUFF0_LENGTH                         0x00200348 /* RWI4R */
#define NV_PME_FOUT_BUFF0_LENGTH_BITS                          23:4 /* RWXUF */
#define NV_PME_FOUT_BUFF1_LENGTH                         0x0020034c /* RWI4R */
#define NV_PME_FOUT_BUFF1_LENGTH_BITS                          23:4 /* RWXUF */
#define NV_PME_FOUT_ME_STATE                             0x00200350 /* RW-4R */
#define NV_PME_FOUT_ME_STATE_BUFF0_INTR_NOTIFY                  0:0 /* RWIVF */
#define NV_PME_FOUT_ME_STATE_BUFF1_INTR_NOTIFY                  4:4 /* RWXVF */
#define NV_PME_FOUT_ME_STATE_BUFF0_IN_USE                       8:8 /* RWXVF */
#define NV_PME_FOUT_ME_STATE_BUFF1_IN_USE                     12:12 /* RWXVF */
#define NV_PME_FOUT_ME_STATE_CURRENT_BUFFER                   16:16 /* RWXVF */
#define NV_PME_FOUT_ME_STATE_CURRENT_BUFFER_0            0x00000000 /* RW--V */
#define NV_PME_FOUT_ME_STATE_CURRENT_BUFFER_1            0x00000001 /* RW--V */
#define NV_PME_FOUT_SU_STATE                             0x00200354 /* RW-4R */
#define NV_PME_FOUT_SU_STATE_BUFF0_IN_USE                     16:16 /* RWXVF */
#define NV_PME_FOUT_SU_STATE_BUFF1_IN_USE                     20:20 /* RWXVF */
#define NV_PME_FOUT_RM_STATE                             0x00200358 /* RW-4R */
#define NV_PME_FOUT_RM_STATE_BUFF0_INTR_NOTIFY                  0:0 /* RWXVF */
#define NV_PME_FOUT_RM_STATE_BUFF1_INTR_NOTIFY                  4:4 /* RWXVF */
#define NV_PME_FOUT_CURRENT                              0x0020035c /* R-I4R */
#define NV_PME_FOUT_CURRENT_POS                                31:0 /* R-XUF */
#define NV_PME_FIN_BUFF0_START                           0x00200380 /* RWI4R */
#define NV_PME_FIN_BUFF0_START_ADDRESS                         31:4 /* RWXUF */
#define NV_PME_FIN_BUFF1_START                           0x00200384 /* RWI4R */
#define NV_PME_FIN_BUFF1_START_ADDRESS                         31:4 /* RWXUF */
#define NV_PME_FIN_BUFF0_LENGTH                          0x00200388 /* RWI4R */
#define NV_PME_FIN_BUFF0_LENGTH_BITS                           23:4 /* RWXUF */
#define NV_PME_FIN_BUFF1_LENGTH                          0x0020038c /* RWI4R */
#define NV_PME_FIN_BUFF1_LENGTH_BITS                           23:4 /* RWXUF */
#define NV_PME_FIN_ME_STATE                              0x00200390 /* RW-4R */
#define NV_PME_FIN_ME_STATE_BUFF0_INTR_NOTIFY                   0:0 /* RWIVF */
#define NV_PME_FIN_ME_STATE_BUFF1_INTR_NOTIFY                   4:4 /* RWXVF */
#define NV_PME_FIN_ME_STATE_BUFF0_IN_USE                        8:8 /* RWXVF */
#define NV_PME_FIN_ME_STATE_BUFF1_IN_USE                      12:12 /* RWXVF */
#define NV_PME_FIN_ME_STATE_CURRENT_BUFFER                    16:16 /* RWXVF */
#define NV_PME_FIN_ME_STATE_CURRENT_BUFFER_0             0x00000000 /* RW--V */
#define NV_PME_FIN_ME_STATE_CURRENT_BUFFER_1             0x00000001 /* RW--V */
#define NV_PME_FIN_SU_STATE                              0x00200394 /* RW-4R */
#define NV_PME_FIN_SU_STATE_BUFF0_IN_USE                      16:16 /* RWXVF */
#define NV_PME_FIN_SU_STATE_BUFF1_IN_USE                      20:20 /* RWXVF */
#define NV_PME_FIN_RM_STATE                              0x00200398 /* RW-4R */
#define NV_PME_FIN_RM_STATE_BUFF0_INTR_NOTIFY                   0:0 /* RWXVF */
#define NV_PME_FIN_RM_STATE_BUFF1_INTR_NOTIFY                   4:4 /* RWXVF */
#define NV_PME_FIN_CURRENT                               0x0020039c /* R-I4R */
#define NV_PME_FIN_CURRENT_POS                                 31:0 /* R-XUF */
#define NV_PME_VBI_REGION                                0x00200408 /* RWI4R */
#define NV_PME_VBI_REGION_START_LINE                            4:0 /* RWX-F */
#define NV_PME_VBI_REGION_NUM_LINES                           20:16 /* RWX-F */
#define NV_PME_ANC_BUFF0_START                           0x00200410 /* RWI4R */
#define NV_PME_ANC_BUFF0_START_ADDRESS                         26:4 /* RWXUF */
#define NV_PME_ANC_BUFF1_START                           0x00200414 /* RWI4R */
#define NV_PME_ANC_BUFF1_START_ADDRESS                         26:4 /* RWXUF */
#define NV_PME_ANC_BUFF0_PITCH                           0x00200418 /* RWI4R */
#define NV_PME_ANC_BUFF0_PITCH_VALUE                           13:4 /* RWXUF */
#define NV_PME_ANC_BUFF1_PITCH                           0x0020041c /* RWI4R */
#define NV_PME_ANC_BUFF1_PITCH_VALUE                           13:4 /* RWXUF */
#define NV_PME_ANC_BUFF0_LENGTH                          0x00200420 /* RWI4R */
#define NV_PME_ANC_BUFF0_LENGTH_VALUE                          19:4 /* RWXUF */
#define NV_PME_ANC_BUFF1_LENGTH                          0x00200424 /* RWI4R */
#define NV_PME_ANC_BUFF1_LENGTH_VALUE                          19:4 /* RWXUF */
#define NV_PME_ANC_ME_STATE                              0x00200428 /* RW-4R */
#define NV_PME_ANC_ME_STATE_BUFF0_INTR_NOTIFY                   0:0 /* RWXVF */
#define NV_PME_ANC_ME_STATE_BUFF1_INTR_NOTIFY                   4:4 /* RWXVF */
#define NV_PME_ANC_ME_STATE_BUFF0_ERROR_CODE                   10:8 /* RWXVF */
#define NV_PME_ANC_ME_STATE_BUFF1_ERROR_CODE                  14:12 /* RWXVF */
#define NV_PME_ANC_ME_STATE_BUFF0_IN_USE                      16:16 /* RWXVF */
#define NV_PME_ANC_ME_STATE_BUFF1_IN_USE                      20:20 /* RWXVF */
#define NV_PME_ANC_ME_STATE_CURRENT_BUFFER                    24:24 /* RWXVF */
#define NV_PME_ANC_ME_STATE_CURRENT_BUFFER_0             0x00000000 /* RW--V */
#define NV_PME_ANC_ME_STATE_CURRENT_BUFFER_1             0x00000001 /* RW--V */
#define NV_PME_ANC_SU_STATE                              0x0020042c /* RW-4R */
#define NV_PME_ANC_SU_STATE_BUFF0_FIELD                         8:8 /* RWXVF */
#define NV_PME_ANC_SU_STATE_BUFF1_FIELD                       12:12 /* RWXVF */
#define NV_PME_ANC_SU_STATE_BUFF0_IN_USE                      16:16 /* RWXVF */
#define NV_PME_ANC_SU_STATE_BUFF1_IN_USE                      20:20 /* RWXVF */
#define NV_PME_ANC_RM_STATE                              0x00200430 /* RW-4R */
#define NV_PME_ANC_RM_STATE_BUFF0_INTR_NOTIFY                   0:0 /* RWXVF */
#define NV_PME_ANC_RM_STATE_BUFF1_INTR_NOTIFY                   4:4 /* RWXVF */
#define NV_PME_ANC_CURRENT                               0x00200434 /* R--4R */
#define NV_PME_ANC_CURRENT_POS                                 27:0 /* R-XVF */
#define NV_PME_TASKA_BUFF0_START                         0x00200440 /* RWI4R */
#define NV_PME_TASKA_BUFF0_START_ADDRESS                       26:4 /* RWXUF */
#define NV_PME_TASKA_BUFF1_START                         0x00200444 /* RWI4R */
#define NV_PME_TASKA_BUFF1_START_ADDRESS                       26:4 /* RWXUF */
#define NV_PME_TASKA_BUFF0_PITCH                         0x00200448 /* RWI4R */
#define NV_PME_TASKA_BUFF0_PITCH_VALUE                         13:4 /* RWXUF */
#define NV_PME_TASKA_BUFF1_PITCH                         0x0020044c /* RWI4R */
#define NV_PME_TASKA_BUFF1_PITCH_VALUE                         13:4 /* RWXUF */
#define NV_PME_TASKA_BUFF0_LENGTH                        0x00200450 /* RWI4R */
#define NV_PME_TASKA_BUFF0_LENGTH_VALUE                        23:4 /* RWXUF */
#define NV_PME_TASKA_BUFF1_LENGTH                        0x00200454 /* RWI4R */
#define NV_PME_TASKA_BUFF1_LENGTH_VALUE                        23:4 /* RWXUF */
#define NV_PME_TASKA_LINE_LENGTH                         0x002004f0 /* RWI4R */
#define NV_PME_TASKA_LINE_LENGTH_VALUE                         13:2 /* RWXUF */
#define NV_PME_TASKA_ME_STATE                            0x00200458 /* RW-4R */
#define NV_PME_TASKA_ME_STATE_BUFF0_INTR_NOTIFY                 0:0 /* RWXVF */
#define NV_PME_TASKA_ME_STATE_BUFF1_INTR_NOTIFY                 4:4 /* RWXVF */
#define NV_PME_TASKA_ME_STATE_RP_FLAGS_BUFF0                    8:5 /* RW--F */
#define NV_PME_TASKA_ME_STATE_BUFF0_ERROR_CODE                 11:9 /* RWXVF */
#define NV_PME_TASKA_ME_STATE_BUFF1_ERROR_CODE                14:12 /* RWXVF */
#define NV_PME_TASKA_ME_STATE_BUFF0_IN_USE                    16:16 /* RWXVF */
#define NV_PME_TASKA_ME_STATE_BUFF1_IN_USE                    20:20 /* RWXVF */
#define NV_PME_TASKA_ME_STATE_CURRENT_BUFFER                  24:24 /* RWXVF */
#define NV_PME_TASKA_ME_STATE_CURRENT_BUFFER_0           0x00000000 /* RW--V */
#define NV_PME_TASKA_ME_STATE_CURRENT_BUFFER_1           0x00000001 /* RW--V */
#define NV_PME_TASKA_ME_STATE_RP_FLAGS_BUFF1                  28:25 /* RW--F */
#define NV_PME_TASKA_SU_STATE                            0x0020045c /* RW-4R */
#define NV_PME_TASKA_SU_STATE_BUFF0_FIELD                       8:8 /* RWXVF */
#define NV_PME_TASKA_SU_STATE_BUFF1_FIELD                     12:12 /* RWXVF */
#define NV_PME_TASKA_SU_STATE_BUFF0_IN_USE                    16:16 /* RWXVF */
#define NV_PME_TASKA_SU_STATE_BUFF1_IN_USE                    20:20 /* RWXVF */
#define NV_PME_TASKA_RM_STATE                            0x00200460 /* RW-4R */
#define NV_PME_TASKA_RM_STATE_BUFF0_INTR_NOTIFY                 0:0 /* RWXVF */
#define NV_PME_TASKA_RM_STATE_BUFF1_INTR_NOTIFY                 4:4 /* RWXVF */
#define NV_PME_TASKA_Y_CROP                              0x00200464 /* RW-4R */
#define NV_PME_TASKA_Y_CROP_STARTLINE                           8:0 /* RWXVF */
#define NV_PME_TASKA_Y_SCALE                             0x00200468 /* RW-4R */
#define NV_PME_TASKA_Y_SCALE_INCR                              10:0 /* RWXVF */
#define NV_PME_TASKA_X_SCALE                             0x0020046c /* RW-4R */
#define NV_PME_TASKA_X_SCALE_INCR                              27:0 /* RWXVF */
#define NV_PME_TASKA_X_SCALE_FILTER                           31:31 /* RWXVF */
#define NV_PME_TASKA_X_SCALE_FILTER_DISABLE              0x00000000 /* RWI-V */
#define NV_PME_TASKA_X_SCALE_FILTER_ENABLE               0x00000001 /* RW--V */
#define NV_PME_TASKB_BUFF0_START                         0x00200470 /* RWI4R */
#define NV_PME_TASKB_BUFF0_START_ADDRESS                       26:4 /* RWXUF */
#define NV_PME_TASKB_BUFF1_START                         0x00200474 /* RWI4R */
#define NV_PME_TASKB_BUFF1_START_ADDRESS                       26:4 /* RWXUF */
#define NV_PME_TASKB_BUFF0_PITCH                         0x00200478 /* RWI4R */
#define NV_PME_TASKB_BUFF0_PITCH_VALUE                         13:4 /* RWXUF */
#define NV_PME_TASKB_BUFF1_PITCH                         0x0020047c /* RWI4R */
#define NV_PME_TASKB_BUFF1_PITCH_VALUE                         13:4 /* RWXUF */
#define NV_PME_TASKB_BUFF0_LENGTH                        0x00200480 /* RWI4R */
#define NV_PME_TASKB_BUFF0_LENGTH_VALUE                        23:4 /* RWXUF */
#define NV_PME_TASKB_BUFF1_LENGTH                        0x00200484 /* RWI4R */
#define NV_PME_TASKB_BUFF1_LENGTH_VALUE                        23:4 /* RWXUF */
#define NV_PME_TASKB_LINE_LENGTH                         0x002004f4 /* RWI4R */
#define NV_PME_TASKB_LINE_LENGTH_VALUE                         13:2 /* RWXUF */
#define NV_PME_TASKB_ME_STATE                            0x00200488 /* RW-4R */
#define NV_PME_TASKB_ME_STATE_BUFF0_INTR_NOTIFY                 0:0 /* RWXVF */
#define NV_PME_TASKB_ME_STATE_BUFF1_INTR_NOTIFY                 4:4 /* RWXVF */
#define NV_PME_TASKB_ME_STATE_RP_FLAGS_BUFF0                    8:5 /* RW--F */
#define NV_PME_TASKB_ME_STATE_BUFF0_ERROR_CODE                 11:9 /* RWXVF */
#define NV_PME_TASKB_ME_STATE_BUFF1_ERROR_CODE                14:12 /* RWXVF */
#define NV_PME_TASKB_ME_STATE_BUFF0_IN_USE                    16:16 /* RWXVF */
#define NV_PME_TASKB_ME_STATE_BUFF1_IN_USE                    20:20 /* RWXVF */
#define NV_PME_TASKB_ME_STATE_CURRENT_BUFFER                  24:24 /* RWXVF */
#define NV_PME_TASKB_ME_STATE_CURRENT_BUFFER_0           0x00000000 /* RW--V */
#define NV_PME_TASKB_ME_STATE_CURRENT_BUFFER_1           0x00000001 /* RW--V */
#define NV_PME_TASKB_ME_STATE_RP_FLAGS_BUFF1                  28:25 /* R---F */
#define NV_PME_TASKB_SU_STATE                            0x0020048c /* RW-4R */
#define NV_PME_TASKB_SU_STATE_BUFF0_FIELD                       8:8 /* RWXVF */
#define NV_PME_TASKB_SU_STATE_BUFF1_FIELD                     12:12 /* RWXVF */
#define NV_PME_TASKB_SU_STATE_BUFF0_IN_USE                    16:16 /* RWXVF */
#define NV_PME_TASKB_SU_STATE_BUFF1_IN_USE                    20:20 /* RWXVF */
#define NV_PME_TASKB_RM_STATE                            0x00200490 /* RW-4R */
#define NV_PME_TASKB_RM_STATE_BUFF0_INTR_NOTIFY                 0:0 /* RWXVF */
#define NV_PME_TASKB_RM_STATE_BUFF1_INTR_NOTIFY                 4:4 /* RWXVF */
#define NV_PME_TASKB_Y_CROP                              0x00200494 /* RW-4R */
#define NV_PME_TASKB_Y_CROP_STARTLINE                           8:0 /* RWXVF */
#define NV_PME_TASKB_Y_SCALE                             0x00200498 /* RW-4R */
#define NV_PME_TASKB_Y_SCALE_INCR                              10:0 /* RWXVF */
#define NV_PME_TASKB_X_SCALE                             0x0020049c /* RW-4R */
#define NV_PME_TASKB_X_SCALE_INCR                              27:0 /* RWXVF */
#define NV_PME_TASKB_X_SCALE_FILTER                           31:31 /* RWXVF */
#define NV_PME_TASKB_X_SCALE_FILTER_DISABLE              0x00000000 /* RWI-V */
#define NV_PME_TASKB_X_SCALE_FILTER_ENABLE               0x00000001 /* RW--V */
#define NV_PME_TASK_CURRENT                              0x002004a0 /* RW-4R */
#define NV_PME_TASK_CURRENT_POS                                27:0 /* RWXVF */
#define NV_PME_TASK_CURRENT_TASK                              31:31 /* RWXVF */
#define NV_PME_HORIZ_WGHTS_A(i)                  (0x002004b0+(i)*4) /* -W-4A */
#define NV_PME_HORIZ_WGHTS_A__SIZE_1                              8 /*       */
#define NV_PME_HORIZ_WGHTS_A_0                                  7:0 /* -WXVF */
#define NV_PME_HORIZ_WGHTS_A_1                                 15:8 /* -WXVF */
#define NV_PME_HORIZ_WGHTS_A_2                                24:16 /* -WXVF */
#define NV_PME_HORIZ_WGHTS_B(i)                  (0x002004d0+(i)*4) /* -W-4A */
#define NV_PME_HORIZ_WGHTS_B__SIZE_1                              8 /*       */
#define NV_PME_HORIZ_WGHTS_B_3                                  7:0 /* -WXVF */
#define NV_PME_HORIZ_WGHTS_B_4                                 15:8 /* -WXVF */
/* dev_ext_devices.ref */
#define NV_PDAC                               0x00680FFF:0x00680000 /* RW--D */
#define NV_PDAC_DATA(i)                          (0x00680000+(i)*4) /* RW-4A */
#define NV_PDAC_DATA__SIZE_1                                     16 /*       */
#define NV_PDAC_DATA_VALUE                                      7:0 /* RW-VF */
/* dev_ext_devices.ref */
/* dev_ext_devices.ref */
/* dev_fb.ref */
#define NV_PFB_DEBUG_0                                   0x00100080 /* RW-4R */
#define NV_PFB_DEBUG_0_CLM1                                     0:0 /* RWIVF */
#define NV_PFB_DEBUG_0_CLM1_DISABLED                     0x00000000 /* RWI-V */
#define NV_PFB_DEBUG_0_CLM1_ENABLED                      0x00000001 /* RW--V */
#define NV_PFB_CFG                                       0x00100200 /* RW-4R */
#define NV_PFB_CFG_TYPE                                         0:0 /* RWIVF */
#define NV_PFB_CFG_TYPE_SDR                              0x00000000 /* RWI-V */
#define NV_PFB_CFG_TYPE_DDR                              0x00000001 /* RW--V */
#define NV_PFB_CFG_BUS                                          4:4 /* RWIVF */
#define NV_PFB_CFG_BUS_64                                0x00000000 /* RWI-V */
#define NV_PFB_CFG_BUS_128                               0x00000001 /* RW--V */
#define NV_PFB_CFG_RAM                                          8:8 /* RWIVF */
#define NV_PFB_CFG_RAM_8                                 0x00000000 /* RWI-V */
#define NV_PFB_CFG_RAM_32                                0x00000001 /* RW--V */
#define NV_PFB_CFG_EXTBANK                                    12:12 /* RWIVF */
#define NV_PFB_CFG_EXTBANK_0                             0x00000000 /* RWI-V */
#define NV_PFB_CFG_EXTBANK_1                             0x00000001 /* RW--V */
#define NV_PFB_CFG_BANK                                       16:16 /* RWI-F */
#define NV_PFB_CFG_BANK_1                                0x00000000 /* RWI-V */
#define NV_PFB_CFG_BANK_2                                0x00000001 /* RW--V */
#define NV_PFB_CFG_ROW                                        23:20 /* RWI-F */
#define NV_PFB_CFG_ROW_9                                 0x00000009 /* RWI-V */
#define NV_PFB_CFG_ROW_10                                0x0000000A /* RW--V */
#define NV_PFB_CFG_ROW_11                                0x0000000B /* RW--V */
#define NV_PFB_CFG_ROW_12                                0x0000000C /* RW--V */
#define NV_PFB_CFG_COL                                        24:24 /* RWIVF */
#define NV_PFB_CFG_COL_8                                 0x00000000 /* RWI-V */
#define NV_PFB_CFG_COL_9                                 0x00000001 /* RW--V */
#define NV_PFB_CFG_COLU                                       27:25 /* C-IVF */
#define NV_PFB_CFG_COLU_4                                0x00000004 /* C-I-V */
#define NV_PFB_CFG_DQS                                        28:28 /* RWIVF */
#define NV_PFB_CFG_DQS_NORMAL                            0x00000000 /* RWI-V */
#define NV_PFB_CFG_DQS_EARLY                             0x00000001 /* RW--V */
#define NV_PFB_CSTATUS                                   0x0010020C /* R--4R */
#define NV_PFB_CSTATUS_RAMAMOUNT                              27:20 /* R--VF */
#define NV_PFB_CSTATUS_RAMAMOUNT_2M                      0x00000002 /* R---V */
#define NV_PFB_CSTATUS_RAMAMOUNT_4M                      0x00000004 /* R---V */
#define NV_PFB_CSTATUS_RAMAMOUNT_8M                      0x00000008 /* R---V */
#define NV_PFB_CSTATUS_RAMAMOUNT_16M                     0x00000010 /* R---V */
#define NV_PFB_CSTATUS_RAMAMOUNT_32M                     0x00000020 /* R---V */
#define NV_PFB_CSTATUS_RAMAMOUNT_64M                     0x00000040 /* R---V */
#define NV_PFB_CSTATUS_RAMAMOUNT_128M                    0x00000080 /* R---V */
#define NV_PFB_REFCTRL                                   0x00100210 /* RW-4R */
#define NV_PFB_REFCTRL_PUT                                      4:0 /* RWI-F */
#define NV_PFB_REFCTRL_PUT_0                             0x00000000 /* RWI-V */
#define NV_PFB_REFCTRL_GET                                     12:8 /* RWI-F */
#define NV_PFB_REFCTRL_GET_0                             0x00000000 /* RWI-V */
#define NV_PFB_REFCTRL_VALID                                  31:31 /* RWI-F */
#define NV_PFB_REFCTRL_VALID_0                           0x00000000 /* RWI-V */
#define NV_PFB_REFCTRL_VALID_1                           0x00000001 /* RW--V */
#define NV_PFB_NVM                                       0x00100214 /* RW-4R */
#define NV_PFB_NVM_MODE                                         0:0 /* RWIVF */
#define NV_PFB_NVM_MODE_DISABLE                          0x00000000 /* RWI-V */
#define NV_PFB_NVM_MODE_ENABLE                           0x00000001 /* RW--V */
#define NV_PFB_NVM_LIMIT                                        7:4 /* RW-VF */
#define NV_PFB_NVM_LIMIT_64K                             0x00000000 /* RW--V */
#define NV_PFB_NVM_LIMIT_128K                            0x00000001 /* RW--V */
#define NV_PFB_NVM_LIMIT_192K                            0x00000002 /* RW--V */
#define NV_PFB_NVM_LIMIT_256K                            0x00000003 /* RW--V */
#define NV_PFB_NVM_LIMIT_320K                            0x00000004 /* RW--V */
#define NV_PFB_NVM_LIMIT_384K                            0x00000005 /* RW--V */
#define NV_PFB_NVM_LIMIT_448K                            0x00000006 /* RW--V */
#define NV_PFB_NVM_LIMIT_512K                            0x00000007 /* RW--V */
#define NV_PFB_NVM_LIMIT_576K                            0x00000008 /* RW--V */
#define NV_PFB_NVM_LIMIT_640K                            0x00000009 /* RW--V */
#define NV_PFB_NVM_LIMIT_704K                            0x0000000A /* RW--V */
#define NV_PFB_NVM_LIMIT_768K                            0x0000000B /* RW--V */
#define NV_PFB_NVM_LIMIT_832K                            0x0000000C /* RW--V */
#define NV_PFB_NVM_LIMIT_896K                            0x0000000D /* RW--V */
#define NV_PFB_NVM_LIMIT_960K                            0x0000000E /* RW--V */
#define NV_PFB_NVM_LIMIT_1024K                           0x0000000F /* RW--V */
#define NV_PFB_PIN                                       0x00100218 /* RW-4R */
#define NV_PFB_PIN_CKE                                          0:0 /* RWI-F */
#define NV_PFB_PIN_CKE_POWERDOWN                         0x00000000 /* RWI-V */
#define NV_PFB_PIN_CKE_NORMAL                            0x00000001 /* RW--V */
#define NV_PFB_PIN_DQM                                          4:4 /* RWI-F */
#define NV_PFB_PIN_DQM_NORMAL                            0x00000000 /* RW--V */
#define NV_PFB_PIN_DQM_INACTIVE                          0x00000001 /* RWI-V */
#define NV_PFB_PAD                                       0x0010021C /* RW-4R */
#define NV_PFB_PAD_CKE                                          0:0 /* RWI-F */
#define NV_PFB_PAD_CKE_TRISTATE                          0x00000000 /* RWI-V */
#define NV_PFB_PAD_CKE_NORMAL                            0x00000001 /* RW--V */
#define NV_PFB_TIMING0                                   0x00100220 /* RW-4R */
#define NV_PFB_TIMING0_RC                                       4:0 /* RWIVF */
#define NV_PFB_TIMING0_RC_31                             0x0000001F /* RWI-V */
#define NV_PFB_TIMING0_RFC                                     12:8 /* RWIVF */
#define NV_PFB_TIMING0_RFC_31                            0x0000001F /* RWI-V */
#define NV_PFB_TIMING0_RAS                                    20:16 /* RWIVF */
#define NV_PFB_TIMING0_RAS_31                            0x0000001F /* RWI-V */
#define NV_PFB_TIMING0_RCD                                    27:24 /* RWIVF */
#define NV_PFB_TIMING0_RCD_15                            0x0000000F /* RWI-V */
#define NV_PFB_TIMING0_RP                                     31:28 /* RWIVF */
#define NV_PFB_TIMING0_RP_15                             0x0000000F /* RWI-V */
#define NV_PFB_TIMING1                                   0x00100224 /* RW-4R */
#define NV_PFB_TIMING1_R2W                                      6:4 /* RWIVF */
#define NV_PFB_TIMING1_R2W_7                             0x00000007 /* RWI-V */
#define NV_PFB_TIMING1_R2P                                     10:8 /* RWIVF */
#define NV_PFB_TIMING1_R2P_7                             0x00000007 /* RWI-V */
#define NV_PFB_TIMING1_REXT                                   13:12 /* RWIVF */
#define NV_PFB_TIMING1_REXT_1                            0x00000001 /* RW--V */
#define NV_PFB_TIMING1_REXT_2                            0x00000002 /* RWI-V */
#define NV_PFB_TIMING1_W2R                                    18:16 /* RWIVF */
#define NV_PFB_TIMING1_W2R_7                             0x00000007 /* RWI-V */
#define NV_PFB_TIMING1_W2P                                    22:20 /* RWIVF */
#define NV_PFB_TIMING1_W2P_7                             0x00000007 /* RWI-V */
#define NV_PFB_TIMING1_RRD                                    26:24 /* RWIVF */
#define NV_PFB_TIMING1_RRD_7                             0x00000007 /* RWI-V */
#define NV_PFB_TIMING2                                   0x00100228 /* RW-4R */
#define NV_PFB_TIMING2_REFRESH                                 15:5 /* RW-VF */
#define NV_PFB_TIMING2_REFRESH_0                         0x00000000 /* RWI-V */
#define NV_PFB_TIMING2_REFRESH_LO                               4:0 /* C-IVF */
#define NV_PFB_TIMING2_REFRESH_LO_1F                     0x0000001F /* C-I-V */
#define NV_PFB_TILE(i)                          (0x00100240+(i)*16) /* RW-4A */
#define NV_PFB_TILE__SIZE_1                                       8 /*       */
#define NV_PFB_TILE_ADR                                       26:14 /* RW-UF */
#define NV_PFB_TILE_REGION                                    31:31 /* RWIVF */
#define NV_PFB_TILE_REGION_INVALID                       0x00000000 /* RWI-V */
#define NV_PFB_TILE_REGION_VALID                         0x00000001 /* RW--V */
#define NV_PFB_TLIMIT(i)                        (0x00100244+(i)*16) /* RW-4A */
#define NV_PFB_TLIMIT__SIZE_1                                     8 /*       */
#define NV_PFB_TLIMIT_ADR                                     26:14 /* RW-UF */
#define NV_PFB_TLIMIT_ADR_LO                                   13:0 /* C-IVF */
#define NV_PFB_TLIMIT_ADR_LO_3FFF                       0x000003FFF /* C-I-V */
#define NV_PFB_TSIZE(i)                         (0x00100248+(i)*16) /* RW-4A */
#define NV_PFB_TSIZE__SIZE_1                                      8 /*       */
#define NV_PFB_TSIZE_PITCH                                     15:8 /* RW-UF */
#define NV_PFB_TSIZE_PITCH_0200                          0x00000002 /* RW--V */
#define NV_PFB_TSIZE_PITCH_0400                          0x00000004 /* RW--V */
#define NV_PFB_TSIZE_PITCH_0600                          0x00000006 /* RW--V */
#define NV_PFB_TSIZE_PITCH_0800                          0x00000008 /* RW--V */
#define NV_PFB_TSIZE_PITCH_0A00                          0x0000000A /* RW--V */
#define NV_PFB_TSIZE_PITCH_0C00                          0x0000000C /* RW--V */
#define NV_PFB_TSIZE_PITCH_0E00                          0x0000000E /* RW--V */
#define NV_PFB_TSIZE_PITCH_1000                          0x00000010 /* RW--V */
#define NV_PFB_TSIZE_PITCH_1400                          0x00000014 /* RW--V */
#define NV_PFB_TSIZE_PITCH_1800                          0x00000018 /* RW--V */
#define NV_PFB_TSIZE_PITCH_1C00                          0x0000001C /* RW--V */
#define NV_PFB_TSIZE_PITCH_2000                          0x00000020 /* RW--V */
#define NV_PFB_TSIZE_PITCH_2800                          0x00000028 /* RW--V */
#define NV_PFB_TSIZE_PITCH_3000                          0x00000030 /* RW--V */
#define NV_PFB_TSIZE_PITCH_3800                          0x00000038 /* RW--V */
#define NV_PFB_TSIZE_PITCH_4000                          0x00000040 /* RW--V */
#define NV_PFB_TSIZE_PITCH_5000                          0x00000050 /* RW--V */
#define NV_PFB_TSIZE_PITCH_6000                          0x00000060 /* RW--V */
#define NV_PFB_TSIZE_PITCH_7000                          0x00000070 /* RW--V */
#define NV_PFB_TSIZE_PITCH_8000                          0x00000080 /* RW--V */
#define NV_PFB_TSIZE_PITCH_A000                          0x000000A0 /* RW--V */
#define NV_PFB_TSIZE_PITCH_C000                          0x000000C0 /* RW--V */
#define NV_PFB_TSIZE_PITCH_E000                          0x000000E0 /* RW--V */
#define NV_PFB_TSTATUS(i)                       (0x0010024C+(i)*16) /* R--4A */
#define NV_PFB_TSTATUS__SIZE_1                                    8 /*       */
#define NV_PFB_TSTATUS_PRIME                                    1:0 /* R--VF */
#define NV_PFB_TSTATUS_PRIME_1                           0x00000000 /* R---V */
#define NV_PFB_TSTATUS_PRIME_3                           0x00000001 /* R---V */
#define NV_PFB_TSTATUS_PRIME_5                           0x00000002 /* R---V */
#define NV_PFB_TSTATUS_PRIME_7                           0x00000003 /* R---V */
#define NV_PFB_TSTATUS_FACTOR                                   6:4 /* R--VF */
#define NV_PFB_TSTATUS_FACTOR_1                          0x00000000 /* R---V */
#define NV_PFB_TSTATUS_FACTOR_2                          0x00000001 /* R---V */
#define NV_PFB_TSTATUS_FACTOR_4                          0x00000002 /* R---V */
#define NV_PFB_TSTATUS_FACTOR_8                          0x00000003 /* R---V */
#define NV_PFB_TSTATUS_FACTOR_16                         0x00000004 /* R---V */
#define NV_PFB_TSTATUS_FACTOR_32                         0x00000005 /* R---V */
#define NV_PFB_TSTATUS_FACTOR_64                         0x00000006 /* R---V */
#define NV_PFB_TSTATUS_FACTOR_128                        0x00000007 /* R---V */
#define NV_PFB_TSTATUS_REGION                                 31:31 /* R-I-F */
#define NV_PFB_TSTATUS_REGION_INVALID                    0x00000000 /* R-I-V */
#define NV_PFB_TSTATUS_REGION_VALID                      0x00000001 /* R---V */
#define NV_PFB_MRS                                       0x001002C0 /* RW-4R */
#define NV_PFB_MRS_CL                                           4:4 /* RWIVF */
#define NV_PFB_MRS_CL_2                                  0x00000000 /* RW--V */
#define NV_PFB_MRS_CL_3                                  0x00000001 /* RWI-V */
#define NV_PFB_MRS_CLU                                          6:5 /* C-IVF */
#define NV_PFB_MRS_CLU_1                                 0x00000001 /* C-I-V */
#define NV_PFB_MRS_DLL                                          8:8 /* RWI-F */
#define NV_PFB_MRS_DLL_NORMAL                            0x00000000 /* RWI-V */
#define NV_PFB_MRS_DLL_RESET                             0x00000001 /* RW--V */
#define NV_PFB_EMRS                                      0x001002C4 /* RW-4R */
#define NV_PFB_EMRS_DLL                                         0:0 /* RWI-F */
#define NV_PFB_EMRS_DLL_ENABLE                           0x00000000 /* RW--V */
#define NV_PFB_EMRS_DLL_DISABLE                          0x00000001 /* RWI-V */
#define NV_PFB_REF                                       0x001002D0 /* -W-4R */
#define NV_PFB_REF_CMD                                          0:0 /* -W--F */
#define NV_PFB_REF_CMD_REFRESH                           0x00000001 /* -W--V */
#define NV_PFB_PRE                                       0x001002D4 /* -W-4R */
#define NV_PFB_PRE_CMD                                          0:0 /* -W--F */
#define NV_PFB_PRE_CMD_PRECHARGE                         0x00000001 /* -W--V */
#define NV_PFB_SELF_REF                                  0x001002d8
#define NV_PFB_SELF_REF_CMD                                     0:0
#define NV_PFB_SELF_REF_CMD_ENABLED                      0x00000001
#define NV_PFB_STRAP                                     0x00101000 /* R--4R */
#define NV_PFB_STRAP_PCI_AD                                     0:0 /* R-XVF */
#define NV_PFB_STRAP_PCI_AD_REVERSED                     0x00000000 /* R---V */
#define NV_PFB_STRAP_PCI_AD_NORMAL                       0x00000001 /* R---V */
#define NV_PFB_STRAP_SUB_VENDOR                                 1:1 /* R-XVF */
#define NV_PFB_STRAP_SUB_VENDOR_NO_BIOS                  0x00000000 /* R---V */
#define NV_PFB_STRAP_SUB_VENDOR_BIOS                     0x00000001 /* R---V */
#define NV_PFB_STRAP_RAMCFG                                     5:2 /* R-XVF */
#define NV_PFB_STRAP_CRYSTAL                                    6:6 /* R-XVF */
#define NV_PFB_STRAP_CRYSTAL_13500K                      0x00000000 /* R---V */
#define NV_PFB_STRAP_CRYSTAL_14318180                    0x00000001 /* R---V */
#define NV_PFB_STRAP_TVMODE                                     8:7 /* R-XVF */
#define NV_PFB_STRAP_TVMODE_SECAM                        0x00000000 /* R---V */
#define NV_PFB_STRAP_TVMODE_NTSC                         0x00000001 /* R---V */
#define NV_PFB_STRAP_TVMODE_PAL                          0x00000002 /* R---V */
#define NV_PFB_STRAP_TVMODE_DISABLED                     0x00000003 /* R---V */
#define NV_PFB_STRAP_AGP_4X                                     9:9 /* R-XVF */
#define NV_PFB_STRAP_AGP_4X_ENABLED                      0x00000000 /* R---V */
#define NV_PFB_STRAP_AGP_4X_DISABLED                     0x00000001 /* R---V */
#define NV_PFB_STRAP_AGP_SBA                                  10:10 /* R-XVF */
#define NV_PFB_STRAP_AGP_SBA_ENABLED                     0x00000000 /* R---V */
#define NV_PFB_STRAP_AGP_SBA_DISABLED                    0x00000001 /* R---V */
#define NV_PFB_STRAP_AGP_FASTWR                               11:11 /* R-XVF */
#define NV_PFB_STRAP_AGP_FASTWR_ENABLED                  0x00000000 /* R---V */
#define NV_PFB_STRAP_AGP_FASTWR_DISABLED                 0x00000001 /* R---V */
#define NV_PFB_STRAP_PCI_DEVID                                13:12 /* R-XVF */
#define NV_PFB_STRAP_PCI_DEVID_20                        0x00000000 /* R---V */
#define NV_PFB_STRAP_PCI_DEVID_21                        0x00000001 /* R---V */
#define NV_PFB_STRAP_PCI_DEVID_22                        0x00000002 /* R---V */
#define NV_PFB_STRAP_PCI_DEVID_23                        0x00000003 /* R---V */
#define NV_PFB_STRAP_FB32MB                                   14:14 /* R-XVF */
#define NV_PFB_STRAP_FB32MB_DISABLED                     0x00000000 /* R---V */
#define NV_PFB_STRAP_FB32MB_ENABLED                      0x00000001 /* R---V */
#define NV_PFB_STRAP_FP_IFACE                                 15:15 /* R-XVF */
#define NV_PFB_STRAP_FP_IFACE_24BIT                      0x00000000 /* R---V */
#define NV_PFB_STRAP_FP_IFACE_12BIT                      0x00000001 /* R---V */
#define NV_PFB_STRAP_OVERWRITE                                31:31 /* R-IVF */
#define NV_PFB_STRAP_OVERWRITE_DISABLED                  0x00000000 /* R-I-V */
#define NV_PFB_STRAP_OVERWRITE_ENABLED                   0x00000001 /* R---V */
#define NV_PFB_NEW_STRAP                                 0x00101000 /* RW-4R */
#define NV_PFB_NEW_STRAP_VALUE                                 15:0 /* RW-VF */
#define NV_PFB_NEW_STRAP_OVERWRITE                            31:31 /* RWIVF */
#define NV_PFB_NEW_STRAP_OVERWRITE_DISABLED              0x00000000 /* RWI-V */
#define NV_PFB_NEW_STRAP_OVERWRITE_ENABLED               0x00000001 /* RW--V */
/* dev_vga.ref */
#define NV_PCRTC_CURSOR                                  0x0060080c /* RWI4R */
#define NV_PCRTC_CURSOR_ADDRESS                                26:0 /* RW--F */
#define NV_PCRTC_CURSOR_CONFIG                           0x00600810 /* RWI4R */
#define NV_PCRTC_CURSOR_CONFIG_ENABLE                           0:0 /* RW--F */
#define NV_PCRTC_CURSOR_CONFIG_ENABLE_ENABLE             0x00000001 /* RW--V */
#define NV_PCRTC_CURSOR_CONFIG_ENABLE_DISABLE            0x00000000 /* RWI-V */
#define NV_PCRTC_CURSOR_CONFIG_SCAN_DOUBLE                      4:4 /* RW--F */
#define NV_PCRTC_CURSOR_CONFIG_SCAN_DOUBLE_ENABLE        0x00000001 /* RW--V */
#define NV_PCRTC_CURSOR_CONFIG_SCAN_DOUBLE_DISABLE       0x00000000 /* RWI-V */
#define NV_PCRTC_CURSOR_CONFIG_ADDRESS_SPACE                    8:8 /* RW--F */
#define NV_PCRTC_CURSOR_CONFIG_ADDRESS_SPACE_PNVM        0x00000001 /* RW--V */
#define NV_PCRTC_CURSOR_CONFIG_ADDRESS_SPACE_PINST       0x00000000 /* RWI-V */
#define NV_PCRTC_CURSOR_CONFIG_CUR_BPP                        12:12 /* RW--F */
#define NV_PCRTC_CURSOR_CONFIG_CUR_BPP_16                0x00000000 /* RWI-V */
#define NV_PCRTC_CURSOR_CONFIG_CUR_BPP_32                0x00000001 /* RW--V */
#define NV_PCRTC_CURSOR_CONFIG_CUR_PIXELS                     16:16 /* RW--F */
#define NV_PCRTC_CURSOR_CONFIG_CUR_PIXELS_32             0x00000000 /* RWI-V */
#define NV_PCRTC_CURSOR_CONFIG_CUR_PIXELS_64             0x00000001 /* RW--V */
#define NV_PCRTC_CURSOR_CONFIG_CUR_LINES                      27:20 /* RW--F */
#define NV_PCRTC_CURSOR_CONFIG_CUR_LINES_32              0x00000020 /* RWI-V */
#define NV_PCRTC_CURSOR_CONFIG_CUR_LINES_64              0x00000040 /* RW--V */
#define NV_PCRTC_CURSOR_CONFIG_CUR_BLEND                      28:28 /* RW--F */
#define NV_PCRTC_CURSOR_CONFIG_CUR_BLEND_ROP             0x00000000 /* RWI-V */
#define NV_PCRTC_CURSOR_CONFIG_CUR_BLEND_ALPHA           0x00000001 /* RW--V */
#define NV_PCRTC_VIP_RASTER                              0x00600814 /* R-I4R */
#define NV_PCRTC_VIP_RASTER_POSITION                           10:0 /* R---F */
#define NV_PCRTC_GPIO                                    0x00600818 /* RWI4R */
#define NV_PCRTC_GPIO_1_OUTPUT                                  0:0 /* RWI-F */
#define NV_PCRTC_GPIO_1_OUTPUT_0                         0x00000000 /* RWI-V */
#define NV_PCRTC_GPIO_1_ENABLE                                  4:4 /* R---F */
#define NV_PCRTC_GPIO_1_ENABLE_DISABLE                   0x00000001 /* RWI-V */
#define NV_PCRTC_GPIO_1_ENABLE_ENABLE                    0x00000000 /* RW--V */
#define NV_PCRTC_GPIO_0_INPUT                                   8:8 /* R---F */
#define NV_PCRTC_GPIO_0_OUTPUT                                16:16 /* RWI-F */
#define NV_PCRTC_GPIO_0_OUTPUT_0                         0x00000000 /* RWI-V */
#define NV_PCRTC_GPIO_0_ENABLE                                20:20 /* R---F */
#define NV_PCRTC_GPIO_0_ENABLE_DISABLE                   0x00000001 /* RWI-V */
#define NV_PCRTC_GPIO_0_ENABLE_ENABLE                    0x00000000 /* RW--V */
#define NV_PCRTC_GPIO_1_INPUT                                 24:24 /* R---F */
#define NV_PCRTC_FIFO_CNTRL                              0x00600820 /* RWI4R */
#define NV_PCRTC_FIFO_CNTRL_ADDRESS                             5:0 /* RW--F */
#define NV_PCRTC_FIFO_CNTRL_RAM                                 9:8 /* RW--F */
#define NV_PCRTC_FIFO_CNTR_TESTMODE                           16:16 /* RW--F */
#define NV_PCRTC_FIFO_CNTR_TESTMODE_ENABLE                        1 /* RW--V */
#define NV_PCRTC_FIFO_CNTR_TESTMODE_DISABLE                       0 /* RW--V */
#define NV_PCRTC_FIFO_DATA                               0x00600824 /* RWI4R */
#define NV_PCRTC_FIFO_DATA_VAL                                 31:0 /* RW--F */
/* dev_pm.ref */
#define NV_PPM                                0x0000AFFF:0x0000A000 /* RW--D */
#define NV_PPM_NV_TRIG0_SEL                              0x0000A400 /* RW-4R */
#define NV_PPM_NV_TRIG0_SEL_SEL0                                7:0 /* RWXUF */
#define NV_PPM_NV_TRIG0_SEL_SEL1                               15:8 /* RWXUF */
#define NV_PPM_NV_TRIG0_SEL_SEL2                              23:16 /* RWXUF */
#define NV_PPM_NV_TRIG0_SEL_SEL3                              31:24 /* RWXUF */
#define NV_PPM_NV_TRIG0_OP                               0x0000A404 /* RW-4R */
#define NV_PPM_NV_TRIG0_OP_FUNC                                15:0 /* RWXUF */
#define NV_PPM_NV_TRIG0_OP_DSEL0                              16:16 /* RWXUF */
#define NV_PPM_NV_TRIG0_OP_DSEL1                              17:17 /* RWXUF */
#define NV_PPM_NV_TRIG1_SEL                              0x0000A408 /* RW-4R */
#define NV_PPM_NV_TRIG1_SEL_SEL0                                7:0 /* RWXUF */
#define NV_PPM_NV_TRIG1_SEL_SEL1                               15:8 /* RWXUF */
#define NV_PPM_NV_TRIG1_SEL_SEL2                              23:16 /* RWXUF */
#define NV_PPM_NV_TRIG1_SEL_SEL3                              31:24 /* RWXUF */
#define NV_PPM_NV_TRIG1_OP                               0x0000A40C /* RW-4R */
#define NV_PPM_NV_TRIG1_OP_FUNC                                15:0 /* RWXUF */
#define NV_PPM_NV_TRIG1_OP_DSEL0                              16:16 /* RWXUF */
#define NV_PPM_NV_TRIG1_OP_DSEL1                              17:17 /* RWXUF */
#define NV_PPM_NV_EVENT_SEL                              0x0000A410 /* RW-4R */
#define NV_PPM_NV_EVENT_SEL_SEL0                                7:0 /* RWXUF */
#define NV_PPM_NV_EVENT_SEL_SEL1                               15:8 /* RWXUF */
#define NV_PPM_NV_EVENT_SEL_SEL2                              23:16 /* RWXUF */
#define NV_PPM_NV_EVENT_SEL_SEL3                              31:24 /* RWXUF */
#define NV_PPM_NV_EVENT_OP                               0x0000A414 /* RW-4R */
#define NV_PPM_NV_EVENT_OP_FUNC                                15:0 /* RWXUF */
#define NV_PPM_NV_EVENT_OP_DSEL0                              16:16 /* RWXUF */
#define NV_PPM_NV_EVENT_OP_DSEL1                              17:17 /* RWXUF */
#define NV_PPM_NV_SAMPLE_SEL                             0x0000A418 /* RW-4R */
#define NV_PPM_NV_SAMPLE_SEL_SEL0                               7:0 /* RWXUF */
#define NV_PPM_NV_SAMPLE_SEL_SEL1                              15:8 /* RWXUF */
#define NV_PPM_NV_SAMPLE_SEL_SEL2                             23:16 /* RWXUF */
#define NV_PPM_NV_SAMPLE_SEL_SEL3                             31:24 /* RWXUF */
#define NV_PPM_NV_SAMPLE_OP                              0x0000A41C /* RW-4R */
#define NV_PPM_NV_SAMPLE_OP_FUNC                               15:0 /* RWXUF */
#define NV_PPM_NV_SAMPLE_OP_DSEL0                             16:16 /* RWXUF */
#define NV_PPM_NV_SAMPLE_OP_DSEL1                             17:17 /* RWXUF */
#define NV_PPM_NV_SETFLAG_SEL                            0x0000A420 /* RW-4R */
#define NV_PPM_NV_SETFLAG_SEL_SEL0                              7:0 /* RWXUF */
#define NV_PPM_NV_SETFLAG_SEL_SEL1                             15:8 /* RWXUF */
#define NV_PPM_NV_SETFLAG_SEL_SEL2                            23:16 /* RWXUF */
#define NV_PPM_NV_SETFLAG_SEL_SEL3                            31:24 /* RWXUF */
#define NV_PPM_NV_SETFLAG_OP                             0x0000A424 /* RW-4R */
#define NV_PPM_NV_SETFLAG_OP_FUNC                              15:0 /* RWXUF */
#define NV_PPM_NV_SETFLAG_OP_DSEL0                            16:16 /* RWXUF */
#define NV_PPM_NV_SETFLAG_OP_DSEL1                            17:17 /* RWXUF */
#define NV_PPM_NV_CLRFLAG_SEL                            0x0000A428 /* RW-4R */
#define NV_PPM_NV_CLRFLAG_SEL_SEL0                              7:0 /* RWXUF */
#define NV_PPM_NV_CLRFLAG_SEL_SEL1                             15:8 /* RWXUF */
#define NV_PPM_NV_CLRFLAG_SEL_SEL2                            23:16 /* RWXUF */
#define NV_PPM_NV_CLRFLAG_SEL_SEL3                            31:24 /* RWXUF */
#define NV_PPM_NV_CLRFLAG_OP                             0x0000A42C /* RW-4R */
#define NV_PPM_NV_CLRFLAG_OP_FUNC                              15:0 /* RWXUF */
#define NV_PPM_NV_CLRFLAG_OP_DSEL0                            16:16 /* RWXUF */
#define NV_PPM_NV_CLRFLAG_OP_DSEL1                            17:17 /* RWXUF */
#define NV_PPM_NV_ELAPSED_0                              0x0000A600 /* RR-4R */
#define NV_PPM_NV_ELAPSED_0_VAL                                31:0 /* RR-UF */
#define NV_PPM_NV_ELAPSED_1                              0x0000A604 /* RR-4R */
#define NV_PPM_NV_ELAPSED_1_VAL                                 7:0 /* RR-UF */
#define NV_PPM_NV_CYCLECNT_0                             0x0000A608 /* RR-4R */
#define NV_PPM_NV_CYCLECNT_0_VAL                               31:0 /* RR-UF */
#define NV_PPM_NV_CYCLECNT_1                             0x0000A60C /* RR-4R */
#define NV_PPM_NV_CYCLECNT_1_VAL                                7:0 /* RR-UF */
#define NV_PPM_NV_EVENTCNT_0                             0x0000A610 /* RR-4R */
#define NV_PPM_NV_EVENTCNT_0_VAL                               31:0 /* RR-UF */
#define NV_PPM_NV_EVENTCNT_1                             0x0000A614 /* RR-4R */
#define NV_PPM_NV_EVENTCNT_1_VAL                                7:0 /* RR-UF */
#define NV_PPM_NV_THRESHCNT_0                            0x0000A618 /* RR-4R */
#define NV_PPM_NV_THRESHCNT_0_VAL                              31:0 /* RR-UF */
#define NV_PPM_NV_THRESHCNT_1                            0x0000A61C /* RR-4R */
#define NV_PPM_NV_THRESHCNT_1_VAL                               7:0 /* RR-UF */
#define NV_PPM_NV_TRIGGERCNT                             0x0000A620 /* RW-4R */
#define NV_PPM_NV_TRIGGERCNT_VAL                               31:0 /* RWXUF */
#define NV_PPM_NV_SAMPLECNT                              0x0000A624 /* RW-4R */
#define NV_PPM_NV_SAMPLECNT_VAL                                31:0 /* RWXUF */
#define NV_PPM_NV_THRESHOLD_0                            0x0000A628 /* RW-4R */
#define NV_PPM_NV_THRESHOLD_0_VAL                              31:0 /* RWXUF */
#define NV_PPM_NV_THRESHOLD_1                            0x0000A62C /* RW-4R */
#define NV_PPM_NV_THRESHOLD_1_VAL                               7:0 /* RWXUF */
#define NV_PPM_NV_WATCH0                                 0x0000A430 /* RR-4R */
#define NV_PPM_NV_WATCH0_GR_XF2PM_XF_IDLE                      0: 0 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_XF2PM_XF2VTX_DATA_VALID            1: 1 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_XF2PM_XF2IDX_BUSY                  2: 2 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_VTX2PM_VTXPRIMIDLE                 3: 3 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_VTX2PM_VTX2STP_PRIMVALID           4: 4 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_VTX2PM_VTX2IDX_BUSY                5: 5 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_VTX2PM_VTX2COL_VALID               6: 6 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TP1_REPLACER_STALL          7: 7 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TP1_MP_QUEUE_STALL          8: 8 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TP1_COALESCER_STALL         9: 9 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TP0_REPLACER_STALL         10:10 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TP0_MP_QUEUE_STALL         11:11 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TP0_COALESCER_STALL        12:12 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TEX2MATH_TP1_BUSY          13:13 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TEX2MATH_TP0_BUSY          14:14 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TEX2LIT_REQ                15:15 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_TEX2LIT_REGLD              16:16 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_SNAP_PULSE                 17:17 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_RBFR_FULL_STALL            18:18 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_CACHE_IDLE                 19:19 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_TEX2PM_C2DMA_DV                   20:20 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_VTX_OFFSCREEN              21:21 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_STP_IDLE                   22:22 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_STP2VTX_BUSY               23:23 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_STP2RSTR_VALID             24:24 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_STP2RSTR_DO_SWATHS         25:25 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_STP2CLP_VALID              26:26 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_START_PRIM                 27:27 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_POLYMODE                   28:28 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_DUAL_TEXTURE               29:29 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_DO_POINT                   30:30 /* RR-UF */
#define NV_PPM_NV_WATCH0_GR_STP2PM_DO_LINE                    31:31 /* RR-UF */
#define NV_PPM_NV_WATCH1                                 0x0000A434 /* RR-4R */
#define NV_PPM_NV_WATCH1_GR_STP2PM_CYL_WRAP                    0: 0 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_STP2PM_CULL_SMALL                  1: 1 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_STP2PM_CULL_NEAR                   2: 2 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_STP2PM_CULL_FRONT                  3: 3 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_STP2PM_CULL_FAR                    4: 4 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_STP2PM_CULL_ENA                    5: 5 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_STP2PM_CULL_BBOX                   6: 6 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_STP2PM_CULL_BACK                   7: 7 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_SEARCH_MODE                8: 8 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_RSTR_EOPRIM                9: 9 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_RSTR2PIPE_XY_VALID        10:10 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_RSTR2PIPE_EOPOLY          11:11 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_RSTR2MATH_NEWLINE         12:12 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_RSTR2MATH_ABC_VALID       13:13 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_PIXCNT_0                  14:14 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_PIXCNT_1                  15:15 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_PIXCNT_2                  16:16 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_FINE_STALL                17:17 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_FINE_IDLE                 18:18 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_FINE_EDGE_EVAL            19:19 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_FINE_ALIASED              20:20 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_COARSE_VALID              21:21 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_COARSE_STALL              22:22 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_RSTR2PM_COARSE_IDLE               23:23 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_ROP2PM_ZWRITE                     24:24 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_ROP2PM_ZPARTIAL                   25:25 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_ROP2PM_WAITMEMWR                  26:26 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_ROP2PM_WAITMEMRD                  27:27 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_ROP2PM_WAIT_BUF                   28:28 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_ROP2PM_ROP_IDLE                   29:29 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_ROP2PM_ROP2FB_REQ                 30:30 /* RR-UF */
#define NV_PPM_NV_WATCH1_GR_ROP2PM_ROP2FB_RD                  31:31 /* RR-UF */
#define NV_PPM_NV_WATCH2                                 0x0000A438 /* RR-4R */
#define NV_PPM_NV_WATCH2_GR_ROP2PM_ROP2FB_ALOM                 0: 0 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_ROP2PM_CWRITE                      1: 1 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_PRE_OUTPUT_BUSY             2: 2 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_R2D2MATH_IM_NEWLINE         3: 3 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_RSTR2D_IDLE                 4: 4 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_R2D2FE_RSTR2D_BUSY          5: 5 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_MATH_CACHE_BUSY             6: 6 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_R2D2PRE_OUTPUT_REQ          7: 7 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_R2D2PRE_OUTPUT_NOP          8: 8 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_R2D2MATH_IM_RIGHT_DV        9: 9 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_R2D2MATH_IM_LEFT_DV        10:10 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_R2D2PM_FE_REQ                     11:11 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PRE2PM_PREROP_IDLE                12:12 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PRE2PM_PRE2ROP_ROP_REQ            13:13 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PRE2PM_PRE2ROP_POSTING_BUFFER     14:14 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PRE2PM_PRE2R2D_OUTPUT_BUSY        15:15 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PRE2PM_PRE2PIPE_BUSY              16:16 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PRE2PM_PRE2LIT_BUSY               17:17 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PRE2PM_COALESCE                   18:18 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PRE2PM_ALL3D_REQ                  19:19 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PIPE2PM_PIPE_XY_RDY               20:20 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_PIPE2PM_PIPE_IDLE                 21:21 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_MATH2PM_MATH2TEX_TP1_REQ          22:22 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_MATH2PM_MATH2TEX_TP0_REQ          23:23 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_MATH2PM_MATH2TEX_MAGNIFY          24:24 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_MATH2PM_MATH2TEX_ANISO_SAMPLE     25:25 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_MATH2PM_MATH2RSTR_RDY             26:26 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_MATH2PM_MATH2RSTR_ABC_RDY         27:27 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_LIT2PM_RECIRC_CYCLE               28:28 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_LIT2PM_LIT2TEX_BUSY               29:29 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_LIT2PM_LIT2PRE_REQ                30:30 /* RR-UF */
#define NV_PPM_NV_WATCH2_GR_LIT2PM_LIT2COL_BUSY               31:31 /* RR-UF */
#define NV_PPM_NV_WATCH3                                 0x0000A43C /* RR-4R */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_THREADSTALLED               0: 0 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_PTEBUSY                     1: 1 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_INTALIGN                    2: 2 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_IDXFRONTIDLE                3: 3 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_IDX2XF_VALID_0              4: 4 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_IDX2XF_VALID_1              5: 5 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_IDX2VTX_VALID               6: 6 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_IDX2PMI_VALID               7: 7 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_IDX2FBI_VALID               8: 8 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_IDX2DEC_BUSY                9: 9 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_COMPOVFL                   10:10 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_IDX2PM_CACHETHRASH                11:11 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FF2PM_FF_GR_RDY                   12:12 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FF2PM_FF_GR_B2B                   13:13 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_NVINTR_GR                   14:14 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_WAIT_GR_IDLE                15:15 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_NOP                         16:16 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_GR_SWITCH                   17:17 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_GR_IDLE                     18:18 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_FBI_REQ_BURST               19:19 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_FBI_REQ                     20:20 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_FBI_RD                      21:21 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_FBI_INST                    22:22 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FE2PM_CACHE_INVALIDATE            23:23 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_FBI2PM_FBI2IDX_BUSY               24:24 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_DMA2PM_DMA2C_DV                   25:25 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_DMA2PM_DMA2C_ASTALL               26:26 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_DEC2PM_DEC2IDX_VALID_0            27:27 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_DEC2PM_DEC2IDX_VALID_1            28:28 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_COL2PM_SPECULAR_RECIRC            29:29 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_COL2PM_COLOR_IDLE                 30:30 /* RR-UF */
#define NV_PPM_NV_WATCH3_GR_COL2PM_COL2XYPIPE_BUSY            31:31 /* RR-UF */
#define NV_PPM_NV_WATCH4                                 0x0000A630 /* RR-4R */
#define NV_PPM_NV_WATCH4_GR_COL2PM_COL2VTX_BUSY                0: 0 /* RR-UF */
#define NV_PPM_NV_WATCH4_GR_COL2PM_COL2LIT_REQ                 1: 1 /* RR-UF */
#define NV_PPM_NV_WATCH4_GR_COL2PM_COL2FCOMB_REQ               2: 2 /* RR-UF */
#define NV_PPM_NV_WATCH4_GR_COL2PM_COL2CLP_BUSY                3: 3 /* RR-UF */
#define NV_PPM_NV_WATCH4_GR_CLP2PM_CLP2STP_BUSY                4: 4 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_PMI2PM_PMI2IDX_VALID              5: 5 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_PMI2PM_PMI2IDX_BUSY               6: 6 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_HOST2PM_TIMER_262US               7: 7 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_HOST2PM_FF_GR_MDV                 8: 8 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_HOST2PM_FF_DHV                    9: 9 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_HOST2PM_FF_CHSW                  10:10 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_FBI2PM_X_DLY                     11:11 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_FBI2PM_S_DLY                     12:12 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_FBI2PM_R2W_DLY                   13:13 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_FBI2PM_H_DLY                     14:14 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_FB2PM_FB2ROP_BUSY                15:15 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_FBI2PM_D_DLY                     16:16 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_FBI2PM_BC                        17:17 /* RR-UF */
#define NV_PPM_NV_WATCH4_TOP_CRTC2PM_CRTC2DAC_VSYNC2DAC       18:18 /* RR-UF */
#define NV_PPM_CONTROL                                   0x0000A73C /* RW-4R */
#define NV_PPM_CONTROL_OUT_SEL                                  0:0 /* RWXUF */
#define NV_PPM_CONTROL_OUT_SEL_PM                        0x00000000 /* RWI-V */
#define NV_PPM_CONTROL_OUT_SEL_FBIDEBUG                  0x00000001 /* RWI-V */
#define NV_PPM_CONTROL_DRIVE_OUT                                1:1 /* RWXUF */
#define NV_PPM_CONTROL_DRIVE_OUT_NORMAL                  0x00000000 /* RWI-V */
#define NV_PPM_CONTROL_DRIVE_OUT_OBSERVE                 0x00000001 /* RWI-V */
#define NV_PPM_CONTROL_NV_ADDTOEVENT                            2:2 /* RWXUF */
#define NV_PPM_CONTROL_NV_ADDTOEVENT_INCR                0x00000000 /* RWI-V */
#define NV_PPM_CONTROL_NV_ADDTOEVENT_ADDTRIG1            0x00000001 /* RWI-V */
#define NV_PPM_CONTROL_NV_STATE                                 4:3 /* RRIUF */
#define NV_PPM_CONTROL_STATE_IDLE                        0x00000000 /* RWI-V */
#define NV_PPM_CONTROL_STATE_WAIT_TRIG0                  0x00000001 /* RWI-V */
#define NV_PPM_CONTROL_STATE_WAIT_TRIG1                  0x00000002 /* RWI-V */
#define NV_PPM_CONTROL_STATE_CAPTURE                     0x00000003 /* RWI-V */
/* dev_ram.ref */
#define NV_RAMHT__SIZE_0                      0x00000FFF:0x00000000 /* RW--M */
#define NV_RAMHT__SIZE_1                      0x00001FFF:0x00000000 /* RW--M */
#define NV_RAMHT__SIZE_2                      0x00003FFF:0x00000000 /* RW--M */
#define NV_RAMHT__SIZE_3                      0x00007FFF:0x00000000 /* RW--M */
#define NV_RAMHT_HANDLE                       ( 0*32+31):( 0*32+ 0) /* RWXVF */
#define NV_RAMHT_INSTANCE                     ( 1*32+15):( 1*32+ 0) /* RWXUF */
#define NV_RAMHT_ENGINE                       ( 1*32+17):( 1*32+16) /* RWXVF */
#define NV_RAMHT_ENGINE_SW                               0x00000000 /* RW--V */
#define NV_RAMHT_ENGINE_GRAPHICS                         0x00000001 /* RW--V */
#define NV_RAMHT_ENGINE_DVD                              0x00000002 /* RW--V */
#define NV_RAMHT_CHID                         ( 1*32+28):( 1*32+24) /* RWXUF */
#define NV_RAMHT_STATUS                       ( 1*32+31):( 1*32+31) /* RWXUF */
#define NV_RAMHT_STATUS_INVALID                          0x00000000 /* RW--V */
#define NV_RAMHT_STATUS_VALID                            0x00000001 /* RW--V */
/* dev_ram.ref */
#define NV_RAMRO__SIZE_0                      0x000001FF:0x00000000 /* RW--M */
#define NV_RAMRO__SIZE_1                      0x00001FFF:0x00000000 /* RW--M */
#define NV_RAMRO_METHOD                       ( 0*32+12):( 0*32+ 0) /* RWXUF */
#define NV_RAMRO_SUBCHANNEL                   ( 0*32+15):( 0*32+13) /* RWXUF */
#define NV_RAMRO_CHID                         ( 0*32+22):( 0*32+16) /* RWXUF */
#define NV_RAMRO_TYPE                         ( 0*32+23):( 0*32+23) /* RWXVF */
#define NV_RAMRO_TYPE_WRITE                              0x00000000 /* RW--V */
#define NV_RAMRO_TYPE_READ                               0x00000001 /* RW--V */
#define NV_RAMRO_BYTE_ENABLES                 ( 0*32+27):( 0*32+24) /* RWXVF */
#define NV_RAMRO_REASON                       ( 0*32+31):( 0*32+28) /* RWXVF */
#define NV_RAMRO_REASON_ILLEGAL_ACCESS                   0x00000000 /* RW--V */
#define NV_RAMRO_REASON_NO_CACHE_AVAILABLE               0x00000001 /* RW--V */
#define NV_RAMRO_REASON_CACHE_RAN_OUT                    0x00000002 /* RW--V */
#define NV_RAMRO_REASON_FREE_COUNT_OVERRUN               0x00000003 /* RW--V */
#define NV_RAMRO_REASON_CAUGHT_LYING                     0x00000004 /* RW--V */
#define NV_RAMRO_REASON_RESERVED_ACCESS                  0x00000005 /* RW--V */
#define NV_RAMRO_DATA                         ( 1*32+31):( 1*32+ 0) /* RWXVF */
/* dev_ram.ref */
#define NV_RAMFC__SIZE_0                      0x000003FF:0x00000000 /* RW--M */
#define NV_RAMFC_DMA_PUT                      ( 0*32+28):( 0*32+ 2) /* RWXUF */
#define NV_RAMFC_DMA_GET                      ( 1*32+28):( 1*32+ 2) /* RWXUF */
#define NV_RAMFC_REF_CNT                      ( 2*32+31):( 2*32+ 0) /* RWXUF */
#define NV_RAMFC_DMA_INST                     ( 3*32+15):( 3*32+ 0) /* RWXUF */
#define NV_RAMFC_DMA_COUNT                    ( 3*32+28):( 3*32+18) /* RWXUF */
#define NV_RAMFC_DMA_METHOD                   ( 4*32+12):( 4*32+ 2) /* RWXUF */
#define NV_RAMFC_DMA_SUBCHANNEL               ( 4*32+15):( 4*32+13) /* RWXUF */
#define NV_RAMFC_DMA_METHOD_COUNT             ( 4*32+28):( 4*32+18) /* RWXUF */
#define NV_RAMFC_DMA_METHOD_TYPE              ( 4*32+ 0):( 4*32+ 0) /* RWXUF */
#define NV_RAMFC_DMA_FETCH_TRIG               ( 5*32+ 7):( 5*32+ 3) /* RWXUF */
#define NV_RAMFC_DMA_FETCH_SIZE               ( 5*32+15):( 5*32+13) /* RWXUF */
#define NV_RAMFC_DMA_FETCH_MAX_REQS           ( 5*32+20):( 5*32+16) /* RWXUF */
#define NV_RAMFC_ENGINE_SUB_0                 ( 6*32+ 1):( 6*32+ 0) /* RWXUF */
#define NV_RAMFC_ENGINE_SUB_1                 ( 6*32+ 5):( 6*32+ 4) /* RWXUF */
#define NV_RAMFC_ENGINE_SUB_2                 ( 6*32+ 9):( 6*32+ 8) /* RWXUF */
#define NV_RAMFC_ENGINE_SUB_3                 ( 6*32+13):( 6*32+12) /* RWXUF */
#define NV_RAMFC_ENGINE_SUB_4                 ( 6*32+17):( 6*32+16) /* RWXUF */
#define NV_RAMFC_ENGINE_SUB_5                 ( 6*32+21):( 6*32+20) /* RWXUF */
#define NV_RAMFC_ENGINE_SUB_6                 ( 6*32+25):( 6*32+24) /* RWXUF */
#define NV_RAMFC_ENGINE_SUB_7                 ( 6*32+29):( 6*32+28) /* RWXUF */
#define NV_RAMFC_ENGINE_SW                               0x00000000 /* RW--V */
#define NV_RAMFC_ENGINE_GRAPHICS                         0x00000001 /* RW--V */
#define NV_RAMFC_ENGINE_DVD                              0x00000002 /* RW--V */
#define NV_RAMFC_PULL1_ENGINE                 ( 7*32+ 1):( 7*32+ 0) /* RWXUF */
#define NV_RAMFC_PULL1_ENGINE_SW                         0x00000000 /* RW--V */
#define NV_RAMFC_PULL1_ENGINE_GRAPHICS                   0x00000001 /* RW--V */
#define NV_RAMFC_PULL1_ENGINE_DVD                        0x00000002 /* RW--V *//* dev_ram.ref */
/* dev_ram.ref */
/* dev_ram.ref */
#define NV_RAMDVD_CTX_TABLE                   (63*32+31):( 0*32+ 0) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT(c,s) (((c)*4+((s)/2))*32+((s)%2)*16+15):(((c)*4+((s)/2))*32+((s)%2)*16) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_0_0        ( 0*32+15):( 0*32+ 0) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_0_1        ( 0*32+31):( 0*32+16) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_0_2        ( 1*32+15):( 1*32+ 0) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_0_3        ( 1*32+31):( 1*32+16) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_0_4        ( 2*32+15):( 2*32+ 0) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_0_5        ( 2*32+31):( 2*32+16) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_0_6        ( 3*32+15):( 3*32+ 0) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_0_7        ( 3*32+31):( 3*32+16) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_15_0       (60*32+15):(60*32+ 0) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_15_1       (60*32+31):(60*32+16) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_15_2       (61*32+15):(61*32+ 0) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_15_3       (61*32+31):(61*32+16) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_15_4       (62*32+15):(62*32+ 0) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_15_5       (62*32+31):(62*32+16) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_15_6       (63*32+15):(63*32+ 0) /* RWXUF */
#define NV_RAMDVD_CTX_TABLE_OBJECT_15_7       (63*32+31):(63*32+16) /* RWXUF */
/* dev_ram.ref */
/* dev_ram.ref */
#define NV_DMA_CLASS                          ( 0*32+11):( 0*32+ 0) /* RWXUF */
#define NV_DMA_PAGE_TABLE                     ( 0*32+12):( 0*32+12) /* RWXVF */
#define NV_DMA_PAGE_TABLE_NOT_PRESENT                    0x00000000 /* RW--V */
#define NV_DMA_PAGE_TABLE_PRESENT                        0x00000001 /* RW--V */
#define NV_DMA_PAGE_ENTRY                     ( 0*32+13):( 0*32+13) /* RWXVF */
#define NV_DMA_PAGE_ENTRY_NOT_LINEAR                     0x00000000 /* RW--V */
#define NV_DMA_PAGE_ENTRY_LINEAR                         0x00000001 /* RW--V */
#define NV_DMA_FLAGS_ACCESS                   ( 0*32+15):( 0*32+14) /* RWXVF */
#define NV_DMA_FLAGS_ACCESS_READ_WRITE                   0x00000000 /* RW--V */
#define NV_DMA_FLAGS_ACCESS_READ_ONLY                    0x00000001 /* RW--V */
#define NV_DMA_FLAGS_ACCESS_WRITE_ONLY                   0x00000002 /* RW--V */
#define NV_DMA_TARGET_NODE                    ( 0*32+17):( 0*32+16) /* RWXVF */
#define NV_DMA_TARGET_NODE_NVM                           0x00000000 /* RW--V */
#define NV_DMA_TARGET_NODE_NVM_TILED                     0x00000001 /* RW--V */
#define NV_DMA_TARGET_NODE_PCI                           0x00000002 /* RW--V */
#define NV_DMA_TARGET_NODE_AGP                           0x00000003 /* RW--V */
#define NV_DMA_ADJUST                         ( 0*32+31):( 0*32+20) /* RWXUF */
#define NV_DMA_LIMIT                          ( 1*32+31):( 1*32+ 0) /* RWXUF */
#define NV_DMA_ACCESS                         ( 2*32+ 1):( 2*32+ 1) /* RWXVF */
#define NV_DMA_ACCESS_READ_ONLY                          0x00000000 /* RW--V */
#define NV_DMA_ACCESS_READ_AND_WRITE                     0x00000001 /* RW--V */
#define NV_DMA_FRAME_ADDRESS                  ( 2*32+31):( 2*32+12) /* RWXUF */
/* dev_ram.ref */
#define NV_SUBCHAN_CTX_SWITCH                 ( 0*32+31):( 0*32+ 0) /* RWXUF */
#define NV_SUBCHAN_DMA_INSTANCE               ( 1*32+15):( 1*32+ 0) /* RWXUF */
#define NV_SUBCHAN_NOTIFY_INSTANCE            ( 1*32+31):( 1*32+16) /* RWXUF */
#define NV_SUBCHAN_MEMFMT_INSTANCE            ( 2*32+15):( 2*32+ 0) /* RWXUF */
#define NV_SUBCHAN_MEMFMT_LINEAR              ( 2*32+16):( 2*32+16) /* RWXUF */
#define NV_SUBCHAN_MEMFMT_LINEAR_OUT                     0x00000000 /* RW--V */
#define NV_SUBCHAN_MEMFMT_LINEAR_IN                      0x00000001 /* RW--V */
#ifdef DEFUNCT
/* dev_realmode.ref */
#define NV_IO_MPU_401_DATA                               0x00000330 /* R--1R */
#define NV_IO_MPU_401_DATA__ALIAS_1                      0x00000300 /* R--1R */
#define NV_IO_MPU_401_DATA__ALIAS_2                      0x00000230 /* R--1R */
#define NV_IO_MPU_401_DATA_VALUE                                7:0 /* R--VF */
#define NV_IO_MPU_401_DATA_ACK                           0x000000FE /* R---V */
#define NV_IO_MPU_401_STATUS                             0x00000331 /* R--1R */
#define NV_IO_MPU_401_STATUS__ALIAS_1                    0x00000301 /* R--1R */
#define NV_IO_MPU_401_STATUS__ALIAS_2                    0x00000231 /* R--1R */
#define NV_IO_MPU_401_STATUS_DATA                               5:0 /* R--VF */
#define NV_IO_MPU_401_STATUS_WRITE                              6:6 /* R--VF */
#define NV_IO_MPU_401_STATUS_WRITE_EMPTY                 0x00000000 /* R---V */
#define NV_IO_MPU_401_STATUS_WRITE_FULL                  0x00000001 /* R---V */
#define NV_IO_MPU_401_STATUS_READ                               7:7 /* R--VF */
#define NV_IO_MPU_401_STATUS_READ_FULL                   0x00000000 /* R---V */
#define NV_IO_MPU_401_STATUS_READ_EMPTY                  0x00000001 /* R---V */
#define NV_IO_MPU_401_COM                                0x00000331 /* -W-1R */
#define NV_IO_MPU_401_COM__ALIAS_1                       0x00000301 /* -W-1R */
#define NV_IO_MPU_401_COM__ALIAS_2                       0x00000231 /* -W-1R */
#define NV_IO_MPU_401_COM_UART_MODE                             7:0 /* -WIVF */
#define NV_IO_MPU_401_COM_UART_MODE_COMPLEX              0x000000ff /* -WI-V */
#define NV_IO_MPU_401_COM_UART_MODE_SIMPLE               0x0000003f /* -W--V */
/* dev_realmode.ref */
#define NV_PRM                                0x00005FFF:0x00004000 /* RW--D */
#define NV_PRM_INTR_0                                    0x00004100 /* RW-4R */
#define NV_PRM_INTR_0_TRACE_MPU401                              0:0 /* RWXVF */
#define NV_PRM_INTR_0_TRACE_MPU401_NOT_PENDING           0x00000000 /* R---V */
#define NV_PRM_INTR_0_TRACE_MPU401_PENDING               0x00000001 /* R---V */
#define NV_PRM_INTR_0_TRACE_MPU401_RESET                 0x00000001 /* -W--V */
#define NV_PRM_INTR_0_TRACE_FM                                  4:4 /* RWXVF */
#define NV_PRM_INTR_0_TRACE_FM_NOT_PENDING               0x00000000 /* R---V */
#define NV_PRM_INTR_0_TRACE_FM_PENDING                   0x00000001 /* R---V */
#define NV_PRM_INTR_0_TRACE_FM_RESET                     0x00000001 /* -W--V */
#define NV_PRM_INTR_0_TRACE_SB_DIGITAL                          8:8 /* RWXVF */
#define NV_PRM_INTR_0_TRACE_SB_DIGITAL_NOT_PENDING       0x00000000 /* R---V */
#define NV_PRM_INTR_0_TRACE_SB_DIGITAL_PENDING           0x00000001 /* R---V */
#define NV_PRM_INTR_0_TRACE_SB_DIGITAL_RESET             0x00000001 /* -W--V */
#define NV_PRM_INTR_0_TRACE_SB_MIXER                          12:12 /* RWXVF */
#define NV_PRM_INTR_0_TRACE_SB_MIXER_NOT_PENDING         0x00000000 /* R---V */
#define NV_PRM_INTR_0_TRACE_SB_MIXER_PENDING             0x00000001 /* R---V */
#define NV_PRM_INTR_0_TRACE_SB_MIXER_RESET               0x00000001 /* -W--V */
#define NV_PRM_INTR_0_TRACE_OVERFLOW                          16:16 /* RWXVF */
#define NV_PRM_INTR_0_TRACE_OVERFLOW_NOT_PENDING         0x00000000 /* R---V */
#define NV_PRM_INTR_0_TRACE_OVERFLOW_PENDING             0x00000001 /* R---V */
#define NV_PRM_INTR_0_TRACE_OVERFLOW_RESET               0x00000001 /* -W--V */
#define NV_PRM_INTR_EN_0                                 0x00004140 /* RW-4R */
#define NV_PRM_INTR_EN_0_TRACE_MPU401                           0:0 /* RWIVF */
#define NV_PRM_INTR_EN_0_TRACE_MPU401_DISABLED           0x00000000 /* RWI-V */
#define NV_PRM_INTR_EN_0_TRACE_MPU401_ENABLED            0x00000001 /* RW--V */
#define NV_PRM_INTR_EN_0_TRACE_FM                               4:4 /* RWIVF */
#define NV_PRM_INTR_EN_0_TRACE_FM_DISABLED               0x00000000 /* RWI-V */
#define NV_PRM_INTR_EN_0_TRACE_FM_ENABLED                0x00000001 /* RW--V */
#define NV_PRM_INTR_EN_0_TRACE_SB_DIGITAL                       8:8 /* RWIVF */
#define NV_PRM_INTR_EN_0_TRACE_SB_DIGITAL_DISABLED       0x00000000 /* RWI-V */
#define NV_PRM_INTR_EN_0_TRACE_SB_DIGITAL_ENABLED        0x00000001 /* RW--V */
#define NV_PRM_INTR_EN_0_TRACE_SB_MIXER                       12:12 /* RWIVF */
#define NV_PRM_INTR_EN_0_TRACE_SB_MIXER_DISABLED         0x00000000 /* RWI-V */
#define NV_PRM_INTR_EN_0_TRACE_SB_MIXER_ENABLED          0x00000001 /* RW--V */
#define NV_PRM_INTR_EN_0_TRACE_OVERFLOW                       16:16 /* RWIVF */
#define NV_PRM_INTR_EN_0_TRACE_OVERFLOW_DISABLED         0x00000000 /* RWI-V */
#define NV_PRM_INTR_EN_0_TRACE_OVERFLOW_ENABLED          0x00000001 /* RW--V */
#define NV_PRM_RAMRM                                     0x00004200 /* RW-4R */
#define NV_PRM_RAMRM_BASE_ADDRESS                             15:12 /* RWXVF */
#define NV_PRM_RAMRM_BASE_ADDRESS_2000                   0x00002000 /* RWI-V */
#define NV_PRM_TRACE                                     0x00004300 /* RW-4R */
#define NV_PRM_TRACE_IO_CAPTURE                                 1:0 /* RWIVF */
#define NV_PRM_TRACE_IO_CAPTURE_DISABLED                 0x00000000 /* RWI-V */
#define NV_PRM_TRACE_IO_CAPTURE_WRITES                   0x00000001 /* RW--V */
#define NV_PRM_TRACE_IO_CAPTURE_READS                    0x00000002 /* RW--V */
#define NV_PRM_TRACE_IO_CAPTURE_READS_WRITES             0x00000003 /* RW--V */
#define NV_PRM_TRACE_IO_WRITE                                   4:4 /* RWXVF */
#define NV_PRM_TRACE_IO_WRITE_NONE                       0x00000000 /* R---V */
#define NV_PRM_TRACE_IO_WRITE_OCCURED                    0x00000001 /* R---V */
#define NV_PRM_TRACE_IO_WRITE_RESET                      0x00000001 /* -W--V */
#define NV_PRM_TRACE_IO_READ                                    5:5 /* RWXVF */
#define NV_PRM_TRACE_IO_READ_NONE                        0x00000000 /* R---V */
#define NV_PRM_TRACE_IO_READ_OCCURED                     0x00000001 /* R---V */
#define NV_PRM_TRACE_IO_READ_RESET                       0x00000001 /* -W--V */
#define NV_PRM_TRACE_INDEX                               0x00004310 /* RW-4R */
#define NV_PRM_TRACE_INDEX_ADDRESS                              9:0 /* RWXUF */
#define NV_PRM_TRACE_INDEX_ADDRESS_0                     0x00000000 /* RW--V */
#define NV_PRM_IGNORE_0                                  0x00004320 /* RW-4R */
#define NV_PRM_IGNORE_0_MPU401                                  1:0 /* RWXVF */
#define NV_PRM_IGNORE_0_MPU401_DISABLED                  0x00000000 /* RW--V */
#define NV_PRM_IGNORE_0_MPU401_WRITES                    0x00000001 /* RW--V */
#define NV_PRM_IGNORE_0_MPU401_READS                     0x00000002 /* RW--V */
#define NV_PRM_IGNORE_0_MPU401_READS_WRITES              0x00000003 /* RW--V */
#define NV_PRM_IGNORE_0_FM                                      5:4 /* RWXVF */
#define NV_PRM_IGNORE_0_FM_DISABLED                      0x00000000 /* RW--V */
#define NV_PRM_IGNORE_0_FM_WRITES                        0x00000001 /* RW--V */
#define NV_PRM_IGNORE_0_FM_READS                         0x00000002 /* RW--V */
#define NV_PRM_IGNORE_0_FM_READS_WRITES                  0x00000003 /* RW--V */
#define NV_PRM_IGNORE_0_SB_DIGITAL                              9:8 /* RWXVF */
#define NV_PRM_IGNORE_0_SB_DIGITAL_DISABLED              0x00000000 /* RW--V */
#define NV_PRM_IGNORE_0_SB_DIGITAL_WRITES                0x00000001 /* RW--V */
#define NV_PRM_IGNORE_0_SB_DIGITAL_READS                 0x00000002 /* RW--V */
#define NV_PRM_IGNORE_0_SB_DIGITAL_READS_WRITES          0x00000003 /* RW--V */
#define NV_PRM_IGNORE_0_SB_MIXER                              13:12 /* RWXVF */
#define NV_PRM_IGNORE_0_SB_MIXER_DISABLED                0x00000000 /* RW--V */
#define NV_PRM_IGNORE_0_SB_MIXER_WRITES                  0x00000001 /* RW--V */
#define NV_PRM_IGNORE_0_SB_MIXER_READS                   0x00000002 /* RW--V */
#define NV_PRM_IGNORE_0_SB_MIXER_READS_WRITES            0x00000003 /* RW--V */
/* dev_realmode.ref */
#define NV_PRMIO                              0x00007FFF:0x00007000 /* RW--D */
/* dev_realmode.ref */
/* dev_realmode.ref */
#define NV_TRACE                              0x0000FFFF:0x00000000 /* RW--M */
#define NV_TRACE_DATA                         ( 0*32+ 7):( 0*32+ 0) /* RWXVF */
#define NV_TRACE_ACCESS                       ( 0*32+14):( 0*32+14) /* RWXVF */
#define NV_TRACE_ACCESS_WRITE                            0x00000000 /* RW--V */
#define NV_TRACE_ACCESS_READ                             0x00000001 /* RW--V */
#define NV_TRACE_TYPE                         ( 0*32+15):( 0*32+15) /* RWXVF */
#define NV_TRACE_TYPE_IO                                 0x00000000 /* RW--V */
#define NV_TRACE_TYPE_MEMORY                             0x00000001 /* RW--V */
#define NV_TRACE_ADDRESS                      ( 0*32+31):( 0*32+16) /* RWXUF */
#endif

#endif // _NV10_REF_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv4\nv4_hal.h ===
#ifndef _NV4_HAL_H_
#define _NV4_HAL_H_
 /***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-2000 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-2000  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/

/************************ NV4 HAL Defines and Structures *******************\
*                                                                           *
* Module: nv4_hal.h                                                         *
*       HAL interface defines and structures.                               *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/

#include <nv4_gr.h>

//--------------------------------------------------------------------
// Mc
//--------------------------------------------------------------------

//
// *All* chip-dependent power state is stored here regardless
// of the engine to which it belongs.
//
typedef struct _def_mc_hal_power_info_nv04
{
    U032 PfbDebug0;
    U032 PfbBoot0;
    U032 PfbConfig0;
    U032 PfbConfig1;
    U032 PfifoRamHt;
    U032 PfifoRamFc;
    U032 PfifoRamRo;
} MCHALPOWERINFO_NV04, *PMCHALPOWERINFO_NV04;

typedef struct _def_mc_hal_info_nv04
{
    U032 SavePmc;
    U032 SaveIntrEn0;
    MCHALPOWERINFO_NV04 PowerInfo;
} MCHALINFO_NV04, *PMCHALINFO_NV04;

// chip id functions
BOOL IsNV4_NV04(PMCHALINFO);
BOOL IsNV5_NV04(PMCHALINFO);
BOOL IsNV0A_NV04(PMCHALINFO);
BOOL IsNV5orBetter_NV04(PMCHALINFO);

//--------------------------------------------------------------------
// Fifo
//--------------------------------------------------------------------

//
// 32 channels * 32 bytes each
//
#define NUM_FIFOS_NV04      16
#define FC_SIZE_NV04        32

typedef struct _def_fifo_hal_info_nv04 {
    U032 Mode;
    U032 InUse;
} FIFOHALINFO_NV04, *PFIFOHALINFO_NV04;

//--------------------------------------------------------------------
// Framebuffer
//--------------------------------------------------------------------

typedef struct _def_fb_hal_info_nv04
{
    U032 hashTableAddr;
    U032 hashTableSize;
    U032 fifoContextAddr;
    U032 fifoContextSize;
    U032 fifoRunoutAddr;
    U032 fifoRunoutSize;
    U032 fifoRunoutMask;
    U032 fbSave[2];
    U032 tilingDisabled;
    VOID *bufferBase;
} FBHALINFO_NV04, *PFBHALINFO_NV04;

//--------------------------------------------------------------------
// Graphics
//--------------------------------------------------------------------

//
// Graphics channel context switch data.
// 
typedef struct _def_graphics_channel_nv04
{
    //PCOMMONOBJECT       NotifyObject;
    U032                Notify;
    GRAPHICSPATCH_NV4   CurrentPatch;
    U032                Debug3;      // postdither_2d control
    U032                Exceptions;
    U032                ContextSwitch1;
    U032                ContextSwitch2;
    U032                ContextSwitch3;
    U032                ContextSwitch4;
    U032                ContextSwitch5;
    U032                ContextCache1[8];
    U032                ContextCache2[8];
    U032                ContextCache3[8];
    U032                ContextCache4[8];
    U032                ContextCache5[8];
#ifdef KJK
    PCOMMONOBJECT       CurrentObjects[8];
#endif
    U032                ContextUser;
    U032                DmaStart0;
    U032                DmaStart1;
    U032                DmaLength;
    U032                DmaMisc;
    U032                DmaPitch;
} GRAPHICSCHANNEL_NV04, *PGRAPHICSCHANNEL_NV04;

typedef struct _def_graphics_hal_info_nv04
{
    U032 Debug0;
    U032 Debug1;
    U032 Debug2;
    U032 Debug3;
    U032 currentChID;
    GRAPHICSCHANNEL_NV04 grChannels[NUM_FIFOS_NV04];
} GRHALINFO_NV04, *PGRHALINFO_NV04;

//--------------------------------------------------------------------
// Dac
//--------------------------------------------------------------------
typedef struct _def_dac_hal_info_nv04
{
    U032 foo;
} DACHALINFO_NV04, *PDACHALINFO_NV04;

//--------------------------------------------------------------------
// MediaPort
//--------------------------------------------------------------------

typedef struct _def_mp_hal_info_nv04
{
    VOID *CurrentDecompressor;
} MPHALINFO_NV04, *PMPHALINFO_NV04;

// c04dnv04.c interfaces
extern RM_STATUS class04DMethod_NV04(PMPMETHODARG_000);
extern RM_STATUS class04DGetEventStatus_NV04(PMPGETEVENTSTATUSARG_000);
extern RM_STATUS class04DServiceEvent_NV04(PMPSERVICEEVENTARG_000);

// c04env04.c interfaces
extern RM_STATUS class04EMethod_NV04(PMPMETHODARG_000);
extern RM_STATUS class04EGetEventStatus_NV04(PMPGETEVENTSTATUSARG_000);
extern RM_STATUS class04EServiceEvent_NV04(PMPSERVICEEVENTARG_000);

// c04fnv04.c interfaces
extern RM_STATUS class04FMethod_NV04(PMPMETHODARG_000);
extern RM_STATUS class04FGetEventStatus_NV04(PMPGETEVENTSTATUSARG_000);
extern RM_STATUS class04FServiceEvent_NV04(PMPSERVICEEVENTARG_000);

//--------------------------------------------------------------------
// Video
//--------------------------------------------------------------------

// vidnv04.c interfaces
extern RM_STATUS videoInit_NV04(PHALHWINFO, U032);
extern U016 videoConvertScaleFactor_NV04(S012d020);

// c047nv04.c interfaces
extern RM_STATUS class047Method_NV04(PVIDEOMETHODARG_000);
extern RM_STATUS class047InitXfer_NV04(PHALHWINFO, VOID *, U032);
extern RM_STATUS class047GetEventStatus_NV04(PVIDEOGETEVENTSTATUSARG_000);
extern RM_STATUS class047ServiceEvent_NV04(PVIDEOSERVICEEVENTARG_000);

// c63nv04.c interfaces
extern RM_STATUS class63Method_NV04(PVIDEOMETHODARG_000);
extern RM_STATUS class63InitXfer_NV04(PHALHWINFO, VOID *, U032);
extern VOID class63DualSurfaceDesktop_NV04(PHALHWINFO, U032);
extern RM_STATUS class63GetEventStatus_NV04(PVIDEOGETEVENTSTATUSARG_000);
extern RM_STATUS class63ServiceEvent_NV04(PVIDEOSERVICEEVENTARG_000);

// c64nv04.c interfaces
extern RM_STATUS class64Method_NV04(PVIDEOMETHODARG_000);

// c65nv04.c interfaces
extern RM_STATUS class65Method_NV04(PVIDEOMETHODARG_000);

#endif // _NV4_HAL_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv4\nv4_gr.h ===
#ifndef _NV4_GR_H_
#define _NV4_GR_H_
 /***************************************************************************\
|*                                                                           *|
|*        Copyright (c) 1993-1997 NVIDIA, Corp.  All rights reserved.        *|
|*                                                                           *|
|*     NOTICE TO USER:   The source code  is copyrighted under  U.S. and     *|
|*     international laws.   NVIDIA, Corp. of Sunnyvale, California owns     *|
|*     the copyright  and as design patents  pending  on the design  and     *|
|*     interface  of the NV chips.   Users and possessors of this source     *|
|*     code are hereby granted  a nonexclusive,  royalty-free  copyright     *|
|*     and  design  patent license  to use this code  in individual  and     *|
|*     commercial software.                                                  *|
|*                                                                           *|
|*     Any use of this source code must include,  in the user documenta-     *|
|*     tion and  internal comments to the code,  notices to the end user     *|
|*     as follows:                                                           *|
|*                                                                           *|
|*     Copyright (c) 1993-1997  NVIDIA, Corp.    NVIDIA  design  patents     *|
|*     pending in the U.S. and foreign countries.                            *|
|*                                                                           *|
|*     NVIDIA, CORP.  MAKES  NO REPRESENTATION ABOUT  THE SUITABILITY OF     *|
|*     THIS SOURCE CODE FOR ANY PURPOSE.  IT IS PROVIDED "AS IS" WITHOUT     *|
|*     EXPRESS OR IMPLIED WARRANTY OF ANY KIND.  NVIDIA, CORP. DISCLAIMS     *|
|*     ALL WARRANTIES  WITH REGARD  TO THIS SOURCE CODE,  INCLUDING  ALL     *|
|*     IMPLIED   WARRANTIES  OF  MERCHANTABILITY  AND   FITNESS   FOR  A     *|
|*     PARTICULAR  PURPOSE.   IN NO EVENT SHALL NVIDIA, CORP.  BE LIABLE     *|
|*     FOR ANY SPECIAL, INDIRECT, INCIDENTAL,  OR CONSEQUENTIAL DAMAGES,     *|
|*     OR ANY DAMAGES  WHATSOEVER  RESULTING  FROM LOSS OF USE,  DATA OR     *|
|*     PROFITS,  WHETHER IN AN ACTION  OF CONTRACT,  NEGLIGENCE OR OTHER     *|
|*     TORTIOUS ACTION, ARISING OUT  OF OR IN CONNECTION WITH THE USE OR     *|
|*     PERFORMANCE OF THIS SOURCE CODE.                                      *|
|*                                                                           *|
 \***************************************************************************/
/**************************** Graphics Manager *****************************\
*                                                                           *
* Module: NV4_GR.H                                                          *
*       Graphics engine management.                                         *
*                                                                           *
*****************************************************************************
*                                                                           *
* History:                                                                  *
*                                                                           *
\***************************************************************************/

//---------------------------------------------------------------------------
//
//  Defines.
//
//---------------------------------------------------------------------------

typedef struct _def_graphics_patch_nv4   GRAPHICSPATCH_NV4,  *PGRAPHICSPATCH_NV4;

//---------------------------------------------------------------------------
//
//  Patch database.
//
// This is all the information related to a given patch, which may contain
// multiple patch contexts.
//
//---------------------------------------------------------------------------

struct _def_graphics_patch_nv4
{
    //PGRAPHICSPATCH      Next;
    U032                BufferOffset[6];
    U032                BufferBase[6];
    U032                BufferLimit[6];
    U032                BufferPitch[5];
    U032                Surface;
    U032                State;
    U032                BufferSwizzle[2];
    U032                BufferPixel;
    U032                Notify;
    U032                PatternColor0;
    U032                PatternColor1;
    U032                PatternColorRam[64];
    U032                Pattern[2];
    U032                PatternShape;
    U032                MonoColor0;
    U032                Rop3;
    U032                Chroma;
    U032                BetaAnd;
    U032                BetaPremult;
    U032                Control0;
    U032                Control1;
    U032                Control2;
    U032                Blend;
    U032                StoredFmt;
    U032                SourceColor;
    U032                AbsXRam[32];
    U032                AbsYRam[32];
    U032                AbsUClipXMin;
    U032                AbsUClipXMax;
    U032                AbsUClipYMin;
    U032                AbsUClipYMax;
    U032                AbsUClipAXMin;
    U032                AbsUClipAXMax;
    U032                AbsUClipAYMin;
    U032                AbsUClipAYMax;
    U032                AbsIClipXMax;
    U032                AbsIClipYMax;
    U032                XYLogicMisc0;
    U032                XYLogicMisc1;
    U032                XYLogicMisc2;
    U032                XYLogicMisc3;
    U032                ClipX0;
    U032                ClipX1;
    U032                ClipY0;
    U032                ClipY1;
    U032                URam[16];
    U032                VRam[16];
    U032                MRam[16];
    U032                Combine0Alpha;
    U032                Combine0Color;
    U032                Combine1Alpha;
    U032                Combine1Color;
    U032                Format0;
    U032                Format1;
    U032                Filter0;
    U032                Filter1;
    U032                D3D_XY;
    U032                D3D_U0;
    U032                D3D_V0;
    U032                D3D_U1;
    U032                D3D_V1;
    U032                D3D_ZETA;
    U032                D3D_RGB;
    U032                D3D_S;
    U032                D3D_M;
    U032                Passthru0;
    U032                Passthru1;
    U032                Passthru2;
    U032                DVDColorFormat;
    U032                ScaledFormat;
    U032                Misc24_0;
    U032                Misc24_1;
    U032                Misc24_2;
    U032                XMisc;
    U032                YMisc;
    U032                Valid1;
    U032                Valid2;
};

#endif // _NV4_GR_H_
=== C:/Users/treeman/Desktop/windows nt source code\xbox\xbox_leak_may_2020\xbox trunk\xbox\private\ntos\video\nv20\drivers\resman\kernel\inc\nv20\nv20_ref.h ===
//
// (C) Copyright NVIDIA Corporation Inc., 2000. All rights reserved.
//
/***************************************************************************\
*                                                                           *
*               NV20 Hardware Reference Manual extracted defines.           *
*                                                                           *
\***************************************************************************/
#ifndef _NV20_REF_H_
#define _NV20_REF_H_

//
// These registers are to be accessed only by nv20-specific code.
//

/* dev_bus.ref */
#define NV_TSPACE                             0x0007FFFF:0x00000000 /* RW--D */
/* dev_bus.ref */
#define NV_MSPACE                             0x1FFFFFFF:0x00000000 /* RW--D */
/* dev_bus.ref */
#define NV_RSPACE                             0x00FFFFFF:0x00000000 /* RW--D */
/* dev_bus.ref */
#define NV_PBUS_DEBUG_0                                  0x00001080 /* RW-4R */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_DELAY                         3:0 /* RWIUF */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_DELAY_8                0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_PC                            4:4 /* RWIVF */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_PC_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_SCLK_PC_OVERRIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_DELAY                       11:8 /* RWIUF */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_DELAY_4               0x00000004 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_DELAY_8               0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_PC                         12:12 /* RWIVF */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_PC_NORMAL             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_FBCLK_PC_OVERRIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_DELAY                       19:16 /* RWIUF */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_DELAY_8                0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_DELAY_10               0x0000000A /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_PC                          20:20 /* RWIVF */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_PC_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_ACLK_PC_OVERRIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_DELAY                       27:24 /* RWIUF */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_DELAY_8                0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_DELAY_14               0x0000000E /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_PC                          28:28 /* RWIVF */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_PC_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_0_FBIO_RCLK_PC_OVERRIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1                                  0x00001084 /* RW-4R */
#define NV_PBUS_DEBUG_1_PCIM_THROTTLE                           0:0 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIM_THROTTLE_DISABLED           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIM_THROTTLE_ENABLED            0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIM_CMD                                1:1 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIM_CMD_SIZE_BASED              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIM_CMD_MRL_ONLY                0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_HASH_DECODE                             2:2 /* RWIVF */
#define NV_PBUS_DEBUG_1_HASH_DECODE_1FF                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_HASH_DECODE_2FF                  0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_AGPM_CMD                                4:3 /* RWIVF */
#define NV_PBUS_DEBUG_1_AGPM_CMD_HP_ON_1ST               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_AGPM_CMD_LP_ONLY                 0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_AGPM_CMD_HP_ONLY                 0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_WRITE                              5:5 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_WRITE_0_CYCLE               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_WRITE_1_CYCLE               0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_2_1                                6:6 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_2_1_DISABLED                0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_2_1_ENABLED                 0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_RETRY                                   7:7 /* RWIVF */
#define NV_PBUS_DEBUG_1_RETRY_DISABLED                   0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_RETRY_ENABLED                    0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_RD_BURST                           8:8 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_RD_BURST_DISABLED           0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_RD_BURST_ENABLED            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_WR_BURST                           9:9 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_WR_BURST_DISABLED           0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_WR_BURST_ENABLED            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_EARLY_RTY                        10:10 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_EARLY_RTY_DISABLED          0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_EARLY_RTY_ENABLED           0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_PCIS_CPUQ                             12:12 /* RWIVF */
#define NV_PBUS_DEBUG_1_PCIS_CPUQ_DISABLED               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_1_PCIS_CPUQ_ENABLED                0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_1_DPSH_DECODE                           13:13 /* RWIVF */
#define NV_PBUS_DEBUG_1_DPSH_DECODE_NV4                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_DPSH_DECODE_NV3                  0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_FBI_DIFFERENTIAL                      14:14 /* RWIVF */
#define NV_PBUS_DEBUG_1_FBI_DIFFERENTIAL_ENABLED         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_FBI_DIFFERENTIAL_DISABLED        0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_AGPFW_DWOD                            15:15 /* RWIVF */
#define NV_PBUS_DEBUG_1_AGPFW_DWOD_DISABLED              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_AGPFW_DWOD_ENABLED               0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE2                                17:17 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE2_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE2_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_ACQUIRE_TIMEOUT                       18:18 /* RWIVF */
#define NV_PBUS_DEBUG_1_ACQUIRE_TIMEOUT_DISABLED         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_ACQUIRE_TIMEOUT_ENABLED          0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE4                                19:19 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE4_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE4_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE5                                20:20 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE5_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE5_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_AGPFW_ADIS                            21:21 /* RWIVF */
#define NV_PBUS_DEBUG_1_AGPFW_ADIS_ENABLED               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_AGPFW_ADIS_DISABLED              0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE9                                22:22 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE9_ZERO                      0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE9_ONE                       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_SPARE10                               23:23 /* RWIVF */
#define NV_PBUS_DEBUG_1_SPARE10_ZERO                     0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_SPARE10_ONE                      0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_AGP_DIN_SEL_SRC                       25:25 /* RWIVF */
#define NV_PBUS_DEBUG_1_AGP_DIN_SEL_SRC_HOST             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_AGP_DIN_SEL_SRC_ADSTB            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_PLL_PWRDWN                            26:26 /* RWIVF */
#define NV_PBUS_DEBUG_1_PLL_PWRDWN_DISABLE               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_PLL_PWRDWN_ENABLE                0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_PLL_STOPCLK                           27:27 /* RWIVF */
#define NV_PBUS_DEBUG_1_PLL_STOPCLK_DISABLE              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_PLL_STOPCLK_ENABLE               0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_1_CORE_SLOWDWN                          30:29 /* RWIVF */
#define NV_PBUS_DEBUG_1_CORE_SLOWDWN_DISABLE             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_1_CORE_SLOWDWN_ENABLE              0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_2                                  0x00001088 /* RW-4R */
#define NV_PBUS_DEBUG_2_AGP_VREF                                0:0 /* RWIVF */
#define NV_PBUS_DEBUG_2_AGP_VREF_DISABLED                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_2_AGP_VREF_ENABLED                 0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_2_AGP_SB_STB_DELAY                        9:4 /* RWIUF */
#define NV_PBUS_DEBUG_2_AGP_SB_STB_DELAY_34              0x00000022 /* RWI-V */
#define NV_PBUS_DEBUG_2_AGP_AD_STB_DSE                        12:12 /* RWIVF */
#define NV_PBUS_DEBUG_2_AGP_AD_STB_DSE_OFF               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_2_AGP_AD_STB_DSE_ON                0x00000001 /* RW0-V */
#define NV_PBUS_DEBUG_2_SAGP_VREF                             16:16 /* RWIVF */
#define NV_PBUS_DEBUG_2_SAGP_VREF_DISABLED               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_2_SAGP_VREF_ENABLED                0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_2_SDSP_VREF                             20:20 /* RWIVF */
#define NV_PBUS_DEBUG_2_SDSP_VREF_DISABLED               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_2_SDSP_VREF_ENABLED                0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_3                                  0x0000108C /* RW-4R */
#define NV_PBUS_DEBUG_3_AGP_MAX_SIZE                            1:0 /* RWIVF */
#define NV_PBUS_DEBUG_3_AGP_MAX_SIZE_UNLIMITED           0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_3_AGP_MAX_SIZE_32_BYTES            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_MAX_SIZE_64_BYTES            0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK                            7:4 /* RWIVF */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_66MHZ         0x00000005 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_73MHZ         0x00000006 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_80MHZ         0x00000007 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_87MHZ         0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_94MHZ         0x00000009 /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_100MHZ        0x0000000A /* RWI-V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_106MHZ        0x0000000B /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_113MHZ        0x0000000C /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_120MHZ        0x0000000D /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_126MHZ        0x0000000E /* RW--V */
#define NV_PBUS_DEBUG_3_AGP_4X_NVCLK_ABOVE_133MHZ        0x0000000F /* RW--V */
#define NV_PBUS_DEBUG_CTL                                0x00001090 /* RW-4R */
#define NV_PBUS_DEBUG_CTL_MODE                                  0:0 /* RWIVF */
#define NV_PBUS_DEBUG_CTL_MODE_DISABLED                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTL_MODE_ENABLED                   0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTL_READ_SELECT                           4:4 /* RWIVF */
#define NV_PBUS_DEBUG_CTL_READ_SELECT_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTL_READ_SELECT_1                  0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_READ                               0x00001094 /* R--4R */
#define NV_PBUS_DEBUG_READ_DATA                                31:0 /* R-XUF */
#define NV_PBUS_DEBUG_HOST                               0x0000109C /* RW-4R */
#define NV_PBUS_DEBUG_HOST_SEL                                  2:0 /* RWXUF */
#define NV_PBUS_DEBUG_SEL_0                              0x000010A0 /* RW-4R */
#define NV_PBUS_DEBUG_SEL_0_X                                   2:0 /* RWXUF */
#define NV_PBUS_DEBUG_SEL_1                              0x000010A4 /* RW-4R */
#define NV_PBUS_DEBUG_SEL_1_X                                   2:0 /* RWXUF */
#define NV_PBUS_DEBUG_SEL_2                              0x000010A8 /* RW-4R */
#define NV_PBUS_DEBUG_SEL_2_X                                   2:0 /* RWXUF */
#define NV_PBUS_DEBUG_SEL_3                              0x000010AC /* RW-4R */
#define NV_PBUS_DEBUG_SEL_3_X                                   2:0 /* RWXUF */
#define NV_PBUS_DEBUG_CTRIM_0                            0x000010B0 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NE_DELAY                       3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NE_DELAY_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SE_DELAY                       7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SE_DELAY_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NW_DELAY                      11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NW_DELAY_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SW_DELAY                     15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SW_DELAY_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_M_NW_DELAY                      19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_M_NW_DELAY_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_M_SW_DELAY                      23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_M_SW_DELAY_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_U_NW_DELAY                      27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_U_NW_DELAY_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_U_SW_DELAY                      31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_U_SW_DELAY_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NW_TRIM                        3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_NW_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_FE_TRIM                        7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_FE_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_CA_TRIM                       11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_CA_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_CS_TRIM                      15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_CS_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SH_TRIM                      19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SH_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SP_TRIM                      23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_SP_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_NV_FB_TRIM                      27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_NV_FB_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_0_SPARE_0                         31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_0_SPARE_0_8                  0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1                            0x000010B4 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_1_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C0_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C1_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C2_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C3_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C4_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C5_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C6_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_1_C7_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_M_SHAPE                           3:0 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_M_SHAPE_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_M_SHAPE_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_N_SHAPE                           7:4 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_N_SHAPE_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_N_SHAPE_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_PV1_SHAPE                        11:8 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_PV1_SHAPE_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_PV1_SHAPE_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_PV2_SHAPE                       15:12 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_PV2_SHAPE_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_PV2_SHAPE_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_FP1_SHAPE                       19:16 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_FP1_SHAPE_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_FP1_SHAPE_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_FPDP_SHAPE                      23:20 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_FPDP_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_FPDP_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_FPIO_SHAPE                      27:24 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_FPIO_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_FPIO_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_1_FPION_SHAPE                     31:28 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_1_FPION_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_1_FPION_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2                            0x000010B8 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_2_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C0_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C1_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C2_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C3_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C4_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C5_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C6_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_2_C7_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_0_SHAPE                       3:0 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_0_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_0_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_1_SHAPE                       7:4 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_1_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_1_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_2_SHAPE                      11:8 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_2_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_2_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_3_SHAPE                     15:12 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_3_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2I_3_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_0_SHAPE                     19:16 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_0_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_0_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_1_SHAPE                     23:20 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_1_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_1_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_2_SHAPE                     27:24 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_2_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_2_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_3_SHAPE                     31:28 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_3_SHAPE_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_2_M2O_3_SHAPE_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3                            0x000010BC /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_3_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C0_DELAY_8                 0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C1_DELAY_8                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C2_DELAY_8                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C3_DELAY_8                 0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C4_DELAY_8                 0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C5_DELAY_8                 0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C6_DELAY_F                 0x0000000f /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_C7_DELAY_F                 0x0000000f /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_CCIR_CLK_OUT_TRIM                 3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_CCIR_CLK_OUT_TRIM_8        0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_CCIR_CLK_OUT_TRIM_INIT     0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK1_TRIM                        7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK1_TRIM_8               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK1_TRIM_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK1_TRIM                       11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK1_TRIM_8               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK1_TRIM_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_VSCLK_TRIM                      15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_VSCLK_TRIM_8               0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_VSCLK_TRIM_INIT            0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK2_TRIM                      19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK2_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_PCLK2_TRIM_INIT            0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK2_TRIM                      23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK2_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_VCLK2_TRIM_INIT            0x00000002 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_NVCLK                    24:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_NVCLK_ENABLE        0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_NVCLK_EN_INIT       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_MCLK                     25:25 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_MCLK_ENABLE         0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_MCLK_EN_INIT        0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CLK4X                    26:26 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CLK4X_ENABLE        0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CLK4X_EN_INIT       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR_O                   27:27 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR_O_ENABLE       0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR_O_EN_INIT      0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VIP_HCLK                 28:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VIP_HCLK_ENABLE     0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VIP_HCLK_EN_INIT    0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VCLK2                    29:29 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VCLK2_ENABLE        0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_VCLK2_EN_INIT       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_PCLK                     30:30 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_PCLK_ENABLE         0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_PCLK_EN_INIT        0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR2                    31:31 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR2_ENABLE        0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_3_BYPASS_CCIR2_EN_INIT       0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4                            0x000010C4 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_4_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C0_DELAY_8                 0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C1_DELAY_8                 0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C2_DELAY_8                 0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C3_DELAY_8                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C4_DELAY_8                 0x0000000C /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C5_DELAY_8                 0x0000000B /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C6_DELAY_8                 0x0000000D /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_C7_DELAY_8                 0x0000000A /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_0_TRIM                        3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_0_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_0_TRIM_INIT            0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_1_TRIM                        7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_1_TRIM_8               0x00000002 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_1_TRIM_INIT            0x00000003 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_2_TRIM                       11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_2_TRIM_8               0x00000003 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_2_TRIM_INIT            0x00000004 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_3_TRIM                      15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_3_TRIM_8               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2I_3_TRIM_INIT            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_0_TRIM                      19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_0_TRIM_8               0x0000000C /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_0_TRIM_INIT            0x0000000B /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_1_TRIM                      23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_1_TRIM_8               0x0000000B /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_1_TRIM_INIT            0x0000000A /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_2_TRIM                      27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_2_TRIM_8               0x0000000D /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_2_TRIM_INIT            0x0000000C /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_3_TRIM                      31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_3_TRIM_8               0x0000000A /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_4_M2O_3_TRIM_INIT            0x00000009 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5                            0x000010C8 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_5_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C0_DELAY_8                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C1_DELAY_8                 0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C2_DELAY_8                 0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C3_DELAY_8                 0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C4_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C5_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C6_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_C7_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPIOCLK_TRIM                      3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPIOCLK_TRIM_8             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPIOCLK_TRIM_INIT          0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_FPIONCLK_TRIM                     7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPIONCLK_TRIM_8            0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPIONCLK_TRIM_INIT         0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_FPDPCLK_TRIM                     11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPDPCLK_TRIM_8             0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPDPCLK_TRIM_INIT          0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK1_TRIM                     15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK1_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK1_TRIM_INIT           0x00000008 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK2_TRIM                     19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK2_TRIM_0              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_FPCLK2_TRIM_INIT           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK1_TRIM                    23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK1_TRIM_0             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK1_TRIM_INIT          0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK2_TRIM                    27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK2_TRIM_0             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_IFPCLK2_TRIM_INIT          0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_5_M_DELAY                         31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_5_M_DELAY_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_5_M_DELAY_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6                            0x000010CC /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_6_C0_DELAY                          3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C0_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C1_DELAY                          7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C1_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C2_DELAY                         11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C2_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C3_DELAY                        15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C3_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C4_DELAY                        19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C4_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C5_DELAY                        23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C5_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C6_DELAY                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C6_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_C7_DELAY                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_C7_DELAY_0                 0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_0_DELAY                  3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_0_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_0_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_1_DELAY                  7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_1_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_1_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_2_DELAY                 11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_2_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_2_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_3_DELAY                15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_3_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2I_3_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_0_DELAY                19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_0_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_0_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_1_DELAY                23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_1_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_1_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_2_DELAY                27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_2_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_2_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_3_DELAY                31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_3_DELAY_0         0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_6_FBIO_M2O_3_DELAY_INIT      0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_AGPPLL                             0x000010C0 /* RW-4R */
#define NV_PBUS_DEBUG_AGPPLL_COEFF_MDIV                         7:0 /* RWIUF */
#define NV_PBUS_DEBUG_AGPPLL_COEFF_MDIV_1                0x00000001 /* RWI-V */
#define NV_PBUS_DEBUG_AGPPLL_COEFF_NDIV                        15:8 /* RWIUF */
#define NV_PBUS_DEBUG_AGPPLL_COEFF_NDIV_4                0x00000004 /* RWI-V */
#define NV_PBUS_DEBUG_AGPPLL_SETUP                            24:16 /* RWIUF */
#define NV_PBUS_DEBUG_AGPPLL_SETUP_DEFAULT               0x0000011C /* RWI-V */
#define NV_PBUS_DEBUG_AGPPLL_PWRDWN                           28:28 /* RWIVF */
#define NV_PBUS_DEBUG_AGPPLL_PWRDWN_ON                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_AGPPLL_PWRDWN_OFF                  0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_AGPPLL_STATUS                           31:31 /* R--VF */
#define NV_PBUS_DEBUG_AGPPLL_STATUS_NOTLOCKED            0x00000000 /* R---V */
#define NV_PBUS_DEBUG_AGPPLL_STATUS_LOCKED               0x00000001 /* R---V */
#define NV_PBUS_DEBUG_PORT                               0x000010D0 /* RW-4R */
#define NV_PBUS_DEBUG_PORT_MODE                                 0:0 /* RWIVF */
#define NV_PBUS_DEBUG_PORT_MODE_NORMAL                   0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PORT_MODE_AGP4X                    0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7                            0x000010D4 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_TRIM                         3:0 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_TRIM_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_TRIM_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_SHAPE                        7:4 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_CCDP_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_CCIO_SHAPE                       11:8 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_CCIO_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_CCIO_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_FP2_SHAPE                       15:12 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_FP2_SHAPE_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_FP2_SHAPE_INIT             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_IFP1_SHAPE                      19:16 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_IFP1_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_IFP1_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_IFP2_SHAPE                      23:20 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_IFP2_SHAPE_0               0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_IFP2_SHAPE_INIT            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_PCLK1_DP_TRIM                   27:24 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_PCLK1_DP_TRIM_0            0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_PCLK1_DP_TRIM_INIT         0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_7_PCLK1_DP_SHAPE                  31:28 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_7_PCLK1_DP_SHAPE_0           0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_7_PCLK1_DP_SHAPE_INIT        0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8                            0x000010D8 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_0_TRIM                      3:0 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_0_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_0_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_1                           7:4 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_1_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_1_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_2                          11:8 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_2_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_2_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_3                         15:12 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_3_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_3_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_4                         19:16 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_4_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_4_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_5                         23:20 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_5_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_5_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_6                         27:24 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_6_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_6_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_7                         31:28 /* RWISF */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_7_0                  0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_8_DQSOB_7_INIT               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_9                            0x000010DC /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_9_NV_PA0_TRIM                       3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_NV_PA0_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_NV_PA1_TRIM                       7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_NV_PA1_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_NV_PA2_TRIM                      11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_NV_PA2_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_NV_PA3_TRIM                     15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_NV_PA3_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_SPARE_0                         19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_SPARE_0_INIT               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_SPARE_1                         23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_SPARE_1_INIT               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_SPARE_2                         27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_SPARE_2_INIT               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_9_SPARE_3                         31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_9_SPARE_3_INIT               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC                          0x000010E0 /* RW-4R */
#define NV_PBUS_DEBUG_PRIV_ASRC_0__ALIAS_1  NV_PBUS_DEBUG_PRIV_ASRC /*       */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_SEL                      31:31 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_OVERIDE             0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_VALUE                    30:24 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_EAST_VALUE_0             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_SEL                     23:23 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_NORMAL             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_OVERIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_VALUE                   22:16 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_SOUTH_VALUE_0            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_SEL                      15:15 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_NORMAL              0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_OVERIDE             0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_VALUE                     14:8 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_WEST_VALUE_0             0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_SEL                       7:7 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_NORMAL             0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_OVERIDE            0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_VALUE                     6:0 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_NORTH_VALUE_0            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1                        0x000010E4 /* RW-4R */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_SEL                    31:31 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_NORMAL            0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_OVERIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_VALUE                  30:24 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_0_VALUE_0           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_SEL                    23:23 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_NORMAL            0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_OVERIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_VALUE                  22:16 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_1_VALUE_0           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_SEL                    15:15 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_NORMAL            0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_OVERIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_VALUE                   14:8 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_2_VALUE_0           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_SEL                      7:7 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_NORMAL            0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_OVERIDE           0x00000001 /* RW--V */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_VALUE                    6:0 /* RWIVF */
#define NV_PBUS_DEBUG_PRIV_ASRC_1_BK_3_VALUE_0           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_CTRIM_10                           0x000010E8 /* RW-4R */
#define NV_PBUS_DEBUG_CTRIM_10_M_NW_TRIM                        3:0 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_10_M_NW_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_10_M_FB_TRIM                        7:4 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_10_M_FB_TRIM_8               0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_10_M_PA0_TRIM                      11:8 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_10_M_PA0_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_10_M_PA1_TRIM                     15:12 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_10_M_PA1_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_10_M_PA2_TRIM                     19:16 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_10_M_PA2_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_10_M_PA3_TRIM                     23:20 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_10_M_PA3_TRIM_8              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_10_SPARE_0                        27:24 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_10_SPARE_0_INIT              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_CTRIM_10_SPARE_1                        31:28 /* RWIUF */
#define NV_PBUS_DEBUG_CTRIM_10_SPARE_1_INIT              0x00000008 /* RWI-V */
#define NV_PBUS_DEBUG_DUALHEAD_CTL                       0x000010F0 /* RW-4R */
#define NV_PBUS_DEBUG_DUALHEAD_CTL_BLAH                        31:0 /* RWIUF */
#define NV_PBUS_DEBUG_DUALHEAD_CTL_BLAH_0                0x00000000 /* RWI-V */
#define NV_PBUS_DEBUG_RDIBIST_CTL                        0x000010F4 /* RW-4R */
#define NV_PBUS_DEBUG_RDIBIST_CTL_RAM_FIRST                    10:0 /* RWXVF */
#define NV_PBUS_DEBUG_RDIBIST_CTL_RAM_FIRST_0            0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_RDIBIST_CTL_TEST                        15:15 /* RWIVF */
#define NV_PBUS_DEBUG_RDIBIST_CTL_TEST_GO                0x00000001 /* -W--V */
#define NV_PBUS_DEBUG_RDIBIST_CTL_TEST_RUNNING           0x00000001 /* R---V */
#define NV_PBUS_DEBUG_RDIBIST_CTL_TEST_DONE              0x00000000 /* R-I-V */
#define NV_PBUS_DEBUG_RDIBIST_CTL_RAM_LAST                    26:16 /* RWXVF */
#define NV_PBUS_DEBUG_RDIBIST_CTL_RAM_LAST_7FF           0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_RDIBIST_INDEX                      0x000010F8 /* RW-4R */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_ADDR                        4:0 /* RWXVF */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_ADDR_0               0x00000000 /* RW--V */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_PASS_31_0            0x00000000 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_PASS_63_32           0x00000001 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_PASS_95_64           0x00000002 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_PASS_127_96          0x00000003 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_PASS_159_128         0x00000004 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_PASS_191_160         0x00000005 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_PASS_223_192         0x00000006 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_PASS_255_224         0x00000007 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_PASS_287_256         0x00000008 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_FAIL_RAM             0x00000009 /*       */
#define NV_PBUS_DEBUG_RDIBIST_INDEX_FAIL_DWORD           0x0000000A /*       */
#define NV_PBUS_DEBUG_RDIBIST_DATA                       0x000010FC /* RW-4R */
#define NV_PBUS_DEBUG_RDIBIST_DATA_VALUE                       31:0 /* RWXVF */
#define NV_PBUS_INTR_0                                   0x00001100 /* RW-4R */
#define NV_PBUS_INTR_0_PCI_BUS_ERROR                            0:0 /* RWXVF */
#define NV_PBUS_INTR_0_PCI_BUS_ERROR_NOT_PENDING         0x00000000 /* R---V */
#define NV_PBUS_INTR_0_PCI_BUS_ERROR_PENDING             0x00000001 /* R---V */
#define NV_PBUS_INTR_0_PCI_BUS_ERROR_RESET               0x00000001 /* -W--V */
#define NV_PBUS_INTR_0_HOTPLUG                                  4:4 /* RWXVF */
#define NV_PBUS_INTR_0_HOTPLUG_NOT_PENDING               0x00000000 /* R---V */
#define NV_PBUS_INTR_0_HOTPLUG_PENDING                   0x00000001 /* R---V */
#define NV_PBUS_INTR_0_HOTPLUG_RESET                     0x00000001 /* -W--V */
#define NV_PBUS_INTR_EN_0                                0x00001140 /* RWI4R */
#define NV_PBUS_INTR_EN_0_PCI_BUS_ERROR                         0:0 /* RWIVF */
#define NV_PBUS_INTR_EN_0_PCI_BUS_ERROR_DISABLED         0x00000000 /* RWI-V */
#define NV_PBUS_INTR_EN_0_PCI_BUS_ERROR_ENABLED          0x00000001 /* RW--V */
#define NV_PBUS_INTR_EN_0_HOTPLUG                               4:4 /* RWIVF */
#define NV_PBUS_INTR_EN_0_HOTPLUG_DISABLED               0x00000000 /* RWI-V */
#define NV_PBUS_INTR_EN_0_HOTPLUG_ENABLED                0x00000001 /* RW--V */
#define NV_PBUS_ROM_CONFIG                               0x00001200 /* RWI4R */
#define NV_PBUS_ROM_CONFIG_TW1                                  5:0 /* RWIVF */
#define NV_PBUS_ROM_CONFIG_TW1_DEFAULT                   0x0000000F /* RWI-V */
#define NV_PBUS_ROM_CONFIG_TW0                                  7:6 /* RWIVF */
#define NV_PBUS_ROM_CONFIG_TW0_DEFAULT                   0x00000003 /* RWI-V */
#define NV_PBUS_FBIO_CFG                                 0x00001210 /* RW-4R */
#define NV_PBUS_FBIO_CFG_ADR_EDGE                               0:0 /* RWIVF */
#define NV_PBUS_FBIO_CFG_ADR_EDGE_QUARTER                0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CFG_ADR_EDGE_HALF                   0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CFG_CLK_EDGE                               4:4 /* RWIVF */
#define NV_PBUS_FBIO_CFG_CLK_EDGE_NORMAL                 0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CFG_CLK_EDGE_EARLY                  0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CFG_DQS_EDGE                               8:8 /* RWIVF */
#define NV_PBUS_FBIO_CFG_DQS_EDGE_NORMAL                 0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CFG_DQS_EDGE_EARLY                  0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CFG_WRITE_DATA                           12:12 /* RWIVF */
#define NV_PBUS_FBIO_CFG_WRITE_DATA_STROBED              0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CFG_WRITE_DATA_CLOCKED              0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CFG_QUSE                                 17:16 /* RWIVF */
#define NV_PBUS_FBIO_CFG_QUSE_NORMAL                     0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CFG_QUSE_ALWAYS                     0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CFG_QUSE_HOLD                       0x00000002 /* RW--V */
#define NV_PBUS_FBIO_CFG_QUSE_RESERVED                   0x00000003 /* RW--V */
#define NV_PBUS_FBIO_CFG_RESERVED0                            20:20 /* RWIVF */
#define NV_PBUS_FBIO_CFG_RESERVED0_0                     0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CFG_RESERVED0_1                     0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CFG_DQSEN                                25:24 /* RWIVF */
#define NV_PBUS_FBIO_CFG_DQSEN_NORMAL                    0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CFG_DQSEN_HOLD                      0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CFG_DQSEN_PULL                      0x00000002 /* RW--V */
#define NV_PBUS_FBIO_CFG_DQSEN_EXTENDED                  0x00000003 /* RW--V */
#define NV_PBUS_FBIO_CFG_DEN                                  27:26 /* RWIVF */
#define NV_PBUS_FBIO_CFG_DEN_NORMAL                      0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CFG_DEN_HOLD                        0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CFG_DEN_EARLY                       0x00000002 /* RW--V */
#define NV_PBUS_FBIO_CFG_DEN_EXTENDED                    0x00000003 /* RW--V */
#define NV_PBUS_FBIO_CFG_RESERVED1                            28:28 /* RWIVF */
#define NV_PBUS_FBIO_CFG_RESERVED1_0                     0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CFG_RESERVED1_1                     0x00000001 /* RW--V */
#define NV_PBUS_FBIO_DLY                                 0x00001214 /* RW-4R */
#define NV_PBUS_FBIO_DLY_DATAIB_A                               2:0 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DATAIB_A_NONE                   0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DATAIB_A_FULL                   0x00000007 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSCK_A                                4:3 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DQSCK_A_NONE                    0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DQSCK_A_FULL                    0x00000003 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSIB_A                                7:5 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DQSIB_A_NONE                    0x00000000 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSIB_A_FULL                    0x00000007 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DATAIB_B                              10:8 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DATAIB_B_NONE                   0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DATAIB_B_FULL                   0x00000007 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSCK_B                              12:11 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DQSCK_B_NONE                    0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DQSCK_B_FULL                    0x00000003 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSIB_B                              15:13 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DQSIB_B_NONE                    0x00000000 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSIB_B_FULL                    0x00000007 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DATAIB_C                             18:16 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DATAIB_C_NONE                   0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DATAIB_C_FULL                   0x00000007 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSCK_C                              20:19 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DQSCK_C_NONE                    0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DQSCK_C_FULL                    0x00000003 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSIB_C                              23:21 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DQSIB_C_NONE                    0x00000000 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSIB_C_FULL                    0x00000007 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DATAIB_D                             26:24 /* RWIUF */ 
#define NV_PBUS_FBIO_DLY_DATAIB_D_NONE                   0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DATAIB_D_FULL                   0x00000007 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSCK_D                              28:27 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DQSCK_D_NONE                    0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_DLY_DQSCK_D_FULL                    0x00000003 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSIB_D                              31:29 /* RWIUF */
#define NV_PBUS_FBIO_DLY_DQSIB_D_NONE                    0x00000000 /* RW--V */
#define NV_PBUS_FBIO_DLY_DQSIB_D_FULL                    0x00000007 /* RWI-V */
#define NV_PBUS_FBIO_RAM                                 0x00001218 /* RW-4R */
#define NV_PBUS_FBIO_RAM_DQS_SIZE                               0:0 /* RWIVF */
#define NV_PBUS_FBIO_RAM_DQS_SIZE_32                     0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_RAM_DQS_SIZE_8                      0x00000001 /* RW--V */
#define NV_PBUS_FBIO_RAM_TYPE                                   8:8 /* RWIUF */
#define NV_PBUS_FBIO_RAM_TYPE_DDR                        0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_RAM_TYPE_SDR                        0x00000001 /* RW--V */
#define NV_PBUS_FBIO_RAM_VREF                                 16:16 /* RWIUF */
#define NV_PBUS_FBIO_RAM_VREF_DISABLED                   0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_RAM_VREF_ENABLED                    0x00000001 /* RW--V */
#define NV_PBUS_FBIO_RAM_RESERVED0                            24:24 /* RWIUF */
#define NV_PBUS_FBIO_RAM_RESERVED0_0                     0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_RAM_RESERVED0_1                     0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALCNT                              0x0000121C /* RW-4R */
#define NV_PBUS_FBIO_CALCNT_COUNT                              31:0 /* RW-SF */
#define NV_PBUS_FBIO_CALCNT_OVERFLOW                          31:31 /* RW-VF */
#define NV_PBUS_FBIO_CALEN                               0x00001220 /* RW-4R */
#define NV_PBUS_FBIO_CALEN_VCC_A                                0:0 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_VCC_A_OFF                     0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_VCC_A_ON                      0x00000001 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_VCC_B                                1:1 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_VCC_B_OFF                     0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_VCC_B_ON                      0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_VCC_C                                2:2 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_VCC_C_OFF                     0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_VCC_C_ON                      0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_VCC_D                                3:3 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_VCC_D_OFF                     0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_VCC_D_ON                      0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_VCCQ_A                               8:8 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_VCCQ_A_OFF                    0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_VCCQ_A_ON                     0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_VCCQ_B                               9:9 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_VCCQ_B_OFF                    0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_VCCQ_B_ON                     0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_VCCQ_C                             10:10 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_VCCQ_C_OFF                    0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_VCCQ_C_ON                     0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_VCCQ_D                             11:11 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_VCCQ_D_OFF                    0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_VCCQ_D_ON                     0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_PN_A                               16:16 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_PN_A_OFF                      0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_PN_A_ON                       0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_PN_B                               17:17 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_PN_B_OFF                      0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_PN_B_ON                       0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_PN_C                               18:18 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_PN_C_OFF                      0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_PN_C_ON                       0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALEN_PN_D                               19:19 /* RWIVF */
#define NV_PBUS_FBIO_CALEN_PN_D_OFF                      0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALEN_PN_D_ON                       0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALPN                               0x00001224 /* R--4R */
#define NV_PBUS_FBIO_CALPN_A                                    4:0 /* R--VF */
#define NV_PBUS_FBIO_CALPN_B                                   12:8 /* R--VF */
#define NV_PBUS_FBIO_CALPN_C                                  20:16 /* R--VF */
#define NV_PBUS_FBIO_CALPN_D                                  28:24 /* R--VF */
#define NV_PBUS_FBIO_CALSEL                              0x00001228 /* RW-4R */
#define NV_PBUS_FBIO_CALSEL_SOURCE                              3:0 /* RW-VF */
#define NV_PBUS_FBIO_CALSEL_SOURCE_VCC_A                 0x00000000 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_VCC_B                 0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_VCC_C                 0x00000002 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_VCC_D                 0x00000003 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_VCCQ_A                0x00000004 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_VCCQ_B                0x00000005 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_VCCQ_C                0x00000006 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_VCCQ_D                0x00000007 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_RESERVED0             0x00000008 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_RESERVED1             0x00000009 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_RESERVED2             0x0000000A /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_RESERVED3             0x0000000B /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_RESERVED4             0x0000000C /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_RESERVED5             0x0000000D /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_PCI                   0x0000000E /* RW--V */
#define NV_PBUS_FBIO_CALSEL_SOURCE_CORE                  0x0000000F /* RW--V */
#define NV_PBUS_FBIO_CALSEL_REF_SEL                             8:8 /* RWIVF */
#define NV_PBUS_FBIO_CALSEL_REF_SEL_XTAL                 0x00000000 /* RWI-V */
#define NV_PBUS_FBIO_CALSEL_REF_SEL_PCICLK               0x00000001 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_REF_DIV                           19:16 /* RW-UF */
#define NV_PBUS_FBIO_CALSEL_REF_DIV_0                    0x00000000 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_REF_DIV_4                    0x00000004 /* RW--V */
#define NV_PBUS_FBIO_CALSEL_REF_DIV_16                   0x0000000F /* RW--V */
#define NV_PBUS_FBIO_ADRDRV                              0x0000122C /* RW-4R */
#define NV_PBUS_FBIO_ADRDRV_A_FALL                              3:0 /* RWIUF */
#define NV_PBUS_FBIO_ADRDRV_A_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_ADRDRV_A_RISE                              7:4 /* RWIUF */
#define NV_PBUS_FBIO_ADRDRV_A_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_ADRDRV_B_FALL                             11:8 /* RWIUF */
#define NV_PBUS_FBIO_ADRDRV_B_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_ADRDRV_B_RISE                            15:12 /* RWIUF */
#define NV_PBUS_FBIO_ADRDRV_B_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_ADRDRV_C_FALL                            19:16 /* RWIUF */
#define NV_PBUS_FBIO_ADRDRV_C_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_ADRDRV_C_RISE                            23:20 /* RWIUF */
#define NV_PBUS_FBIO_ADRDRV_C_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_ADRDRV_D_FALL                            27:24 /* RWIUF */
#define NV_PBUS_FBIO_ADRDRV_D_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_ADRDRV_D_RISE                            31:28 /* RWIUF */
#define NV_PBUS_FBIO_ADRDRV_D_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_CLKDRV                              0x00001230 /* RW-4R */
#define NV_PBUS_FBIO_CLKDRV_A_FALL                              3:0 /* RWIUF */
#define NV_PBUS_FBIO_CLKDRV_A_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_CLKDRV_A_RISE                              7:4 /* RWIUF */
#define NV_PBUS_FBIO_CLKDRV_A_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_CLKDRV_B_FALL                             11:8 /* RWIUF */
#define NV_PBUS_FBIO_CLKDRV_B_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_CLKDRV_B_RISE                            15:12 /* RWIUF */
#define NV_PBUS_FBIO_CLKDRV_B_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_CLKDRV_C_FALL                            19:16 /* RWIUF */
#define NV_PBUS_FBIO_CLKDRV_C_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_CLKDRV_C_RISE                            23:20 /* RWIUF */
#define NV_PBUS_FBIO_CLKDRV_C_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_CLKDRV_D_FALL                            27:24 /* RWIUF */
#define NV_PBUS_FBIO_CLKDRV_D_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_CLKDRV_D_RISE                            31:28 /* RWIUF */
#define NV_PBUS_FBIO_CLKDRV_D_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DATDRV                              0x00001234 /* RW-4R */
#define NV_PBUS_FBIO_DATDRV_A_FALL                              3:0 /* RWIUF */
#define NV_PBUS_FBIO_DATDRV_A_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DATDRV_A_RISE                              7:4 /* RWIUF */
#define NV_PBUS_FBIO_DATDRV_A_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DATDRV_B_FALL                             11:8 /* RWIUF */
#define NV_PBUS_FBIO_DATDRV_B_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DATDRV_B_RISE                            15:12 /* RWIUF */
#define NV_PBUS_FBIO_DATDRV_B_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DATDRV_C_FALL                            19:16 /* RWIUF */
#define NV_PBUS_FBIO_DATDRV_C_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DATDRV_C_RISE                            23:20 /* RWIUF */
#define NV_PBUS_FBIO_DATDRV_C_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DATDRV_D_FALL                            27:24 /* RWIUF */
#define NV_PBUS_FBIO_DATDRV_D_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DATDRV_D_RISE                            31:28 /* RWIUF */
#define NV_PBUS_FBIO_DATDRV_D_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DQSDRV                              0x00001238 /* RW-4R */
#define NV_PBUS_FBIO_DQSDRV_A_FALL                              3:0 /* RWIUF */
#define NV_PBUS_FBIO_DQSDRV_A_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DQSDRV_A_RISE                              7:4 /* RWIUF */
#define NV_PBUS_FBIO_DQSDRV_A_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DQSDRV_B_FALL                             11:8 /* RWIUF */
#define NV_PBUS_FBIO_DQSDRV_B_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DQSDRV_B_RISE                            15:12 /* RWIUF */
#define NV_PBUS_FBIO_DQSDRV_B_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DQSDRV_C_FALL                            19:16 /* RWIUF */
#define NV_PBUS_FBIO_DQSDRV_C_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DQSDRV_C_RISE                            23:20 /* RWIUF */
#define NV_PBUS_FBIO_DQSDRV_C_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DQSDRV_D_FALL                            27:24 /* RWIUF */
#define NV_PBUS_FBIO_DQSDRV_D_FALL_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_DQSDRV_D_RISE                            31:28 /* RWIUF */
#define NV_PBUS_FBIO_DQSDRV_D_RISE_INIT                  0x0000000A /* RWIUV */
#define NV_PBUS_FBIO_ADRSLW                              0x0000123C /* RW-4R */
#define NV_PBUS_FBIO_ADRSLW_A_FALL                              3:0 /* RWIUF */
#define NV_PBUS_FBIO_ADRSLW_A_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_ADRSLW_A_RISE                              7:4 /* RWIUF */
#define NV_PBUS_FBIO_ADRSLW_A_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_ADRSLW_B_FALL                             11:8 /* RWIUF */
#define NV_PBUS_FBIO_ADRSLW_B_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_ADRSLW_B_RISE                            15:12 /* RWIUF */
#define NV_PBUS_FBIO_ADRSLW_B_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_ADRSLW_C_FALL                            19:16 /* RWIUF */
#define NV_PBUS_FBIO_ADRSLW_C_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_ADRSLW_C_RISE                            23:20 /* RWIUF */
#define NV_PBUS_FBIO_ADRSLW_C_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_ADRSLW_D_FALL                            27:24 /* RWIUF */
#define NV_PBUS_FBIO_ADRSLW_D_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_ADRSLW_D_RISE                            31:28 /* RWIUF */
#define NV_PBUS_FBIO_ADRSLW_D_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_CLKSLW                              0x00001240 /* RW-4R */
#define NV_PBUS_FBIO_CLKSLW_A_FALL                              3:0 /* RWIUF */
#define NV_PBUS_FBIO_CLKSLW_A_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_CLKSLW_A_RISE                              7:4 /* RWIUF */
#define NV_PBUS_FBIO_CLKSLW_A_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_CLKSLW_B_FALL                             11:8 /* RWIUF */
#define NV_PBUS_FBIO_CLKSLW_B_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_CLKSLW_B_RISE                            15:12 /* RWIUF */
#define NV_PBUS_FBIO_CLKSLW_B_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_CLKSLW_C_FALL                            19:16 /* RWIUF */
#define NV_PBUS_FBIO_CLKSLW_C_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_CLKSLW_C_RISE                            23:20 /* RWIUF */
#define NV_PBUS_FBIO_CLKSLW_C_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_CLKSLW_D_FALL                            27:24 /* RWIUF */
#define NV_PBUS_FBIO_CLKSLW_D_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_CLKSLW_D_RISE                            31:28 /* RWIUF */
#define NV_PBUS_FBIO_CLKSLW_D_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DATSLW                              0x00001244 /* RW-4R */
#define NV_PBUS_FBIO_DATSLW_A_FALL                              3:0 /* RWIUF */
#define NV_PBUS_FBIO_DATSLW_A_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DATSLW_A_RISE                              7:4 /* RWIUF */
#define NV_PBUS_FBIO_DATSLW_A_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DATSLW_B_FALL                             11:8 /* RWIUF */
#define NV_PBUS_FBIO_DATSLW_B_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DATSLW_B_RISE                            15:12 /* RWIUF */
#define NV_PBUS_FBIO_DATSLW_B_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DATSLW_C_FALL                            19:16 /* RWIUF */
#define NV_PBUS_FBIO_DATSLW_C_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DATSLW_C_RISE                            23:20 /* RWIUF */
#define NV_PBUS_FBIO_DATSLW_C_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DATSLW_D_FALL                            27:24 /* RWIUF */
#define NV_PBUS_FBIO_DATSLW_D_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DATSLW_D_RISE                            31:28 /* RWIUF */
#define NV_PBUS_FBIO_DATSLW_D_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DQSSLW                              0x00001248 /* RW-4R */
#define NV_PBUS_FBIO_DQSSLW_A_FALL                              3:0 /* RWIUF */
#define NV_PBUS_FBIO_DQSSLW_A_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DQSSLW_A_RISE                              7:4 /* RWIUF */
#define NV_PBUS_FBIO_DQSSLW_A_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DQSSLW_B_FALL                             11:8 /* RWIUF */
#define NV_PBUS_FBIO_DQSSLW_B_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DQSSLW_B_RISE                            15:12 /* RWIUF */
#define NV_PBUS_FBIO_DQSSLW_B_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DQSSLW_C_FALL                            19:16 /* RWIUF */
#define NV_PBUS_FBIO_DQSSLW_C_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DQSSLW_C_RISE                            23:20 /* RWIUF */
#define NV_PBUS_FBIO_DQSSLW_C_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DQSSLW_D_FALL                            27:24 /* RWIUF */
#define NV_PBUS_FBIO_DQSSLW_D_FALL_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_FBIO_DQSSLW_D_RISE                            31:28 /* RWIUF */
#define NV_PBUS_FBIO_DQSSLW_D_RISE_INIT                  0x00000001 /* RWIUV */
#define NV_PBUS_DISPIO_PADCTL                            0x0000124C /* RW-4R */
#define NV_PBUS_DISPIO_PADCTL_DATSLW_FALL                       3:0 /* RWIUF */
#define NV_PBUS_DISPIO_PADCTL_DATSLW_FALL_INIT           0x00000001 /* RWIUV */
#define NV_PBUS_DISPIO_PADCTL_DATSLW_RISE                       7:4 /* RWIUF */
#define NV_PBUS_DISPIO_PADCTL_DATSLW_RISE_INIT           0x00000001 /* RWIUV */
#define NV_PBUS_DISPIO_PADCTL_DATDRV_FALL                      11:8 /* RWIUF */
#define NV_PBUS_DISPIO_PADCTL_DATDRV_FALL_INIT           0x0000000A /* RWIUV */
#define NV_PBUS_DISPIO_PADCTL_DATDRV_RISE                     15:12 /* RWIUF */
#define NV_PBUS_DISPIO_PADCTL_DATDRV_RISE_INIT           0x0000000A /* RWIUV */
#define NV_PBUS_DISPIO_PADCTL_STBSLW_FALL                     19:16 /* RWIUF */
#define NV_PBUS_DISPIO_PADCTL_STBSLW_FALL_INIT           0x00000001 /* RWIUV */
#define NV_PBUS_DISPIO_PADCTL_STBSLW_RISE                     23:20 /* RWIUF */
#define NV_PBUS_DISPIO_PADCTL_STBSLW_RISE_INIT           0x00000001 /* RWIUV */
#define NV_PBUS_DISPIO_PADCTL_STBDRV_FALL                     27:24 /* RWIUF */
#define NV_PBUS_DISPIO_PADCTL_STBDRV_FALL_INIT           0x0000000A /* RWIUV */
#define NV_PBUS_DISPIO_PADCTL_STBDRV_RISE                     31:28 /* RWIUF */
#define NV_PBUS_DISPIO_PADCTL_STBDRV_RISE_INIT           0x0000000A /* RWIUV */

#define NV_PBUS_PCI_NV_2_REVISION_ID_A01                 0x000000A1 /* C---V */
#define NV_PBUS_PCI_NV_2_REVISION_ID_B01                 0x000000B1 /* ----V */
#define NV_PBUS_PCI_NV_5_BASE_ADDRESS                         31:24 /* RWXUF */
#define NV_PBUS_PCI_NV_17_AGP_REV_MAJOR_1                0x00000002 /* C---V */

/* dev_bus.ref */
/* dev_bus.ref */
/* dev_bus.ref */
#define NV_PRMIO_RMA_ID                                  0x00007100 /* R--4R */
#define NV_PRMIO_RMA_ID_CODE                                   31:0 /* C--UF */
#define NV_PRMIO_RMA_ID_CODE_VALID                       0x2B16D065 /* C---V */
#define NV_PRMIO_RMA_PTR                                 0x00007104 /* RW-4R */
#define NV_PRMIO_RMA_PTR_SPACE                                31:31 /* RWIVF */
#define NV_PRMIO_RMA_PTR_SPACE_REGISTER                  0x00000000 /* RWI-V */
#define NV_PRMIO_RMA_PTR_SPACE_MEMORY                    0x00000001 /* RW--V */
#define NV_PRMIO_RMA_PTR_ADDRESS                               28:2 /* RWIUF */
#define NV_PRMIO_RMA_PTR_ADDRESS_0                       0x00000000 /* RWI-V */
#define NV_PRMIO_RMA_DATA                                0x00007108 /* RW-4R */
#define NV_PRMIO_RMA_DATA_PORT                                 31:0 /* RWXUF */
#define NV_PRMIO_RMA_DATA32                              0x0000710C /* RW-4R */
#define NV_PRMIO_RMA_DATA32_BYTE2                             23:16 /* RWXUF */
#define NV_PRMIO_RMA_DATA32_BYTE1                              15:8 /* RWXUF */
#define NV_PRMIO_RMA_DATA32_BYTE0                               7:0 /* RWXUF */
/* dev_bus.ref */
#define NV_EXPROM                             0x0000FFFF:0x00000000 /* R---D */
#define NV_EXPROM_BIOS_ROM008(i)                   (0x00000000+(i)) /* RW-1A */
#define NV_EXPROM_BIOS_ROM008__SIZE_1                         65536 /*       */
#define NV_EXPROM_BIOS_ROM008_VALUE                             7:0 /* RW-VF */
#define NV_EXPROM_BIOS_ROM016(i)                 (0x00000000+(i)*2) /* RW-2A */
#define NV_EXPROM_BIOS_ROM016__SIZE_1                         32768 /*       */
#define NV_EXPROM_BIOS_ROM016_VALUE                            15:0 /* RW-VF */
#define NV_EXPROM_BIOS_ROM032(i)                 (0x00000000+(i)*4) /* RW-4A */
#define NV_EXPROM_BIOS_ROM032__SIZE_1                         16384 /*       */
#define NV_EXPROM_BIOS_ROM032_VALUE                            31:0 /* RW-VF */
/* dev_bus.ref */
#define NV_MEMORY                             0xFFFFFFFF:0x00000000 /* RW--D */
/* dev_bus.ref */
#define NV_IO                                 0xFFFFFFFF:0x00000000 /* RW--D */
/* dev_dac.ref */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN                   15:12 /* RWIVF */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_ON           0x00000000 /* RWI-V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_MPLL         0x00000001 /* RWI-V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_VPLL         0x00000002 /* RWI-V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_NVPLL        0x00000004 /* RWI-V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_VPLL2        0x00000008 /* RWI-V */
#define NV_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_OFF          0x0000000f /* RW--V */
#define NV_PRAMDAC_PLL_TEST_COUNTER_SOURCE                    26:24 /* RWIVF */
/* dev_fifo.ref */
#define NV_PFIFO_DELAY_0                                 0x00002040 /* RW-4R */
#define NV_PFIFO_DELAY_0_WAIT_RETRY                             9:0 /* RWIUF */
#define NV_PFIFO_DELAY_0_WAIT_RETRY_0                    0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_TIMESLICE                           0x00002044 /* RW-4R */
#define NV_PFIFO_DMA_TIMESLICE_SELECT                          16:0 /* RWIUF */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_1                  0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_16K                0x00003fff /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_32K                0x00007fff /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_64K                0x0000ffff /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_SELECT_128K               0x0001ffff /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_TIMEOUT                        24:24 /* RWIUF */
#define NV_PFIFO_DMA_TIMESLICE_TIMEOUT_DISABLED          0x00000000 /* RW--V */
#define NV_PFIFO_DMA_TIMESLICE_TIMEOUT_ENABLED           0x00000001 /* RWI-V */
#define NV_PFIFO_PIO_TIMESLICE                           0x00002048 /* RW-4R */
#define NV_PFIFO_PIO_TIMESLICE_SELECT                          16:0 /* RWIUF */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_1                  0x00000000 /* RWI-V */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_16K                0x00003fff /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_32K                0x00007fff /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_64K                0x0000ffff /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_SELECT_128K               0x0001ffff /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_TIMEOUT                        24:24 /* RWIUF */
#define NV_PFIFO_PIO_TIMESLICE_TIMEOUT_DISABLED          0x00000000 /* RW--V */
#define NV_PFIFO_PIO_TIMESLICE_TIMEOUT_ENABLED           0x00000001 /* RWI-V */
#define NV_PFIFO_TIMESLICE                               0x0000204C /* RW-4R */
#define NV_PFIFO_TIMESLICE_TIMER                               17:0 /* RWIUF */
#define NV_PFIFO_TIMESLICE_TIMER_EXPIRED                 0x0003FFFF /* RWI-V */
#define NV_PFIFO_NEXT_CHANNEL                            0x00002050 /* RW-4R */
#define NV_PFIFO_NEXT_CHANNEL_CHID                              4:0 /* RWXUF */
#define NV_PFIFO_NEXT_CHANNEL_MODE                              8:8 /* RWXVF */
#define NV_PFIFO_NEXT_CHANNEL_MODE_PIO                   0x00000000 /* RW--V */
#define NV_PFIFO_NEXT_CHANNEL_MODE_DMA                   0x00000001 /* RW--V */
#define NV_PFIFO_NEXT_CHANNEL_SWITCH                          12:12 /* RWIVF */
#define NV_PFIFO_NEXT_CHANNEL_SWITCH_NOT_PENDING         0x00000000 /* RWI-V */
#define NV_PFIFO_NEXT_CHANNEL_SWITCH_PENDING             0x00000001 /* RW--V */
#define NV_PFIFO_RAMHT                                   0x00002210 /* RW-4R */
#define NV_PFIFO_RAMHT_BASE_ADDRESS                             8:4 /* RWIUF */
#define NV_PFIFO_RAMHT_BASE_ADDRESS_10000                0x00000010 /* RWI-V */
#define NV_PFIFO_RAMHT_SIZE                                   17:16 /* RWIUF */
#define NV_PFIFO_RAMHT_SIZE_4K                           0x00000000 /* RWI-V */
#define NV_PFIFO_RAMHT_SIZE_8K                           0x00000001 /* RW--V */
#define NV_PFIFO_RAMHT_SIZE_16K                          0x00000002 /* RW--V */
#define NV_PFIFO_RAMHT_SIZE_32K                          0x00000003 /* RW--V */
#define NV_PFIFO_RAMHT_SEARCH                                 25:24 /* RWIUF */
#define NV_PFIFO_RAMHT_SEARCH_16                         0x00000000 /* RWI-V */
#define NV_PFIFO_RAMHT_SEARCH_32                         0x00000001 /* RW--V */
#define NV_PFIFO_RAMHT_SEARCH_64                         0x00000002 /* RW--V */
#define NV_PFIFO_RAMHT_SEARCH_128                        0x00000003 /* RW--V */
#define NV_PFIFO_RAMFC                                   0x00002214 /* RW-4R */
#define NV_PFIFO_RAMFC_BASE_ADDRESS                             8:2 /* RWIUF */
#define NV_PFIFO_RAMFC_BASE_ADDRESS_11000                0x00000044 /* RWI-V */
#define NV_PFIFO_RAMFC_SIZE                                   16:16 /* RWIVF */
#define NV_PFIFO_RAMFC_SIZE_1K                           0x00000000 /* RWI-V */
#define NV_PFIFO_RAMFC_SIZE_2K                           0x00000001 /* RW--V */
#define NV_PFIFO_RAMFC_BASE_ADDRESS2                          23:17 /* RWIUF */
#define NV_PFIFO_RAMFC_BASE_ADDRESS_11400                0x00000045 /* RWI-V */
#define NV_PFIFO_RAMRO                                   0x00002218 /* RW-4R */
#define NV_PFIFO_RAMRO_BASE_ADDRESS                             8:1 /* RWIUF */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_11200                0x00000089 /* RWI-V */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_11400                0x0000008A /* RWI-V */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_11500                0x0000008B /* RWI-V */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_11800                0x0000008C /* RW--V */
#define NV_PFIFO_RAMRO_BASE_ADDRESS_12000                0x00000090 /* RW--V */
#define NV_PFIFO_RAMRO_SIZE                                   16:16 /* RWIVF */
#define NV_PFIFO_RAMRO_SIZE_512                          0x00000000 /* RWI-V */
#define NV_PFIFO_RAMRO_SIZE_8K                           0x00000001 /* RW--V */
#define NV_PFIFO_MODE                                    0x00002504 /* RW-4R */
#define NV_PFIFO_MODE_CHANNEL_0                                 0:0 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_0_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_0_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_1                                 1:1 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_1_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_1_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_2                                 2:2 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_2_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_2_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_3                                 3:3 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_3_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_3_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_4                                 4:4 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_4_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_4_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_5                                 5:5 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_5_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_5_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_6                                 6:6 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_6_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_6_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_7                                 7:7 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_7_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_7_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_8                                 8:8 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_8_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_8_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_9                                 9:9 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_9_PIO                      0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_9_DMA                      0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_10                              10:10 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_10_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_10_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_11                              11:11 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_11_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_11_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_12                              12:12 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_12_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_12_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_13                              13:13 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_13_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_13_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_14                              14:14 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_14_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_14_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_15                              15:15 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_15_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_15_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_16                              16:16 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_16_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_16_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_17                              17:17 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_17_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_17_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_18                              18:18 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_18_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_18_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_19                              19:19 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_19_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_19_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_20                              20:20 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_20_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_20_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_21                              21:21 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_21_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_21_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_22                              22:22 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_22_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_22_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_23                              23:23 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_23_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_23_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_24                              24:24 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_24_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_24_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_25                              25:25 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_25_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_25_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_26                              26:26 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_26_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_26_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_27                              27:27 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_27_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_27_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_28                              28:28 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_28_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_28_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_29                              29:29 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_29_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_29_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_30                              30:30 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_30_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_30_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_MODE_CHANNEL_31                              31:31 /* RWIVF */
#define NV_PFIFO_MODE_CHANNEL_31_PIO                     0x00000000 /* RWI-V */
#define NV_PFIFO_MODE_CHANNEL_31_DMA                     0x00000001 /* RW--V */
#define NV_PFIFO_DMA                                     0x00002508 /* RW-4R */
#define NV_PFIFO_DMA_CHANNEL_0                                  0:0 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_0_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_0_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_1                                  1:1 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_1_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_1_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_2                                  2:2 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_2_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_2_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_3                                  3:3 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_3_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_3_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_4                                  4:4 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_4_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_4_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_5                                  5:5 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_5_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_5_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_6                                  6:6 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_6_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_6_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_7                                  7:7 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_7_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_7_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_8                                  8:8 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_8_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_8_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_9                                  9:9 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_9_NOT_PENDING               0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_9_PENDING                   0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_10                               10:10 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_10_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_10_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_11                               11:11 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_11_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_11_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_12                               12:12 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_12_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_12_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_13                               13:13 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_13_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_13_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_14                               14:14 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_14_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_14_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_15                               15:15 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_15_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_15_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_16                               16:16 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_16_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_16_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_17                               17:17 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_17_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_17_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_18                               18:18 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_18_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_18_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_19                               19:19 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_19_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_19_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_20                               20:20 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_20_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_20_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_21                               21:21 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_21_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_21_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_22                               22:22 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_22_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_22_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_23                               23:23 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_23_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_23_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_24                               24:24 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_24_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_24_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_25                               25:25 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_25_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_25_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_26                               26:26 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_26_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_26_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_27                               27:27 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_27_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_27_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_28                               28:28 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_28_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_28_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_29                               29:29 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_29_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_29_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_30                               30:30 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_30_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_30_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_DMA_CHANNEL_31                               31:31 /* RWIVF */
#define NV_PFIFO_DMA_CHANNEL_31_NOT_PENDING              0x00000000 /* RWI-V */
#define NV_PFIFO_DMA_CHANNEL_31_PENDING                  0x00000001 /* RW--V */
#define NV_PFIFO_SIZE                                    0x0000250C /* RW-4R */
#define NV_PFIFO_SIZE_CHANNEL_0                                 0:0 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_0_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_0_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_1                                 1:1 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_1_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_1_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_2                                 2:2 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_2_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_2_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_3                                 3:3 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_3_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_3_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_4                                 4:4 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_4_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_4_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_5                                 5:5 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_5_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_5_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_6                                 6:6 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_6_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_6_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_7                                 7:7 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_7_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_7_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_8                                 8:8 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_8_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_8_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_9                                 9:9 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_9_124_BYTES                0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_9_512_BYTES                0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_10                              10:10 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_10_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_10_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_11                              11:11 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_11_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_11_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_12                              12:12 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_12_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_12_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_13                              13:13 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_13_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_13_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_14                              14:14 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_14_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_14_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_15                              15:15 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_15_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_15_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_16                              16:16 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_16_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_16_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_17                              17:17 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_17_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_17_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_18                              18:18 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_18_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_18_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_19                              19:19 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_19_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_19_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_20                              20:20 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_20_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_20_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_21                              21:21 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_21_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_21_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_22                              22:22 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_22_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_22_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_23                              23:23 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_23_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_23_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_24                              24:24 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_24_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_24_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_25                              25:25 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_25_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_25_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_26                              26:26 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_26_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_26_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_27                              27:27 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_27_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_27_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_28                              28:28 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_28_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_28_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_29                              29:29 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_29_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_29_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_30                              30:30 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_30_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_30_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_SIZE_CHANNEL_31                              31:31 /* RWIVF */
#define NV_PFIFO_SIZE_CHANNEL_31_124_BYTES               0x00000000 /* RWI-V */
#define NV_PFIFO_SIZE_CHANNEL_31_512_BYTES               0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH                        0x00003224 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG                          7:3 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_8_BYTES           0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_16_BYTES          0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_24_BYTES          0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_32_BYTES          0x00000003 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_40_BYTES          0x00000004 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_48_BYTES          0x00000005 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_56_BYTES          0x00000006 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_64_BYTES          0x00000007 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_72_BYTES          0x00000008 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_80_BYTES          0x00000009 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_88_BYTES          0x0000000A /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_96_BYTES          0x0000000B /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_104_BYTES         0x0000000C /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_112_BYTES         0x0000000D /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_120_BYTES         0x0000000E /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES         0x0000000F /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_136_BYTES         0x00000010 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_144_BYTES         0x00000011 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_152_BYTES         0x00000012 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_160_BYTES         0x00000013 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_168_BYTES         0x00000014 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_176_BYTES         0x00000015 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_184_BYTES         0x00000016 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_192_BYTES         0x00000017 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_200_BYTES         0x00000018 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_208_BYTES         0x00000019 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_216_BYTES         0x0000001A /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_224_BYTES         0x0000001B /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_232_BYTES         0x0000001C /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_240_BYTES         0x0000001D /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_248_BYTES         0x0000001E /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_256_BYTES         0x0000001F /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE                        15:13 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_32_BYTES          0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_64_BYTES          0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_96_BYTES          0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES         0x00000003 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_160_BYTES         0x00000004 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_192_BYTES         0x00000005 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_224_BYTES         0x00000006 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_256_BYTES         0x00000007 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS                    20:16 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_0             0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_1             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_2             0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_3             0x00000003 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_4             0x00000004 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_5             0x00000005 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_6             0x00000006 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_7             0x00000007 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8             0x00000008 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_9             0x00000009 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_10            0x0000000A /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_11            0x0000000B /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_12            0x0000000C /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_13            0x0000000D /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_14            0x0000000E /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_15            0x0000000F /* RW--V */
#define NV_PFIFO_CACHE1_DMA_FETCH_ENDIAN                      31:31 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_FETCH_ENDIAN_LITTLE          0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_FETCH_ENDIAN_BIG             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_PUT_OFFSET                         31:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_GET_OFFSET                         31:2 /* RWXUF */
#define NV_PFIFO_CACHE1_REF                              0x00003248 /* RW-4R */
#define NV_PFIFO_CACHE1_REF_CNT                                31:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_SUBROUTINE                   0x0000324C /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_SUBROUTINE_RETURN_OFFSET           31:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_SUBROUTINE_STATE                    0:0 /* RWXVF */
#define NV_PFIFO_CACHE1_DMA_SUBROUTINE_STATE_INACTIVE    0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_SUBROUTINE_STATE_ACTIVE      0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_DCOUNT                       0x000032A0 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_DCOUNT_VALUE                       12:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_GET_JMP_SHADOW               0x000032A4 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_GET_JMP_SHADOW_OFFSET              31:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_RSVD_SHADOW                  0x000032A8 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_RSVD_SHADOW_CMD                    31:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_DATA_SHADOW                  0x000032AC /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_DATA_SHADOW_VALUE                  31:0 /* RWXUF */
#define NV_PFIFO_CACHE1_SUBCH_01_INST                    0x000032B0 /* RW-4R */
#define NV_PFIFO_CACHE1_SUBCH_0_INST_VALUE                     15:0 /* RWXUF */
#define NV_PFIFO_CACHE1_SUBCH_1_INST_VALUE                    31:16 /* RWXUF */
#define NV_PFIFO_CACHE1_SUBCH_23_INST                    0x000032B4 /* RW-4R */
#define NV_PFIFO_CACHE1_SUBCH_2_INST_VALUE                     15:0 /* RWXUF */
#define NV_PFIFO_CACHE1_SUBCH_3_INST_VALUE                    31:16 /* RWXUF */
#define NV_PFIFO_CACHE1_SUBCH_45_INST                    0x000032B8 /* RW-4R */
#define NV_PFIFO_CACHE1_SUBCH_4_INST_VALUE                     15:0 /* RWXUF */
#define NV_PFIFO_CACHE1_SUBCH_5_INST_VALUE                    31:16 /* RWXUF */
#define NV_PFIFO_CACHE1_SUBCH_67_INST                    0x000032BC /* RW-4R */
#define NV_PFIFO_CACHE1_SUBCH_6_INST_VALUE                     15:0 /* RWXUF */
#define NV_PFIFO_CACHE1_SUBCH_7_INST_VALUE                    31:16 /* RWXUF */
#define NV_PFIFO_CACHE0_SUBCH_INST                       0x000032C0 /* RW-4R */
#define NV_PFIFO_CACHE0_SUBCH_INST_VALUE                       15:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_TYPE                   0:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_TYPE_INC        0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_TYPE_NON_INC    0x00000001 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD                       12:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_SUBCHANNEL                  15:13 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_COUNT                28:18 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_STATE_METHOD_COUNT_0         0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR                       31:29 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_NONE             0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_CALL             0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_NON_CACHE        0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_RETURN           0x00000003 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_RESERVED_CMD     0x00000004 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_STATE_ERROR_PROTECTION       0x00000006 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_INSTANCE                     0x0000322C /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_INSTANCE_ADDRESS                   15:0 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL                          0x00003230 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_CTL_ADJUST                         11:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_TABLE                    12:12 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_TABLE_NOT_PRESENT   0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_TABLE_PRESENT       0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_ENTRY                    13:13 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_ENTRY_NOT_LINEAR    0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_PAGE_ENTRY_LINEAR        0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_TARGET_NODE                   17:16 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_CTL_TARGET_NODE_NVM          0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_TARGET_NODE_PCI          0x00000002 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_TARGET_NODE_AGP          0x00000003 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_AT_INFO                       31:31 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_CTL_AT_INFO_INVALID          0x00000000 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_CTL_AT_INFO_VALID            0x00000001 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_LIMIT                        0x00003234 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_LIMIT_OFFSET                       31:2 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG                      0x00003238 /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG_ADDRESS                   31:12 /* RWXUF */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG_STATE                       0:0 /* RWIUF */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG_STATE_INVALID        0x00000000 /* RWI-V */
#define NV_PFIFO_CACHE1_DMA_TLB_TAG_STATE_VALID          0x00000001 /* RW--V */
#define NV_PFIFO_CACHE1_DMA_TLB_PTE                      0x0000323C /* RW-4R */
#define NV_PFIFO_CACHE1_DMA_TLB_PTE_FRAME_ADDRESS             31:12 /* RWXUF */
#define NV_PFIFO_DEVICE(i)                       (0x00002800+(i)*4) /* R--4A */
#define NV_PFIFO_DEVICE__SIZE_1                                 128 /*       */
#define NV_PFIFO_DEVICE_CHID                                    4:0 /* R--UF */
#define NV_PFIFO_DEVICE_SWITCH                                24:24 /* R--VF */
#define NV_PFIFO_DEVICE_SWITCH_UNAVAILABLE               0x00000000 /* R---V */
#define NV_PFIFO_DEVICE_SWITCH_AVAILABLE                 0x00000001 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS                           0x00002400 /* R--4R */
#define NV_PFIFO_RUNOUT_STATUS_RANOUT                           0:0 /* R--VF */
#define NV_PFIFO_RUNOUT_STATUS_RANOUT_FALSE              0x00000000 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_RANOUT_TRUE               0x00000001 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_LOW_MARK                         4:4 /* R--VF */
#define NV_PFIFO_RUNOUT_STATUS_LOW_MARK_NOT_EMPTY        0x00000000 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_LOW_MARK_EMPTY            0x00000001 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_HIGH_MARK                        8:8 /* R--VF */
#define NV_PFIFO_RUNOUT_STATUS_HIGH_MARK_NOT_FULL        0x00000000 /* R---V */
#define NV_PFIFO_RUNOUT_STATUS_HIGH_MARK_FULL            0x00000001 /* R---V */
#define NV_PFIFO_RUNOUT_PUT                              0x00002410 /* RW-4R */
#define NV_PFIFO_RUNOUT_PUT_ADDRESS                            12:3 /* RWXUF */
#define NV_PFIFO_RUNOUT_PUT_ADDRESS__SIZE_0                     8:3 /* RWXUF */
#define NV_PFIFO_RUNOUT_PUT_ADDRESS__SIZE_1                    12:3 /* RWXUF */
#define NV_PFIFO_RUNOUT_GET                              0x00002420 /* RW-4R */
#define NV_PFIFO_RUNOUT_GET_ADDRESS                            13:3 /* RWXUF */
/* dev_tremapper.ref */
#define NV_UREMAP                                0x00FFFFFF:0x00C00000 /* RW--D */
#define NV_UREMAP_FORMAT(i)              ((i)*0x10000 + 0x00C00000) /* RW-4R */
#define NV_UREMAP_FORMAT__SIZE                                    2 /*       */
#define NV_UREMAP_FORMAT_BPP                                    3:0 /* RWIVF */
#define NV_UREMAP_FORMAT_BPP_8                           0x00000000 /* RWI-V */
#define NV_UREMAP_FORMAT_BPP_16                          0x00000001 /* RW--V */
#define NV_UREMAP_FORMAT_BPP_32                          0x00000002 /* RW--V */
#define NV_UREMAP_FORMAT_BPP_64                          0x00000003 /* RW--V */
#define NV_UREMAP_FORMAT_BPP_128                         0x00000004 /* RW--V */
#define NV_UREMAP_FORMAT_WIDTH                                  7:4 /* RWIVF */
#define NV_UREMAP_FORMAT_WIDTH_1                         0x00000000 /* RWI-V */
#define NV_UREMAP_FORMAT_WIDTH_2                         0x00000001 /* RW--V */
#define NV_UREMAP_FORMAT_WIDTH_4                         0x00000002 /* RW--V */
#define NV_UREMAP_FORMAT_WIDTH_8                         0x00000003 /* RW--V */
#define NV_UREMAP_FORMAT_WIDTH_16                        0x00000004 /* RW--V */
#define NV_UREMAP_FORMAT_WIDTH_32                        0x00000005 /* RW--V */
#define NV_UREMAP_FORMAT_WIDTH_64                        0x00000006 /* RW--V */
#define NV_UREMAP_FORMAT_WIDTH_128                       0x00000007 /* RW--V */
#define NV_UREMAP_FORMAT_WIDTH_256                       0x00000008 /* RW--V */
#define NV_UREMAP_FORMAT_HEIGHT                                11:8 /* RWIVF */
#define NV_UREMAP_FORMAT_HEIGHT_1                        0x00000000 /* RWI-V */
#define NV_UREMAP_FORMAT_HEIGHT_2                        0x00000001 /* RW--V */
#define NV_UREMAP_FORMAT_HEIGHT_4                        0x00000002 /* RW--V */
#define NV_UREMAP_FORMAT_HEIGHT_8                        0x00000003 /* RW--V */
#define NV_UREMAP_FORMAT_HEIGHT_16                       0x00000004 /* RW--V */
#define NV_UREMAP_FORMAT_HEIGHT_32                       0x00000005 /* RW--V */
#define NV_UREMAP_FORMAT_HEIGHT_64                       0x00000006 /* RW--V */
#define NV_UREMAP_FORMAT_HEIGHT_128                      0x00000007 /* RW--V */
#define NV_UREMAP_FORMAT_HEIGHT_256                      0x00000008 /* RW--V */
#define NV_UREMAP_FORMAT_DEPTH                                15:12 /* RWIVF */
#define NV_UREMAP_FORMAT_DEPTH_1                         0x00000000 /* RWI-V */
#define NV_UREMAP_FORMAT_DEPTH_2                         0x00000001 /* RW--V */
#define NV_UREMAP_FORMAT_DEPTH_4                         0x00000002 /* RW--V */
#define NV_UREMAP_FORMAT_DEPTH_8                         0x00000003 /* RW--V */
#define NV_UREMAP_FORMAT_DEPTH_16                        0x00000004 /* RW--V */
#define NV_UREMAP_FORMAT_DEPTH_32                        0x00000005 /* RW--V */
#define NV_UREMAP_FORMAT_DEPTH_64                        0x00000006 /* RW--V */
#define NV_UREMAP_FORMAT_DEPTH_128                       0x00000007 /* RW--V */
#define NV_UREMAP_FORMAT_DEPTH_256                       0x00000008 /* RW--V */
#define NV_UREMAP_OFFSET(i)              ((i)*0x10000 + 0x00C00004) /* RW-4R */
#define NV_UREMAP_OFFSET__SIZE                                    2 /*       */
#define NV_UREMAP_OFFSET_ADR                                   32:0 /* RWIVF */
#define NV_UREMAP_OFFSET_ADR_0                           0x00000000 /* RWI-V */
/* dev_tremapper.ref */
#define NV_PREMAP                             0x006E1FFF:0x006E0000 /* RW--D */
#define NV_PREMAP_BASE(i)                   ((i)*0x10 + 0x006e0000) /* RW-4R */
#define NV_PREMAP_BASE__SIZE                                      2 /*       */
#define NV_PREMAP_ENDIAN                                        0:0 /* RWIVF */
#define NV_PREMAP_ENDIAN_LE                              0x00000000 /* RWI-V */
#define NV_PREMAP_ENDIAN_BE                              0x00000001 /* RWI-V */
#define NV_PREMAP_BASE_ADR                                     28:6 /* RWIVF */
#define NV_PREMAP_BASE_ADR_0                             0x00000000 /* RWI-V */
#define NV_PREMAP_LIMIT(i)                  ((i)*0x10 + 0x006e0004) /* RW-4R */
#define NV_PREMAP_LIMIT__SIZE                                     2 /*       */
#define NV_PREMAP_LIMIT_ADR                                    28:6 /* RWIVF */
#define NV_PREMAP_LIMIT_ADR_0                            0x00000000 /* RWI-V */
#define NV_PREMAP_CONTROL                                0x006e0100 /* RW-4R */
#define NV_PREMAP_CONTROL_ALLOC_STATUS                          1:0 /* RW-VF */
#define NV_PREMAP_CONTROL_NOT_ALLOCATED                  0x00000000 /* RWI-V */
#define NV_PREMAP_CONTROL_ALLOCATE_CTX0                  0x00000001 /* RW--V */
#define NV_PREMAP_CONTROL_ALLOCATE_CTX1                  0x00000002 /* RW--V */
#define NV_PREMAP_CONTROL_DIRTY                               31:31 /* -W-VF */
#define NV_PREMAP_CONTROL_DIRTY_RESET                    0x00000000 /* -W--V */
#define NV_PREMAP_CONTROL_DIRTY_SET                      0x00000001 /* -W--V */
#define NV_PREMAP_INTR                                   0x006e0300 /* RW-4R */
#define NV_PREMAP_INTR_FORMAT_ERROR                             0:0 /* RWXVF */
#define NV_PREMAP_INTR_FORMAT_ERROR_NOT_PENDING          0x00000000 /* R---V */
#define NV_PREMAP_INTR_FORMAT_ERROR_PENDING              0x00000001 /* R---V */
#define NV_PREMAP_INTR_FORMAT_ERROR_RESET                0x00000001 /* -W--V */
#define NV_PREMAP_INTR_EN_0                              0x006e0304 /* RW-4R */
#define NV_PREMAP_INTR_EN_0_FORMAT_ERROR                        0:0 /* RWIVF */
#define NV_PREMAP_INTR_EN_0_FORMAT_ERROR_DISABLED        0x00000000 /* RWI-V */
#define NV_PREMAP_INTR_EN_0_FORMAT_ERROR_ENABLED         0x00000001 /* RW--V */
#define NV_PREMAP_BUFFER(i)                   ((i)*4 + 0x00000800)) /* RW-4R */
#define NV_PREMAP_BUFFER__SIZE                                  512 /*       */
#define NV_PREMAP_BUFFER_BYTE0                                  8:0 /* RW--V */
#define NV_PREMAP_BUFFER_BYTE1                                24:16 /* RW--V */
#define NV_PREMAP_PFORMAT(i)               ((i)*0x10 + 0x006e0200)) /* RW-4R */
#define NV_PREMAP_PFORMAT__SIZE                                   2 /*       */
#define NV_PREMAP_PFORMAT_ADR                                  15:0 /* RWIVF */
#define NV_PREMAP_PFORMAT_ADR_0                          0x00000000 /* RWI-V */
#define NV_PREMAP_POFFSET(i)               ((i)*0x10 + 0x006e0204)) /* RW-4R */
#define NV_PREMAP_POFFSET__SIZE                                   2 /*       */
#define NV_PREMAP_POFFSET_ADR                                  31:0 /* RWIVF */
#define NV_PREMAP_POFFSET_ADR_0                          0x00000000 /* RWI-V */
#define NV_PREMAP_DBG_CONTROL                            0x006e0400 /* RW-4R */
#define NV_PREMAP_DBG_CONTROL_FLUSH                             0:0 /* -W-VF */
#define NV_PREMAP_DBG_CONTROL_FLUSH_REMAP                0x00000001 /* -W--V */
#define NV_PREMAP_DBG_RAM_DIAG                                  4:4 /* RW-VF */
#define NV_PREMAP_DBG_RAM_DIAG_DISABLED                  0x00000000 /* RWI-V */
#define NV_PREMAP_DBG_RAM_DIAG_ENABLED                   0x00000001 /* RW--V */
#define NV_PREMAP_DBG_CONTEXT                                   8:8 /* R---F */
#define NV_PREMAP_DBG_CONTEXT_0                          0x00000000 /* R-I-V */
#define NV_PREMAP_DBG_CONTEXT_1                          0x00000001 /* R---V */
#define NV_PREMAP_DBG_DIRTY_STATE                             12:12 /* R---F */
#define NV_PREMAP_DBG_NOT_DIRTY                          0x00000000 /* R-I-V */
#define NV_PREMAP_DBG_DIRTY                              0x00000001 /* R---V */
/* dev_tremapper.ref */
#define NV_BREMAP_BUFFER32(i,j)                 (i*0x10000) + (j*4) /* RW-4A */
#define NV_BREMAP_BUFFER32__SIZE_1                                2 /*       */
#define NV_BREMAP_BUFFER32__SIZE_2                              128 /*       */
#define NV_BREMAP_BUFFER32_VALUE                               31:0 /* RW--V */
#define NV_BREMAP_BUFFER16(i,j)           ((i*0x10000)+(j/2)+(j%2)) /* RW-2A */
#define NV_BREMAP_BUFFER16__SIZE_1                                2 /*       */
#define NV_BREMAP_BUFFER16__SIZE_2                              256 /*       */
#define NV_BREMAP_BUFFER16_VALUE                               15:0 /* RW--V */
#define NV_BREMAP_BUFFER8(i,j)       ((i*0x10000) + j + 0x00000000) /* RW-1A */
#define NV_BREMAP_BUFFER8__SIZE_1                                 2 /*       */
#define NV_BREMAP_BUFFER8_SIZE_2                                512 /*       */
#define NV_BREMAP_BUFFER8_VALUE                                 7:0 /* RW--V */
/* dev_host_diag.ref */
#define NV_HOST_DIAG                          0x00005FFF:0x00005000 /* RW--D */
#define NV_HOST_DIAG_C1SYNCM_DATA(i)           (0x00005000 +(i)* 8) /* RW-4R */
#define NV_HOST_DIAG_C1SYNCM_DATA__SIZE_1                         4 /*       */
#define NV_HOST_DIAG_C1SYNCM_DATA_VALUE                        13:0 /* RWXUF */
#define NV_HOST_DIAG_C1SYNCD_DATA(i)           (0x00005004 +(i)* 8) /* RW-4R */
#define NV_HOST_DIAG_C1SYNCD_DATA__SIZE_1                         4 /*       */
#define NV_HOST_DIAG_C1SYNCD_DATA_VALUE                        31:0 /* RWXUF */
#define NV_HOST_DIAG_CPUQA_DATA(i)            (0x00005400 +(i)* 64) /* RW-4R */
#define NV_HOST_DIAG_CPUQA_DATA__SIZE_1                         16  /*       */
#define NV_HOST_DIAG_CPUQA_DATA_VALUE                         28:0  /* RWXUF */
#define NV_HOST_DIAG_CPUQD0L_DATA(i)          (0x00005408 +(i)* 64) /* RW-4R */
#define NV_HOST_DIAG_CPUQD0L_DATA__SIZE_1                        16 /*       */
#define NV_HOST_DIAG_CPUQD0L_DATA_VALUE                        31:0 /* RWXUF */
#define NV_HOST_DIAG_CPUQD1L_DATA(i)          (0x00005410 +(i)* 64) /* RW-4R */
#define NV_HOST_DIAG_CPUQD1L_DATA__SIZE_1                        16 /*       */
#define NV_HOST_DIAG_CPUQD1L_DATA_VALUE                        31:0 /* RWXUF */
#define NV_HOST_DIAG_CPUQD2L_DATA(i)          (0x00005418 +(i)* 64) /* RW-4R */
#define NV_HOST_DIAG_CPUQD2L_DATA__SIZE_1                        16 /*       */
#define NV_HOST_DIAG_CPUQD2L_DATA_VALUE                        31:0 /* RWXUF */
#define NV_HOST_DIAG_CPUQD3L_DATA(i)          (0x00005420 +(i)* 64) /* RW-4R */
#define NV_HOST_DIAG_CPUQD3L_DATA__SIZE_1                        16 /*       */
#define NV_HOST_DIAG_CPUQD3L_DATA_VALUE                        31:0 /* RWXUF */
#define NV_HOST_DIAG_CPUQD0H_DATA(i)          (0x0000540c +(i)* 64) /* RW-4R */
#define NV_HOST_DIAG_CPUQD0H_DATA__SIZE_1                        16 /*       */
#define NV_HOST_DIAG_CPUQD0H_DATA_VALUE                         3:0 /* RWXUF */
#define NV_HOST_DIAG_CPUQD1H_DATA(i)          (0x00005414 +(i)* 64) /* RW-4R */
#define NV_HOST_DIAG_CPUQD1H_DATA__SIZE_1                        16 /*       */
#define NV_HOST_DIAG_CPUQD1H_DATA_VALUE                         3:0 /* RWXUF */
#define NV_HOST_DIAG_CPUQD2H_DATA(i)          (0x0000541c +(i)* 64) /* RW-4R */
#define NV_HOST_DIAG_CPUQD2H_DATA__SIZE_1                        16 /*       */
#define NV_HOST_DIAG_CPUQD2H_DATA_VALUE                         3:0 /* RWXUF */
#define NV_HOST_DIAG_CPUQD3H_DATA(i)          (0x00005424 +(i)* 64) /* RW-4R */
#define NV_HOST_DIAG_CPUQD3H_DATA__SIZE_1                        16 /*       */
#define NV_HOST_DIAG_CPUQD3H_DATA_VALUE                         3:0 /* RWXUF */
#define NV_HOST_DIAG_AQL_DATA(i)               (0x00005100 +(i)* 8) /* RW-4R */
#define NV_HOST_DIAG_AQL_DATA__SIZE_1                             4 /*       */
#define NV_HOST_DIAG_AQL_DATA_VALUE                            31:0 /* RWXUF */
#define NV_HOST_DIAG_AQH_DATA(i)               (0x00005104 +(i)* 8) /* RW-4R */
#define NV_HOST_DIAG_AQH_DATA__SIZE_1                             4 /*       */
#define NV_HOST_DIAG_AQH_DATA_VALUE                            19:0 /* RWXUF */
#define NV_HOST_DIAG_WDQL_DATA(i)              (0x00005200 +(i)* 8) /* RW-4R */
#define NV_HOST_DIAG_WDQL_DATA__SIZE_1                            8 /*       */
#define NV_HOST_DIAG_WDQL_DATA_VALUE                           31:0 /* RWXUF */
#define NV_HOST_DIAG_WDQH_DATA(i)              (0x00005204 +(i)* 8) /* RW-4R */
#define NV_HOST_DIAG_WDQH_DATA__SIZE_1                            8 /*       */
#define NV_HOST_DIAG_WDQH_DATA_VALUE                            3:0 /* RWXUF */
#define NV_HOST_DIAG_DSPQ_DATA(i)              (0x00005300 +(i)* 4) /* RW-4R */
#define NV_HOST_DIAG_DSPQ_DATA__SIZE_1                           32 /*       */
#define NV_HOST_DIAG_DSPQ_DATA_VALUE                           18:0 /* RWXUF */
#define NV_HOST_DIAG_RDQ0_DATA(i)             (0x00005800 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_RDQ0_DATA__SIZE_1                           16 /*       */
#define NV_HOST_DIAG_RDQ0_DATA_VALUE                           31:0 /* RWXUF */
#define NV_HOST_DIAG_RDQ1L_DATA(i)            (0x00005804 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_RDQ1L_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_RDQ1L_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_RDQ1H_DATA(i)            (0x00005808 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_RDQ1H_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_RDQ1H_DATA_VALUE                          15:0 /* RWXUF */
#define NV_HOST_DIAG_RDQ2_DATA(i)             (0x00005810 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_RDQ2_DATA__SIZE_1                           16 /*       */
#define NV_HOST_DIAG_RDQ2_DATA_VALUE                           31:0 /* RWXUF */
#define NV_HOST_DIAG_RDQ3L_DATA(i)            (0x00005814 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_RDQ3L_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_RDQ3L_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_RDQ3H_DATA(i)            (0x00005818 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_RDQ3H_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_RDQ3H_DATA_VALUE                          15:0 /* RWXUF */
#define NV_HOST_DIAG_CTL                                 0x00005F00 /* RW-4R */
#define NV_HOST_DIAG_RAM_RDWR                                   0:0 /* RWIUF */
#define NV_HOST_DIAG_RAM_RDWR_OFF                               0x0 /* RWI-V */
#define NV_HOST_DIAG_RAM_RDWR_ON                                0x1 /* RW--V */
#define NV_HOST_DIAG_RP1_SEL                                    1:1 /* RWIUF */
#define NV_HOST_DIAG_RP1_OFF                                    0x0 /* RWI-V */
#define NV_HOST_DIAG_RP1_ON                                     0x1 /* RW--V */
#define NV_HOST_DIAG_FWB0L_DATA(i)            (0x00005A00 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_FWB0L_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_FWB0L_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_FWB1L_DATA(i)            (0x00005A08 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_FWB1L_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_FWB1L_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_FWB2L_DATA(i)            (0x00005A10 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_FWB2L_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_FWB2L_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_FWB3L_DATA(i)            (0x00005A18 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_FWB3L_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_FWB3L_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_FWB0H_DATA(i)            (0x00005A04 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_FWB0H_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_FWB0H_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_FWB1H_DATA(i)            (0x00005A0c +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_FWB1H_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_FWB1H_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_FWB2H_DATA(i)            (0x00005A14 +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_FWB2H_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_FWB2H_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_FWB3H_DATA(i)            (0x00005A1c +(i)* 32) /* RW-4R */
#define NV_HOST_DIAG_FWB3H_DATA__SIZE_1                          16 /*       */
#define NV_HOST_DIAG_FWB3H_DATA_VALUE                          31:0 /* RWXUF */
#define NV_HOST_DIAG_FWAQ_DATA(i)              (0x00005c00 +(i)* 4) /* RW-4R */
#define NV_HOST_DIAG_FWAQ_DATA__SIZE_1                           4  /*       */
#define NV_HOST_DIAG_FWAQ_DATA_VALUE                          28:0  /* RWXUF */
/* dev_ram.ref */
/* dev_fifo.ref */
#define NV_USER_OBJECT__SIZE_1                                   32 /*       */
#define NV_USER_FREE016__SIZE_1                                  32 /*       */
#define NV_USER_FREE032__SIZE_1                                  32 /*       */
#define NV_USER_ZERO016__SIZE_1                                  32 /*       */
#define NV_USER_ZERO032__SIZE_1                                  32 /*       */
#define NV_USER_DMA_GET_OFFSET                                 31:2 /* R-XUF */
/* dev_graphics.ref */
#define NV_PGRAPH_DEBUG_0                                0x00400080 /* RW-4R */
#define NV_PGRAPH_DEBUG_0_STATE                                 0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_STATE_NORMAL                   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_STATE_RESET                    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_FE_2D_STATE                           1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_FE_2D_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_FE_2D_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_FE_3D_STATE                           2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_FE_3D_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_FE_3D_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_CACHE_STATE                           3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_CACHE_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_CACHE_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_PREROP_STATE                          4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_PREROP_STATE_NORMAL            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_PREROP_STATE_RESET             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_ROP_STATE                             5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_ROP_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_ROP_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_FINE_RSTR_STATE                       6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_FINE_RSTR_STATE_NORMAL         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_FINE_RSTR_STATE_RESET          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_COARSE_RSTR_STATE                     7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_COARSE_RSTR_STATE_NORMAL       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_COARSE_RSTR_STATE_RESET        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_DMA_STATE                             8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_DMA_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_DMA_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_RSTR_2D_STATE                         9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_RSTR_2D_STATE_NORMAL           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_RSTR_2D_STATE_RESET            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_SETUP_STATE                         10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_SETUP_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_SETUP_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_ZCULL_STATE                         11:11 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_ZCULL_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_ZCULL_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_SHD_STATE                           13:13 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_SHD_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_SHD_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_SHDBE_STATE                         14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_SHDBE_STATE_NORMAL             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_SHDBE_STATE_RESET              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_XF_STATE                            15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_XF_STATE_NORMAL                0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_XF_STATE_RESET                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_IDX_STATE                           16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_IDX_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_IDX_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_VTX_STATE                           17:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_VTX_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_VTX_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_CAS_STATE                           18:18 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_CAS_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_CAS_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_FD_STATE                            19:19 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_FD_STATE_NORMAL                0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_FD_STATE_RESET                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_CMB_STATE                           20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_CMB_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_CMB_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_CBUF_STATE                          21:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_CBUF_STATE_NORMAL              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_CBUF_STATE_RESET               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_ZRD_STATE                           22:22 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_ZRD_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_ZRD_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_ZWR_STATE                           23:23 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_ZWR_STATE_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_ZWR_STATE_RESET                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_XBAR_STATE                          24:24 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_XBAR_STATE_NORMAL              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_XBAR_STATE_RESET               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_0_CROP_STATE                          25:25 /* RWIVF */
#define NV_PGRAPH_DEBUG_0_CROP_STATE_NORMAL              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_0_CROP_STATE_RESET               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1                                0x00400084 /* RW-4R */
#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET                        0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET_NOT_LAST        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET_LAST            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET_INIT            0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DMA_ACTIVITY                          4:4 /* CWIVF */
#define NV_PGRAPH_DEBUG_1_DMA_ACTIVITY_IGNORE            0x00000000 /* CWI-V */
#define NV_PGRAPH_DEBUG_1_DMA_ACTIVITY_CANCEL            0x00000001 /* -W--T */
#define NV_PGRAPH_DEBUG_1_PM                                    5:5 /* CWIVF */
#define NV_PGRAPH_DEBUG_1_PM_IGNORE                      0x00000000 /* CWI-V */
#define NV_PGRAPH_DEBUG_1_PM_TRIGGER                     0x00000001 /* -W--T */
#define NV_PGRAPH_DEBUG_1_MS_ENUMS                              6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_MS_ENUMS_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_MS_ENUMS_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_MS_ENUMS_INIT                  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_GL_ENUMS                              7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_GL_ENUMS_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_GL_ENUMS_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_GL_ENUMS_INIT                  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_PTE                               8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_VTX_PTE_DISABLED               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_VTX_PTE_ENABLED                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_PTE_INIT                   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_CACHE                             9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_VTX_CACHE_DISABLED             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_VTX_CACHE_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_CACHE_INIT                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_FILE                            10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_VTX_FILE_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_VTX_FILE_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_VTX_FILE_INIT                  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_XF_ASYNC                            12:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_XF_ASYNC_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_XF_ASYNC_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_LT_ASYNC                            13:13 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_LT_ASYNC_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_LT_ASYNC_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_AUTO                        14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_AUTO_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_AUTO_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_AUTO_INIT              0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_Y                           15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_Y_DECR                 0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_Y_INCR                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_DRAWDIR_Y_INIT                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_INSTANCE                            16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_INSTANCE_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_INSTANCE_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_INSTANCE_INIT                  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_CTX                                 20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_1_CTX_DISABLED                   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_1_CTX_ENABLED                    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_CTX_INIT                       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_1_CACHE                               24:24 /* CWIVF */
#define NV_PGRAPH_DEBUG_1_CACHE_IGNORE                   0x00000000 /* CWI-V */
#define NV_PGRAPH_DEBUG_1_CACHE_INVALIDATE               0x00000001 /* -W--T */
#define NV_PGRAPH_DEBUG_2                                0x00400880 /* RW-4R */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_2D                   0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_2D_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_2D_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_2D_INIT       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_BLT                  1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_BLT_DISABLED  0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_BLT_ENABLED   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_BLT_INIT      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_CELS                 2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_CELS_DISABLED 0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_CELS_ENABLED  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_CELS_INIT     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_3D                   3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_3D_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_3D_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCH_CHECK_3D_INIT       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_CHECK                    4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_CHECK_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_CHECK_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_CHECK_INIT        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_CHECK                   5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_CHECK_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_CHECK_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_CHECK_INIT       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_MEMSIZE_CHECK                  6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_MEMSIZE_CHECK_DISABLED  0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_MEMSIZE_CHECK_ENABLED   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_MEMSIZE_CHECK_INIT      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_SWIZZLE_CHECK                  7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_SWIZZLE_CHECK_DISABLED  0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_SWIZZLE_CHECK_ENABLED   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_SWIZZLE_CHECK_INIT      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILEVIOL                       8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_TILEVIOL_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILEVIOL_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILEVIOL_INIT           0x00000001 /* RW0-V */
#define NV_PGRAPH_DEBUG_2_PREROP_ENDIAN_CHECK                   9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_ENDIAN_CHECK_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_ENDIAN_CHECK_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_ENDIAN_CHECK_INIT       0x00000001 /* RW0-V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_INT                    10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_INT_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_INT_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_LIMIT_INT_INIT          0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_INT                   11:11 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_INT_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_INT_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_OVRFLW_INT_INIT         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PASS_VIOL                    12:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_PASS_VIOL_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_PASS_VIOL_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PASS_VIOL_INIT          0x00000000 /* RW0-V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCHWRAP                    13:13 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCHWRAP_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCHWRAP_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_PITCHWRAP_INIT          0x00000000 /* RW0-V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_3D                    14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_3D_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_3D_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_3D_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_2D                    15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_2D_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_2D_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_DITHER_2D_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_SWALLOW_REQS                 16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_SWALLOW_REQS_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_SWALLOW_REQS_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_SWALLOW_REQS_INIT       0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_SBFILTER                     17:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_SBFILTER_ENABLE         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_SBFILTER_DISABLE        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_SBFILTER_INIT           0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_FASTCLEAR                    18:18 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_FASTCLEAR_ENABLE        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_FASTCLEAR_DISABLE       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_FASTCLEAR_INIT          0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_FLUSH_HOLDOFF                19:19 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_FLUSH_HOLDOFF_DISABLE   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_FLUSH_HOLDOFF_ENABLE    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_FLUSH_HOLDOFF_INIT      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILEBIT_UPDATE               20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_TILEBIT_UPDATE_AUTO     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILEBIT_UPDATE_MANUAL   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_TILEBIT_UPDATE_INIT     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_2_PREROP_SPARE                        31:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_2_PREROP_SPARE_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3                                0x0040008C /* RW-4R */
#define NV_PGRAPH_DEBUG_3_FLUSHING                              0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FLUSHING_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FLUSHING_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FLUSHING_INIT                  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_ZCULLFLUSH                            1:1 /* CWIVF */
#define NV_PGRAPH_DEBUG_3_ZCULLFLUSH_IGNORE              0x00000000 /* CWI-V */
#define NV_PGRAPH_DEBUG_3_ZCULLFLUSH_ACTIVATE            0x00000001 /* -W--T */
#define NV_PGRAPH_DEBUG_3_HW_CONTEXT_SWITCH                     2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_HW_CONTEXT_SWITCH_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_HW_CONTEXT_SWITCH_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_HW_CONTEXT_SWITCH_INIT         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FD_CHECK                              3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FD_CHECK_DISABLED              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FD_CHECK_ENABLED               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FD_CHECK_INIT                  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_DATA_STRTCH                      4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FAST_DATA_STRTCH_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FAST_DATA_STRTCH_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_DATA_STRTCH_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_3D_SHADOW_DATA                   5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FAST_3D_SHADOW_DATA_DISABLED   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FAST_3D_SHADOW_DATA_ENABLED    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_3D_SHADOW_DATA_INIT       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_CHECK_64BYTE_ALIGN                    6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_CHECK_64BYTE_ALIGN_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_CHECK_64BYTE_ALIGN_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_CHECK_64BYTE_ALIGN_INIT        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_ZFLUSH                                7:7 /* CWIVF */
#define NV_PGRAPH_DEBUG_3_ZFLUSH_IGNORE                  0x00000000 /* CWI-V */
#define NV_PGRAPH_DEBUG_3_ZFLUSH_ACTIVATE                0x00000001 /* -W--T */
#define NV_PGRAPH_DEBUG_3_SINGLE_STEP                           8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_SINGLE_STEP_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_SINGLE_STEP_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_SINGLE_STEP_INIT               0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_RDI_IDLE_WAIT                         9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_RDI_IDLE_WAIT_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_RDI_IDLE_WAIT_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_RDI_IDLE_WAIT_INIT             0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_IDLE_FILTER                         10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_IDLE_FILTER_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_IDLE_FILTER_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_IDLE_FILTER_INIT               0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_SYNCHRONIZE                         12:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_SYNCHRONIZE_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_SYNCHRONIZE_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_SYNCHRONIZE_INIT               0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_OBJECT_RELOAD                       14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_OBJECT_RELOAD_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_OBJECT_RELOAD_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_OBJECT_RELOAD_INIT             0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_PM_TRIGGER                          15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_PM_TRIGGER_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_PM_TRIGGER_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_PM_TRIGGER_INIT                0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_ALTARCH                             16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_ALTARCH_DISABLED               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_ALTARCH_ENABLED                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_ALTARCH_INIT                   0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_SINGLE_CYCLE_LOAD                   17:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_SINGLE_CYCLE_LOAD_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_SINGLE_CYCLE_LOAD_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_SINGLE_CYCLE_LOAD_INIT         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_BILINEAR_3D                         18:18 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_BILINEAR_3D_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_BILINEAR_3D_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_BILINEAR_3D_INIT               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_VOLATILE_RESET                      19:19 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_VOLATILE_RESET_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_VOLATILE_RESET_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_VOLATILE_RESET_INIT            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK                          20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_INIT                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_FAIL                     21:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_FAIL_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_FAIL_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DATA_CHECK_FAIL_INIT           0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FORMAT_CHECK                        22:22 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FORMAT_CHECK_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FORMAT_CHECK_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FORMAT_CHECK_INIT              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DMA_CHECK                           23:23 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_DMA_CHECK_DISABLED             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_DMA_CHECK_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_DMA_CHECK_INIT                 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_STATE_CHECK                         24:24 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_STATE_CHECK_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_STATE_CHECK_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_STATE_CHECK_INIT               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_KELVIN_HWFLIP                       25:25 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_KELVIN_HWFLIP_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_KELVIN_HWFLIP_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_KELVIN_HWFLIP_INIT             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_3D_RESTORE                     26:26 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_FAST_3D_RESTORE_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_FAST_3D_RESTORE_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_FAST_3D_RESTORE_INIT           0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_STATE3D_CHECK                       27:27 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_STATE3D_CHECK_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_STATE3D_CHECK_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_STATE3D_CHECK_INIT             0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_3_XFMODE_COALESCE                     28:28 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_XFMODE_COALESCE_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_XFMODE_COALESCE_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_XFMODE_COALESCE_INIT           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_CTX_METHODS                         29:29 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_CTX_METHODS_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_CTX_METHODS_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_CTX_METHODS_INIT               0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_OP_METHODS                          30:30 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_OP_METHODS_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_OP_METHODS_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_OP_METHODS_INIT                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_IGNORE_PATCHVALID                   31:31 /* RWIVF */
#define NV_PGRAPH_DEBUG_3_IGNORE_PATCHVALID_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_3_IGNORE_PATCHVALID_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_3_IGNORE_PATCHVALID_INIT         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4                                0x00400090 /* RW-4R */
#define NV_PGRAPH_DEBUG_4_FD_SPARE1                             0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_FD_SPARE1_DISABLED             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_FD_SPARE1_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_FD_SPARE2                             1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_FD_SPARE2_DISABLE              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_FD_SPARE2_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_COARSE_RSTR_SPARE1                    2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_COARSE_RSTR_SPARE1_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_COARSE_RSTR_SPARE1_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_COARSE_RSTR_SPARE2                    3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_COARSE_RSTR_SPARE2_DISABLE     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_COARSE_RSTR_SPARE2_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE1                         4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE1_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE1_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE2                         5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE2_DISABLE          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_RSTR2D_SPARE2_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_FINE_RSTR_SPARE1                      6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_FINE_RSTR_SPARE1_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_FINE_RSTR_SPARE1_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_FINE_RSTR_SPARE2                      7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_FINE_RSTR_SPARE2_DISABLE       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_FINE_RSTR_SPARE2_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE1                            8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE1_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE1_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE2                            9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE2_DISABLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_TEX_SPARE2_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_COMB_SPARE1                         12:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_COMB_SPARE1_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_COMB_SPARE1_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_COMB_SPARE2                         13:13 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_COMB_SPARE2_DISABLE            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_COMB_SPARE2_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE1                        14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE1_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE1_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE2                        15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE2_DISABLE           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE2_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_XF_SPARE1                           16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_XF_SPARE1_DISABLED             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_XF_SPARE1_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_XF_SPARE2                           17:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_XF_SPARE2_DISABLE              0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_XF_SPARE2_ENABLED              0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE3                        18:18 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE3_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE3_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE4                        19:19 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE4_DISABLE           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SETUP_SPARE4_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE1                          20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE1_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE1_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE2                          21:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE2_DISABLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_IDX_SPARE2_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_VTX_SPARE1                          22:22 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_VTX_SPARE1_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_VTX_SPARE1_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_VTX_SPARE2                          23:23 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_VTX_SPARE2_DISABLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_VTX_SPARE2_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_CAS_SPARE1                          24:24 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_CAS_SPARE1_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_CAS_SPARE1_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_CAS_SPARE2                          25:25 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_CAS_SPARE2_DISABLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_CAS_SPARE2_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SHD_SPARE1                          26:26 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SHD_SPARE1_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SHD_SPARE1_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SHD_SPARE2                          27:27 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SHD_SPARE2_DISABLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SHD_SPARE2_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SHDBE_SPARE1                        28:28 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SHDBE_SPARE1_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SHDBE_SPARE1_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_SHDBE_SPARE2                        29:29 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_SHDBE_SPARE2_DISABLE           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_SHDBE_SPARE2_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_DISABLE_H0                          30:30 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_DISABLE_H0_FALSE               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_DISABLE_H0_TRUE                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_4_DISABLE_H1                          31:31 /* RWIVF */
#define NV_PGRAPH_DEBUG_4_DISABLE_H1_FALSE               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_4_DISABLE_H1_TRUE                0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_5                                0x00400094 /* RW-4R */
#define NV_PGRAPH_DEBUG_5_ZCULL_REQ_FULL_CVG                    0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_5_ZCULL_REQ_FULL_CVG_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_5_ZCULL_REQ_FULL_CVG_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_REQ_FULL_CVG_INIT        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_PUNT_FB_BUSY                    1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_5_ZCULL_PUNT_FB_BUSY_DISABLED    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_5_ZCULL_PUNT_FB_BUSY_ENABLED     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_PUNT_FB_BUSY_INIT        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_PUNT_S_ON_Z                     2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_5_ZCULL_PUNT_S_ON_Z_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_5_ZCULL_PUNT_S_ON_Z_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_PUNT_S_ON_Z_INIT         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_RETURN_COMP                     3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_5_ZCULL_RETURN_COMP_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_5_ZCULL_RETURN_COMP_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_RETURN_COMP_INIT         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE4                          4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE4_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE4_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE5                          5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE5_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE5_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE6                          6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE6_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE6_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE7                          7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE7_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_5_ZCULL_SPARE7_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6                                0x00400b80 /* RW-4R */
#define NV_PGRAPH_DEBUG_6_ROP_SEP_ZC_READS                      0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_SEP_ZC_READS_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_SEP_ZC_READS_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_SEP_ZC_READS_INIT          0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_DITHER_3D                         1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_DITHER_3D_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_DITHER_3D_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_DITHER_3D_INIT             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_DITHER_2D                         2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_DITHER_2D_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_DITHER_2D_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_DITHER_2D_INIT             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_EARLY_ZABORT                      3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_EARLY_ZABORT_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_EARLY_ZABORT_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_EARLY_ZABORT_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_PASS_ROPFLUSH                     4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_PASS_ROPFLUSH_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_PASS_ROPFLUSH_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_PASS_ROPFLUSH_INIT         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_DRAIN                        5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_DRAIN_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_DRAIN_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_DRAIN_INIT            0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_HIGHWATER                    9:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_HIGHWATER_0           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_HIGHWATER_INIT        0x00000004 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_HIGHWATER_FULL        0x00000008 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_HIGHWATER2                 13:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_HIGHWATER2_0          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_HIGHWATER2_INIT       0x00000004 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_CBUF_HIGHWATER2_FULL       0x00000008 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_COALESCE_3D                     14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_COALESCE_3D_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_COALESCE_3D_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_COALESCE_3D_INIT           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_COALESCE_2D                     15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_COALESCE_2D_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_COALESCE_2D_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_COALESCE_2D_INIT           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_FIXED_ADRS                      16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_FIXED_ADRS_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_FIXED_ADRS_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_FIXED_ADRS_INIT            0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_FAST_KEEP_DST                   17:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_FAST_KEEP_DST_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_FAST_KEEP_DST_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_FAST_KEEP_DST_INIT         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_FORCE_CREAD                     18:18 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_FORCE_CREAD_DISABLED       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_FORCE_CREAD_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_FORCE_CREAD_INIT           0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ALLOW_3D_SKIP_READ               19:19 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_ALLOW_3D_SKIP_READ_ENABLED  0x00000001 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_ALLOW_3D_SKIP_READ_DISABLED 0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ALLOW_3D_SKIP_READ_INIT     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ZCMP_ALWAYS_READ                20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_ZCMP_ALWAYS_READ_ENABLED   0x00000001 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_ZCMP_ALWAYS_READ_DISABLED  0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ZCMP_ALWAYS_READ_INIT      0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ZCOMPRESS_EN                    21:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_ZCOMPRESS_EN_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_ZCOMPRESS_EN_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ZCOMPRESS_EN_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_BURST_CREADS                    22:22 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_BURST_CREADS_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_BURST_CREADS_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_BURST_CREADS_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_BURST_CWRITES                   23:23 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_BURST_CWRITES_DISABLED     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_BURST_CWRITES_ENABLED      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_BURST_CWRITES_INIT         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_AUTO_INIT                       24:24 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_AUTO_INIT_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_AUTO_INIT_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_AUTO_INIT_INIT             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_HASH_TEST1                      25:25 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_HASH_TEST1_DISABLED        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_HASH_TEST1_ENABLED         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_HASH_TEST1_INIT            0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_INTERLOCK                       26:26 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_INTERLOCK_DISABLED         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_INTERLOCK_ENABLED          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_INTERLOCK_INIT             0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ZREAD                           28:27 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_ZREAD_NORMAL               0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_ZREAD_FORCE_ZREAD          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ZREAD_FORCE_NO_ZREAD       0x00000002 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ZREAD_INIT                 0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ZCULL_DATA                      29:29 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_ZCULL_DATA_USE             0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_ZCULL_DATA_DISCARD         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_ZCULL_DATA_INIT            0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_CROP_SWALLOW                    30:30 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_ROP_CROP_SWALLOW_DISABLED      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_ROP_CROP_SWALLOW_ENABLED       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_ROP_CROP_SWALLOW_INIT          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_SPARE_BIT31                         31:31 /* RWIVF */
#define NV_PGRAPH_DEBUG_6_SPARE_BIT31_DISABLED           0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_6_SPARE_BIT31_ENABLED            0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_6_SPARE_BIT31_INIT               0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_6_BITS                                 31:0 /* RWIUF */
#define NV_PGRAPH_DEBUG_6_BITS_DISABLED                  0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7                                0x00400b84 /* RW-4R */
#define NV_PGRAPH_DEBUG_7_ROP_INIT_ZRD_TMSTAMP                  0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_INIT_ZRD_TMSTAMP_DEFAULT   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_INIT_ZRD_TMSTAMP_INIT      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZCULL_NO_STALE                    1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZCULL_NO_STALE_ENABLE      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZCULL_NO_STALE_DISABLE     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZCULL_NO_STALE_INIT        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZROP_INTERLOCK                    2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZROP_INTERLOCK_ENABLE      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZROP_INTERLOCK_DISABLE     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZROP_INTERLOCK_INIT        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_VISIBLE                 3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_VISIBLE_ENABLE   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_VISIBLE_DISABLE  0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_VISIBLE_INIT     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_PURGE_PER_PKT                 4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_PURGE_PER_PKT_ENABLE   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_PURGE_PER_PKT_DISABLE  0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_PURGE_PER_PKT_INIT     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_NO_16BYTE_WR            5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_NO_16BYTE_WR_ENABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_NO_16BYTE_WR_DISABLE    0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_NO_16BYTE_WR_INIT       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_FSTCLR_EXPAND           6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_FSTCLR_EXPAND_ENABLE    0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_FSTCLR_EXPAND_DISABLE   0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_FSTCLR_EXPAND_INIT      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_NO_RMW_DISABLE          7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_NO_RMW_DISABLE_ENABLE   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_NO_RMW_DISABLE_DISABLE  0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_FORCE_NO_RMW_DISABLE_INIT     0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_INHIBIT_COMPRESS              8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_INHIBIT_COMPRESS_ENABLE       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_INHIBIT_COMPRESS_DISABLE      0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_INHIBIT_COMPRESS_INIT  0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_CMPR_FULL_BE_ONLY             9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_CMPR_FULL_BE_ONLY_ENABLE      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_CMPR_FULL_BE_ONLY_DISABLE     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_CMPR_FULL_BE_ONLY_INIT 0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_ALWAYS_WR_STENCIL           10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_ALWAYS_WR_STENCIL_ENABLE      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_ALWAYS_WR_STENCIL_DISABLE     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_ALWAYS_WR_STENCIL_INIT        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_INHIBIT_SKIP_WR_EQ          11:11 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_INHIBIT_SKIP_WR_EQ_ENABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_INHIBIT_SKIP_WR_EQ_DISABLE    0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_INHIBIT_SKIP_WR_EQ_INIT       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_SELECTPM                    13:12 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_SELECTPM_NORMAL        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_SELECTPM_PKTRF_STALL   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_SELECTPM_CMPR_STALL    0x00000002 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_SELECTPM_TAGREL_STALL  0x00000003 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_SELECTPM_INIT          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA1                      14:14 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA1_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA1_DISABLE         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA1_INIT            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA2                      15:15 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA2_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA2_DISABLE         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA2_INIT            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA3                      16:16 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA3_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA3_DISABLE         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA3_INIT            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_SELECTPM                   18:17 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_SELECTPM_GRP3         0x00000002 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_SELECTPM_GRP2         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_SELECTPM_GRP1         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_SELECTPM_INIT         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA4                      19:19 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA4_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA4_DISABLE         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZWR_EXTRA4_INIT            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_HASH_TAGS                   24:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_HASH_TAGS_01           0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_HASH_TAGS_INIT         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_BLIT_HASH                  25:25 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_BLIT_HASH_ENABLE      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_BLIT_HASH_DISABLE     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_BLIT_HASH_INIT        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZROP_RAISE_PRI                  26:26 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZROP_RAISE_PRI_ENABLE      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZROP_RAISE_PRI_DISABLE     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZROP_RAISE_PRI_INIT        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_EXTRA0                      27:27 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_EXTRA0_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_EXTRA0_DISABLE         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_EXTRA0_INIT            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_EXTRA1                      28:28 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_EXTRA1_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_EXTRA1_DISABLE         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_ZRD_EXTRA1_INIT            0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_RAISE_PRI                  29:29 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_RAISE_PRI_ENABLE      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_RAISE_PRI_DISABLE     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_CROP_RAISE_PRI_INIT        0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_ROP_TC_SELECT_REQ                   30:30 /* RWIVF */
#define NV_PGRAPH_DEBUG_7_ROP_TC_SELECT_REQ_PIPEID       0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_TC_SELECT_REQ_BANK         0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_7_ROP_TC_SELECT_REQ_INIT         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_7_SPARE                               31:31 /* RWIUF */
#define NV_PGRAPH_DEBUG_7_BITS                                 31:0 /* RWIUF */
#define NV_PGRAPH_DEBUG_7_BITS_DISABLED                  0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_8                                0x00400098 /* RW-4R */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFO_WATERMARK                 9:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFO_WATERMARK_64       0x00000040 /* RWI-V */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFO_WATERMARK_INIT     0x00000040 /* RW--V */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFOP1_WATERMARK             19:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFOP1_WATERMARK_0      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFOP1_WATERMARK_INIT   0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFO_DEBUG                   20:20 /* RWIVF */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFO_DEBUG_DISABLE      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFO_DEBUG_ENABLE       0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFO_DEBUG_INIT         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFOP1_DEBUG                 21:21 /* RWIVF */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFOP1_DEBUG_DISABLE    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFOP1_DEBUG_ENABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_8_SHADER_FIFOP1_DEBUG_INIT       0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_8_SHADER_FOG_LINE_CLAMP               30:30 /* RWIVF */
#define NV_PGRAPH_DEBUG_8_SHADER_FOG_LINE_CLAMP_DISABLE  0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_8_SHADER_FOG_LINE_CLAMP_ENABLE   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_8_SHADER_FOG_LINE_CLAMP_INIT     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_8_COMBINER_NEG_TEXTURE                31:31 /* RWIVF */
#define NV_PGRAPH_DEBUG_8_COMBINER_NEG_TEXTURE_ENABLE    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_8_COMBINER_NEG_TEXTURE_DISABLE   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_8_COMBINER_NEG_TEXTURE_INIT      0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_8_SHADER_SPARE                        31:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_8_SHADER_SPARE_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9                                0x0040009C /* RW-4R */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH0_CHECK                    0:0 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH0_CHECK_ENABLE      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH0_CHECK_DISABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH0_CHECK_INIT        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH1_CHECK                    1:1 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH1_CHECK_ENABLE      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH1_CHECK_DISABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH1_CHECK_INIT        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH2_CHECK                    2:2 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH2_CHECK_ENABLE      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH2_CHECK_DISABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH2_CHECK_INIT        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH3_CHECK                    3:3 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH3_CHECK_ENABLE      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH3_CHECK_DISABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_PATCH3_CHECK_INIT        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_END_PATCH_CHECK                       4:4 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_END_PATCH_CHECK_ENABLE         0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_END_PATCH_CHECK_DISABLE        0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_END_PATCH_CHECK_INIT           0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_END_SWATCH_CHECK                5:5 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_BEGIN_END_SWATCH_CHECK_ENABLE  0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_BEGIN_END_SWATCH_CHECK_DISABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_END_SWATCH_CHECK_INIT    0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_END_CURVE_CHECK                 6:6 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_BEGIN_END_CURVE_CHECK_ENABLE   0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_BEGIN_END_CURVE_CHECK_DISABLE  0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_END_CURVE_CHECK_INIT     0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_CURVE_COEFF_CHECK                     7:7 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_CURVE_COEFF_CHECK_ENABLE       0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_CURVE_COEFF_CHECK_DISABLE      0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_CURVE_COEFF_CHECK_INIT         0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS0_CHECK                    8:8 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS0_CHECK_ENABLE      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS0_CHECK_DISABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS0_CHECK_INIT        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS1_CHECK                    9:9 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS1_CHECK_ENABLE      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS1_CHECK_DISABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS1_CHECK_INIT        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS2_CHECK                  10:10 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS2_CHECK_ENABLE      0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS2_CHECK_DISABLE     0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_BEGIN_TRANS2_CHECK_INIT        0x00000000 /* RW--V */
#define NV_PGRAPH_DEBUG_9_END_TRANSITION_CHECK                11:11 /* RWIVF */
#define NV_PGRAPH_DEBUG_9_END_TRANSITION_CHECK_ENABLE    0x00000000 /* RWI-V */
#define NV_PGRAPH_DEBUG_9_END_TRANSITION_CHECK_DISABLE   0x00000001 /* RW--V */
#define NV_PGRAPH_DEBUG_9_END_TRANSITION_CHECK_INIT      0x00000000 /* RW--V */
#define NV_PGRAPH_NSTATUS                                0x00400104 /* RW-4R */
#define NV_PGRAPH_NSTATUS_STATE_IN_USE                        23:23 /* RWIVF */
#define NV_PGRAPH_NSTATUS_STATE_IN_USE_NOT_PENDING       0x00000000 /* RWI-V */
#define NV_PGRAPH_NSTATUS_STATE_IN_USE_PENDING           0x00000001 /* RW--V */
#define NV_PGRAPH_NSTATUS_INVALID_STATE                       24:24 /* RWIVF */
#define NV_PGRAPH_NSTATUS_INVALID_STATE_NOT_PENDING      0x00000000 /* RWI-V */
#define NV_PGRAPH_NSTATUS_INVALID_STATE_PENDING          0x00000001 /* RW--V */
#define NV_PGRAPH_NSTATUS_BAD_ARGUMENT                        25:25 /* RWIVF */
#define NV_PGRAPH_NSTATUS_BAD_ARGUMENT_NOT_PENDING       0x00000000 /* RWI-V */
#define NV_PGRAPH_NSTATUS_BAD_ARGUMENT_PENDING           0x00000001 /* RW--V */
#define NV_PGRAPH_NSTATUS_PROTECTION_FAULT                    26:26 /* RWIVF */
#define NV_PGRAPH_NSTATUS_PROTECTION_FAULT_NOT_PENDING   0x00000000 /* RWI-V */
#define NV_PGRAPH_NSTATUS_PROTECTION_FAULT_PENDING       0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL                            0x00400144 /* RW-4R */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME                      1:0 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME_33US          0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME_262US         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME_2MS           0x00000002 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_MINIMUM_TIME_17MS          0x00000003 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_TIME                              8:8 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_TIME_EXPIRED               0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_TIME_NOT_EXPIRED           0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_CHID                            16:16 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_CHID_INVALID               0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_CHID_VALID                 0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_CHANGE                          20:20 /* R--VF */
#define NV_PGRAPH_CTX_CONTROL_CHANGE_UNAVAILABLE         0x00000000 /* R---V */
#define NV_PGRAPH_CTX_CONTROL_CHANGE_AVAILABLE           0x00000001 /* R---V */
#define NV_PGRAPH_CTX_CONTROL_SWITCHING                       24:24 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_SWITCHING_IDLE             0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_SWITCHING_BUSY             0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_CONTROL_DEVICE                          28:28 /* RWIVF */
#define NV_PGRAPH_CTX_CONTROL_DEVICE_DISABLED            0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_CONTROL_DEVICE_ENABLED             0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_USER                               0x00400148 /* RW-4R */
#define NV_PGRAPH_CTX_USER_CHANNEL_3D                           0:0 /* RWIVF */
#define NV_PGRAPH_CTX_USER_CHANNEL_3D_FALSE              0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_USER_CHANNEL_3D_TRUE               0x00000001 /* RWI-V */
#define NV_PGRAPH_CTX_USER_CHANNEL_3D_VALID                     4:4 /* RWIVF */
#define NV_PGRAPH_CTX_USER_CHANNEL_3D_VALID_FALSE        0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_USER_CHANNEL_3D_VALID_TRUE         0x00000001 /* RWI-V */
#define NV_PGRAPH_CTX_USER_CHANNEL_3D_ID                       12:8 /* RWIVF */
#define NV_PGRAPH_CTX_USER_CHANNEL_3D_ID_0               0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_USER_SUBCH                              15:13 /* RWIVF */
#define NV_PGRAPH_CTX_USER_SUBCH_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_USER_CHID                               28:24 /* RWIVF */
#define NV_PGRAPH_CTX_USER_CHID_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_USER_SINGLE_STEP                        31:31 /* RWIVF */
#define NV_PGRAPH_CTX_USER_SINGLE_STEP_DISABLED          0x00000000 /* RWI-V */
#define NV_PGRAPH_CTX_USER_SINGLE_STEP_ENABLED           0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1                            0x0040014C /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH1_GRCLASS                           7:0 /* RWXVF */
#define NV_PGRAPH_CTX_SWITCH1_CHROMA_KEY                      12:12 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CHROMA_KEY_DISABLE         0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CHROMA_KEY_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_USER_CLIP                       13:13 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_USER_CLIP_DISABLE          0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_USER_CLIP_ENABLE           0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SWIZZLE                         14:14 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_SWIZZLE_DISABLE            0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SWIZZLE_ENABLE             0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG                    17:15 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_SRCCOPY_AND   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_ROP_AND       0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_BLEND_AND     0x00000002 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_SRCCOPY       0x00000003 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_SRCCOPY_PRE   0x00000004 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_BLEND_PRE     0x00000005 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SYNCHRONIZE                     18:18 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_SYNCHRONIZE_DISABLE        0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SYNCHRONIZE_ENABLE         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_ENDIAN_MODE                     19:19 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_ENDIAN_MODE_LITTLE         0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_ENDIAN_MODE_BIG            0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE                     21:20 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_COMPATIBILITY  0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_DITHER         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_TRUNCATE       0x00000002 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_MS             0x00000003 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CLASS_TYPE                      22:22 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CLASS_TYPE_COMPATIBILITY   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CLASS_TYPE_PERFORMANCE     0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SINGLE_STEP                     23:23 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_SINGLE_STEP_DISABLED       0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SINGLE_STEP_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_STATUS                    24:24 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_STATUS_INVALID       0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_STATUS_VALID         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE0                25:25 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE0_INVALID   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE0_VALID     0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE1                26:26 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE1_INVALID   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE1_VALID     0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_PATTERN                 27:27 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_PATTERN_INVALID    0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_PATTERN_VALID      0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_ROP                     28:28 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_ROP_INVALID        0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_ROP_VALID          0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA1                   29:29 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA1_INVALID      0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA1_VALID        0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA4                   30:30 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA4_INVALID      0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA4_VALID        0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_VOLATILE_RESET                  31:31 /* CWIVF */
#define NV_PGRAPH_CTX_SWITCH1_VOLATILE_RESET_IGNORE      0x00000000 /* CWI-V */
#define NV_PGRAPH_CTX_SWITCH1_VOLATILE_RESET_ENABLED     0x00000001 /* -W--T */
#define NV_PGRAPH_CTX_SWITCH2                            0x00400150 /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT                       1:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT_INVALID              0x00 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT_CGA6_M1              0x01 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT_LE_M1                0x02 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT                     13:8 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_INVALID             0x00 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_Y8               0x01 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16A8Y8          0x02 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X24Y8            0x03 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A1R5G5B5         0x06 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X1R5G5B5         0x07 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16A1R5G5B5      0x08 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X17R5G5B5        0x09 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_R5G6B5           0x0A /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A16R5G6B5        0x0B /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16R5G6B5        0x0C /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A8R8G8B8         0x0D /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X8R8G8B8         0x0E /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_Y16              0x0F /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A16Y16           0x10 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16Y16           0x11 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_V8YB8U8YA8       0x12 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_YB8V8YA8U8       0x13 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_Y32              0x14 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_AY8              0x15 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_EYB8ECR8EYA8ECB8 0x16 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_ECR8EYB8ECB8EYA8 0x17 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_NOTIFY_INSTANCE                 31:16 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH2_NOTIFY_INSTANCE_INVALID        0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH3                            0x00400154 /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_0                   15:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_0_INVALID         0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_1                  31:16 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_1_INVALID         0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH4                            0x00400158 /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH4_USER_INSTANCE                    15:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH4_USER_INSTANCE_INVALID          0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH5                            0x0040015C /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH5_TRAP_BITS                        31:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH5_TRAP_BITS_DISABLED             0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1                            0x0040014C /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH1_GRCLASS                           7:0 /* RWXVF */
#define NV_PGRAPH_CTX_SWITCH1_CHROMA_KEY                      12:12 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CHROMA_KEY_DISABLE         0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CHROMA_KEY_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_USER_CLIP                       13:13 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_USER_CLIP_DISABLE          0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_USER_CLIP_ENABLE           0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SWIZZLE                         14:14 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_SWIZZLE_DISABLE            0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SWIZZLE_ENABLE             0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG                    17:15 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_SRCCOPY_AND   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_ROP_AND       0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_BLEND_AND     0x00000002 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_SRCCOPY       0x00000003 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_SRCCOPY_PRE   0x00000004 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_CONFIG_BLEND_PRE     0x00000005 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SYNCHRONIZE                     18:18 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_SYNCHRONIZE_DISABLE        0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SYNCHRONIZE_ENABLE         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_ENDIAN_MODE                     19:19 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_ENDIAN_MODE_LITTLE         0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_ENDIAN_MODE_BIG            0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE                     21:20 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_COMPATIBILITY  0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_DITHER         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_TRUNCATE       0x00000002 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_DITHER_MODE_MS             0x00000003 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CLASS_TYPE                      22:22 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CLASS_TYPE_COMPATIBILITY   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CLASS_TYPE_PERFORMANCE     0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SINGLE_STEP                     23:23 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_SINGLE_STEP_DISABLED       0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_SINGLE_STEP_ENABLED        0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_STATUS                    24:24 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_STATUS_INVALID       0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_PATCH_STATUS_VALID         0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE0                25:25 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE0_INVALID   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE0_VALID     0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE1                26:26 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE1_INVALID   0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_SURFACE1_VALID     0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_PATTERN                 27:27 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_PATTERN_INVALID    0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_PATTERN_VALID      0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_ROP                     28:28 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_ROP_INVALID        0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_ROP_VALID          0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA1                   29:29 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA1_INVALID      0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA1_VALID        0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA4                   30:30 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA4_INVALID      0x00000000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_CONTEXT_BETA4_VALID        0x00000001 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH1_VOLATILE_RESET                  31:31 /* CWIVF */
#define NV_PGRAPH_CTX_SWITCH1_VOLATILE_RESET_IGNORE      0x00000000 /* CWI-V */
#define NV_PGRAPH_CTX_SWITCH1_VOLATILE_RESET_ENABLED     0x00000001 /* -W--T */
#define NV_PGRAPH_CTX_SWITCH2                            0x00400150 /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT                       1:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT_INVALID              0x00 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT_CGA6_M1              0x01 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_MONO_FORMAT_LE_M1                0x02 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT                     13:8 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_INVALID             0x00 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_Y8               0x01 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16A8Y8          0x02 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X24Y8            0x03 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A1R5G5B5         0x06 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X1R5G5B5         0x07 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16A1R5G5B5      0x08 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X17R5G5B5        0x09 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_R5G6B5           0x0A /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A16R5G6B5        0x0B /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16R5G6B5        0x0C /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A8R8G8B8         0x0D /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X8R8G8B8         0x0E /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_Y16              0x0F /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_A16Y16           0x10 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_X16Y16           0x11 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_V8YB8U8YA8       0x12 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_YB8V8YA8U8       0x13 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_Y32              0x14 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_AY8              0x15 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_EYB8ECR8EYA8ECB8 0x16 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_COLOR_FORMAT_LE_ECR8EYB8ECB8EYA8 0x17 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH2_NOTIFY_INSTANCE                 31:16 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH2_NOTIFY_INSTANCE_INVALID        0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH3                            0x00400154 /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_0                   15:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_0_INVALID         0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_1                  31:16 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH3_DMA_INSTANCE_1_INVALID         0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH4                            0x00400158 /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH4_USER_INSTANCE                    15:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH4_USER_INSTANCE_INVALID          0x0000 /* RW--V */
#define NV_PGRAPH_CTX_SWITCH5                            0x0040015C /* RW-4R */
#define NV_PGRAPH_CTX_SWITCH5_TRAP_BITS                        31:0 /* RWXUF */
#define NV_PGRAPH_CTX_SWITCH5_TRAP_BITS_DISABLED             0x0000 /* RW--V */
#define NV_PGRAPH_CTX_CACHE1(i)                  (0x00400160+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE1__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE1_GRCLASS                            7:0 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CHROMA_KEY                       12:12 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_USER_CLIP                        13:13 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_SWIZZLE                          14:14 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_PATCH_CONFIG                     17:15 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_SYNCHRONIZE                      18:18 /* RWXUF */
#define NV_PGRAPH_CTX_CACHE1_ENDIAN_MODE                      19:19 /* RWXUF */
#define NV_PGRAPH_CTX_CACHE1_DITHER_MODE                      21:20 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CLASS_TYPE                       22:22 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_SINGLE_STEP                      23:23 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_PATCH_STATUS                     24:24 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_SURFACE0                 25:25 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_SURFACE1                 26:26 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_PATTERN                  27:27 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_ROP                      28:28 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_BETA1                    29:29 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE1_CONTEXT_BETA4                    30:30 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE2(i)                  (0x00400180+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE2__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE2_MONO_FORMAT                        1:0 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE2_COLOR_FORMAT                      13:8 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE2_NOTIFY_INSTANCE                  31:16 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE3(i)                  (0x004001a0+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE3__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE3_DMA_INSTANCE_0                    15:0 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE3_DMA_INSTANCE_1                   31:16 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE4(i)                  (0x004001c0+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE4__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE4_USER_INSTANCE                     15:0 /* RWXVF */
#define NV_PGRAPH_CTX_CACHE5(i)                  (0x004001e0+(i)*4) /* RW-4A */
#define NV_PGRAPH_CTX_CACHE5__SIZE_1                              8 /*       */
#define NV_PGRAPH_CTX_CACHE5_TRAP_BITS                         31:0 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_0(i)              (0x004007a0+(i)*4) /* RW-4A */
#define NV_PGRAPH_FFINTFC_FIFO_0__SIZE_1                          8 /*       */
#define NV_PGRAPH_FFINTFC_FIFO_0_MTHD                          12:2 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_0_MTHD_CTX_SWITCH         0x00000000 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH                        18:16 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_0                 0x00000000 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_1                 0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_2                 0x00000002 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_3                 0x00000003 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_4                 0x00000004 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_5                 0x00000005 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_6                 0x00000006 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_SUBCH_7                 0x00000007 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_CODE                         21:20 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_0_CODE_DOUBLE_NONINCR     0x00000000 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_CODE_DOUBLE_INCR        0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_CODE_SINGLE             0x00000002 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_0_CODE_CHSW               0x00000003 /* RW--V */
#define NV_PGRAPH_FFINTFC_FIFO_1(i)              (0x004007c0+(i)*4) /* RW-4A */
#define NV_PGRAPH_FFINTFC_FIFO_1__SIZE_1                          8 /*       */
#define NV_PGRAPH_FFINTFC_FIFO_1_ARGUMENT                      31:0 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_2(i)              (0x004007e0+(i)*4) /* RW-4A */
#define NV_PGRAPH_FFINTFC_FIFO_2__SIZE_1                          8 /*       */
#define NV_PGRAPH_FFINTFC_FIFO_2_ARGUMENT                      31:0 /* RWXVF */
#define NV_PGRAPH_FFINTFC_FIFO_PTR                       0x00400760 /* RW-4R */
#define NV_PGRAPH_FFINTFC_FIFO_PTR_WRITE                        3:0 /* RWIVF */
#define NV_PGRAPH_FFINTFC_FIFO_PTR_WRITE_0               0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_FIFO_PTR_READ                         7:4 /* RWIVF */
#define NV_PGRAPH_FFINTFC_FIFO_PTR_READ_0                0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2                            0x00400764 /* RW-4R */
#define NV_PGRAPH_FFINTFC_ST2_MTHD                             12:2 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_MTHD_CTX_SWITCH            0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH                           18:16 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_0                    0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_1                    0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_2                    0x00000002 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_3                    0x00000003 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_4                    0x00000004 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_5                    0x00000005 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_6                    0x00000006 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_SUBCH_7                    0x00000007 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID                            24:20 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_CHID_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_1                     0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_2                     0x00000002 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_3                     0x00000003 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_4                     0x00000004 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_5                     0x00000005 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_6                     0x00000006 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_7                     0x00000007 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_8                     0x00000008 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_9                     0x00000009 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_10                    0x0000000A /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_11                    0x0000000B /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_12                    0x0000000C /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_13                    0x0000000D /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_14                    0x0000000E /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_15                    0x0000000F /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_16                    0x00000010 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_17                    0x00000011 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_18                    0x00000012 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_19                    0x00000013 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_20                    0x00000014 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_21                    0x00000015 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_22                    0x00000016 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_23                    0x00000017 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_24                    0x00000018 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_25                    0x00000019 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_26                    0x0000001A /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_27                    0x0000001B /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_28                    0x0000001C /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_29                    0x0000001D /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_30                    0x0000001E /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_31                    0x0000001F /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_DATAHIGH                        25:25 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_DATAHIGH_INVALID           0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_DATAHIGH_VALID             0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_STATUS                          26:26 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_STATUS_INVALID             0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_STATUS_VALID               0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_STATUS                     27:27 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_CHID_STATUS_INVALID        0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_CHID_STATUS_VALID          0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_CHSWITCH                        28:28 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_CHSWITCH_CLEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_CHSWITCH_SET               0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_FIFOHOLD                        29:29 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_FIFOHOLD_CLEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_FIFOHOLD_SET               0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_MODE                            30:30 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_MODE_NONINCREMENTING       0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_MODE_INCREMENTING          0x00000001 /* RW--V */
#define NV_PGRAPH_FFINTFC_ST2_DL                         0x00400768 /* RW-4R */
#define NV_PGRAPH_FFINTFC_ST2_DL_ARGUMENT                      31:0 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_DL_ARGUMENT_0              0x00000000 /* RWI-V */
#define NV_PGRAPH_FFINTFC_ST2_DH                         0x0040076c /* RW-4R */
#define NV_PGRAPH_FFINTFC_ST2_DH_ARGUMENT                      31:0 /* RWIVF */
#define NV_PGRAPH_FFINTFC_ST2_DH_ARGUMENT_0              0x00000000 /* RWI-V */
#define NV_PGRAPH_STATUS                                 0x00400700 /* R--4R */
#define NV_PGRAPH_STATUS_STATE                                  0:0 /* R-IVF */
#define NV_PGRAPH_STATUS_STATE_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_STATE_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_FINE_RASTERIZER                        1:1 /* R-IVF */
#define NV_PGRAPH_STATUS_FINE_RASTERIZER_IDLE            0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_FINE_RASTERIZER_BUSY            0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_COARSE_RASTERIZER                      2:2 /* R-IVF */
#define NV_PGRAPH_STATUS_COARSE_RASTERIZER_IDLE          0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_COARSE_RASTERIZER_BUSY          0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_FE_3D                                  3:3 /* R-IVF */
#define NV_PGRAPH_STATUS_FE_3D_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_FE_3D_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_FE_2D                                  4:4 /* R-IVF */
#define NV_PGRAPH_STATUS_FE_2D_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_FE_2D_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_XY_LOGIC                               5:5 /* R-IVF */
#define NV_PGRAPH_STATUS_XY_LOGIC_IDLE                   0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_XY_LOGIC_BUSY                   0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_WAITCRTC                               6:6 /* R-IVF */
#define NV_PGRAPH_STATUS_WAITCRTC_IDLE                   0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_WAITCRTC_BUSY                   0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_RASTERIZER_2D                          7:7 /* R-IVF */
#define NV_PGRAPH_STATUS_RASTERIZER_2D_IDLE              0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_RASTERIZER_2D_BUSY              0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_IDX                                    8:8 /* R-IVF */
#define NV_PGRAPH_STATUS_IDX_IDLE                        0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_IDX_BUSY                        0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_XF                                     9:9 /* R-IVF */
#define NV_PGRAPH_STATUS_XF_IDLE                         0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_XF_BUSY                         0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_VTX                                  10:10 /* R-IVF */
#define NV_PGRAPH_STATUS_VTX_IDLE                        0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_VTX_BUSY                        0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_CAS                                  11:11 /* R-IVF */
#define NV_PGRAPH_STATUS_CAS_IDLE                        0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_CAS_BUSY                        0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PORT_NOTIFY                          12:12 /* R-IVF */
#define NV_PGRAPH_STATUS_PORT_NOTIFY_IDLE                0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PORT_NOTIFY_BUSY                0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_SHADER                               13:13 /* R-IVF */
#define NV_PGRAPH_STATUS_SHADER_IDLE                     0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_SHADER_BUSY                     0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_SHADER_BE                            14:14 /* R-IVF */
#define NV_PGRAPH_STATUS_SHADER_BE_IDLE                  0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_SHADER_BE_BUSY                  0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PORT_DMA                             16:16 /* R-IVF */
#define NV_PGRAPH_STATUS_PORT_DMA_IDLE                   0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PORT_DMA_BUSY                   0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_DMA_ENGINE                           17:17 /* R-IVF */
#define NV_PGRAPH_STATUS_DMA_ENGINE_IDLE                 0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_DMA_ENGINE_BUSY                 0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_DMA_NOTIFY                           20:20 /* R-IVF */
#define NV_PGRAPH_STATUS_DMA_NOTIFY_IDLE                 0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_DMA_NOTIFY_BUSY                 0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_DMA_BUFFER_NOTIFY                    21:21 /* R-IVF */
#define NV_PGRAPH_STATUS_DMA_BUFFER_NOTIFY_IDLE          0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_DMA_BUFFER_NOTIFY_BUSY          0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_DMA_WARNING_NOTIFY                   22:22 /* R-IVF */
#define NV_PGRAPH_STATUS_DMA_WARNING_NOTIFY_IDLE         0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_DMA_WARNING_NOTIFY_BUSY         0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_ZCULL                                23:23 /* R-IVF */
#define NV_PGRAPH_STATUS_ZCULL_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_ZCULL_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_FDIFF                                24:24 /* R-IVF */
#define NV_PGRAPH_STATUS_FDIFF_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_FDIFF_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_SETUP                                25:25 /* R-IVF */
#define NV_PGRAPH_STATUS_SETUP_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_SETUP_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_CACHE                                26:26 /* R-IVF */
#define NV_PGRAPH_STATUS_CACHE_IDLE                      0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_CACHE_BUSY                      0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_COMBINER                             27:27 /* R-IVF */
#define NV_PGRAPH_STATUS_COMBINER_IDLE                   0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_COMBINER_BUSY                   0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PREROP                               28:28 /* R-IVF */
#define NV_PGRAPH_STATUS_PREROP_IDLE                     0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PREROP_BUSY                     0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_ROP                                  29:29 /* R-IVF */
#define NV_PGRAPH_STATUS_ROP_IDLE                        0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_ROP_BUSY                        0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PORT_USER                            30:30 /* R-IVF */
#define NV_PGRAPH_STATUS_PORT_USER_IDLE                  0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PORT_USER_BUSY                  0x00000001 /* R---V */
#define NV_PGRAPH_STATUS_PORT_FB                              31:31 /* R-IVF */
#define NV_PGRAPH_STATUS_PORT_FB_IDLE                    0x00000000 /* R-I-V */
#define NV_PGRAPH_STATUS_PORT_FB_BUSY                    0x00000001 /* R---V */
#define NV_PGRAPH_TRAPPED_ADDR                           0x00400704 /* R--4R */
#define NV_PGRAPH_TRAPPED_ADDR_MTHD                            12:2 /* R-XUF */
#define NV_PGRAPH_TRAPPED_ADDR_SUBCH                          18:16 /* R-XUF */
#define NV_PGRAPH_TRAPPED_ADDR_CHID                           24:20 /* R-XUF */
#define NV_PGRAPH_TRAPPED_ADDR_DHV                            28:28 /* R-XUF */
#define NV_PGRAPH_TRAPPED_DATA_LOW                       0x00400708 /* R--4R */
#define NV_PGRAPH_TRAPPED_DATA_LOW_VALUE                       31:0 /* R-XVF */
#define NV_PGRAPH_TRAPPED_DATA_HIGH                      0x0040070C /* R--4R */
#define NV_PGRAPH_TRAPPED_DATA_HIGH_VALUE                      31:0 /* R-XVF */
#define NV_PGRAPH_SURFACE                                0x00400710 /* RW-4R */
#define NV_PGRAPH_SURFACE_TYPE                                  1:0 /* RWIVF */
#define NV_PGRAPH_SURFACE_TYPE_INVALID                   0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_TYPE_NON_SWIZZLE               0x00000001 /* RW--V */
#define NV_PGRAPH_SURFACE_TYPE_SWIZZLE                   0x00000002 /* RW--V */
#define NV_PGRAPH_SURFACE_TYPE_056                       0x00000001 /* RWC-V */
#define NV_PGRAPH_SURFACE_TYPE_096                       0x00000001 /* RWC-V */
#define NV_PGRAPH_SURFACE_TYPE_097                       0x00000001 /* RWC-V */
#define NV_PGRAPH_SURFACE_ANTIALIASING                          5:4 /* RWIVF */
#define NV_PGRAPH_SURFACE_ANTIALIASING_CENTER_1          0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_ANTIALIASING_CENTER_CORNER_2   0x00000001 /* RW--V */
#define NV_PGRAPH_SURFACE_ANTIALIASING_SQUARE_OFFSET_4   0x00000002 /* RW--V */
#define NV_PGRAPH_SURFACE_ANTIALIASING_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_WRITE_BLIT                           10:8 /* RWIVF */
#define NV_PGRAPH_SURFACE_WRITE_BLIT_0                   0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_WRITE_BLIT_09F                 0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_READ_BLIT                           14:12 /* RWIVF */
#define NV_PGRAPH_SURFACE_READ_BLIT_0                    0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_READ_BLIT_09F                  0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_MODULO_BLIT                         18:16 /* RWIVF */
#define NV_PGRAPH_SURFACE_MODULO_BLIT_0                  0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_MODULO_BLIT_09F                0x00000001 /* RWC-V */
#define NV_PGRAPH_SURFACE_WRITE_3D                            22:20 /* RWIVF */
#define NV_PGRAPH_SURFACE_WRITE_3D_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_WRITE_3D_056                   0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_WRITE_3D_096                   0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_WRITE_3D_097                   0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_READ_3D                             26:24 /* RWIVF */
#define NV_PGRAPH_SURFACE_READ_3D_0                      0x00000000 /* RWI-V */
#define NV_PGRAPH_SURFACE_READ_3D_056                    0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_READ_3D_096                    0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_READ_3D_097                    0x00000000 /* RWC-V */
#define NV_PGRAPH_SURFACE_MODULO_3D                           30:28 /* RWIVF */
#define NV_PGRAPH_SURFACE_MODULO_3D_0                    0x00000002 /* RWI-V */
#define NV_PGRAPH_SURFACE_MODULO_3D_056                  0x00000002 /* RWC-V */
#define NV_PGRAPH_SURFACE_MODULO_3D_096                  0x00000002 /* RWC-V */
#define NV_PGRAPH_SURFACE_MODULO_3D_097                  0x00000002 /* RWC-V */
#define NV_PGRAPH_INCREMENT                              0x0040071C /* RW-4R */
#define NV_PGRAPH_INCREMENT_READ_BLIT                           0:0 /* CWIVF */
#define NV_PGRAPH_INCREMENT_READ_BLIT_IGNORE             0x00000000 /* CWI-V */
#define NV_PGRAPH_INCREMENT_READ_BLIT_TRIGGER            0x00000001 /* -W--T */
#define NV_PGRAPH_INCREMENT_READ_3D                             1:1 /* CWIVF */
#define NV_PGRAPH_INCREMENT_READ_3D_IGNORE               0x00000000 /* CWI-V */
#define NV_PGRAPH_INCREMENT_READ_3D_TRIGGER              0x00000001 /* -W--T */
#define NV_PGRAPH_NOTIFY                                 0x00400718 /* RW-4R */
#define NV_PGRAPH_NOTIFY_BUFFER_REQ                             0:0 /* RWIVF */
#define NV_PGRAPH_NOTIFY_BUFFER_REQ_NOT_PENDING          0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_BUFFER_REQ_PENDING              0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_BUFFER_STYLE                           8:8 /* RWIVF */
#define NV_PGRAPH_NOTIFY_BUFFER_STYLE_WRITE_ONLY         0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_BUFFER_STYLE_WRITE_THEN_AWAKEN  0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_REQ                                  16:16 /* RWIVF */
#define NV_PGRAPH_NOTIFY_REQ_NOT_PENDING                 0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_REQ_PENDING                     0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_STYLE                                20:20 /* RWIVF */
#define NV_PGRAPH_NOTIFY_STYLE_WRITE_ONLY                0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_STYLE_WRITE_THEN_AWAKEN         0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_REQ                          24:24 /* RWIVF */
#define NV_PGRAPH_NOTIFY_WARNING_REQ_NOT_PENDING         0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_WARNING_REQ_PENDING             0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_STYLE                        25:25 /* RWIVF */
#define NV_PGRAPH_NOTIFY_WARNING_STYLE_WRITE_ONLY        0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_WARNING_STYLE_WRITE_THEN_AWAKEN 0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS                       30:28 /* RWIVF */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS_NO_WARNING       0x00000000 /* RWI-V */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS_INVALID_ENUM     0x00000001 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS_INVALID_VALUE    0x00000002 /* RW--V */
#define NV_PGRAPH_NOTIFY_WARNING_STATUS_INVALID_OP       0x00000004 /* RW--V */
#define NV_PGRAPH_BOFFSET(i)                     (0x00400820+(i)*4) /* RW-4A */
#define NV_PGRAPH_BOFFSET__SIZE_1                                 6 /*       */
#define NV_PGRAPH_BOFFSET_LINADRS                              29:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET_LINADRS_0                      0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET0                               0x00400820 /* RW-4R */
#define NV_PGRAPH_BOFFSET0__ALIAS_1            NV_PGRAPH_BOFFSET(0) /*       */
#define NV_PGRAPH_BOFFSET0_LINADRS                             29:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET0_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET0_LINADRS_042                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET0_LINADRS_058                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET0_LINADRS_062                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET1                               0x00400824 /* RW-4R */
#define NV_PGRAPH_BOFFSET1__ALIAS_1            NV_PGRAPH_BOFFSET(1) /*       */
#define NV_PGRAPH_BOFFSET1_LINADRS                             29:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET1_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET1_LINADRS_042                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET1_LINADRS_059                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET1_LINADRS_062                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET2                               0x00400828 /* RW-4R */
#define NV_PGRAPH_BOFFSET2__ALIAS_1            NV_PGRAPH_BOFFSET(2) /*       */
#define NV_PGRAPH_BOFFSET2_LINADRS                             29:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET2_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET2_LINADRS_056                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET2_LINADRS_05A                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET2_LINADRS_096                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET2_LINADRS_097                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET3                               0x0040082C /* RW-4R */
#define NV_PGRAPH_BOFFSET3__ALIAS_1            NV_PGRAPH_BOFFSET(3) /*       */
#define NV_PGRAPH_BOFFSET3_LINADRS                             29:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET3_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET3_LINADRS_056                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET3_LINADRS_05B                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET3_LINADRS_096                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET3_LINADRS_097                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET4                               0x00400830 /* RW-4R */
#define NV_PGRAPH_BOFFSET4__ALIAS_1            NV_PGRAPH_BOFFSET(4) /*       */
#define NV_PGRAPH_BOFFSET4_LINADRS                             29:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET4_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET5                               0x00400834 /* RW-4R */
#define NV_PGRAPH_BOFFSET5__ALIAS_1            NV_PGRAPH_BOFFSET(5) /*       */
#define NV_PGRAPH_BOFFSET5_LINADRS                             29:0 /* RWIUF */
#define NV_PGRAPH_BOFFSET5_LINADRS_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BOFFSET5_LINADRS_052                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BOFFSET5_LINADRS_09E                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BBASE(i)                       (0x00400838+(i)*4) /* RW-4A */
#define NV_PGRAPH_BBASE__SIZE_1                                   6 /*       */
#define NV_PGRAPH_BBASE_LINADRS                                29:0 /* RWIUF */
#define NV_PGRAPH_BBASE_LINADRS_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE0                                 0x00400838 /* RW-4R */
#define NV_PGRAPH_BBASE0__ALIAS_1                NV_PGRAPH_BBASE(0) /*       */
#define NV_PGRAPH_BBASE0_LINADRS                               29:0 /* RWIUF */
#define NV_PGRAPH_BBASE0_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE1                                 0x0040083c /* RW-4R */
#define NV_PGRAPH_BBASE1__ALIAS_1                NV_PGRAPH_BBASE(1) /*       */
#define NV_PGRAPH_BBASE1_LINADRS                               29:0 /* RWIUF */
#define NV_PGRAPH_BBASE1_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE2                                 0x00400840 /* RW-4R */
#define NV_PGRAPH_BBASE2__ALIAS_1                NV_PGRAPH_BBASE(2) /*       */
#define NV_PGRAPH_BBASE2_LINADRS                               29:0 /* RWIUF */
#define NV_PGRAPH_BBASE2_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE3                                 0x00400844 /* RW-4R */
#define NV_PGRAPH_BBASE3__ALIAS_1                NV_PGRAPH_BBASE(3) /*       */
#define NV_PGRAPH_BBASE3_LINADRS                               29:0 /* RWIUF */
#define NV_PGRAPH_BBASE3_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE4                                 0x00400848 /* RW-4R */
#define NV_PGRAPH_BBASE4__ALIAS_1                NV_PGRAPH_BBASE(4) /*       */
#define NV_PGRAPH_BBASE4_LINADRS                               29:0 /* RWIUF */
#define NV_PGRAPH_BBASE4_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BBASE5                                 0x0040084C /* RW-4R */
#define NV_PGRAPH_BBASE5__ALIAS_1                NV_PGRAPH_BBASE(5) /*       */
#define NV_PGRAPH_BBASE5_LINADRS                               29:0 /* RWIUF */
#define NV_PGRAPH_BBASE5_LINADRS_0                       0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH(i)                      (0x00400850+(i)*4) /* RW-4A */
#define NV_PGRAPH_BPITCH__SIZE_1                                  5 /*       */
#define NV_PGRAPH_BPITCH_VALUE                                 15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH_VALUE_0                         0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH0                                0x00400850 /* RW-4R */
#define NV_PGRAPH_BPITCH0__ALIAS_1              NV_PGRAPH_BPITCH(0) /*       */
#define NV_PGRAPH_BPITCH0_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH0_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH0_VALUE_042                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH0_VALUE_058                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH0_VALUE_062                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH1                                0x00400854 /* RW-4R */
#define NV_PGRAPH_BPITCH1__ALIAS_1              NV_PGRAPH_BPITCH(1) /*       */
#define NV_PGRAPH_BPITCH1_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH1_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH1_VALUE_042                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH1_VALUE_059                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH1_VALUE_062                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH2                                0x00400858 /* RW-4R */
#define NV_PGRAPH_BPITCH2__ALIAS_1              NV_PGRAPH_BPITCH(2) /*       */
#define NV_PGRAPH_BPITCH2_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH2_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH2_VALUE_056                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH2_VALUE_05A                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH2_VALUE_096                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH2_VALUE_097                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH3                                0x0040085C /* RW-4R */
#define NV_PGRAPH_BPITCH3__ALIAS_1              NV_PGRAPH_BPITCH(3) /*       */
#define NV_PGRAPH_BPITCH3_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH3_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BPITCH3_VALUE_056                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH3_VALUE_05B                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH3_VALUE_096                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH3_VALUE_097                      0x00000040 /* RWC-V */
#define NV_PGRAPH_BPITCH4                                0x00400860 /* RW-4R */
#define NV_PGRAPH_BPITCH4__ALIAS_1              NV_PGRAPH_BPITCH(4) /*       */
#define NV_PGRAPH_BPITCH4_VALUE                                15:0 /* RWIUF */
#define NV_PGRAPH_BPITCH4_VALUE_0                        0x00000000 /* RWI-V */
#define NV_PGRAPH_BLIMIT(i)                      (0x00400864+(i)*4) /* RW-4A */
#define NV_PGRAPH_BLIMIT__SIZE_1                                  6 /*       */
#define NV_PGRAPH_BLIMIT_VALUE                                 29:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT_ADDRESSING                           30:30 /* RWIVF */
#define NV_PGRAPH_BLIMIT_ADDRESSING_LINEAR               0x00000000 /* RWI-V */
#define NV_PGRAPH_BLIMIT_ADDRESSING_TILED                0x00000001 /* RW--V */
#define NV_PGRAPH_BLIMIT_TYPE                                 31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT_TYPE_IN_MEMORY                  0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT_TYPE_NULL                       0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT0                                0x00400864 /* RW-4R */
#define NV_PGRAPH_BLIMIT0__ALIAS_1              NV_PGRAPH_BLIMIT(0) /*       */
#define NV_PGRAPH_BLIMIT0_VALUE                                29:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT0_ADDRESSING                          30:30 /* RWIVF */
#define NV_PGRAPH_BLIMIT0_ADDRESSING_LINEAR              0x00000000 /* RWI-V */
#define NV_PGRAPH_BLIMIT0_ADDRESSING_TILED               0x00000001 /* RW--V */
#define NV_PGRAPH_BLIMIT0_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT0_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT0_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT1                                0x00400868 /* RW-4R */
#define NV_PGRAPH_BLIMIT1__ALIAS_1              NV_PGRAPH_BLIMIT(1) /*       */
#define NV_PGRAPH_BLIMIT1_VALUE                                29:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT1_ADDRESSING                          30:30 /* RWIVF */
#define NV_PGRAPH_BLIMIT1_ADDRESSING_LINEAR              0x00000000 /* RWI-V */
#define NV_PGRAPH_BLIMIT1_ADDRESSING_TILED               0x00000001 /* RW--V */
#define NV_PGRAPH_BLIMIT1_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT1_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT1_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT2                                0x0040086c /* RW-4R */
#define NV_PGRAPH_BLIMIT2__ALIAS_1              NV_PGRAPH_BLIMIT(2) /*       */
#define NV_PGRAPH_BLIMIT2_VALUE                                29:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT2_ADDRESSING                          30:30 /* RWIVF */
#define NV_PGRAPH_BLIMIT2_ADDRESSING_LINEAR              0x00000000 /* RWI-V */
#define NV_PGRAPH_BLIMIT2_ADDRESSING_TILED               0x00000001 /* RW--V */
#define NV_PGRAPH_BLIMIT2_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT2_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT2_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT3                                0x00400870 /* RW-4R */
#define NV_PGRAPH_BLIMIT3__ALIAS_1              NV_PGRAPH_BLIMIT(3) /*       */
#define NV_PGRAPH_BLIMIT3_VALUE                                29:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT3_ADDRESSING                          30:30 /* RWIVF */
#define NV_PGRAPH_BLIMIT3_ADDRESSING_LINEAR              0x00000000 /* RWI-V */
#define NV_PGRAPH_BLIMIT3_ADDRESSING_TILED               0x00000001 /* RW--V */
#define NV_PGRAPH_BLIMIT3_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT3_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT3_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT4                                0x00400874 /* RW-4R */
#define NV_PGRAPH_BLIMIT4__ALIAS_1              NV_PGRAPH_BLIMIT(4) /*       */
#define NV_PGRAPH_BLIMIT4_VALUE                                29:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT4_ADDRESSING                          30:30 /* RWIVF */
#define NV_PGRAPH_BLIMIT4_ADDRESSING_LINEAR              0x00000000 /* RWI-V */
#define NV_PGRAPH_BLIMIT4_ADDRESSING_TILED               0x00000001 /* RW--V */
#define NV_PGRAPH_BLIMIT4_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT4_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT4_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BLIMIT5                                0x00400878 /* RW-4R */
#define NV_PGRAPH_BLIMIT5__ALIAS_1              NV_PGRAPH_BLIMIT(5) /*       */
#define NV_PGRAPH_BLIMIT5_VALUE                                29:0 /* RWXUF */
#define NV_PGRAPH_BLIMIT5_ADDRESSING                          30:30 /* RWIVF */
#define NV_PGRAPH_BLIMIT5_ADDRESSING_LINEAR              0x00000000 /* RWI-V */
#define NV_PGRAPH_BLIMIT5_ADDRESSING_TILED               0x00000001 /* RW--V */
#define NV_PGRAPH_BLIMIT5_TYPE                                31:31 /* RWIVF */
#define NV_PGRAPH_BLIMIT5_TYPE_IN_MEMORY                 0x00000000 /* RW--V */
#define NV_PGRAPH_BLIMIT5_TYPE_NULL                      0x00000001 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE2                              0x00400818 /* RW-4R */
#define NV_PGRAPH_BSWIZZLE2_WIDTH                             19:16 /* RWIUF */
#define NV_PGRAPH_BSWIZZLE2_WIDTH_0                      0x00000000 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE2_WIDTH_MAX                    0x0000000c /* RW--V */
#define NV_PGRAPH_BSWIZZLE2_WIDTH_056                    0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE2_WIDTH_096                    0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE2_WIDTH_097                    0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT                            27:24 /* RWIUF */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT_MAX                   0x0000000c /* RW--V */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT_056                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT_096                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE2_HEIGHT_097                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE5                              0x0040081c /* RW-4R */
#define NV_PGRAPH_BSWIZZLE5_WIDTH                             19:16 /* RWIUF */
#define NV_PGRAPH_BSWIZZLE5_WIDTH_0                      0x00000000 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE5_WIDTH_052                    0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE5_WIDTH_09E                    0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE5_HEIGHT                            27:24 /* RWIUF */
#define NV_PGRAPH_BSWIZZLE5_HEIGHT_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_BSWIZZLE5_HEIGHT_052                   0x00000000 /* RWC-V */
#define NV_PGRAPH_BSWIZZLE5_HEIGHT_09E                   0x00000000 /* RWC-V */
#define NV_PGRAPH_TILE(i)                       (0x00400900+(i)*16) /* RW-4A */
#define NV_PGRAPH_TILE__SIZE_1                                    8 /*       */
#define NV_PGRAPH_TILE_REGION                                   0:0 /* RWIVF */
#define NV_PGRAPH_TILE_REGION_INVALID                    0x00000000 /* RWI-V */
#define NV_PGRAPH_TILE_REGION_VALID                      0x00000001 /* RW--V */
#define NV_PGRAPH_TILE_BANK0_SENSE                              1:1 /* RWIVF */
#define NV_PGRAPH_TILE_BANK0_SENSE_0                     0x00000000 /* RWI-V */
#define NV_PGRAPH_TILE_BANK0_SENSE_1                     0x00000001 /* RW--V */
#define NV_PGRAPH_TILE_ADR                                    31:14 /* RW-UF */
#define NV_PGRAPH_TLIMIT(i)                     (0x00400904+(i)*16) /* RW-4A */
#define NV_PGRAPH_TLIMIT__SIZE_1                                  8 /*       */
#define NV_PGRAPH_TLIMIT_ADR                                  31:14 /* RW-UF */
#define NV_PGRAPH_TSIZE(i)                      (0x00400908+(i)*16) /* RW-4A */
#define NV_PGRAPH_TSIZE__SIZE_1                                   8 /*       */
#define NV_PGRAPH_TSIZE_PITCH                                  15:8 /* RW-UF */
#define NV_PGRAPH_TSTATUS(i)                    (0x0040090c+(i)*16) /* R--4A */
#define NV_PGRAPH_TSTATUS__SIZE_1                                 8 /*       */
#define NV_PGRAPH_TSTATUS_PRIME                                 1:0 /* R--VF */
#define NV_PGRAPH_TSTATUS_FACTOR                                6:4 /* R--VF */
#define NV_PGRAPH_TSTATUS_REGION                              31:31 /* R-I-F */
#define NV_PGRAPH_ZCOMP(i)                       (0x00400980+(i)*4) /* RW-4A */
#define NV_PGRAPH_ZCOMP__SIZE_1                                   8 /*       */
#define NV_PGRAPH_ZCOMP_OFFSET                           0x004009a0 /* RW-4R */
#define NV_PGRAPH_FBCFG0                                 0x004009a4 /* RW-4R */
#define NV_PGRAPH_FBCFG1                                 0x004009a8 /* RW-4R */
#define NV_PGRAPH_BPIXEL                                 0x00400724 /* RW-4R */
#define NV_PGRAPH_BPIXEL_DEPTH0                                 3:0 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH0_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH0_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH0_042                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH0_058                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH0_062                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH1                                 7:4 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH1_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH1_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH1_042                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH1_059                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH1_062                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH2                                11:8 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH2_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH2_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH2_056                      0x00000002 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH2_05A                      0x00000002 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH2_096                      0x00000002 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH2_097                      0x00000002 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH3                               15:12 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH3_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH3_Z16                      0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_Z24S8                    0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH3_05B                      0x00000002 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH3_097                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH4                               19:16 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH4_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH4_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH4_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5                               23:20 /* RWIVF */
#define NV_PGRAPH_BPIXEL_DEPTH5_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_BPIXEL_DEPTH5_Y8                       0x00000001 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X1R5G5B5_Z1R5G5B5        0x00000002 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X1R5G5B5_O1R5G5B5        0x00000003 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_A1R5G5B5                 0x00000004 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_R5G6B5                   0x00000005 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_Y16                      0x00000006 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X8R8G8B8_Z8R8G8B8        0x00000007 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X8R8G8B8_O1Z7R8G8B8      0x00000008 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X1A7R8G8B8_Z1A7R8G8B8    0x00000009 /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X1A7R8G8B8_O1A7R8G8B8    0x0000000a /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_X8R8G8B8_O8R8G8B8        0x0000000b /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_A8R8G8B8                 0x0000000c /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_Y32                      0x0000000d /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_V8YB8U8YA8               0x0000000e /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_YB8V8YA8U8               0x0000000f /* RW--V */
#define NV_PGRAPH_BPIXEL_DEPTH5_052                      0x00000001 /* RWC-V */
#define NV_PGRAPH_BPIXEL_DEPTH5_09E                      0x00000001 /* RWC-V */
#define NV_PGRAPH_LIMIT_VIOL_PIX                         0x0040080c /* RW-4R */
#define NV_PGRAPH_LIMIT_VIOL_PIX_ADRS                          31:0 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_PIX_ADRS_0                  0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_Z                           0x00400810 /* RW-4R */
#define NV_PGRAPH_LIMIT_VIOL_Z_ADRS                            31:0 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_Z_ADRS_0                    0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE                        0x00400800 /* RW-4R */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTBPITCH                     0:0 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTBPITCH_NO_VIOL      0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTBPITCH_VIOL         0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTBLIMIT                     1:1 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTBLIMIT_NO_VIOL      0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTBLIMIT_VIOL         0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTOVRFLW                     2:2 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTOVRFLW_NO_VIOL      0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTOVRFLW_VIOL         0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTMEMSIZE                    3:3 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTMEMSIZE_NO_VIOL     0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTMEMSIZE_VIOL        0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTTILED                      4:4 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTTILED_NO_VIOL       0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_DSTTILED_VIOL          0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCBPITCH                     8:8 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCBPITCH_NO_VIOL      0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCBPITCH_VIOL         0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCBLIMIT                     9:9 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCBLIMIT_NO_VIOL      0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCBLIMIT_VIOL         0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCOVRFLW                   10:10 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCOVRFLW_NO_VIOL      0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCOVRFLW_VIOL         0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCMEMSIZE                  11:11 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCMEMSIZE_NO_VIOL     0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCMEMSIZE_VIOL        0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCTILED                    12:12 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCTILED_NO_VIOL       0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SRCTILED_VIOL          0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SWIZZLEX                    16:16 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SWIZZLEX_NO_VIOL       0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SWIZZLEX_VIOL          0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SWIZZLEY                    17:17 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SWIZZLEY_NO_VIOL       0x00000000 /* RWI-V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_SWIZZLEY_VIOL          0x00000001 /* RW--V */
#define NV_PGRAPH_LIMIT_VIOL_MODE_ZTILEMODE                   21:20 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_CTILEMODE                   23:22 /* RWIVF */
#define NV_PGRAPH_LIMIT_VIOL_MODE_ROPMODE                     31:24 /* RWIVF */
#define NV_PGRAPH_STATE                                  0x00400714 /* RW-4R */
#define NV_PGRAPH_STATE_BUFFER_0                                0:0 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_0_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_0_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_0_042                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_0_058                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_0_062                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_1                                1:1 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_1_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_1_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_1_042                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_1_059                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_1_062                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_2                                2:2 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_2_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_2_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_2_056                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_2_05A                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_2_096                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_2_097                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_3                                3:3 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_3_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_3_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_3_056                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_3_05B                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_3_096                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_3_097                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_4                                4:4 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_4_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_4_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_4_038                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_4_088                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_5                                5:5 /* RWIVF */
#define NV_PGRAPH_STATE_BUFFER_5_INVALID                 0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_BUFFER_5_VALID                   0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_BUFFER_5_052                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_BUFFER_5_09E                     0x00000000 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_0                                 8:8 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_0_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_0_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PITCH_0_042                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_0_058                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_0_062                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_1                                 9:9 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_1_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_1_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PITCH_1_042                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_1_059                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_1_062                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_2                               10:10 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_2_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_2_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PITCH_2_056                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_2_05A                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_2_096                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_2_097                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_3                               11:11 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_3_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_3_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PITCH_3_056                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_3_05B                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_3_096                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_3_097                      0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PITCH_4                               12:12 /* RWIVF */
#define NV_PGRAPH_STATE_PITCH_4_INVALID                  0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PITCH_4_VALID                    0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CHROMA_COLOR                          16:16 /* RWIVF */
#define NV_PGRAPH_STATE_CHROMA_COLOR_INVALID             0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CHROMA_COLOR_VALID               0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CHROMA_COLOR_057                 0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_CHROMA_COLORFMT                       17:17 /* RWIVF */
#define NV_PGRAPH_STATE_CHROMA_COLORFMT_INVALID          0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CHROMA_COLORFMT_VALID            0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CHROMA_COLORFMT_017              0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_CPATTERN_COLORFMT                     20:20 /* RWIVF */
#define NV_PGRAPH_STATE_CPATTERN_COLORFMT_INVALID        0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CPATTERN_COLORFMT_VALID          0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CPATTERN_COLORFMT_044            0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_CPATTERN_MONOFMT                      21:21 /* RWIVF */
#define NV_PGRAPH_STATE_CPATTERN_MONOFMT_INVALID         0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CPATTERN_MONOFMT_VALID           0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CPATTERN_MONOFMT_044             0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_CPATTERN_SELECT                       22:22 /* RWIVF */
#define NV_PGRAPH_STATE_CPATTERN_SELECT_INVALID          0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_CPATTERN_SELECT_VALID            0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_CPATTERN_SELECT_044              0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PATTERN_COLOR0                        24:24 /* RWIVF */
#define NV_PGRAPH_STATE_PATTERN_COLOR0_INVALID           0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PATTERN_COLOR0_VALID             0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PATTERN_COLOR0_018               0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PATTERN_COLOR1                        25:25 /* RWIVF */
#define NV_PGRAPH_STATE_PATTERN_COLOR1_INVALID           0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PATTERN_COLOR1_VALID             0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PATTERN_COLOR1_018               0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PATTERN_PATT0                         26:26 /* RWIVF */
#define NV_PGRAPH_STATE_PATTERN_PATT0_INVALID            0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PATTERN_PATT0_VALID              0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PATTERN_PATT0_018                0x00000001 /* RWC-V */
#define NV_PGRAPH_STATE_PATTERN_PATT1                         27:27 /* RWIVF */
#define NV_PGRAPH_STATE_PATTERN_PATT1_INVALID            0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE_PATTERN_PATT1_VALID              0x00000001 /* RW--V */
#define NV_PGRAPH_STATE_PATTERN_PATT1_018                0x00000001 /* RWC-V */
#define NV_PGRAPH_CACHE_INDEX                            0x00400728 /* RW-4R */
#define NV_PGRAPH_CACHE_INDEX_ADRS                             11:2 /* RWIVF */
#define NV_PGRAPH_CACHE_INDEX_ADRS_TEXTURE_RAM_0         0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_TEXTURE_RAM_1K        0x00000400 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_PALETTE_RAM_0         0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_PALETTE_RAM_512       0x00000200 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_MISS_DATA_RAM_0       0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_MISS_DATA_RAM_32      0x00000020 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_RLATENCY_RAM_0        0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_RLATENCY_RAM_384      0x00000180 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_FLATENCY_RAM_0        0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_ADRS_FLATENCY_RAM_448      0x000001C0 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_TEX_PIPE                        15:15 /* RWIVF */
#define NV_PGRAPH_CACHE_INDEX_TEX_PIPE_0                 0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_TEX_PIPE_1                 0x00000001 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP                              19:16 /* RWIVF */
#define NV_PGRAPH_CACHE_INDEX_OP_NOP                     0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_TEXTURE_RAM             0x00000001 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_PALETTE_RAM             0x00000002 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_MISS_DATA_RAM           0x00000003 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_RLATENCY_RAM            0x00000004 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_OP_FLATENCY_RAM            0x00000005 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL                           29:24 /* RWIVF */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_NOP                  0x00000000 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_INDEX_REG            0x00000001 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TIME_CNT             0x00000020 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_CACHE_IDLE_CNT       0x00000021 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_PIX_CNT          0x00000022 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_MISS_CNT         0x00000023 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_COAL_STALL_CNT   0x00000024 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_REPL_STALL_CNT   0x00000025 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_MP_Q_STALL_CNT   0x00000026 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP0_TEX2MA_STALL_CNT 0x00000027 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_LIT2TEX_STALL_CNT    0x00000028 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_RBFR_FULL_STALL_CNT  0x00000029 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_PIX_CNT          0x0000002A /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_MISS_CNT         0x0000002B /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_COAL_STALL_CNT   0x0000002C /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_REPL_STALL_CNT   0x0000002D /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_MP_Q_STALL_CNT   0x0000002E /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TP1_TEX2MA_STALL_CNT 0x0000002F /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_TEX2LIT_REGLD_CNT    0x00000030 /* RW--V */
#define NV_PGRAPH_CACHE_INDEX_RDSEL_C2DMA_TAKEN_CNT      0x00000031 /* RW--V */
#define NV_PGRAPH_CACHE_RAM                              0x0040072c /* RW-4R */
#define NV_PGRAPH_CACHE_RAM_VALUE                              31:0 /* RWXVF */
#define NV_PGRAPH_DMA_PITCH                              0x00400770 /* RW-4R */
#define NV_PGRAPH_DMA_PITCH_S0                                 15:0 /* RWXSF */
#define NV_PGRAPH_DMA_PITCH_S1                                31:16 /* RWXSF */
#define NV_PGRAPH_DVD_COLORFMT                           0x00400774 /* RW-4R */
#define NV_PGRAPH_DVD_COLORFMT_IMAGE                            5:0 /* RWNVF */
#define NV_PGRAPH_DVD_COLORFMT_IMAGE_FORMAT_INVALID            0x00 /* RWN-V */
#define NV_PGRAPH_DVD_COLORFMT_IMAGE_FORMAT_LE_V8YB8U8YA8      0x12 /* RW--V */
#define NV_PGRAPH_DVD_COLORFMT_IMAGE_FORMAT_LE_YB8V8YA8U8      0x13 /* RW--V */
#define NV_PGRAPH_DVD_COLORFMT_OVLY                             9:8 /* RWNVF */
#define NV_PGRAPH_DVD_COLORFMT_OVLY_FORMAT_INVALID             0x00 /* RWN-V */
#define NV_PGRAPH_DVD_COLORFMT_OVLY_FORMAT_LE_A8CR8CB8Y8       0x01 /* RW--V */
#define NV_PGRAPH_DVD_COLORFMT_OVLY_FORMAT_LE_A4CR6YB6A4CB6YA6 0x02 /* RW--V */
#define NV_PGRAPH_DVD_COLORFMT_OVLY_FORMAT_TRANSPARENT         0x03 /* RW--V */
#define NV_PGRAPH_SCALED_FORMAT                          0x00400778 /* RW-4R */
#define NV_PGRAPH_SCALED_FORMAT_ORIGIN                        17:16 /* RWIVF */
#define NV_PGRAPH_SCALED_FORMAT_ORIGIN_INVALID           0x00000000 /* RWI-V */
#define NV_PGRAPH_SCALED_FORMAT_ORIGIN_CENTER            0x00000001 /* RW--V */
#define NV_PGRAPH_SCALED_FORMAT_ORIGIN_CORNER            0x00000002 /* RW--V */
#define NV_PGRAPH_SCALED_FORMAT_INTERPOLATOR                  24:24 /* RWIVF */
#define NV_PGRAPH_SCALED_FORMAT_INTERPOLATOR_ZOH         0x00000000 /* RWI-V */
#define NV_PGRAPH_SCALED_FORMAT_INTERPOLATOR_FOH         0x00000001 /* RW--V */
#define NV_PGRAPH_STATE3D                                0x0040077C /* RW-4R */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_ID                       15:0 /* RWIVF */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_ID_0               0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE3D_CHANNEL_ID                          20:16 /* RWIVF */
#define NV_PGRAPH_STATE3D_CHANNEL_ID_0                   0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_VALID                   24:24 /* RWIVF */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_VALID_FALSE        0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE3D_CELSIUS_TAG_VALID_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_STATE3D_CHANNEL_VALID                       25:25 /* RWIVF */
#define NV_PGRAPH_STATE3D_CHANNEL_VALID_FALSE            0x00000000 /* RWI-V */
#define NV_PGRAPH_STATE3D_CHANNEL_VALID_TRUE             0x00000001 /* RW--V */
#define NV_PGRAPH_CHANNEL_CTX_TABLE                      0x00400780 /* RW-4R */
#define NV_PGRAPH_CHANNEL_CTX_TABLE_INST                       15:0 /* RWIVF */
#define NV_PGRAPH_CHANNEL_CTX_TABLE_INST_0               0x00000000 /* RWI-V */
#define NV_PGRAPH_CHANNEL_CTX_POINTER                    0x00400784 /* RW-4R */
#define NV_PGRAPH_CHANNEL_CTX_POINTER_INST                     15:0 /* RWIVF */
#define NV_PGRAPH_CHANNEL_CTX_POINTER_INST_0             0x00000000 /* RWI-V */
#define NV_PGRAPH_CHANNEL_CTX_TRIGGER                    0x00400788 /* RW-4R */
#define NV_PGRAPH_CHANNEL_CTX_TRIGGER_READ_IN                   0:0 /* CWIVF */
#define NV_PGRAPH_CHANNEL_CTX_TRIGGER_READ_IN_IGNORE     0x00000000 /* CWI-V */
#define NV_PGRAPH_CHANNEL_CTX_TRIGGER_READ_IN_ACTIVATE   0x00000001 /* -W--T */
#define NV_PGRAPH_CHANNEL_CTX_TRIGGER_WRITE_OUT                 1:1 /* CWIVF */
#define NV_PGRAPH_CHANNEL_CTX_TRIGGER_WRITE_OUT_IGNORE   0x00000000 /* CWI-V */
#define NV_PGRAPH_CHANNEL_CTX_TRIGGER_WRITE_OUT_ACTIVATE 0x00000001 /* -W--T */
#define NV_PGRAPH_RDI_INDEX                              0x00400750 /* RW-4R */
#define NV_PGRAPH_RDI_INDEX_ADDRESS                            12:2 /* RWXVF */
#define NV_PGRAPH_RDI_INDEX_ADDRESS_0                    0x00000000 /* RW--V */
#define NV_PGRAPH_RDI_INDEX_SELECT                            24:16 /* RWXVF */
#define NV_PGRAPH_RDI_INDEX_SELECT_0                     0x00000000 /* RW--V */
#define NV_PGRAPH_RDI_DATA                               0x00400754 /* RW-4R */
#define NV_PGRAPH_RDI_DATA_VALUE                               31:0 /* RWXVF */
#define NV_PGRAPH_RDI_DEBUG_DATA                         0x00400758 /* RW-4R */
#define NV_PGRAPH_RDI_DEBUG_DATA_VALUE                         31:0 /* RWXVF */
#define NV_PGRAPH_PATT_COLOR0                            0x00400b10 /* RW-4R */
#define NV_PGRAPH_PATT_COLOR0_VALUE                            31:0 /* RWXUF */
#define NV_PGRAPH_PATT_COLOR0_VALUE_018                  0x00000000 /* RWC-V */
#define NV_PGRAPH_PATT_COLOR0_VALUE_044                  0x00000000 /* RWC-V */
#define NV_PGRAPH_PATT_COLOR1                            0x00400b14 /* RW-4R */
#define NV_PGRAPH_PATT_COLOR1_VALUE                            31:0 /* RWXUF */
#define NV_PGRAPH_PATT_COLOR1_VALUE_018                  0x00000000 /* RWC-V */
#define NV_PGRAPH_PATT_COLOR1_VALUE_044                  0x00000000 /* RWC-V */
#define NV_PGRAPH_PATT_COLORRAM(i)               (0x00400a00+(i)*4) /* RW-4A */
#define NV_PGRAPH_PATT_COLORRAM__SIZE_1                          64 /*       */
#define NV_PGRAPH_PATT_COLORRAM_VALUE                          23:0 /* RWXUF */
#define NV_PGRAPH_PATT_COLORRAM_VALUE_044                0x00000000 /* RWC-V */
#define NV_PGRAPH_PATTERN(i)                     (0x00400b18+(i)*4) /* RW-4A */
#define NV_PGRAPH_PATTERN__SIZE_1                                 2 /*       */
#define NV_PGRAPH_PATTERN_BITMAP                               31:0 /* RWXVF */
#define NV_PGRAPH_PATTERN_BITMAP_018                     0x00000000 /* RWC-V */
#define NV_PGRAPH_PATTERN_BITMAP_044                     0x00000000 /* RWC-V */
#define NV_PGRAPH_PATTERN_SHAPE                          0x00400b20 /* RW-4R */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE                           1:0 /* RWXVF */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_8X_8Y              0x00000000 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_64X_1Y             0x00000001 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_1X_64Y             0x00000002 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_018                0x00000000 /* RWC-V */
#define NV_PGRAPH_PATTERN_SHAPE_VALUE_044                0x00000000 /* RWC-V */
#define NV_PGRAPH_PATTERN_SHAPE_SELECT                          4:4 /* RWXVF */
#define NV_PGRAPH_PATTERN_SHAPE_SELECT_2COLOR            0x00000000 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_SELECT_FULLCOLOR         0x00000001 /* RW--V */
#define NV_PGRAPH_PATTERN_SHAPE_SELECT_044               0x00000000 /* RWC-V */
#define NV_PGRAPH_MONO_COLOR0                            0x00400814 /* RW-4R */
#define NV_PGRAPH_MONO_COLOR0_VALUE                            31:0 /* RWXUF */
#define NV_PGRAPH_ROP3                                   0x00400b00 /* RW-4R */
#define NV_PGRAPH_ROP3_VALUE                                    7:0 /* RWXVF */
#define NV_PGRAPH_ROP3_VALUE_043                         0x00000000 /* RWC-V */
#define NV_PGRAPH_CHROMA                                 0x0040087c /* RW-4R */
#define NV_PGRAPH_CHROMA_VALUE                                 31:0 /* RWXUF */
#define NV_PGRAPH_CHROMA_VALUE_017                       0x00000000 /* RWC-V */
#define NV_PGRAPH_CHROMA_VALUE_057                       0x00000000 /* RWC-V */
#define NV_PGRAPH_BETA_AND                               0x00400b04 /* RW-4R */
#define NV_PGRAPH_BETA_AND_VALUE_FRACTION                     30:23 /* RWXUF */
#define NV_PGRAPH_BETA_AND_VALUE_FRACTION_012            0x00000000 /* RWC-V */
#define NV_PGRAPH_BETA_PREMULT                           0x00400b08 /* RW-4R */
#define NV_PGRAPH_BETA_PREMULT_VALUE                           31:0 /* RWXUF */
#define NV_PGRAPH_BETA_PREMULT_VALUE_072                 0x00000000 /* RWC-V */
#define NV_PGRAPH_STORED_FMT                             0x00400b0c /* RW-4R */
#define NV_PGRAPH_STORED_FMT_MONO0                              5:0 /* RWXVF */
#define NV_PGRAPH_STORED_FMT_MONO0_04A                   0x0000000C /* RWC-V */
#define NV_PGRAPH_STORED_FMT_PATT0                             13:8 /* RWXVF */
#define NV_PGRAPH_STORED_FMT_PATT0_044                   0x0000000B /* RWC-V */
#define NV_PGRAPH_STORED_FMT_PATT1                            21:16 /* RWXVF */
#define NV_PGRAPH_STORED_FMT_PATT1_044                   0x0000000B /* RWC-V */
#define NV_PGRAPH_STORED_FMT_CHROMA                           29:24 /* RWXVF */
#define NV_PGRAPH_STORED_FMT_CHROMA_057                  0x0000000B /* RWC-V */
#define NV_PGRAPH_PREROP_TILEBIT                         0x00400888 /* RW-4R */
#define NV_PGRAPH_PREROP_TILEBIT_BUF0                           0:0 /* RWXVF */
#define NV_PGRAPH_PREROP_TILEBIT_BUF0_LINEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF0_TILED              0x00000001 /* RW--V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF1                           1:1 /* RWXVF */
#define NV_PGRAPH_PREROP_TILEBIT_BUF1_LINEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF1_TILED              0x00000001 /* RW--V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF2                           2:2 /* RWXVF */
#define NV_PGRAPH_PREROP_TILEBIT_BUF2_LINEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF2_TILED              0x00000001 /* RW--V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF3                           3:3 /* RWXVF */
#define NV_PGRAPH_PREROP_TILEBIT_BUF3_LINEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF3_TILED              0x00000001 /* RW--V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF4                           4:4 /* RWXVF */
#define NV_PGRAPH_PREROP_TILEBIT_BUF4_LINEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF4_TILED              0x00000001 /* RW--V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF5                           5:5 /* RWXVF */
#define NV_PGRAPH_PREROP_TILEBIT_BUF5_LINEAR             0x00000000 /* RWI-V */
#define NV_PGRAPH_PREROP_TILEBIT_BUF5_TILED              0x00000001 /* RW--V */
#define NV_PGRAPH_FORMATS                                0x00400804 /* R--4R */
#define NV_PGRAPH_FORMATS_ROP                                   2:0 /* R-XVF */
#define NV_PGRAPH_FORMATS_ROP_Y8                         0x00000000 /* R---V */
#define NV_PGRAPH_FORMATS_ROP_RGB15                      0x00000001 /* R---V */
#define NV_PGRAPH_FORMATS_ROP_RGB16                      0x00000002 /* R---V */
#define NV_PGRAPH_FORMATS_ROP_Y16                        0x00000003 /* R---V */
#define NV_PGRAPH_FORMATS_ROP_RGB24                      0x00000005 /* R---V */
#define NV_PGRAPH_FORMATS_ROP_Y32                        0x00000007 /* R---V */
#define NV_PGRAPH_FORMATS_SRC                                   9:4 /* R-XVF */
#define NV_PGRAPH_FORMATS_SRC_INVALID                    0x00000000 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_Y8                      0x00000001 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_X16A8Y8                 0x00000002 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_X24Y8                   0x00000003 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_A1R5G5B5                0x00000006 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_X1R5G5B5                0x00000007 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_X16A1R5G5B5             0x00000008 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_X17R5G5B5               0x00000009 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_R5G6B5                  0x0000000A /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_A16R5G6B5               0x0000000B /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_X16R5G6B5               0x0000000C /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_A8R8G8B8                0x0000000D /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_X8R8G8B8                0x0000000E /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_Y16                     0x0000000F /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_A16Y16                  0x00000010 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_X16Y16                  0x00000011 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_V8YB8U8YA8              0x00000012 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_YB8V8YA8U8              0x00000013 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_Y32                     0x00000014 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_AY8                     0x00000015 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_EYB8ECR8EYA8ECB8        0x00000016 /* R---V */
#define NV_PGRAPH_FORMATS_SRC_LE_ECR8EYB8ECB8EYA8        0x00000017 /* R---V */
#define NV_PGRAPH_FORMATS_FB                                  15:12 /* R-XVF */
#define NV_PGRAPH_FORMATS_FB_INVALID                     0x00000000 /* R---V */
#define NV_PGRAPH_FORMATS_FB_Y8                          0x00000001 /* R---V */
#define NV_PGRAPH_FORMATS_FB_X1R5G5B5_Z1R5G5B5           0x00000002 /* R---V */
#define NV_PGRAPH_FORMATS_FB_X1R5G5B5_O1R5G5B5           0x00000003 /* R---V */
#define NV_PGRAPH_FORMATS_FB_A1R5G5B5                    0x00000004 /* R---V */
#define NV_PGRAPH_FORMATS_FB_R5G6B5                      0x00000005 /* R---V */
#define NV_PGRAPH_FORMATS_FB_Y16                         0x00000006 /* R---V */
#define NV_PGRAPH_FORMATS_FB_X8R8G8B8_Z8R8G8B8           0x00000007 /* R---V */
#define NV_PGRAPH_FORMATS_FB_X8R8G8B8_O1Z7R8G8B8         0x00000008 /* R---V */
#define NV_PGRAPH_FORMATS_FB_X1A7R8G8B8_Z1A7R8G8B8       0x00000009 /* R---V */
#define NV_PGRAPH_FORMATS_FB_X1A7R8G8B8_O1A7R8G8B8       0x0000000a /* R---V */
#define NV_PGRAPH_FORMATS_FB_X8R8G8B8_O8R8G8B8           0x0000000b /* R---V */
#define NV_PGRAPH_FORMATS_FB_A8R8G8B8                    0x0000000c /* R---V */
#define NV_PGRAPH_FORMATS_FB_Y32                         0x0000000d /* R---V */
#define NV_PGRAPH_FORMATS_FB_V8YB8U8YA8                  0x0000000e /* R---V */
#define NV_PGRAPH_FORMATS_FB_YB8V8YA8U8                  0x0000000f /* R---V */
#define NV_PGRAPH_FORMATS_ZB                                  19:18 /* R-XVF */
#define NV_PGRAPH_FORMATS_ZB_INVALID                     0x00000000 /* R---V */
#define NV_PGRAPH_FORMATS_ZB_Z16                         0x00000001 /* R---V */
#define NV_PGRAPH_FORMATS_ZB_Z24S8                       0x00000002 /* R---V */
#define NV_PGRAPH_ROPMODE                                0x00400808 /* R--4R */
#define NV_PGRAPH_ROPMODE_CBYTES                                1:0 /* R-XVF */
#define NV_PGRAPH_ROPMODE_CBYTES_1                       0x00000000 /* R---V */
#define NV_PGRAPH_ROPMODE_CBYTES_2                       0x00000001 /* R---V */
#define NV_PGRAPH_ROPMODE_CBYTES_4                       0x00000002 /* R---V */
#define NV_PGRAPH_ROPMODE_ZBYTES                                3:2 /* R-XVF */
#define NV_PGRAPH_ROPMODE_ZBYTES_1                       0x00000000 /* R---V */
#define NV_PGRAPH_ROPMODE_ZBYTES_2                       0x00000001 /* R---V */
#define NV_PGRAPH_ROPMODE_ZBYTES_4                       0x00000002 /* R---V */
#define NV_PGRAPH_ROPMODE_SWIZZLE                               4:4 /* R-XVF */
#define NV_PGRAPH_ROPMODE_SWIZZLE_DISABLE                0x00000000 /* R---V */
#define NV_PGRAPH_ROPMODE_SWIZZLE_ENABLE                 0x00000001 /* R---V */
#define NV_PGRAPH_ROPMODE_PSEUDO                                5:5 /* R-XVF */
#define NV_PGRAPH_ROPMODE_PSEUDO_DISABLE                 0x00000000 /* R---V */
#define NV_PGRAPH_ROPMODE_PSEUDO_ENABLE                  0x00000001 /* R---V */
#define NV_PGRAPH_ROPMODE_TYPE                                  7:6 /* R-XVF */
#define NV_PGRAPH_ROPMODE_TYPE_3D                        0x00000000 /* R---V */
#define NV_PGRAPH_ROPMODE_TYPE_CLEAR                     0x00000001 /* R---V */
#define NV_PGRAPH_ROPMODE_TYPE_2D                        0x00000002 /* R---V */
#define NV_PGRAPH_ROPMODE_TYPE_BLT                       0x00000003 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS                                   7:0 /* R-XVF */
#define NV_PGRAPH_ROPMODE_BUS_Z32_C32                    0x0000000A /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_Z32_CPSEUDO32              0x0000002A /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_Z32_C16                    0x00000009 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_Z32_C32_SWIZZLE            0x0000001A /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_Z16_C32                    0x00000006 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_Z16_CPSEUDO32              0x00000026 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_Z16_C16                    0x00000005 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_Z16_CPSEUDO32_SWIZZLE      0x00000036 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_Z16_C16_SWIZZLE            0x00000015 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_ZNULL_C8                   0x00000000 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_ZNULL_C8_SWIZZLE           0x00000010 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_2D32                       0x0000008A /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_2DPSEUDO32                 0x000000A6 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_2D16                       0x00000085 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_2D8                        0x00000080 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_2D32_SWIZZLE               0x0000009A /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_2DPSEUDO32_SWIZZLE         0x000000B6 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_2D16_SWIZZLE               0x00000095 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_2D8_SWIZZLE                0x00000090 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_CLEAR32                    0x0000004A /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_CLEAR16                    0x00000045 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_BLT32                      0x000000CA /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_BLT16                      0x000000C5 /* R---V */
#define NV_PGRAPH_ROPMODE_BUS_BLT8                       0x000000C0 /* R---V */
#define NV_PGRAPH_ROPMODE_ZTILEMODE                             9:8 /* R-XVF */
#define NV_PGRAPH_ROPMODE_ZTILEMODE_NULL                 0x00000000 /* R---V */
#define NV_PGRAPH_ROPMODE_ZTILEMODE_LINEAR               0x00000001 /* R---V */
#define NV_PGRAPH_ROPMODE_ZTILEMODE_TILED                0x00000002 /* R---V */
#define NV_PGRAPH_ROPMODE_CTILEMODE                           11:10 /* R-XVF */
#define NV_PGRAPH_ROPMODE_CTILEMODE_NULL                 0x00000000 /* R---V */
#define NV_PGRAPH_ROPMODE_CTILEMODE_LINEAR               0x00000001 /* R---V */
#define NV_PGRAPH_ROPMODE_CTILEMODE_TILED                0x00000002 /* R---V */
#define NV_PGRAPH_PROPSTATE                              0x00400884 /* R--4R */
#define NV_PGRAPH_PROPSTATE_VALUE                              31:0 /* R-XVF */
#define NV_PGRAPH_ABS_X_RAM(i)                   (0x00400400+(i)*4) /* RW-4A */
#define NV_PGRAPH_ABS_X_RAM__SIZE_1                              10 /*       */
#define NV_PGRAPH_ABS_X_RAM_VALUE                              31:0 /* RWXUF */
#define NV_PGRAPH_X_RAM_BPORT(i)                 (0x00400c00+(i)*4) /* R--4A */
#define NV_PGRAPH_X_RAM_BPORT__SIZE_1                            10 /*       */
#define NV_PGRAPH_X_RAM_BPORT_VALUE                            31:0 /* R--UF */
#define NV_PGRAPH_ABS_Y_RAM(i)                   (0x00400480+(i)*4) /* RW-4A */
#define NV_PGRAPH_ABS_Y_RAM__SIZE_1                              10 /*       */
#define NV_PGRAPH_ABS_Y_RAM_VALUE                              31:0 /* RWXUF */
#define NV_PGRAPH_Y_RAM_BPORT(i)                 (0x00400c80+(i)*4) /* R--4A */
#define NV_PGRAPH_Y_RAM_BPORT__SIZE_1                            10 /*       */
#define NV_PGRAPH_Y_RAM_BPORT_VALUE                            31:0 /* R--UF */
#define NV_PGRAPH_XY_LOGIC_MISC0                         0x00400514 /* RW-4R */
#define NV_PGRAPH_XY_LOGIC_MISC0_COUNTER                       17:0 /* RWBUF */
#define NV_PGRAPH_XY_LOGIC_MISC0_COUNTER_0               0x00000000 /* RWB-V */
#define NV_PGRAPH_XY_LOGIC_MISC0_DIMENSION                    20:20 /* RWVVF */
#define NV_PGRAPH_XY_LOGIC_MISC0_DIMENSION_NONZERO       0x00000000 /* RWV-V */
#define NV_PGRAPH_XY_LOGIC_MISC0_DIMENSION_ZERO          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC0_IMAGE_DATA_64                24:24 /* RWVVF */
#define NV_PGRAPH_XY_LOGIC_MISC0_IMAGE_DATA_64_FALSE     0x00000000 /* RWV-V */
#define NV_PGRAPH_XY_LOGIC_MISC0_IMAGE_DATA_64_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC0_INDEX                        31:28 /* RWBUF */
#define NV_PGRAPH_XY_LOGIC_MISC0_INDEX_0                 0x00000000 /* RWB-V */
#define NV_PGRAPH_XY_LOGIC_MISC1                         0x00400518 /* RW-4R */
#define NV_PGRAPH_XY_LOGIC_MISC1_INITIAL                        0:0 /* RWNVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_INITIAL_NEEDED          0x00000000 /* RWN-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_INITIAL_DONE            0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPX                      4:4 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPX_NOTNULL       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPX_NULL          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPY                      5:5 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPY_NOTNULL       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_XTRACLIPY_NULL          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XIMAX                    12:12 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XIMAX_UUMAX         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XIMAX_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_YIMAX                    16:16 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_YIMAX_UUMAX         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_YIMAX_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XXTRA                    20:20 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XXTRA_CLIPMAX       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC1_SEL_XXTRA_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2                         0x0040051C /* RW-4R */
#define NV_PGRAPH_XY_LOGIC_MISC2_HANDOFF                        0:0 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_HANDOFF_DISABLE         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_HANDOFF_ENABLE          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPX                      4:4 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPX_NOTNULL       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPX_NULL          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPY                      5:5 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPY_NOTNULL       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_XTRACLIPY_NULL          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XIMAX                    12:12 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XIMAX_UCMAX         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XIMAX_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_YIMAX                    16:16 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_YIMAX_UCMAX         0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_YIMAX_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XXTRA                    20:20 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XXTRA_CLIPMAX       0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC2_SEL_XXTRA_IMAGEMAX      0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3                         0x00400520 /* RW-4R */
#define NV_PGRAPH_XY_LOGIC_MISC3_WDIMY_EQ_0                     0:0 /* RWXVF */
#define NV_PGRAPH_XY_LOGIC_MISC3_WDIMY_EQ_0_NULL         0x00000000 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_WDIMY_EQ_0_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WDIMY                   4:4 /* RWXVF */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WDIMY_NULL       0x00000000 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WDIMY_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WX                      8:8 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WX_NULL          0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC3_RELOAD_WX_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_ALG                     12:12 /* RWIVF */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_ALG_NULL           0x00000000 /* RWI-V */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_ALG_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_DIMX                    22:16 /* RWXUF */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_DIMX_0             0x00000000 /* RW--V */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_WDIMX                   30:24 /* RWXUF */
#define NV_PGRAPH_XY_LOGIC_MISC3_TEXT_WDIMX_0            0x00000000 /* RW--V */
#define NV_PGRAPH_X_MISC                                 0x00400500 /* RW-4R */
#define NV_PGRAPH_X_MISC_BIT33_0                                0:0 /* RWNVF */
#define NV_PGRAPH_X_MISC_BIT33_0_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_BIT33_1                                1:1 /* RWNVF */
#define NV_PGRAPH_X_MISC_BIT33_1_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_BIT33_2                                2:2 /* RWNVF */
#define NV_PGRAPH_X_MISC_BIT33_2_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_BIT33_3                                3:3 /* RWNVF */
#define NV_PGRAPH_X_MISC_BIT33_3_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_RANGE_0                                4:4 /* RWNVF */
#define NV_PGRAPH_X_MISC_RANGE_0_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_RANGE_1                                5:5 /* RWNVF */
#define NV_PGRAPH_X_MISC_RANGE_1_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_RANGE_2                                6:6 /* RWNVF */
#define NV_PGRAPH_X_MISC_RANGE_2_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_RANGE_3                                7:7 /* RWNVF */
#define NV_PGRAPH_X_MISC_RANGE_3_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_X_MISC_ADDER_OUTPUT                         29:28 /* RWXVF */
#define NV_PGRAPH_X_MISC_ADDER_OUTPUT_EQ_0               0x00000000 /* RW--V */
#define NV_PGRAPH_X_MISC_ADDER_OUTPUT_LT_0               0x00000001 /* RW--V */
#define NV_PGRAPH_X_MISC_ADDER_OUTPUT_GT_0               0x00000002 /* RW--V */
#define NV_PGRAPH_Y_MISC                                 0x00400504 /* RW-4R */
#define NV_PGRAPH_Y_MISC_BIT33_0                                0:0 /* RWNVF */
#define NV_PGRAPH_Y_MISC_BIT33_0_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_BIT33_1                                1:1 /* RWNVF */
#define NV_PGRAPH_Y_MISC_BIT33_1_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_BIT33_2                                2:2 /* RWNVF */
#define NV_PGRAPH_Y_MISC_BIT33_2_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_BIT33_3                                3:3 /* RWNVF */
#define NV_PGRAPH_Y_MISC_BIT33_3_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_RANGE_0                                4:4 /* RWNVF */
#define NV_PGRAPH_Y_MISC_RANGE_0_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_RANGE_1                                5:5 /* RWNVF */
#define NV_PGRAPH_Y_MISC_RANGE_1_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_RANGE_2                                6:6 /* RWNVF */
#define NV_PGRAPH_Y_MISC_RANGE_2_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_RANGE_3                                7:7 /* RWNVF */
#define NV_PGRAPH_Y_MISC_RANGE_3_0                       0x00000000 /* RWN-V */
#define NV_PGRAPH_Y_MISC_ADDER_OUTPUT                         29:28 /* RWXVF */
#define NV_PGRAPH_Y_MISC_ADDER_OUTPUT_EQ_0               0x00000000 /* RW--V */
#define NV_PGRAPH_Y_MISC_ADDER_OUTPUT_LT_0               0x00000001 /* RW--V */
#define NV_PGRAPH_Y_MISC_ADDER_OUTPUT_GT_0               0x00000002 /* RW--V */
#define NV_PGRAPH_ABS_UCLIP_XMIN                         0x0040053C /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP_XMIN_VALUE                         15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP_XMIN_VALUE_019               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_XMAX                         0x00400544 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP_XMAX_VALUE                         17:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP_XMAX_VALUE_019               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_YMIN                         0x00400540 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP_YMIN_VALUE                         15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP_YMIN_VALUE_019               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIP_YMAX                         0x00400548 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIP_YMAX_VALUE                         17:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIP_YMAX_VALUE_019               0x00000000 /* RWC-V */
#define NV_PGRAPH_ABS_UCLIPA_XMIN                        0x00400560 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIPA_XMIN_VALUE                        15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIPA_XMIN_VALUE_MIN              0x00000000 /* RWN-V */
#define NV_PGRAPH_ABS_UCLIPA_XMAX                        0x00400568 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIPA_XMAX_VALUE                        17:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIPA_XMAX_VALUE_MAX              0x0000ffff /* RWN-V */
#define NV_PGRAPH_ABS_UCLIPA_YMIN                        0x00400564 /* RW-4R */
#define NV_PGRAPH_ABS_UCLIPA_YMIN_VALUE                        15:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIPA_YMIN_VALUE_MIN              0x00000000 /* RWN-V */
#define NV_PGRAPH_ABS_UCLIPA_YMAX                        0x0040056C /* RW-4R */
#define NV_PGRAPH_ABS_UCLIPA_YMAX_VALUE                        17:0 /* RWXSF */
#define NV_PGRAPH_ABS_UCLIPA_YMAX_VALUE_MAX              0x0000ffff /* RWN-V */
#define NV_PGRAPH_SOURCE_COLOR                           0x0040050C /* RW-4R */
#define NV_PGRAPH_SOURCE_COLOR_VALUE                           31:0 /* RWNVF */
#define NV_PGRAPH_SOURCE_COLOR_VALUE_0                   0x00000000 /* RWN-V */
#define NV_PGRAPH_VALID1                                 0x00400508 /* RW-4R */
#define NV_PGRAPH_VALID1_VLD                                   22:0 /* RWNVF */
#define NV_PGRAPH_VALID1_VLD_0                           0x00000000 /* RWN-V */
#define NV_PGRAPH_VALID1_VLD_NOCLIP                       (0x1<<19) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_SRCCOLOR                     (0x1<<16) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTMOVE                      (0x1<<21) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTX01                        (0x3<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTX02                        (0x7<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTX03                        (0xf<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTXCHAIN01                   (0x3<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTXCHAIN02                   (0x7<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTXCHAIN03                   (0xf<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTY01                        (0x3<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTY02                        (0x7<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTY03                        (0xf<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTYCHAIN01                  (0x3<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTYCHAIN02                  (0x7<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTYCHAIN03                  (0xf<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_X_OFFSET                      (0x1<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_XCHAIN_OFFSET                 (0x1<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_Y_OFFSET                      (0x1<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_YCHAIN_OFFSET                (0x1<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTCOLOR0                    (0x1<<17) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTCOLOR1                    (0x1<<18) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTCLIP                      (0x1<<20) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTFONT                      (0x1<<22) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTOFFSET                    (0x1<<22) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTBPITCH                     (0x1<<2) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTBOFFSET                    (0x1<<3) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTDUDX                       (0x1<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTDVDY                       (0x1<<5) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPOINT                      (0x1<<8) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTSIZE                       (0x1<<9) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPITCH                     (0x1<<10) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTSTART                     (0x1<<11) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTDUDX2                     (0x1<<12) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTDVDY2                     (0x1<<13) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPOINT2                    (0x1<<14) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTSIZE2                     (0x1<<15) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPITCH2                    (0x1<<16) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTSTART2                    (0x1<<17) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTOFFSIN                     (0x1<<0) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTOFFSOUT                    (0x1<<1) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPITCHIN                    (0x1<<2) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTPITCHOUT                   (0x1<<3) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTLENGTH                     (0x1<<4) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTCOUNT                      (0x1<<5) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTFORMAT                     (0x1<<6) /* RW--V */
#define NV_PGRAPH_VALID1_VLD_GOTNOTIFY                     (0x1<<7) /* RW--V */
#define NV_PGRAPH_VALID1_CLIP_MIN                             28:28 /* RWIVF */
#define NV_PGRAPH_VALID1_CLIP_MIN_NO_ERROR               0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID1_CLIP_MIN_ONLY                   0x00000001 /* RW--V */
#define NV_PGRAPH_VALID1_CLIP_MIN_019                    0x00000000 /* RWC-V */
#define NV_PGRAPH_VALID1_CLIPA_MIN                            29:29 /* RWIVF */
#define NV_PGRAPH_VALID1_CLIPA_MIN_NO_ERROR              0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID1_CLIPA_MIN_ONLY                  0x00000001 /* RW--V */
#define NV_PGRAPH_VALID1_CLIP_MAX                             30:30 /* RWIVF */
#define NV_PGRAPH_VALID1_CLIP_MAX_NO_ERROR               0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID1_CLIP_MAX_ONLY                   0x00000001 /* RW--V */
#define NV_PGRAPH_VALID1_CLIP_MAX_019                    0x00000000 /* RWC-V */
#define NV_PGRAPH_VALID1_CLIPA_MAX                            31:31 /* RWIVF */
#define NV_PGRAPH_VALID1_CLIPA_MAX_NO_ERROR              0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID1_CLIPA_MAX_ONLY                  0x00000001 /* RW--V */
#define NV_PGRAPH_VALID2                                 0x00400578 /* RW-4R */
#define NV_PGRAPH_VALID2_VLD2                                  28:0 /* RWNVF */
#define NV_PGRAPH_VALID2_VLD2_0                          0x00000000 /* RWN-V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBINE0A               (1<<28) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBINE0C               (1<<27) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBINE1A               (1<<26) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBINE1C               (1<<25) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COMBFACTOR              (1<<24) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FILTER1                 (1<<23) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_OFFSET1                 (1<<22) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FORMAT1                 (1<<21) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_BLEND                   (1<<20) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_CONTROL2                (1<<19) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_CONTROL1                (1<<18) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_CONTROL0                (1<<17) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FILTER0                 (1<<16) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FORMAT0                 (1<<15) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_OFFSET0                 (1<<14) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_FOGCOLOR                (1<<13) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COLORKEY                (1<<12) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_V1                       (1<<9) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_U1                       (1<<8) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_V0                       (1<<7) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_U0                       (1<<6) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_X                        (1<<5) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_Y                        (1<<4) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_ZETA                     (1<<3) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_M                        (1<<2) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_COLOR                    (1<<1) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_GOT3D_SPECULAR                 (1<<0) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX3FULLVERTEX               (0x7f<<0) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX5FULLVERTEX               (0x7f<<0) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX6FULLVERTEX              (0x1ff<<0) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX3FULLSTATE               (0x3f<<13) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX5FULLSTATE              (0x1ff<<12) /* RW--V */
#define NV_PGRAPH_VALID2_VLD2_DX6FULLSTATE             (0xffff<<13) /* RW--V */
#define NV_PGRAPH_VALID2_CLIP3D_MIN                           30:30 /* RWIVF */
#define NV_PGRAPH_VALID2_CLIP3D_MIN_NO_ERROR             0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID2_CLIP3D_MIN_ONLY                 0x00000001 /* RW--V */
#define NV_PGRAPH_VALID2_CLIP3D_MAX                           31:31 /* RWIVF */
#define NV_PGRAPH_VALID2_CLIP3D_MAX_NO_ERROR             0x00000000 /* RWI-V */
#define NV_PGRAPH_VALID2_CLIP3D_MAX_ONLY                 0x00000001 /* RW--V */
#define NV_PGRAPH_ABS_ICLIP_XMAX                         0x00400534 /* RW-4R */
#define NV_PGRAPH_ABS_ICLIP_XMAX_VALUE                         17:0 /* RWXSF */
#define NV_PGRAPH_ABS_ICLIP_YMAX                         0x00400538 /* RW-4R */
#define NV_PGRAPH_ABS_ICLIP_YMAX_VALUE                         17:0 /* RWXSF */
#define NV_PGRAPH_CLIPX_0                                0x00400524 /* RW-4R */
#define NV_PGRAPH_CLIPX_0_CLIP0_MIN                             1:0 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP0_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MAX                             3:2 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP0_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP0_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MIN                             5:4 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP1_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MAX                             7:6 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP1_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP1_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MIN                             9:8 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP2_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MAX                           11:10 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP2_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP2_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MIN                           13:12 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP3_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MAX                           15:14 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP3_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP3_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MIN                           17:16 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP4_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MAX                           19:18 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP4_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP4_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MIN                           21:20 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP5_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MAX                           23:22 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP5_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP5_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MIN                           25:24 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP6_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MAX                           27:26 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP6_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP6_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MIN                           29:28 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP7_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MAX                           31:30 /* RWNVF */
#define NV_PGRAPH_CLIPX_0_CLIP7_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_0_CLIP7_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1                                0x00400528 /* RW-4R */
#define NV_PGRAPH_CLIPX_1_CLIP8_MIN                             1:0 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP8_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MAX                             3:2 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP8_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP8_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MIN                             5:4 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP9_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MAX                             7:6 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP9_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP9_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MIN                            9:8 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP10_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MAX                          11:10 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP10_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP10_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MIN                          13:12 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP11_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP11MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MAX                          15:14 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP11_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP11_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MIN                          17:16 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP12_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MAX                          19:18 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP12_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP12_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MIN                          21:20 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP13_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MAX                          23:22 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP13_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP13_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MIN                          25:24 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP14_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MAX                          27:26 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP14_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP14_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MIN                          29:28 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP15_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MAX                          31:30 /* RWNVF */
#define NV_PGRAPH_CLIPX_1_CLIP15_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPX_1_CLIP15_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0                                0x0040052c /* RW-4R */
#define NV_PGRAPH_CLIPY_0_CLIP0_MIN                             1:0 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP0_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MAX                             3:2 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP0_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP0_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MIN                             5:4 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP1_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MAX                             7:6 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP1_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP1_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MIN                             9:8 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP2_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MAX                           11:10 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP2_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP2_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MIN                           13:12 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP3_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MAX                           15:14 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP3_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP3_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MIN                           17:16 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP4_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MAX                           19:18 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP4_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP4_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MIN                           21:20 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP5_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MAX                           23:22 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP5_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP5_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MIN                           25:24 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP6_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MAX                           27:26 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP6_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP6_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MIN                           29:28 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP7_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MAX                           31:30 /* RWNVF */
#define NV_PGRAPH_CLIPY_0_CLIP7_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_0_CLIP7_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1                                0x00400530 /* RW-4R */
#define NV_PGRAPH_CLIPY_1_CLIP8_MIN                             1:0 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP8_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MAX                             3:2 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP8_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP8_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MIN                             5:4 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP9_MIN_GT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MIN_LT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MAX                             7:6 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP9_MAX_LT                   0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MAX_GT                   0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP9_MAX_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MIN                            9:8 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP10_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MAX                          11:10 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP10_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP10_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MIN                          13:12 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP11_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP11MIN_EQ                   0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MAX                          15:14 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP11_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP11_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MIN                          17:16 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP12_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MAX                          19:18 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP12_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP12_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MIN                          21:20 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP13_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MAX                          23:22 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP13_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP13_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MIN                          25:24 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP14_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MAX                          27:26 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP14_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP14_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MIN                          29:28 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP15_MIN_GT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MIN_LT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MIN_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MAX                          31:30 /* RWNVF */
#define NV_PGRAPH_CLIPY_1_CLIP15_MAX_LT                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MAX_GT                  0x00000001 /* RWN-V */
#define NV_PGRAPH_CLIPY_1_CLIP15_MAX_EQ                  0x00000002 /* RW--V */
#define NV_PGRAPH_MISC24_0                               0x00400510 /* RW-4R */
#define NV_PGRAPH_MISC24_0_VALUE                               23:0 /* RWXUF */
#define NV_PGRAPH_MISC24_1                               0x00400570 /* RW-4R */
#define NV_PGRAPH_MISC24_1_VALUE                               23:0 /* RWXUF */
#define NV_PGRAPH_MISC24_2                               0x00400574 /* RW-4R */
#define NV_PGRAPH_MISC24_2_VALUE                               23:0 /* RWXUF */
#define NV_PGRAPH_PASSTHRU_0                             0x0040057C /* RW-4R */
#define NV_PGRAPH_PASSTHRU_0_VALUE                             31:0 /* RWXUF */
#define NV_PGRAPH_PASSTHRU_1                             0x00400580 /* RW-4R */
#define NV_PGRAPH_PASSTHRU_1_VALUE                             31:0 /* RWXUF */
#define NV_PGRAPH_PASSTHRU_2                             0x00400584 /* RW-4R */
#define NV_PGRAPH_PASSTHRU_2_VALUE                             31:0 /* RWXUF */
#define NV_PGRAPH_DIMX_TEXTURE                           0x00400588 /* RW-4R */
#define NV_PGRAPH_DIMX_TEXTURE_VALUE                           15:0 /* RWXUF */
#define NV_PGRAPH_WDIMX_TEXTURE                          0x0040058c /* RW-4R */
#define NV_PGRAPH_WDIMX_TEXTURE_VALUE                          16:0 /* RWXSF */
#define NV_PGRAPH_CLEAR                                  0x00000000 /* ---4P */
#define NV_PGRAPH_CLEAR_BUNDLE                           0x000001FF /* ----B */
#define NV_PGRAPH_CLEAR_Z                                       0:0 /* RWXVF */
#define NV_PGRAPH_CLEAR_Z_DISABLE                        0x00000000 /* RW--V */
#define NV_PGRAPH_CLEAR_Z_ENABLE                         0x00000001 /* RW--V */
#define NV_PGRAPH_CLEAR_STENCIL                                 1:1 /* RWXVF */
#define NV_PGRAPH_CLEAR_STENCIL_DISABLE                  0x00000000 /* RW--V */
#define NV_PGRAPH_CLEAR_STENCIL_ENABLE                   0x00000001 /* RW--V */
#define NV_PGRAPH_CLEAR_R                                       4:4 /* RWXVF */
#define NV_PGRAPH_CLEAR_R_DISABLE                        0x00000000 /* RW--V */
#define NV_PGRAPH_CLEAR_R_ENABLE                         0x00000001 /* RW--V */
#define NV_PGRAPH_CLEAR_G                                       5:5 /* RWXVF */
#define NV_PGRAPH_CLEAR_G_DISABLE                        0x00000000 /* RW--V */
#define NV_PGRAPH_CLEAR_G_ENABLE                         0x00000001 /* RW--V */
#define NV_PGRAPH_CLEAR_B                                       6:6 /* RWXVF */
#define NV_PGRAPH_CLEAR_B_DISABLE                        0x00000000 /* RW--V */
#define NV_PGRAPH_CLEAR_B_ENABLE                         0x00000001 /* RW--V */
#define NV_PGRAPH_CLEAR_A                                       7:7 /* RWXVF */
#define NV_PGRAPH_CLEAR_A_DISABLE                        0x00000000 /* RW--V */
#define NV_PGRAPH_CLEAR_A_ENABLE                         0x00000001 /* RW--V */
#define NV_PGRAPH_PERFMONCLR                             0x00000000 /* ---4P */
#define NV_PGRAPH_PERFMONCLR_BUNDLE                      0x000001FD /* ----B */
#define NV_PGRAPH_PERFMONCLR_TYPE                               0:0 /* RWXVF */
#define NV_PGRAPH_PERFMONCLR_TYPE_ZPASS_PIXEL_CNT        0x00000001 /* RW--V */
#define NV_PGRAPH_REPORT                                 0x00000000 /* ---4P */
#define NV_PGRAPH_REPORT_BUNDLE                          0x000001FC /* ----B */
#define NV_PGRAPH_REPORT_OFFSET                                23:0 /* RWXUF */
#define NV_PGRAPH_REPORT_TYPE                                 24:24 /* RWXVF */
#define NV_PGRAPH_REPORT_TYPE_ZPASS_PIXEL_CNT            0x00000001 /* RW--V */
#define NV_PGRAPH_TSEMAPHORERELEASE                      0x00000000 /* ---4P */
#define NV_PGRAPH_TSEMAPHORERELEASE_BUNDLE               0x000001FB /* ----B */
#define NV_PGRAPH_TSEMAPHORERELEASE_V                          31:0 /* RWXUF */
#define NV_PGRAPH_TLPROGLAUNCH                           0x00000000 /* ---4P */
#define NV_PGRAPH_TLPROGLAUNCH_BUNDLE                    0x000001FA /* ----B */
#define NV_PGRAPH_TLPROGLAUNCH_V                                6:0 /* RWXUF */
#define NV_PGRAPH_ANTIALIASING                           0x00401800 /* RW-4R */
#define NV_PGRAPH_ANTIALIASING_BUNDLE                    0x00000000 /* ----B */
#define NV_PGRAPH_ANTIALIASING_ENABLE                           0:0 /* RWXVF */
#define NV_PGRAPH_ANTIALIASING_ENABLE_FALSE              0x00000000 /* RW--V */
#define NV_PGRAPH_ANTIALIASING_ENABLE_TRUE               0x00000001 /* RW--V */
#define NV_PGRAPH_ANTIALIASING_ENABLE_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_ANTIALIASING_ALPHA_TO_COVERAGE                4:4 /* RWXVF */
#define NV_PGRAPH_ANTIALIASING_ALPHA_TO_COVERAGE_DISABLE 0x00000000 /* RW--V */
#define NV_PGRAPH_ANTIALIASING_ALPHA_TO_COVERAGE_ENABLE  0x00000001 /* RW--V */
#define NV_PGRAPH_ANTIALIASING_ALPHA_TO_COVERAGE_097     0x00000000 /* RWC-V */
#define NV_PGRAPH_ANTIALIASING_ALPHA_TO_ONE                     8:8 /* RWXVF */
#define NV_PGRAPH_ANTIALIASING_ALPHA_TO_ONE_DISABLE      0x00000000 /* RW--V */
#define NV_PGRAPH_ANTIALIASING_ALPHA_TO_ONE_ENABLE       0x00000001 /* RW--V */
#define NV_PGRAPH_ANTIALIASING_ALPHA_TO_ONE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_ANTIALIASING_SAMPLE_MASK                    31:16 /* RWXUF */
#define NV_PGRAPH_ANTIALIASING_SAMPLE_MASK_097           0x0000FFFF /* RWC-V */
#define NV_PGRAPH_BLEND                                  0x00401804 /* RW-4R */
#define NV_PGRAPH_BLEND_BUNDLE                           0x00000001 /* ----B */
#define NV_PGRAPH_BLEND_EN                                      3:3 /* RWXVF */
#define NV_PGRAPH_BLEND_EN_FALSE                         0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_EN_TRUE                          0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_EN_097                           0x00000000 /* RWC-V */
#define NV_PGRAPH_BLEND_SFACTOR                                 7:4 /* RWXVF */
#define NV_PGRAPH_BLEND_SFACTOR_ZERO                     0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_ONE                      0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_SRC_COLOR                0x00000002 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_SRC_COLOR      0x00000003 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_SRC_ALPHA                0x00000004 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_SRC_ALPHA      0x00000005 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_DST_ALPHA                0x00000006 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_DST_ALPHA      0x00000007 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_DST_COLOR                0x00000008 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_DST_COLOR      0x00000009 /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_SRC_ALPHA_SATURATE       0x0000000A /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_CONSTANT_COLOR           0x0000000C /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_CONSTANT_COLOR 0x0000000D /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_CONSTANT_ALPHA           0x0000000E /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_ONE_MINUS_CONSTANT_ALPHA 0x0000000F /* RW--V */
#define NV_PGRAPH_BLEND_SFACTOR_097                      0x00000000 /* RWC-V */
#define NV_PGRAPH_BLEND_DFACTOR                                11:8 /* RWXVF */
#define NV_PGRAPH_BLEND_DFACTOR_ZERO                     0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_ONE                      0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_SRC_COLOR                0x00000002 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_SRC_COLOR      0x00000003 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_SRC_ALPHA                0x00000004 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_SRC_ALPHA      0x00000005 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_DST_ALPHA                0x00000006 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_DST_ALPHA      0x00000007 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_DST_COLOR                0x00000008 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_DST_COLOR      0x00000009 /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_SRC_ALPHA_SATURATE       0x0000000A /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_CONSTANT_COLOR           0x0000000C /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_CONSTANT_COLOR 0x0000000D /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_CONSTANT_ALPHA           0x0000000E /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_ONE_MINUS_CONSTANT_ALPHA 0x0000000F /* RW--V */
#define NV_PGRAPH_BLEND_DFACTOR_097                      0x00000000 /* RWC-V */
#define NV_PGRAPH_BLEND_EQN                                     2:0 /* RWXVF */
#define NV_PGRAPH_BLEND_EQN_FUNC_SUBTRACT                0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_EQN_FUNC_REVERSE_SUBTRACT        0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_EQN_FUNC_ADD                     0x00000002 /* RW--V */
#define NV_PGRAPH_BLEND_EQN_MIN                          0x00000003 /* RW--V */
#define NV_PGRAPH_BLEND_EQN_MAX                          0x00000004 /* RW--V */
#define NV_PGRAPH_BLEND_EQN_FUNC_REVERSE_SUBTRACT_SIGNED 0x00000005 /* RW--V */
#define NV_PGRAPH_BLEND_EQN_FUNC_ADD_SIGNED              0x00000006 /* RW--V */
#define NV_PGRAPH_BLEND_EQN_097                          0x00000000 /* RWC-V */
#define NV_PGRAPH_BLEND_LOGICOP_ENABLE                        16:16 /* RWXVF */
#define NV_PGRAPH_BLEND_LOGICOP_ENABLE_FALSE             0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_ENABLE_TRUE              0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_ENABLE_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_BLEND_LOGICOP                               15:12 /* RWXVF */
#define NV_PGRAPH_BLEND_LOGICOP_CLEAR                    0x00000000 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_AND                      0x00000001 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_AND_REVERSE              0x00000002 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_COPY                     0x00000003 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_AND_INVERTED             0x00000004 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_NOOP                     0x00000005 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_XOR                      0x00000006 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_OR                       0x00000007 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_NOR                      0x00000008 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_EQUIV                    0x00000009 /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_INVERT                   0x0000000A /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_OR_REVERSE               0x0000000B /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_COPY_INVERTED            0x0000000C /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_OR_INVERTED              0x0000000D /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_NAND                     0x0000000E /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_SET                      0x0000000F /* RW--V */
#define NV_PGRAPH_BLEND_LOGICOP_097                      0x00000000 /* RWC-V */
#define NV_PGRAPH_BLENDCOLOR                             0x00401808 /* RW-4R */
#define NV_PGRAPH_BLENDCOLOR_BUNDLE                      0x00000002 /* ----B */
#define NV_PGRAPH_BLENDCOLOR_V                                 31:0 /* RWXUF */
#define NV_PGRAPH_BLENDCOLOR_V_097                       0x00000000 /* RWC-V */
#define NV_PGRAPH_BORDERCOLOR0                           0x0040180C /* RW-4R */
#define NV_PGRAPH_BORDERCOLOR0_BUNDLE                    0x00000003 /* ----B */
#define NV_PGRAPH_BORDERCOLOR0_BORDER_COLOR                    31:0 /* RWXUF */
#define NV_PGRAPH_BORDERCOLOR0_BORDER_COLOR_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_BORDERCOLOR1                           0x00401810 /* RW-4R */
#define NV_PGRAPH_BORDERCOLOR1_BUNDLE                    0x00000004 /* ----B */
#define NV_PGRAPH_BORDERCOLOR1_BORDER_COLOR                    31:0 /* RWXUF */
#define NV_PGRAPH_BORDERCOLOR1_BORDER_COLOR_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_BORDERCOLOR2                           0x00401814 /* RW-4R */
#define NV_PGRAPH_BORDERCOLOR2_BUNDLE                    0x00000005 /* ----B */
#define NV_PGRAPH_BORDERCOLOR2_BORDER_COLOR                    31:0 /* RWXUF */
#define NV_PGRAPH_BORDERCOLOR2_BORDER_COLOR_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_BORDERCOLOR3                           0x00401818 /* RW-4R */
#define NV_PGRAPH_BORDERCOLOR3_BUNDLE                    0x00000006 /* ----B */
#define NV_PGRAPH_BORDERCOLOR3_BORDER_COLOR                    31:0 /* RWXUF */
#define NV_PGRAPH_BORDERCOLOR3_BORDER_COLOR_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT00_1                            0x0040181C /* RW-4R */
#define NV_PGRAPH_BUMPMAT00_1_BUNDLE                     0x00000007 /* ----B */
#define NV_PGRAPH_BUMPMAT00_1_BUMPMAT00                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT00_1_BUMPMAT00_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT00_2                            0x00401820 /* RW-4R */
#define NV_PGRAPH_BUMPMAT00_2_BUNDLE                     0x00000008 /* ----B */
#define NV_PGRAPH_BUMPMAT00_2_BUMPMAT00                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT00_2_BUMPMAT00_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT00_3                            0x00401824 /* RW-4R */
#define NV_PGRAPH_BUMPMAT00_3_BUNDLE                     0x00000009 /* ----B */
#define NV_PGRAPH_BUMPMAT00_3_BUMPMAT00                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT00_3_BUMPMAT00_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT01_1                            0x00401828 /* RW-4R */
#define NV_PGRAPH_BUMPMAT01_1_BUNDLE                     0x0000000A /* ----B */
#define NV_PGRAPH_BUMPMAT01_1_BUMPMAT01                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT01_1_BUMPMAT01_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT01_2                            0x0040182C /* RW-4R */
#define NV_PGRAPH_BUMPMAT01_2_BUNDLE                     0x0000000B /* ----B */
#define NV_PGRAPH_BUMPMAT01_2_BUMPMAT01                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT01_2_BUMPMAT01_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT01_3                            0x00401830 /* RW-4R */
#define NV_PGRAPH_BUMPMAT01_3_BUNDLE                     0x0000000C /* ----B */
#define NV_PGRAPH_BUMPMAT01_3_BUMPMAT01                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT01_3_BUMPMAT01_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT10_1                            0x00401834 /* RW-4R */
#define NV_PGRAPH_BUMPMAT10_1_BUNDLE                     0x0000000D /* ----B */
#define NV_PGRAPH_BUMPMAT10_1_BUMPMAT10                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT10_1_BUMPMAT10_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT10_2                            0x00401838 /* RW-4R */
#define NV_PGRAPH_BUMPMAT10_2_BUNDLE                     0x0000000E /* ----B */
#define NV_PGRAPH_BUMPMAT10_2_BUMPMAT10                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT10_2_BUMPMAT10_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT10_3                            0x0040183C /* RW-4R */
#define NV_PGRAPH_BUMPMAT10_3_BUNDLE                     0x0000000F /* ----B */
#define NV_PGRAPH_BUMPMAT10_3_BUMPMAT10                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT10_3_BUMPMAT10_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT11_1                            0x00401840 /* RW-4R */
#define NV_PGRAPH_BUMPMAT11_1_BUNDLE                     0x00000010 /* ----B */
#define NV_PGRAPH_BUMPMAT11_1_BUMPMAT11                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT11_1_BUMPMAT11_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT11_2                            0x00401844 /* RW-4R */
#define NV_PGRAPH_BUMPMAT11_2_BUNDLE                     0x00000011 /* ----B */
#define NV_PGRAPH_BUMPMAT11_2_BUMPMAT11                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT11_2_BUMPMAT11_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPMAT11_3                            0x00401848 /* RW-4R */
#define NV_PGRAPH_BUMPMAT11_3_BUNDLE                     0x00000012 /* ----B */
#define NV_PGRAPH_BUMPMAT11_3_BUMPMAT11                        31:0 /* RWXFF */
#define NV_PGRAPH_BUMPMAT11_3_BUMPMAT11_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPOFFSET1                            0x0040184C /* RW-4R */
#define NV_PGRAPH_BUMPOFFSET1_BUNDLE                     0x00000013 /* ----B */
#define NV_PGRAPH_BUMPOFFSET1_BUMPOFFSET                       31:0 /* RWXFF */
#define NV_PGRAPH_BUMPOFFSET1_BUMPOFFSET_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPOFFSET2                            0x00401850 /* RW-4R */
#define NV_PGRAPH_BUMPOFFSET2_BUNDLE                     0x00000014 /* ----B */
#define NV_PGRAPH_BUMPOFFSET2_BUMPOFFSET                       31:0 /* RWXFF */
#define NV_PGRAPH_BUMPOFFSET2_BUMPOFFSET_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPOFFSET3                            0x00401854 /* RW-4R */
#define NV_PGRAPH_BUMPOFFSET3_BUNDLE                     0x00000015 /* ----B */
#define NV_PGRAPH_BUMPOFFSET3_BUMPOFFSET                       31:0 /* RWXFF */
#define NV_PGRAPH_BUMPOFFSET3_BUMPOFFSET_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPSCALE1                             0x00401858 /* RW-4R */
#define NV_PGRAPH_BUMPSCALE1_BUNDLE                      0x00000016 /* ----B */
#define NV_PGRAPH_BUMPSCALE1_BUMPSCALE                         31:0 /* RWXFF */
#define NV_PGRAPH_BUMPSCALE1_BUMPSCALE_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPSCALE2                             0x0040185C /* RW-4R */
#define NV_PGRAPH_BUMPSCALE2_BUNDLE                      0x00000017 /* ----B */
#define NV_PGRAPH_BUMPSCALE2_BUMPSCALE                         31:0 /* RWXFF */
#define NV_PGRAPH_BUMPSCALE2_BUMPSCALE_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_BUMPSCALE3                             0x00401860 /* RW-4R */
#define NV_PGRAPH_BUMPSCALE3_BUNDLE                      0x00000018 /* ----B */
#define NV_PGRAPH_BUMPSCALE3_BUMPSCALE                         31:0 /* RWXFF */
#define NV_PGRAPH_BUMPSCALE3_BUMPSCALE_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_CLEARRECTX                             0x00401864 /* RW-4R */
#define NV_PGRAPH_CLEARRECTX_BUNDLE                      0x00000019 /* ----B */
#define NV_PGRAPH_CLEARRECTX_XMIN                              11:0 /* RWXUF */
#define NV_PGRAPH_CLEARRECTX_XMIN_097                    0x00000000 /* RWC-V */
#define NV_PGRAPH_CLEARRECTX_XMAX                             27:16 /* RWXUF */
#define NV_PGRAPH_CLEARRECTX_XMAX_097                    0x00000FFF /* RWC-V */
#define NV_PGRAPH_CLEARRECTY                             0x00401868 /* RW-4R */
#define NV_PGRAPH_CLEARRECTY_BUNDLE                      0x0000001A /* ----B */
#define NV_PGRAPH_CLEARRECTY_YMIN                              11:0 /* RWXUF */
#define NV_PGRAPH_CLEARRECTY_YMIN_097                    0x00000000 /* RWC-V */
#define NV_PGRAPH_CLEARRECTY_YMAX                             27:16 /* RWXUF */
#define NV_PGRAPH_CLEARRECTY_YMAX_097                    0x00000FFF /* RWC-V */
#define NV_PGRAPH_COLORCLEARVALUE                        0x0040186C /* RW-4R */
#define NV_PGRAPH_COLORCLEARVALUE_BUNDLE                 0x0000001B /* ----B */
#define NV_PGRAPH_COLORCLEARVALUE_V                            31:0 /* RWXUF */
#define NV_PGRAPH_COLORCLEARVALUE_V_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COLORKEYCOLOR0                         0x00401870 /* RW-4R */
#define NV_PGRAPH_COLORKEYCOLOR0_BUNDLE                  0x0000001C /* ----B */
#define NV_PGRAPH_COLORKEYCOLOR0_V                             31:0 /* RWXUF */
#define NV_PGRAPH_COLORKEYCOLOR0_V_097                   0x00000000 /* RWC-V */
#define NV_PGRAPH_COLORKEYCOLOR1                         0x00401874 /* RW-4R */
#define NV_PGRAPH_COLORKEYCOLOR1_BUNDLE                  0x0000001D /* ----B */
#define NV_PGRAPH_COLORKEYCOLOR1_V                             31:0 /* RWXUF */
#define NV_PGRAPH_COLORKEYCOLOR1_V_097                   0x00000000 /* RWC-V */
#define NV_PGRAPH_COLORKEYCOLOR2                         0x00401878 /* RW-4R */
#define NV_PGRAPH_COLORKEYCOLOR2_BUNDLE                  0x0000001E /* ----B */
#define NV_PGRAPH_COLORKEYCOLOR2_V                             31:0 /* RWXUF */
#define NV_PGRAPH_COLORKEYCOLOR2_V_097                   0x00000000 /* RWC-V */
#define NV_PGRAPH_COLORKEYCOLOR3                         0x0040187C /* RW-4R */
#define NV_PGRAPH_COLORKEYCOLOR3_BUNDLE                  0x0000001F /* ----B */
#define NV_PGRAPH_COLORKEYCOLOR3_V                             31:0 /* RWXUF */
#define NV_PGRAPH_COLORKEYCOLOR3_V_097                   0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_0                       0x00401880 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR0_0_BUNDLE                0x00000020 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR0_0_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_0_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_0_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_0_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_0_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_0_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_0_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_0_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_1                       0x00401884 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR0_1_BUNDLE                0x00000021 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR0_1_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_1_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_1_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_1_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_1_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_1_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_1_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_1_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_2                       0x00401888 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR0_2_BUNDLE                0x00000022 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR0_2_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_2_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_2_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_2_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_2_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_2_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_2_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_2_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_3                       0x0040188C /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR0_3_BUNDLE                0x00000023 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR0_3_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_3_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_3_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_3_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_3_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_3_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_3_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_3_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_4                       0x00401890 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR0_4_BUNDLE                0x00000024 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR0_4_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_4_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_4_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_4_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_4_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_4_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_4_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_4_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_5                       0x00401894 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR0_5_BUNDLE                0x00000025 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR0_5_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_5_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_5_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_5_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_5_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_5_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_5_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_5_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_6                       0x00401898 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR0_6_BUNDLE                0x00000026 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR0_6_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_6_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_6_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_6_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_6_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_6_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_6_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_6_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_7                       0x0040189C /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR0_7_BUNDLE                0x00000027 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR0_7_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_7_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_7_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_7_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_7_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_7_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR0_7_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR0_7_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_0                       0x004018A0 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR1_0_BUNDLE                0x00000028 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR1_0_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_0_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_0_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_0_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_0_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_0_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_0_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_0_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_1                       0x004018A4 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR1_1_BUNDLE                0x00000029 /* ----B */
#define NV_PGRAPH_COMBINEFACTOR1_1_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_1_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_1_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_1_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_1_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_1_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_1_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_1_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_2                       0x004018A8 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR1_2_BUNDLE                0x0000002A /* ----B */
#define NV_PGRAPH_COMBINEFACTOR1_2_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_2_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_2_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_2_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_2_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_2_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_2_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_2_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_3                       0x004018AC /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR1_3_BUNDLE                0x0000002B /* ----B */
#define NV_PGRAPH_COMBINEFACTOR1_3_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_3_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_3_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_3_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_3_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_3_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_3_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_3_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_4                       0x004018B0 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR1_4_BUNDLE                0x0000002C /* ----B */
#define NV_PGRAPH_COMBINEFACTOR1_4_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_4_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_4_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_4_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_4_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_4_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_4_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_4_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_5                       0x004018B4 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR1_5_BUNDLE                0x0000002D /* ----B */
#define NV_PGRAPH_COMBINEFACTOR1_5_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_5_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_5_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_5_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_5_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_5_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_5_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_5_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_6                       0x004018B8 /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR1_6_BUNDLE                0x0000002E /* ----B */
#define NV_PGRAPH_COMBINEFACTOR1_6_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_6_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_6_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_6_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_6_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_6_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_6_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_6_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_7                       0x004018BC /* RW-4R */
#define NV_PGRAPH_COMBINEFACTOR1_7_BUNDLE                0x0000002F /* ----B */
#define NV_PGRAPH_COMBINEFACTOR1_7_BLUE                         7:0 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_7_BLUE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_7_GREEN                       15:8 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_7_GREEN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_7_RED                        23:16 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_7_RED_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEFACTOR1_7_ALPHA                      31:24 /* RWXUF */
#define NV_PGRAPH_COMBINEFACTOR1_7_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0                         0x004018C0 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAI0_BUNDLE                  0x00000030 /* ----B */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI0_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1                         0x004018C4 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAI1_BUNDLE                  0x00000031 /* ----B */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI1_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2                         0x004018C8 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAI2_BUNDLE                  0x00000032 /* ----B */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI2_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3                         0x004018CC /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAI3_BUNDLE                  0x00000033 /* ----B */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI3_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4                         0x004018D0 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAI4_BUNDLE                  0x00000034 /* ----B */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI4_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5                         0x004018D4 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAI5_BUNDLE                  0x00000035 /* ----B */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI5_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6                         0x004018D8 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAI6_BUNDLE                  0x00000036 /* ----B */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI6_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7                         0x004018DC /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAI7_BUNDLE                  0x00000037 /* ----B */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAI7_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO0                         0x004018E0 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAO0_BUNDLE                  0x00000038 /* ----B */
#define NV_PGRAPH_COMBINEALPHAO0_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO0_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO0_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO0_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO0_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO1                         0x004018E4 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAO1_BUNDLE                  0x00000039 /* ----B */
#define NV_PGRAPH_COMBINEALPHAO1_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO1_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO1_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO1_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO1_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO2                         0x004018E8 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAO2_BUNDLE                  0x0000003A /* ----B */
#define NV_PGRAPH_COMBINEALPHAO2_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO2_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO2_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO2_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO2_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO3                         0x004018EC /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAO3_BUNDLE                  0x0000003B /* ----B */
#define NV_PGRAPH_COMBINEALPHAO3_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO3_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO3_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO3_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO3_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO4                         0x004018F0 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAO4_BUNDLE                  0x0000003C /* ----B */
#define NV_PGRAPH_COMBINEALPHAO4_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO4_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO4_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO4_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO4_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO5                         0x004018F4 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAO5_BUNDLE                  0x0000003D /* ----B */
#define NV_PGRAPH_COMBINEALPHAO5_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO5_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO5_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO5_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO5_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO6                         0x004018F8 /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAO6_BUNDLE                  0x0000003E /* ----B */
#define NV_PGRAPH_COMBINEALPHAO6_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO6_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO6_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO6_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO6_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO7                         0x004018FC /* RW-4R */
#define NV_PGRAPH_COMBINEALPHAO7_BUNDLE                  0x0000003F /* ----B */
#define NV_PGRAPH_COMBINEALPHAO7_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO7_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO7_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO7_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINEALPHAO7_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0                         0x00401900 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORI0_BUNDLE                  0x00000040 /* ----B */
#define NV_PGRAPH_COMBINECOLORI0_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI0_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1                         0x00401904 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORI1_BUNDLE                  0x00000041 /* ----B */
#define NV_PGRAPH_COMBINECOLORI1_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI1_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2                         0x00401908 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORI2_BUNDLE                  0x00000042 /* ----B */
#define NV_PGRAPH_COMBINECOLORI2_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI2_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3                         0x0040190C /* RW-4R */
#define NV_PGRAPH_COMBINECOLORI3_BUNDLE                  0x00000043 /* ----B */
#define NV_PGRAPH_COMBINECOLORI3_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI3_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4                         0x00401910 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORI4_BUNDLE                  0x00000044 /* ----B */
#define NV_PGRAPH_COMBINECOLORI4_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI4_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5                         0x00401914 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORI5_BUNDLE                  0x00000045 /* ----B */
#define NV_PGRAPH_COMBINECOLORI5_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI5_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6                         0x00401918 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORI6_BUNDLE                  0x00000046 /* ----B */
#define NV_PGRAPH_COMBINECOLORI6_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI6_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7                         0x0040191C /* RW-4R */
#define NV_PGRAPH_COMBINECOLORI7_BUNDLE                  0x00000047 /* ----B */
#define NV_PGRAPH_COMBINECOLORI7_AMAP                         31:29 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_AMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_AMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_AMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_AMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_AMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_AMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_AMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_AMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_AMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_A_ALPHA                      28:28 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_A_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_A_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_A_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE                      27:24 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_ASOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_BMAP                         23:21 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_BMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_B_ALPHA                      20:20 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_B_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_B_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_B_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE                      19:16 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_BSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_CMAP                         15:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_CMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_C_ALPHA                      12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_C_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_C_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_C_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_CSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_DMAP                           7:5 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_DMAP_UNSIGNED_IDENTITY  0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DMAP_UNSIGNED_INVERT    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DMAP_EXPAND_NORMAL      0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DMAP_EXPAND_NEGATE      0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DMAP_HALFBIAS_NORMAL    0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DMAP_HALFBIAS_NEGATE    0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DMAP_SIGNED_IDENTITY    0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DMAP_SIGNED_NEGATE      0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DMAP_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_D_ALPHA                        4:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_D_ALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_D_ALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_D_ALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE                        3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_1           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_2           0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_3           0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORI7_DSOURCE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO0                         0x00401920 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORO0_BUNDLE                  0x00000048 /* ----B */
#define NV_PGRAPH_COMBINECOLORO0_B_TO_A_AB                    19:19 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO0_B_TO_A_AB_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_B_TO_A_AB_AB_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_B_TO_A_AB_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO0_B_TO_A_CD                    18:18 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO0_B_TO_A_CD_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_B_TO_A_CD_CD_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_B_TO_A_CD_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO0_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO0_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO0_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO0_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DOT_ENABLE                13:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO0_AB_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DOT_ENABLE                12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO0_CD_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO0_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO1                         0x00401924 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORO1_BUNDLE                  0x00000049 /* ----B */
#define NV_PGRAPH_COMBINECOLORO1_B_TO_A_AB                    19:19 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO1_B_TO_A_AB_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_B_TO_A_AB_AB_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_B_TO_A_AB_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO1_B_TO_A_CD                    18:18 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO1_B_TO_A_CD_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_B_TO_A_CD_CD_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_B_TO_A_CD_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO1_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO1_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO1_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO1_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DOT_ENABLE                13:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO1_AB_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DOT_ENABLE                12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO1_CD_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO1_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO2                         0x00401928 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORO2_BUNDLE                  0x0000004A /* ----B */
#define NV_PGRAPH_COMBINECOLORO2_B_TO_A_AB                    19:19 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO2_B_TO_A_AB_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_B_TO_A_AB_AB_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_B_TO_A_AB_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO2_B_TO_A_CD                    18:18 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO2_B_TO_A_CD_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_B_TO_A_CD_CD_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_B_TO_A_CD_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO2_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO2_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO2_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO2_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DOT_ENABLE                13:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO2_AB_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DOT_ENABLE                12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO2_CD_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO2_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO3                         0x0040192C /* RW-4R */
#define NV_PGRAPH_COMBINECOLORO3_BUNDLE                  0x0000004B /* ----B */
#define NV_PGRAPH_COMBINECOLORO3_B_TO_A_AB                    19:19 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO3_B_TO_A_AB_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_B_TO_A_AB_AB_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_B_TO_A_AB_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO3_B_TO_A_CD                    18:18 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO3_B_TO_A_CD_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_B_TO_A_CD_CD_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_B_TO_A_CD_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO3_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO3_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO3_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO3_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DOT_ENABLE                13:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO3_AB_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DOT_ENABLE                12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO3_CD_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO3_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO4                         0x00401930 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORO4_BUNDLE                  0x0000004C /* ----B */
#define NV_PGRAPH_COMBINECOLORO4_B_TO_A_AB                    19:19 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO4_B_TO_A_AB_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_B_TO_A_AB_AB_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_B_TO_A_AB_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO4_B_TO_A_CD                    18:18 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO4_B_TO_A_CD_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_B_TO_A_CD_CD_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_B_TO_A_CD_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO4_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO4_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO4_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO4_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DOT_ENABLE                13:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO4_AB_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DOT_ENABLE                12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO4_CD_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO4_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO5                         0x00401934 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORO5_BUNDLE                  0x0000004D /* ----B */
#define NV_PGRAPH_COMBINECOLORO5_B_TO_A_AB                    19:19 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO5_B_TO_A_AB_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_B_TO_A_AB_AB_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_B_TO_A_AB_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO5_B_TO_A_CD                    18:18 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO5_B_TO_A_CD_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_B_TO_A_CD_CD_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_B_TO_A_CD_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO5_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO5_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO5_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO5_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DOT_ENABLE                13:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO5_AB_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DOT_ENABLE                12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO5_CD_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO5_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO6                         0x00401938 /* RW-4R */
#define NV_PGRAPH_COMBINECOLORO6_BUNDLE                  0x0000004E /* ----B */
#define NV_PGRAPH_COMBINECOLORO6_B_TO_A_AB                    19:19 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO6_B_TO_A_AB_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_B_TO_A_AB_AB_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_B_TO_A_AB_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO6_B_TO_A_CD                    18:18 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO6_B_TO_A_CD_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_B_TO_A_CD_CD_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_B_TO_A_CD_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO6_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO6_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO6_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO6_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DOT_ENABLE                13:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO6_AB_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DOT_ENABLE                12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO6_CD_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO6_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO7                         0x0040193C /* RW-4R */
#define NV_PGRAPH_COMBINECOLORO7_BUNDLE                  0x0000004F /* ----B */
#define NV_PGRAPH_COMBINECOLORO7_B_TO_A_AB                    19:19 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO7_B_TO_A_AB_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_B_TO_A_AB_AB_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_B_TO_A_AB_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO7_B_TO_A_CD                    18:18 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO7_B_TO_A_CD_DISABLE       0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_B_TO_A_CD_CD_DST_ENABLE 0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_B_TO_A_CD_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO7_OP                           17:15 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO7_OP_NOSHIFT              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_OP_NOSHIFT_BIAS         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_OP_SHIFTLEFTBY1         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_OP_SHIFTLEFTBY1_BIAS    0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_OP_SHIFTLEFTBY2         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_OP_SHIFTRIGHTBY1        0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_OP_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO7_MUX_ENABLE                   14:14 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO7_MUX_ENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_MUX_ENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_MUX_ENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DOT_ENABLE                13:13 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO7_AB_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DOT_ENABLE                12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO7_CD_DOT_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DOT_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DOT_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST                       11:8 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_REG_0           0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_REG_4           0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_REG_5           0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_REG_8           0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_REG_9           0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_REG_A           0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_REG_B           0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_REG_C           0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_REG_D           0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_SUM_DST_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST                         7:4 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_AB_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST                         3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_REG_0            0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_REG_4            0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_REG_5            0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_REG_8            0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_REG_9            0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_REG_A            0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_REG_B            0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_REG_C            0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_REG_D            0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINECOLORO7_CD_DST_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECTL                             0x00401940 /* RW-4R */
#define NV_PGRAPH_COMBINECTL_BUNDLE                      0x00000050 /* ----B */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT                    3:0 /* RWXVF */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT_ONE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT_TWO         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT_THREE       0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT_FOUR        0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT_FIVE        0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT_SIX         0x00000006 /* RW--V */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT_SEVEN       0x00000007 /* RW--V */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT_EIGHT       0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINECTL_ITERATION_COUNT_097         0x00000001 /* RWC-V */
#define NV_PGRAPH_COMBINECTL_MUX_SELECT                         8:8 /* RWXVF */
#define NV_PGRAPH_COMBINECTL_MUX_SELECT_LSB              0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECTL_MUX_SELECT_MSB              0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECTL_MUX_SELECT_097              0x00000001 /* RWC-V */
#define NV_PGRAPH_COMBINECTL_FACTOR0                          12:12 /* RWXVF */
#define NV_PGRAPH_COMBINECTL_FACTOR0_SAME_FACTOR_ALL     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECTL_FACTOR0_EACH_STAGE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECTL_FACTOR0_097                 0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINECTL_FACTOR1                          16:16 /* RWXVF */
#define NV_PGRAPH_COMBINECTL_FACTOR1_SAME_FACTOR_ALL     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINECTL_FACTOR1_EACH_STAGE          0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINECTL_FACTOR1_097                 0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0                        0x00401944 /* RW-4R */
#define NV_PGRAPH_COMBINESPECFOG0_BUNDLE                 0x00000051 /* ----B */
#define NV_PGRAPH_COMBINESPECFOG0_A_INVERSE                   29:29 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_A_INVERSE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_INVERSE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_INVERSE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_A_ALPHA                     28:28 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_A_ALPHA_FALSE          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_ALPHA_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_ALPHA_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE                    27:24 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_0         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_1         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_2         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_3         0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_4         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_5         0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_8         0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_9         0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_A         0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_B         0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_C         0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_D         0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_SPECLIT   0x0000000E /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_REG_EF_PROD   0x0000000F /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_A_SOURCE_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_B_INVERSE                   21:21 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_B_INVERSE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_INVERSE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_INVERSE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_B_ALPHA                     20:20 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_B_ALPHA_FALSE          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_ALPHA_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_ALPHA_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE                    19:16 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_0         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_1         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_2         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_3         0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_4         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_5         0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_8         0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_9         0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_A         0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_B         0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_C         0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_D         0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_SPECLIT   0x0000000E /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_REG_EF_PROD   0x0000000F /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_B_SOURCE_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_C_INVERSE                   13:13 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_C_INVERSE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_INVERSE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_INVERSE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_C_ALPHA                     12:12 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_C_ALPHA_FALSE          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_ALPHA_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_ALPHA_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE                     11:8 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_0         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_1         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_2         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_3         0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_4         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_5         0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_8         0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_9         0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_A         0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_B         0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_C         0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_D         0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_SPECLIT   0x0000000E /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_REG_EF_PROD   0x0000000F /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_C_SOURCE_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_D_INVERSE                     5:5 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_D_INVERSE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_INVERSE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_INVERSE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_D_ALPHA                       4:4 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_D_ALPHA_FALSE          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_ALPHA_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_ALPHA_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE                      3:0 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_0         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_1         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_2         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_3         0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_4         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_5         0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_8         0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_9         0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_A         0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_B         0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_C         0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_D         0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_SPECLIT   0x0000000E /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_REG_EF_PROD   0x0000000F /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG0_D_SOURCE_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1                        0x00401948 /* RW-4R */
#define NV_PGRAPH_COMBINESPECFOG1_BUNDLE                 0x00000052 /* ----B */
#define NV_PGRAPH_COMBINESPECFOG1_E_INVERSE                   29:29 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_E_INVERSE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_INVERSE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_INVERSE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_E_ALPHA                     28:28 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_E_ALPHA_FALSE          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_ALPHA_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_ALPHA_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE                    27:24 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_0         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_1         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_2         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_3         0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_4         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_5         0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_8         0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_9         0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_A         0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_B         0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_C         0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_REG_D         0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_E_SOURCE_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_F_INVERSE                   21:21 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_F_INVERSE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_INVERSE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_INVERSE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_F_ALPHA                     20:20 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_F_ALPHA_FALSE          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_ALPHA_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_ALPHA_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE                    19:16 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_0         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_1         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_2         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_3         0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_4         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_5         0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_8         0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_9         0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_A         0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_B         0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_C         0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_REG_D         0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_F_SOURCE_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_G_INVERSE                   13:13 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_G_INVERSE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_INVERSE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_INVERSE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_G_ALPHA                     12:12 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_G_ALPHA_FALSE          0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_ALPHA_TRUE           0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_ALPHA_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE                     11:8 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_0         0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_1         0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_2         0x00000002 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_3         0x00000003 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_4         0x00000004 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_5         0x00000005 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_8         0x00000008 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_9         0x00000009 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_A         0x0000000A /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_B         0x0000000B /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_C         0x0000000C /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_REG_D         0x0000000D /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_G_SOURCE_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_SPECULAR_CLAMP                7:7 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_SPECULAR_CLAMP_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_SPECULAR_CLAMP_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_SPECULAR_CLAMP_097     0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_SPECADDINVR5                  6:6 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_SPECADDINVR5_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_SPECADDINVR5_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_SPECADDINVR5_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_COMBINESPECFOG1_SPECADDINVR12                 5:5 /* RWXVF */
#define NV_PGRAPH_COMBINESPECFOG1_SPECADDINVR12_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_SPECADDINVR12_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_COMBINESPECFOG1_SPECADDINVR12_097      0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0                              0x0040194C /* RW-4R */
#define NV_PGRAPH_CONTROL_0_BUNDLE                       0x00000053 /* ----B */
#define NV_PGRAPH_CONTROL_0_CSCONVERT                         31:30 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_CSCONVERT_PASS               0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_CSCONVERT_CRYCB_TO_RGB       0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_CSCONVERT_SCRYSCB_TO_RGB     0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL_0_CSCONVERT_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_Z_PERSPECTIVE_ENABLE              23:23 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_Z_PERSPECTIVE_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_Z_PERSPECTIVE_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_Z_PERSPECTIVE_ENABLE_097     0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_STENCIL_WRITE_ENABLE              25:25 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_STENCIL_WRITE_ENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_STENCIL_WRITE_ENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_STENCIL_WRITE_ENABLE_097     0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_ALPHATESTENABLE                   12:12 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_ALPHATESTENABLE_FALSE        0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHATESTENABLE_TRUE         0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHATESTENABLE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_ZENABLE                           14:14 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_ZENABLE_FALSE                0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZENABLE_TRUE                 0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZENABLE_097                  0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_DITHERENABLE                      22:22 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_DITHERENABLE_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_DITHERENABLE_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_DITHERENABLE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC                          11:8 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC_NEVER              0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC_LESS               0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC_EQUAL              0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC_LEQUAL             0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC_GREATER            0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC_NOTEQUAL           0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC_GEQUAL             0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC_ALWAYS             0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHAFUNC_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_ALPHAREF                            7:0 /* RWXUF */
#define NV_PGRAPH_CONTROL_0_ALPHAREF_097                 0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_ZFUNC                             19:16 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_ZFUNC_NEVER                  0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZFUNC_LESS                   0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZFUNC_EQUAL                  0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZFUNC_LEQUAL                 0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZFUNC_GREATER                0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZFUNC_NOTEQUAL               0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZFUNC_GEQUAL                 0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZFUNC_ALWAYS                 0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZFUNC_097                    0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_ALPHA_WRITE_ENABLE                26:26 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_ALPHA_WRITE_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHA_WRITE_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ALPHA_WRITE_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_RED_WRITE_ENABLE                  27:27 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_RED_WRITE_ENABLE_FALSE       0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_RED_WRITE_ENABLE_TRUE        0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_RED_WRITE_ENABLE_097         0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_GREEN_WRITE_ENABLE                28:28 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_GREEN_WRITE_ENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_GREEN_WRITE_ENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_GREEN_WRITE_ENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_BLUE_WRITE_ENABLE                 29:29 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_BLUE_WRITE_ENABLE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_BLUE_WRITE_ENABLE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_BLUE_WRITE_ENABLE_097        0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_0_ZWRITEENABLE                      24:24 /* RWXVF */
#define NV_PGRAPH_CONTROL_0_ZWRITEENABLE_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZWRITEENABLE_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_0_ZWRITEENABLE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_1                              0x00401950 /* RW-4R */
#define NV_PGRAPH_CONTROL_1_BUNDLE                       0x00000054 /* ----B */
#define NV_PGRAPH_CONTROL_1_STENCIL_TEST_ENABLE                 0:0 /* RWXVF */
#define NV_PGRAPH_CONTROL_1_STENCIL_TEST_ENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_TEST_ENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_TEST_ENABLE_097      0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_1_STENCIL_MASK_WRITE                31:24 /* RWXUF */
#define NV_PGRAPH_CONTROL_1_STENCIL_MASK_WRITE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC                        7:4 /* RWXVF */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC_NEVER           0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC_LESS            0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC_EQUAL           0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC_LEQUAL          0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC_GREATER         0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC_NOTEQUAL        0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC_GEQUAL          0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC_ALWAYS          0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL_1_STENCIL_FUNC_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_1_STENCIL_REF                        15:8 /* RWXUF */
#define NV_PGRAPH_CONTROL_1_STENCIL_REF_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_1_STENCIL_MASK_READ                 23:16 /* RWXUF */
#define NV_PGRAPH_CONTROL_1_STENCIL_MASK_READ_097        0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_2                              0x00401954 /* RW-4R */
#define NV_PGRAPH_CONTROL_2_BUNDLE                       0x00000055 /* ----B */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL                     3:0 /* RWXVF */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL_KEEP         0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL_ZERO         0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL_REPLACE      0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL_INCRSAT      0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL_DECRSAT      0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL_INVERT       0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL_INCR         0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL_DECR         0x00000008 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_FAIL_097          0x00000001 /* RWC-V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL                    7:4 /* RWXVF */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL_KEEP        0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL_ZERO        0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL_REPLACE     0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL_INCRSAT     0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL_DECRSAT     0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL_INVERT      0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL_INCR        0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL_DECR        0x00000008 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZFAIL_097         0x00000001 /* RWC-V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS                   11:8 /* RWXVF */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS_KEEP        0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS_ZERO        0x00000002 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS_REPLACE     0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS_INCRSAT     0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS_DECRSAT     0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS_INVERT      0x00000006 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS_INCR        0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS_DECR        0x00000008 /* RW--V */
#define NV_PGRAPH_CONTROL_2_STENCIL_OP_ZPASS_097         0x00000001 /* RWC-V */
#define NV_PGRAPH_CONTROL_3                              0x00401958 /* RW-4R */
#define NV_PGRAPH_CONTROL_3_BUNDLE                       0x00000056 /* ----B */
#define NV_PGRAPH_CONTROL_3_PREMULTALPHA                        2:2 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_PREMULTALPHA_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_PREMULTALPHA_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_PREMULTALPHA_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_3_TEXTUREPERSPECTIVE                  6:6 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_TEXTUREPERSPECTIVE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_TEXTUREPERSPECTIVE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_TEXTUREPERSPECTIVE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_3_WBUFFER_SELECT                    13:10 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_WBUFFER_SELECT_0             0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_WBUFFER_SELECT_1             0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_WBUFFER_SELECT_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_3_FOG_MODE                          18:16 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_FOG_MODE_LINEAR              0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FOG_MODE_EXP                 0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FOG_MODE_EXP2                0x00000003 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FOG_MODE_EXP_ABS             0x00000005 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FOG_MODE_EXP2_ABS            0x00000007 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FOG_MODE_LINEAR_ABS          0x00000004 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FOG_MODE_097                 0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_3_FOGENABLE                           8:8 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_FOGENABLE_FALSE              0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FOGENABLE_TRUE               0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FOGENABLE_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_3_POINTPARAMSENABLE                   9:9 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_POINTPARAMSENABLE_FALSE      0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_POINTPARAMSENABLE_TRUE       0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_POINTPARAMSENABLE_097        0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_3_SHADEMODE                           7:7 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_SHADEMODE_FLAT               0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_SHADEMODE_SMOOTH             0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_SHADEMODE_097                0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_3_SPECULARENABLE                      5:5 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_SPECULARENABLE_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_SPECULARENABLE_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_SPECULARENABLE_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_3_FLATSHADE_OP                        0:0 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_FLATSHADE_OP_LAST_VTX        0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FLATSHADE_OP_FIRST_VTX       0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_FLATSHADE_OP_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_CONTROL_3_ZP                                20:20 /* RWXVF */
#define NV_PGRAPH_CONTROL_3_ZP_FALSE                     0x00000000 /* RW--V */
#define NV_PGRAPH_CONTROL_3_ZP_TRUE                      0x00000001 /* RW--V */
#define NV_PGRAPH_CONTROL_3_ZP_097                       0x00000000 /* RWC-V */
#define NV_PGRAPH_FOGCOLOR                               0x00401980 /* RW-4R */
#define NV_PGRAPH_FOGCOLOR_BUNDLE                        0x00000060 /* ----B */
#define NV_PGRAPH_FOGCOLOR_RED                                23:16 /* RWXUF */
#define NV_PGRAPH_FOGCOLOR_RED_097                       0x00000000 /* RWC-V */
#define NV_PGRAPH_FOGCOLOR_GREEN                               15:8 /* RWXUF */
#define NV_PGRAPH_FOGCOLOR_GREEN_097                     0x00000000 /* RWC-V */
#define NV_PGRAPH_FOGCOLOR_BLUE                                 7:0 /* RWXUF */
#define NV_PGRAPH_FOGCOLOR_BLUE_097                      0x00000000 /* RWC-V */
#define NV_PGRAPH_FOGCOLOR_ALPHA                              31:24 /* RWXUF */
#define NV_PGRAPH_FOGCOLOR_ALPHA_097                     0x00000000 /* RWC-V */
#define NV_PGRAPH_FOGPARAM0                              0x00401984 /* RW-4R */
#define NV_PGRAPH_FOGPARAM0_BUNDLE                       0x00000061 /* ----B */
#define NV_PGRAPH_FOGPARAM0_V                                  31:0 /* RWXFF */
#define NV_PGRAPH_FOGPARAM0_V_097                        0x00000000 /* RWC-V */
#define NV_PGRAPH_FOGPARAM1                              0x00401988 /* RW-4R */
#define NV_PGRAPH_FOGPARAM1_BUNDLE                       0x00000062 /* ----B */
#define NV_PGRAPH_FOGPARAM1_V                                  31:0 /* RWXFF */
#define NV_PGRAPH_FOGPARAM1_V_097                        0x00000000 /* RWC-V */
#define NV_PGRAPH_POINTSIZE                              0x0040198C /* RW-4R */
#define NV_PGRAPH_POINTSIZE_BUNDLE                       0x00000063 /* ----B */
#define NV_PGRAPH_POINTSIZE_V                                   8:0 /* RWXUF */
#define NV_PGRAPH_POINTSIZE_V_097                        0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER                            0x00401990 /* RW-4R */
#define NV_PGRAPH_SETUPRASTER_BUNDLE                     0x00000064 /* ----B */
#define NV_PGRAPH_SETUPRASTER_Z_FORMAT                        29:29 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_Z_FORMAT_FIXED             0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_Z_FORMAT_FLOAT             0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_Z_FORMAT_097               0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_WINDOWCLIPTYPE                  31:31 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_WINDOWCLIPTYPE_INCLUSIVE   0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_WINDOWCLIPTYPE_EXCLUSIVE   0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_WINDOWCLIPTYPE_097         0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_CULLENABLE                      28:28 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_CULLENABLE_FALSE           0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLENABLE_TRUE            0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLENABLE_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_POINTSMOOTHENABLE                 9:9 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POINTSMOOTHENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POINTSMOOTHENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POINTSMOOTHENABLE_097      0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE                10:10 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_LINESMOOTHENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE                11:11 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POLYSMOOTHENABLE_097       0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_STIPPLE_EN                        4:4 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_STIPPLE_EN_OFF             0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_STIPPLE_EN_POLYGON         0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_STIPPLE_EN_097             0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE                6:6 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETPOINTENABLE_097     0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE                 7:7 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETLINEENABLE_097      0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE                 8:8 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE_FALSE    0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE_TRUE     0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_POFFSETFILLENABLE_097      0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_LINEWIDTH                       20:12 /* RWXUF */
#define NV_PGRAPH_SETUPRASTER_LINEWIDTH_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACEMODE                     1:0 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_POINT        0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_LINE         0x00000002 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_FILL         0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACEMODE_097          0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_BACKFACEMODE                      3:2 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_BACKFACEMODE_POINT         0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_BACKFACEMODE_LINE          0x00000002 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_BACKFACEMODE_FILL          0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_BACKFACEMODE_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_CULLCTRL                        22:21 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_CULLCTRL_FRONT             0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLCTRL_BACK              0x00000002 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLCTRL_FRONT_AND_BACK    0x00000003 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULLCTRL_097               0x00000002 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACE                       23:23 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_FRONTFACE_CW               0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACE_CCW              0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_FRONTFACE_097              0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH                      27:25 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_8               0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_16              0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_32              0x00000002 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_64              0x00000003 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_128             0x00000004 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_OFF             0x00000007 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_SWATHWIDTH_097             0x00000002 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_CULL_NEAR_FAR_EN                30:30 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_CULL_NEAR_FAR_EN_FALSE     0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULL_NEAR_FAR_EN_TRUE      0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_CULL_NEAR_FAR_EN_097       0x00000001 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_IGNORE_WSIGN                      5:5 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_IGNORE_WSIGN_FALSE         0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_IGNORE_WSIGN_TRUE          0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_IGNORE_WSIGN_097           0x00000000 /* RWC-V */
#define NV_PGRAPH_SETUPRASTER_TWO_SIDED_LIGHTING              24:24 /* RWXVF */
#define NV_PGRAPH_SETUPRASTER_TWO_SIDED_LIGHTING_FALSE   0x00000000 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_TWO_SIDED_LIGHTING_TRUE    0x00000001 /* RW--V */
#define NV_PGRAPH_SETUPRASTER_TWO_SIDED_LIGHTING_097     0x00000000 /* RWC-V */
#define NV_PGRAPH_SHADERCLIPMODE                         0x00401994 /* RW-4R */
#define NV_PGRAPH_SHADERCLIPMODE_BUNDLE                  0x00000065 /* ----B */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_S                       0:0 /* RWXVF */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_S_CLIPLTZ        0x00000000 /* RW--V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_S_CLIPGEZ        0x00000001 /* RW--V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_S_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_T                       1:1 /* RWXVF */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_T_CLIPLTZ        0x00000000 /* RW--V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_T_CLIPGEZ        0x00000001 /* RW--V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_T_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_R                       2:2 /* RWXVF */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_R_CLIPLTZ        0x00000000 /* RW--V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_R_CLIPGEZ        0x00000001 /* RW--V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_R_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_Q                       3:3 /* RWXVF */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_Q_CLIPLTZ        0x00000000 /* RW--V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_Q_CLIPGEZ        0x00000001 /* RW--V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE0_Q_097            0x00000000 /* RWC-V */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE1_S                       4:4 /* RWXVF */
#define NV_PGRAPH_SHADERCLIPMODE_STAGE1_S_CLIPLTZ    