Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 5ef3b0faf3614c08b8e3ce86f542af47 --incr --debug typical --relax --mt 8 -L gtwizard_ultrascale_v1_7_7 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xdma_v4_1_4 -L microblaze_v11_0_2 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_10 -L lmb_bram_if_cntlr_v4_0_17 -L iomodule_v3_1_5 -L xlconstant_v1_1_6 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/sim/design_1_xdma_0_1.sv:1617]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/sim/design_1_xdma_0_1.sv:1618]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/sim/design_1_xdma_0_1.sv:1630]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 256 for port 's_axis_c2h_tuser' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_core_top.sv:4702]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45344]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43907]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RST_QPLL0LOCK' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_wrapper.v:531]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/sim/design_1.v:351]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:1366]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:1373]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:1380]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/sim/design_1_xdma_0_1.sv:302]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_core_top.sv:3677]
WARNING: [VRFC 10-3283] element index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/2019.2/continuous/2019_10_24_2700185/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28018]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1783 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xil_defaultlib.$unit_design_1_xdma_0_1_dma_bram...
Compiling package xdma_v4_1_4.$unit_xdma_v4_1_vl_rfs_sv
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture bd_afc3_psr0_0_arch of entity xil_defaultlib.bd_afc3_psr0_0 [bd_afc3_psr0_0_default]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling architecture bd_afc3_psr_aclk1_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk1_0 [bd_afc3_psr_aclk1_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xil_defaultlib.bd_afc3_m00arn_0
Compiling module xil_defaultlib.bd_afc3_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=19...
Compiling module xil_defaultlib.bd_afc3_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_afc3_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_afc3_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1GOYQYZ
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=54...
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=58...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=58...
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=63...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3_s01a2s_0
Compiling module xil_defaultlib.bd_afc3_s01mmu_0
Compiling module xil_defaultlib.bd_afc3_s01sic_0
Compiling module xil_defaultlib.bd_afc3_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_1W4H5O0
Compiling module xil_defaultlib.bd_afc3_sarn_1
Compiling module xil_defaultlib.bd_afc3_sawn_1
Compiling module xil_defaultlib.bd_afc3_sbn_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=59...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=58...
Compiling module xil_defaultlib.bd_afc3_srn_1
Compiling module xil_defaultlib.bd_afc3_swn_1
Compiling module xil_defaultlib.s01_nodes_imp_1RW0SI0
Compiling module xil_defaultlib.bd_afc3_arsw_0
Compiling module xil_defaultlib.bd_afc3_awsw_0
Compiling module xil_defaultlib.bd_afc3_bsw_0
Compiling module xil_defaultlib.bd_afc3_rsw_0
Compiling module xil_defaultlib.bd_afc3_wsw_0
Compiling module xil_defaultlib.switchboards_imp_4N4PBE
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=4.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_8_infrastructure(CLKIN...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.design_1_ddr4_0_0_phy_ddr4_defau...
Compiling module xil_defaultlib.design_1_ddr4_0_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_group(ABITS=17,AL...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_act_rank(tFAW=37,...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_act_timer(tFAW=37...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_wtr(tWTR_L=10,tWT...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_rd_wr(tWTR_L=10,t...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_arb_mux_p(ABITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ctl(ABITS=17,BGBI...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ref(LR_WIDTH=1,S_...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ecc(TCQ=0.1,DQ_WI...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc(ABITS=17,BGBITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_8_ui_cmd(TCQ=100.0,ADD...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_8_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_8_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_8_ui(TCQ=100.0,ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_cplx(DBYTES=8,AB...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_addr_decode(DRAM...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_8_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_8_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_8_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_xsdb_bram(SPREAD...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal(ABITS=17,BGBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_read(DBYTES=8,RL...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_write(DBYTES=8,W...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_pi(DBYTES=8,RL=3...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_top(ABITS=17,BGB...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.design_1_ddr4_0_0_microblaze_mcs
Compiling module xil_defaultlib.design_1_ddr4_0_0_ddr4_cal_riu
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=20,TC...
Compiling module xil_defaultlib.design_1_ddr4_0_0_ddr4_mem_intfc...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_aw_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_fifo(C_WIDTH=1,C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_b_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_cmd_fsm(C_MC_RD_...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ar_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_fifo(C_WIDTH=513...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_fifo(C_WIDTH=4,C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_r_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi(C_S_AXI_ID_WIDTH...
Compiling module xil_defaultlib.design_1_ddr4_0_0_ddr4_default
Compiling module xil_defaultlib.design_1_ddr4_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture design_1_rst_ddr4_0_300m_0_arch of entity xil_defaultlib.design_1_rst_ddr4_0_300M_0 [design_1_rst_ddr4_0_300m_0_defau...]
Compiling architecture ibufds_gte3_v of entity unisim.IBUFDS_GTE3 [ibufds_gte3_default]
Compiling architecture imp of entity xil_defaultlib.util_ds_buf [\util_ds_buf(c_buf_type="ibufdsg...]
Compiling architecture design_1_util_ds_buf_0_arch of entity xil_defaultlib.design_1_util_ds_buf_0 [design_1_util_ds_buf_0_default]
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=2...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=2...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=2...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=2...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_4.xdma_v4_1_4_GenericFIFO(BUF_DATA...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_4_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_4_dma_bram_wrap(AXI4MM...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.xdma_v4_1_4_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_4_dma_bram_wrap(AXI4MM...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_s...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_s...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_rxcdr...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_c...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_s...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_s...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_r...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_s...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_s...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_s...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_s...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_t...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_s...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_r...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_gt_gt...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_gt_gt...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_gt_gt...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_gt_gt...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_gt
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_gtwiz...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_phy_w...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_init_...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_tph_t...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_pipe_...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_pipe_...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_pipe_...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_bram_...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_bram_...
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_bram_...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_bram_...
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_bram_...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_bram_...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_bram
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_pcie3...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_pcie3...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip_pcie3...
Compiling module xil_defaultlib.design_1_xdma_0_1_pcie3_ip
Compiling module xil_defaultlib.design_1_xdma_0_1_core_top(xlnx_...
Compiling module xil_defaultlib.design_1_xdma_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
