<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Wed Oct 30 09:52:19 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">LAB1_FIR</item>
<item name = "Solution">FIR_solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.742, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 400</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 51</column>
<column name="Register">-, -, 419, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="out_r">+, 0, 0, 32, 32, 32</column>
<column name="tmp1_fu_217_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp2_fu_229_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp3_fu_223_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp4_fu_246_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp5_fu_241_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp6_fu_127_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp7_fu_139_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp8_fu_133_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_fu_235_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_4_3_fu_67_p2">-, 0, 0, 32, 32, 32</column>
<column name="tmp_4_7_fu_99_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="probe_in_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="probe_in_ap_vld_preg">9, 2, 1, 2</column>
<column name="probe_in_blk_n">9, 2, 1, 2</column>
<column name="probe_in_in_sig">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="data_in_0">32, 0, 32, 0</column>
<column name="data_in_1">32, 0, 32, 0</column>
<column name="data_in_2">32, 0, 32, 0</column>
<column name="data_in_2_load_reg_263">32, 0, 32, 0</column>
<column name="data_in_3">32, 0, 32, 0</column>
<column name="data_in_4">32, 0, 32, 0</column>
<column name="data_in_5">32, 0, 32, 0</column>
<column name="data_in_6">32, 0, 32, 0</column>
<column name="data_in_7">32, 0, 32, 0</column>
<column name="data_in_8">32, 0, 32, 0</column>
<column name="probe_in_ap_vld_preg">1, 0, 1, 0</column>
<column name="probe_in_preg">32, 0, 32, 0</column>
<column name="tmp6_reg_268">32, 0, 32, 0</column>
<column name="tmp7_reg_273">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="probe_in">in, 32, ap_vld, probe_in, scalar</column>
<column name="probe_in_ap_vld">in, 1, ap_vld, probe_in, scalar</column>
<column name="out_r">out, 32, ap_vld, out_r, pointer</column>
<column name="out_r_ap_vld">out, 1, ap_vld, out_r, pointer</column>
</table>
</item>
</section>
</profile>
