# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Pipeline_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/register_file.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture behavioral of register_file
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture comportamento of ALU
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/somador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity somador
# -- Compiling architecture comportamento of somador
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/SignExtend.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtend
# -- Compiling architecture struct of SignExtend
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/regW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regW
# -- Compiling architecture comportamento of regW
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/regPC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regPC
# -- Compiling architecture comportamento of regPC
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/regE.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regE
# -- Compiling architecture comportamento of regE
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/regD.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regD
# -- Compiling architecture comportamento of regD
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/Mux2x1_32bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Mux2x1_32bits
# -- Compiling architecture Logic of Mux2x1_32bits
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/Mux2x1_5bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Mux2x1_5bits
# -- Compiling architecture Logic of Mux2x1_5bits
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/divisor_sinal.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_sinal
# -- Compiling architecture comportamento of divisor_sinal
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Hazard/Hazard.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Hazard
# -- Compiling architecture struct of Hazard
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Datapath/Datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture struct of datapath
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Controladora/Control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Control
# -- Compiling architecture Logic of Control
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/Pipeline.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Pipeline
# -- Compiling architecture struct of Pipeline
# 
# vcom -93 -work work {E:/Projeto_AOC-master/Pipeline/tb_Pipeline.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity tb_Pipeline
# -- Compiling architecture teste of tb_Pipeline
# ** Warning: [2] E:/Projeto_AOC-master/Pipeline/tb_Pipeline.vhd(56): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_Pipeline
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_Pipeline 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_pipeline(teste)
# Loading work.pipeline(struct)
# Loading work.datapath(struct)
# Loading work.regpc(comportamento)
# Loading work.somador(comportamento)
# Loading work.regd(comportamento)
# Loading work.divisor_sinal(comportamento)
# Loading work.signextend(struct)
# Loading work.rege(comportamento)
# Loading work.register_file(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux2x1_5bits(logic)
# Loading work.mux2x1_32bits(logic)
# Loading work.alu(comportamento)
# Loading work.regw(comportamento)
# Loading work.control(logic)
# Loading work.hazard(struct)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# Break key hit 
# Break key hit 
# Break key hit 
# Break key hit 
# Break key hit 
# Break key hit 
# Break in Process escrita at E:/Projeto_AOC-master/Pipeline/tb_Pipeline.vhd line 56
