--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf stopwatch.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25087 paths analyzed, 287 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.716ns.
--------------------------------------------------------------------------------

Paths for end point ck/counter1_7 (SLICE_X3Y42.SR), 556 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/counter1_4 (FF)
  Destination:          ck/counter1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.681ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/counter1_4 to ck/counter1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.CMUX     Tshcko                0.461   ck/counter1<7>
                                                       ck/counter1_4
    SLICE_X0Y45.A2       net (fanout=4)        0.961   ck/counter1<4>
    SLICE_X0Y45.COUT     Topcya                0.395   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_lut<4>_INV_0
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.BMUX     Tcinb                 0.260   ck/counter1[31]_GND_2_o_sub_14_OUT<31>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_xor<31>
    SLICE_X1Y48.C2       net (fanout=1)        0.805   ck/counter1[31]_GND_2_o_sub_14_OUT<29>
    SLICE_X1Y48.C        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>7
    SLICE_X1Y48.A2       net (fanout=1)        0.437   ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.A        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>13
    SLICE_X3Y42.SR       net (fanout=4)        1.021   ck/counter1[31]_GND_2_o_equal_17_o
    SLICE_X3Y42.CLK      Tsrck                 0.425   ck/counter1<7>
                                                       ck/counter1_7
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (2.439ns logic, 3.242ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/counter1_4 (FF)
  Destination:          ck/counter1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.649ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/counter1_4 to ck/counter1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.CMUX     Tshcko                0.461   ck/counter1<7>
                                                       ck/counter1_4
    SLICE_X0Y45.A2       net (fanout=4)        0.961   ck/counter1<4>
    SLICE_X0Y45.COUT     Topcya                0.395   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_lut<4>_INV_0
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CMUX     Tcinc                 0.272   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X1Y48.D2       net (fanout=1)        0.621   ck/counter1[31]_GND_2_o_sub_14_OUT<18>
    SLICE_X1Y48.D        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.C6       net (fanout=1)        0.118   ck/counter1[31]_GND_2_o_equal_17_o<31>5
    SLICE_X1Y48.C        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>7
    SLICE_X1Y48.A2       net (fanout=1)        0.437   ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.A        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>13
    SLICE_X3Y42.SR       net (fanout=4)        1.021   ck/counter1[31]_GND_2_o_equal_17_o
    SLICE_X3Y42.CLK      Tsrck                 0.425   ck/counter1<7>
                                                       ck/counter1_7
    -------------------------------------------------  ---------------------------
    Total                                      5.649ns (2.482ns logic, 3.167ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/counter1_0 (FF)
  Destination:          ck/counter1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.640ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/counter1_0 to ck/counter1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AMUX     Tshcko                0.461   ck/counter1<7>
                                                       ck/counter1_0
    SLICE_X0Y44.A2       net (fanout=4)        0.841   ck/counter1<0>
    SLICE_X0Y44.COUT     Topcya                0.395   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>
                                                       ck/counter1<0>_rt
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>
    SLICE_X0Y45.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>
    SLICE_X0Y45.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.BMUX     Tcinb                 0.260   ck/counter1[31]_GND_2_o_sub_14_OUT<31>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_xor<31>
    SLICE_X1Y48.C2       net (fanout=1)        0.805   ck/counter1[31]_GND_2_o_sub_14_OUT<29>
    SLICE_X1Y48.C        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>7
    SLICE_X1Y48.A2       net (fanout=1)        0.437   ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.A        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>13
    SLICE_X3Y42.SR       net (fanout=4)        1.021   ck/counter1[31]_GND_2_o_equal_17_o
    SLICE_X3Y42.CLK      Tsrck                 0.425   ck/counter1<7>
                                                       ck/counter1_7
    -------------------------------------------------  ---------------------------
    Total                                      5.640ns (2.515ns logic, 3.125ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point ck/counter1_5 (SLICE_X3Y42.SR), 556 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/counter1_4 (FF)
  Destination:          ck/counter1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.678ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/counter1_4 to ck/counter1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.CMUX     Tshcko                0.461   ck/counter1<7>
                                                       ck/counter1_4
    SLICE_X0Y45.A2       net (fanout=4)        0.961   ck/counter1<4>
    SLICE_X0Y45.COUT     Topcya                0.395   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_lut<4>_INV_0
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.BMUX     Tcinb                 0.260   ck/counter1[31]_GND_2_o_sub_14_OUT<31>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_xor<31>
    SLICE_X1Y48.C2       net (fanout=1)        0.805   ck/counter1[31]_GND_2_o_sub_14_OUT<29>
    SLICE_X1Y48.C        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>7
    SLICE_X1Y48.A2       net (fanout=1)        0.437   ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.A        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>13
    SLICE_X3Y42.SR       net (fanout=4)        1.021   ck/counter1[31]_GND_2_o_equal_17_o
    SLICE_X3Y42.CLK      Tsrck                 0.422   ck/counter1<7>
                                                       ck/counter1_5
    -------------------------------------------------  ---------------------------
    Total                                      5.678ns (2.436ns logic, 3.242ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/counter1_4 (FF)
  Destination:          ck/counter1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/counter1_4 to ck/counter1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.CMUX     Tshcko                0.461   ck/counter1<7>
                                                       ck/counter1_4
    SLICE_X0Y45.A2       net (fanout=4)        0.961   ck/counter1<4>
    SLICE_X0Y45.COUT     Topcya                0.395   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_lut<4>_INV_0
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CMUX     Tcinc                 0.272   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X1Y48.D2       net (fanout=1)        0.621   ck/counter1[31]_GND_2_o_sub_14_OUT<18>
    SLICE_X1Y48.D        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.C6       net (fanout=1)        0.118   ck/counter1[31]_GND_2_o_equal_17_o<31>5
    SLICE_X1Y48.C        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>7
    SLICE_X1Y48.A2       net (fanout=1)        0.437   ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.A        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>13
    SLICE_X3Y42.SR       net (fanout=4)        1.021   ck/counter1[31]_GND_2_o_equal_17_o
    SLICE_X3Y42.CLK      Tsrck                 0.422   ck/counter1<7>
                                                       ck/counter1_5
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (2.479ns logic, 3.167ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/counter1_0 (FF)
  Destination:          ck/counter1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.637ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/counter1_0 to ck/counter1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AMUX     Tshcko                0.461   ck/counter1<7>
                                                       ck/counter1_0
    SLICE_X0Y44.A2       net (fanout=4)        0.841   ck/counter1<0>
    SLICE_X0Y44.COUT     Topcya                0.395   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>
                                                       ck/counter1<0>_rt
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>
    SLICE_X0Y45.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>
    SLICE_X0Y45.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.BMUX     Tcinb                 0.260   ck/counter1[31]_GND_2_o_sub_14_OUT<31>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_xor<31>
    SLICE_X1Y48.C2       net (fanout=1)        0.805   ck/counter1[31]_GND_2_o_sub_14_OUT<29>
    SLICE_X1Y48.C        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>7
    SLICE_X1Y48.A2       net (fanout=1)        0.437   ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.A        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>13
    SLICE_X3Y42.SR       net (fanout=4)        1.021   ck/counter1[31]_GND_2_o_equal_17_o
    SLICE_X3Y42.CLK      Tsrck                 0.422   ck/counter1<7>
                                                       ck/counter1_5
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (2.512ns logic, 3.125ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point ck/counter1_3 (SLICE_X3Y42.SR), 556 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/counter1_4 (FF)
  Destination:          ck/counter1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.658ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/counter1_4 to ck/counter1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.CMUX     Tshcko                0.461   ck/counter1<7>
                                                       ck/counter1_4
    SLICE_X0Y45.A2       net (fanout=4)        0.961   ck/counter1<4>
    SLICE_X0Y45.COUT     Topcya                0.395   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_lut<4>_INV_0
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.BMUX     Tcinb                 0.260   ck/counter1[31]_GND_2_o_sub_14_OUT<31>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_xor<31>
    SLICE_X1Y48.C2       net (fanout=1)        0.805   ck/counter1[31]_GND_2_o_sub_14_OUT<29>
    SLICE_X1Y48.C        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>7
    SLICE_X1Y48.A2       net (fanout=1)        0.437   ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.A        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>13
    SLICE_X3Y42.SR       net (fanout=4)        1.021   ck/counter1[31]_GND_2_o_equal_17_o
    SLICE_X3Y42.CLK      Tsrck                 0.402   ck/counter1<7>
                                                       ck/counter1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (2.416ns logic, 3.242ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/counter1_4 (FF)
  Destination:          ck/counter1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/counter1_4 to ck/counter1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.CMUX     Tshcko                0.461   ck/counter1<7>
                                                       ck/counter1_4
    SLICE_X0Y45.A2       net (fanout=4)        0.961   ck/counter1<4>
    SLICE_X0Y45.COUT     Topcya                0.395   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_lut<4>_INV_0
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CMUX     Tcinc                 0.272   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X1Y48.D2       net (fanout=1)        0.621   ck/counter1[31]_GND_2_o_sub_14_OUT<18>
    SLICE_X1Y48.D        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.C6       net (fanout=1)        0.118   ck/counter1[31]_GND_2_o_equal_17_o<31>5
    SLICE_X1Y48.C        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>7
    SLICE_X1Y48.A2       net (fanout=1)        0.437   ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.A        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>13
    SLICE_X3Y42.SR       net (fanout=4)        1.021   ck/counter1[31]_GND_2_o_equal_17_o
    SLICE_X3Y42.CLK      Tsrck                 0.402   ck/counter1<7>
                                                       ck/counter1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (2.459ns logic, 3.167ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck/counter1_0 (FF)
  Destination:          ck/counter1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.617ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck/counter1_0 to ck/counter1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AMUX     Tshcko                0.461   ck/counter1<7>
                                                       ck/counter1_0
    SLICE_X0Y44.A2       net (fanout=4)        0.841   ck/counter1<0>
    SLICE_X0Y44.COUT     Topcya                0.395   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>
                                                       ck/counter1<0>_rt
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>
    SLICE_X0Y45.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<3>
    SLICE_X0Y45.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<7>
    SLICE_X0Y46.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<11>
    SLICE_X0Y47.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<15>
    SLICE_X0Y48.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<19>
    SLICE_X0Y49.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<23>
    SLICE_X0Y50.COUT     Tbyp                  0.076   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.CIN      net (fanout=1)        0.003   ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_cy<27>
    SLICE_X0Y51.BMUX     Tcinb                 0.260   ck/counter1[31]_GND_2_o_sub_14_OUT<31>
                                                       ck/Msub_counter1[31]_GND_2_o_sub_14_OUT_xor<31>
    SLICE_X1Y48.C2       net (fanout=1)        0.805   ck/counter1[31]_GND_2_o_sub_14_OUT<29>
    SLICE_X1Y48.C        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>7
    SLICE_X1Y48.A2       net (fanout=1)        0.437   ck/counter1[31]_GND_2_o_equal_17_o<31>6
    SLICE_X1Y48.A        Tilo                  0.259   ck/temp_hz2
                                                       ck/counter1[31]_GND_2_o_equal_17_o<31>13
    SLICE_X3Y42.SR       net (fanout=4)        1.021   ck/counter1[31]_GND_2_o_equal_17_o
    SLICE_X3Y42.CLK      Tsrck                 0.402   ck/counter1<7>
                                                       ck/counter1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.617ns (2.492ns logic, 3.125ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ck/paused_0 (SLICE_X9Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ck/paused_0 (FF)
  Destination:          ck/paused_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ck/paused_0 to ck/paused_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.198   ck/paused<0>
                                                       ck/paused_0
    SLICE_X9Y50.A6       net (fanout=1)        0.017   ck/paused<0>
    SLICE_X9Y50.CLK      Tah         (-Th)    -0.215   ck/paused<0>
                                                       ck/Mmux_paused[31]_paused[31]_mux_11_OUT11
                                                       ck/paused_0
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.413ns logic, 0.017ns route)
                                                       (96.0% logic, 4.0% route)

--------------------------------------------------------------------------------

Paths for end point ck/counter1_5 (SLICE_X3Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ck/counter1_5 (FF)
  Destination:          ck/counter1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ck/counter1_5 to ck/counter1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.CQ       Tcko                  0.198   ck/counter1<7>
                                                       ck/counter1_5
    SLICE_X3Y42.C5       net (fanout=4)        0.066   ck/counter1<5>
    SLICE_X3Y42.CLK      Tah         (-Th)    -0.215   ck/counter1<7>
                                                       ck/Mcount_counter1_eqn_51
                                                       ck/counter1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.413ns logic, 0.066ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point ck/counter1_13 (SLICE_X3Y44.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ck/counter1_13 (FF)
  Destination:          ck/counter1_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ck/counter1_13 to ck/counter1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.CQ       Tcko                  0.198   ck/counter1<15>
                                                       ck/counter1_13
    SLICE_X3Y44.C5       net (fanout=4)        0.066   ck/counter1<13>
    SLICE_X3Y44.CLK      Tah         (-Th)    -0.215   ck/counter1<15>
                                                       ck/Mcount_counter1_eqn_131
                                                       ck/counter1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.413ns logic, 0.066ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ck/pause_count<3>/CLK
  Logical resource: ck/pause_count_0/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ck/pause_count<3>/CLK
  Logical resource: ck/pause_count_1/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.716|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25087 paths, 0 nets, and 395 connections

Design statistics:
   Minimum period:   5.716ns{1}   (Maximum frequency: 174.948MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 17 16:44:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 289 MB



