{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510022322574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510022322574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 21:38:42 2017 " "Processing started: Mon Nov 06 21:38:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510022322574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022322574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off table_subsystem -c table_subsystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off table_subsystem -c table_subsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022322574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510022322970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510022322970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_control/counter32v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_control/counter32v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter32v2-SYN " "Found design unit 1: counter32v2-SYN" {  } { { "table_control/counter32v2.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/counter32v2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330459 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter32v2 " "Found entity 1: counter32v2" {  } { { "table_control/counter32v2.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/counter32v2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_control/first_zero_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_control/first_zero_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_zero_decoder-first_zero_decoder_rtl " "Found design unit 1: first_zero_decoder-first_zero_decoder_rtl" {  } { { "table_control/first_zero_decoder.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/first_zero_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330461 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_zero_decoder " "Found entity 1: first_zero_decoder" {  } { { "table_control/first_zero_decoder.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/first_zero_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_control/write_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_control/write_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_fsm-write_fsm_rtl " "Found design unit 1: write_fsm-write_fsm_rtl" {  } { { "table_control/write_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/write_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330463 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_fsm " "Found entity 1: write_fsm" {  } { { "table_control/write_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/write_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_control/read_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_control/read_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_fsm-read_fsm_rtl " "Found design unit 1: read_fsm-read_fsm_rtl" {  } { { "table_control/read_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/read_fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330465 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_fsm " "Found entity 1: read_fsm" {  } { { "table_control/read_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/read_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam482/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam482/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rtl " "Found design unit 1: reg_file-rtl" {  } { { "cam482/reg_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/cam482/reg_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330467 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "cam482/reg_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/cam482/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam482/one_bit_reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam482/one_bit_reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_reg_file-rtl " "Found design unit 1: one_bit_reg_file-rtl" {  } { { "cam482/one_bit_reg_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/cam482/one_bit_reg_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330469 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_reg_file " "Found entity 1: one_bit_reg_file" {  } { { "cam482/one_bit_reg_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/cam482/one_bit_reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam482/key_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam482/key_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_file-rtl " "Found design unit 1: key_file-rtl" {  } { { "cam482/key_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/cam482/key_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330471 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_file " "Found entity 1: key_file" {  } { { "cam482/key_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/cam482/key_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam482/cam482.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam482/cam482.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam482-rtl " "Found design unit 1: cam482-rtl" {  } { { "cam482/cam482.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/cam482/cam482.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330473 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam482 " "Found entity 1: cam482" {  } { { "cam482/cam482.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/cam482/cam482.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 table_subsystem-table_subsystem_rtl " "Found design unit 1: table_subsystem-table_subsystem_rtl" {  } { { "table_subsystem.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_subsystem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330475 ""} { "Info" "ISGN_ENTITY_NAME" "1 table_subsystem " "Found entity 1: table_subsystem" {  } { { "table_subsystem.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_subsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_control/table_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_control/table_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 table_control-table_control_rtl " "Found design unit 1: table_control-table_control_rtl" {  } { { "table_control/table_control.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/table_control.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330477 ""} { "Info" "ISGN_ENTITY_NAME" "1 table_control " "Found entity 1: table_control" {  } { { "table_control/table_control.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/table_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_interface/rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_interface/rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fsm-rx_fsm_rtl " "Found design unit 1: rx_fsm-rx_fsm_rtl" {  } { { "table_interface/rx_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/rx_fsm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330479 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "table_interface/rx_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/rx_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_interface/tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_interface/tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm-tx_fsm_rtl " "Found design unit 1: tx_fsm-tx_fsm_rtl" {  } { { "table_interface/tx_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/tx_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330481 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "table_interface/tx_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/tx_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_interface/table_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_interface/table_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 table_interface-table_interface_rtl " "Found design unit 1: table_interface-table_interface_rtl" {  } { { "table_interface/table_interface.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/table_interface.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330482 ""} { "Info" "ISGN_ENTITY_NAME" "1 table_interface " "Found entity 1: table_interface" {  } { { "table_interface/table_interface.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_interface/table_interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_control/replacement_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_control/replacement_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 replacement_fsm-replacement_fsm_rtl " "Found design unit 1: replacement_fsm-replacement_fsm_rtl" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330486 ""} { "Info" "ISGN_ENTITY_NAME" "1 replacement_fsm " "Found entity 1: replacement_fsm" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "replacement_fsm " "Elaborating entity \"replacement_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510022330541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_zero_decoder first_zero_decoder:valid_bit_decoder_inst " "Elaborating entity \"first_zero_decoder\" for hierarchy \"first_zero_decoder:valid_bit_decoder_inst\"" {  } { { "table_control/replacement_fsm.vhd" "valid_bit_decoder_inst" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510022330563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32v2 counter32v2:big_counter_inst " "Elaborating entity \"counter32v2\" for hierarchy \"counter32v2:big_counter_inst\"" {  } { { "table_control/replacement_fsm.vhd" "big_counter_inst" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510022330570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter32v2:big_counter_inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter32v2:big_counter_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "table_control/counter32v2.vhd" "LPM_COUNTER_component" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/counter32v2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510022330603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter32v2:big_counter_inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter32v2:big_counter_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "table_control/counter32v2.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/counter32v2.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510022330604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter32v2:big_counter_inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter32v2:big_counter_inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510022330604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510022330604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510022330604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510022330604 ""}  } { { "table_control/counter32v2.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/counter32v2.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510022330604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mti " "Found entity 1: cntr_mti" {  } { { "db/cntr_mti.tdf" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/db/cntr_mti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510022330643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022330643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mti counter32v2:big_counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_mti:auto_generated " "Elaborating entity \"cntr_mti\" for hierarchy \"counter32v2:big_counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_mti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510022330643 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[0\] GND " "Pin \"overw_hit_bits\[0\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[1\] GND " "Pin \"overw_hit_bits\[1\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[2\] GND " "Pin \"overw_hit_bits\[2\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[3\] GND " "Pin \"overw_hit_bits\[3\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[4\] GND " "Pin \"overw_hit_bits\[4\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[5\] GND " "Pin \"overw_hit_bits\[5\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[6\] GND " "Pin \"overw_hit_bits\[6\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[7\] GND " "Pin \"overw_hit_bits\[7\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[8\] GND " "Pin \"overw_hit_bits\[8\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[9\] GND " "Pin \"overw_hit_bits\[9\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[10\] GND " "Pin \"overw_hit_bits\[10\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[11\] GND " "Pin \"overw_hit_bits\[11\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[12\] GND " "Pin \"overw_hit_bits\[12\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[13\] GND " "Pin \"overw_hit_bits\[13\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[14\] GND " "Pin \"overw_hit_bits\[14\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[15\] GND " "Pin \"overw_hit_bits\[15\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[16\] GND " "Pin \"overw_hit_bits\[16\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[17\] GND " "Pin \"overw_hit_bits\[17\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[18\] GND " "Pin \"overw_hit_bits\[18\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[19\] GND " "Pin \"overw_hit_bits\[19\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[20\] GND " "Pin \"overw_hit_bits\[20\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[21\] GND " "Pin \"overw_hit_bits\[21\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[22\] GND " "Pin \"overw_hit_bits\[22\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[23\] GND " "Pin \"overw_hit_bits\[23\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[24\] GND " "Pin \"overw_hit_bits\[24\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[25\] GND " "Pin \"overw_hit_bits\[25\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[26\] GND " "Pin \"overw_hit_bits\[26\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[27\] GND " "Pin \"overw_hit_bits\[27\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[28\] GND " "Pin \"overw_hit_bits\[28\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[29\] GND " "Pin \"overw_hit_bits\[29\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[30\] GND " "Pin \"overw_hit_bits\[30\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "overw_hit_bits\[31\] GND " "Pin \"overw_hit_bits\[31\]\" is stuck at GND" {  } { { "table_control/replacement_fsm.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/table_subsystem/table_control/replacement_fsm.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510022331772 "|replacement_fsm|overw_hit_bits[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510022331772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510022331840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510022332393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510022332393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "484 " "Implemented 484 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510022332454 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510022332454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Implemented 312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510022332454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510022332454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "920 " "Peak virtual memory: 920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510022332468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 21:38:52 2017 " "Processing ended: Mon Nov 06 21:38:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510022332468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510022332468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510022332468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510022332468 ""}
