{
	"design__instance__displacement__total": 362.965,
	"design__instance__displacement__mean": 0.12,
	"design__instance__displacement__max": 8.97,
	"route__wirelength__estimated": 25270.9,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 70,
	"design__die__area": 412500,
	"design__core__area": 391196,
	"design__instance__count": 2059,
	"design__instance__area": 251450,
	"design__instance__count__stdcell": 2057,
	"design__instance__area__stdcell": 4419.24,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.642772,
	"design__instance__utilization__stdcell": 0.0306539,
	"design__instance__count__class:macro": 2,
	"design__instance__count__class:fill_cell": 962,
	"design__instance__count__class:tap_cell": 1530,
	"design__instance__count__class:antenna_cell": 321,
	"design__instance__count__class:clock_buffer": 6,
	"design__instance__count__class:timing_repair_buffer": 113,
	"design__instance__count__class:inverter": 26,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 25,
	"design__instance__count__class:multi_input_combinational_cell": 35,
	"design__io": 70,
	"design__die__area": 412500,
	"design__core__area": 391196,
	"design__instance__count": 2059,
	"design__instance__area": 251450,
	"design__instance__count__stdcell": 2057,
	"design__instance__area__stdcell": 4419.24,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.642772,
	"design__instance__utilization__stdcell": 0.0306539,
	"flow__warnings__count": 51,
	"flow__errors__count": 0
}