// Seed: 1834355355
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4
    , id_20,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output id_9,
    output logic id_10,
    output id_11,
    input id_12,
    input logic id_13,
    output id_14,
    input logic id_15,
    input logic id_16,
    input logic id_17,
    input id_18,
    input logic id_19
);
  logic id_21;
  logic id_22;
  type_34(
      1, 1'h0, 1
  );
  assign id_11 = 1;
  assign id_2  = id_13 - id_16;
  assign id_21 = ~id_22;
  always id_11 <= 1;
  assign id_22 = id_19;
endmodule
`timescale 1ps / 1 ps
module module_1 (
    input id_0,
    input logic id_1,
    input logic id_2
);
  if (1) begin
    assign id_10 = 1;
  end
  logic id_20;
  logic id_21;
  logic id_22;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  inout id_1;
  logic id_20;
endmodule
