srcscan starts
srcscan exits with return value 0
iles for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module ATS_main (VERI-=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module ATS_main (VERI-9002)
INFO: analyzing module fifo (VERI-9002)
INFO: analyzing module fifo_1 (VERI-9002)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fifo_1.sv(36): INFO: undeclared symbol 'pop', assumed default net type 'wire' (VERI-2561)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fifo_1.sv(37): INFO: undeclared symbol 'push', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module fixed_point_linear (VERI-9002)
INFO: analyzing module parallel_DAC (VERI-9002)
INFO: analyzing module parallel_DAC_controller (VERI-9002)
INFO: analyzing module signal_delay (VERI-9002)
INFO: analyzing module spi_controller (VERI-9002)
INFO: analyzing module top (VERI-9002)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist12680747835479497058.tmp(130): INFO: undeclared symbol 'OTG_RESETN', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module true_dual_port (VERI-9002)
INFO: analyzing module AS2_ATS (VERI-9002)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(2): ERROR: 'idle' is already declared (VERI-1116)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(2): INFO: previous declaration of 'idle' is from here (VERI-1967)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(3): ERROR: 'manual' is already declared (VERI-1116)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(3): INFO: previous declaration of 'manual' is from here (VERI-1967)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(4): ERROR: 'alignment' is already declared (VERI-1116)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(4): INFO: previous declaration of 'alignment' is from here (VERI-1967)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(5): ERROR: 'exposure' is already declared (VERI-1116)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(5): INFO: previous declaration of 'exposure' is from here (VERI-1967)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(1): ERROR: 'mode_t' is already declared (VERI-1116)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(1): INFO: previous declaration of 'mode_t' is from here (VERI-1967)
INFO: analyzing module ATS_main (VERI-9002)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist1632652890609691801.tmp(8): WARNING: overwriting previous definition of module 'ATS_main' (VERI-1206)
INFO: analyzing module fifo (VERI-9002)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fifo.sv(1): WARNING: overwriting previous definition of module 'fifo' (VERI-1206)
INFO: analyzing module fifo_1 (VERI-9002)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fifo_1.sv(36): INFO: undeclared symbol 'pop', assumed default net type 'wire' (VERI-2561)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fifo_1.sv(37): INFO: undeclared symbol 'push', assumed default net type 'wire' (VERI-2561)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fifo_1.sv(2): WARNING: overwriting previous definition of module 'fifo_1' (VERI-1206)
INFO: analyzing module fixed_point_linear (VERI-9002)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fixed_point_linear.sv(1): WARNING: overwriting previous definition of module 'fixed_point_linear' (VERI-1206)
INFO: analyzing module parallel_DAC (VERI-9002)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/parallel_DAC.sv(3): WARNING: overwriting previous definition of module 'parallel_DAC' (VERI-1206)
INFO: analyzing module parallel_DAC_controller (VERI-9002)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist6211316713081815446.tmp(3): WARNING: overwriting previous definition of module 'parallel_DAC_controller' (VERI-1206)
INFO: analyzing module signal_delay (VERI-9002)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/signal_delay.sv(1): WARNING: overwriting previous definition of module 'signal_delay' (VERI-1206)
INFO: analyzing module spi_controller (VERI-9002)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist13071707502911487393.tmp(3): WARNING: overwriting previous definition of module 'spi_controller' (VERI-1206)
INFO: analyzing module top (VERI-9002)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist12680747835479497058.tmp(130): INFO: undeclared symbol 'OTG_RESETN', assumed default net type 'wire' (VERI-2561)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist12680747835479497058.tmp(3): WARNING: overwriting previous definition of module 'top' (VERI-1206)
INFO: analyzing module true_dual_port (VERI-9002)
C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/true_dual_port.sv(3): WARNING: overwriting previous definition of module 'true_dual_port' (VERI-1206)
INFO: analyzing module AS2_ATS (VERI-9002)
C:/Users/Admin/AppData/Local/Temp/VivadoEditorAssist15936262019166140846.tmp(3): WARNING: overwriting previous definition of module 'AS2_ATS' (VERI-1206)
srcscan exits with return value 0
