#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct 17 03:56:22 2023
# Process ID: 45222
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1
# Command line: vivado -log rv32_cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rv32_cpu.tcl
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu.vds
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
source rv32_cpu.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rv32_cpu -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45245
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2432.086 ; gain = 381.676 ; free physical = 7404 ; free virtual = 80399
Synthesis current peak Physical Memory [PSS] (MB): peak = 1864.011; parent = 1655.475; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3434.949; parent = 2432.090; children = 1002.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_control' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:25]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_decompressor' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v:23]
	Parameter FPU_ENABLE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_decompressor' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ip_fifo' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/ip_fifo.v:23]
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter FIFO_WIDTH bound to: 18 - type: integer 
	Parameter FIFO_RSYNC bound to: 0 - type: integer 
	Parameter FIFO_SAFE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ip_fifo' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/ip_fifo.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1346]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_control' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:25]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_regfile' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_regfile.v:23]
	Parameter RF_LATCH bound to: 0 - type: integer 
	Parameter RS3_EN bound to: 0 - type: integer 
	Parameter RS4_EN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_regfile' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_alu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_alu.v:1]
	Parameter FAST_SHIFT bound to: 1 - type: integer 
	Parameter FAST_MUL bound to: 1 - type: integer 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: integer 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_cp_shifter_barrel' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_cp_shifter_barrel' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v:23]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_cp_mul_dsp' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:22]
WARNING: [Synth 8-567] referenced signal 'i_rs1' should be on the sensitivity list [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:65]
WARNING: [Synth 8-567] referenced signal 'rs1_is_signed' should be on the sensitivity list [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:65]
WARNING: [Synth 8-567] referenced signal 'i_rs2' should be on the sensitivity list [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:65]
WARNING: [Synth 8-567] referenced signal 'rs2_is_signed' should be on the sensitivity list [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:65]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_cp_mul_dsp' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v:22]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_cp_div_ser' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v:23]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_cp_div_ser' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'o_res' does not match port width (64) of module 'rv32_cpu_cp_div_ser' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_alu.v:194]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_alu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_alu.v:1]
WARNING: [Synth 8-689] width (3) of port connection 'i_ctrl_ir_funct3' does not match port width (1) of module 'rv32_cpu_alu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu.v:263]
INFO: [Synth 8-6157] synthesizing module 'rv32_cpu_lsu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_lsu.v:23]
	Parameter AMO_LRSC bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu_lsu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_lsu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32_cpu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu.v:23]
WARNING: [Synth 8-6014] Unused sequential element csr_mstatus_tw_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1313]
WARNING: [Synth 8-6014] Unused sequential element csr_mcounteren_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1326]
WARNING: [Synth 8-6014] Unused sequential element csr_mcountinhibit_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1327]
WARNING: [Synth 8-6014] Unused sequential element csr_mcyclecfg_minh_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1328]
WARNING: [Synth 8-6014] Unused sequential element csr_mcyclecfg_uinh_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1329]
WARNING: [Synth 8-6014] Unused sequential element csr_minstretcfg_minh_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1330]
WARNING: [Synth 8-6014] Unused sequential element csr_minstretcfg_uinh_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_control.v:1331]
WARNING: [Synth 8-6014] Unused sequential element gen_rf_ff.ro_rs4_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu_regfile.v:107]
WARNING: [Synth 8-7129] Port i_ir_opcode[6] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[5] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[4] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[3] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[1] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ir_opcode[0] in module rv32_cpu_lsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module rv32_cpu_cp_mul_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rstn in module rv32_cpu_cp_mul_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module rv32_cpu_cp_shifter_barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rstn in module rv32_cpu_cp_shifter_barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_cpu_trap in module rv32_cpu_cp_shifter_barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl_cp_en[4] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl_cp_en[3] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_we in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[11] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[10] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[9] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[8] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[7] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[6] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[5] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[4] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[3] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[2] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[1] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_addr[0] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[31] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[30] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[29] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[28] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[27] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[26] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[25] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[24] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[23] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[22] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[21] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[20] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[19] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[18] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[17] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[16] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[15] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[14] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[13] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[12] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[11] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[10] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[9] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[8] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[7] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[6] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[5] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[4] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[3] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[2] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[1] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_csr_wdata[0] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[31] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[30] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[29] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[28] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[27] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[26] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[25] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[24] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[23] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[22] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[21] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[20] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[19] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[18] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[17] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[16] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[15] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[14] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[13] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[12] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[11] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[10] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[9] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[8] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[7] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[6] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[5] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[4] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[3] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[2] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[1] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs3[0] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[31] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[30] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[29] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[28] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[27] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[26] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[25] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[24] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[23] in module rv32_cpu_alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs4[22] in module rv32_cpu_alu is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2517.055 ; gain = 466.645 ; free physical = 7469 ; free virtual = 80471
Synthesis current peak Physical Memory [PSS] (MB): peak = 1864.011; parent = 1655.475; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3519.918; parent = 2517.059; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2531.898 ; gain = 481.488 ; free physical = 7465 ; free virtual = 80466
Synthesis current peak Physical Memory [PSS] (MB): peak = 1864.011; parent = 1655.475; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3534.762; parent = 2531.902; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2539.902 ; gain = 489.492 ; free physical = 7464 ; free virtual = 80466
Synthesis current peak Physical Memory [PSS] (MB): peak = 1864.011; parent = 1655.475; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3542.766; parent = 2539.906; children = 1002.859
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'if_state_reg' in module 'rv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'ie_state_reg' in module 'rv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rv32_cpu_cp_div_ser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IF_RESTART |                              001 |                               00
              IF_REQUEST |                              010 |                               01
              IF_PENDING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'if_state_reg' using encoding 'one-hot' in module 'rv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IE_BRANCH |                             1011 |                             1000
             IE_DISPATCH |                             0011 |                             0000
           IE_TRAP_ENTER |                             1000 |                             0001
              IE_EXECUTE |                             1001 |                             0110
              IE_MEM_REQ |                             0111 |                             1011
             IE_MEM_WAIT |                             0110 |                             1100
                IE_FENCE |                             0010 |                             0100
             IE_ALU_WAIT |                             1010 |                             0111
                  iSTATE |                             1100 |                             1010
*
            IE_TRAP_EXIT |                             0100 |                             0010
         IE_TRAP_EXECUTE |                             0000 |                             0011
             IE_BRANCHED |                             0001 |                             1001
                IE_SLEEP |                             0101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ie_state_reg' using encoding 'sequential' in module 'rv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rv32_cpu_cp_div_ser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.762 ; gain = 545.352 ; free physical = 7316 ; free virtual = 80316
Synthesis current peak Physical Memory [PSS] (MB): peak = 1945.688; parent = 1737.277; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.625; parent = 2595.766; children = 1002.859
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
	   3 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 22    
	               30 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 39    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   35 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 50    
	   4 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	  26 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	   3 Input   30 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  14 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	  17 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 46    
	   3 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 5     
	  18 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z, operation Mode is: A2*B.
DSP Report: register alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: operator alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: operator alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: Generating DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: operator alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: Generating DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z, operation Mode is: A2*B2.
DSP Report: register alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: register alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: operator alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: operator alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: Generating DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: operator alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
DSP Report: operator alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z is absorbed into DSP alu/gen_mul.gen_dsp_mul.mul_unit/dsp_z.
WARNING: [Synth 8-3917] design rv32_cpu has port o_dbus_req_src driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6989 ; free virtual = 79997
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------+-----------+----------------------+----------------+
|controller  | prefetch_buffer0/gen_fifo_access.data_reg | Implied   | 4 x 18               | RAM32M x 3     | 
|controller  | prefetch_buffer1/gen_fifo_access.data_reg | Implied   | 4 x 18               | RAM32M x 3     | 
|rv32_cpu    | regfile/gen_rf_ff.regfile_reg             | Implied   | 32 x 32              | RAM32X1D x 32  | 
+------------+-------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rv32_cpu            | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rv32_cpu_cp_mul_dsp | (PCIN>>17)+A*B  | 17     | 17     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rv32_cpu            | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rv32_cpu            | (PCIN>>17)+A2*B | 18     | 17     | -      | -      | 47     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6989 ; free virtual = 79997
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------+-----------+----------------------+----------------+
|controller  | prefetch_buffer0/gen_fifo_access.data_reg | Implied   | 4 x 18               | RAM32M x 3     | 
|controller  | prefetch_buffer1/gen_fifo_access.data_reg | Implied   | 4 x 18               | RAM32M x 3     | 
|rv32_cpu    | regfile/gen_rf_ff.regfile_reg             | Implied   | 32 x 32              | RAM32X1D x 32  | 
+------------+-------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6988 ; free virtual = 79994
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6989 ; free virtual = 79991
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6989 ; free virtual = 79991
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6989 ; free virtual = 79991
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6989 ; free virtual = 79991
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6989 ; free virtual = 79991
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6989 ; free virtual = 79991
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rv32_cpu            | A'*B          | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rv32_cpu_cp_mul_dsp | PCIN>>17+A*B  | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rv32_cpu            | A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rv32_cpu            | PCIN>>17+A'*B | 17     | 16     | -      | -      | 47     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    55|
|3     |DSP48E1  |     4|
|4     |LUT1     |     3|
|5     |LUT2     |   128|
|6     |LUT3     |   210|
|7     |LUT4     |   188|
|8     |LUT5     |   431|
|9     |LUT6     |   519|
|10    |MUXF7    |     7|
|11    |RAM32M   |     6|
|12    |RAM32X1D |    32|
|13    |FDCE     |   599|
|14    |FDPE     |     5|
|15    |FDRE     |   168|
|16    |FDSE     |     4|
|17    |IBUF     |    90|
|18    |OBUF     |   150|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------+------+
|      |Instance                           |Module              |Cells |
+------+-----------------------------------+--------------------+------+
|1     |top                                |                    |  2600|
|2     |  alu                              |rv32_cpu_alu        |   333|
|3     |    \gen_mul.gen_dsp_mul.mul_unit  |rv32_cpu_cp_mul_dsp |    95|
|4     |    \gen_serial_div.div_unit       |rv32_cpu_cp_div_ser |   222|
|5     |  controller                       |rv32_cpu_control    |  1630|
|6     |    prefetch_buffer0               |ip_fifo             |   116|
|7     |    prefetch_buffer1               |ip_fifo_0           |   118|
|8     |  lsu                              |rv32_cpu_lsu        |   134|
|9     |  regfile                          |rv32_cpu_regfile    |   256|
+------+-----------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6989 ; free virtual = 79991
Synthesis current peak Physical Memory [PSS] (MB): peak = 2281.066; parent = 2072.716; children = 208.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.289; parent = 2879.430; children = 1002.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2879.426 ; gain = 829.016 ; free physical = 6993 ; free virtual = 79995
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2879.434 ; gain = 829.016 ; free physical = 6987 ; free virtual = 79995
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2879.434 ; gain = 0.000 ; free physical = 7095 ; free virtual = 80103
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.230 ; gain = 0.000 ; free physical = 7002 ; free virtual = 80004
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances

Synth Design complete, checksum: 848128b1
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2979.230 ; gain = 953.668 ; free physical = 7212 ; free virtual = 80214
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/rv32_cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rv32_cpu_utilization_synth.rpt -pb rv32_cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 03:57:00 2023...
