{"vcs1":{"timestamp_begin":1713398665.539119144, "rt":1.00, "ut":0.55, "st":0.35}}
{"vcselab":{"timestamp_begin":1713398666.704899840, "rt":0.76, "ut":0.43, "st":0.27}}
{"link":{"timestamp_begin":1713398667.596183247, "rt":0.50, "ut":0.15, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713398664.712931730}
{"VCS_COMP_START_TIME": 1713398664.712931730}
{"VCS_COMP_END_TIME": 1713398668.239863522}
{"VCS_USER_OPTIONS": "-sverilog -debug mylibrary.sv task2.sv"}
{"vcs1": {"peak_mem": 338824}}
{"stitch_vcselab": {"peak_mem": 238992}}
