Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Sep 22 15:44:24 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 2.19 sec.

Routing started.
Building routing graph takes 0.69 sec.
Processing design graph takes 0.11 sec.
Total nets for routing : 104.
Global routing takes 0.03 sec.
Detailed routing takes 0.02 sec.
Hold Violation Fix in router takes 0.06 sec.
Finish routing takes 0.00 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.16 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ram_addr[0]        | output        | J13     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_addr[1]        | output        | G16     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_addr[2]        | output        | K16     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_addr[3]        | output        | K14     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_addr[4]        | output        | C10     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[0]     | output        | F9      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[1]     | output        | L12     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[2]     | output        | H16     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[3]     | output        | A10     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[4]     | output        | G9      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[5]     | output        | K15     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[6]     | output        | L13     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rd_data[7]     | output        | G18     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_rw_en          | output        | H15     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[0]     | output        | G3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[1]     | output        | B9      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[2]     | output        | C11     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[3]     | output        | L7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[4]     | output        | H3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[5]     | output        | A9      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[6]     | output        | G1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| ram_wr_data[7]     | output        | D11     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             | NA              
| sys_clk            | input         | V9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_rst_n          | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 6        | 3748          | 1                  
|   FF                     | 13       | 22488         | 1                  
|   LUT                    | 15       | 14992         | 1                  
|   LUT-FF pairs           | 7        | 14992         | 1                  
| Use of CLMS              | 3        | 1892          | 1                  
|   FF                     | 7        | 11352         | 1                  
|   LUT                    | 10       | 7568          | 1                  
|   LUT-FF pairs           | 2        | 7568          | 1                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0.5      | 60            | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 9        | 3480          | 1                  
| Use of IO                | 24       | 226           | 11                 
|   IOBD                   | 4        | 57            | 8                  
|   IOBR                   | 2        | 12            | 17                 
|   IOBS                   | 18       | 157           | 12                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 24       | 308           | 8                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 4             | 0                  
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst             | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_56_112           | ntclkbufg_0         | 16              | 0                   | sys_clk_ibuf/opit_1     | INCK           | IOL_131_5               
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name               | LUT     | FF     | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_1port_ram                   | 25      | 20     | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 24     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + u_ram_1port                  | 0       | 0      | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_spram_ram_1port     | 0       | 0      | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_rw                     | 25      | 20     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | E:/PDS/ip_1port_ram/prj/device_map/ip_1port_ram_map.adf          
|            | E:/PDS/ip_1port_ram/prj/device_map/ip_1port_ram.pcf              
| Output     | E:/PDS/ip_1port_ram/prj/place_route/ip_1port_ram_pnr.adf         
|            | E:/PDS/ip_1port_ram/prj/place_route/clock_utilization.txt        
|            | E:/PDS/ip_1port_ram/prj/place_route/ip_1port_ram_plc.adf         
|            | E:/PDS/ip_1port_ram/prj/place_route/ip_1port_ram.prr             
|            | E:/PDS/ip_1port_ram/prj/place_route/ip_1port_ram_prr.prt         
|            | E:/PDS/ip_1port_ram/prj/place_route/ip_1port_ram_pnr.netlist     
|            | E:/PDS/ip_1port_ram/prj/place_route/prr.db                       
+--------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 811 MB
Total CPU time to pnr completion : 0h:0m:8s
Process Total CPU time to pnr completion : 0h:0m:8s
Total real time to pnr completion : 0h:0m:10s
