
TACTS_Inference.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000183e0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00045480  080185c0  080185c0  000195c0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0805da40  0805da40  00060638  2**0
                  CONTENTS
  4 .ARM          00000008  0805da40  0805da40  0005ea40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0805da48  0805da48  00060638  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0805da48  0805da48  0005ea48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0805da4c  0805da4c  0005ea4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001638  20000000  0805da50  0005f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000b174  20001640  0805f088  00060640  2**5
                  ALLOC
 10 ._user_heap_stack 00001004  2000c7b4  0805f088  000607b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00060638  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025284  00000000  00000000  00060668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b2e  00000000  00000000  000858ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001948  00000000  00000000  0008a420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000138d  00000000  00000000  0008bd68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c265  00000000  00000000  0008d0f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024a05  00000000  00000000  000b935a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001060bb  00000000  00000000  000ddd5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000093  00000000  00000000  001e3e1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008464  00000000  00000000  001e3eb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  001ec314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20001640 	.word	0x20001640
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08018598 	.word	0x08018598

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20001644 	.word	0x20001644
 800020c:	08018598 	.word	0x08018598

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9a0 	b.w	8001040 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	@ (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9d08      	ldr	r5, [sp, #32]
 8000d8a:	460c      	mov	r4, r1
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d14e      	bne.n	8000e2e <__udivmoddi4+0xaa>
 8000d90:	4694      	mov	ip, r2
 8000d92:	458c      	cmp	ip, r1
 8000d94:	4686      	mov	lr, r0
 8000d96:	fab2 f282 	clz	r2, r2
 8000d9a:	d962      	bls.n	8000e62 <__udivmoddi4+0xde>
 8000d9c:	b14a      	cbz	r2, 8000db2 <__udivmoddi4+0x2e>
 8000d9e:	f1c2 0320 	rsb	r3, r2, #32
 8000da2:	4091      	lsls	r1, r2
 8000da4:	fa20 f303 	lsr.w	r3, r0, r3
 8000da8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dac:	4319      	orrs	r1, r3
 8000dae:	fa00 fe02 	lsl.w	lr, r0, r2
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f f68c 	uxth.w	r6, ip
 8000dba:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb07 1114 	mls	r1, r7, r4, r1
 8000dc6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dca:	fb04 f106 	mul.w	r1, r4, r6
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x64>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dda:	f080 8112 	bcs.w	8001002 <__udivmoddi4+0x27e>
 8000dde:	4299      	cmp	r1, r3
 8000de0:	f240 810f 	bls.w	8001002 <__udivmoddi4+0x27e>
 8000de4:	3c02      	subs	r4, #2
 8000de6:	4463      	add	r3, ip
 8000de8:	1a59      	subs	r1, r3, r1
 8000dea:	fa1f f38e 	uxth.w	r3, lr
 8000dee:	fbb1 f0f7 	udiv	r0, r1, r7
 8000df2:	fb07 1110 	mls	r1, r7, r0, r1
 8000df6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dfa:	fb00 f606 	mul.w	r6, r0, r6
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	d90a      	bls.n	8000e18 <__udivmoddi4+0x94>
 8000e02:	eb1c 0303 	adds.w	r3, ip, r3
 8000e06:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e0a:	f080 80fc 	bcs.w	8001006 <__udivmoddi4+0x282>
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	f240 80f9 	bls.w	8001006 <__udivmoddi4+0x282>
 8000e14:	4463      	add	r3, ip
 8000e16:	3802      	subs	r0, #2
 8000e18:	1b9b      	subs	r3, r3, r6
 8000e1a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e1e:	2100      	movs	r1, #0
 8000e20:	b11d      	cbz	r5, 8000e2a <__udivmoddi4+0xa6>
 8000e22:	40d3      	lsrs	r3, r2
 8000e24:	2200      	movs	r2, #0
 8000e26:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d905      	bls.n	8000e3e <__udivmoddi4+0xba>
 8000e32:	b10d      	cbz	r5, 8000e38 <__udivmoddi4+0xb4>
 8000e34:	e9c5 0100 	strd	r0, r1, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e7f5      	b.n	8000e2a <__udivmoddi4+0xa6>
 8000e3e:	fab3 f183 	clz	r1, r3
 8000e42:	2900      	cmp	r1, #0
 8000e44:	d146      	bne.n	8000ed4 <__udivmoddi4+0x150>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d302      	bcc.n	8000e50 <__udivmoddi4+0xcc>
 8000e4a:	4290      	cmp	r0, r2
 8000e4c:	f0c0 80f0 	bcc.w	8001030 <__udivmoddi4+0x2ac>
 8000e50:	1a86      	subs	r6, r0, r2
 8000e52:	eb64 0303 	sbc.w	r3, r4, r3
 8000e56:	2001      	movs	r0, #1
 8000e58:	2d00      	cmp	r5, #0
 8000e5a:	d0e6      	beq.n	8000e2a <__udivmoddi4+0xa6>
 8000e5c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e60:	e7e3      	b.n	8000e2a <__udivmoddi4+0xa6>
 8000e62:	2a00      	cmp	r2, #0
 8000e64:	f040 8090 	bne.w	8000f88 <__udivmoddi4+0x204>
 8000e68:	eba1 040c 	sub.w	r4, r1, ip
 8000e6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e70:	fa1f f78c 	uxth.w	r7, ip
 8000e74:	2101      	movs	r1, #1
 8000e76:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e7a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e7e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e82:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e86:	fb07 f006 	mul.w	r0, r7, r6
 8000e8a:	4298      	cmp	r0, r3
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x11c>
 8000e8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e92:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x11a>
 8000e98:	4298      	cmp	r0, r3
 8000e9a:	f200 80cd 	bhi.w	8001038 <__udivmoddi4+0x2b4>
 8000e9e:	4626      	mov	r6, r4
 8000ea0:	1a1c      	subs	r4, r3, r0
 8000ea2:	fa1f f38e 	uxth.w	r3, lr
 8000ea6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eaa:	fb08 4410 	mls	r4, r8, r0, r4
 8000eae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000eb2:	fb00 f707 	mul.w	r7, r0, r7
 8000eb6:	429f      	cmp	r7, r3
 8000eb8:	d908      	bls.n	8000ecc <__udivmoddi4+0x148>
 8000eba:	eb1c 0303 	adds.w	r3, ip, r3
 8000ebe:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ec2:	d202      	bcs.n	8000eca <__udivmoddi4+0x146>
 8000ec4:	429f      	cmp	r7, r3
 8000ec6:	f200 80b0 	bhi.w	800102a <__udivmoddi4+0x2a6>
 8000eca:	4620      	mov	r0, r4
 8000ecc:	1bdb      	subs	r3, r3, r7
 8000ece:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ed2:	e7a5      	b.n	8000e20 <__udivmoddi4+0x9c>
 8000ed4:	f1c1 0620 	rsb	r6, r1, #32
 8000ed8:	408b      	lsls	r3, r1
 8000eda:	fa22 f706 	lsr.w	r7, r2, r6
 8000ede:	431f      	orrs	r7, r3
 8000ee0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ee4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ee8:	ea43 030c 	orr.w	r3, r3, ip
 8000eec:	40f4      	lsrs	r4, r6
 8000eee:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef2:	0c38      	lsrs	r0, r7, #16
 8000ef4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ef8:	fbb4 fef0 	udiv	lr, r4, r0
 8000efc:	fa1f fc87 	uxth.w	ip, r7
 8000f00:	fb00 441e 	mls	r4, r0, lr, r4
 8000f04:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f08:	fb0e f90c 	mul.w	r9, lr, ip
 8000f0c:	45a1      	cmp	r9, r4
 8000f0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f12:	d90a      	bls.n	8000f2a <__udivmoddi4+0x1a6>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f1a:	f080 8084 	bcs.w	8001026 <__udivmoddi4+0x2a2>
 8000f1e:	45a1      	cmp	r9, r4
 8000f20:	f240 8081 	bls.w	8001026 <__udivmoddi4+0x2a2>
 8000f24:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f28:	443c      	add	r4, r7
 8000f2a:	eba4 0409 	sub.w	r4, r4, r9
 8000f2e:	fa1f f983 	uxth.w	r9, r3
 8000f32:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f36:	fb00 4413 	mls	r4, r0, r3, r4
 8000f3a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f3e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f42:	45a4      	cmp	ip, r4
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x1d2>
 8000f46:	193c      	adds	r4, r7, r4
 8000f48:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f4c:	d267      	bcs.n	800101e <__udivmoddi4+0x29a>
 8000f4e:	45a4      	cmp	ip, r4
 8000f50:	d965      	bls.n	800101e <__udivmoddi4+0x29a>
 8000f52:	3b02      	subs	r3, #2
 8000f54:	443c      	add	r4, r7
 8000f56:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f5a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f5e:	eba4 040c 	sub.w	r4, r4, ip
 8000f62:	429c      	cmp	r4, r3
 8000f64:	46ce      	mov	lr, r9
 8000f66:	469c      	mov	ip, r3
 8000f68:	d351      	bcc.n	800100e <__udivmoddi4+0x28a>
 8000f6a:	d04e      	beq.n	800100a <__udivmoddi4+0x286>
 8000f6c:	b155      	cbz	r5, 8000f84 <__udivmoddi4+0x200>
 8000f6e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f72:	eb64 040c 	sbc.w	r4, r4, ip
 8000f76:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7a:	40cb      	lsrs	r3, r1
 8000f7c:	431e      	orrs	r6, r3
 8000f7e:	40cc      	lsrs	r4, r1
 8000f80:	e9c5 6400 	strd	r6, r4, [r5]
 8000f84:	2100      	movs	r1, #0
 8000f86:	e750      	b.n	8000e2a <__udivmoddi4+0xa6>
 8000f88:	f1c2 0320 	rsb	r3, r2, #32
 8000f8c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f90:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f94:	fa24 f303 	lsr.w	r3, r4, r3
 8000f98:	4094      	lsls	r4, r2
 8000f9a:	430c      	orrs	r4, r1
 8000f9c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fa0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fa4:	fa1f f78c 	uxth.w	r7, ip
 8000fa8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fac:	fb08 3110 	mls	r1, r8, r0, r3
 8000fb0:	0c23      	lsrs	r3, r4, #16
 8000fb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fb6:	fb00 f107 	mul.w	r1, r0, r7
 8000fba:	4299      	cmp	r1, r3
 8000fbc:	d908      	bls.n	8000fd0 <__udivmoddi4+0x24c>
 8000fbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fc6:	d22c      	bcs.n	8001022 <__udivmoddi4+0x29e>
 8000fc8:	4299      	cmp	r1, r3
 8000fca:	d92a      	bls.n	8001022 <__udivmoddi4+0x29e>
 8000fcc:	3802      	subs	r0, #2
 8000fce:	4463      	add	r3, ip
 8000fd0:	1a5b      	subs	r3, r3, r1
 8000fd2:	b2a4      	uxth	r4, r4
 8000fd4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fd8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fdc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fe0:	fb01 f307 	mul.w	r3, r1, r7
 8000fe4:	42a3      	cmp	r3, r4
 8000fe6:	d908      	bls.n	8000ffa <__udivmoddi4+0x276>
 8000fe8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fec:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ff0:	d213      	bcs.n	800101a <__udivmoddi4+0x296>
 8000ff2:	42a3      	cmp	r3, r4
 8000ff4:	d911      	bls.n	800101a <__udivmoddi4+0x296>
 8000ff6:	3902      	subs	r1, #2
 8000ff8:	4464      	add	r4, ip
 8000ffa:	1ae4      	subs	r4, r4, r3
 8000ffc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001000:	e739      	b.n	8000e76 <__udivmoddi4+0xf2>
 8001002:	4604      	mov	r4, r0
 8001004:	e6f0      	b.n	8000de8 <__udivmoddi4+0x64>
 8001006:	4608      	mov	r0, r1
 8001008:	e706      	b.n	8000e18 <__udivmoddi4+0x94>
 800100a:	45c8      	cmp	r8, r9
 800100c:	d2ae      	bcs.n	8000f6c <__udivmoddi4+0x1e8>
 800100e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001012:	eb63 0c07 	sbc.w	ip, r3, r7
 8001016:	3801      	subs	r0, #1
 8001018:	e7a8      	b.n	8000f6c <__udivmoddi4+0x1e8>
 800101a:	4631      	mov	r1, r6
 800101c:	e7ed      	b.n	8000ffa <__udivmoddi4+0x276>
 800101e:	4603      	mov	r3, r0
 8001020:	e799      	b.n	8000f56 <__udivmoddi4+0x1d2>
 8001022:	4630      	mov	r0, r6
 8001024:	e7d4      	b.n	8000fd0 <__udivmoddi4+0x24c>
 8001026:	46d6      	mov	lr, sl
 8001028:	e77f      	b.n	8000f2a <__udivmoddi4+0x1a6>
 800102a:	4463      	add	r3, ip
 800102c:	3802      	subs	r0, #2
 800102e:	e74d      	b.n	8000ecc <__udivmoddi4+0x148>
 8001030:	4606      	mov	r6, r0
 8001032:	4623      	mov	r3, r4
 8001034:	4608      	mov	r0, r1
 8001036:	e70f      	b.n	8000e58 <__udivmoddi4+0xd4>
 8001038:	3e02      	subs	r6, #2
 800103a:	4463      	add	r3, ip
 800103c:	e730      	b.n	8000ea0 <__udivmoddi4+0x11c>
 800103e:	bf00      	nop

08001040 <__aeabi_idiv0>:
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <aiInit>:
#endif

ai_buffer *ai_input;
ai_buffer *ai_output;

int aiInit(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
    ai_error err;
    const ai_handle acts[] = { activations };
 800104a:	4b17      	ldr	r3, [pc, #92]	@ (80010a8 <aiInit+0x64>)
 800104c:	603b      	str	r3, [r7, #0]
	#if  NUM_SENSOR == 24
    err = ai_twoline_create_and_init(&allLine, acts, NULL);
	#elif  NUM_SENSOR == 36
    err = ai_threeline_create_and_init(&allLine, acts, NULL);
	#elif  NUM_SENSOR == 48
    err = ai_fourline_create_and_init(&allLine, acts, NULL);
 800104e:	463b      	mov	r3, r7
 8001050:	2200      	movs	r2, #0
 8001052:	4619      	mov	r1, r3
 8001054:	4815      	ldr	r0, [pc, #84]	@ (80010ac <aiInit+0x68>)
 8001056:	f00e f907 	bl	800f268 <ai_fourline_create_and_init>
 800105a:	4603      	mov	r3, r0
 800105c:	607b      	str	r3, [r7, #4]
	#endif
    if (err.type != AI_ERROR_NONE) {
 800105e:	793b      	ldrb	r3, [r7, #4]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d00a      	beq.n	800107a <aiInit+0x36>
        HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "aiInit Error \n"), 100);
 8001064:	4912      	ldr	r1, [pc, #72]	@ (80010b0 <aiInit+0x6c>)
 8001066:	4813      	ldr	r0, [pc, #76]	@ (80010b4 <aiInit+0x70>)
 8001068:	f012 fae2 	bl	8013630 <siprintf>
 800106c:	4603      	mov	r3, r0
 800106e:	b29a      	uxth	r2, r3
 8001070:	2364      	movs	r3, #100	@ 0x64
 8001072:	4910      	ldr	r1, [pc, #64]	@ (80010b4 <aiInit+0x70>)
 8001074:	4810      	ldr	r0, [pc, #64]	@ (80010b8 <aiInit+0x74>)
 8001076:	f007 fd65 	bl	8008b44 <HAL_UART_Transmit>
    ai_output = ai_twoline_outputs_get(allLine, NULL);
#elif NUM_SENSOR == 36
    ai_input = ai_threeline_inputs_get(allLine, NULL);
    ai_output= ai_threeline_outputs_get(allLine, NULL);
#elif NUM_SENSOR == 48
    ai_input = ai_fourline_inputs_get(allLine, NULL);
 800107a:	4b0c      	ldr	r3, [pc, #48]	@ (80010ac <aiInit+0x68>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f00e f965 	bl	800f350 <ai_fourline_inputs_get>
 8001086:	4603      	mov	r3, r0
 8001088:	4a0c      	ldr	r2, [pc, #48]	@ (80010bc <aiInit+0x78>)
 800108a:	6013      	str	r3, [r2, #0]
    ai_output = ai_fourline_outputs_get(allLine, NULL);
 800108c:	4b07      	ldr	r3, [pc, #28]	@ (80010ac <aiInit+0x68>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2100      	movs	r1, #0
 8001092:	4618      	mov	r0, r3
 8001094:	f00e f976 	bl	800f384 <ai_fourline_outputs_get>
 8001098:	4603      	mov	r3, r0
 800109a:	4a09      	ldr	r2, [pc, #36]	@ (80010c0 <aiInit+0x7c>)
 800109c:	6013      	str	r3, [r2, #0]
#else
    HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Invalid NUM_SENSOR \n"), 100);
    return -1;
#endif
    return 0;
 800109e:	2300      	movs	r3, #0
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20001660 	.word	0x20001660
 80010ac:	2000165c 	.word	0x2000165c
 80010b0:	080185c0 	.word	0x080185c0
 80010b4:	20007870 	.word	0x20007870
 80010b8:	200077e8 	.word	0x200077e8
 80010bc:	20002550 	.word	0x20002550
 80010c0:	20002554 	.word	0x20002554

080010c4 <aiRun>:


int aiRun(const ai_float *in_data, ai_float *out_data) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
    ai_i32 n_batch;

    // 1 - Update IO handlers with the data payload
    ai_input[0].data = AI_HANDLE_PTR(in_data);
 80010ce:	4b14      	ldr	r3, [pc, #80]	@ (8001120 <aiRun+0x5c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	605a      	str	r2, [r3, #4]
    ai_output[0].data = AI_HANDLE_PTR(out_data);
 80010d6:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <aiRun+0x60>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	683a      	ldr	r2, [r7, #0]
 80010dc:	605a      	str	r2, [r3, #4]
#if NUM_SENSOR == 24
    n_batch = ai_twoline_run(allLine, &ai_input[0], &ai_output[0]);
#elif NUM_SENSOR == 36
    n_batch = ai_threeline_run(allLine, &ai_input[0], &ai_output[0]);
#elif NUM_SENSOR == 48
    n_batch = ai_fourline_run(allLine, &ai_input[0], &ai_output[0]);
 80010de:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <aiRun+0x64>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001120 <aiRun+0x5c>)
 80010e4:	6811      	ldr	r1, [r2, #0]
 80010e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001124 <aiRun+0x60>)
 80010e8:	6812      	ldr	r2, [r2, #0]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f00e f9a0 	bl	800f430 <ai_fourline_run>
 80010f0:	60f8      	str	r0, [r7, #12]
#else
    HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Invalid NUM_SENSOR \n"), 100);
    return -1;
#endif
    if (n_batch != 1) {
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d00d      	beq.n	8001114 <aiRun+0x50>
        HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "aiRun Error \n"), 100);
 80010f8:	490c      	ldr	r1, [pc, #48]	@ (800112c <aiRun+0x68>)
 80010fa:	480d      	ldr	r0, [pc, #52]	@ (8001130 <aiRun+0x6c>)
 80010fc:	f012 fa98 	bl	8013630 <siprintf>
 8001100:	4603      	mov	r3, r0
 8001102:	b29a      	uxth	r2, r3
 8001104:	2364      	movs	r3, #100	@ 0x64
 8001106:	490a      	ldr	r1, [pc, #40]	@ (8001130 <aiRun+0x6c>)
 8001108:	480a      	ldr	r0, [pc, #40]	@ (8001134 <aiRun+0x70>)
 800110a:	f007 fd1b 	bl	8008b44 <HAL_UART_Transmit>
        return -1;
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	e000      	b.n	8001116 <aiRun+0x52>
    };
    return 0;
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20002550 	.word	0x20002550
 8001124:	20002554 	.word	0x20002554
 8001128:	2000165c 	.word	0x2000165c
 800112c:	080185d0 	.word	0x080185d0
 8001130:	20007870 	.word	0x20007870
 8001134:	200077e8 	.word	0x200077e8

08001138 <CalculateStats>:
float sensorValues[NUM_SENSOR][NUM_READINGS-throwSomenumber] = {0};
float sensorAverages[NUM_SENSOR] = {0};
float sensorStdDevs[NUM_SENSOR] = {0};
int readingCount[NUM_SENSOR] = {0};

void CalculateStats(int sensorIndex) {
 8001138:	b5b0      	push	{r4, r5, r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
    float sum = 0;
 8001140:	f04f 0300 	mov.w	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
    float mean = 0;
 8001146:	f04f 0300 	mov.w	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
    float stdDevSum = 0;
 800114c:	f04f 0300 	mov.w	r3, #0
 8001150:	61bb      	str	r3, [r7, #24]
    int count = readingCount[sensorIndex];
 8001152:	4a49      	ldr	r2, [pc, #292]	@ (8001278 <CalculateStats+0x140>)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115a:	60bb      	str	r3, [r7, #8]

    // 평균 계산
    for (int i = 0; i < count; i++) { sum += sensorValues[sensorIndex][i];}
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	e013      	b.n	800118a <CalculateStats+0x52>
 8001162:	4946      	ldr	r1, [pc, #280]	@ (800127c <CalculateStats+0x144>)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2264      	movs	r2, #100	@ 0x64
 8001168:	fb03 f202 	mul.w	r2, r3, r2
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	4413      	add	r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	440b      	add	r3, r1
 8001174:	edd3 7a00 	vldr	s15, [r3]
 8001178:	ed97 7a07 	vldr	s14, [r7, #28]
 800117c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001180:	edc7 7a07 	vstr	s15, [r7, #28]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	3301      	adds	r3, #1
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	429a      	cmp	r2, r3
 8001190:	dbe7      	blt.n	8001162 <CalculateStats+0x2a>
    mean = sum / count;
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	ee07 3a90 	vmov	s15, r3
 8001198:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800119c:	edd7 6a07 	vldr	s13, [r7, #28]
 80011a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011a4:	edc7 7a03 	vstr	s15, [r7, #12]
    sensorAverages[sensorIndex] = mean;
 80011a8:	4a35      	ldr	r2, [pc, #212]	@ (8001280 <CalculateStats+0x148>)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	4413      	add	r3, r2
 80011b0:	68fa      	ldr	r2, [r7, #12]
 80011b2:	601a      	str	r2, [r3, #0]
    // 표준편차 계산
    for (int i = 0; i < count; i++) { stdDevSum += pow(sensorValues[sensorIndex][i] - mean, 2);}
 80011b4:	2300      	movs	r3, #0
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	e030      	b.n	800121c <CalculateStats+0xe4>
 80011ba:	4930      	ldr	r1, [pc, #192]	@ (800127c <CalculateStats+0x144>)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2264      	movs	r2, #100	@ 0x64
 80011c0:	fb03 f202 	mul.w	r2, r3, r2
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4413      	add	r3, r2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	440b      	add	r3, r1
 80011cc:	ed93 7a00 	vldr	s14, [r3]
 80011d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80011d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011d8:	ee17 0a90 	vmov	r0, s15
 80011dc:	f7ff f9e4 	bl	80005a8 <__aeabi_f2d>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	ed9f 1b22 	vldr	d1, [pc, #136]	@ 8001270 <CalculateStats+0x138>
 80011e8:	ec43 2b10 	vmov	d0, r2, r3
 80011ec:	f016 fa08 	bl	8017600 <pow>
 80011f0:	ec55 4b10 	vmov	r4, r5, d0
 80011f4:	69b8      	ldr	r0, [r7, #24]
 80011f6:	f7ff f9d7 	bl	80005a8 <__aeabi_f2d>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	4620      	mov	r0, r4
 8001200:	4629      	mov	r1, r5
 8001202:	f7ff f873 	bl	80002ec <__adddf3>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4610      	mov	r0, r2
 800120c:	4619      	mov	r1, r3
 800120e:	f7ff fd1b 	bl	8000c48 <__aeabi_d2f>
 8001212:	4603      	mov	r3, r0
 8001214:	61bb      	str	r3, [r7, #24]
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	3301      	adds	r3, #1
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	429a      	cmp	r2, r3
 8001222:	dbca      	blt.n	80011ba <CalculateStats+0x82>
    sensorStdDevs[sensorIndex] = sqrt(stdDevSum / count);
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	ee07 3a90 	vmov	s15, r3
 800122a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800122e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001232:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001236:	ee16 0a90 	vmov	r0, s13
 800123a:	f7ff f9b5 	bl	80005a8 <__aeabi_f2d>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	ec43 2b10 	vmov	d0, r2, r3
 8001246:	f016 fa4b 	bl	80176e0 <sqrt>
 800124a:	ec53 2b10 	vmov	r2, r3, d0
 800124e:	4610      	mov	r0, r2
 8001250:	4619      	mov	r1, r3
 8001252:	f7ff fcf9 	bl	8000c48 <__aeabi_d2f>
 8001256:	4602      	mov	r2, r0
 8001258:	490a      	ldr	r1, [pc, #40]	@ (8001284 <CalculateStats+0x14c>)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	440b      	add	r3, r1
 8001260:	601a      	str	r2, [r3, #0]
}
 8001262:	bf00      	nop
 8001264:	3720      	adds	r7, #32
 8001266:	46bd      	mov	sp, r7
 8001268:	bdb0      	pop	{r4, r5, r7, pc}
 800126a:	bf00      	nop
 800126c:	f3af 8000 	nop.w
 8001270:	00000000 	.word	0x00000000
 8001274:	40000000 	.word	0x40000000
 8001278:	200071d8 	.word	0x200071d8
 800127c:	20002558 	.word	0x20002558
 8001280:	20007058 	.word	0x20007058
 8001284:	20007118 	.word	0x20007118

08001288 <TransmitStats>:

// 평균과 표준편차를 UART로 전송하는 함수
void TransmitStats() {
 8001288:	b5b0      	push	{r4, r5, r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af04      	add	r7, sp, #16
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Sensor Avg Std\r\n"), 100);
 800128e:	4920      	ldr	r1, [pc, #128]	@ (8001310 <TransmitStats+0x88>)
 8001290:	4820      	ldr	r0, [pc, #128]	@ (8001314 <TransmitStats+0x8c>)
 8001292:	f012 f9cd 	bl	8013630 <siprintf>
 8001296:	4603      	mov	r3, r0
 8001298:	b29a      	uxth	r2, r3
 800129a:	2364      	movs	r3, #100	@ 0x64
 800129c:	491d      	ldr	r1, [pc, #116]	@ (8001314 <TransmitStats+0x8c>)
 800129e:	481e      	ldr	r0, [pc, #120]	@ (8001318 <TransmitStats+0x90>)
 80012a0:	f007 fc50 	bl	8008b44 <HAL_UART_Transmit>
    for (int i = 0; i < NUM_SENSOR; i++) {
 80012a4:	2300      	movs	r3, #0
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	e029      	b.n	80012fe <TransmitStats+0x76>
        CalculateStats(i); // 통계 계산
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ff44 	bl	8001138 <CalculateStats>
    	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "%d %.2f %.2f\r\n", i, sensorAverages[i], sensorStdDevs[i]), 100);
 80012b0:	4a1a      	ldr	r2, [pc, #104]	@ (800131c <TransmitStats+0x94>)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4413      	add	r3, r2
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff f974 	bl	80005a8 <__aeabi_f2d>
 80012c0:	4604      	mov	r4, r0
 80012c2:	460d      	mov	r5, r1
 80012c4:	4a16      	ldr	r2, [pc, #88]	@ (8001320 <TransmitStats+0x98>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f96a 	bl	80005a8 <__aeabi_f2d>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012dc:	e9cd 4500 	strd	r4, r5, [sp]
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	4910      	ldr	r1, [pc, #64]	@ (8001324 <TransmitStats+0x9c>)
 80012e4:	480b      	ldr	r0, [pc, #44]	@ (8001314 <TransmitStats+0x8c>)
 80012e6:	f012 f9a3 	bl	8013630 <siprintf>
 80012ea:	4603      	mov	r3, r0
 80012ec:	b29a      	uxth	r2, r3
 80012ee:	2364      	movs	r3, #100	@ 0x64
 80012f0:	4908      	ldr	r1, [pc, #32]	@ (8001314 <TransmitStats+0x8c>)
 80012f2:	4809      	ldr	r0, [pc, #36]	@ (8001318 <TransmitStats+0x90>)
 80012f4:	f007 fc26 	bl	8008b44 <HAL_UART_Transmit>
    for (int i = 0; i < NUM_SENSOR; i++) {
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3301      	adds	r3, #1
 80012fc:	607b      	str	r3, [r7, #4]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b2f      	cmp	r3, #47	@ 0x2f
 8001302:	ddd2      	ble.n	80012aa <TransmitStats+0x22>
    }
}
 8001304:	bf00      	nop
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bdb0      	pop	{r4, r5, r7, pc}
 800130e:	bf00      	nop
 8001310:	080185e0 	.word	0x080185e0
 8001314:	20007870 	.word	0x20007870
 8001318:	200077e8 	.word	0x200077e8
 800131c:	20007058 	.word	0x20007058
 8001320:	20007118 	.word	0x20007118
 8001324:	080185f4 	.word	0x080185f4

08001328 <ResetSensorData>:

void ResetSensorData() {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
    // 모든 센서 값과 읽기 횟수를 0으로 설정
    for (int i = 0; i < NUM_SENSOR; i++) {
 800132e:	2300      	movs	r3, #0
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	e014      	b.n	800135e <ResetSensorData+0x36>
        memset(sensorValues[i], 0, sizeof(sensorValues[i]));
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800133a:	fb02 f303 	mul.w	r3, r2, r3
 800133e:	4a0c      	ldr	r2, [pc, #48]	@ (8001370 <ResetSensorData+0x48>)
 8001340:	4413      	add	r3, r2
 8001342:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f012 fa00 	bl	801374e <memset>
        readingCount[i] = 0;
 800134e:	4a09      	ldr	r2, [pc, #36]	@ (8001374 <ResetSensorData+0x4c>)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2100      	movs	r1, #0
 8001354:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NUM_SENSOR; i++) {
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3301      	adds	r3, #1
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2b2f      	cmp	r3, #47	@ 0x2f
 8001362:	dde7      	ble.n	8001334 <ResetSensorData+0xc>
    }
}
 8001364:	bf00      	nop
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20002558 	.word	0x20002558
 8001374:	200071d8 	.word	0x200071d8

08001378 <InitStats>:

void InitStats(){
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
	for(int i; i<NUM_SENSOR;i++){
 800137e:	e010      	b.n	80013a2 <InitStats+0x2a>
		sensorAverages[i] = 0;
 8001380:	4a0d      	ldr	r2, [pc, #52]	@ (80013b8 <InitStats+0x40>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	f04f 0200 	mov.w	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
		sensorStdDevs[i] = 0;
 800138e:	4a0b      	ldr	r2, [pc, #44]	@ (80013bc <InitStats+0x44>)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	4413      	add	r3, r2
 8001396:	f04f 0200 	mov.w	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
	for(int i; i<NUM_SENSOR;i++){
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	3301      	adds	r3, #1
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b2f      	cmp	r3, #47	@ 0x2f
 80013a6:	ddeb      	ble.n	8001380 <InitStats+0x8>
	}
}
 80013a8:	bf00      	nop
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20007058 	.word	0x20007058
 80013bc:	20007118 	.word	0x20007118

080013c0 <ProcessCommand>:

extern TIM_HandleTypeDef htim2;


void ProcessCommand(uint8_t *commandBuffer)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]

    if (command_in_progress) {
 80013c8:	4b5c      	ldr	r3, [pc, #368]	@ (800153c <ProcessCommand+0x17c>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d006      	beq.n	80013e0 <ProcessCommand+0x20>
        HAL_UART_Transmit(&huart1, (uint8_t*)"Command is currently executing, please wait...\n", 48, 100);
 80013d2:	2364      	movs	r3, #100	@ 0x64
 80013d4:	2230      	movs	r2, #48	@ 0x30
 80013d6:	495a      	ldr	r1, [pc, #360]	@ (8001540 <ProcessCommand+0x180>)
 80013d8:	485a      	ldr	r0, [pc, #360]	@ (8001544 <ProcessCommand+0x184>)
 80013da:	f007 fbb3 	bl	8008b44 <HAL_UART_Transmit>
        return;
 80013de:	e0a9      	b.n	8001534 <ProcessCommand+0x174>
    }

    command_in_progress = 1; // 명령 실행 상태 설정
 80013e0:	4b56      	ldr	r3, [pc, #344]	@ (800153c <ProcessCommand+0x17c>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	701a      	strb	r2, [r3, #0]

    char *command = strtok((char*)commandBuffer, " "); // Command separation
 80013e6:	4958      	ldr	r1, [pc, #352]	@ (8001548 <ProcessCommand+0x188>)
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f012 f9b9 	bl	8013760 <strtok>
 80013ee:	60f8      	str	r0, [r7, #12]
    char *argument = strtok(NULL, " "); // argument seperation
 80013f0:	4955      	ldr	r1, [pc, #340]	@ (8001548 <ProcessCommand+0x188>)
 80013f2:	2000      	movs	r0, #0
 80013f4:	f012 f9b4 	bl	8013760 <strtok>
 80013f8:	60b8      	str	r0, [r7, #8]

    if (strcmp((char*)command, "echo") == 0) {HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "echo\n"), 100);}
 80013fa:	4954      	ldr	r1, [pc, #336]	@ (800154c <ProcessCommand+0x18c>)
 80013fc:	68f8      	ldr	r0, [r7, #12]
 80013fe:	f7fe ff07 	bl	8000210 <strcmp>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d10b      	bne.n	8001420 <ProcessCommand+0x60>
 8001408:	4951      	ldr	r1, [pc, #324]	@ (8001550 <ProcessCommand+0x190>)
 800140a:	4852      	ldr	r0, [pc, #328]	@ (8001554 <ProcessCommand+0x194>)
 800140c:	f012 f910 	bl	8013630 <siprintf>
 8001410:	4603      	mov	r3, r0
 8001412:	b29a      	uxth	r2, r3
 8001414:	2364      	movs	r3, #100	@ 0x64
 8001416:	494f      	ldr	r1, [pc, #316]	@ (8001554 <ProcessCommand+0x194>)
 8001418:	484a      	ldr	r0, [pc, #296]	@ (8001544 <ProcessCommand+0x184>)
 800141a:	f007 fb93 	bl	8008b44 <HAL_UART_Transmit>
 800141e:	e086      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "sensori2c") == 0) {SensorI2CCommand();} //sensori2c
 8001420:	494d      	ldr	r1, [pc, #308]	@ (8001558 <ProcessCommand+0x198>)
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	f7fe fef4 	bl	8000210 <strcmp>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d102      	bne.n	8001434 <ProcessCommand+0x74>
 800142e:	f000 f8ad 	bl	800158c <SensorI2CCommand>
 8001432:	e07c      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "seti2c") == 0) {SetI2CCommand();} //seti2c
 8001434:	4949      	ldr	r1, [pc, #292]	@ (800155c <ProcessCommand+0x19c>)
 8001436:	68f8      	ldr	r0, [r7, #12]
 8001438:	f7fe feea 	bl	8000210 <strcmp>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d102      	bne.n	8001448 <ProcessCommand+0x88>
 8001442:	f000 f99b 	bl	800177c <SetI2CCommand>
 8001446:	e072      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "rev") == 0) {RevCommand(argument);}
 8001448:	4945      	ldr	r1, [pc, #276]	@ (8001560 <ProcessCommand+0x1a0>)
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f7fe fee0 	bl	8000210 <strcmp>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d103      	bne.n	800145e <ProcessCommand+0x9e>
 8001456:	68b8      	ldr	r0, [r7, #8]
 8001458:	f000 fb26 	bl	8001aa8 <RevCommand>
 800145c:	e067      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "lin") == 0) {LinCommand(argument);}
 800145e:	4941      	ldr	r1, [pc, #260]	@ (8001564 <ProcessCommand+0x1a4>)
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	f7fe fed5 	bl	8000210 <strcmp>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d103      	bne.n	8001474 <ProcessCommand+0xb4>
 800146c:	68b8      	ldr	r0, [r7, #8]
 800146e:	f000 fb7f 	bl	8001b70 <LinCommand>
 8001472:	e05c      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "servo") == 0) {ServoCommand(argument);}
 8001474:	493c      	ldr	r1, [pc, #240]	@ (8001568 <ProcessCommand+0x1a8>)
 8001476:	68f8      	ldr	r0, [r7, #12]
 8001478:	f7fe feca 	bl	8000210 <strcmp>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d103      	bne.n	800148a <ProcessCommand+0xca>
 8001482:	68b8      	ldr	r0, [r7, #8]
 8001484:	f000 fbda 	bl	8001c3c <ServoCommand>
 8001488:	e051      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "servo2") == 0) {Servo2Command(argument);}
 800148a:	4938      	ldr	r1, [pc, #224]	@ (800156c <ProcessCommand+0x1ac>)
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f7fe febf 	bl	8000210 <strcmp>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d103      	bne.n	80014a0 <ProcessCommand+0xe0>
 8001498:	68b8      	ldr	r0, [r7, #8]
 800149a:	f000 fc33 	bl	8001d04 <Servo2Command>
 800149e:	e046      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "avg") == 0) {AvgStdCommand();}
 80014a0:	4933      	ldr	r1, [pc, #204]	@ (8001570 <ProcessCommand+0x1b0>)
 80014a2:	68f8      	ldr	r0, [r7, #12]
 80014a4:	f7fe feb4 	bl	8000210 <strcmp>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d102      	bne.n	80014b4 <ProcessCommand+0xf4>
 80014ae:	f000 fc85 	bl	8001dbc <AvgStdCommand>
 80014b2:	e03c      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "inferheati2c") == 0) {InferenceHeatI2CCommand();} //infercnni2c
 80014b4:	492f      	ldr	r1, [pc, #188]	@ (8001574 <ProcessCommand+0x1b4>)
 80014b6:	68f8      	ldr	r0, [r7, #12]
 80014b8:	f7fe feaa 	bl	8000210 <strcmp>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d102      	bne.n	80014c8 <ProcessCommand+0x108>
 80014c2:	f000 fd71 	bl	8001fa8 <InferenceHeatI2CCommand>
 80014c6:	e032      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "pointv") == 0) {PointingVertical();} // (0,20) -> (0,140)
 80014c8:	492b      	ldr	r1, [pc, #172]	@ (8001578 <ProcessCommand+0x1b8>)
 80014ca:	68f8      	ldr	r0, [r7, #12]
 80014cc:	f7fe fea0 	bl	8000210 <strcmp>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d102      	bne.n	80014dc <ProcessCommand+0x11c>
 80014d6:	f001 f893 	bl	8002600 <PointingVertical>
 80014da:	e028      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "pointr") == 0) {PointingRadial();} // (0,20) -> (0,140)
 80014dc:	4927      	ldr	r1, [pc, #156]	@ (800157c <ProcessCommand+0x1bc>)
 80014de:	68f8      	ldr	r0, [r7, #12]
 80014e0:	f7fe fe96 	bl	8000210 <strcmp>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d102      	bne.n	80014f0 <ProcessCommand+0x130>
 80014ea:	f001 fbcb 	bl	8002c84 <PointingRadial>
 80014ee:	e01e      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "ini") == 0) {InitializaionCalibrationCommand();}
 80014f0:	4923      	ldr	r1, [pc, #140]	@ (8001580 <ProcessCommand+0x1c0>)
 80014f2:	68f8      	ldr	r0, [r7, #12]
 80014f4:	f7fe fe8c 	bl	8000210 <strcmp>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d102      	bne.n	8001504 <ProcessCommand+0x144>
 80014fe:	f001 fbe9 	bl	8002cd4 <InitializaionCalibrationCommand>
 8001502:	e014      	b.n	800152e <ProcessCommand+0x16e>
    else if (strcmp((char*)command, "autoi2c") == 0) {AutoI2CCommand();}
 8001504:	491f      	ldr	r1, [pc, #124]	@ (8001584 <ProcessCommand+0x1c4>)
 8001506:	68f8      	ldr	r0, [r7, #12]
 8001508:	f7fe fe82 	bl	8000210 <strcmp>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d102      	bne.n	8001518 <ProcessCommand+0x158>
 8001512:	f001 fe2f 	bl	8003174 <AutoI2CCommand>
 8001516:	e00a      	b.n	800152e <ProcessCommand+0x16e>
    else {HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Please insert correct command\n"), 100);}
 8001518:	491b      	ldr	r1, [pc, #108]	@ (8001588 <ProcessCommand+0x1c8>)
 800151a:	480e      	ldr	r0, [pc, #56]	@ (8001554 <ProcessCommand+0x194>)
 800151c:	f012 f888 	bl	8013630 <siprintf>
 8001520:	4603      	mov	r3, r0
 8001522:	b29a      	uxth	r2, r3
 8001524:	2364      	movs	r3, #100	@ 0x64
 8001526:	490b      	ldr	r1, [pc, #44]	@ (8001554 <ProcessCommand+0x194>)
 8001528:	4806      	ldr	r0, [pc, #24]	@ (8001544 <ProcessCommand+0x184>)
 800152a:	f007 fb0b 	bl	8008b44 <HAL_UART_Transmit>

    command_in_progress = 0; // 명령 실행 완료 상태 해제
 800152e:	4b03      	ldr	r3, [pc, #12]	@ (800153c <ProcessCommand+0x17c>)
 8001530:	2200      	movs	r2, #0
 8001532:	701a      	strb	r2, [r3, #0]
}
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20007298 	.word	0x20007298
 8001540:	08018604 	.word	0x08018604
 8001544:	200077e8 	.word	0x200077e8
 8001548:	08018634 	.word	0x08018634
 800154c:	08018638 	.word	0x08018638
 8001550:	08018640 	.word	0x08018640
 8001554:	20007870 	.word	0x20007870
 8001558:	08018648 	.word	0x08018648
 800155c:	08018654 	.word	0x08018654
 8001560:	0801865c 	.word	0x0801865c
 8001564:	08018660 	.word	0x08018660
 8001568:	08018664 	.word	0x08018664
 800156c:	0801866c 	.word	0x0801866c
 8001570:	08018674 	.word	0x08018674
 8001574:	08018678 	.word	0x08018678
 8001578:	08018688 	.word	0x08018688
 800157c:	08018690 	.word	0x08018690
 8001580:	08018698 	.word	0x08018698
 8001584:	0801869c 	.word	0x0801869c
 8001588:	080186a4 	.word	0x080186a4

0800158c <SensorI2CCommand>:


void SensorI2CCommand(){
 800158c:	b590      	push	{r4, r7, lr}
 800158e:	b089      	sub	sp, #36	@ 0x24
 8001590:	af00      	add	r7, sp, #0
	ResetAllDevices();
 8001592:	f002 ff6b 	bl	800446c <ResetAllDevices>
	setOnAllDevices();
 8001596:	f002 ffe5 	bl	8004564 <setOnAllDevices>
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "sensor test\r\n"), 100);
 800159a:	496b      	ldr	r1, [pc, #428]	@ (8001748 <SensorI2CCommand+0x1bc>)
 800159c:	486b      	ldr	r0, [pc, #428]	@ (800174c <SensorI2CCommand+0x1c0>)
 800159e:	f012 f847 	bl	8013630 <siprintf>
 80015a2:	4603      	mov	r3, r0
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	2364      	movs	r3, #100	@ 0x64
 80015a8:	4968      	ldr	r1, [pc, #416]	@ (800174c <SensorI2CCommand+0x1c0>)
 80015aa:	4869      	ldr	r0, [pc, #420]	@ (8001750 <SensorI2CCommand+0x1c4>)
 80015ac:	f007 faca 	bl	8008b44 <HAL_UART_Transmit>
	uint32_t startTime = 0, endTime = 0, diffTime = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	2300      	movs	r3, #0
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	2300      	movs	r3, #0
 80015ba:	607b      	str	r3, [r7, #4]

    for(int count =0; count < NUM_READINGS; count++){
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
 80015c0:	e0b6      	b.n	8001730 <SensorI2CCommand+0x1a4>
    	uint8_t sensorCount = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	76fb      	strb	r3, [r7, #27]
    	startTime = HAL_GetTick();
 80015c6:	f003 f871 	bl	80046ac <HAL_GetTick>
 80015ca:	60f8      	str	r0, [r7, #12]
		for (int i = 0; i < NUM_SENSOR; i++) {
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
 80015d0:	e054      	b.n	800167c <SensorI2CCommand+0xf0>
			Dev = &vl53l0x_s[i];
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80015d8:	fb02 f303 	mul.w	r3, r2, r3
 80015dc:	4a5d      	ldr	r2, [pc, #372]	@ (8001754 <SensorI2CCommand+0x1c8>)
 80015de:	4413      	add	r3, r2
 80015e0:	4a5d      	ldr	r2, [pc, #372]	@ (8001758 <SensorI2CCommand+0x1cc>)
 80015e2:	6013      	str	r3, [r2, #0]
			VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500us
 80015e4:	4b5c      	ldr	r3, [pc, #368]	@ (8001758 <SensorI2CCommand+0x1cc>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	495c      	ldr	r1, [pc, #368]	@ (800175c <SensorI2CCommand+0x1d0>)
 80015ea:	4618      	mov	r0, r3
 80015ec:	f00a f87e 	bl	800b6ec <VL53L0X_PerformContinuousRangingMeasurement>
			if (RangingData.RangeStatus == 0) {
 80015f0:	4b5a      	ldr	r3, [pc, #360]	@ (800175c <SensorI2CCommand+0x1d0>)
 80015f2:	7e1b      	ldrb	r3, [r3, #24]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d13e      	bne.n	8001676 <SensorI2CCommand+0xea>
			  if (RangingData.RangeMilliMeter < 100) {
 80015f8:	4b58      	ldr	r3, [pc, #352]	@ (800175c <SensorI2CCommand+0x1d0>)
 80015fa:	891b      	ldrh	r3, [r3, #8]
 80015fc:	2b63      	cmp	r3, #99	@ 0x63
 80015fe:	d83a      	bhi.n	8001676 <SensorI2CCommand+0xea>
				  filteredValue[i] = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter);
 8001600:	697a      	ldr	r2, [r7, #20]
 8001602:	4613      	mov	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4a55      	ldr	r2, [pc, #340]	@ (8001760 <SensorI2CCommand+0x1d4>)
 800160c:	4413      	add	r3, r2
 800160e:	4a53      	ldr	r2, [pc, #332]	@ (800175c <SensorI2CCommand+0x1d0>)
 8001610:	8912      	ldrh	r2, [r2, #8]
 8001612:	ee07 2a90 	vmov	s15, r2
 8001616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800161a:	eeb0 0a67 	vmov.f32	s0, s15
 800161e:	4618      	mov	r0, r3
 8001620:	f002 f822 	bl	8003668 <Kalman_Estimate>
 8001624:	eef0 7a40 	vmov.f32	s15, s0
 8001628:	4a4e      	ldr	r2, [pc, #312]	@ (8001764 <SensorI2CCommand+0x1d8>)
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	edc3 7a00 	vstr	s15, [r3]
				  //filteredValue[i] = RangingData.RangeMilliMeter;
				  sensorValues[i][readingCount[i]] = filteredValue[i];
 8001634:	4a4c      	ldr	r2, [pc, #304]	@ (8001768 <SensorI2CCommand+0x1dc>)
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163c:	4949      	ldr	r1, [pc, #292]	@ (8001764 <SensorI2CCommand+0x1d8>)
 800163e:	697a      	ldr	r2, [r7, #20]
 8001640:	0092      	lsls	r2, r2, #2
 8001642:	440a      	add	r2, r1
 8001644:	6812      	ldr	r2, [r2, #0]
 8001646:	4849      	ldr	r0, [pc, #292]	@ (800176c <SensorI2CCommand+0x1e0>)
 8001648:	6979      	ldr	r1, [r7, #20]
 800164a:	2464      	movs	r4, #100	@ 0x64
 800164c:	fb04 f101 	mul.w	r1, r4, r1
 8001650:	440b      	add	r3, r1
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4403      	add	r3, r0
 8001656:	601a      	str	r2, [r3, #0]
				  if(count>throwSomenumber){
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	2b14      	cmp	r3, #20
 800165c:	dd08      	ble.n	8001670 <SensorI2CCommand+0xe4>
				  readingCount[i]++;}
 800165e:	4a42      	ldr	r2, [pc, #264]	@ (8001768 <SensorI2CCommand+0x1dc>)
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	493f      	ldr	r1, [pc, #252]	@ (8001768 <SensorI2CCommand+0x1dc>)
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				  sensorCount++;
 8001670:	7efb      	ldrb	r3, [r7, #27]
 8001672:	3301      	adds	r3, #1
 8001674:	76fb      	strb	r3, [r7, #27]
		for (int i = 0; i < NUM_SENSOR; i++) {
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	3301      	adds	r3, #1
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001680:	dda7      	ble.n	80015d2 <SensorI2CCommand+0x46>
				  //HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d ", RangingData.RangeStatus), 500);
				  // 1 : Sigma Fail | 2 : Signal Fail | 3 : Min Range Fail | 4 : Phase Fail | 5 : Hardware Fail | 255 : No update
			  }
		}
		do {
		    endTime = HAL_GetTick();
 8001682:	f003 f813 	bl	80046ac <HAL_GetTick>
 8001686:	60b8      	str	r0, [r7, #8]
		    diffTime = endTime - startTime;
 8001688:	68ba      	ldr	r2, [r7, #8]
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	607b      	str	r3, [r7, #4]
		} while (diffTime <= TIMBUDGET);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2b64      	cmp	r3, #100	@ 0x64
 8001694:	d9f5      	bls.n	8001682 <SensorI2CCommand+0xf6>
		#ifdef data
		for (int i = 0; i < NUM_SENSOR; i++) {
 8001696:	2300      	movs	r3, #0
 8001698:	613b      	str	r3, [r7, #16]
 800169a:	e018      	b.n	80016ce <SensorI2CCommand+0x142>
			  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.1f ", filteredValue[i]), 500);
 800169c:	4a31      	ldr	r2, [pc, #196]	@ (8001764 <SensorI2CCommand+0x1d8>)
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	4413      	add	r3, r2
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe ff7e 	bl	80005a8 <__aeabi_f2d>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	492f      	ldr	r1, [pc, #188]	@ (8001770 <SensorI2CCommand+0x1e4>)
 80016b2:	4826      	ldr	r0, [pc, #152]	@ (800174c <SensorI2CCommand+0x1c0>)
 80016b4:	f011 ffbc 	bl	8013630 <siprintf>
 80016b8:	4603      	mov	r3, r0
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80016c0:	4922      	ldr	r1, [pc, #136]	@ (800174c <SensorI2CCommand+0x1c0>)
 80016c2:	4823      	ldr	r0, [pc, #140]	@ (8001750 <SensorI2CCommand+0x1c4>)
 80016c4:	f007 fa3e 	bl	8008b44 <HAL_UART_Transmit>
		for (int i = 0; i < NUM_SENSOR; i++) {
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	3301      	adds	r3, #1
 80016cc:	613b      	str	r3, [r7, #16]
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80016d2:	dde3      	ble.n	800169c <SensorI2CCommand+0x110>
		  }
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d ", NUM_READINGS), 100);
 80016d4:	2278      	movs	r2, #120	@ 0x78
 80016d6:	4927      	ldr	r1, [pc, #156]	@ (8001774 <SensorI2CCommand+0x1e8>)
 80016d8:	481c      	ldr	r0, [pc, #112]	@ (800174c <SensorI2CCommand+0x1c0>)
 80016da:	f011 ffa9 	bl	8013630 <siprintf>
 80016de:	4603      	mov	r3, r0
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	2364      	movs	r3, #100	@ 0x64
 80016e4:	4919      	ldr	r1, [pc, #100]	@ (800174c <SensorI2CCommand+0x1c0>)
 80016e6:	481a      	ldr	r0, [pc, #104]	@ (8001750 <SensorI2CCommand+0x1c4>)
 80016e8:	f007 fa2c 	bl	8008b44 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d ", sensorCount), 100);
 80016ec:	7efb      	ldrb	r3, [r7, #27]
 80016ee:	461a      	mov	r2, r3
 80016f0:	4920      	ldr	r1, [pc, #128]	@ (8001774 <SensorI2CCommand+0x1e8>)
 80016f2:	4816      	ldr	r0, [pc, #88]	@ (800174c <SensorI2CCommand+0x1c0>)
 80016f4:	f011 ff9c 	bl	8013630 <siprintf>
 80016f8:	4603      	mov	r3, r0
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	2364      	movs	r3, #100	@ 0x64
 80016fe:	4913      	ldr	r1, [pc, #76]	@ (800174c <SensorI2CCommand+0x1c0>)
 8001700:	4813      	ldr	r0, [pc, #76]	@ (8001750 <SensorI2CCommand+0x1c4>)
 8001702:	f007 fa1f 	bl	8008b44 <HAL_UART_Transmit>

		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu\n", diffTime), 100);
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	491b      	ldr	r1, [pc, #108]	@ (8001778 <SensorI2CCommand+0x1ec>)
 800170a:	4810      	ldr	r0, [pc, #64]	@ (800174c <SensorI2CCommand+0x1c0>)
 800170c:	f011 ff90 	bl	8013630 <siprintf>
 8001710:	4603      	mov	r3, r0
 8001712:	b29a      	uxth	r2, r3
 8001714:	2364      	movs	r3, #100	@ 0x64
 8001716:	490d      	ldr	r1, [pc, #52]	@ (800174c <SensorI2CCommand+0x1c0>)
 8001718:	480d      	ldr	r0, [pc, #52]	@ (8001750 <SensorI2CCommand+0x1c4>)
 800171a:	f007 fa13 	bl	8008b44 <HAL_UART_Transmit>
		#endif
		startTime = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
		endTime = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
		diffTime = 0;
 8001726:	2300      	movs	r3, #0
 8001728:	607b      	str	r3, [r7, #4]
    for(int count =0; count < NUM_READINGS; count++){
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	3301      	adds	r3, #1
 800172e:	61fb      	str	r3, [r7, #28]
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	2b77      	cmp	r3, #119	@ 0x77
 8001734:	f77f af45 	ble.w	80015c2 <SensorI2CCommand+0x36>
    }
    TransmitStats();
 8001738:	f7ff fda6 	bl	8001288 <TransmitStats>
    ResetSensorData();
 800173c:	f7ff fdf4 	bl	8001328 <ResetSensorData>
}
 8001740:	bf00      	nop
 8001742:	3724      	adds	r7, #36	@ 0x24
 8001744:	46bd      	mov	sp, r7
 8001746:	bd90      	pop	{r4, r7, pc}
 8001748:	080186c4 	.word	0x080186c4
 800174c:	20007870 	.word	0x20007870
 8001750:	200077e8 	.word	0x200077e8
 8001754:	20007a60 	.word	0x20007a60
 8001758:	2000c560 	.word	0x2000c560
 800175c:	200078f4 	.word	0x200078f4
 8001760:	200072f4 	.word	0x200072f4
 8001764:	200076b4 	.word	0x200076b4
 8001768:	200071d8 	.word	0x200071d8
 800176c:	20002558 	.word	0x20002558
 8001770:	080186d4 	.word	0x080186d4
 8001774:	080186dc 	.word	0x080186dc
 8001778:	080186e0 	.word	0x080186e0

0800177c <SetI2CCommand>:

void SetI2CCommand(){
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "SetCommand\n\r"), 100);
 8001782:	49b3      	ldr	r1, [pc, #716]	@ (8001a50 <SetI2CCommand+0x2d4>)
 8001784:	48b3      	ldr	r0, [pc, #716]	@ (8001a54 <SetI2CCommand+0x2d8>)
 8001786:	f011 ff53 	bl	8013630 <siprintf>
 800178a:	4603      	mov	r3, r0
 800178c:	b29a      	uxth	r2, r3
 800178e:	2364      	movs	r3, #100	@ 0x64
 8001790:	49b0      	ldr	r1, [pc, #704]	@ (8001a54 <SetI2CCommand+0x2d8>)
 8001792:	48b1      	ldr	r0, [pc, #708]	@ (8001a58 <SetI2CCommand+0x2dc>)
 8001794:	f007 f9d6 	bl	8008b44 <HAL_UART_Transmit>

	ResetAllDevices();
 8001798:	f002 fe68 	bl	800446c <ResetAllDevices>
	memset(vl53l0x_s, 0, sizeof(VL53L0X_Dev_t));
 800179c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80017a0:	2100      	movs	r1, #0
 80017a2:	48ae      	ldr	r0, [pc, #696]	@ (8001a5c <SetI2CCommand+0x2e0>)
 80017a4:	f011 ffd3 	bl	801374e <memset>
  	for (int i = 0; i < NUM_SENSOR; i++) {
 80017a8:	2300      	movs	r3, #0
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	e145      	b.n	8001a3a <SetI2CCommand+0x2be>
  	    uint8_t q = i / 12;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	4aab      	ldr	r2, [pc, #684]	@ (8001a60 <SetI2CCommand+0x2e4>)
 80017b2:	fb82 1203 	smull	r1, r2, r2, r3
 80017b6:	1052      	asrs	r2, r2, #1
 80017b8:	17db      	asrs	r3, r3, #31
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	72fb      	strb	r3, [r7, #11]
  	    uint8_t r = i % 12;
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	4ba7      	ldr	r3, [pc, #668]	@ (8001a60 <SetI2CCommand+0x2e4>)
 80017c2:	fb83 1302 	smull	r1, r3, r3, r2
 80017c6:	1059      	asrs	r1, r3, #1
 80017c8:	17d3      	asrs	r3, r2, #31
 80017ca:	1ac9      	subs	r1, r1, r3
 80017cc:	460b      	mov	r3, r1
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	440b      	add	r3, r1
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	1ad1      	subs	r1, r2, r3
 80017d6:	460b      	mov	r3, r1
 80017d8:	72bb      	strb	r3, [r7, #10]
  	    uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 80017da:	7afb      	ldrb	r3, [r7, #11]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	7aba      	ldrb	r2, [r7, #10]
 80017e2:	2a07      	cmp	r2, #7
 80017e4:	bf8c      	ite	hi
 80017e6:	2201      	movhi	r2, #1
 80017e8:	2200      	movls	r2, #0
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	4413      	add	r3, r2
 80017ee:	727b      	strb	r3, [r7, #9]
  	    uint8_t channel = (r >= 8) ? r - 8 : r;
 80017f0:	7abb      	ldrb	r3, [r7, #10]
 80017f2:	2b07      	cmp	r3, #7
 80017f4:	d903      	bls.n	80017fe <SetI2CCommand+0x82>
 80017f6:	7abb      	ldrb	r3, [r7, #10]
 80017f8:	3b08      	subs	r3, #8
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	e000      	b.n	8001800 <SetI2CCommand+0x84>
 80017fe:	7abb      	ldrb	r3, [r7, #10]
 8001800:	723b      	strb	r3, [r7, #8]

        ResetDevicesExcept(active_device);
 8001802:	7a7b      	ldrb	r3, [r7, #9]
 8001804:	4618      	mov	r0, r3
 8001806:	f002 fe5b 	bl	80044c0 <ResetDevicesExcept>
        setActiveTcaChannel(active_device,channel);
 800180a:	7a3a      	ldrb	r2, [r7, #8]
 800180c:	7a7b      	ldrb	r3, [r7, #9]
 800180e:	4611      	mov	r1, r2
 8001810:	4618      	mov	r0, r3
 8001812:	f002 fe85 	bl	8004520 <setActiveTcaChannel>
  		Dev = &vl53l0x_s[i];
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800181c:	fb02 f303 	mul.w	r3, r2, r3
 8001820:	4a8e      	ldr	r2, [pc, #568]	@ (8001a5c <SetI2CCommand+0x2e0>)
 8001822:	4413      	add	r3, r2
 8001824:	4a8f      	ldr	r2, [pc, #572]	@ (8001a64 <SetI2CCommand+0x2e8>)
 8001826:	6013      	str	r3, [r2, #0]
  		Dev->I2cHandle = &hi2c1;
 8001828:	4b8e      	ldr	r3, [pc, #568]	@ (8001a64 <SetI2CCommand+0x2e8>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a8e      	ldr	r2, [pc, #568]	@ (8001a68 <SetI2CCommand+0x2ec>)
 800182e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  		Dev->I2cDevAddr = VL53L0X_ADDR;
 8001832:	4b8c      	ldr	r3, [pc, #560]	@ (8001a64 <SetI2CCommand+0x2e8>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2252      	movs	r2, #82	@ 0x52
 8001838:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
  		Dev->comms_type = 1;
 800183c:	4b89      	ldr	r3, [pc, #548]	@ (8001a64 <SetI2CCommand+0x2e8>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2201      	movs	r2, #1
 8001842:	f883 2174 	strb.w	r2, [r3, #372]	@ 0x174
  		Dev->comms_speed_khz = 100;
 8001846:	4b87      	ldr	r3, [pc, #540]	@ (8001a64 <SetI2CCommand+0x2e8>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2264      	movs	r2, #100	@ 0x64
 800184c:	f8a3 2176 	strh.w	r2, [r3, #374]	@ 0x176
  		uint8_t newadd = 0x52 + 2*i;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	3329      	adds	r3, #41	@ 0x29
 8001854:	b2db      	uxtb	r3, r3
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	71fb      	strb	r3, [r7, #7]
  		VL53L0X_SetDeviceAddress(Dev, newadd);
 800185a:	4b82      	ldr	r3, [pc, #520]	@ (8001a64 <SetI2CCommand+0x2e8>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	79fa      	ldrb	r2, [r7, #7]
 8001860:	4611      	mov	r1, r2
 8001862:	4618      	mov	r0, r3
 8001864:	f008 fa62 	bl	8009d2c <VL53L0X_SetDeviceAddress>
  		Dev->I2cDevAddr = newadd;
 8001868:	4b7e      	ldr	r3, [pc, #504]	@ (8001a64 <SetI2CCommand+0x2e8>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	79fa      	ldrb	r2, [r7, #7]
 800186e:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

  		VL53L0X_WaitDeviceBooted( Dev );
 8001872:	4b7c      	ldr	r3, [pc, #496]	@ (8001a64 <SetI2CCommand+0x2e8>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f008 fd54 	bl	800a324 <VL53L0X_WaitDeviceBooted>
  		VL53L0X_DataInit( Dev );
 800187c:	4b79      	ldr	r3, [pc, #484]	@ (8001a64 <SetI2CCommand+0x2e8>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f008 fa6b 	bl	8009d5c <VL53L0X_DataInit>
  		VL53L0X_StaticInit( Dev );
 8001886:	4b77      	ldr	r3, [pc, #476]	@ (8001a64 <SetI2CCommand+0x2e8>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f008 fbca 	bl	800a024 <VL53L0X_StaticInit>
  		VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8001890:	4b74      	ldr	r3, [pc, #464]	@ (8001a64 <SetI2CCommand+0x2e8>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2101      	movs	r1, #1
 8001896:	4618      	mov	r0, r3
 8001898:	f008 fde2 	bl	800a460 <VL53L0X_SetDeviceMode>

		VL53L0X_SetReferenceSpads(Dev, refSpadCountHost[i], isApertureSpadsHost[i]);
 800189c:	4b71      	ldr	r3, [pc, #452]	@ (8001a64 <SetI2CCommand+0x2e8>)
 800189e:	6818      	ldr	r0, [r3, #0]
 80018a0:	4a72      	ldr	r2, [pc, #456]	@ (8001a6c <SetI2CCommand+0x2f0>)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80018a8:	4a71      	ldr	r2, [pc, #452]	@ (8001a70 <SetI2CCommand+0x2f4>)
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4413      	add	r3, r2
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	461a      	mov	r2, r3
 80018b2:	f009 feef 	bl	800b694 <VL53L0X_SetReferenceSpads>
  		VL53L0X_SetRefCalibration(Dev, VhvSettingsHost[i], PhaseCalHost[i]);
 80018b6:	4b6b      	ldr	r3, [pc, #428]	@ (8001a64 <SetI2CCommand+0x2e8>)
 80018b8:	6818      	ldr	r0, [r3, #0]
 80018ba:	4a6e      	ldr	r2, [pc, #440]	@ (8001a74 <SetI2CCommand+0x2f8>)
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4413      	add	r3, r2
 80018c0:	7819      	ldrb	r1, [r3, #0]
 80018c2:	4a6d      	ldr	r2, [pc, #436]	@ (8001a78 <SetI2CCommand+0x2fc>)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	4413      	add	r3, r2
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	461a      	mov	r2, r3
 80018cc:	f009 f842 	bl	800a954 <VL53L0X_SetRefCalibration>

  		VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 80018d0:	4b64      	ldr	r3, [pc, #400]	@ (8001a64 <SetI2CCommand+0x2e8>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2201      	movs	r2, #1
 80018d6:	2100      	movs	r1, #0
 80018d8:	4618      	mov	r0, r3
 80018da:	f009 f853 	bl	800a984 <VL53L0X_SetLimitCheckEnable>
  		VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 80018de:	4b61      	ldr	r3, [pc, #388]	@ (8001a64 <SetI2CCommand+0x2e8>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2201      	movs	r2, #1
 80018e4:	2101      	movs	r1, #1
 80018e6:	4618      	mov	r0, r3
 80018e8:	f009 f84c 	bl	800a984 <VL53L0X_SetLimitCheckEnable>
  		VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 80018ec:	4b5d      	ldr	r3, [pc, #372]	@ (8001a64 <SetI2CCommand+0x2e8>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f641 1299 	movw	r2, #6553	@ 0x1999
 80018f4:	2101      	movs	r1, #1
 80018f6:	4618      	mov	r0, r3
 80018f8:	f009 f8f4 	bl	800aae4 <VL53L0X_SetLimitCheckValue>
  		VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 80018fc:	4b59      	ldr	r3, [pc, #356]	@ (8001a64 <SetI2CCommand+0x2e8>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f009 f8ec 	bl	800aae4 <VL53L0X_SetLimitCheckValue>
  		VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 100000);
 800190c:	4b55      	ldr	r3, [pc, #340]	@ (8001a64 <SetI2CCommand+0x2e8>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	495a      	ldr	r1, [pc, #360]	@ (8001a7c <SetI2CCommand+0x300>)
 8001912:	4618      	mov	r0, r3
 8001914:	f008 fe02 	bl	800a51c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
  		VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8001918:	4b52      	ldr	r3, [pc, #328]	@ (8001a64 <SetI2CCommand+0x2e8>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2212      	movs	r2, #18
 800191e:	2100      	movs	r1, #0
 8001920:	4618      	mov	r0, r3
 8001922:	f008 fe21 	bl	800a568 <VL53L0X_SetVcselPulsePeriod>
  		VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8001926:	4b4f      	ldr	r3, [pc, #316]	@ (8001a64 <SetI2CCommand+0x2e8>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	220e      	movs	r2, #14
 800192c:	2101      	movs	r1, #1
 800192e:	4618      	mov	r0, r3
 8001930:	f008 fe1a 	bl	800a568 <VL53L0X_SetVcselPulsePeriod>

		Kalman_Init(&filters[i], Q, R, P, 0);  // Q, R, P
 8001934:	68fa      	ldr	r2, [r7, #12]
 8001936:	4613      	mov	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4413      	add	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4a50      	ldr	r2, [pc, #320]	@ (8001a80 <SetI2CCommand+0x304>)
 8001940:	4413      	add	r3, r2
 8001942:	4a50      	ldr	r2, [pc, #320]	@ (8001a84 <SetI2CCommand+0x308>)
 8001944:	edd2 7a00 	vldr	s15, [r2]
 8001948:	4a4f      	ldr	r2, [pc, #316]	@ (8001a88 <SetI2CCommand+0x30c>)
 800194a:	ed92 7a00 	vldr	s14, [r2]
 800194e:	4a4f      	ldr	r2, [pc, #316]	@ (8001a8c <SetI2CCommand+0x310>)
 8001950:	edd2 6a00 	vldr	s13, [r2]
 8001954:	eddf 1a4e 	vldr	s3, [pc, #312]	@ 8001a90 <SetI2CCommand+0x314>
 8001958:	eeb0 1a66 	vmov.f32	s2, s13
 800195c:	eef0 0a47 	vmov.f32	s1, s14
 8001960:	eeb0 0a67 	vmov.f32	s0, s15
 8001964:	4618      	mov	r0, r3
 8001966:	f001 fe61 	bl	800362c <Kalman_Init>

		#ifdef data
 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d:(",i), 100);
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	4949      	ldr	r1, [pc, #292]	@ (8001a94 <SetI2CCommand+0x318>)
 800196e:	4839      	ldr	r0, [pc, #228]	@ (8001a54 <SetI2CCommand+0x2d8>)
 8001970:	f011 fe5e 	bl	8013630 <siprintf>
 8001974:	4603      	mov	r3, r0
 8001976:	b29a      	uxth	r2, r3
 8001978:	2364      	movs	r3, #100	@ 0x64
 800197a:	4936      	ldr	r1, [pc, #216]	@ (8001a54 <SetI2CCommand+0x2d8>)
 800197c:	4836      	ldr	r0, [pc, #216]	@ (8001a58 <SetI2CCommand+0x2dc>)
 800197e:	f007 f8e1 	bl	8008b44 <HAL_UART_Transmit>
 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02lu ",refSpadCountHost[i]), 100);
 8001982:	4a3a      	ldr	r2, [pc, #232]	@ (8001a6c <SetI2CCommand+0x2f0>)
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800198a:	461a      	mov	r2, r3
 800198c:	4942      	ldr	r1, [pc, #264]	@ (8001a98 <SetI2CCommand+0x31c>)
 800198e:	4831      	ldr	r0, [pc, #196]	@ (8001a54 <SetI2CCommand+0x2d8>)
 8001990:	f011 fe4e 	bl	8013630 <siprintf>
 8001994:	4603      	mov	r3, r0
 8001996:	b29a      	uxth	r2, r3
 8001998:	2364      	movs	r3, #100	@ 0x64
 800199a:	492e      	ldr	r1, [pc, #184]	@ (8001a54 <SetI2CCommand+0x2d8>)
 800199c:	482e      	ldr	r0, [pc, #184]	@ (8001a58 <SetI2CCommand+0x2dc>)
 800199e:	f007 f8d1 	bl	8008b44 <HAL_UART_Transmit>
 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d ",isApertureSpadsHost[i]), 100);
 80019a2:	4a33      	ldr	r2, [pc, #204]	@ (8001a70 <SetI2CCommand+0x2f4>)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	4413      	add	r3, r2
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	461a      	mov	r2, r3
 80019ac:	493b      	ldr	r1, [pc, #236]	@ (8001a9c <SetI2CCommand+0x320>)
 80019ae:	4829      	ldr	r0, [pc, #164]	@ (8001a54 <SetI2CCommand+0x2d8>)
 80019b0:	f011 fe3e 	bl	8013630 <siprintf>
 80019b4:	4603      	mov	r3, r0
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	2364      	movs	r3, #100	@ 0x64
 80019ba:	4926      	ldr	r1, [pc, #152]	@ (8001a54 <SetI2CCommand+0x2d8>)
 80019bc:	4826      	ldr	r0, [pc, #152]	@ (8001a58 <SetI2CCommand+0x2dc>)
 80019be:	f007 f8c1 	bl	8008b44 <HAL_UART_Transmit>
 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d ",VhvSettingsHost[i]), 100);
 80019c2:	4a2c      	ldr	r2, [pc, #176]	@ (8001a74 <SetI2CCommand+0x2f8>)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	4413      	add	r3, r2
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	461a      	mov	r2, r3
 80019cc:	4933      	ldr	r1, [pc, #204]	@ (8001a9c <SetI2CCommand+0x320>)
 80019ce:	4821      	ldr	r0, [pc, #132]	@ (8001a54 <SetI2CCommand+0x2d8>)
 80019d0:	f011 fe2e 	bl	8013630 <siprintf>
 80019d4:	4603      	mov	r3, r0
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	2364      	movs	r3, #100	@ 0x64
 80019da:	491e      	ldr	r1, [pc, #120]	@ (8001a54 <SetI2CCommand+0x2d8>)
 80019dc:	481e      	ldr	r0, [pc, #120]	@ (8001a58 <SetI2CCommand+0x2dc>)
 80019de:	f007 f8b1 	bl	8008b44 <HAL_UART_Transmit>
 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d) ",PhaseCalHost[i]), 100);
 80019e2:	4a25      	ldr	r2, [pc, #148]	@ (8001a78 <SetI2CCommand+0x2fc>)
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4413      	add	r3, r2
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	492c      	ldr	r1, [pc, #176]	@ (8001aa0 <SetI2CCommand+0x324>)
 80019ee:	4819      	ldr	r0, [pc, #100]	@ (8001a54 <SetI2CCommand+0x2d8>)
 80019f0:	f011 fe1e 	bl	8013630 <siprintf>
 80019f4:	4603      	mov	r3, r0
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	2364      	movs	r3, #100	@ 0x64
 80019fa:	4916      	ldr	r1, [pc, #88]	@ (8001a54 <SetI2CCommand+0x2d8>)
 80019fc:	4816      	ldr	r0, [pc, #88]	@ (8001a58 <SetI2CCommand+0x2dc>)
 80019fe:	f007 f8a1 	bl	8008b44 <HAL_UART_Transmit>
 		if(i%12 ==11){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n\r"), 100);}
 8001a02:	68f9      	ldr	r1, [r7, #12]
 8001a04:	4b16      	ldr	r3, [pc, #88]	@ (8001a60 <SetI2CCommand+0x2e4>)
 8001a06:	fb83 2301 	smull	r2, r3, r3, r1
 8001a0a:	105a      	asrs	r2, r3, #1
 8001a0c:	17cb      	asrs	r3, r1, #31
 8001a0e:	1ad2      	subs	r2, r2, r3
 8001a10:	4613      	mov	r3, r2
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	4413      	add	r3, r2
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	1aca      	subs	r2, r1, r3
 8001a1a:	2a0b      	cmp	r2, #11
 8001a1c:	d10a      	bne.n	8001a34 <SetI2CCommand+0x2b8>
 8001a1e:	4921      	ldr	r1, [pc, #132]	@ (8001aa4 <SetI2CCommand+0x328>)
 8001a20:	480c      	ldr	r0, [pc, #48]	@ (8001a54 <SetI2CCommand+0x2d8>)
 8001a22:	f011 fe05 	bl	8013630 <siprintf>
 8001a26:	4603      	mov	r3, r0
 8001a28:	b29a      	uxth	r2, r3
 8001a2a:	2364      	movs	r3, #100	@ 0x64
 8001a2c:	4909      	ldr	r1, [pc, #36]	@ (8001a54 <SetI2CCommand+0x2d8>)
 8001a2e:	480a      	ldr	r0, [pc, #40]	@ (8001a58 <SetI2CCommand+0x2dc>)
 8001a30:	f007 f888 	bl	8008b44 <HAL_UART_Transmit>
  	for (int i = 0; i < NUM_SENSOR; i++) {
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	3301      	adds	r3, #1
 8001a38:	60fb      	str	r3, [r7, #12]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2b2f      	cmp	r3, #47	@ 0x2f
 8001a3e:	f77f aeb6 	ble.w	80017ae <SetI2CCommand+0x32>
		#endif
  	}
  	InitStats();
 8001a42:	f7ff fc99 	bl	8001378 <InitStats>
}
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	080186e8 	.word	0x080186e8
 8001a54:	20007870 	.word	0x20007870
 8001a58:	200077e8 	.word	0x200077e8
 8001a5c:	20007a60 	.word	0x20007a60
 8001a60:	2aaaaaab 	.word	0x2aaaaaab
 8001a64:	2000c560 	.word	0x2000c560
 8001a68:	200072a0 	.word	0x200072a0
 8001a6c:	20000010 	.word	0x20000010
 8001a70:	200000d0 	.word	0x200000d0
 8001a74:	20000100 	.word	0x20000100
 8001a78:	20000130 	.word	0x20000130
 8001a7c:	000186a0 	.word	0x000186a0
 8001a80:	200072f4 	.word	0x200072f4
 8001a84:	20000000 	.word	0x20000000
 8001a88:	20000004 	.word	0x20000004
 8001a8c:	20000008 	.word	0x20000008
 8001a90:	00000000 	.word	0x00000000
 8001a94:	080186f8 	.word	0x080186f8
 8001a98:	08018700 	.word	0x08018700
 8001a9c:	08018708 	.word	0x08018708
 8001aa0:	08018710 	.word	0x08018710
 8001aa4:	08018718 	.word	0x08018718

08001aa8 <RevCommand>:

void RevCommand(char *arg){
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
    int step_rev_angle;
    uint32_t startTime, endTime, elapsedTime;
    if(sscanf(arg, "%d", &step_rev_angle) == 1){
 8001ab0:	f107 0308 	add.w	r3, r7, #8
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4927      	ldr	r1, [pc, #156]	@ (8001b54 <RevCommand+0xac>)
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f011 fdd9 	bl	8013670 <siscanf>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d134      	bne.n	8001b2e <RevCommand+0x86>
        startTime = HAL_GetTick();
 8001ac4:	f002 fdf2 	bl	80046ac <HAL_GetTick>
 8001ac8:	6178      	str	r0, [r7, #20]
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d deg revolution Start \n\r",step_rev_angle), 100);
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	461a      	mov	r2, r3
 8001ace:	4922      	ldr	r1, [pc, #136]	@ (8001b58 <RevCommand+0xb0>)
 8001ad0:	4822      	ldr	r0, [pc, #136]	@ (8001b5c <RevCommand+0xb4>)
 8001ad2:	f011 fdad 	bl	8013630 <siprintf>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	2364      	movs	r3, #100	@ 0x64
 8001adc:	491f      	ldr	r1, [pc, #124]	@ (8001b5c <RevCommand+0xb4>)
 8001ade:	4820      	ldr	r0, [pc, #128]	@ (8001b60 <RevCommand+0xb8>)
 8001ae0:	f007 f830 	bl	8008b44 <HAL_UART_Transmit>
        stepRev(step_rev_angle);
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f002 f8b4 	bl	8003c54 <stepRev>
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d deg revolution End \n\r",step_rev_angle), 100);
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	461a      	mov	r2, r3
 8001af0:	491c      	ldr	r1, [pc, #112]	@ (8001b64 <RevCommand+0xbc>)
 8001af2:	481a      	ldr	r0, [pc, #104]	@ (8001b5c <RevCommand+0xb4>)
 8001af4:	f011 fd9c 	bl	8013630 <siprintf>
 8001af8:	4603      	mov	r3, r0
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	2364      	movs	r3, #100	@ 0x64
 8001afe:	4917      	ldr	r1, [pc, #92]	@ (8001b5c <RevCommand+0xb4>)
 8001b00:	4817      	ldr	r0, [pc, #92]	@ (8001b60 <RevCommand+0xb8>)
 8001b02:	f007 f81f 	bl	8008b44 <HAL_UART_Transmit>
		endTime = HAL_GetTick();
 8001b06:	f002 fdd1 	bl	80046ac <HAL_GetTick>
 8001b0a:	6138      	str	r0, [r7, #16]
		elapsedTime = endTime - startTime;
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	60fb      	str	r3, [r7, #12]
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "Elapsed Time: %lu ms\n\r", elapsedTime), 100);
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	4914      	ldr	r1, [pc, #80]	@ (8001b68 <RevCommand+0xc0>)
 8001b18:	4810      	ldr	r0, [pc, #64]	@ (8001b5c <RevCommand+0xb4>)
 8001b1a:	f011 fd89 	bl	8013630 <siprintf>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	b29a      	uxth	r2, r3
 8001b22:	2364      	movs	r3, #100	@ 0x64
 8001b24:	490d      	ldr	r1, [pc, #52]	@ (8001b5c <RevCommand+0xb4>)
 8001b26:	480e      	ldr	r0, [pc, #56]	@ (8001b60 <RevCommand+0xb8>)
 8001b28:	f007 f80c 	bl	8008b44 <HAL_UART_Transmit>
 8001b2c:	e00a      	b.n	8001b44 <RevCommand+0x9c>
    }else{
    	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
 8001b2e:	490f      	ldr	r1, [pc, #60]	@ (8001b6c <RevCommand+0xc4>)
 8001b30:	480a      	ldr	r0, [pc, #40]	@ (8001b5c <RevCommand+0xb4>)
 8001b32:	f011 fd7d 	bl	8013630 <siprintf>
 8001b36:	4603      	mov	r3, r0
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	2364      	movs	r3, #100	@ 0x64
 8001b3c:	4907      	ldr	r1, [pc, #28]	@ (8001b5c <RevCommand+0xb4>)
 8001b3e:	4808      	ldr	r0, [pc, #32]	@ (8001b60 <RevCommand+0xb8>)
 8001b40:	f007 f800 	bl	8008b44 <HAL_UART_Transmit>
    }
    HAL_Delay(1000); // Delay for 1 second
 8001b44:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b48:	f002 fdbc 	bl	80046c4 <HAL_Delay>
}
 8001b4c:	bf00      	nop
 8001b4e:	3718      	adds	r7, #24
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	0801871c 	.word	0x0801871c
 8001b58:	08018720 	.word	0x08018720
 8001b5c:	20007870 	.word	0x20007870
 8001b60:	200077e8 	.word	0x200077e8
 8001b64:	0801873c 	.word	0x0801873c
 8001b68:	08018758 	.word	0x08018758
 8001b6c:	08018770 	.word	0x08018770

08001b70 <LinCommand>:

void LinCommand(char *arg){
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
    int step_lin_dist = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60bb      	str	r3, [r7, #8]
    uint32_t startTime, endTime, elapsedTime;
    if (sscanf(arg, "%d", &step_lin_dist) == 1) {
 8001b7c:	f107 0308 	add.w	r3, r7, #8
 8001b80:	461a      	mov	r2, r3
 8001b82:	4927      	ldr	r1, [pc, #156]	@ (8001c20 <LinCommand+0xb0>)
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f011 fd73 	bl	8013670 <siscanf>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d134      	bne.n	8001bfa <LinCommand+0x8a>
        startTime = HAL_GetTick();
 8001b90:	f002 fd8c 	bl	80046ac <HAL_GetTick>
 8001b94:	6178      	str	r0, [r7, #20]
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d mm lin Still moving \n\r",step_lin_dist), 100);
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	4922      	ldr	r1, [pc, #136]	@ (8001c24 <LinCommand+0xb4>)
 8001b9c:	4822      	ldr	r0, [pc, #136]	@ (8001c28 <LinCommand+0xb8>)
 8001b9e:	f011 fd47 	bl	8013630 <siprintf>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	b29a      	uxth	r2, r3
 8001ba6:	2364      	movs	r3, #100	@ 0x64
 8001ba8:	491f      	ldr	r1, [pc, #124]	@ (8001c28 <LinCommand+0xb8>)
 8001baa:	4820      	ldr	r0, [pc, #128]	@ (8001c2c <LinCommand+0xbc>)
 8001bac:	f006 ffca 	bl	8008b44 <HAL_UART_Transmit>
        stepLin(step_lin_dist);
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f002 f8b6 	bl	8003d24 <stepLin>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d mm lin End\n\r", step_lin_dist), 100);
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	461a      	mov	r2, r3
 8001bbc:	491c      	ldr	r1, [pc, #112]	@ (8001c30 <LinCommand+0xc0>)
 8001bbe:	481a      	ldr	r0, [pc, #104]	@ (8001c28 <LinCommand+0xb8>)
 8001bc0:	f011 fd36 	bl	8013630 <siprintf>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	2364      	movs	r3, #100	@ 0x64
 8001bca:	4917      	ldr	r1, [pc, #92]	@ (8001c28 <LinCommand+0xb8>)
 8001bcc:	4817      	ldr	r0, [pc, #92]	@ (8001c2c <LinCommand+0xbc>)
 8001bce:	f006 ffb9 	bl	8008b44 <HAL_UART_Transmit>
		endTime = HAL_GetTick();
 8001bd2:	f002 fd6b 	bl	80046ac <HAL_GetTick>
 8001bd6:	6138      	str	r0, [r7, #16]
		elapsedTime = endTime - startTime;
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	60fb      	str	r3, [r7, #12]
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "Elapsed Time: %lu ms\n\r", elapsedTime), 100);
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	4914      	ldr	r1, [pc, #80]	@ (8001c34 <LinCommand+0xc4>)
 8001be4:	4810      	ldr	r0, [pc, #64]	@ (8001c28 <LinCommand+0xb8>)
 8001be6:	f011 fd23 	bl	8013630 <siprintf>
 8001bea:	4603      	mov	r3, r0
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	2364      	movs	r3, #100	@ 0x64
 8001bf0:	490d      	ldr	r1, [pc, #52]	@ (8001c28 <LinCommand+0xb8>)
 8001bf2:	480e      	ldr	r0, [pc, #56]	@ (8001c2c <LinCommand+0xbc>)
 8001bf4:	f006 ffa6 	bl	8008b44 <HAL_UART_Transmit>
 8001bf8:	e00a      	b.n	8001c10 <LinCommand+0xa0>
    } else {
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
 8001bfa:	490f      	ldr	r1, [pc, #60]	@ (8001c38 <LinCommand+0xc8>)
 8001bfc:	480a      	ldr	r0, [pc, #40]	@ (8001c28 <LinCommand+0xb8>)
 8001bfe:	f011 fd17 	bl	8013630 <siprintf>
 8001c02:	4603      	mov	r3, r0
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	2364      	movs	r3, #100	@ 0x64
 8001c08:	4907      	ldr	r1, [pc, #28]	@ (8001c28 <LinCommand+0xb8>)
 8001c0a:	4808      	ldr	r0, [pc, #32]	@ (8001c2c <LinCommand+0xbc>)
 8001c0c:	f006 ff9a 	bl	8008b44 <HAL_UART_Transmit>
    }
    HAL_Delay(1000); // Delay for 1 second
 8001c10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c14:	f002 fd56 	bl	80046c4 <HAL_Delay>
}
 8001c18:	bf00      	nop
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	0801871c 	.word	0x0801871c
 8001c24:	08018780 	.word	0x08018780
 8001c28:	20007870 	.word	0x20007870
 8001c2c:	200077e8 	.word	0x200077e8
 8001c30:	0801879c 	.word	0x0801879c
 8001c34:	08018758 	.word	0x08018758
 8001c38:	08018770 	.word	0x08018770

08001c3c <ServoCommand>:

void ServoCommand(char *arg){
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
    float servo_angle_val = 0;
 8001c44:	f04f 0300 	mov.w	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
    if(sscanf(arg, "%f", &servo_angle_val) == 1) {
 8001c4a:	f107 030c 	add.w	r3, r7, #12
 8001c4e:	461a      	mov	r2, r3
 8001c50:	4925      	ldr	r1, [pc, #148]	@ (8001ce8 <ServoCommand+0xac>)
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f011 fd0c 	bl	8013670 <siscanf>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d135      	bne.n	8001cca <ServoCommand+0x8e>
    	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f servo Still moving \n\r", servo_angle_val), 100);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe fca1 	bl	80005a8 <__aeabi_f2d>
 8001c66:	4602      	mov	r2, r0
 8001c68:	460b      	mov	r3, r1
 8001c6a:	4920      	ldr	r1, [pc, #128]	@ (8001cec <ServoCommand+0xb0>)
 8001c6c:	4820      	ldr	r0, [pc, #128]	@ (8001cf0 <ServoCommand+0xb4>)
 8001c6e:	f011 fcdf 	bl	8013630 <siprintf>
 8001c72:	4603      	mov	r3, r0
 8001c74:	b29a      	uxth	r2, r3
 8001c76:	2364      	movs	r3, #100	@ 0x64
 8001c78:	491d      	ldr	r1, [pc, #116]	@ (8001cf0 <ServoCommand+0xb4>)
 8001c7a:	481e      	ldr	r0, [pc, #120]	@ (8001cf4 <ServoCommand+0xb8>)
 8001c7c:	f006 ff62 	bl	8008b44 <HAL_UART_Transmit>
    	servo_angle(&htim2, TIM_CHANNEL_1, servo_angle_val);
 8001c80:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c88:	ee17 2a90 	vmov	r2, s15
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	481a      	ldr	r0, [pc, #104]	@ (8001cf8 <ServoCommand+0xbc>)
 8001c90:	f002 f8a4 	bl	8003ddc <servo_angle>
    	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f servo End \n\r", servo_angle_val), 100);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7fe fc86 	bl	80005a8 <__aeabi_f2d>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	4916      	ldr	r1, [pc, #88]	@ (8001cfc <ServoCommand+0xc0>)
 8001ca2:	4813      	ldr	r0, [pc, #76]	@ (8001cf0 <ServoCommand+0xb4>)
 8001ca4:	f011 fcc4 	bl	8013630 <siprintf>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	2364      	movs	r3, #100	@ 0x64
 8001cae:	4910      	ldr	r1, [pc, #64]	@ (8001cf0 <ServoCommand+0xb4>)
 8001cb0:	4810      	ldr	r0, [pc, #64]	@ (8001cf4 <ServoCommand+0xb8>)
 8001cb2:	f006 ff47 	bl	8008b44 <HAL_UART_Transmit>
        HAL_Delay(2000); // Delay for 2 seconds
 8001cb6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cba:	f002 fd03 	bl	80046c4 <HAL_Delay>
        servo_angle(&htim2, TIM_CHANNEL_1, 0); // return to servo origin
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	480d      	ldr	r0, [pc, #52]	@ (8001cf8 <ServoCommand+0xbc>)
 8001cc4:	f002 f88a 	bl	8003ddc <servo_angle>
    }else{
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
    }
}
 8001cc8:	e00a      	b.n	8001ce0 <ServoCommand+0xa4>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
 8001cca:	490d      	ldr	r1, [pc, #52]	@ (8001d00 <ServoCommand+0xc4>)
 8001ccc:	4808      	ldr	r0, [pc, #32]	@ (8001cf0 <ServoCommand+0xb4>)
 8001cce:	f011 fcaf 	bl	8013630 <siprintf>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	2364      	movs	r3, #100	@ 0x64
 8001cd8:	4905      	ldr	r1, [pc, #20]	@ (8001cf0 <ServoCommand+0xb4>)
 8001cda:	4806      	ldr	r0, [pc, #24]	@ (8001cf4 <ServoCommand+0xb8>)
 8001cdc:	f006 ff32 	bl	8008b44 <HAL_UART_Transmit>
}
 8001ce0:	bf00      	nop
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	080187ac 	.word	0x080187ac
 8001cec:	080187b0 	.word	0x080187b0
 8001cf0:	20007870 	.word	0x20007870
 8001cf4:	200077e8 	.word	0x200077e8
 8001cf8:	20007798 	.word	0x20007798
 8001cfc:	080187cc 	.word	0x080187cc
 8001d00:	08018770 	.word	0x08018770

08001d04 <Servo2Command>:

void Servo2Command(char *arg){
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
    float servo_angle_val = 0;
 8001d0c:	f04f 0300 	mov.w	r3, #0
 8001d10:	60fb      	str	r3, [r7, #12]
    if(sscanf(arg, "%f", &servo_angle_val) == 1) {
 8001d12:	f107 030c 	add.w	r3, r7, #12
 8001d16:	461a      	mov	r2, r3
 8001d18:	4921      	ldr	r1, [pc, #132]	@ (8001da0 <Servo2Command+0x9c>)
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f011 fca8 	bl	8013670 <siscanf>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d12c      	bne.n	8001d80 <Servo2Command+0x7c>
    	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f servo Still moving \n\r", servo_angle_val), 100);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7fe fc3d 	bl	80005a8 <__aeabi_f2d>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	491c      	ldr	r1, [pc, #112]	@ (8001da4 <Servo2Command+0xa0>)
 8001d34:	481c      	ldr	r0, [pc, #112]	@ (8001da8 <Servo2Command+0xa4>)
 8001d36:	f011 fc7b 	bl	8013630 <siprintf>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	2364      	movs	r3, #100	@ 0x64
 8001d40:	4919      	ldr	r1, [pc, #100]	@ (8001da8 <Servo2Command+0xa4>)
 8001d42:	481a      	ldr	r0, [pc, #104]	@ (8001dac <Servo2Command+0xa8>)
 8001d44:	f006 fefe 	bl	8008b44 <HAL_UART_Transmit>
    	servo_angle(&htim2, TIM_CHANNEL_1, servo_angle_val);
 8001d48:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d50:	ee17 2a90 	vmov	r2, s15
 8001d54:	2100      	movs	r1, #0
 8001d56:	4816      	ldr	r0, [pc, #88]	@ (8001db0 <Servo2Command+0xac>)
 8001d58:	f002 f840 	bl	8003ddc <servo_angle>
    	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f servo End \n\r", servo_angle_val), 100);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe fc22 	bl	80005a8 <__aeabi_f2d>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4912      	ldr	r1, [pc, #72]	@ (8001db4 <Servo2Command+0xb0>)
 8001d6a:	480f      	ldr	r0, [pc, #60]	@ (8001da8 <Servo2Command+0xa4>)
 8001d6c:	f011 fc60 	bl	8013630 <siprintf>
 8001d70:	4603      	mov	r3, r0
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	2364      	movs	r3, #100	@ 0x64
 8001d76:	490c      	ldr	r1, [pc, #48]	@ (8001da8 <Servo2Command+0xa4>)
 8001d78:	480c      	ldr	r0, [pc, #48]	@ (8001dac <Servo2Command+0xa8>)
 8001d7a:	f006 fee3 	bl	8008b44 <HAL_UART_Transmit>
    }else{
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
    }
}
 8001d7e:	e00a      	b.n	8001d96 <Servo2Command+0x92>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
 8001d80:	490d      	ldr	r1, [pc, #52]	@ (8001db8 <Servo2Command+0xb4>)
 8001d82:	4809      	ldr	r0, [pc, #36]	@ (8001da8 <Servo2Command+0xa4>)
 8001d84:	f011 fc54 	bl	8013630 <siprintf>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	2364      	movs	r3, #100	@ 0x64
 8001d8e:	4906      	ldr	r1, [pc, #24]	@ (8001da8 <Servo2Command+0xa4>)
 8001d90:	4806      	ldr	r0, [pc, #24]	@ (8001dac <Servo2Command+0xa8>)
 8001d92:	f006 fed7 	bl	8008b44 <HAL_UART_Transmit>
}
 8001d96:	bf00      	nop
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	080187ac 	.word	0x080187ac
 8001da4:	080187b0 	.word	0x080187b0
 8001da8:	20007870 	.word	0x20007870
 8001dac:	200077e8 	.word	0x200077e8
 8001db0:	20007798 	.word	0x20007798
 8001db4:	080187cc 	.word	0x080187cc
 8001db8:	08018770 	.word	0x08018770

08001dbc <AvgStdCommand>:

void AvgStdCommand(){
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "Avg Std Force Z\n" ), 1000);
 8001dc2:	496f      	ldr	r1, [pc, #444]	@ (8001f80 <AvgStdCommand+0x1c4>)
 8001dc4:	486f      	ldr	r0, [pc, #444]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001dc6:	f011 fc33 	bl	8013630 <siprintf>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	b29a      	uxth	r2, r3
 8001dce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dd2:	496c      	ldr	r1, [pc, #432]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001dd4:	486c      	ldr	r0, [pc, #432]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001dd6:	f006 feb5 	bl	8008b44 <HAL_UART_Transmit>
    for(int i = 0; i < sizeof(Xmean)/sizeof(Xmean[0]); i++) {
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	e02e      	b.n	8001e3e <AvgStdCommand+0x82>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Xmean[i]), 1000);
 8001de0:	4a6a      	ldr	r2, [pc, #424]	@ (8001f8c <AvgStdCommand+0x1d0>)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	4413      	add	r3, r2
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe fbdc 	bl	80005a8 <__aeabi_f2d>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4966      	ldr	r1, [pc, #408]	@ (8001f90 <AvgStdCommand+0x1d4>)
 8001df6:	4863      	ldr	r0, [pc, #396]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001df8:	f011 fc1a 	bl	8013630 <siprintf>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e04:	495f      	ldr	r1, [pc, #380]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001e06:	4860      	ldr	r0, [pc, #384]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001e08:	f006 fe9c 	bl	8008b44 <HAL_UART_Transmit>
        if(i%8==7){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 1000);}
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	425a      	negs	r2, r3
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	f002 0207 	and.w	r2, r2, #7
 8001e18:	bf58      	it	pl
 8001e1a:	4253      	negpl	r3, r2
 8001e1c:	2b07      	cmp	r3, #7
 8001e1e:	d10b      	bne.n	8001e38 <AvgStdCommand+0x7c>
 8001e20:	495c      	ldr	r1, [pc, #368]	@ (8001f94 <AvgStdCommand+0x1d8>)
 8001e22:	4858      	ldr	r0, [pc, #352]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001e24:	f011 fc04 	bl	8013630 <siprintf>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e30:	4954      	ldr	r1, [pc, #336]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001e32:	4855      	ldr	r0, [pc, #340]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001e34:	f006 fe86 	bl	8008b44 <HAL_UART_Transmit>
    for(int i = 0; i < sizeof(Xmean)/sizeof(Xmean[0]); i++) {
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	607b      	str	r3, [r7, #4]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b2f      	cmp	r3, #47	@ 0x2f
 8001e42:	d9cd      	bls.n	8001de0 <AvgStdCommand+0x24>
    }
    for(int i = 0; i < sizeof(Xstd)/sizeof(Xstd[0]); i++) {
 8001e44:	2300      	movs	r3, #0
 8001e46:	603b      	str	r3, [r7, #0]
 8001e48:	e02e      	b.n	8001ea8 <AvgStdCommand+0xec>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Xstd[i]), 1000);
 8001e4a:	4a53      	ldr	r2, [pc, #332]	@ (8001f98 <AvgStdCommand+0x1dc>)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	4413      	add	r3, r2
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7fe fba7 	bl	80005a8 <__aeabi_f2d>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	494c      	ldr	r1, [pc, #304]	@ (8001f90 <AvgStdCommand+0x1d4>)
 8001e60:	4848      	ldr	r0, [pc, #288]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001e62:	f011 fbe5 	bl	8013630 <siprintf>
 8001e66:	4603      	mov	r3, r0
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e6e:	4945      	ldr	r1, [pc, #276]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001e70:	4845      	ldr	r0, [pc, #276]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001e72:	f006 fe67 	bl	8008b44 <HAL_UART_Transmit>
        if(i%8==7){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 1000);}
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	425a      	negs	r2, r3
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	f002 0207 	and.w	r2, r2, #7
 8001e82:	bf58      	it	pl
 8001e84:	4253      	negpl	r3, r2
 8001e86:	2b07      	cmp	r3, #7
 8001e88:	d10b      	bne.n	8001ea2 <AvgStdCommand+0xe6>
 8001e8a:	4942      	ldr	r1, [pc, #264]	@ (8001f94 <AvgStdCommand+0x1d8>)
 8001e8c:	483d      	ldr	r0, [pc, #244]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001e8e:	f011 fbcf 	bl	8013630 <siprintf>
 8001e92:	4603      	mov	r3, r0
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e9a:	493a      	ldr	r1, [pc, #232]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001e9c:	483a      	ldr	r0, [pc, #232]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001e9e:	f006 fe51 	bl	8008b44 <HAL_UART_Transmit>
    for(int i = 0; i < sizeof(Xstd)/sizeof(Xstd[0]); i++) {
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	603b      	str	r3, [r7, #0]
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	2b2f      	cmp	r3, #47	@ 0x2f
 8001eac:	d9cd      	bls.n	8001e4a <AvgStdCommand+0x8e>
    }
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Fminmax[0]), 1000);
 8001eae:	4b3b      	ldr	r3, [pc, #236]	@ (8001f9c <AvgStdCommand+0x1e0>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe fb78 	bl	80005a8 <__aeabi_f2d>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4934      	ldr	r1, [pc, #208]	@ (8001f90 <AvgStdCommand+0x1d4>)
 8001ebe:	4831      	ldr	r0, [pc, #196]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001ec0:	f011 fbb6 	bl	8013630 <siprintf>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ecc:	492d      	ldr	r1, [pc, #180]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001ece:	482e      	ldr	r0, [pc, #184]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001ed0:	f006 fe38 	bl	8008b44 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Fminmax[1]), 1000);
 8001ed4:	4b31      	ldr	r3, [pc, #196]	@ (8001f9c <AvgStdCommand+0x1e0>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe fb65 	bl	80005a8 <__aeabi_f2d>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	492b      	ldr	r1, [pc, #172]	@ (8001f90 <AvgStdCommand+0x1d4>)
 8001ee4:	4827      	ldr	r0, [pc, #156]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001ee6:	f011 fba3 	bl	8013630 <siprintf>
 8001eea:	4603      	mov	r3, r0
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ef2:	4924      	ldr	r1, [pc, #144]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001ef4:	4824      	ldr	r0, [pc, #144]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001ef6:	f006 fe25 	bl	8008b44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 1000);
 8001efa:	4926      	ldr	r1, [pc, #152]	@ (8001f94 <AvgStdCommand+0x1d8>)
 8001efc:	4821      	ldr	r0, [pc, #132]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001efe:	f011 fb97 	bl	8013630 <siprintf>
 8001f02:	4603      	mov	r3, r0
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f0a:	491e      	ldr	r1, [pc, #120]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001f0c:	481e      	ldr	r0, [pc, #120]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001f0e:	f006 fe19 	bl	8008b44 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Zminmax[0]), 1000);
 8001f12:	4b23      	ldr	r3, [pc, #140]	@ (8001fa0 <AvgStdCommand+0x1e4>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fb46 	bl	80005a8 <__aeabi_f2d>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	491b      	ldr	r1, [pc, #108]	@ (8001f90 <AvgStdCommand+0x1d4>)
 8001f22:	4818      	ldr	r0, [pc, #96]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001f24:	f011 fb84 	bl	8013630 <siprintf>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f30:	4914      	ldr	r1, [pc, #80]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001f32:	4815      	ldr	r0, [pc, #84]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001f34:	f006 fe06 	bl	8008b44 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Zminmax[1]), 1000);
 8001f38:	4b19      	ldr	r3, [pc, #100]	@ (8001fa0 <AvgStdCommand+0x1e4>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7fe fb33 	bl	80005a8 <__aeabi_f2d>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	4912      	ldr	r1, [pc, #72]	@ (8001f90 <AvgStdCommand+0x1d4>)
 8001f48:	480e      	ldr	r0, [pc, #56]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001f4a:	f011 fb71 	bl	8013630 <siprintf>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	b29a      	uxth	r2, r3
 8001f52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f56:	490b      	ldr	r1, [pc, #44]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001f58:	480b      	ldr	r0, [pc, #44]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001f5a:	f006 fdf3 	bl	8008b44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 1000);
 8001f5e:	490d      	ldr	r1, [pc, #52]	@ (8001f94 <AvgStdCommand+0x1d8>)
 8001f60:	4808      	ldr	r0, [pc, #32]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001f62:	f011 fb65 	bl	8013630 <siprintf>
 8001f66:	4603      	mov	r3, r0
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f6e:	4905      	ldr	r1, [pc, #20]	@ (8001f84 <AvgStdCommand+0x1c8>)
 8001f70:	4805      	ldr	r0, [pc, #20]	@ (8001f88 <AvgStdCommand+0x1cc>)
 8001f72:	f006 fde7 	bl	8008b44 <HAL_UART_Transmit>
}
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	080187e0 	.word	0x080187e0
 8001f84:	20007870 	.word	0x20007870
 8001f88:	200077e8 	.word	0x200077e8
 8001f8c:	20000178 	.word	0x20000178
 8001f90:	080187f4 	.word	0x080187f4
 8001f94:	080187fc 	.word	0x080187fc
 8001f98:	20000238 	.word	0x20000238
 8001f9c:	200002f8 	.word	0x200002f8
 8001fa0:	20000300 	.word	0x20000300
 8001fa4:	00000000 	.word	0x00000000

08001fa8 <InferenceHeatI2CCommand>:


void InferenceHeatI2CCommand()
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08c      	sub	sp, #48	@ 0x30
 8001fac:	af00      	add	r7, sp, #0
	SetI2CCommand();
 8001fae:	f7ff fbe5 	bl	800177c <SetI2CCommand>
	SensorI2CCommand();
 8001fb2:	f7ff faeb 	bl	800158c <SensorI2CCommand>
	ResetAllDevices();
 8001fb6:	f002 fa59 	bl	800446c <ResetAllDevices>
	setOnAllDevices();
 8001fba:	f002 fad3 	bl	8004564 <setOnAllDevices>
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "sensor test\r\n"), 100);
 8001fbe:	490b      	ldr	r1, [pc, #44]	@ (8001fec <InferenceHeatI2CCommand+0x44>)
 8001fc0:	480b      	ldr	r0, [pc, #44]	@ (8001ff0 <InferenceHeatI2CCommand+0x48>)
 8001fc2:	f011 fb35 	bl	8013630 <siprintf>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	b29a      	uxth	r2, r3
 8001fca:	2364      	movs	r3, #100	@ 0x64
 8001fcc:	4908      	ldr	r1, [pc, #32]	@ (8001ff0 <InferenceHeatI2CCommand+0x48>)
 8001fce:	4809      	ldr	r0, [pc, #36]	@ (8001ff4 <InferenceHeatI2CCommand+0x4c>)
 8001fd0:	f006 fdb8 	bl	8008b44 <HAL_UART_Transmit>
    uint32_t startTime, endTime, diffTime;
    for (int count =0; count <50000;count ++){
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fd8:	e2f8      	b.n	80025cc <InferenceHeatI2CCommand+0x624>
    	uint8_t tofCount =0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    	startTime = HAL_GetTick();
 8001fe0:	f002 fb64 	bl	80046ac <HAL_GetTick>
 8001fe4:	6178      	str	r0, [r7, #20]
        for (int i = 0; i < NUM_SENSOR; i++) {
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fea:	e077      	b.n	80020dc <InferenceHeatI2CCommand+0x134>
 8001fec:	080186c4 	.word	0x080186c4
 8001ff0:	20007870 	.word	0x20007870
 8001ff4:	200077e8 	.word	0x200077e8
            Dev = &vl53l0x_s[i];
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffa:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001ffe:	fb02 f303 	mul.w	r3, r2, r3
 8002002:	4a9b      	ldr	r2, [pc, #620]	@ (8002270 <InferenceHeatI2CCommand+0x2c8>)
 8002004:	4413      	add	r3, r2
 8002006:	4a9b      	ldr	r2, [pc, #620]	@ (8002274 <InferenceHeatI2CCommand+0x2cc>)
 8002008:	6013      	str	r3, [r2, #0]
            VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500 uss
 800200a:	4b9a      	ldr	r3, [pc, #616]	@ (8002274 <InferenceHeatI2CCommand+0x2cc>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	499a      	ldr	r1, [pc, #616]	@ (8002278 <InferenceHeatI2CCommand+0x2d0>)
 8002010:	4618      	mov	r0, r3
 8002012:	f009 fb6b 	bl	800b6ec <VL53L0X_PerformContinuousRangingMeasurement>
            if (RangingData.RangeStatus == 0) {
 8002016:	4b98      	ldr	r3, [pc, #608]	@ (8002278 <InferenceHeatI2CCommand+0x2d0>)
 8002018:	7e1b      	ldrb	r3, [r3, #24]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d15b      	bne.n	80020d6 <InferenceHeatI2CCommand+0x12e>
  			  if (RangingData.RangeMilliMeter < sensorAverages[i]+20) {
 800201e:	4b96      	ldr	r3, [pc, #600]	@ (8002278 <InferenceHeatI2CCommand+0x2d0>)
 8002020:	891b      	ldrh	r3, [r3, #8]
 8002022:	ee07 3a90 	vmov	s15, r3
 8002026:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800202a:	4a94      	ldr	r2, [pc, #592]	@ (800227c <InferenceHeatI2CCommand+0x2d4>)
 800202c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	4413      	add	r3, r2
 8002032:	edd3 7a00 	vldr	s15, [r3]
 8002036:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 800203a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800203e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002046:	d546      	bpl.n	80020d6 <InferenceHeatI2CCommand+0x12e>
            	filteredValue[i] = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter); // 500 us
 8002048:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800204a:	4613      	mov	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	4413      	add	r3, r2
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	4a8b      	ldr	r2, [pc, #556]	@ (8002280 <InferenceHeatI2CCommand+0x2d8>)
 8002054:	4413      	add	r3, r2
 8002056:	4a88      	ldr	r2, [pc, #544]	@ (8002278 <InferenceHeatI2CCommand+0x2d0>)
 8002058:	8912      	ldrh	r2, [r2, #8]
 800205a:	ee07 2a90 	vmov	s15, r2
 800205e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002062:	eeb0 0a67 	vmov.f32	s0, s15
 8002066:	4618      	mov	r0, r3
 8002068:	f001 fafe 	bl	8003668 <Kalman_Estimate>
 800206c:	eef0 7a40 	vmov.f32	s15, s0
 8002070:	4a84      	ldr	r2, [pc, #528]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4413      	add	r3, r2
 8002078:	edc3 7a00 	vstr	s15, [r3]
                filteredValue[i] -= sensorAverages[i];
 800207c:	4a81      	ldr	r2, [pc, #516]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800207e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	ed93 7a00 	vldr	s14, [r3]
 8002088:	4a7c      	ldr	r2, [pc, #496]	@ (800227c <InferenceHeatI2CCommand+0x2d4>)
 800208a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4413      	add	r3, r2
 8002090:	edd3 7a00 	vldr	s15, [r3]
 8002094:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002098:	4a7a      	ldr	r2, [pc, #488]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800209a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	4413      	add	r3, r2
 80020a0:	edc3 7a00 	vstr	s15, [r3]
                //filteredValue[i] -= Xmean[i];
                filteredValue[i] /= Xstd[i];
 80020a4:	4a77      	ldr	r2, [pc, #476]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80020a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	edd3 6a00 	vldr	s13, [r3]
 80020b0:	4a75      	ldr	r2, [pc, #468]	@ (8002288 <InferenceHeatI2CCommand+0x2e0>)
 80020b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	ed93 7a00 	vldr	s14, [r3]
 80020bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020c0:	4a70      	ldr	r2, [pc, #448]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80020c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	edc3 7a00 	vstr	s15, [r3]
                tofCount++;
 80020cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80020d0:	3301      	adds	r3, #1
 80020d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        for (int i = 0; i < NUM_SENSOR; i++) {
 80020d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d8:	3301      	adds	r3, #1
 80020da:	627b      	str	r3, [r7, #36]	@ 0x24
 80020dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020de:	2b2f      	cmp	r3, #47	@ 0x2f
 80020e0:	dd8a      	ble.n	8001ff8 <InferenceHeatI2CCommand+0x50>
  			  }
            }
        }

        in_data[0] = filteredValue[0];
 80020e2:	4b68      	ldr	r3, [pc, #416]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a69      	ldr	r2, [pc, #420]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80020e8:	6013      	str	r3, [r2, #0]
        in_data[1] = filteredValue[1];
 80020ea:	4b66      	ldr	r3, [pc, #408]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	4a67      	ldr	r2, [pc, #412]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80020f0:	6053      	str	r3, [r2, #4]
        in_data[2] = filteredValue[2];
 80020f2:	4b64      	ldr	r3, [pc, #400]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	4a65      	ldr	r2, [pc, #404]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80020f8:	6093      	str	r3, [r2, #8]
        in_data[3] = filteredValue[3];
 80020fa:	4b62      	ldr	r3, [pc, #392]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	4a63      	ldr	r2, [pc, #396]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002100:	60d3      	str	r3, [r2, #12]
        in_data[4] = filteredValue[4];
 8002102:	4b60      	ldr	r3, [pc, #384]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	4a61      	ldr	r2, [pc, #388]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002108:	6113      	str	r3, [r2, #16]
        in_data[5] = filteredValue[5];
 800210a:	4b5e      	ldr	r3, [pc, #376]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	4a5f      	ldr	r2, [pc, #380]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002110:	6153      	str	r3, [r2, #20]
        in_data[6] = filteredValue[6];
 8002112:	4b5c      	ldr	r3, [pc, #368]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	4a5d      	ldr	r2, [pc, #372]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002118:	6193      	str	r3, [r2, #24]
        in_data[7] = filteredValue[7];
 800211a:	4b5a      	ldr	r3, [pc, #360]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	4a5b      	ldr	r2, [pc, #364]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002120:	61d3      	str	r3, [r2, #28]
        in_data[8] = filteredValue[8];
 8002122:	4b58      	ldr	r3, [pc, #352]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002124:	6a1b      	ldr	r3, [r3, #32]
 8002126:	4a59      	ldr	r2, [pc, #356]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002128:	6213      	str	r3, [r2, #32]
        in_data[9] = filteredValue[9];
 800212a:	4b56      	ldr	r3, [pc, #344]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800212c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212e:	4a57      	ldr	r2, [pc, #348]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002130:	6253      	str	r3, [r2, #36]	@ 0x24
        in_data[10] = filteredValue[10];
 8002132:	4b54      	ldr	r3, [pc, #336]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002136:	4a55      	ldr	r2, [pc, #340]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002138:	6293      	str	r3, [r2, #40]	@ 0x28
        in_data[11] = filteredValue[11];
 800213a:	4b52      	ldr	r3, [pc, #328]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800213c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800213e:	4a53      	ldr	r2, [pc, #332]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002140:	62d3      	str	r3, [r2, #44]	@ 0x2c
        in_data[12] = filteredValue[0];
 8002142:	4b50      	ldr	r3, [pc, #320]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a51      	ldr	r2, [pc, #324]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002148:	6313      	str	r3, [r2, #48]	@ 0x30

        in_data[13] = filteredValue[12];
 800214a:	4b4e      	ldr	r3, [pc, #312]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	4a4f      	ldr	r2, [pc, #316]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002150:	6353      	str	r3, [r2, #52]	@ 0x34
        in_data[14] = filteredValue[13];
 8002152:	4b4c      	ldr	r3, [pc, #304]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002156:	4a4d      	ldr	r2, [pc, #308]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002158:	6393      	str	r3, [r2, #56]	@ 0x38
        in_data[15] = filteredValue[14];
 800215a:	4b4a      	ldr	r3, [pc, #296]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800215c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800215e:	4a4b      	ldr	r2, [pc, #300]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002160:	63d3      	str	r3, [r2, #60]	@ 0x3c
        in_data[16] = filteredValue[15];
 8002162:	4b48      	ldr	r3, [pc, #288]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002166:	4a49      	ldr	r2, [pc, #292]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002168:	6413      	str	r3, [r2, #64]	@ 0x40
        in_data[17] = filteredValue[16];
 800216a:	4b46      	ldr	r3, [pc, #280]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	4a47      	ldr	r2, [pc, #284]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002170:	6453      	str	r3, [r2, #68]	@ 0x44
        in_data[18] = filteredValue[17];
 8002172:	4b44      	ldr	r3, [pc, #272]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002176:	4a45      	ldr	r2, [pc, #276]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002178:	6493      	str	r3, [r2, #72]	@ 0x48
        in_data[19] = filteredValue[18];
 800217a:	4b42      	ldr	r3, [pc, #264]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800217c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800217e:	4a43      	ldr	r2, [pc, #268]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002180:	64d3      	str	r3, [r2, #76]	@ 0x4c
        in_data[20] = filteredValue[19];
 8002182:	4b40      	ldr	r3, [pc, #256]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002186:	4a41      	ldr	r2, [pc, #260]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002188:	6513      	str	r3, [r2, #80]	@ 0x50
        in_data[21] = filteredValue[20];
 800218a:	4b3e      	ldr	r3, [pc, #248]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800218c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800218e:	4a3f      	ldr	r2, [pc, #252]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002190:	6553      	str	r3, [r2, #84]	@ 0x54
        in_data[22] = filteredValue[21];
 8002192:	4b3c      	ldr	r3, [pc, #240]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002196:	4a3d      	ldr	r2, [pc, #244]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002198:	6593      	str	r3, [r2, #88]	@ 0x58
        in_data[23] = filteredValue[22];
 800219a:	4b3a      	ldr	r3, [pc, #232]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800219c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219e:	4a3b      	ldr	r2, [pc, #236]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021a0:	65d3      	str	r3, [r2, #92]	@ 0x5c
        in_data[24] = filteredValue[23];
 80021a2:	4b38      	ldr	r3, [pc, #224]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021a6:	4a39      	ldr	r2, [pc, #228]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021a8:	6613      	str	r3, [r2, #96]	@ 0x60
        in_data[25] = filteredValue[12];
 80021aa:	4b36      	ldr	r3, [pc, #216]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	4a37      	ldr	r2, [pc, #220]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021b0:	6653      	str	r3, [r2, #100]	@ 0x64
		#if NUM_SENSOR >= 36
        in_data[26] = filteredValue[24];
 80021b2:	4b34      	ldr	r3, [pc, #208]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b6:	4a35      	ldr	r2, [pc, #212]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021b8:	6693      	str	r3, [r2, #104]	@ 0x68
        in_data[27] = filteredValue[25];
 80021ba:	4b32      	ldr	r3, [pc, #200]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021be:	4a33      	ldr	r2, [pc, #204]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021c0:	66d3      	str	r3, [r2, #108]	@ 0x6c
        in_data[28] = filteredValue[26];
 80021c2:	4b30      	ldr	r3, [pc, #192]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021c6:	4a31      	ldr	r2, [pc, #196]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021c8:	6713      	str	r3, [r2, #112]	@ 0x70
        in_data[29] = filteredValue[27];
 80021ca:	4b2e      	ldr	r3, [pc, #184]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80021ce:	4a2f      	ldr	r2, [pc, #188]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021d0:	6753      	str	r3, [r2, #116]	@ 0x74
        in_data[30] = filteredValue[28];
 80021d2:	4b2c      	ldr	r3, [pc, #176]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d6:	4a2d      	ldr	r2, [pc, #180]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021d8:	6793      	str	r3, [r2, #120]	@ 0x78
        in_data[31] = filteredValue[29];
 80021da:	4b2a      	ldr	r3, [pc, #168]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021de:	4a2b      	ldr	r2, [pc, #172]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021e0:	67d3      	str	r3, [r2, #124]	@ 0x7c
        in_data[32] = filteredValue[30];
 80021e2:	4b28      	ldr	r3, [pc, #160]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80021e6:	4a29      	ldr	r2, [pc, #164]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
        in_data[33] = filteredValue[31];
 80021ec:	4b25      	ldr	r3, [pc, #148]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80021f0:	4a26      	ldr	r2, [pc, #152]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021f2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
        in_data[34] = filteredValue[32];
 80021f6:	4b23      	ldr	r3, [pc, #140]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 80021f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021fc:	4a23      	ldr	r2, [pc, #140]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 80021fe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        in_data[35] = filteredValue[33];
 8002202:	4b20      	ldr	r3, [pc, #128]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002204:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002208:	4a20      	ldr	r2, [pc, #128]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 800220a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
        in_data[36] = filteredValue[34];
 800220e:	4b1d      	ldr	r3, [pc, #116]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002214:	4a1d      	ldr	r2, [pc, #116]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002216:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        in_data[37] = filteredValue[35];
 800221a:	4b1a      	ldr	r3, [pc, #104]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800221c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002220:	4a1a      	ldr	r2, [pc, #104]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002222:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        in_data[38] = filteredValue[24];
 8002226:	4b17      	ldr	r3, [pc, #92]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800222a:	4a18      	ldr	r2, [pc, #96]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 800222c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
		#endif
		#if NUM_SENSOR >= 48
		in_data[39] = filteredValue[36];
 8002230:	4b14      	ldr	r3, [pc, #80]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002236:	4a15      	ldr	r2, [pc, #84]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002238:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
		in_data[40] = filteredValue[37];
 800223c:	4b11      	ldr	r3, [pc, #68]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800223e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002242:	4a12      	ldr	r2, [pc, #72]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002244:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
		in_data[41] = filteredValue[38];
 8002248:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 800224a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800224e:	4a0f      	ldr	r2, [pc, #60]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002250:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
		in_data[42] = filteredValue[39];
 8002254:	4b0b      	ldr	r3, [pc, #44]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002256:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800225a:	4a0c      	ldr	r2, [pc, #48]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 800225c:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
		in_data[43] = filteredValue[40];
 8002260:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <InferenceHeatI2CCommand+0x2dc>)
 8002262:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002266:	4a09      	ldr	r2, [pc, #36]	@ (800228c <InferenceHeatI2CCommand+0x2e4>)
 8002268:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
 800226c:	e010      	b.n	8002290 <InferenceHeatI2CCommand+0x2e8>
 800226e:	bf00      	nop
 8002270:	20007a60 	.word	0x20007a60
 8002274:	2000c560 	.word	0x2000c560
 8002278:	200078f4 	.word	0x200078f4
 800227c:	20007058 	.word	0x20007058
 8002280:	200072f4 	.word	0x200072f4
 8002284:	200076b4 	.word	0x200076b4
 8002288:	20000238 	.word	0x20000238
 800228c:	20002460 	.word	0x20002460
		in_data[44] = filteredValue[41];
 8002290:	4b93      	ldr	r3, [pc, #588]	@ (80024e0 <InferenceHeatI2CCommand+0x538>)
 8002292:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002296:	4a93      	ldr	r2, [pc, #588]	@ (80024e4 <InferenceHeatI2CCommand+0x53c>)
 8002298:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
		in_data[45] = filteredValue[42];
 800229c:	4b90      	ldr	r3, [pc, #576]	@ (80024e0 <InferenceHeatI2CCommand+0x538>)
 800229e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80022a2:	4a90      	ldr	r2, [pc, #576]	@ (80024e4 <InferenceHeatI2CCommand+0x53c>)
 80022a4:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
		in_data[46] = filteredValue[43];
 80022a8:	4b8d      	ldr	r3, [pc, #564]	@ (80024e0 <InferenceHeatI2CCommand+0x538>)
 80022aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80022ae:	4a8d      	ldr	r2, [pc, #564]	@ (80024e4 <InferenceHeatI2CCommand+0x53c>)
 80022b0:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
		in_data[47] = filteredValue[44];
 80022b4:	4b8a      	ldr	r3, [pc, #552]	@ (80024e0 <InferenceHeatI2CCommand+0x538>)
 80022b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80022ba:	4a8a      	ldr	r2, [pc, #552]	@ (80024e4 <InferenceHeatI2CCommand+0x53c>)
 80022bc:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc
		in_data[48] = filteredValue[45];
 80022c0:	4b87      	ldr	r3, [pc, #540]	@ (80024e0 <InferenceHeatI2CCommand+0x538>)
 80022c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80022c6:	4a87      	ldr	r2, [pc, #540]	@ (80024e4 <InferenceHeatI2CCommand+0x53c>)
 80022c8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
		in_data[49] = filteredValue[46];
 80022cc:	4b84      	ldr	r3, [pc, #528]	@ (80024e0 <InferenceHeatI2CCommand+0x538>)
 80022ce:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80022d2:	4a84      	ldr	r2, [pc, #528]	@ (80024e4 <InferenceHeatI2CCommand+0x53c>)
 80022d4:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
		in_data[50] = filteredValue[47];
 80022d8:	4b81      	ldr	r3, [pc, #516]	@ (80024e0 <InferenceHeatI2CCommand+0x538>)
 80022da:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80022de:	4a81      	ldr	r2, [pc, #516]	@ (80024e4 <InferenceHeatI2CCommand+0x53c>)
 80022e0:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
		in_data[51] = filteredValue[36];
 80022e4:	4b7e      	ldr	r3, [pc, #504]	@ (80024e0 <InferenceHeatI2CCommand+0x538>)
 80022e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ea:	4a7e      	ldr	r2, [pc, #504]	@ (80024e4 <InferenceHeatI2CCommand+0x53c>)
 80022ec:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
		#endif

		if(tofCount == NUM_SENSOR){
 80022f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80022f4:	2b30      	cmp	r3, #48	@ 0x30
 80022f6:	f040 8151 	bne.w	800259c <InferenceHeatI2CCommand+0x5f4>
	        for(int i=0; i<NUM_SENSOR;i++){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.1f ", filteredValue[i]), 100);}
 80022fa:	2300      	movs	r3, #0
 80022fc:	623b      	str	r3, [r7, #32]
 80022fe:	e017      	b.n	8002330 <InferenceHeatI2CCommand+0x388>
 8002300:	4a77      	ldr	r2, [pc, #476]	@ (80024e0 <InferenceHeatI2CCommand+0x538>)
 8002302:	6a3b      	ldr	r3, [r7, #32]
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	4413      	add	r3, r2
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4618      	mov	r0, r3
 800230c:	f7fe f94c 	bl	80005a8 <__aeabi_f2d>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	4974      	ldr	r1, [pc, #464]	@ (80024e8 <InferenceHeatI2CCommand+0x540>)
 8002316:	4875      	ldr	r0, [pc, #468]	@ (80024ec <InferenceHeatI2CCommand+0x544>)
 8002318:	f011 f98a 	bl	8013630 <siprintf>
 800231c:	4603      	mov	r3, r0
 800231e:	b29a      	uxth	r2, r3
 8002320:	2364      	movs	r3, #100	@ 0x64
 8002322:	4972      	ldr	r1, [pc, #456]	@ (80024ec <InferenceHeatI2CCommand+0x544>)
 8002324:	4872      	ldr	r0, [pc, #456]	@ (80024f0 <InferenceHeatI2CCommand+0x548>)
 8002326:	f006 fc0d 	bl	8008b44 <HAL_UART_Transmit>
 800232a:	6a3b      	ldr	r3, [r7, #32]
 800232c:	3301      	adds	r3, #1
 800232e:	623b      	str	r3, [r7, #32]
 8002330:	6a3b      	ldr	r3, [r7, #32]
 8002332:	2b2f      	cmp	r3, #47	@ 0x2f
 8002334:	dde4      	ble.n	8002300 <InferenceHeatI2CCommand+0x358>
	        int a =0;
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
			aiRun(in_data,out_data);
 800233a:	496e      	ldr	r1, [pc, #440]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 800233c:	4869      	ldr	r0, [pc, #420]	@ (80024e4 <InferenceHeatI2CCommand+0x53c>)
 800233e:	f7fe fec1 	bl	80010c4 <aiRun>
			float sqSum= out_data[2]*out_data[2] + out_data[3]*out_data[3];
 8002342:	4b6c      	ldr	r3, [pc, #432]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 8002344:	ed93 7a02 	vldr	s14, [r3, #8]
 8002348:	4b6a      	ldr	r3, [pc, #424]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 800234a:	edd3 7a02 	vldr	s15, [r3, #8]
 800234e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002352:	4b68      	ldr	r3, [pc, #416]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 8002354:	edd3 6a03 	vldr	s13, [r3, #12]
 8002358:	4b66      	ldr	r3, [pc, #408]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 800235a:	edd3 7a03 	vldr	s15, [r3, #12]
 800235e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002366:	edc7 7a03 	vstr	s15, [r7, #12]
			//float sqrange = 0.08;
		    uint32_t timestamp = HAL_GetTick();
 800236a:	f002 f99f 	bl	80046ac <HAL_GetTick>
 800236e:	60b8      	str	r0, [r7, #8]
			if(sqSum>=0.97){
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f7fe f919 	bl	80005a8 <__aeabi_f2d>
 8002376:	a358      	add	r3, pc, #352	@ (adr r3, 80024d8 <InferenceHeatI2CCommand+0x530>)
 8002378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800237c:	f7fe fbf2 	bl	8000b64 <__aeabi_dcmpge>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	f000 809f 	beq.w	80024c6 <InferenceHeatI2CCommand+0x51e>
				out_data[0] = (out_data[0] + 1) * (Fminmax[1] - Fminmax[0]) / 2 + Fminmax[0];
 8002388:	4b5a      	ldr	r3, [pc, #360]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 800238a:	edd3 7a00 	vldr	s15, [r3]
 800238e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002392:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002396:	4b58      	ldr	r3, [pc, #352]	@ (80024f8 <InferenceHeatI2CCommand+0x550>)
 8002398:	edd3 6a01 	vldr	s13, [r3, #4]
 800239c:	4b56      	ldr	r3, [pc, #344]	@ (80024f8 <InferenceHeatI2CCommand+0x550>)
 800239e:	edd3 7a00 	vldr	s15, [r3]
 80023a2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80023a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023aa:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80023ae:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80023b2:	4b51      	ldr	r3, [pc, #324]	@ (80024f8 <InferenceHeatI2CCommand+0x550>)
 80023b4:	edd3 7a00 	vldr	s15, [r3]
 80023b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023bc:	4b4d      	ldr	r3, [pc, #308]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 80023be:	edc3 7a00 	vstr	s15, [r3]
				out_data[1] = (out_data[1] + 1) * (Zminmax[1] - Zminmax[0]) / 2 + Zminmax[0];
 80023c2:	4b4c      	ldr	r3, [pc, #304]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 80023c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80023c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80023cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80023d0:	4b4a      	ldr	r3, [pc, #296]	@ (80024fc <InferenceHeatI2CCommand+0x554>)
 80023d2:	edd3 6a01 	vldr	s13, [r3, #4]
 80023d6:	4b49      	ldr	r3, [pc, #292]	@ (80024fc <InferenceHeatI2CCommand+0x554>)
 80023d8:	edd3 7a00 	vldr	s15, [r3]
 80023dc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80023e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023e4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80023e8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80023ec:	4b43      	ldr	r3, [pc, #268]	@ (80024fc <InferenceHeatI2CCommand+0x554>)
 80023ee:	edd3 7a00 	vldr	s15, [r3]
 80023f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023f6:	4b3f      	ldr	r3, [pc, #252]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 80023f8:	edc3 7a01 	vstr	s15, [r3, #4]
				if(out_data[1] >=144){out_data[1]=144;}
 80023fc:	4b3d      	ldr	r3, [pc, #244]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 80023fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8002402:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8002500 <InferenceHeatI2CCommand+0x558>
 8002406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800240a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800240e:	db02      	blt.n	8002416 <InferenceHeatI2CCommand+0x46e>
 8002410:	4b38      	ldr	r3, [pc, #224]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 8002412:	4a3c      	ldr	r2, [pc, #240]	@ (8002504 <InferenceHeatI2CCommand+0x55c>)
 8002414:	605a      	str	r2, [r3, #4]
				if(out_data[1] <=16){out_data[1]=16;}
 8002416:	4b37      	ldr	r3, [pc, #220]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 8002418:	edd3 7a01 	vldr	s15, [r3, #4]
 800241c:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8002420:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002428:	d803      	bhi.n	8002432 <InferenceHeatI2CCommand+0x48a>
 800242a:	4b32      	ldr	r3, [pc, #200]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 800242c:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 8002430:	605a      	str	r2, [r3, #4]
				if(out_data[0]>=Fminmax[0]){
 8002432:	4b30      	ldr	r3, [pc, #192]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 8002434:	ed93 7a00 	vldr	s14, [r3]
 8002438:	4b2f      	ldr	r3, [pc, #188]	@ (80024f8 <InferenceHeatI2CCommand+0x550>)
 800243a:	edd3 7a00 	vldr	s15, [r3]
 800243e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002446:	f2c0 80a9 	blt.w	800259c <InferenceHeatI2CCommand+0x5f4>
					for(int k=0; k<4;k++){
 800244a:	2300      	movs	r3, #0
 800244c:	61fb      	str	r3, [r7, #28]
 800244e:	e018      	b.n	8002482 <InferenceHeatI2CCommand+0x4da>
						HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", out_data[k]), 1000);
 8002450:	4a28      	ldr	r2, [pc, #160]	@ (80024f4 <InferenceHeatI2CCommand+0x54c>)
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe f8a4 	bl	80005a8 <__aeabi_f2d>
 8002460:	4602      	mov	r2, r0
 8002462:	460b      	mov	r3, r1
 8002464:	4928      	ldr	r1, [pc, #160]	@ (8002508 <InferenceHeatI2CCommand+0x560>)
 8002466:	4821      	ldr	r0, [pc, #132]	@ (80024ec <InferenceHeatI2CCommand+0x544>)
 8002468:	f011 f8e2 	bl	8013630 <siprintf>
 800246c:	4603      	mov	r3, r0
 800246e:	b29a      	uxth	r2, r3
 8002470:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002474:	491d      	ldr	r1, [pc, #116]	@ (80024ec <InferenceHeatI2CCommand+0x544>)
 8002476:	481e      	ldr	r0, [pc, #120]	@ (80024f0 <InferenceHeatI2CCommand+0x548>)
 8002478:	f006 fb64 	bl	8008b44 <HAL_UART_Transmit>
					for(int k=0; k<4;k++){
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	3301      	adds	r3, #1
 8002480:	61fb      	str	r3, [r7, #28]
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	2b03      	cmp	r3, #3
 8002486:	dde3      	ble.n	8002450 <InferenceHeatI2CCommand+0x4a8>
					}
					HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", sqSum), 1000);
 8002488:	68f8      	ldr	r0, [r7, #12]
 800248a:	f7fe f88d 	bl	80005a8 <__aeabi_f2d>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	491d      	ldr	r1, [pc, #116]	@ (8002508 <InferenceHeatI2CCommand+0x560>)
 8002494:	4815      	ldr	r0, [pc, #84]	@ (80024ec <InferenceHeatI2CCommand+0x544>)
 8002496:	f011 f8cb 	bl	8013630 <siprintf>
 800249a:	4603      	mov	r3, r0
 800249c:	b29a      	uxth	r2, r3
 800249e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024a2:	4912      	ldr	r1, [pc, #72]	@ (80024ec <InferenceHeatI2CCommand+0x544>)
 80024a4:	4812      	ldr	r0, [pc, #72]	@ (80024f0 <InferenceHeatI2CCommand+0x548>)
 80024a6:	f006 fb4d 	bl	8008b44 <HAL_UART_Transmit>
				    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu ", timestamp), 1000);
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	4917      	ldr	r1, [pc, #92]	@ (800250c <InferenceHeatI2CCommand+0x564>)
 80024ae:	480f      	ldr	r0, [pc, #60]	@ (80024ec <InferenceHeatI2CCommand+0x544>)
 80024b0:	f011 f8be 	bl	8013630 <siprintf>
 80024b4:	4603      	mov	r3, r0
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024bc:	490b      	ldr	r1, [pc, #44]	@ (80024ec <InferenceHeatI2CCommand+0x544>)
 80024be:	480c      	ldr	r0, [pc, #48]	@ (80024f0 <InferenceHeatI2CCommand+0x548>)
 80024c0:	f006 fb40 	bl	8008b44 <HAL_UART_Transmit>
 80024c4:	e06a      	b.n	800259c <InferenceHeatI2CCommand+0x5f4>
				    //HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "1"), 1000);
				}
			}else if(a==1){
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d167      	bne.n	800259c <InferenceHeatI2CCommand+0x5f4>
				for(int k=0; k<4;k++){
 80024cc:	2300      	movs	r3, #0
 80024ce:	61bb      	str	r3, [r7, #24]
 80024d0:	e037      	b.n	8002542 <InferenceHeatI2CCommand+0x59a>
 80024d2:	bf00      	nop
 80024d4:	f3af 8000 	nop.w
 80024d8:	70a3d70a 	.word	0x70a3d70a
 80024dc:	3fef0a3d 	.word	0x3fef0a3d
 80024e0:	200076b4 	.word	0x200076b4
 80024e4:	20002460 	.word	0x20002460
 80024e8:	080186d4 	.word	0x080186d4
 80024ec:	20007870 	.word	0x20007870
 80024f0:	200077e8 	.word	0x200077e8
 80024f4:	20002540 	.word	0x20002540
 80024f8:	200002f8 	.word	0x200002f8
 80024fc:	20000300 	.word	0x20000300
 8002500:	43100000 	.word	0x43100000
 8002504:	43100000 	.word	0x43100000
 8002508:	080187f4 	.word	0x080187f4
 800250c:	08018800 	.word	0x08018800
					HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", out_data[k]), 1000);
 8002510:	4a34      	ldr	r2, [pc, #208]	@ (80025e4 <InferenceHeatI2CCommand+0x63c>)
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4413      	add	r3, r2
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe f844 	bl	80005a8 <__aeabi_f2d>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	4930      	ldr	r1, [pc, #192]	@ (80025e8 <InferenceHeatI2CCommand+0x640>)
 8002526:	4831      	ldr	r0, [pc, #196]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 8002528:	f011 f882 	bl	8013630 <siprintf>
 800252c:	4603      	mov	r3, r0
 800252e:	b29a      	uxth	r2, r3
 8002530:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002534:	492d      	ldr	r1, [pc, #180]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 8002536:	482e      	ldr	r0, [pc, #184]	@ (80025f0 <InferenceHeatI2CCommand+0x648>)
 8002538:	f006 fb04 	bl	8008b44 <HAL_UART_Transmit>
				for(int k=0; k<4;k++){
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	3301      	adds	r3, #1
 8002540:	61bb      	str	r3, [r7, #24]
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	2b03      	cmp	r3, #3
 8002546:	dde3      	ble.n	8002510 <InferenceHeatI2CCommand+0x568>
				}
				HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", sqSum), 1000);
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f7fe f82d 	bl	80005a8 <__aeabi_f2d>
 800254e:	4602      	mov	r2, r0
 8002550:	460b      	mov	r3, r1
 8002552:	4925      	ldr	r1, [pc, #148]	@ (80025e8 <InferenceHeatI2CCommand+0x640>)
 8002554:	4825      	ldr	r0, [pc, #148]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 8002556:	f011 f86b 	bl	8013630 <siprintf>
 800255a:	4603      	mov	r3, r0
 800255c:	b29a      	uxth	r2, r3
 800255e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002562:	4922      	ldr	r1, [pc, #136]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 8002564:	4822      	ldr	r0, [pc, #136]	@ (80025f0 <InferenceHeatI2CCommand+0x648>)
 8002566:	f006 faed 	bl	8008b44 <HAL_UART_Transmit>
			    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu ", timestamp), 1000);
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	4921      	ldr	r1, [pc, #132]	@ (80025f4 <InferenceHeatI2CCommand+0x64c>)
 800256e:	481f      	ldr	r0, [pc, #124]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 8002570:	f011 f85e 	bl	8013630 <siprintf>
 8002574:	4603      	mov	r3, r0
 8002576:	b29a      	uxth	r2, r3
 8002578:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800257c:	491b      	ldr	r1, [pc, #108]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 800257e:	481c      	ldr	r0, [pc, #112]	@ (80025f0 <InferenceHeatI2CCommand+0x648>)
 8002580:	f006 fae0 	bl	8008b44 <HAL_UART_Transmit>
			    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "0"), 1000);
 8002584:	491c      	ldr	r1, [pc, #112]	@ (80025f8 <InferenceHeatI2CCommand+0x650>)
 8002586:	4819      	ldr	r0, [pc, #100]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 8002588:	f011 f852 	bl	8013630 <siprintf>
 800258c:	4603      	mov	r3, r0
 800258e:	b29a      	uxth	r2, r3
 8002590:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002594:	4915      	ldr	r1, [pc, #84]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 8002596:	4816      	ldr	r0, [pc, #88]	@ (80025f0 <InferenceHeatI2CCommand+0x648>)
 8002598:	f006 fad4 	bl	8008b44 <HAL_UART_Transmit>
			}
		}
		do{
			endTime = HAL_GetTick();
 800259c:	f002 f886 	bl	80046ac <HAL_GetTick>
 80025a0:	6078      	str	r0, [r7, #4]
			diffTime = endTime - startTime;
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	603b      	str	r3, [r7, #0]
		}while (diffTime <= TIMBUDGET);
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	2b64      	cmp	r3, #100	@ 0x64
 80025ae:	d9f5      	bls.n	800259c <InferenceHeatI2CCommand+0x5f4>
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 100);
 80025b0:	4912      	ldr	r1, [pc, #72]	@ (80025fc <InferenceHeatI2CCommand+0x654>)
 80025b2:	480e      	ldr	r0, [pc, #56]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 80025b4:	f011 f83c 	bl	8013630 <siprintf>
 80025b8:	4603      	mov	r3, r0
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	2364      	movs	r3, #100	@ 0x64
 80025be:	490b      	ldr	r1, [pc, #44]	@ (80025ec <InferenceHeatI2CCommand+0x644>)
 80025c0:	480b      	ldr	r0, [pc, #44]	@ (80025f0 <InferenceHeatI2CCommand+0x648>)
 80025c2:	f006 fabf 	bl	8008b44 <HAL_UART_Transmit>
    for (int count =0; count <50000;count ++){
 80025c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025c8:	3301      	adds	r3, #1
 80025ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ce:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80025d2:	4293      	cmp	r3, r2
 80025d4:	f77f ad01 	ble.w	8001fda <InferenceHeatI2CCommand+0x32>
    }
}
 80025d8:	bf00      	nop
 80025da:	bf00      	nop
 80025dc:	3730      	adds	r7, #48	@ 0x30
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20002540 	.word	0x20002540
 80025e8:	080187f4 	.word	0x080187f4
 80025ec:	20007870 	.word	0x20007870
 80025f0:	200077e8 	.word	0x200077e8
 80025f4:	08018800 	.word	0x08018800
 80025f8:	08018808 	.word	0x08018808
 80025fc:	080187fc 	.word	0x080187fc

08002600 <PointingVertical>:

void PointingVertical(){
 8002600:	b580      	push	{r7, lr}
 8002602:	b08e      	sub	sp, #56	@ 0x38
 8002604:	af00      	add	r7, sp, #0

	SetI2CCommand();
 8002606:	f7ff f8b9 	bl	800177c <SetI2CCommand>
	SensorI2CCommand();
 800260a:	f7fe ffbf 	bl	800158c <SensorI2CCommand>
	ResetAllDevices();
 800260e:	f001 ff2d 	bl	800446c <ResetAllDevices>
	setOnAllDevices();
 8002612:	f001 ffa7 	bl	8004564 <setOnAllDevices>


	for(int i = 0; i < 5; i++) {
 8002616:	2300      	movs	r3, #0
 8002618:	637b      	str	r3, [r7, #52]	@ 0x34
 800261a:	e31a      	b.n	8002c52 <PointingVertical+0x652>

	    uint32_t ServoStartTime = HAL_GetTick(); // 시작 시간 기록
 800261c:	f002 f846 	bl	80046ac <HAL_GetTick>
 8002620:	61f8      	str	r0, [r7, #28]
	        servo_angle(&htim2, TIM_CHANNEL_1, 10);
 8002622:	220a      	movs	r2, #10
 8002624:	2100      	movs	r1, #0
 8002626:	4808      	ldr	r0, [pc, #32]	@ (8002648 <PointingVertical+0x48>)
 8002628:	f001 fbd8 	bl	8003ddc <servo_angle>
	        HAL_Delay(1000);
 800262c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002630:	f002 f848 	bl	80046c4 <HAL_Delay>
		    while(HAL_GetTick() - ServoStartTime < 7000) {
 8002634:	e2ef      	b.n	8002c16 <PointingVertical+0x616>
	        uint32_t startTime, endTime, diffTime;
	        uint8_t tofCount =0;
 8002636:	2300      	movs	r3, #0
 8002638:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			startTime = HAL_GetTick();
 800263c:	f002 f836 	bl	80046ac <HAL_GetTick>
 8002640:	61b8      	str	r0, [r7, #24]
			for (int i = 0; i < NUM_SENSOR; i++) {
 8002642:	2300      	movs	r3, #0
 8002644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002646:	e073      	b.n	8002730 <PointingVertical+0x130>
 8002648:	20007798 	.word	0x20007798
				Dev = &vl53l0x_s[i];
 800264c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800264e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002652:	fb02 f303 	mul.w	r3, r2, r3
 8002656:	4a9b      	ldr	r2, [pc, #620]	@ (80028c4 <PointingVertical+0x2c4>)
 8002658:	4413      	add	r3, r2
 800265a:	4a9b      	ldr	r2, [pc, #620]	@ (80028c8 <PointingVertical+0x2c8>)
 800265c:	6013      	str	r3, [r2, #0]
				VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500 uss
 800265e:	4b9a      	ldr	r3, [pc, #616]	@ (80028c8 <PointingVertical+0x2c8>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	499a      	ldr	r1, [pc, #616]	@ (80028cc <PointingVertical+0x2cc>)
 8002664:	4618      	mov	r0, r3
 8002666:	f009 f841 	bl	800b6ec <VL53L0X_PerformContinuousRangingMeasurement>
				if (RangingData.RangeStatus == 0) {
 800266a:	4b98      	ldr	r3, [pc, #608]	@ (80028cc <PointingVertical+0x2cc>)
 800266c:	7e1b      	ldrb	r3, [r3, #24]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d15b      	bne.n	800272a <PointingVertical+0x12a>
				  if (RangingData.RangeMilliMeter < sensorAverages[i]+20) {
 8002672:	4b96      	ldr	r3, [pc, #600]	@ (80028cc <PointingVertical+0x2cc>)
 8002674:	891b      	ldrh	r3, [r3, #8]
 8002676:	ee07 3a90 	vmov	s15, r3
 800267a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800267e:	4a94      	ldr	r2, [pc, #592]	@ (80028d0 <PointingVertical+0x2d0>)
 8002680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	4413      	add	r3, r2
 8002686:	edd3 7a00 	vldr	s15, [r3]
 800268a:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 800268e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002692:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800269a:	d546      	bpl.n	800272a <PointingVertical+0x12a>
					filteredValue[i] = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter); // 500 us
 800269c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800269e:	4613      	mov	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	4413      	add	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	4a8b      	ldr	r2, [pc, #556]	@ (80028d4 <PointingVertical+0x2d4>)
 80026a8:	4413      	add	r3, r2
 80026aa:	4a88      	ldr	r2, [pc, #544]	@ (80028cc <PointingVertical+0x2cc>)
 80026ac:	8912      	ldrh	r2, [r2, #8]
 80026ae:	ee07 2a90 	vmov	s15, r2
 80026b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026b6:	eeb0 0a67 	vmov.f32	s0, s15
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 ffd4 	bl	8003668 <Kalman_Estimate>
 80026c0:	eef0 7a40 	vmov.f32	s15, s0
 80026c4:	4a84      	ldr	r2, [pc, #528]	@ (80028d8 <PointingVertical+0x2d8>)
 80026c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	4413      	add	r3, r2
 80026cc:	edc3 7a00 	vstr	s15, [r3]
					filteredValue[i] -= sensorAverages[i];
 80026d0:	4a81      	ldr	r2, [pc, #516]	@ (80028d8 <PointingVertical+0x2d8>)
 80026d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4413      	add	r3, r2
 80026d8:	ed93 7a00 	vldr	s14, [r3]
 80026dc:	4a7c      	ldr	r2, [pc, #496]	@ (80028d0 <PointingVertical+0x2d0>)
 80026de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	edd3 7a00 	vldr	s15, [r3]
 80026e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026ec:	4a7a      	ldr	r2, [pc, #488]	@ (80028d8 <PointingVertical+0x2d8>)
 80026ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	4413      	add	r3, r2
 80026f4:	edc3 7a00 	vstr	s15, [r3]
					//filteredValue[i] -= Xmean[i];
					filteredValue[i] /= Xstd[i];
 80026f8:	4a77      	ldr	r2, [pc, #476]	@ (80028d8 <PointingVertical+0x2d8>)
 80026fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	4413      	add	r3, r2
 8002700:	edd3 6a00 	vldr	s13, [r3]
 8002704:	4a75      	ldr	r2, [pc, #468]	@ (80028dc <PointingVertical+0x2dc>)
 8002706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	4413      	add	r3, r2
 800270c:	ed93 7a00 	vldr	s14, [r3]
 8002710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002714:	4a70      	ldr	r2, [pc, #448]	@ (80028d8 <PointingVertical+0x2d8>)
 8002716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	edc3 7a00 	vstr	s15, [r3]
					tofCount++;
 8002720:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002724:	3301      	adds	r3, #1
 8002726:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			for (int i = 0; i < NUM_SENSOR; i++) {
 800272a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800272c:	3301      	adds	r3, #1
 800272e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002732:	2b2f      	cmp	r3, #47	@ 0x2f
 8002734:	dd8a      	ble.n	800264c <PointingVertical+0x4c>
				  }
				}
			}

			in_data[0] = filteredValue[0];
 8002736:	4b68      	ldr	r3, [pc, #416]	@ (80028d8 <PointingVertical+0x2d8>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a69      	ldr	r2, [pc, #420]	@ (80028e0 <PointingVertical+0x2e0>)
 800273c:	6013      	str	r3, [r2, #0]
			in_data[1] = filteredValue[1];
 800273e:	4b66      	ldr	r3, [pc, #408]	@ (80028d8 <PointingVertical+0x2d8>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	4a67      	ldr	r2, [pc, #412]	@ (80028e0 <PointingVertical+0x2e0>)
 8002744:	6053      	str	r3, [r2, #4]
			in_data[2] = filteredValue[2];
 8002746:	4b64      	ldr	r3, [pc, #400]	@ (80028d8 <PointingVertical+0x2d8>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	4a65      	ldr	r2, [pc, #404]	@ (80028e0 <PointingVertical+0x2e0>)
 800274c:	6093      	str	r3, [r2, #8]
			in_data[3] = filteredValue[3];
 800274e:	4b62      	ldr	r3, [pc, #392]	@ (80028d8 <PointingVertical+0x2d8>)
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	4a63      	ldr	r2, [pc, #396]	@ (80028e0 <PointingVertical+0x2e0>)
 8002754:	60d3      	str	r3, [r2, #12]
			in_data[4] = filteredValue[4];
 8002756:	4b60      	ldr	r3, [pc, #384]	@ (80028d8 <PointingVertical+0x2d8>)
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	4a61      	ldr	r2, [pc, #388]	@ (80028e0 <PointingVertical+0x2e0>)
 800275c:	6113      	str	r3, [r2, #16]
			in_data[5] = filteredValue[5];
 800275e:	4b5e      	ldr	r3, [pc, #376]	@ (80028d8 <PointingVertical+0x2d8>)
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	4a5f      	ldr	r2, [pc, #380]	@ (80028e0 <PointingVertical+0x2e0>)
 8002764:	6153      	str	r3, [r2, #20]
			in_data[6] = filteredValue[6];
 8002766:	4b5c      	ldr	r3, [pc, #368]	@ (80028d8 <PointingVertical+0x2d8>)
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	4a5d      	ldr	r2, [pc, #372]	@ (80028e0 <PointingVertical+0x2e0>)
 800276c:	6193      	str	r3, [r2, #24]
			in_data[7] = filteredValue[7];
 800276e:	4b5a      	ldr	r3, [pc, #360]	@ (80028d8 <PointingVertical+0x2d8>)
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	4a5b      	ldr	r2, [pc, #364]	@ (80028e0 <PointingVertical+0x2e0>)
 8002774:	61d3      	str	r3, [r2, #28]
			in_data[8] = filteredValue[8];
 8002776:	4b58      	ldr	r3, [pc, #352]	@ (80028d8 <PointingVertical+0x2d8>)
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	4a59      	ldr	r2, [pc, #356]	@ (80028e0 <PointingVertical+0x2e0>)
 800277c:	6213      	str	r3, [r2, #32]
			in_data[9] = filteredValue[9];
 800277e:	4b56      	ldr	r3, [pc, #344]	@ (80028d8 <PointingVertical+0x2d8>)
 8002780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002782:	4a57      	ldr	r2, [pc, #348]	@ (80028e0 <PointingVertical+0x2e0>)
 8002784:	6253      	str	r3, [r2, #36]	@ 0x24
			in_data[10] = filteredValue[10];
 8002786:	4b54      	ldr	r3, [pc, #336]	@ (80028d8 <PointingVertical+0x2d8>)
 8002788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800278a:	4a55      	ldr	r2, [pc, #340]	@ (80028e0 <PointingVertical+0x2e0>)
 800278c:	6293      	str	r3, [r2, #40]	@ 0x28
			in_data[11] = filteredValue[11];
 800278e:	4b52      	ldr	r3, [pc, #328]	@ (80028d8 <PointingVertical+0x2d8>)
 8002790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002792:	4a53      	ldr	r2, [pc, #332]	@ (80028e0 <PointingVertical+0x2e0>)
 8002794:	62d3      	str	r3, [r2, #44]	@ 0x2c
			in_data[12] = filteredValue[0];
 8002796:	4b50      	ldr	r3, [pc, #320]	@ (80028d8 <PointingVertical+0x2d8>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a51      	ldr	r2, [pc, #324]	@ (80028e0 <PointingVertical+0x2e0>)
 800279c:	6313      	str	r3, [r2, #48]	@ 0x30

			in_data[13] = filteredValue[12];
 800279e:	4b4e      	ldr	r3, [pc, #312]	@ (80028d8 <PointingVertical+0x2d8>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	4a4f      	ldr	r2, [pc, #316]	@ (80028e0 <PointingVertical+0x2e0>)
 80027a4:	6353      	str	r3, [r2, #52]	@ 0x34
			in_data[14] = filteredValue[13];
 80027a6:	4b4c      	ldr	r3, [pc, #304]	@ (80028d8 <PointingVertical+0x2d8>)
 80027a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027aa:	4a4d      	ldr	r2, [pc, #308]	@ (80028e0 <PointingVertical+0x2e0>)
 80027ac:	6393      	str	r3, [r2, #56]	@ 0x38
			in_data[15] = filteredValue[14];
 80027ae:	4b4a      	ldr	r3, [pc, #296]	@ (80028d8 <PointingVertical+0x2d8>)
 80027b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027b2:	4a4b      	ldr	r2, [pc, #300]	@ (80028e0 <PointingVertical+0x2e0>)
 80027b4:	63d3      	str	r3, [r2, #60]	@ 0x3c
			in_data[16] = filteredValue[15];
 80027b6:	4b48      	ldr	r3, [pc, #288]	@ (80028d8 <PointingVertical+0x2d8>)
 80027b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027ba:	4a49      	ldr	r2, [pc, #292]	@ (80028e0 <PointingVertical+0x2e0>)
 80027bc:	6413      	str	r3, [r2, #64]	@ 0x40
			in_data[17] = filteredValue[16];
 80027be:	4b46      	ldr	r3, [pc, #280]	@ (80028d8 <PointingVertical+0x2d8>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	4a47      	ldr	r2, [pc, #284]	@ (80028e0 <PointingVertical+0x2e0>)
 80027c4:	6453      	str	r3, [r2, #68]	@ 0x44
			in_data[18] = filteredValue[17];
 80027c6:	4b44      	ldr	r3, [pc, #272]	@ (80028d8 <PointingVertical+0x2d8>)
 80027c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ca:	4a45      	ldr	r2, [pc, #276]	@ (80028e0 <PointingVertical+0x2e0>)
 80027cc:	6493      	str	r3, [r2, #72]	@ 0x48
			in_data[19] = filteredValue[18];
 80027ce:	4b42      	ldr	r3, [pc, #264]	@ (80028d8 <PointingVertical+0x2d8>)
 80027d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027d2:	4a43      	ldr	r2, [pc, #268]	@ (80028e0 <PointingVertical+0x2e0>)
 80027d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
			in_data[20] = filteredValue[19];
 80027d6:	4b40      	ldr	r3, [pc, #256]	@ (80028d8 <PointingVertical+0x2d8>)
 80027d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027da:	4a41      	ldr	r2, [pc, #260]	@ (80028e0 <PointingVertical+0x2e0>)
 80027dc:	6513      	str	r3, [r2, #80]	@ 0x50
			in_data[21] = filteredValue[20];
 80027de:	4b3e      	ldr	r3, [pc, #248]	@ (80028d8 <PointingVertical+0x2d8>)
 80027e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027e2:	4a3f      	ldr	r2, [pc, #252]	@ (80028e0 <PointingVertical+0x2e0>)
 80027e4:	6553      	str	r3, [r2, #84]	@ 0x54
			in_data[22] = filteredValue[21];
 80027e6:	4b3c      	ldr	r3, [pc, #240]	@ (80028d8 <PointingVertical+0x2d8>)
 80027e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ea:	4a3d      	ldr	r2, [pc, #244]	@ (80028e0 <PointingVertical+0x2e0>)
 80027ec:	6593      	str	r3, [r2, #88]	@ 0x58
			in_data[23] = filteredValue[22];
 80027ee:	4b3a      	ldr	r3, [pc, #232]	@ (80028d8 <PointingVertical+0x2d8>)
 80027f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f2:	4a3b      	ldr	r2, [pc, #236]	@ (80028e0 <PointingVertical+0x2e0>)
 80027f4:	65d3      	str	r3, [r2, #92]	@ 0x5c
			in_data[24] = filteredValue[23];
 80027f6:	4b38      	ldr	r3, [pc, #224]	@ (80028d8 <PointingVertical+0x2d8>)
 80027f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fa:	4a39      	ldr	r2, [pc, #228]	@ (80028e0 <PointingVertical+0x2e0>)
 80027fc:	6613      	str	r3, [r2, #96]	@ 0x60
			in_data[25] = filteredValue[12];
 80027fe:	4b36      	ldr	r3, [pc, #216]	@ (80028d8 <PointingVertical+0x2d8>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	4a37      	ldr	r2, [pc, #220]	@ (80028e0 <PointingVertical+0x2e0>)
 8002804:	6653      	str	r3, [r2, #100]	@ 0x64
			#if NUM_SENSOR >= 36
			in_data[26] = filteredValue[24];
 8002806:	4b34      	ldr	r3, [pc, #208]	@ (80028d8 <PointingVertical+0x2d8>)
 8002808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800280a:	4a35      	ldr	r2, [pc, #212]	@ (80028e0 <PointingVertical+0x2e0>)
 800280c:	6693      	str	r3, [r2, #104]	@ 0x68
			in_data[27] = filteredValue[25];
 800280e:	4b32      	ldr	r3, [pc, #200]	@ (80028d8 <PointingVertical+0x2d8>)
 8002810:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002812:	4a33      	ldr	r2, [pc, #204]	@ (80028e0 <PointingVertical+0x2e0>)
 8002814:	66d3      	str	r3, [r2, #108]	@ 0x6c
			in_data[28] = filteredValue[26];
 8002816:	4b30      	ldr	r3, [pc, #192]	@ (80028d8 <PointingVertical+0x2d8>)
 8002818:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800281a:	4a31      	ldr	r2, [pc, #196]	@ (80028e0 <PointingVertical+0x2e0>)
 800281c:	6713      	str	r3, [r2, #112]	@ 0x70
			in_data[29] = filteredValue[27];
 800281e:	4b2e      	ldr	r3, [pc, #184]	@ (80028d8 <PointingVertical+0x2d8>)
 8002820:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002822:	4a2f      	ldr	r2, [pc, #188]	@ (80028e0 <PointingVertical+0x2e0>)
 8002824:	6753      	str	r3, [r2, #116]	@ 0x74
			in_data[30] = filteredValue[28];
 8002826:	4b2c      	ldr	r3, [pc, #176]	@ (80028d8 <PointingVertical+0x2d8>)
 8002828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800282a:	4a2d      	ldr	r2, [pc, #180]	@ (80028e0 <PointingVertical+0x2e0>)
 800282c:	6793      	str	r3, [r2, #120]	@ 0x78
			in_data[31] = filteredValue[29];
 800282e:	4b2a      	ldr	r3, [pc, #168]	@ (80028d8 <PointingVertical+0x2d8>)
 8002830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002832:	4a2b      	ldr	r2, [pc, #172]	@ (80028e0 <PointingVertical+0x2e0>)
 8002834:	67d3      	str	r3, [r2, #124]	@ 0x7c
			in_data[32] = filteredValue[30];
 8002836:	4b28      	ldr	r3, [pc, #160]	@ (80028d8 <PointingVertical+0x2d8>)
 8002838:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800283a:	4a29      	ldr	r2, [pc, #164]	@ (80028e0 <PointingVertical+0x2e0>)
 800283c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
			in_data[33] = filteredValue[31];
 8002840:	4b25      	ldr	r3, [pc, #148]	@ (80028d8 <PointingVertical+0x2d8>)
 8002842:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002844:	4a26      	ldr	r2, [pc, #152]	@ (80028e0 <PointingVertical+0x2e0>)
 8002846:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
			in_data[34] = filteredValue[32];
 800284a:	4b23      	ldr	r3, [pc, #140]	@ (80028d8 <PointingVertical+0x2d8>)
 800284c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002850:	4a23      	ldr	r2, [pc, #140]	@ (80028e0 <PointingVertical+0x2e0>)
 8002852:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
			in_data[35] = filteredValue[33];
 8002856:	4b20      	ldr	r3, [pc, #128]	@ (80028d8 <PointingVertical+0x2d8>)
 8002858:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800285c:	4a20      	ldr	r2, [pc, #128]	@ (80028e0 <PointingVertical+0x2e0>)
 800285e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
			in_data[36] = filteredValue[34];
 8002862:	4b1d      	ldr	r3, [pc, #116]	@ (80028d8 <PointingVertical+0x2d8>)
 8002864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002868:	4a1d      	ldr	r2, [pc, #116]	@ (80028e0 <PointingVertical+0x2e0>)
 800286a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
			in_data[37] = filteredValue[35];
 800286e:	4b1a      	ldr	r3, [pc, #104]	@ (80028d8 <PointingVertical+0x2d8>)
 8002870:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002874:	4a1a      	ldr	r2, [pc, #104]	@ (80028e0 <PointingVertical+0x2e0>)
 8002876:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
			in_data[38] = filteredValue[24];
 800287a:	4b17      	ldr	r3, [pc, #92]	@ (80028d8 <PointingVertical+0x2d8>)
 800287c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800287e:	4a18      	ldr	r2, [pc, #96]	@ (80028e0 <PointingVertical+0x2e0>)
 8002880:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
			#endif
			#if NUM_SENSOR >= 48
			in_data[39] = filteredValue[36];
 8002884:	4b14      	ldr	r3, [pc, #80]	@ (80028d8 <PointingVertical+0x2d8>)
 8002886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800288a:	4a15      	ldr	r2, [pc, #84]	@ (80028e0 <PointingVertical+0x2e0>)
 800288c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
			in_data[40] = filteredValue[37];
 8002890:	4b11      	ldr	r3, [pc, #68]	@ (80028d8 <PointingVertical+0x2d8>)
 8002892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002896:	4a12      	ldr	r2, [pc, #72]	@ (80028e0 <PointingVertical+0x2e0>)
 8002898:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
			in_data[41] = filteredValue[38];
 800289c:	4b0e      	ldr	r3, [pc, #56]	@ (80028d8 <PointingVertical+0x2d8>)
 800289e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028a2:	4a0f      	ldr	r2, [pc, #60]	@ (80028e0 <PointingVertical+0x2e0>)
 80028a4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
			in_data[42] = filteredValue[39];
 80028a8:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <PointingVertical+0x2d8>)
 80028aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80028ae:	4a0c      	ldr	r2, [pc, #48]	@ (80028e0 <PointingVertical+0x2e0>)
 80028b0:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
			in_data[43] = filteredValue[40];
 80028b4:	4b08      	ldr	r3, [pc, #32]	@ (80028d8 <PointingVertical+0x2d8>)
 80028b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80028ba:	4a09      	ldr	r2, [pc, #36]	@ (80028e0 <PointingVertical+0x2e0>)
 80028bc:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
 80028c0:	e010      	b.n	80028e4 <PointingVertical+0x2e4>
 80028c2:	bf00      	nop
 80028c4:	20007a60 	.word	0x20007a60
 80028c8:	2000c560 	.word	0x2000c560
 80028cc:	200078f4 	.word	0x200078f4
 80028d0:	20007058 	.word	0x20007058
 80028d4:	200072f4 	.word	0x200072f4
 80028d8:	200076b4 	.word	0x200076b4
 80028dc:	20000238 	.word	0x20000238
 80028e0:	20002460 	.word	0x20002460
			in_data[44] = filteredValue[41];
 80028e4:	4b92      	ldr	r3, [pc, #584]	@ (8002b30 <PointingVertical+0x530>)
 80028e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80028ea:	4a92      	ldr	r2, [pc, #584]	@ (8002b34 <PointingVertical+0x534>)
 80028ec:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
			in_data[45] = filteredValue[42];
 80028f0:	4b8f      	ldr	r3, [pc, #572]	@ (8002b30 <PointingVertical+0x530>)
 80028f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80028f6:	4a8f      	ldr	r2, [pc, #572]	@ (8002b34 <PointingVertical+0x534>)
 80028f8:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
			in_data[46] = filteredValue[43];
 80028fc:	4b8c      	ldr	r3, [pc, #560]	@ (8002b30 <PointingVertical+0x530>)
 80028fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002902:	4a8c      	ldr	r2, [pc, #560]	@ (8002b34 <PointingVertical+0x534>)
 8002904:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
			in_data[47] = filteredValue[44];
 8002908:	4b89      	ldr	r3, [pc, #548]	@ (8002b30 <PointingVertical+0x530>)
 800290a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800290e:	4a89      	ldr	r2, [pc, #548]	@ (8002b34 <PointingVertical+0x534>)
 8002910:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc
			in_data[48] = filteredValue[45];
 8002914:	4b86      	ldr	r3, [pc, #536]	@ (8002b30 <PointingVertical+0x530>)
 8002916:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800291a:	4a86      	ldr	r2, [pc, #536]	@ (8002b34 <PointingVertical+0x534>)
 800291c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
			in_data[49] = filteredValue[46];
 8002920:	4b83      	ldr	r3, [pc, #524]	@ (8002b30 <PointingVertical+0x530>)
 8002922:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002926:	4a83      	ldr	r2, [pc, #524]	@ (8002b34 <PointingVertical+0x534>)
 8002928:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
			in_data[50] = filteredValue[47];
 800292c:	4b80      	ldr	r3, [pc, #512]	@ (8002b30 <PointingVertical+0x530>)
 800292e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002932:	4a80      	ldr	r2, [pc, #512]	@ (8002b34 <PointingVertical+0x534>)
 8002934:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
			in_data[51] = filteredValue[36];
 8002938:	4b7d      	ldr	r3, [pc, #500]	@ (8002b30 <PointingVertical+0x530>)
 800293a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800293e:	4a7d      	ldr	r2, [pc, #500]	@ (8002b34 <PointingVertical+0x534>)
 8002940:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
			#endif

			if(tofCount == NUM_SENSOR){
 8002944:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002948:	2b30      	cmp	r3, #48	@ 0x30
 800294a:	f040 814f 	bne.w	8002bec <PointingVertical+0x5ec>
				for(int i=0; i<NUM_SENSOR;i++){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.1f ", filteredValue[i]), 100);}
 800294e:	2300      	movs	r3, #0
 8002950:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002952:	e017      	b.n	8002984 <PointingVertical+0x384>
 8002954:	4a76      	ldr	r2, [pc, #472]	@ (8002b30 <PointingVertical+0x530>)
 8002956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4413      	add	r3, r2
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f7fd fe22 	bl	80005a8 <__aeabi_f2d>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4973      	ldr	r1, [pc, #460]	@ (8002b38 <PointingVertical+0x538>)
 800296a:	4874      	ldr	r0, [pc, #464]	@ (8002b3c <PointingVertical+0x53c>)
 800296c:	f010 fe60 	bl	8013630 <siprintf>
 8002970:	4603      	mov	r3, r0
 8002972:	b29a      	uxth	r2, r3
 8002974:	2364      	movs	r3, #100	@ 0x64
 8002976:	4971      	ldr	r1, [pc, #452]	@ (8002b3c <PointingVertical+0x53c>)
 8002978:	4871      	ldr	r0, [pc, #452]	@ (8002b40 <PointingVertical+0x540>)
 800297a:	f006 f8e3 	bl	8008b44 <HAL_UART_Transmit>
 800297e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002980:	3301      	adds	r3, #1
 8002982:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002986:	2b2f      	cmp	r3, #47	@ 0x2f
 8002988:	dde4      	ble.n	8002954 <PointingVertical+0x354>
				int a =0;
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]
				aiRun(in_data,out_data);
 800298e:	496d      	ldr	r1, [pc, #436]	@ (8002b44 <PointingVertical+0x544>)
 8002990:	4868      	ldr	r0, [pc, #416]	@ (8002b34 <PointingVertical+0x534>)
 8002992:	f7fe fb97 	bl	80010c4 <aiRun>
				float sqSum= out_data[2]*out_data[2] + out_data[3]*out_data[3];
 8002996:	4b6b      	ldr	r3, [pc, #428]	@ (8002b44 <PointingVertical+0x544>)
 8002998:	ed93 7a02 	vldr	s14, [r3, #8]
 800299c:	4b69      	ldr	r3, [pc, #420]	@ (8002b44 <PointingVertical+0x544>)
 800299e:	edd3 7a02 	vldr	s15, [r3, #8]
 80029a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029a6:	4b67      	ldr	r3, [pc, #412]	@ (8002b44 <PointingVertical+0x544>)
 80029a8:	edd3 6a03 	vldr	s13, [r3, #12]
 80029ac:	4b65      	ldr	r3, [pc, #404]	@ (8002b44 <PointingVertical+0x544>)
 80029ae:	edd3 7a03 	vldr	s15, [r3, #12]
 80029b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ba:	edc7 7a04 	vstr	s15, [r7, #16]
				//float sqrange = 0.08;
				uint32_t timestamp = HAL_GetTick();
 80029be:	f001 fe75 	bl	80046ac <HAL_GetTick>
 80029c2:	60f8      	str	r0, [r7, #12]
				if(sqSum>=0.97){
 80029c4:	6938      	ldr	r0, [r7, #16]
 80029c6:	f7fd fdef 	bl	80005a8 <__aeabi_f2d>
 80029ca:	a357      	add	r3, pc, #348	@ (adr r3, 8002b28 <PointingVertical+0x528>)
 80029cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d0:	f7fe f8c8 	bl	8000b64 <__aeabi_dcmpge>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 809f 	beq.w	8002b1a <PointingVertical+0x51a>
					out_data[0] = (out_data[0] + 1) * (Fminmax[1] - Fminmax[0]) / 2 + Fminmax[0];
 80029dc:	4b59      	ldr	r3, [pc, #356]	@ (8002b44 <PointingVertical+0x544>)
 80029de:	edd3 7a00 	vldr	s15, [r3]
 80029e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80029e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80029ea:	4b57      	ldr	r3, [pc, #348]	@ (8002b48 <PointingVertical+0x548>)
 80029ec:	edd3 6a01 	vldr	s13, [r3, #4]
 80029f0:	4b55      	ldr	r3, [pc, #340]	@ (8002b48 <PointingVertical+0x548>)
 80029f2:	edd3 7a00 	vldr	s15, [r3]
 80029f6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80029fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029fe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002a02:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a06:	4b50      	ldr	r3, [pc, #320]	@ (8002b48 <PointingVertical+0x548>)
 8002a08:	edd3 7a00 	vldr	s15, [r3]
 8002a0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a10:	4b4c      	ldr	r3, [pc, #304]	@ (8002b44 <PointingVertical+0x544>)
 8002a12:	edc3 7a00 	vstr	s15, [r3]
					out_data[1] = (out_data[1] + 1) * (Zminmax[1] - Zminmax[0]) / 2 + Zminmax[0];
 8002a16:	4b4b      	ldr	r3, [pc, #300]	@ (8002b44 <PointingVertical+0x544>)
 8002a18:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a20:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a24:	4b49      	ldr	r3, [pc, #292]	@ (8002b4c <PointingVertical+0x54c>)
 8002a26:	edd3 6a01 	vldr	s13, [r3, #4]
 8002a2a:	4b48      	ldr	r3, [pc, #288]	@ (8002b4c <PointingVertical+0x54c>)
 8002a2c:	edd3 7a00 	vldr	s15, [r3]
 8002a30:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a38:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002a3c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a40:	4b42      	ldr	r3, [pc, #264]	@ (8002b4c <PointingVertical+0x54c>)
 8002a42:	edd3 7a00 	vldr	s15, [r3]
 8002a46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a4a:	4b3e      	ldr	r3, [pc, #248]	@ (8002b44 <PointingVertical+0x544>)
 8002a4c:	edc3 7a01 	vstr	s15, [r3, #4]
					if(out_data[1] >=144){out_data[1]=144;}
 8002a50:	4b3c      	ldr	r3, [pc, #240]	@ (8002b44 <PointingVertical+0x544>)
 8002a52:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a56:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002b50 <PointingVertical+0x550>
 8002a5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a62:	db02      	blt.n	8002a6a <PointingVertical+0x46a>
 8002a64:	4b37      	ldr	r3, [pc, #220]	@ (8002b44 <PointingVertical+0x544>)
 8002a66:	4a3b      	ldr	r2, [pc, #236]	@ (8002b54 <PointingVertical+0x554>)
 8002a68:	605a      	str	r2, [r3, #4]
					if(out_data[1] <=16){out_data[1]=16;}
 8002a6a:	4b36      	ldr	r3, [pc, #216]	@ (8002b44 <PointingVertical+0x544>)
 8002a6c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a70:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8002a74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7c:	d803      	bhi.n	8002a86 <PointingVertical+0x486>
 8002a7e:	4b31      	ldr	r3, [pc, #196]	@ (8002b44 <PointingVertical+0x544>)
 8002a80:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 8002a84:	605a      	str	r2, [r3, #4]
					if(out_data[0]>=Fminmax[0]){
 8002a86:	4b2f      	ldr	r3, [pc, #188]	@ (8002b44 <PointingVertical+0x544>)
 8002a88:	ed93 7a00 	vldr	s14, [r3]
 8002a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002b48 <PointingVertical+0x548>)
 8002a8e:	edd3 7a00 	vldr	s15, [r3]
 8002a92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a9a:	f2c0 80a7 	blt.w	8002bec <PointingVertical+0x5ec>
						for(int k=0; k<4;k++){
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002aa2:	e018      	b.n	8002ad6 <PointingVertical+0x4d6>
							HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", out_data[k]), 1000);
 8002aa4:	4a27      	ldr	r2, [pc, #156]	@ (8002b44 <PointingVertical+0x544>)
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	4413      	add	r3, r2
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fd fd7a 	bl	80005a8 <__aeabi_f2d>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	4927      	ldr	r1, [pc, #156]	@ (8002b58 <PointingVertical+0x558>)
 8002aba:	4820      	ldr	r0, [pc, #128]	@ (8002b3c <PointingVertical+0x53c>)
 8002abc:	f010 fdb8 	bl	8013630 <siprintf>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ac8:	491c      	ldr	r1, [pc, #112]	@ (8002b3c <PointingVertical+0x53c>)
 8002aca:	481d      	ldr	r0, [pc, #116]	@ (8002b40 <PointingVertical+0x540>)
 8002acc:	f006 f83a 	bl	8008b44 <HAL_UART_Transmit>
						for(int k=0; k<4;k++){
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad8:	2b03      	cmp	r3, #3
 8002ada:	dde3      	ble.n	8002aa4 <PointingVertical+0x4a4>
						}
						HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", sqSum), 1000);
 8002adc:	6938      	ldr	r0, [r7, #16]
 8002ade:	f7fd fd63 	bl	80005a8 <__aeabi_f2d>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	491c      	ldr	r1, [pc, #112]	@ (8002b58 <PointingVertical+0x558>)
 8002ae8:	4814      	ldr	r0, [pc, #80]	@ (8002b3c <PointingVertical+0x53c>)
 8002aea:	f010 fda1 	bl	8013630 <siprintf>
 8002aee:	4603      	mov	r3, r0
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002af6:	4911      	ldr	r1, [pc, #68]	@ (8002b3c <PointingVertical+0x53c>)
 8002af8:	4811      	ldr	r0, [pc, #68]	@ (8002b40 <PointingVertical+0x540>)
 8002afa:	f006 f823 	bl	8008b44 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu ", timestamp), 1000);
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	4916      	ldr	r1, [pc, #88]	@ (8002b5c <PointingVertical+0x55c>)
 8002b02:	480e      	ldr	r0, [pc, #56]	@ (8002b3c <PointingVertical+0x53c>)
 8002b04:	f010 fd94 	bl	8013630 <siprintf>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b10:	490a      	ldr	r1, [pc, #40]	@ (8002b3c <PointingVertical+0x53c>)
 8002b12:	480b      	ldr	r0, [pc, #44]	@ (8002b40 <PointingVertical+0x540>)
 8002b14:	f006 f816 	bl	8008b44 <HAL_UART_Transmit>
 8002b18:	e068      	b.n	8002bec <PointingVertical+0x5ec>
						//HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "1"), 1000);
					}
				}else if(a==1){
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d165      	bne.n	8002bec <PointingVertical+0x5ec>
					for(int k=0; k<4;k++){
 8002b20:	2300      	movs	r3, #0
 8002b22:	623b      	str	r3, [r7, #32]
 8002b24:	e035      	b.n	8002b92 <PointingVertical+0x592>
 8002b26:	bf00      	nop
 8002b28:	70a3d70a 	.word	0x70a3d70a
 8002b2c:	3fef0a3d 	.word	0x3fef0a3d
 8002b30:	200076b4 	.word	0x200076b4
 8002b34:	20002460 	.word	0x20002460
 8002b38:	080186d4 	.word	0x080186d4
 8002b3c:	20007870 	.word	0x20007870
 8002b40:	200077e8 	.word	0x200077e8
 8002b44:	20002540 	.word	0x20002540
 8002b48:	200002f8 	.word	0x200002f8
 8002b4c:	20000300 	.word	0x20000300
 8002b50:	43100000 	.word	0x43100000
 8002b54:	43100000 	.word	0x43100000
 8002b58:	080187f4 	.word	0x080187f4
 8002b5c:	08018800 	.word	0x08018800
						HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", out_data[k]), 1000);
 8002b60:	4a40      	ldr	r2, [pc, #256]	@ (8002c64 <PointingVertical+0x664>)
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fd fd1c 	bl	80005a8 <__aeabi_f2d>
 8002b70:	4602      	mov	r2, r0
 8002b72:	460b      	mov	r3, r1
 8002b74:	493c      	ldr	r1, [pc, #240]	@ (8002c68 <PointingVertical+0x668>)
 8002b76:	483d      	ldr	r0, [pc, #244]	@ (8002c6c <PointingVertical+0x66c>)
 8002b78:	f010 fd5a 	bl	8013630 <siprintf>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b84:	4939      	ldr	r1, [pc, #228]	@ (8002c6c <PointingVertical+0x66c>)
 8002b86:	483a      	ldr	r0, [pc, #232]	@ (8002c70 <PointingVertical+0x670>)
 8002b88:	f005 ffdc 	bl	8008b44 <HAL_UART_Transmit>
					for(int k=0; k<4;k++){
 8002b8c:	6a3b      	ldr	r3, [r7, #32]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	623b      	str	r3, [r7, #32]
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	2b03      	cmp	r3, #3
 8002b96:	dde3      	ble.n	8002b60 <PointingVertical+0x560>
					}
					HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", sqSum), 1000);
 8002b98:	6938      	ldr	r0, [r7, #16]
 8002b9a:	f7fd fd05 	bl	80005a8 <__aeabi_f2d>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	4931      	ldr	r1, [pc, #196]	@ (8002c68 <PointingVertical+0x668>)
 8002ba4:	4831      	ldr	r0, [pc, #196]	@ (8002c6c <PointingVertical+0x66c>)
 8002ba6:	f010 fd43 	bl	8013630 <siprintf>
 8002baa:	4603      	mov	r3, r0
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bb2:	492e      	ldr	r1, [pc, #184]	@ (8002c6c <PointingVertical+0x66c>)
 8002bb4:	482e      	ldr	r0, [pc, #184]	@ (8002c70 <PointingVertical+0x670>)
 8002bb6:	f005 ffc5 	bl	8008b44 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu ", timestamp), 1000);
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	492d      	ldr	r1, [pc, #180]	@ (8002c74 <PointingVertical+0x674>)
 8002bbe:	482b      	ldr	r0, [pc, #172]	@ (8002c6c <PointingVertical+0x66c>)
 8002bc0:	f010 fd36 	bl	8013630 <siprintf>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	b29a      	uxth	r2, r3
 8002bc8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bcc:	4927      	ldr	r1, [pc, #156]	@ (8002c6c <PointingVertical+0x66c>)
 8002bce:	4828      	ldr	r0, [pc, #160]	@ (8002c70 <PointingVertical+0x670>)
 8002bd0:	f005 ffb8 	bl	8008b44 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "0"), 1000);
 8002bd4:	4928      	ldr	r1, [pc, #160]	@ (8002c78 <PointingVertical+0x678>)
 8002bd6:	4825      	ldr	r0, [pc, #148]	@ (8002c6c <PointingVertical+0x66c>)
 8002bd8:	f010 fd2a 	bl	8013630 <siprintf>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002be4:	4921      	ldr	r1, [pc, #132]	@ (8002c6c <PointingVertical+0x66c>)
 8002be6:	4822      	ldr	r0, [pc, #136]	@ (8002c70 <PointingVertical+0x670>)
 8002be8:	f005 ffac 	bl	8008b44 <HAL_UART_Transmit>
				}
			}
			do{
				endTime = HAL_GetTick();
 8002bec:	f001 fd5e 	bl	80046ac <HAL_GetTick>
 8002bf0:	60b8      	str	r0, [r7, #8]
				diffTime = endTime - startTime;
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	607b      	str	r3, [r7, #4]
			}while (diffTime <= TIMBUDGET);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b64      	cmp	r3, #100	@ 0x64
 8002bfe:	d9f5      	bls.n	8002bec <PointingVertical+0x5ec>
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 100);
 8002c00:	491e      	ldr	r1, [pc, #120]	@ (8002c7c <PointingVertical+0x67c>)
 8002c02:	481a      	ldr	r0, [pc, #104]	@ (8002c6c <PointingVertical+0x66c>)
 8002c04:	f010 fd14 	bl	8013630 <siprintf>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	2364      	movs	r3, #100	@ 0x64
 8002c0e:	4917      	ldr	r1, [pc, #92]	@ (8002c6c <PointingVertical+0x66c>)
 8002c10:	4817      	ldr	r0, [pc, #92]	@ (8002c70 <PointingVertical+0x670>)
 8002c12:	f005 ff97 	bl	8008b44 <HAL_UART_Transmit>
		    while(HAL_GetTick() - ServoStartTime < 7000) {
 8002c16:	f001 fd49 	bl	80046ac <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8002c24:	4293      	cmp	r3, r2
 8002c26:	f67f ad06 	bls.w	8002636 <PointingVertical+0x36>
	    }
	    HAL_Delay(1000);
 8002c2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c2e:	f001 fd49 	bl	80046c4 <HAL_Delay>

		servo_angle(&htim2, TIM_CHANNEL_1, 0);
 8002c32:	2200      	movs	r2, #0
 8002c34:	2100      	movs	r1, #0
 8002c36:	4812      	ldr	r0, [pc, #72]	@ (8002c80 <PointingVertical+0x680>)
 8002c38:	f001 f8d0 	bl	8003ddc <servo_angle>
		HAL_Delay(1000);
 8002c3c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c40:	f001 fd40 	bl	80046c4 <HAL_Delay>
	    stepLin(-25);
 8002c44:	f06f 0018 	mvn.w	r0, #24
 8002c48:	f001 f86c 	bl	8003d24 <stepLin>
	for(int i = 0; i < 5; i++) {
 8002c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c4e:	3301      	adds	r3, #1
 8002c50:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c54:	2b04      	cmp	r3, #4
 8002c56:	f77f ace1 	ble.w	800261c <PointingVertical+0x1c>
	}
	//stepLin(130);

	// 30 55 80 110 130
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	3738      	adds	r7, #56	@ 0x38
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	20002540 	.word	0x20002540
 8002c68:	080187f4 	.word	0x080187f4
 8002c6c:	20007870 	.word	0x20007870
 8002c70:	200077e8 	.word	0x200077e8
 8002c74:	08018800 	.word	0x08018800
 8002c78:	08018808 	.word	0x08018808
 8002c7c:	080187fc 	.word	0x080187fc
 8002c80:	20007798 	.word	0x20007798

08002c84 <PointingRadial>:

void PointingRadial(){
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
	for(int i = 0; i < 7; i++) {
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	607b      	str	r3, [r7, #4]
 8002c8e:	e017      	b.n	8002cc0 <PointingRadial+0x3c>
		servo_angle(&htim2, TIM_CHANNEL_1, 12); // poking 8
 8002c90:	220c      	movs	r2, #12
 8002c92:	2100      	movs	r1, #0
 8002c94:	480e      	ldr	r0, [pc, #56]	@ (8002cd0 <PointingRadial+0x4c>)
 8002c96:	f001 f8a1 	bl	8003ddc <servo_angle>
		HAL_Delay(5000);
 8002c9a:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002c9e:	f001 fd11 	bl	80046c4 <HAL_Delay>
		servo_angle(&htim2, TIM_CHANNEL_1, 0); // poking 8
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	480a      	ldr	r0, [pc, #40]	@ (8002cd0 <PointingRadial+0x4c>)
 8002ca8:	f001 f898 	bl	8003ddc <servo_angle>
	    stepRev(15);
 8002cac:	200f      	movs	r0, #15
 8002cae:	f000 ffd1 	bl	8003c54 <stepRev>
		HAL_Delay(5000);
 8002cb2:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002cb6:	f001 fd05 	bl	80046c4 <HAL_Delay>
	for(int i = 0; i < 7; i++) {
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	607b      	str	r3, [r7, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b06      	cmp	r3, #6
 8002cc4:	dde4      	ble.n	8002c90 <PointingRadial+0xc>
	}

	// 0 15 30 45 60 75 90
}
 8002cc6:	bf00      	nop
 8002cc8:	bf00      	nop
 8002cca:	3708      	adds	r7, #8
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	20007798 	.word	0x20007798

08002cd4 <InitializaionCalibrationCommand>:
void InitializaionCalibrationCommand()
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "InitializationCommand\n\r"), 100);
 8002cda:	49b2      	ldr	r1, [pc, #712]	@ (8002fa4 <InitializaionCalibrationCommand+0x2d0>)
 8002cdc:	48b2      	ldr	r0, [pc, #712]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002cde:	f010 fca7 	bl	8013630 <siprintf>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	2364      	movs	r3, #100	@ 0x64
 8002ce8:	49af      	ldr	r1, [pc, #700]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002cea:	48b0      	ldr	r0, [pc, #704]	@ (8002fac <InitializaionCalibrationCommand+0x2d8>)
 8002cec:	f005 ff2a 	bl	8008b44 <HAL_UART_Transmit>

	ResetAllDevices();
 8002cf0:	f001 fbbc 	bl	800446c <ResetAllDevices>
  	for (int i = 0; i < NUM_SENSOR; i++) {
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	e10a      	b.n	8002f10 <InitializaionCalibrationCommand+0x23c>
  	    uint8_t q = i / 12;
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	4aac      	ldr	r2, [pc, #688]	@ (8002fb0 <InitializaionCalibrationCommand+0x2dc>)
 8002cfe:	fb82 1203 	smull	r1, r2, r2, r3
 8002d02:	1052      	asrs	r2, r2, #1
 8002d04:	17db      	asrs	r3, r3, #31
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	70fb      	strb	r3, [r7, #3]
  	    uint8_t r = i % 12;
 8002d0a:	697a      	ldr	r2, [r7, #20]
 8002d0c:	4ba8      	ldr	r3, [pc, #672]	@ (8002fb0 <InitializaionCalibrationCommand+0x2dc>)
 8002d0e:	fb83 1302 	smull	r1, r3, r3, r2
 8002d12:	1059      	asrs	r1, r3, #1
 8002d14:	17d3      	asrs	r3, r2, #31
 8002d16:	1ac9      	subs	r1, r1, r3
 8002d18:	460b      	mov	r3, r1
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	440b      	add	r3, r1
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	1ad1      	subs	r1, r2, r3
 8002d22:	460b      	mov	r3, r1
 8002d24:	70bb      	strb	r3, [r7, #2]
  	    uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	78ba      	ldrb	r2, [r7, #2]
 8002d2e:	2a07      	cmp	r2, #7
 8002d30:	bf8c      	ite	hi
 8002d32:	2201      	movhi	r2, #1
 8002d34:	2200      	movls	r2, #0
 8002d36:	b2d2      	uxtb	r2, r2
 8002d38:	4413      	add	r3, r2
 8002d3a:	707b      	strb	r3, [r7, #1]
  	    uint8_t channel = (r >= 8) ? r - 8 : r;
 8002d3c:	78bb      	ldrb	r3, [r7, #2]
 8002d3e:	2b07      	cmp	r3, #7
 8002d40:	d903      	bls.n	8002d4a <InitializaionCalibrationCommand+0x76>
 8002d42:	78bb      	ldrb	r3, [r7, #2]
 8002d44:	3b08      	subs	r3, #8
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	e000      	b.n	8002d4c <InitializaionCalibrationCommand+0x78>
 8002d4a:	78bb      	ldrb	r3, [r7, #2]
 8002d4c:	703b      	strb	r3, [r7, #0]

        ResetDevicesExcept(active_device);
 8002d4e:	787b      	ldrb	r3, [r7, #1]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f001 fbb5 	bl	80044c0 <ResetDevicesExcept>
        setActiveTcaChannel(active_device,channel);
 8002d56:	783a      	ldrb	r2, [r7, #0]
 8002d58:	787b      	ldrb	r3, [r7, #1]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f001 fbdf 	bl	8004520 <setActiveTcaChannel>

  		Dev = &vl53l0x_s[i];
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002d68:	fb02 f303 	mul.w	r3, r2, r3
 8002d6c:	4a91      	ldr	r2, [pc, #580]	@ (8002fb4 <InitializaionCalibrationCommand+0x2e0>)
 8002d6e:	4413      	add	r3, r2
 8002d70:	4a91      	ldr	r2, [pc, #580]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002d72:	6013      	str	r3, [r2, #0]
  		Dev->I2cHandle = &hi2c1;
 8002d74:	4b90      	ldr	r3, [pc, #576]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a90      	ldr	r2, [pc, #576]	@ (8002fbc <InitializaionCalibrationCommand+0x2e8>)
 8002d7a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  		Dev->I2cDevAddr = VL53L0X_ADDR;
 8002d7e:	4b8e      	ldr	r3, [pc, #568]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2252      	movs	r2, #82	@ 0x52
 8002d84:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

  		VL53L0X_WaitDeviceBooted( Dev );
 8002d88:	4b8b      	ldr	r3, [pc, #556]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f007 fac9 	bl	800a324 <VL53L0X_WaitDeviceBooted>
  		VL53L0X_DataInit( Dev );
 8002d92:	4b89      	ldr	r3, [pc, #548]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f006 ffe0 	bl	8009d5c <VL53L0X_DataInit>
  		VL53L0X_StaticInit( Dev );
 8002d9c:	4b86      	ldr	r3, [pc, #536]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f007 f93f 	bl	800a024 <VL53L0X_StaticInit>
  		VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8002da6:	4b84      	ldr	r3, [pc, #528]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2101      	movs	r1, #1
 8002dac:	4618      	mov	r0, r3
 8002dae:	f007 fb57 	bl	800a460 <VL53L0X_SetDeviceMode>

  		VL53L0X_PerformRefSpadManagement( Dev, &refSpadCount[i], &isApertureSpads[i]);
 8002db2:	4b81      	ldr	r3, [pc, #516]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002db4:	6818      	ldr	r0, [r3, #0]
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4a81      	ldr	r2, [pc, #516]	@ (8002fc0 <InitializaionCalibrationCommand+0x2ec>)
 8002dbc:	1899      	adds	r1, r3, r2
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	4a80      	ldr	r2, [pc, #512]	@ (8002fc4 <InitializaionCalibrationCommand+0x2f0>)
 8002dc2:	4413      	add	r3, r2
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	f008 fc7c 	bl	800b6c2 <VL53L0X_PerformRefSpadManagement>
  		VL53L0X_PerformRefCalibration( Dev, &VhvSettings[i], &PhaseCal[i]);
 8002dca:	4b7b      	ldr	r3, [pc, #492]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002dcc:	6818      	ldr	r0, [r3, #0]
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	4a7d      	ldr	r2, [pc, #500]	@ (8002fc8 <InitializaionCalibrationCommand+0x2f4>)
 8002dd2:	1899      	adds	r1, r3, r2
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	4a7d      	ldr	r2, [pc, #500]	@ (8002fcc <InitializaionCalibrationCommand+0x2f8>)
 8002dd8:	4413      	add	r3, r2
 8002dda:	461a      	mov	r2, r3
 8002ddc:	f007 ffd8 	bl	800ad90 <VL53L0X_PerformRefCalibration>

  		refSpadCountHost[i] = refSpadCount[i];
 8002de0:	4a77      	ldr	r2, [pc, #476]	@ (8002fc0 <InitializaionCalibrationCommand+0x2ec>)
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002de8:	4979      	ldr	r1, [pc, #484]	@ (8002fd0 <InitializaionCalibrationCommand+0x2fc>)
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  		isApertureSpadsHost[i] = isApertureSpads[i];
 8002df0:	4a74      	ldr	r2, [pc, #464]	@ (8002fc4 <InitializaionCalibrationCommand+0x2f0>)
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	4413      	add	r3, r2
 8002df6:	7819      	ldrb	r1, [r3, #0]
 8002df8:	4a76      	ldr	r2, [pc, #472]	@ (8002fd4 <InitializaionCalibrationCommand+0x300>)
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	460a      	mov	r2, r1
 8002e00:	701a      	strb	r2, [r3, #0]
  		VhvSettingsHost[i] = VhvSettings[i];
 8002e02:	4a71      	ldr	r2, [pc, #452]	@ (8002fc8 <InitializaionCalibrationCommand+0x2f4>)
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	4413      	add	r3, r2
 8002e08:	7819      	ldrb	r1, [r3, #0]
 8002e0a:	4a73      	ldr	r2, [pc, #460]	@ (8002fd8 <InitializaionCalibrationCommand+0x304>)
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	4413      	add	r3, r2
 8002e10:	460a      	mov	r2, r1
 8002e12:	701a      	strb	r2, [r3, #0]
  		PhaseCalHost[i] = PhaseCal[i];
 8002e14:	4a6d      	ldr	r2, [pc, #436]	@ (8002fcc <InitializaionCalibrationCommand+0x2f8>)
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	4413      	add	r3, r2
 8002e1a:	7819      	ldrb	r1, [r3, #0]
 8002e1c:	4a6f      	ldr	r2, [pc, #444]	@ (8002fdc <InitializaionCalibrationCommand+0x308>)
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	4413      	add	r3, r2
 8002e22:	460a      	mov	r2, r1
 8002e24:	701a      	strb	r2, [r3, #0]

  		VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8002e26:	4b64      	ldr	r3, [pc, #400]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	2100      	movs	r1, #0
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f007 fda8 	bl	800a984 <VL53L0X_SetLimitCheckEnable>
  		VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8002e34:	4b60      	ldr	r3, [pc, #384]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f007 fda1 	bl	800a984 <VL53L0X_SetLimitCheckEnable>
  		VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8002e42:	4b5d      	ldr	r3, [pc, #372]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f641 1299 	movw	r2, #6553	@ 0x1999
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f007 fe49 	bl	800aae4 <VL53L0X_SetLimitCheckValue>
  		VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8002e52:	4b59      	ldr	r3, [pc, #356]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f007 fe41 	bl	800aae4 <VL53L0X_SetLimitCheckValue>
  		VL53L0X_SetMeasurementTimingBudgetMicroSeconds( Dev, 100000);
 8002e62:	4b55      	ldr	r3, [pc, #340]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	495e      	ldr	r1, [pc, #376]	@ (8002fe0 <InitializaionCalibrationCommand+0x30c>)
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f007 fb57 	bl	800a51c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
  		VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8002e6e:	4b52      	ldr	r3, [pc, #328]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2212      	movs	r2, #18
 8002e74:	2100      	movs	r1, #0
 8002e76:	4618      	mov	r0, r3
 8002e78:	f007 fb76 	bl	800a568 <VL53L0X_SetVcselPulsePeriod>
  		VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8002e7c:	4b4e      	ldr	r3, [pc, #312]	@ (8002fb8 <InitializaionCalibrationCommand+0x2e4>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	220e      	movs	r2, #14
 8002e82:	2101      	movs	r1, #1
 8002e84:	4618      	mov	r0, r3
 8002e86:	f007 fb6f 	bl	800a568 <VL53L0X_SetVcselPulsePeriod>

		Kalman_Init(&filters[i], Q, R, P, 0);  // Q, R, P
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4a53      	ldr	r2, [pc, #332]	@ (8002fe4 <InitializaionCalibrationCommand+0x310>)
 8002e96:	4413      	add	r3, r2
 8002e98:	4a53      	ldr	r2, [pc, #332]	@ (8002fe8 <InitializaionCalibrationCommand+0x314>)
 8002e9a:	edd2 7a00 	vldr	s15, [r2]
 8002e9e:	4a53      	ldr	r2, [pc, #332]	@ (8002fec <InitializaionCalibrationCommand+0x318>)
 8002ea0:	ed92 7a00 	vldr	s14, [r2]
 8002ea4:	4a52      	ldr	r2, [pc, #328]	@ (8002ff0 <InitializaionCalibrationCommand+0x31c>)
 8002ea6:	edd2 6a00 	vldr	s13, [r2]
 8002eaa:	eddf 1a52 	vldr	s3, [pc, #328]	@ 8002ff4 <InitializaionCalibrationCommand+0x320>
 8002eae:	eeb0 1a66 	vmov.f32	s2, s13
 8002eb2:	eef0 0a47 	vmov.f32	s1, s14
 8002eb6:	eeb0 0a67 	vmov.f32	s0, s15
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f000 fbb6 	bl	800362c <Kalman_Init>

 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d ",i), 100);
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	494d      	ldr	r1, [pc, #308]	@ (8002ff8 <InitializaionCalibrationCommand+0x324>)
 8002ec4:	4838      	ldr	r0, [pc, #224]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002ec6:	f010 fbb3 	bl	8013630 <siprintf>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	2364      	movs	r3, #100	@ 0x64
 8002ed0:	4935      	ldr	r1, [pc, #212]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002ed2:	4836      	ldr	r0, [pc, #216]	@ (8002fac <InitializaionCalibrationCommand+0x2d8>)
 8002ed4:	f005 fe36 	bl	8008b44 <HAL_UART_Transmit>
 		if(i%12 ==11){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n\r"), 100);}
 8002ed8:	6979      	ldr	r1, [r7, #20]
 8002eda:	4b35      	ldr	r3, [pc, #212]	@ (8002fb0 <InitializaionCalibrationCommand+0x2dc>)
 8002edc:	fb83 2301 	smull	r2, r3, r3, r1
 8002ee0:	105a      	asrs	r2, r3, #1
 8002ee2:	17cb      	asrs	r3, r1, #31
 8002ee4:	1ad2      	subs	r2, r2, r3
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	4413      	add	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	1aca      	subs	r2, r1, r3
 8002ef0:	2a0b      	cmp	r2, #11
 8002ef2:	d10a      	bne.n	8002f0a <InitializaionCalibrationCommand+0x236>
 8002ef4:	4941      	ldr	r1, [pc, #260]	@ (8002ffc <InitializaionCalibrationCommand+0x328>)
 8002ef6:	482c      	ldr	r0, [pc, #176]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002ef8:	f010 fb9a 	bl	8013630 <siprintf>
 8002efc:	4603      	mov	r3, r0
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	2364      	movs	r3, #100	@ 0x64
 8002f02:	4929      	ldr	r1, [pc, #164]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002f04:	4829      	ldr	r0, [pc, #164]	@ (8002fac <InitializaionCalibrationCommand+0x2d8>)
 8002f06:	f005 fe1d 	bl	8008b44 <HAL_UART_Transmit>
  	for (int i = 0; i < NUM_SENSOR; i++) {
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	617b      	str	r3, [r7, #20]
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f14:	f77f aef1 	ble.w	8002cfa <InitializaionCalibrationCommand+0x26>
  	}


	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "uint32_t refSpadCountHost[NUM_SENSOR]={"), 100);
 8002f18:	4939      	ldr	r1, [pc, #228]	@ (8003000 <InitializaionCalibrationCommand+0x32c>)
 8002f1a:	4823      	ldr	r0, [pc, #140]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002f1c:	f010 fb88 	bl	8013630 <siprintf>
 8002f20:	4603      	mov	r3, r0
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	2364      	movs	r3, #100	@ 0x64
 8002f26:	4920      	ldr	r1, [pc, #128]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002f28:	4820      	ldr	r0, [pc, #128]	@ (8002fac <InitializaionCalibrationCommand+0x2d8>)
 8002f2a:	f005 fe0b 	bl	8008b44 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 8002f2e:	2300      	movs	r3, #0
 8002f30:	613b      	str	r3, [r7, #16]
 8002f32:	e026      	b.n	8002f82 <InitializaionCalibrationCommand+0x2ae>
		if(i < NUM_SENSOR - 1){
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f38:	dc10      	bgt.n	8002f5c <InitializaionCalibrationCommand+0x288>
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu,",refSpadCount[i]), 100);
 8002f3a:	4a21      	ldr	r2, [pc, #132]	@ (8002fc0 <InitializaionCalibrationCommand+0x2ec>)
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f42:	461a      	mov	r2, r3
 8002f44:	492f      	ldr	r1, [pc, #188]	@ (8003004 <InitializaionCalibrationCommand+0x330>)
 8002f46:	4818      	ldr	r0, [pc, #96]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002f48:	f010 fb72 	bl	8013630 <siprintf>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	2364      	movs	r3, #100	@ 0x64
 8002f52:	4915      	ldr	r1, [pc, #84]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002f54:	4815      	ldr	r0, [pc, #84]	@ (8002fac <InitializaionCalibrationCommand+0x2d8>)
 8002f56:	f005 fdf5 	bl	8008b44 <HAL_UART_Transmit>
 8002f5a:	e00f      	b.n	8002f7c <InitializaionCalibrationCommand+0x2a8>
		} else {
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu};\n",refSpadCount[i]), 100);
 8002f5c:	4a18      	ldr	r2, [pc, #96]	@ (8002fc0 <InitializaionCalibrationCommand+0x2ec>)
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f64:	461a      	mov	r2, r3
 8002f66:	4928      	ldr	r1, [pc, #160]	@ (8003008 <InitializaionCalibrationCommand+0x334>)
 8002f68:	480f      	ldr	r0, [pc, #60]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002f6a:	f010 fb61 	bl	8013630 <siprintf>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	2364      	movs	r3, #100	@ 0x64
 8002f74:	490c      	ldr	r1, [pc, #48]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002f76:	480d      	ldr	r0, [pc, #52]	@ (8002fac <InitializaionCalibrationCommand+0x2d8>)
 8002f78:	f005 fde4 	bl	8008b44 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	613b      	str	r3, [r7, #16]
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f86:	ddd5      	ble.n	8002f34 <InitializaionCalibrationCommand+0x260>
		}
	}

	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "uint8_t isApertureSpadsHost[NUM_SENSOR]={"), 100);
 8002f88:	4920      	ldr	r1, [pc, #128]	@ (800300c <InitializaionCalibrationCommand+0x338>)
 8002f8a:	4807      	ldr	r0, [pc, #28]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002f8c:	f010 fb50 	bl	8013630 <siprintf>
 8002f90:	4603      	mov	r3, r0
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	2364      	movs	r3, #100	@ 0x64
 8002f96:	4904      	ldr	r1, [pc, #16]	@ (8002fa8 <InitializaionCalibrationCommand+0x2d4>)
 8002f98:	4804      	ldr	r0, [pc, #16]	@ (8002fac <InitializaionCalibrationCommand+0x2d8>)
 8002f9a:	f005 fdd3 	bl	8008b44 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60fb      	str	r3, [r7, #12]
 8002fa2:	e05c      	b.n	800305e <InitializaionCalibrationCommand+0x38a>
 8002fa4:	0801880c 	.word	0x0801880c
 8002fa8:	20007870 	.word	0x20007870
 8002fac:	200077e8 	.word	0x200077e8
 8002fb0:	2aaaaaab 	.word	0x2aaaaaab
 8002fb4:	20007a60 	.word	0x20007a60
 8002fb8:	2000c560 	.word	0x2000c560
 8002fbc:	200072a0 	.word	0x200072a0
 8002fc0:	20007910 	.word	0x20007910
 8002fc4:	200079d0 	.word	0x200079d0
 8002fc8:	20007a00 	.word	0x20007a00
 8002fcc:	20007a30 	.word	0x20007a30
 8002fd0:	20000010 	.word	0x20000010
 8002fd4:	200000d0 	.word	0x200000d0
 8002fd8:	20000100 	.word	0x20000100
 8002fdc:	20000130 	.word	0x20000130
 8002fe0:	000186a0 	.word	0x000186a0
 8002fe4:	200072f4 	.word	0x200072f4
 8002fe8:	20000000 	.word	0x20000000
 8002fec:	20000004 	.word	0x20000004
 8002ff0:	20000008 	.word	0x20000008
 8002ff4:	00000000 	.word	0x00000000
 8002ff8:	08018708 	.word	0x08018708
 8002ffc:	08018718 	.word	0x08018718
 8003000:	08018824 	.word	0x08018824
 8003004:	0801884c 	.word	0x0801884c
 8003008:	08018854 	.word	0x08018854
 800300c:	0801885c 	.word	0x0801885c
		if(i < NUM_SENSOR - 1){
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2b2e      	cmp	r3, #46	@ 0x2e
 8003014:	dc10      	bgt.n	8003038 <InitializaionCalibrationCommand+0x364>
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d,",isApertureSpads[i]), 100);
 8003016:	4a4e      	ldr	r2, [pc, #312]	@ (8003150 <InitializaionCalibrationCommand+0x47c>)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4413      	add	r3, r2
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	461a      	mov	r2, r3
 8003020:	494c      	ldr	r1, [pc, #304]	@ (8003154 <InitializaionCalibrationCommand+0x480>)
 8003022:	484d      	ldr	r0, [pc, #308]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003024:	f010 fb04 	bl	8013630 <siprintf>
 8003028:	4603      	mov	r3, r0
 800302a:	b29a      	uxth	r2, r3
 800302c:	2364      	movs	r3, #100	@ 0x64
 800302e:	494a      	ldr	r1, [pc, #296]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003030:	484a      	ldr	r0, [pc, #296]	@ (800315c <InitializaionCalibrationCommand+0x488>)
 8003032:	f005 fd87 	bl	8008b44 <HAL_UART_Transmit>
 8003036:	e00f      	b.n	8003058 <InitializaionCalibrationCommand+0x384>
		} else {
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d};\n",isApertureSpads[i]), 100);
 8003038:	4a45      	ldr	r2, [pc, #276]	@ (8003150 <InitializaionCalibrationCommand+0x47c>)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	4413      	add	r3, r2
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	461a      	mov	r2, r3
 8003042:	4947      	ldr	r1, [pc, #284]	@ (8003160 <InitializaionCalibrationCommand+0x48c>)
 8003044:	4844      	ldr	r0, [pc, #272]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003046:	f010 faf3 	bl	8013630 <siprintf>
 800304a:	4603      	mov	r3, r0
 800304c:	b29a      	uxth	r2, r3
 800304e:	2364      	movs	r3, #100	@ 0x64
 8003050:	4941      	ldr	r1, [pc, #260]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003052:	4842      	ldr	r0, [pc, #264]	@ (800315c <InitializaionCalibrationCommand+0x488>)
 8003054:	f005 fd76 	bl	8008b44 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	3301      	adds	r3, #1
 800305c:	60fb      	str	r3, [r7, #12]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2b2f      	cmp	r3, #47	@ 0x2f
 8003062:	ddd5      	ble.n	8003010 <InitializaionCalibrationCommand+0x33c>
		}
	}

	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "uint8_t VhvSettingsHost[NUM_SENSOR]={"), 100);
 8003064:	493f      	ldr	r1, [pc, #252]	@ (8003164 <InitializaionCalibrationCommand+0x490>)
 8003066:	483c      	ldr	r0, [pc, #240]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003068:	f010 fae2 	bl	8013630 <siprintf>
 800306c:	4603      	mov	r3, r0
 800306e:	b29a      	uxth	r2, r3
 8003070:	2364      	movs	r3, #100	@ 0x64
 8003072:	4939      	ldr	r1, [pc, #228]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003074:	4839      	ldr	r0, [pc, #228]	@ (800315c <InitializaionCalibrationCommand+0x488>)
 8003076:	f005 fd65 	bl	8008b44 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 800307a:	2300      	movs	r3, #0
 800307c:	60bb      	str	r3, [r7, #8]
 800307e:	e026      	b.n	80030ce <InitializaionCalibrationCommand+0x3fa>
		if(i < NUM_SENSOR - 1){
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2b2e      	cmp	r3, #46	@ 0x2e
 8003084:	dc10      	bgt.n	80030a8 <InitializaionCalibrationCommand+0x3d4>
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d,",VhvSettings[i]), 100);
 8003086:	4a38      	ldr	r2, [pc, #224]	@ (8003168 <InitializaionCalibrationCommand+0x494>)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	4413      	add	r3, r2
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	461a      	mov	r2, r3
 8003090:	4930      	ldr	r1, [pc, #192]	@ (8003154 <InitializaionCalibrationCommand+0x480>)
 8003092:	4831      	ldr	r0, [pc, #196]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003094:	f010 facc 	bl	8013630 <siprintf>
 8003098:	4603      	mov	r3, r0
 800309a:	b29a      	uxth	r2, r3
 800309c:	2364      	movs	r3, #100	@ 0x64
 800309e:	492e      	ldr	r1, [pc, #184]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 80030a0:	482e      	ldr	r0, [pc, #184]	@ (800315c <InitializaionCalibrationCommand+0x488>)
 80030a2:	f005 fd4f 	bl	8008b44 <HAL_UART_Transmit>
 80030a6:	e00f      	b.n	80030c8 <InitializaionCalibrationCommand+0x3f4>
		} else {
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d};\n",VhvSettings[i]), 100);
 80030a8:	4a2f      	ldr	r2, [pc, #188]	@ (8003168 <InitializaionCalibrationCommand+0x494>)
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	4413      	add	r3, r2
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	461a      	mov	r2, r3
 80030b2:	492b      	ldr	r1, [pc, #172]	@ (8003160 <InitializaionCalibrationCommand+0x48c>)
 80030b4:	4828      	ldr	r0, [pc, #160]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 80030b6:	f010 fabb 	bl	8013630 <siprintf>
 80030ba:	4603      	mov	r3, r0
 80030bc:	b29a      	uxth	r2, r3
 80030be:	2364      	movs	r3, #100	@ 0x64
 80030c0:	4925      	ldr	r1, [pc, #148]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 80030c2:	4826      	ldr	r0, [pc, #152]	@ (800315c <InitializaionCalibrationCommand+0x488>)
 80030c4:	f005 fd3e 	bl	8008b44 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	3301      	adds	r3, #1
 80030cc:	60bb      	str	r3, [r7, #8]
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80030d2:	ddd5      	ble.n	8003080 <InitializaionCalibrationCommand+0x3ac>
		}
	}

	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "uint8_t PhaseCalHost[NUM_SENSOR]={"), 100);
 80030d4:	4925      	ldr	r1, [pc, #148]	@ (800316c <InitializaionCalibrationCommand+0x498>)
 80030d6:	4820      	ldr	r0, [pc, #128]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 80030d8:	f010 faaa 	bl	8013630 <siprintf>
 80030dc:	4603      	mov	r3, r0
 80030de:	b29a      	uxth	r2, r3
 80030e0:	2364      	movs	r3, #100	@ 0x64
 80030e2:	491d      	ldr	r1, [pc, #116]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 80030e4:	481d      	ldr	r0, [pc, #116]	@ (800315c <InitializaionCalibrationCommand+0x488>)
 80030e6:	f005 fd2d 	bl	8008b44 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 80030ea:	2300      	movs	r3, #0
 80030ec:	607b      	str	r3, [r7, #4]
 80030ee:	e026      	b.n	800313e <InitializaionCalibrationCommand+0x46a>
		if(i < NUM_SENSOR - 1){
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80030f4:	dc10      	bgt.n	8003118 <InitializaionCalibrationCommand+0x444>
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d,",PhaseCal[i]), 100);
 80030f6:	4a1e      	ldr	r2, [pc, #120]	@ (8003170 <InitializaionCalibrationCommand+0x49c>)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4413      	add	r3, r2
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	461a      	mov	r2, r3
 8003100:	4914      	ldr	r1, [pc, #80]	@ (8003154 <InitializaionCalibrationCommand+0x480>)
 8003102:	4815      	ldr	r0, [pc, #84]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003104:	f010 fa94 	bl	8013630 <siprintf>
 8003108:	4603      	mov	r3, r0
 800310a:	b29a      	uxth	r2, r3
 800310c:	2364      	movs	r3, #100	@ 0x64
 800310e:	4912      	ldr	r1, [pc, #72]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003110:	4812      	ldr	r0, [pc, #72]	@ (800315c <InitializaionCalibrationCommand+0x488>)
 8003112:	f005 fd17 	bl	8008b44 <HAL_UART_Transmit>
 8003116:	e00f      	b.n	8003138 <InitializaionCalibrationCommand+0x464>
		} else {
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d};\n",PhaseCal[i]), 100);
 8003118:	4a15      	ldr	r2, [pc, #84]	@ (8003170 <InitializaionCalibrationCommand+0x49c>)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4413      	add	r3, r2
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	461a      	mov	r2, r3
 8003122:	490f      	ldr	r1, [pc, #60]	@ (8003160 <InitializaionCalibrationCommand+0x48c>)
 8003124:	480c      	ldr	r0, [pc, #48]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003126:	f010 fa83 	bl	8013630 <siprintf>
 800312a:	4603      	mov	r3, r0
 800312c:	b29a      	uxth	r2, r3
 800312e:	2364      	movs	r3, #100	@ 0x64
 8003130:	4909      	ldr	r1, [pc, #36]	@ (8003158 <InitializaionCalibrationCommand+0x484>)
 8003132:	480a      	ldr	r0, [pc, #40]	@ (800315c <InitializaionCalibrationCommand+0x488>)
 8003134:	f005 fd06 	bl	8008b44 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	3301      	adds	r3, #1
 800313c:	607b      	str	r3, [r7, #4]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b2f      	cmp	r3, #47	@ 0x2f
 8003142:	ddd5      	ble.n	80030f0 <InitializaionCalibrationCommand+0x41c>
		}
	}
}
 8003144:	bf00      	nop
 8003146:	bf00      	nop
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	200079d0 	.word	0x200079d0
 8003154:	08018888 	.word	0x08018888
 8003158:	20007870 	.word	0x20007870
 800315c:	200077e8 	.word	0x200077e8
 8003160:	0801888c 	.word	0x0801888c
 8003164:	08018894 	.word	0x08018894
 8003168:	20007a00 	.word	0x20007a00
 800316c:	080188bc 	.word	0x080188bc
 8003170:	20007a30 	.word	0x20007a30

08003174 <AutoI2CCommand>:

void AutoI2CCommand(){
 8003174:	b580      	push	{r7, lr}
 8003176:	b08e      	sub	sp, #56	@ 0x38
 8003178:	af02      	add	r7, sp, #8

    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "Auto Command \r\n"), 100);
 800317a:	49a1      	ldr	r1, [pc, #644]	@ (8003400 <AutoI2CCommand+0x28c>)
 800317c:	48a1      	ldr	r0, [pc, #644]	@ (8003404 <AutoI2CCommand+0x290>)
 800317e:	f010 fa57 	bl	8013630 <siprintf>
 8003182:	4603      	mov	r3, r0
 8003184:	b29a      	uxth	r2, r3
 8003186:	2364      	movs	r3, #100	@ 0x64
 8003188:	499e      	ldr	r1, [pc, #632]	@ (8003404 <AutoI2CCommand+0x290>)
 800318a:	489f      	ldr	r0, [pc, #636]	@ (8003408 <AutoI2CCommand+0x294>)
 800318c:	f005 fcda 	bl	8008b44 <HAL_UART_Transmit>

    SetI2CCommand();
 8003190:	f7fe faf4 	bl	800177c <SetI2CCommand>
    SensorI2CCommand();
 8003194:	f7fe f9fa 	bl	800158c <SensorI2CCommand>
    ResetAllDevices();
 8003198:	f001 f968 	bl	800446c <ResetAllDevices>
    setOnAllDevices();
 800319c:	f001 f9e2 	bl	8004564 <setOnAllDevices>

    float forceSensorZeroPoint = 0.0f;
 80031a0:	f04f 0300 	mov.w	r3, #0
 80031a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t startTime = 0, endTime = 0;
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	2300      	movs	r3, #0
 80031ac:	60bb      	str	r3, [r7, #8]
    uint8_t diffTime = 0;
 80031ae:	2300      	movs	r3, #0
 80031b0:	71fb      	strb	r3, [r7, #7]

    servo_angle(&htim2, TIM_CHANNEL_1, 0); // 초기 ?��?�� ?���?? ?��?��
 80031b2:	2200      	movs	r2, #0
 80031b4:	2100      	movs	r1, #0
 80031b6:	4895      	ldr	r0, [pc, #596]	@ (800340c <AutoI2CCommand+0x298>)
 80031b8:	f000 fe10 	bl	8003ddc <servo_angle>

    for(int lin = 2; lin < 19; lin++){
 80031bc:	2302      	movs	r3, #2
 80031be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031c0:	e114      	b.n	80033ec <AutoI2CCommand+0x278>
        for(int rev = 0; rev < 72; rev++){
 80031c2:	2300      	movs	r3, #0
 80031c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80031c6:	e0ff      	b.n	80033c8 <AutoI2CCommand+0x254>
            for(int r = 1; r <6; r++){
 80031c8:	2301      	movs	r3, #1
 80031ca:	623b      	str	r3, [r7, #32]
 80031cc:	e0f2      	b.n	80033b4 <AutoI2CCommand+0x240>
                servo_angle(&htim2, TIM_CHANNEL_1, 2*r); // ?��?�� ?��?��
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	461a      	mov	r2, r3
 80031d4:	2100      	movs	r1, #0
 80031d6:	488d      	ldr	r0, [pc, #564]	@ (800340c <AutoI2CCommand+0x298>)
 80031d8:	f000 fe00 	bl	8003ddc <servo_angle>
                HAL_Delay(200);
 80031dc:	20c8      	movs	r0, #200	@ 0xc8
 80031de:	f001 fa71 	bl	80046c4 <HAL_Delay>
                int tofHitCount = 0;
 80031e2:	2300      	movs	r3, #0
 80031e4:	61fb      	str	r3, [r7, #28]
                while(tofHitCount < 20){
 80031e6:	e0d4      	b.n	8003392 <AutoI2CCommand+0x21e>
                    uint8_t tofcount = 0;
 80031e8:	2300      	movs	r3, #0
 80031ea:	76fb      	strb	r3, [r7, #27]
					if(lin ==2 && rev ==0 && r == 1){
 80031ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d112      	bne.n	8003218 <AutoI2CCommand+0xa4>
 80031f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d10f      	bne.n	8003218 <AutoI2CCommand+0xa4>
 80031f8:	6a3b      	ldr	r3, [r7, #32]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d10c      	bne.n	8003218 <AutoI2CCommand+0xa4>
						forceSensorZeroPoint = Read_HX711();
 80031fe:	f000 f91f 	bl	8003440 <Read_HX711>
 8003202:	ee07 0a90 	vmov	s15, r0
 8003206:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800320a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
						Hx711Data = 0;
 800320e:	4b80      	ldr	r3, [pc, #512]	@ (8003410 <AutoI2CCommand+0x29c>)
 8003210:	f04f 0200 	mov.w	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	e00c      	b.n	8003232 <AutoI2CCommand+0xbe>
					}else{
						Hx711Data = Read_HX711() - forceSensorZeroPoint;
 8003218:	f000 f912 	bl	8003440 <Read_HX711>
 800321c:	ee07 0a90 	vmov	s15, r0
 8003220:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003224:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800322c:	4b78      	ldr	r3, [pc, #480]	@ (8003410 <AutoI2CCommand+0x29c>)
 800322e:	edc3 7a00 	vstr	s15, [r3]
					}
   					startTime = HAL_GetTick();
 8003232:	f001 fa3b 	bl	80046ac <HAL_GetTick>
 8003236:	60f8      	str	r0, [r7, #12]
   					for (int i = 0; i < NUM_SENSOR; i++) {
 8003238:	2300      	movs	r3, #0
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	e06f      	b.n	800331e <AutoI2CCommand+0x1aa>
   						Dev = &vl53l0x_s[i];
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003244:	fb02 f303 	mul.w	r3, r2, r3
 8003248:	4a72      	ldr	r2, [pc, #456]	@ (8003414 <AutoI2CCommand+0x2a0>)
 800324a:	4413      	add	r3, r2
 800324c:	4a72      	ldr	r2, [pc, #456]	@ (8003418 <AutoI2CCommand+0x2a4>)
 800324e:	6013      	str	r3, [r2, #0]
   						VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500us
 8003250:	4b71      	ldr	r3, [pc, #452]	@ (8003418 <AutoI2CCommand+0x2a4>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4971      	ldr	r1, [pc, #452]	@ (800341c <AutoI2CCommand+0x2a8>)
 8003256:	4618      	mov	r0, r3
 8003258:	f008 fa48 	bl	800b6ec <VL53L0X_PerformContinuousRangingMeasurement>
   						if (RangingData.RangeStatus == 0) {
 800325c:	4b6f      	ldr	r3, [pc, #444]	@ (800341c <AutoI2CCommand+0x2a8>)
 800325e:	7e1b      	ldrb	r3, [r3, #24]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d134      	bne.n	80032ce <AutoI2CCommand+0x15a>
   						  if (RangingData.RangeMilliMeter < 100) {
 8003264:	4b6d      	ldr	r3, [pc, #436]	@ (800341c <AutoI2CCommand+0x2a8>)
 8003266:	891b      	ldrh	r3, [r3, #8]
 8003268:	2b63      	cmp	r3, #99	@ 0x63
 800326a:	d830      	bhi.n	80032ce <AutoI2CCommand+0x15a>
   							  filteredValue[i] = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter);
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	4613      	mov	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	4413      	add	r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	4a6a      	ldr	r2, [pc, #424]	@ (8003420 <AutoI2CCommand+0x2ac>)
 8003278:	4413      	add	r3, r2
 800327a:	4a68      	ldr	r2, [pc, #416]	@ (800341c <AutoI2CCommand+0x2a8>)
 800327c:	8912      	ldrh	r2, [r2, #8]
 800327e:	ee07 2a90 	vmov	s15, r2
 8003282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003286:	eeb0 0a67 	vmov.f32	s0, s15
 800328a:	4618      	mov	r0, r3
 800328c:	f000 f9ec 	bl	8003668 <Kalman_Estimate>
 8003290:	eef0 7a40 	vmov.f32	s15, s0
 8003294:	4a63      	ldr	r2, [pc, #396]	@ (8003424 <AutoI2CCommand+0x2b0>)
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4413      	add	r3, r2
 800329c:	edc3 7a00 	vstr	s15, [r3]
   							  filteredValue[i] -= sensorAverages[i];
 80032a0:	4a60      	ldr	r2, [pc, #384]	@ (8003424 <AutoI2CCommand+0x2b0>)
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	ed93 7a00 	vldr	s14, [r3]
 80032ac:	4a5e      	ldr	r2, [pc, #376]	@ (8003428 <AutoI2CCommand+0x2b4>)
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	edd3 7a00 	vldr	s15, [r3]
 80032b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032bc:	4a59      	ldr	r2, [pc, #356]	@ (8003424 <AutoI2CCommand+0x2b0>)
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	4413      	add	r3, r2
 80032c4:	edc3 7a00 	vstr	s15, [r3]
   							  //filteredValue /= Xstd[i];
   							  tofcount++;
 80032c8:	7efb      	ldrb	r3, [r7, #27]
 80032ca:	3301      	adds	r3, #1
 80032cc:	76fb      	strb	r3, [r7, #27]
   						  }
   						}
   						if(tofcount==NUM_SENSOR){
 80032ce:	7efb      	ldrb	r3, [r7, #27]
 80032d0:	2b30      	cmp	r3, #48	@ 0x30
 80032d2:	d121      	bne.n	8003318 <AutoI2CCommand+0x1a4>
   							for(int i = 0; i< NUM_SENSOR;i++){
 80032d4:	2300      	movs	r3, #0
 80032d6:	613b      	str	r3, [r7, #16]
 80032d8:	e018      	b.n	800330c <AutoI2CCommand+0x198>
   							  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.1f ", filteredValue[i]), 500);
 80032da:	4a52      	ldr	r2, [pc, #328]	@ (8003424 <AutoI2CCommand+0x2b0>)
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4413      	add	r3, r2
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7fd f95f 	bl	80005a8 <__aeabi_f2d>
 80032ea:	4602      	mov	r2, r0
 80032ec:	460b      	mov	r3, r1
 80032ee:	494f      	ldr	r1, [pc, #316]	@ (800342c <AutoI2CCommand+0x2b8>)
 80032f0:	4844      	ldr	r0, [pc, #272]	@ (8003404 <AutoI2CCommand+0x290>)
 80032f2:	f010 f99d 	bl	8013630 <siprintf>
 80032f6:	4603      	mov	r3, r0
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80032fe:	4941      	ldr	r1, [pc, #260]	@ (8003404 <AutoI2CCommand+0x290>)
 8003300:	4841      	ldr	r0, [pc, #260]	@ (8003408 <AutoI2CCommand+0x294>)
 8003302:	f005 fc1f 	bl	8008b44 <HAL_UART_Transmit>
   							for(int i = 0; i< NUM_SENSOR;i++){
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	3301      	adds	r3, #1
 800330a:	613b      	str	r3, [r7, #16]
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	2b2f      	cmp	r3, #47	@ 0x2f
 8003310:	dde3      	ble.n	80032da <AutoI2CCommand+0x166>
   							}
   	                        tofHitCount++;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	3301      	adds	r3, #1
 8003316:	61fb      	str	r3, [r7, #28]
   					for (int i = 0; i < NUM_SENSOR; i++) {
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	3301      	adds	r3, #1
 800331c:	617b      	str	r3, [r7, #20]
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	2b2f      	cmp	r3, #47	@ 0x2f
 8003322:	dd8c      	ble.n	800323e <AutoI2CCommand+0xca>
   						}
   					}
   					do {
   					endTime = HAL_GetTick();
 8003324:	f001 f9c2 	bl	80046ac <HAL_GetTick>
 8003328:	60b8      	str	r0, [r7, #8]
   					diffTime = endTime - startTime;
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	b2da      	uxtb	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	b2db      	uxtb	r3, r3
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	71fb      	strb	r3, [r7, #7]
   					} while (diffTime <= TIMBUDGET);
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	2b64      	cmp	r3, #100	@ 0x64
 800333a:	d9f3      	bls.n	8003324 <AutoI2CCommand+0x1b0>

   					startTime = 0;
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]
   					endTime = 0;
 8003340:	2300      	movs	r3, #0
 8003342:	60bb      	str	r3, [r7, #8]
   					diffTime = 0;
 8003344:	2300      	movs	r3, #0
 8003346:	71fb      	strb	r3, [r7, #7]

   					UART_SendWeight_N(Hx711Data,-1/1600.00f,0); // Send the weight data over UART
 8003348:	4b31      	ldr	r3, [pc, #196]	@ (8003410 <AutoI2CCommand+0x29c>)
 800334a:	edd3 7a00 	vldr	s15, [r3]
 800334e:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 8003430 <AutoI2CCommand+0x2bc>
 8003352:	eddf 0a38 	vldr	s1, [pc, #224]	@ 8003434 <AutoI2CCommand+0x2c0>
 8003356:	eeb0 0a67 	vmov.f32	s0, s15
 800335a:	f000 f8c1 	bl	80034e0 <UART_SendWeight_N>
   					HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, " %d %d %d\n", 8*lin, 5*rev, 2*r), 500);
 800335e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003360:	00d9      	lsls	r1, r3, #3
 8003362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003364:	4613      	mov	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	441a      	add	r2, r3
 800336a:	6a3b      	ldr	r3, [r7, #32]
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	4613      	mov	r3, r2
 8003372:	460a      	mov	r2, r1
 8003374:	4930      	ldr	r1, [pc, #192]	@ (8003438 <AutoI2CCommand+0x2c4>)
 8003376:	4823      	ldr	r0, [pc, #140]	@ (8003404 <AutoI2CCommand+0x290>)
 8003378:	f010 f95a 	bl	8013630 <siprintf>
 800337c:	4603      	mov	r3, r0
 800337e:	b29a      	uxth	r2, r3
 8003380:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003384:	491f      	ldr	r1, [pc, #124]	@ (8003404 <AutoI2CCommand+0x290>)
 8003386:	4820      	ldr	r0, [pc, #128]	@ (8003408 <AutoI2CCommand+0x294>)
 8003388:	f005 fbdc 	bl	8008b44 <HAL_UART_Transmit>

                    if (tofHitCount >= 20) {
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	2b13      	cmp	r3, #19
 8003390:	dc04      	bgt.n	800339c <AutoI2CCommand+0x228>
                while(tofHitCount < 20){
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	2b13      	cmp	r3, #19
 8003396:	f77f af27 	ble.w	80031e8 <AutoI2CCommand+0x74>
 800339a:	e000      	b.n	800339e <AutoI2CCommand+0x22a>
                        break;
 800339c:	bf00      	nop
                    }
                }
                servo_angle(&htim2, TIM_CHANNEL_1, 0); // ?��?�� ?��치로 ?��?���??
 800339e:	2200      	movs	r2, #0
 80033a0:	2100      	movs	r1, #0
 80033a2:	481a      	ldr	r0, [pc, #104]	@ (800340c <AutoI2CCommand+0x298>)
 80033a4:	f000 fd1a 	bl	8003ddc <servo_angle>
                HAL_Delay(200);
 80033a8:	20c8      	movs	r0, #200	@ 0xc8
 80033aa:	f001 f98b 	bl	80046c4 <HAL_Delay>
            for(int r = 1; r <6; r++){
 80033ae:	6a3b      	ldr	r3, [r7, #32]
 80033b0:	3301      	adds	r3, #1
 80033b2:	623b      	str	r3, [r7, #32]
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	2b05      	cmp	r3, #5
 80033b8:	f77f af09 	ble.w	80031ce <AutoI2CCommand+0x5a>
            }

            stepRev(5); // ?�� 바�?? ?��?��
 80033bc:	2005      	movs	r0, #5
 80033be:	f000 fc49 	bl	8003c54 <stepRev>
        for(int rev = 0; rev < 72; rev++){
 80033c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c4:	3301      	adds	r3, #1
 80033c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80033c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ca:	2b47      	cmp	r3, #71	@ 0x47
 80033cc:	f77f aefc 	ble.w	80031c8 <AutoI2CCommand+0x54>
        }
        HAL_Delay(500);
 80033d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80033d4:	f001 f976 	bl	80046c4 <HAL_Delay>
        stepRev(-360); // ?��?���??
 80033d8:	4818      	ldr	r0, [pc, #96]	@ (800343c <AutoI2CCommand+0x2c8>)
 80033da:	f000 fc3b 	bl	8003c54 <stepRev>
        stepLin(-8); // ?��?�� ?��?��
 80033de:	f06f 0007 	mvn.w	r0, #7
 80033e2:	f000 fc9f 	bl	8003d24 <stepLin>
    for(int lin = 2; lin < 19; lin++){
 80033e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033e8:	3301      	adds	r3, #1
 80033ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ee:	2b12      	cmp	r3, #18
 80033f0:	f77f aee7 	ble.w	80031c2 <AutoI2CCommand+0x4e>
    }
    //stepLin(144); // 마�?�?? ?��치로 ?��?��
}
 80033f4:	bf00      	nop
 80033f6:	bf00      	nop
 80033f8:	3730      	adds	r7, #48	@ 0x30
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	080188e0 	.word	0x080188e0
 8003404:	20007870 	.word	0x20007870
 8003408:	200077e8 	.word	0x200077e8
 800340c:	20007798 	.word	0x20007798
 8003410:	2000729c 	.word	0x2000729c
 8003414:	20007a60 	.word	0x20007a60
 8003418:	2000c560 	.word	0x2000c560
 800341c:	200078f4 	.word	0x200078f4
 8003420:	200072f4 	.word	0x200072f4
 8003424:	200076b4 	.word	0x200076b4
 8003428:	20007058 	.word	0x20007058
 800342c:	080186d4 	.word	0x080186d4
 8003430:	00000000 	.word	0x00000000
 8003434:	ba23d70a 	.word	0xba23d70a
 8003438:	080188f0 	.word	0x080188f0
 800343c:	fffffe98 	.word	0xfffffe98

08003440 <Read_HX711>:
  // Set the SCK pin to low
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
}

int32_t Read_HX711(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
  int32_t data = 0;
 8003446:	2300      	movs	r3, #0
 8003448:	607b      	str	r3, [r7, #4]

  // Wait until the DT pin goes low
  while (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET);
 800344a:	bf00      	nop
 800344c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003450:	4820      	ldr	r0, [pc, #128]	@ (80034d4 <Read_HX711+0x94>)
 8003452:	f001 fda3 	bl	8004f9c <HAL_GPIO_ReadPin>
 8003456:	4603      	mov	r3, r0
 8003458:	2b01      	cmp	r3, #1
 800345a:	d0f7      	beq.n	800344c <Read_HX711+0xc>

  // Read the 24-bit data
  for (int i = 0; i < 24; i++)
 800345c:	2300      	movs	r3, #0
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	e020      	b.n	80034a4 <Read_HX711+0x64>
  {
    // Generate a clock pulse on SCK pin
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 8003462:	2201      	movs	r2, #1
 8003464:	2102      	movs	r1, #2
 8003466:	481c      	ldr	r0, [pc, #112]	@ (80034d8 <Read_HX711+0x98>)
 8003468:	f001 fdb0 	bl	8004fcc <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 800346c:	2001      	movs	r0, #1
 800346e:	f000 f889 	bl	8003584 <DelayMicroseconds>
    data = (data << 1);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	607b      	str	r3, [r7, #4]
    if (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET)
 8003478:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800347c:	4815      	ldr	r0, [pc, #84]	@ (80034d4 <Read_HX711+0x94>)
 800347e:	f001 fd8d 	bl	8004f9c <HAL_GPIO_ReadPin>
 8003482:	4603      	mov	r3, r0
 8003484:	2b01      	cmp	r3, #1
 8003486:	d102      	bne.n	800348e <Read_HX711+0x4e>
    {
      data++;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3301      	adds	r3, #1
 800348c:	607b      	str	r3, [r7, #4]
    }
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 800348e:	2200      	movs	r2, #0
 8003490:	2102      	movs	r1, #2
 8003492:	4811      	ldr	r0, [pc, #68]	@ (80034d8 <Read_HX711+0x98>)
 8003494:	f001 fd9a 	bl	8004fcc <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 8003498:	2001      	movs	r0, #1
 800349a:	f000 f873 	bl	8003584 <DelayMicroseconds>
  for (int i = 0; i < 24; i++)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	3301      	adds	r3, #1
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	2b17      	cmp	r3, #23
 80034a8:	dddb      	ble.n	8003462 <Read_HX711+0x22>
  }

  // Generate an additional 25th pulse to set the HX711 back to idle mode
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 80034aa:	2201      	movs	r2, #1
 80034ac:	2102      	movs	r1, #2
 80034ae:	480a      	ldr	r0, [pc, #40]	@ (80034d8 <Read_HX711+0x98>)
 80034b0:	f001 fd8c 	bl	8004fcc <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 80034b4:	2001      	movs	r0, #1
 80034b6:	f000 f865 	bl	8003584 <DelayMicroseconds>
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 80034ba:	2200      	movs	r2, #0
 80034bc:	2102      	movs	r1, #2
 80034be:	4806      	ldr	r0, [pc, #24]	@ (80034d8 <Read_HX711+0x98>)
 80034c0:	f001 fd84 	bl	8004fcc <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 80034c4:	2001      	movs	r0, #1
 80034c6:	f000 f85d 	bl	8003584 <DelayMicroseconds>


  // Return the 24-bit data
  return data;
 80034ca:	687b      	ldr	r3, [r7, #4]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3708      	adds	r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40020400 	.word	0x40020400
 80034d8:	40022000 	.word	0x40022000
 80034dc:	00000000 	.word	0x00000000

080034e0 <UART_SendWeight_N>:
#endif
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, data, 1000);
}

void UART_SendWeight_N(float rawData,float loadcell_slope,float loadcell_bias)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08e      	sub	sp, #56	@ 0x38
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	ed87 0a03 	vstr	s0, [r7, #12]
 80034ea:	edc7 0a02 	vstr	s1, [r7, #8]
 80034ee:	ed87 1a01 	vstr	s2, [r7, #4]
  float weight = loadcell_slope * rawData  + loadcell_bias;
 80034f2:	ed97 7a02 	vldr	s14, [r7, #8]
 80034f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80034fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8003502:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003506:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
  weight *=9.8;
 800350a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800350c:	f7fd f84c 	bl	80005a8 <__aeabi_f2d>
 8003510:	a31a      	add	r3, pc, #104	@ (adr r3, 800357c <UART_SendWeight_N+0x9c>)
 8003512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003516:	f7fd f89f 	bl	8000658 <__aeabi_dmul>
 800351a:	4602      	mov	r2, r0
 800351c:	460b      	mov	r3, r1
 800351e:	4610      	mov	r0, r2
 8003520:	4619      	mov	r1, r3
 8003522:	f7fd fb91 	bl	8000c48 <__aeabi_d2f>
 8003526:	4603      	mov	r3, r0
 8003528:	637b      	str	r3, [r7, #52]	@ 0x34
  weight /=1000;
 800352a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800352e:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8003570 <UART_SendWeight_N+0x90>
 8003532:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003536:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
  char buffer[32];
  int len = sprintf(buffer, "%.4f", weight);
 800353a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800353c:	f7fd f834 	bl	80005a8 <__aeabi_f2d>
 8003540:	4602      	mov	r2, r0
 8003542:	460b      	mov	r3, r1
 8003544:	f107 0010 	add.w	r0, r7, #16
 8003548:	490a      	ldr	r1, [pc, #40]	@ (8003574 <UART_SendWeight_N+0x94>)
 800354a:	f010 f871 	bl	8013630 <siprintf>
 800354e:	6338      	str	r0, [r7, #48]	@ 0x30

  // Send the buffer content via UART
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, 1000);
 8003550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003552:	b29a      	uxth	r2, r3
 8003554:	f107 0110 	add.w	r1, r7, #16
 8003558:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800355c:	4806      	ldr	r0, [pc, #24]	@ (8003578 <UART_SendWeight_N+0x98>)
 800355e:	f005 faf1 	bl	8008b44 <HAL_UART_Transmit>
}
 8003562:	bf00      	nop
 8003564:	3738      	adds	r7, #56	@ 0x38
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	f3af 8000 	nop.w
 8003570:	447a0000 	.word	0x447a0000
 8003574:	08018904 	.word	0x08018904
 8003578:	200077e8 	.word	0x200077e8
 800357c:	9999999a 	.word	0x9999999a
 8003580:	40239999 	.word	0x40239999

08003584 <DelayMicroseconds>:
  weight *=9.8;
  weight /=1000;
  return weight;
}
void DelayMicroseconds(uint32_t microseconds)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t ticks = microseconds;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	60fb      	str	r3, [r7, #12]
  while (ticks--)
 8003590:	e000      	b.n	8003594 <DelayMicroseconds+0x10>
  {
    __NOP();
 8003592:	bf00      	nop
  while (ticks--)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	1e5a      	subs	r2, r3, #1
 8003598:	60fa      	str	r2, [r7, #12]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f9      	bne.n	8003592 <DelayMicroseconds+0xe>
  }
}
 800359e:	bf00      	nop
 80035a0:	bf00      	nop
 80035a2:	3714      	adds	r7, #20
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;


void MX_I2C1_Init(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80035b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035b2:	4a1c      	ldr	r2, [pc, #112]	@ (8003624 <MX_I2C1_Init+0x78>)
 80035b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 80035b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003628 <MX_I2C1_Init+0x7c>)
 80035ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80035bc:	4b18      	ldr	r3, [pc, #96]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035be:	2200      	movs	r2, #0
 80035c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035c2:	4b17      	ldr	r3, [pc, #92]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035c4:	2201      	movs	r2, #1
 80035c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035c8:	4b15      	ldr	r3, [pc, #84]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80035ce:	4b14      	ldr	r3, [pc, #80]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80035d4:	4b12      	ldr	r3, [pc, #72]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035da:	4b11      	ldr	r3, [pc, #68]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035dc:	2200      	movs	r2, #0
 80035de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80035e6:	480e      	ldr	r0, [pc, #56]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035e8:	f001 fd2e 	bl	8005048 <HAL_I2C_Init>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80035f2:	f000 fb19 	bl	8003c28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80035f6:	2100      	movs	r1, #0
 80035f8:	4809      	ldr	r0, [pc, #36]	@ (8003620 <MX_I2C1_Init+0x74>)
 80035fa:	f002 ff67 	bl	80064cc <HAL_I2CEx_ConfigAnalogFilter>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003604:	f000 fb10 	bl	8003c28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003608:	2100      	movs	r1, #0
 800360a:	4805      	ldr	r0, [pc, #20]	@ (8003620 <MX_I2C1_Init+0x74>)
 800360c:	f002 ffa9 	bl	8006562 <HAL_I2CEx_ConfigDigitalFilter>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003616:	f000 fb07 	bl	8003c28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800361a:	bf00      	nop
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	200072a0 	.word	0x200072a0
 8003624:	40005400 	.word	0x40005400
 8003628:	6000030d 	.word	0x6000030d

0800362c <Kalman_Init>:
float filteredValue[NUM_SENSOR]={0};
float Q = 0.001f; // Process noise covariance
float R = 0.03f;   // Measurement noise covariance
float P = 0.001f;

void Kalman_Init(KalmanFilter *kf, float Q, float R, float P, float initial_value) {
 800362c:	b480      	push	{r7}
 800362e:	b087      	sub	sp, #28
 8003630:	af00      	add	r7, sp, #0
 8003632:	6178      	str	r0, [r7, #20]
 8003634:	ed87 0a04 	vstr	s0, [r7, #16]
 8003638:	edc7 0a03 	vstr	s1, [r7, #12]
 800363c:	ed87 1a02 	vstr	s2, [r7, #8]
 8003640:	edc7 1a01 	vstr	s3, [r7, #4]
    kf->Q = Q;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	601a      	str	r2, [r3, #0]
    kf->R = R;
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	605a      	str	r2, [r3, #4]
    kf->P = P;
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	609a      	str	r2, [r3, #8]
    kf->X = initial_value;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	60da      	str	r2, [r3, #12]
}
 800365c:	bf00      	nop
 800365e:	371c      	adds	r7, #28
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <Kalman_Estimate>:

float Kalman_Estimate(KalmanFilter *kf, float measurement) {
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	ed87 0a00 	vstr	s0, [r7]
    // Prediction step: Update the error covariance 'P'
    // This is adding process noise to our uncertainty in the estimated state.
    kf->P = kf->P + kf->Q;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	ed93 7a02 	vldr	s14, [r3, #8]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	edd3 7a00 	vldr	s15, [r3]
 8003680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	edc3 7a02 	vstr	s15, [r3, #8]

    // Update step: Compute the Kalman Gain 'K'
    // Kalman Gain balances the ratio between the prediction and the new measurement
    kf->K = kf->P / (kf->P + kf->R);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	edd3 6a02 	vldr	s13, [r3, #8]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	ed93 7a02 	vldr	s14, [r3, #8]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	edd3 7a01 	vldr	s15, [r3, #4]
 800369c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	edc3 7a04 	vstr	s15, [r3, #16]

    // Update step: Update the state estimate 'X'
    // Here we adjust our state estimate based on the new measurement,
    // scaling the "innovation" by the Kalman Gain
    kf->X = kf->X + kf->K * (measurement - kf->X);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	ed93 7a03 	vldr	s14, [r3, #12]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	edd3 6a04 	vldr	s13, [r3, #16]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	edd3 7a03 	vldr	s15, [r3, #12]
 80036bc:	ed97 6a00 	vldr	s12, [r7]
 80036c0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80036c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	edc3 7a03 	vstr	s15, [r3, #12]

    // Update step: Update the error covariance 'P'
    // We've used our observation, so we adjust our uncertainty accordingly
    kf->P = (1 - kf->K) * kf->P;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	edd3 7a04 	vldr	s15, [r3, #16]
 80036d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80036e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	edc3 7a02 	vstr	s15, [r3, #8]

    // Return the updated state estimate
    return kf->X;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	ee07 3a90 	vmov	s15, r3
}
 80036f8:	eeb0 0a67 	vmov.f32	s0, s15
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
	...

08003708 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800370c:	f3bf 8f4f 	dsb	sy
}
 8003710:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003712:	f3bf 8f6f 	isb	sy
}
 8003716:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003718:	4b0d      	ldr	r3, [pc, #52]	@ (8003750 <SCB_EnableICache+0x48>)
 800371a:	2200      	movs	r2, #0
 800371c:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003720:	f3bf 8f4f 	dsb	sy
}
 8003724:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003726:	f3bf 8f6f 	isb	sy
}
 800372a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800372c:	4b08      	ldr	r3, [pc, #32]	@ (8003750 <SCB_EnableICache+0x48>)
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	4a07      	ldr	r2, [pc, #28]	@ (8003750 <SCB_EnableICache+0x48>)
 8003732:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003736:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003738:	f3bf 8f4f 	dsb	sy
}
 800373c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800373e:	f3bf 8f6f 	isb	sy
}
 8003742:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8003744:	bf00      	nop
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	e000ed00 	.word	0xe000ed00

08003754 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8003754:	b480      	push	{r7}
 8003756:	b085      	sub	sp, #20
 8003758:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800375a:	4b1f      	ldr	r3, [pc, #124]	@ (80037d8 <SCB_EnableDCache+0x84>)
 800375c:	2200      	movs	r2, #0
 800375e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003762:	f3bf 8f4f 	dsb	sy
}
 8003766:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8003768:	4b1b      	ldr	r3, [pc, #108]	@ (80037d8 <SCB_EnableDCache+0x84>)
 800376a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800376e:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	0b5b      	lsrs	r3, r3, #13
 8003774:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003778:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	08db      	lsrs	r3, r3, #3
 800377e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003782:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	015a      	lsls	r2, r3, #5
 8003788:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800378c:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003792:	4911      	ldr	r1, [pc, #68]	@ (80037d8 <SCB_EnableDCache+0x84>)
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	1e5a      	subs	r2, r3, #1
 800379e:	60ba      	str	r2, [r7, #8]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1ef      	bne.n	8003784 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	1e5a      	subs	r2, r3, #1
 80037a8:	60fa      	str	r2, [r7, #12]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d1e5      	bne.n	800377a <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80037ae:	f3bf 8f4f 	dsb	sy
}
 80037b2:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80037b4:	4b08      	ldr	r3, [pc, #32]	@ (80037d8 <SCB_EnableDCache+0x84>)
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	4a07      	ldr	r2, [pc, #28]	@ (80037d8 <SCB_EnableDCache+0x84>)
 80037ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037be:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80037c0:	f3bf 8f4f 	dsb	sy
}
 80037c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80037c6:	f3bf 8f6f 	isb	sy
}
 80037ca:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80037cc:	bf00      	nop
 80037ce:	3714      	adds	r7, #20
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr
 80037d8:	e000ed00 	.word	0xe000ed00

080037dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80037e0:	f7ff ff92 	bl	8003708 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80037e4:	f7ff ffb6 	bl	8003754 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80037e8:	f000 ff0f 	bl	800460a <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80037ec:	f000 f82c 	bl	8003848 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80037f0:	f000 f962 	bl	8003ab8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80037f4:	f000 fd6a 	bl	80042cc <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80037f8:	f7ff fed8 	bl	80035ac <MX_I2C1_Init>
  MX_CRC_Init();
 80037fc:	f000 f8c4 	bl	8003988 <MX_CRC_Init>
  MX_TIM2_Init();
 8003800:	f000 f8e4 	bl	80039cc <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003804:	f000 f88c 	bl	8003920 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8003808:	2100      	movs	r1, #0
 800380a:	480c      	ldr	r0, [pc, #48]	@ (800383c <main+0x60>)
 800380c:	f004 f8b8 	bl	8007980 <HAL_TIM_PWM_Start>

  aiInit();
 8003810:	f7fd fc18 	bl	8001044 <aiInit>
  startMsg();
 8003814:	f000 fdc0 	bl	8004398 <startMsg>
  servo_angle(&htim2, TIM_CHANNEL_1, 0);
 8003818:	2200      	movs	r2, #0
 800381a:	2100      	movs	r1, #0
 800381c:	4807      	ldr	r0, [pc, #28]	@ (800383c <main+0x60>)
 800381e:	f000 fadd 	bl	8003ddc <servo_angle>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
#ifdef JH
	  if(ReceiveUartMessage(&huart1, rxMsg, sizeof(rxMsg)) == HAL_OK)
 8003822:	2241      	movs	r2, #65	@ 0x41
 8003824:	4906      	ldr	r1, [pc, #24]	@ (8003840 <main+0x64>)
 8003826:	4807      	ldr	r0, [pc, #28]	@ (8003844 <main+0x68>)
 8003828:	f000 fd80 	bl	800432c <ReceiveUartMessage>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1f7      	bne.n	8003822 <main+0x46>
	  {
	      ProcessCommand(rxMsg);
 8003832:	4803      	ldr	r0, [pc, #12]	@ (8003840 <main+0x64>)
 8003834:	f7fd fdc4 	bl	80013c0 <ProcessCommand>
	  if(ReceiveUartMessage(&huart1, rxMsg, sizeof(rxMsg)) == HAL_OK)
 8003838:	e7f3      	b.n	8003822 <main+0x46>
 800383a:	bf00      	nop
 800383c:	20007798 	.word	0x20007798
 8003840:	200078b0 	.word	0x200078b0
 8003844:	200077e8 	.word	0x200077e8

08003848 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b094      	sub	sp, #80	@ 0x50
 800384c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800384e:	f107 0320 	add.w	r3, r7, #32
 8003852:	2230      	movs	r2, #48	@ 0x30
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f00f ff79 	bl	801374e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800385c:	f107 030c 	add.w	r3, r7, #12
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
 800386a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800386c:	4b2a      	ldr	r3, [pc, #168]	@ (8003918 <SystemClock_Config+0xd0>)
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	4a29      	ldr	r2, [pc, #164]	@ (8003918 <SystemClock_Config+0xd0>)
 8003872:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003876:	6413      	str	r3, [r2, #64]	@ 0x40
 8003878:	4b27      	ldr	r3, [pc, #156]	@ (8003918 <SystemClock_Config+0xd0>)
 800387a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003880:	60bb      	str	r3, [r7, #8]
 8003882:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003884:	4b25      	ldr	r3, [pc, #148]	@ (800391c <SystemClock_Config+0xd4>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a24      	ldr	r2, [pc, #144]	@ (800391c <SystemClock_Config+0xd4>)
 800388a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800388e:	6013      	str	r3, [r2, #0]
 8003890:	4b22      	ldr	r3, [pc, #136]	@ (800391c <SystemClock_Config+0xd4>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003898:	607b      	str	r3, [r7, #4]
 800389a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800389c:	2302      	movs	r3, #2
 800389e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80038a0:	2301      	movs	r3, #1
 80038a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80038a4:	2310      	movs	r3, #16
 80038a6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038a8:	2302      	movs	r3, #2
 80038aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80038ac:	2300      	movs	r3, #0
 80038ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80038b0:	2308      	movs	r3, #8
 80038b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80038b4:	23d8      	movs	r3, #216	@ 0xd8
 80038b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80038b8:	2302      	movs	r3, #2
 80038ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80038bc:	2302      	movs	r3, #2
 80038be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038c0:	f107 0320 	add.w	r3, r7, #32
 80038c4:	4618      	mov	r0, r3
 80038c6:	f002 fee9 	bl	800669c <HAL_RCC_OscConfig>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d001      	beq.n	80038d4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80038d0:	f000 f9aa 	bl	8003c28 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80038d4:	f002 fe92 	bl	80065fc <HAL_PWREx_EnableOverDrive>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80038de:	f000 f9a3 	bl	8003c28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038e2:	230f      	movs	r3, #15
 80038e4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038e6:	2302      	movs	r3, #2
 80038e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038ea:	2300      	movs	r3, #0
 80038ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80038ee:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80038f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80038f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80038fa:	f107 030c 	add.w	r3, r7, #12
 80038fe:	2107      	movs	r1, #7
 8003900:	4618      	mov	r0, r3
 8003902:	f003 f96f 	bl	8006be4 <HAL_RCC_ClockConfig>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800390c:	f000 f98c 	bl	8003c28 <Error_Handler>
  }
}
 8003910:	bf00      	nop
 8003912:	3750      	adds	r7, #80	@ 0x50
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	40023800 	.word	0x40023800
 800391c:	40007000 	.word	0x40007000

08003920 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003924:	2200      	movs	r2, #0
 8003926:	2100      	movs	r1, #0
 8003928:	2025      	movs	r0, #37	@ 0x25
 800392a:	f000 ffca 	bl	80048c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800392e:	2025      	movs	r0, #37	@ 0x25
 8003930:	f000 ffe3 	bl	80048fa <HAL_NVIC_EnableIRQ>
  /* I2C1_ER_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8003934:	2200      	movs	r2, #0
 8003936:	2100      	movs	r1, #0
 8003938:	2020      	movs	r0, #32
 800393a:	f000 ffc2 	bl	80048c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800393e:	2020      	movs	r0, #32
 8003940:	f000 ffdb 	bl	80048fa <HAL_NVIC_EnableIRQ>
  /* I2C1_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003944:	2200      	movs	r2, #0
 8003946:	2100      	movs	r1, #0
 8003948:	201f      	movs	r0, #31
 800394a:	f000 ffba 	bl	80048c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800394e:	201f      	movs	r0, #31
 8003950:	f000 ffd3 	bl	80048fa <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003954:	2200      	movs	r2, #0
 8003956:	2100      	movs	r1, #0
 8003958:	2028      	movs	r0, #40	@ 0x28
 800395a:	f000 ffb2 	bl	80048c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800395e:	2028      	movs	r0, #40	@ 0x28
 8003960:	f000 ffcb 	bl	80048fa <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003964:	2200      	movs	r2, #0
 8003966:	2100      	movs	r1, #0
 8003968:	2017      	movs	r0, #23
 800396a:	f000 ffaa 	bl	80048c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800396e:	2017      	movs	r0, #23
 8003970:	f000 ffc3 	bl	80048fa <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003974:	2200      	movs	r2, #0
 8003976:	2100      	movs	r1, #0
 8003978:	201c      	movs	r0, #28
 800397a:	f000 ffa2 	bl	80048c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800397e:	201c      	movs	r0, #28
 8003980:	f000 ffbb 	bl	80048fa <HAL_NVIC_EnableIRQ>
}
 8003984:	bf00      	nop
 8003986:	bd80      	pop	{r7, pc}

08003988 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800398c:	4b0d      	ldr	r3, [pc, #52]	@ (80039c4 <MX_CRC_Init+0x3c>)
 800398e:	4a0e      	ldr	r2, [pc, #56]	@ (80039c8 <MX_CRC_Init+0x40>)
 8003990:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8003992:	4b0c      	ldr	r3, [pc, #48]	@ (80039c4 <MX_CRC_Init+0x3c>)
 8003994:	2200      	movs	r2, #0
 8003996:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8003998:	4b0a      	ldr	r3, [pc, #40]	@ (80039c4 <MX_CRC_Init+0x3c>)
 800399a:	2200      	movs	r2, #0
 800399c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800399e:	4b09      	ldr	r3, [pc, #36]	@ (80039c4 <MX_CRC_Init+0x3c>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80039a4:	4b07      	ldr	r3, [pc, #28]	@ (80039c4 <MX_CRC_Init+0x3c>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80039aa:	4b06      	ldr	r3, [pc, #24]	@ (80039c4 <MX_CRC_Init+0x3c>)
 80039ac:	2201      	movs	r2, #1
 80039ae:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80039b0:	4804      	ldr	r0, [pc, #16]	@ (80039c4 <MX_CRC_Init+0x3c>)
 80039b2:	f000 ffbd 	bl	8004930 <HAL_CRC_Init>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80039bc:	f000 f934 	bl	8003c28 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80039c0:	bf00      	nop
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	20007774 	.word	0x20007774
 80039c8:	40023000 	.word	0x40023000

080039cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b08e      	sub	sp, #56	@ 0x38
 80039d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	605a      	str	r2, [r3, #4]
 80039dc:	609a      	str	r2, [r3, #8]
 80039de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039e0:	f107 031c 	add.w	r3, r7, #28
 80039e4:	2200      	movs	r2, #0
 80039e6:	601a      	str	r2, [r3, #0]
 80039e8:	605a      	str	r2, [r3, #4]
 80039ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039ec:	463b      	mov	r3, r7
 80039ee:	2200      	movs	r2, #0
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	605a      	str	r2, [r3, #4]
 80039f4:	609a      	str	r2, [r3, #8]
 80039f6:	60da      	str	r2, [r3, #12]
 80039f8:	611a      	str	r2, [r3, #16]
 80039fa:	615a      	str	r2, [r3, #20]
 80039fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80039fe:	4b2d      	ldr	r3, [pc, #180]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a00:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003a04:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800-1;
 8003a06:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a08:	f642 222f 	movw	r2, #10799	@ 0x2a2f
 8003a0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a0e:	4b29      	ldr	r3, [pc, #164]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 8003a14:	4b27      	ldr	r3, [pc, #156]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a16:	2231      	movs	r2, #49	@ 0x31
 8003a18:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a1a:	4b26      	ldr	r3, [pc, #152]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a20:	4b24      	ldr	r3, [pc, #144]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a26:	4823      	ldr	r0, [pc, #140]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a28:	f003 fef2 	bl	8007810 <HAL_TIM_Base_Init>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003a32:	f000 f8f9 	bl	8003c28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a3c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a40:	4619      	mov	r1, r3
 8003a42:	481c      	ldr	r0, [pc, #112]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a44:	f004 faca 	bl	8007fdc <HAL_TIM_ConfigClockSource>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8003a4e:	f000 f8eb 	bl	8003c28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a52:	4818      	ldr	r0, [pc, #96]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a54:	f003 ff33 	bl	80078be <HAL_TIM_PWM_Init>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003a5e:	f000 f8e3 	bl	8003c28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a62:	2300      	movs	r3, #0
 8003a64:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a66:	2300      	movs	r3, #0
 8003a68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a6a:	f107 031c 	add.w	r3, r7, #28
 8003a6e:	4619      	mov	r1, r3
 8003a70:	4810      	ldr	r0, [pc, #64]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a72:	f004 ff6d 	bl	8008950 <HAL_TIMEx_MasterConfigSynchronization>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d001      	beq.n	8003a80 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003a7c:	f000 f8d4 	bl	8003c28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a80:	2360      	movs	r3, #96	@ 0x60
 8003a82:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003a84:	2300      	movs	r3, #0
 8003a86:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a90:	463b      	mov	r3, r7
 8003a92:	2200      	movs	r2, #0
 8003a94:	4619      	mov	r1, r3
 8003a96:	4807      	ldr	r0, [pc, #28]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003a98:	f004 f98c 	bl	8007db4 <HAL_TIM_PWM_ConfigChannel>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003aa2:	f000 f8c1 	bl	8003c28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003aa6:	4803      	ldr	r0, [pc, #12]	@ (8003ab4 <MX_TIM2_Init+0xe8>)
 8003aa8:	f000 faa2 	bl	8003ff0 <HAL_TIM_MspPostInit>

}
 8003aac:	bf00      	nop
 8003aae:	3738      	adds	r7, #56	@ 0x38
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	20007798 	.word	0x20007798

08003ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08a      	sub	sp, #40	@ 0x28
 8003abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003abe:	f107 0314 	add.w	r3, r7, #20
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	605a      	str	r2, [r3, #4]
 8003ac8:	609a      	str	r2, [r3, #8]
 8003aca:	60da      	str	r2, [r3, #12]
 8003acc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ace:	4b51      	ldr	r3, [pc, #324]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad2:	4a50      	ldr	r2, [pc, #320]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003ad4:	f043 0302 	orr.w	r3, r3, #2
 8003ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ada:	4b4e      	ldr	r3, [pc, #312]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	613b      	str	r3, [r7, #16]
 8003ae4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ae6:	4b4b      	ldr	r3, [pc, #300]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aea:	4a4a      	ldr	r2, [pc, #296]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003aec:	f043 0301 	orr.w	r3, r3, #1
 8003af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003af2:	4b48      	ldr	r3, [pc, #288]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	60fb      	str	r3, [r7, #12]
 8003afc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003afe:	4b45      	ldr	r3, [pc, #276]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b02:	4a44      	ldr	r2, [pc, #272]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b0a:	4b42      	ldr	r3, [pc, #264]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b12:	60bb      	str	r3, [r7, #8]
 8003b14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b16:	4b3f      	ldr	r3, [pc, #252]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1a:	4a3e      	ldr	r2, [pc, #248]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003b1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b22:	4b3c      	ldr	r3, [pc, #240]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b2a:	607b      	str	r3, [r7, #4]
 8003b2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003b2e:	4b39      	ldr	r3, [pc, #228]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b32:	4a38      	ldr	r2, [pc, #224]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003b34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b3a:	4b36      	ldr	r3, [pc, #216]	@ (8003c14 <MX_GPIO_Init+0x15c>)
 8003b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b42:	603b      	str	r3, [r7, #0]
 8003b44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8003b46:	2200      	movs	r2, #0
 8003b48:	2110      	movs	r1, #16
 8003b4a:	4833      	ldr	r0, [pc, #204]	@ (8003c18 <MX_GPIO_Init+0x160>)
 8003b4c:	f001 fa3e 	bl	8004fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0, GPIO_PIN_RESET);
 8003b50:	2200      	movs	r2, #0
 8003b52:	210f      	movs	r1, #15
 8003b54:	4831      	ldr	r0, [pc, #196]	@ (8003c1c <MX_GPIO_Init+0x164>)
 8003b56:	f001 fa39 	bl	8004fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7|GPIO_PIN_6, GPIO_PIN_RESET);
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	21c0      	movs	r1, #192	@ 0xc0
 8003b5e:	4830      	ldr	r0, [pc, #192]	@ (8003c20 <MX_GPIO_Init+0x168>)
 8003b60:	f001 fa34 	bl	8004fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003b64:	2310      	movs	r3, #16
 8003b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b70:	2300      	movs	r3, #0
 8003b72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b74:	f107 0314 	add.w	r3, r7, #20
 8003b78:	4619      	mov	r1, r3
 8003b7a:	4827      	ldr	r0, [pc, #156]	@ (8003c18 <MX_GPIO_Init+0x160>)
 8003b7c:	f001 f862 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI3 PI2 PI1 PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0;
 8003b80:	230f      	movs	r3, #15
 8003b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b84:	2301      	movs	r3, #1
 8003b86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003b90:	f107 0314 	add.w	r3, r7, #20
 8003b94:	4619      	mov	r1, r3
 8003b96:	4821      	ldr	r0, [pc, #132]	@ (8003c1c <MX_GPIO_Init+0x164>)
 8003b98:	f001 f854 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003b9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ba2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003ba6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bac:	f107 0314 	add.w	r3, r7, #20
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	481c      	ldr	r0, [pc, #112]	@ (8003c24 <MX_GPIO_Init+0x16c>)
 8003bb4:	f001 f846 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8003bb8:	23c0      	movs	r3, #192	@ 0xc0
 8003bba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003bc8:	f107 0314 	add.w	r3, r7, #20
 8003bcc:	4619      	mov	r1, r3
 8003bce:	4814      	ldr	r0, [pc, #80]	@ (8003c20 <MX_GPIO_Init+0x168>)
 8003bd0:	f001 f838 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003bd4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bde:	2300      	movs	r3, #0
 8003be0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003be2:	f107 0314 	add.w	r3, r7, #20
 8003be6:	4619      	mov	r1, r3
 8003be8:	480b      	ldr	r0, [pc, #44]	@ (8003c18 <MX_GPIO_Init+0x160>)
 8003bea:	f001 f82b 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003bee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003bf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bf4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003bf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bfe:	f107 0314 	add.w	r3, r7, #20
 8003c02:	4619      	mov	r1, r3
 8003c04:	4804      	ldr	r0, [pc, #16]	@ (8003c18 <MX_GPIO_Init+0x160>)
 8003c06:	f001 f81d 	bl	8004c44 <HAL_GPIO_Init>

}
 8003c0a:	bf00      	nop
 8003c0c:	3728      	adds	r7, #40	@ 0x28
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	40023800 	.word	0x40023800
 8003c18:	40020400 	.word	0x40020400
 8003c1c:	40022000 	.word	0x40022000
 8003c20:	40021800 	.word	0x40021800
 8003c24:	40020000 	.word	0x40020000

08003c28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003c2c:	b672      	cpsid	i
}
 8003c2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "Error\n\r"), 100);
 8003c30:	4905      	ldr	r1, [pc, #20]	@ (8003c48 <Error_Handler+0x20>)
 8003c32:	4806      	ldr	r0, [pc, #24]	@ (8003c4c <Error_Handler+0x24>)
 8003c34:	f00f fcfc 	bl	8013630 <siprintf>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	b29a      	uxth	r2, r3
 8003c3c:	2364      	movs	r3, #100	@ 0x64
 8003c3e:	4903      	ldr	r1, [pc, #12]	@ (8003c4c <Error_Handler+0x24>)
 8003c40:	4803      	ldr	r0, [pc, #12]	@ (8003c50 <Error_Handler+0x28>)
 8003c42:	f004 ff7f 	bl	8008b44 <HAL_UART_Transmit>
 8003c46:	e7f3      	b.n	8003c30 <Error_Handler+0x8>
 8003c48:	0801890c 	.word	0x0801890c
 8003c4c:	20007870 	.word	0x20007870
 8003c50:	200077e8 	.word	0x200077e8

08003c54 <stepRev>:
#include "usart.h"

#define PULSE 200
#define GEAR 139

void stepRev(int ANG) {
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
	// ENA D2 PG7 GPIOG GPIO_PIN_6
	// CLK D3 PB4 GPIOB GPIO_PIN_4
	// DIR D4 PG7 GPIOG GPIO_PIN_7


  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);  // ENA
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	2140      	movs	r1, #64	@ 0x40
 8003c60:	482d      	ldr	r0, [pc, #180]	@ (8003d18 <stepRev+0xc4>)
 8003c62:	f001 f9b3 	bl	8004fcc <HAL_GPIO_WritePin>

  if (ANG != 0) {
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d04c      	beq.n	8003d06 <stepRev+0xb2>
    int direction = (ANG > 0) ? 1 : -1;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	dd01      	ble.n	8003c76 <stepRev+0x22>
 8003c72:	2301      	movs	r3, #1
 8003c74:	e001      	b.n	8003c7a <stepRev+0x26>
 8003c76:	f04f 33ff 	mov.w	r3, #4294967295
 8003c7a:	613b      	str	r3, [r7, #16]
    ANG *= direction;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	fb02 f303 	mul.w	r3, r2, r3
 8003c84:	607b      	str	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	bf0c      	ite	eq
 8003c8c:	2301      	moveq	r3, #1
 8003c8e:	2300      	movne	r3, #0
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	461a      	mov	r2, r3
 8003c94:	2180      	movs	r1, #128	@ 0x80
 8003c96:	4820      	ldr	r0, [pc, #128]	@ (8003d18 <stepRev+0xc4>)
 8003c98:	f001 f998 	bl	8004fcc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	2140      	movs	r1, #64	@ 0x40
 8003ca0:	481d      	ldr	r0, [pc, #116]	@ (8003d18 <stepRev+0xc4>)
 8003ca2:	f001 f993 	bl	8004fcc <HAL_GPIO_WritePin>
    uint32_t steps = PULSE * GEAR * ANG / 360.0;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f646 4298 	movw	r2, #27800	@ 0x6c98
 8003cac:	fb02 f303 	mul.w	r3, r2, r3
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fc fc67 	bl	8000584 <__aeabi_i2d>
 8003cb6:	f04f 0200 	mov.w	r2, #0
 8003cba:	4b18      	ldr	r3, [pc, #96]	@ (8003d1c <stepRev+0xc8>)
 8003cbc:	f7fc fdf6 	bl	80008ac <__aeabi_ddiv>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4610      	mov	r0, r2
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	f7fc ff9e 	bl	8000c08 <__aeabi_d2uiz>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < steps; i++) {
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	e012      	b.n	8003cfc <stepRev+0xa8>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET); //CLK
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	2110      	movs	r1, #16
 8003cda:	4811      	ldr	r0, [pc, #68]	@ (8003d20 <stepRev+0xcc>)
 8003cdc:	f001 f976 	bl	8004fcc <HAL_GPIO_WritePin>
      HAL_Delay(1); // 변경된 지연 함수 사용
 8003ce0:	2001      	movs	r0, #1
 8003ce2:	f000 fcef 	bl	80046c4 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); //CLK
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	2110      	movs	r1, #16
 8003cea:	480d      	ldr	r0, [pc, #52]	@ (8003d20 <stepRev+0xcc>)
 8003cec:	f001 f96e 	bl	8004fcc <HAL_GPIO_WritePin>
      HAL_Delay(1); // 변경된 지연 함수 사용
 8003cf0:	2001      	movs	r0, #1
 8003cf2:	f000 fce7 	bl	80046c4 <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d8e8      	bhi.n	8003cd6 <stepRev+0x82>
  }
  else {
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
  }

}
 8003d04:	e004      	b.n	8003d10 <stepRev+0xbc>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8003d06:	2200      	movs	r2, #0
 8003d08:	2140      	movs	r1, #64	@ 0x40
 8003d0a:	4803      	ldr	r0, [pc, #12]	@ (8003d18 <stepRev+0xc4>)
 8003d0c:	f001 f95e 	bl	8004fcc <HAL_GPIO_WritePin>
}
 8003d10:	bf00      	nop
 8003d12:	3718      	adds	r7, #24
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	40021800 	.word	0x40021800
 8003d1c:	40768000 	.word	0x40768000
 8003d20:	40020400 	.word	0x40020400

08003d24 <stepLin>:

void stepLin(int DIST) {
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]

	// ENA D5 PI0 GPIOI GPIO_PIN_0
	// CLK D8 PI2 GPIOI GPIO_PIN_2
	// DIR D7 PI3 GPIOI GPIO_PIN_3

  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	2101      	movs	r1, #1
 8003d30:	4829      	ldr	r0, [pc, #164]	@ (8003dd8 <stepLin+0xb4>)
 8003d32:	f001 f94b 	bl	8004fcc <HAL_GPIO_WritePin>

  if (DIST != 0) {
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d03e      	beq.n	8003dba <stepLin+0x96>
    int direction = (DIST > 0) ? 1 : -1;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	dd01      	ble.n	8003d46 <stepLin+0x22>
 8003d42:	2301      	movs	r3, #1
 8003d44:	e001      	b.n	8003d4a <stepLin+0x26>
 8003d46:	f04f 33ff 	mov.w	r3, #4294967295
 8003d4a:	613b      	str	r3, [r7, #16]
    DIST *= direction;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	fb02 f303 	mul.w	r3, r2, r3
 8003d54:	607b      	str	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	bf0c      	ite	eq
 8003d5c:	2301      	moveq	r3, #1
 8003d5e:	2300      	movne	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	461a      	mov	r2, r3
 8003d64:	2108      	movs	r1, #8
 8003d66:	481c      	ldr	r0, [pc, #112]	@ (8003dd8 <stepLin+0xb4>)
 8003d68:	f001 f930 	bl	8004fcc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2101      	movs	r1, #1
 8003d70:	4819      	ldr	r0, [pc, #100]	@ (8003dd8 <stepLin+0xb4>)
 8003d72:	f001 f92b 	bl	8004fcc <HAL_GPIO_WritePin>
    uint32_t steps = 25*DIST;
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	4413      	add	r3, r2
 8003d7e:	009a      	lsls	r2, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	60fb      	str	r3, [r7, #12]
	//HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d\n ", steps), 1000);


    for (int i = 0; i < steps; i++) {
 8003d84:	2300      	movs	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	e012      	b.n	8003db0 <stepLin+0x8c>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_SET); // CLK
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	2104      	movs	r1, #4
 8003d8e:	4812      	ldr	r0, [pc, #72]	@ (8003dd8 <stepLin+0xb4>)
 8003d90:	f001 f91c 	bl	8004fcc <HAL_GPIO_WritePin>
      HAL_Delay(1);
 8003d94:	2001      	movs	r0, #1
 8003d96:	f000 fc95 	bl	80046c4 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_RESET); // CLK
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	2104      	movs	r1, #4
 8003d9e:	480e      	ldr	r0, [pc, #56]	@ (8003dd8 <stepLin+0xb4>)
 8003da0:	f001 f914 	bl	8004fcc <HAL_GPIO_WritePin>
      HAL_Delay(1);
 8003da4:	2001      	movs	r0, #1
 8003da6:	f000 fc8d 	bl	80046c4 <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	3301      	adds	r3, #1
 8003dae:	617b      	str	r3, [r7, #20]
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d8e8      	bhi.n	8003d8a <stepLin+0x66>
 8003db8:	e004      	b.n	8003dc4 <stepLin+0xa0>
    }
  }
  else {
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 8003dba:	2200      	movs	r2, #0
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	4806      	ldr	r0, [pc, #24]	@ (8003dd8 <stepLin+0xb4>)
 8003dc0:	f001 f904 	bl	8004fcc <HAL_GPIO_WritePin>
  }

  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	4803      	ldr	r0, [pc, #12]	@ (8003dd8 <stepLin+0xb4>)
 8003dca:	f001 f8ff 	bl	8004fcc <HAL_GPIO_WritePin>

}
 8003dce:	bf00      	nop
 8003dd0:	3718      	adds	r7, #24
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40022000 	.word	0x40022000

08003ddc <servo_angle>:

void servo_angle(TIM_HandleTypeDef *htim, uint32_t channel, int step) {
 8003ddc:	b480      	push	{r7}
 8003dde:	b087      	sub	sp, #28
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]

	// 1 step is 0.8 mm
    if (step > 15)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b0f      	cmp	r3, #15
 8003dec:	dd01      	ble.n	8003df2 <servo_angle+0x16>
    	step = 15; // 최대 각도 제한
 8003dee:	230f      	movs	r3, #15
 8003df0:	607b      	str	r3, [r7, #4]

    int pulse_width = 20-step; // 듀티 사이클 계산 (0도에서 180도까지)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f1c3 0314 	rsb	r3, r3, #20
 8003df8:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d104      	bne.n	8003e0a <servo_angle+0x2e>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003e08:	e023      	b.n	8003e52 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2b04      	cmp	r3, #4
 8003e0e:	d104      	bne.n	8003e1a <servo_angle+0x3e>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003e18:	e01b      	b.n	8003e52 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2b08      	cmp	r3, #8
 8003e1e:	d104      	bne.n	8003e2a <servo_angle+0x4e>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003e28:	e013      	b.n	8003e52 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	2b0c      	cmp	r3, #12
 8003e2e:	d104      	bne.n	8003e3a <servo_angle+0x5e>
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003e38:	e00b      	b.n	8003e52 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	2b10      	cmp	r3, #16
 8003e3e:	d104      	bne.n	8003e4a <servo_angle+0x6e>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8003e48:	e003      	b.n	8003e52 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); // 듀티 사이클 변경
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8003e52:	bf00      	nop
 8003e54:	371c      	adds	r7, #28
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
	...

08003e60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003e66:	4b12      	ldr	r3, [pc, #72]	@ (8003eb0 <HAL_MspInit+0x50>)
 8003e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6a:	4a11      	ldr	r2, [pc, #68]	@ (8003eb0 <HAL_MspInit+0x50>)
 8003e6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e72:	4b0f      	ldr	r3, [pc, #60]	@ (8003eb0 <HAL_MspInit+0x50>)
 8003e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e7a:	607b      	str	r3, [r7, #4]
 8003e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb0 <HAL_MspInit+0x50>)
 8003e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e82:	4a0b      	ldr	r2, [pc, #44]	@ (8003eb0 <HAL_MspInit+0x50>)
 8003e84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e88:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e8a:	4b09      	ldr	r3, [pc, #36]	@ (8003eb0 <HAL_MspInit+0x50>)
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e92:	603b      	str	r3, [r7, #0]
 8003e94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003e96:	2200      	movs	r2, #0
 8003e98:	2100      	movs	r1, #0
 8003e9a:	2005      	movs	r0, #5
 8003e9c:	f000 fd11 	bl	80048c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003ea0:	2005      	movs	r0, #5
 8003ea2:	f000 fd2a 	bl	80048fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ea6:	bf00      	nop
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40023800 	.word	0x40023800

08003eb4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8003eec <HAL_CRC_MspInit+0x38>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d10b      	bne.n	8003ede <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef0 <HAL_CRC_MspInit+0x3c>)
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eca:	4a09      	ldr	r2, [pc, #36]	@ (8003ef0 <HAL_CRC_MspInit+0x3c>)
 8003ecc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ed2:	4b07      	ldr	r3, [pc, #28]	@ (8003ef0 <HAL_CRC_MspInit+0x3c>)
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003eda:	60fb      	str	r3, [r7, #12]
 8003edc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003ede:	bf00      	nop
 8003ee0:	3714      	adds	r7, #20
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	40023000 	.word	0x40023000
 8003ef0:	40023800 	.word	0x40023800

08003ef4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b0aa      	sub	sp, #168	@ 0xa8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003efc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	605a      	str	r2, [r3, #4]
 8003f06:	609a      	str	r2, [r3, #8]
 8003f08:	60da      	str	r2, [r3, #12]
 8003f0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f0c:	f107 0310 	add.w	r3, r7, #16
 8003f10:	2284      	movs	r2, #132	@ 0x84
 8003f12:	2100      	movs	r1, #0
 8003f14:	4618      	mov	r0, r3
 8003f16:	f00f fc1a 	bl	801374e <memset>
  if(hi2c->Instance==I2C1)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a22      	ldr	r2, [pc, #136]	@ (8003fa8 <HAL_I2C_MspInit+0xb4>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d13c      	bne.n	8003f9e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003f24:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003f28:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f2e:	f107 0310 	add.w	r3, r7, #16
 8003f32:	4618      	mov	r0, r3
 8003f34:	f003 f87c 	bl	8007030 <HAL_RCCEx_PeriphCLKConfig>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003f3e:	f7ff fe73 	bl	8003c28 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f42:	4b1a      	ldr	r3, [pc, #104]	@ (8003fac <HAL_I2C_MspInit+0xb8>)
 8003f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f46:	4a19      	ldr	r2, [pc, #100]	@ (8003fac <HAL_I2C_MspInit+0xb8>)
 8003f48:	f043 0302 	orr.w	r3, r3, #2
 8003f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f4e:	4b17      	ldr	r3, [pc, #92]	@ (8003fac <HAL_I2C_MspInit+0xb8>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	60fb      	str	r3, [r7, #12]
 8003f58:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003f5a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003f5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f62:	2312      	movs	r3, #18
 8003f64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003f74:	2304      	movs	r3, #4
 8003f76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f7a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003f7e:	4619      	mov	r1, r3
 8003f80:	480b      	ldr	r0, [pc, #44]	@ (8003fb0 <HAL_I2C_MspInit+0xbc>)
 8003f82:	f000 fe5f 	bl	8004c44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f86:	4b09      	ldr	r3, [pc, #36]	@ (8003fac <HAL_I2C_MspInit+0xb8>)
 8003f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8a:	4a08      	ldr	r2, [pc, #32]	@ (8003fac <HAL_I2C_MspInit+0xb8>)
 8003f8c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003f90:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f92:	4b06      	ldr	r3, [pc, #24]	@ (8003fac <HAL_I2C_MspInit+0xb8>)
 8003f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f9a:	60bb      	str	r3, [r7, #8]
 8003f9c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003f9e:	bf00      	nop
 8003fa0:	37a8      	adds	r7, #168	@ 0xa8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40005400 	.word	0x40005400
 8003fac:	40023800 	.word	0x40023800
 8003fb0:	40020400 	.word	0x40020400

08003fb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fc4:	d10b      	bne.n	8003fde <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fc6:	4b09      	ldr	r3, [pc, #36]	@ (8003fec <HAL_TIM_Base_MspInit+0x38>)
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fca:	4a08      	ldr	r2, [pc, #32]	@ (8003fec <HAL_TIM_Base_MspInit+0x38>)
 8003fcc:	f043 0301 	orr.w	r3, r3, #1
 8003fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fd2:	4b06      	ldr	r3, [pc, #24]	@ (8003fec <HAL_TIM_Base_MspInit+0x38>)
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003fde:	bf00      	nop
 8003fe0:	3714      	adds	r7, #20
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	40023800 	.word	0x40023800

08003ff0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b088      	sub	sp, #32
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ff8:	f107 030c 	add.w	r3, r7, #12
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]
 8004000:	605a      	str	r2, [r3, #4]
 8004002:	609a      	str	r2, [r3, #8]
 8004004:	60da      	str	r2, [r3, #12]
 8004006:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004010:	d11c      	bne.n	800404c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004012:	4b10      	ldr	r3, [pc, #64]	@ (8004054 <HAL_TIM_MspPostInit+0x64>)
 8004014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004016:	4a0f      	ldr	r2, [pc, #60]	@ (8004054 <HAL_TIM_MspPostInit+0x64>)
 8004018:	f043 0301 	orr.w	r3, r3, #1
 800401c:	6313      	str	r3, [r2, #48]	@ 0x30
 800401e:	4b0d      	ldr	r3, [pc, #52]	@ (8004054 <HAL_TIM_MspPostInit+0x64>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	60bb      	str	r3, [r7, #8]
 8004028:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800402a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800402e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004030:	2302      	movs	r3, #2
 8004032:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004034:	2300      	movs	r3, #0
 8004036:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004038:	2300      	movs	r3, #0
 800403a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800403c:	2301      	movs	r3, #1
 800403e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004040:	f107 030c 	add.w	r3, r7, #12
 8004044:	4619      	mov	r1, r3
 8004046:	4804      	ldr	r0, [pc, #16]	@ (8004058 <HAL_TIM_MspPostInit+0x68>)
 8004048:	f000 fdfc 	bl	8004c44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800404c:	bf00      	nop
 800404e:	3720      	adds	r7, #32
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40023800 	.word	0x40023800
 8004058:	40020000 	.word	0x40020000

0800405c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b0ac      	sub	sp, #176	@ 0xb0
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004064:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	605a      	str	r2, [r3, #4]
 800406e:	609a      	str	r2, [r3, #8]
 8004070:	60da      	str	r2, [r3, #12]
 8004072:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004074:	f107 0318 	add.w	r3, r7, #24
 8004078:	2284      	movs	r2, #132	@ 0x84
 800407a:	2100      	movs	r1, #0
 800407c:	4618      	mov	r0, r3
 800407e:	f00f fb66 	bl	801374e <memset>
  if(huart->Instance==USART1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a32      	ldr	r2, [pc, #200]	@ (8004150 <HAL_UART_MspInit+0xf4>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d15c      	bne.n	8004146 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800408c:	2340      	movs	r3, #64	@ 0x40
 800408e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004090:	2300      	movs	r3, #0
 8004092:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004094:	f107 0318 	add.w	r3, r7, #24
 8004098:	4618      	mov	r0, r3
 800409a:	f002 ffc9 	bl	8007030 <HAL_RCCEx_PeriphCLKConfig>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80040a4:	f7ff fdc0 	bl	8003c28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80040a8:	4b2a      	ldr	r3, [pc, #168]	@ (8004154 <HAL_UART_MspInit+0xf8>)
 80040aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ac:	4a29      	ldr	r2, [pc, #164]	@ (8004154 <HAL_UART_MspInit+0xf8>)
 80040ae:	f043 0310 	orr.w	r3, r3, #16
 80040b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80040b4:	4b27      	ldr	r3, [pc, #156]	@ (8004154 <HAL_UART_MspInit+0xf8>)
 80040b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b8:	f003 0310 	and.w	r3, r3, #16
 80040bc:	617b      	str	r3, [r7, #20]
 80040be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040c0:	4b24      	ldr	r3, [pc, #144]	@ (8004154 <HAL_UART_MspInit+0xf8>)
 80040c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c4:	4a23      	ldr	r2, [pc, #140]	@ (8004154 <HAL_UART_MspInit+0xf8>)
 80040c6:	f043 0302 	orr.w	r3, r3, #2
 80040ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80040cc:	4b21      	ldr	r3, [pc, #132]	@ (8004154 <HAL_UART_MspInit+0xf8>)
 80040ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	613b      	str	r3, [r7, #16]
 80040d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004154 <HAL_UART_MspInit+0xf8>)
 80040da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040dc:	4a1d      	ldr	r2, [pc, #116]	@ (8004154 <HAL_UART_MspInit+0xf8>)
 80040de:	f043 0301 	orr.w	r3, r3, #1
 80040e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80040e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004154 <HAL_UART_MspInit+0xf8>)
 80040e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	60fb      	str	r3, [r7, #12]
 80040ee:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80040f0:	2380      	movs	r3, #128	@ 0x80
 80040f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040f6:	2302      	movs	r3, #2
 80040f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040fc:	2300      	movs	r3, #0
 80040fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004102:	2303      	movs	r3, #3
 8004104:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004108:	2307      	movs	r3, #7
 800410a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800410e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004112:	4619      	mov	r1, r3
 8004114:	4810      	ldr	r0, [pc, #64]	@ (8004158 <HAL_UART_MspInit+0xfc>)
 8004116:	f000 fd95 	bl	8004c44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800411a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800411e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004122:	2302      	movs	r3, #2
 8004124:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004128:	2300      	movs	r3, #0
 800412a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800412e:	2303      	movs	r3, #3
 8004130:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004134:	2307      	movs	r3, #7
 8004136:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800413a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800413e:	4619      	mov	r1, r3
 8004140:	4806      	ldr	r0, [pc, #24]	@ (800415c <HAL_UART_MspInit+0x100>)
 8004142:	f000 fd7f 	bl	8004c44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004146:	bf00      	nop
 8004148:	37b0      	adds	r7, #176	@ 0xb0
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40011000 	.word	0x40011000
 8004154:	40023800 	.word	0x40023800
 8004158:	40020400 	.word	0x40020400
 800415c:	40020000 	.word	0x40020000

08004160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004164:	bf00      	nop
 8004166:	e7fd      	b.n	8004164 <NMI_Handler+0x4>

08004168 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004168:	b480      	push	{r7}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800416c:	bf00      	nop
 800416e:	e7fd      	b.n	800416c <HardFault_Handler+0x4>

08004170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004170:	b480      	push	{r7}
 8004172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004174:	bf00      	nop
 8004176:	e7fd      	b.n	8004174 <MemManage_Handler+0x4>

08004178 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800417c:	bf00      	nop
 800417e:	e7fd      	b.n	800417c <BusFault_Handler+0x4>

08004180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004180:	b480      	push	{r7}
 8004182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004184:	bf00      	nop
 8004186:	e7fd      	b.n	8004184 <UsageFault_Handler+0x4>

08004188 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800418c:	bf00      	nop
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004196:	b480      	push	{r7}
 8004198:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800419a:	bf00      	nop
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr

080041b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041b6:	f000 fa65 	bl	8004684 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041ba:	bf00      	nop
 80041bc:	bd80      	pop	{r7, pc}

080041be <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80041be:	b480      	push	{r7}
 80041c0:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80041c2:	bf00      	nop
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80041d0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80041d4:	f000 ff14 	bl	8005000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80041d8:	bf00      	nop
 80041da:	bd80      	pop	{r7, pc}

080041dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80041e0:	4802      	ldr	r0, [pc, #8]	@ (80041ec <TIM2_IRQHandler+0x10>)
 80041e2:	f003 fcc7 	bl	8007b74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80041e6:	bf00      	nop
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	20007798 	.word	0x20007798

080041f0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80041f4:	4802      	ldr	r0, [pc, #8]	@ (8004200 <I2C1_EV_IRQHandler+0x10>)
 80041f6:	f001 f9a1 	bl	800553c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80041fa:	bf00      	nop
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	200072a0 	.word	0x200072a0

08004204 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004208:	4802      	ldr	r0, [pc, #8]	@ (8004214 <I2C1_ER_IRQHandler+0x10>)
 800420a:	f001 f9b1 	bl	8005570 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800420e:	bf00      	nop
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	200072a0 	.word	0x200072a0

08004218 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800421c:	4802      	ldr	r0, [pc, #8]	@ (8004228 <USART1_IRQHandler+0x10>)
 800421e:	f004 fdd9 	bl	8008dd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004222:	bf00      	nop
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	200077e8 	.word	0x200077e8

0800422c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004230:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004234:	f000 fee4 	bl	8005000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004238:	bf00      	nop
 800423a:	bd80      	pop	{r7, pc}

0800423c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004244:	4a14      	ldr	r2, [pc, #80]	@ (8004298 <_sbrk+0x5c>)
 8004246:	4b15      	ldr	r3, [pc, #84]	@ (800429c <_sbrk+0x60>)
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004250:	4b13      	ldr	r3, [pc, #76]	@ (80042a0 <_sbrk+0x64>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d102      	bne.n	800425e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004258:	4b11      	ldr	r3, [pc, #68]	@ (80042a0 <_sbrk+0x64>)
 800425a:	4a12      	ldr	r2, [pc, #72]	@ (80042a4 <_sbrk+0x68>)
 800425c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800425e:	4b10      	ldr	r3, [pc, #64]	@ (80042a0 <_sbrk+0x64>)
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4413      	add	r3, r2
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	429a      	cmp	r2, r3
 800426a:	d207      	bcs.n	800427c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800426c:	f00f fb2e 	bl	80138cc <__errno>
 8004270:	4603      	mov	r3, r0
 8004272:	220c      	movs	r2, #12
 8004274:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004276:	f04f 33ff 	mov.w	r3, #4294967295
 800427a:	e009      	b.n	8004290 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800427c:	4b08      	ldr	r3, [pc, #32]	@ (80042a0 <_sbrk+0x64>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004282:	4b07      	ldr	r3, [pc, #28]	@ (80042a0 <_sbrk+0x64>)
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4413      	add	r3, r2
 800428a:	4a05      	ldr	r2, [pc, #20]	@ (80042a0 <_sbrk+0x64>)
 800428c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800428e:	68fb      	ldr	r3, [r7, #12]
}
 8004290:	4618      	mov	r0, r3
 8004292:	3718      	adds	r7, #24
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	20050000 	.word	0x20050000
 800429c:	00000800 	.word	0x00000800
 80042a0:	200077e4 	.word	0x200077e4
 80042a4:	2000c7b8 	.word	0x2000c7b8

080042a8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80042a8:	b480      	push	{r7}
 80042aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80042ac:	4b06      	ldr	r3, [pc, #24]	@ (80042c8 <SystemInit+0x20>)
 80042ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b2:	4a05      	ldr	r2, [pc, #20]	@ (80042c8 <SystemInit+0x20>)
 80042b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80042b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80042bc:	bf00      	nop
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	e000ed00 	.word	0xe000ed00

080042cc <MX_USART1_UART_Init>:
uint8_t txMsg[64];
uint8_t rxMsg[65];


void MX_USART1_UART_Init(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80042d0:	4b14      	ldr	r3, [pc, #80]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 80042d2:	4a15      	ldr	r2, [pc, #84]	@ (8004328 <MX_USART1_UART_Init+0x5c>)
 80042d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80042d6:	4b13      	ldr	r3, [pc, #76]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 80042d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80042dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80042de:	4b11      	ldr	r3, [pc, #68]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80042e4:	4b0f      	ldr	r3, [pc, #60]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80042ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80042f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 80042f2:	220c      	movs	r2, #12
 80042f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80042fc:	4b09      	ldr	r3, [pc, #36]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 80042fe:	2200      	movs	r2, #0
 8004300:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004302:	4b08      	ldr	r3, [pc, #32]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 8004304:	2200      	movs	r2, #0
 8004306:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004308:	4b06      	ldr	r3, [pc, #24]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 800430a:	2200      	movs	r2, #0
 800430c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800430e:	4805      	ldr	r0, [pc, #20]	@ (8004324 <MX_USART1_UART_Init+0x58>)
 8004310:	f004 fbca 	bl	8008aa8 <HAL_UART_Init>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800431a:	f7ff fc85 	bl	8003c28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800431e:	bf00      	nop
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	200077e8 	.word	0x200077e8
 8004328:	40011000 	.word	0x40011000

0800432c <ReceiveUartMessage>:


HAL_StatusTypeDef ReceiveUartMessage(UART_HandleTypeDef *huart, uint8_t *buffer, uint16_t size)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	4613      	mov	r3, r2
 8004338:	80fb      	strh	r3, [r7, #6]
    uint8_t receivedByte;
    uint16_t rxBufferIndex = 0;
 800433a:	2300      	movs	r3, #0
 800433c:	82fb      	strh	r3, [r7, #22]
    while(1)
    {
        if(HAL_UART_Receive(huart, &receivedByte, 1, 1000) == HAL_OK)
 800433e:	f107 0115 	add.w	r1, r7, #21
 8004342:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004346:	2201      	movs	r2, #1
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f004 fc7e 	bl	8008c4a <HAL_UART_Receive>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1f4      	bne.n	800433e <ReceiveUartMessage+0x12>
        {
            if(receivedByte == '\n') // 종료 문자 감지
 8004354:	7d7b      	ldrb	r3, [r7, #21]
 8004356:	2b0a      	cmp	r3, #10
 8004358:	d106      	bne.n	8004368 <ReceiveUartMessage+0x3c>
            {
                buffer[rxBufferIndex] = '\0'; // 문자열의 끝을 표시
 800435a:	8afb      	ldrh	r3, [r7, #22]
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	4413      	add	r3, r2
 8004360:	2200      	movs	r2, #0
 8004362:	701a      	strb	r2, [r3, #0]
                return HAL_OK;
 8004364:	2300      	movs	r3, #0
 8004366:	e012      	b.n	800438e <ReceiveUartMessage+0x62>
            }
            else
            {
                buffer[rxBufferIndex] = receivedByte; // 문자 저장
 8004368:	8afb      	ldrh	r3, [r7, #22]
 800436a:	68ba      	ldr	r2, [r7, #8]
 800436c:	4413      	add	r3, r2
 800436e:	7d7a      	ldrb	r2, [r7, #21]
 8004370:	701a      	strb	r2, [r3, #0]
                rxBufferIndex++;
 8004372:	8afb      	ldrh	r3, [r7, #22]
 8004374:	3301      	adds	r3, #1
 8004376:	82fb      	strh	r3, [r7, #22]
                if(rxBufferIndex >= size) // 버퍼 초과 방지
 8004378:	8afa      	ldrh	r2, [r7, #22]
 800437a:	88fb      	ldrh	r3, [r7, #6]
 800437c:	429a      	cmp	r2, r3
 800437e:	d3de      	bcc.n	800433e <ReceiveUartMessage+0x12>
                {
                    buffer[rxBufferIndex - 1] = '\0'; // 문자열의 끝을 표시
 8004380:	8afb      	ldrh	r3, [r7, #22]
 8004382:	3b01      	subs	r3, #1
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	4413      	add	r3, r2
 8004388:	2200      	movs	r2, #0
 800438a:	701a      	strb	r2, [r3, #0]
                    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
                }
            }
        }
    }
}
 800438e:	4618      	mov	r0, r3
 8004390:	3718      	adds	r7, #24
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
	...

08004398 <startMsg>:

void startMsg(){
 8004398:	b580      	push	{r7, lr}
 800439a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 800439c:	492c      	ldr	r1, [pc, #176]	@ (8004450 <startMsg+0xb8>)
 800439e:	482d      	ldr	r0, [pc, #180]	@ (8004454 <startMsg+0xbc>)
 80043a0:	f00f f946 	bl	8013630 <siprintf>
 80043a4:	4603      	mov	r3, r0
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	2364      	movs	r3, #100	@ 0x64
 80043aa:	492a      	ldr	r1, [pc, #168]	@ (8004454 <startMsg+0xbc>)
 80043ac:	482a      	ldr	r0, [pc, #168]	@ (8004458 <startMsg+0xc0>)
 80043ae:	f004 fbc9 	bl	8008b44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 80043b2:	4927      	ldr	r1, [pc, #156]	@ (8004450 <startMsg+0xb8>)
 80043b4:	4827      	ldr	r0, [pc, #156]	@ (8004454 <startMsg+0xbc>)
 80043b6:	f00f f93b 	bl	8013630 <siprintf>
 80043ba:	4603      	mov	r3, r0
 80043bc:	b29a      	uxth	r2, r3
 80043be:	2364      	movs	r3, #100	@ 0x64
 80043c0:	4924      	ldr	r1, [pc, #144]	@ (8004454 <startMsg+0xbc>)
 80043c2:	4825      	ldr	r0, [pc, #148]	@ (8004458 <startMsg+0xc0>)
 80043c4:	f004 fbbe 	bl	8008b44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "----------- AI Inference for TACTS made by JaeHyeong----------\n"), 100);
 80043c8:	4924      	ldr	r1, [pc, #144]	@ (800445c <startMsg+0xc4>)
 80043ca:	4822      	ldr	r0, [pc, #136]	@ (8004454 <startMsg+0xbc>)
 80043cc:	f00f f930 	bl	8013630 <siprintf>
 80043d0:	4603      	mov	r3, r0
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	2364      	movs	r3, #100	@ 0x64
 80043d6:	491f      	ldr	r1, [pc, #124]	@ (8004454 <startMsg+0xbc>)
 80043d8:	481f      	ldr	r0, [pc, #124]	@ (8004458 <startMsg+0xc0>)
 80043da:	f004 fbb3 	bl	8008b44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "----------------- 1 : TOF sensor array -----------------------\n"), 100);
 80043de:	4920      	ldr	r1, [pc, #128]	@ (8004460 <startMsg+0xc8>)
 80043e0:	481c      	ldr	r0, [pc, #112]	@ (8004454 <startMsg+0xbc>)
 80043e2:	f00f f925 	bl	8013630 <siprintf>
 80043e6:	4603      	mov	r3, r0
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	2364      	movs	r3, #100	@ 0x64
 80043ec:	4919      	ldr	r1, [pc, #100]	@ (8004454 <startMsg+0xbc>)
 80043ee:	481a      	ldr	r0, [pc, #104]	@ (8004458 <startMsg+0xc0>)
 80043f0:	f004 fba8 	bl	8008b44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "----------------- 2 : TOF sensor array and AI output ---------\n"), 100);
 80043f4:	491b      	ldr	r1, [pc, #108]	@ (8004464 <startMsg+0xcc>)
 80043f6:	4817      	ldr	r0, [pc, #92]	@ (8004454 <startMsg+0xbc>)
 80043f8:	f00f f91a 	bl	8013630 <siprintf>
 80043fc:	4603      	mov	r3, r0
 80043fe:	b29a      	uxth	r2, r3
 8004400:	2364      	movs	r3, #100	@ 0x64
 8004402:	4914      	ldr	r1, [pc, #80]	@ (8004454 <startMsg+0xbc>)
 8004404:	4814      	ldr	r0, [pc, #80]	@ (8004458 <startMsg+0xc0>)
 8004406:	f004 fb9d 	bl	8008b44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "----------------- 3 : TOF Avg Std Force Z --------------------\n"), 100);
 800440a:	4917      	ldr	r1, [pc, #92]	@ (8004468 <startMsg+0xd0>)
 800440c:	4811      	ldr	r0, [pc, #68]	@ (8004454 <startMsg+0xbc>)
 800440e:	f00f f90f 	bl	8013630 <siprintf>
 8004412:	4603      	mov	r3, r0
 8004414:	b29a      	uxth	r2, r3
 8004416:	2364      	movs	r3, #100	@ 0x64
 8004418:	490e      	ldr	r1, [pc, #56]	@ (8004454 <startMsg+0xbc>)
 800441a:	480f      	ldr	r0, [pc, #60]	@ (8004458 <startMsg+0xc0>)
 800441c:	f004 fb92 	bl	8008b44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 8004420:	490b      	ldr	r1, [pc, #44]	@ (8004450 <startMsg+0xb8>)
 8004422:	480c      	ldr	r0, [pc, #48]	@ (8004454 <startMsg+0xbc>)
 8004424:	f00f f904 	bl	8013630 <siprintf>
 8004428:	4603      	mov	r3, r0
 800442a:	b29a      	uxth	r2, r3
 800442c:	2364      	movs	r3, #100	@ 0x64
 800442e:	4909      	ldr	r1, [pc, #36]	@ (8004454 <startMsg+0xbc>)
 8004430:	4809      	ldr	r0, [pc, #36]	@ (8004458 <startMsg+0xc0>)
 8004432:	f004 fb87 	bl	8008b44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 8004436:	4906      	ldr	r1, [pc, #24]	@ (8004450 <startMsg+0xb8>)
 8004438:	4806      	ldr	r0, [pc, #24]	@ (8004454 <startMsg+0xbc>)
 800443a:	f00f f8f9 	bl	8013630 <siprintf>
 800443e:	4603      	mov	r3, r0
 8004440:	b29a      	uxth	r2, r3
 8004442:	2364      	movs	r3, #100	@ 0x64
 8004444:	4903      	ldr	r1, [pc, #12]	@ (8004454 <startMsg+0xbc>)
 8004446:	4804      	ldr	r0, [pc, #16]	@ (8004458 <startMsg+0xc0>)
 8004448:	f004 fb7c 	bl	8008b44 <HAL_UART_Transmit>
}
 800444c:	bf00      	nop
 800444e:	bd80      	pop	{r7, pc}
 8004450:	08018914 	.word	0x08018914
 8004454:	20007870 	.word	0x20007870
 8004458:	200077e8 	.word	0x200077e8
 800445c:	08018954 	.word	0x08018954
 8004460:	08018994 	.word	0x08018994
 8004464:	080189d4 	.word	0x080189d4
 8004468:	08018a14 	.word	0x08018a14

0800446c <ResetAllDevices>:
    }
}
#endif


void ResetAllDevices() {
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af02      	add	r7, sp, #8
  for (int j = 0; j < tcaLength; ++j) {
 8004472:	2300      	movs	r3, #0
 8004474:	607b      	str	r3, [r7, #4]
 8004476:	e010      	b.n	800449a <ResetAllDevices+0x2e>
	  HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, &tca_ch_reset, 1, 1000);
 8004478:	4a0d      	ldr	r2, [pc, #52]	@ (80044b0 <ResetAllDevices+0x44>)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4413      	add	r3, r2
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	b299      	uxth	r1, r3
 8004484:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	2301      	movs	r3, #1
 800448c:	4a09      	ldr	r2, [pc, #36]	@ (80044b4 <ResetAllDevices+0x48>)
 800448e:	480a      	ldr	r0, [pc, #40]	@ (80044b8 <ResetAllDevices+0x4c>)
 8004490:	f000 fe6a 	bl	8005168 <HAL_I2C_Master_Transmit>
  for (int j = 0; j < tcaLength; ++j) {
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3301      	adds	r3, #1
 8004498:	607b      	str	r3, [r7, #4]
 800449a:	4b08      	ldr	r3, [pc, #32]	@ (80044bc <ResetAllDevices+0x50>)
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4293      	cmp	r3, r2
 80044a4:	dbe8      	blt.n	8004478 <ResetAllDevices+0xc>
  }
}
 80044a6:	bf00      	nop
 80044a8:	bf00      	nop
 80044aa:	3708      	adds	r7, #8
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	2000016c 	.word	0x2000016c
 80044b4:	2000c564 	.word	0x2000c564
 80044b8:	200072a0 	.word	0x200072a0
 80044bc:	20000174 	.word	0x20000174

080044c0 <ResetDevicesExcept>:

void ResetDevicesExcept(uint8_t active_device) {
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b086      	sub	sp, #24
 80044c4:	af02      	add	r7, sp, #8
 80044c6:	4603      	mov	r3, r0
 80044c8:	71fb      	strb	r3, [r7, #7]
    for (int j = 0; j < tcaLength; ++j) {
 80044ca:	2300      	movs	r3, #0
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	e014      	b.n	80044fa <ResetDevicesExcept+0x3a>
        if (j != active_device) {
 80044d0:	79fb      	ldrb	r3, [r7, #7]
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d00d      	beq.n	80044f4 <ResetDevicesExcept+0x34>
            HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, &tca_ch_reset, 1, 1000);
 80044d8:	4a0d      	ldr	r2, [pc, #52]	@ (8004510 <ResetDevicesExcept+0x50>)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4413      	add	r3, r2
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	b299      	uxth	r1, r3
 80044e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	2301      	movs	r3, #1
 80044ec:	4a09      	ldr	r2, [pc, #36]	@ (8004514 <ResetDevicesExcept+0x54>)
 80044ee:	480a      	ldr	r0, [pc, #40]	@ (8004518 <ResetDevicesExcept+0x58>)
 80044f0:	f000 fe3a 	bl	8005168 <HAL_I2C_Master_Transmit>
    for (int j = 0; j < tcaLength; ++j) {
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	3301      	adds	r3, #1
 80044f8:	60fb      	str	r3, [r7, #12]
 80044fa:	4b08      	ldr	r3, [pc, #32]	@ (800451c <ResetDevicesExcept+0x5c>)
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	461a      	mov	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	4293      	cmp	r3, r2
 8004504:	dbe4      	blt.n	80044d0 <ResetDevicesExcept+0x10>
        }
    }
}
 8004506:	bf00      	nop
 8004508:	bf00      	nop
 800450a:	3710      	adds	r7, #16
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	2000016c 	.word	0x2000016c
 8004514:	2000c564 	.word	0x2000c564
 8004518:	200072a0 	.word	0x200072a0
 800451c:	20000174 	.word	0x20000174

08004520 <setActiveTcaChannel>:

void setActiveTcaChannel(uint8_t active_device, uint8_t channel){
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af02      	add	r7, sp, #8
 8004526:	4603      	mov	r3, r0
 8004528:	460a      	mov	r2, r1
 800452a:	71fb      	strb	r3, [r7, #7]
 800452c:	4613      	mov	r3, r2
 800452e:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, tca_addr[active_device] << 1, &tca_ch[channel], 1, 1000);
 8004530:	79fb      	ldrb	r3, [r7, #7]
 8004532:	4a09      	ldr	r2, [pc, #36]	@ (8004558 <setActiveTcaChannel+0x38>)
 8004534:	5cd3      	ldrb	r3, [r2, r3]
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	b299      	uxth	r1, r3
 800453a:	79bb      	ldrb	r3, [r7, #6]
 800453c:	4a07      	ldr	r2, [pc, #28]	@ (800455c <setActiveTcaChannel+0x3c>)
 800453e:	441a      	add	r2, r3
 8004540:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	2301      	movs	r3, #1
 8004548:	4805      	ldr	r0, [pc, #20]	@ (8004560 <setActiveTcaChannel+0x40>)
 800454a:	f000 fe0d 	bl	8005168 <HAL_I2C_Master_Transmit>
}
 800454e:	bf00      	nop
 8004550:	3708      	adds	r7, #8
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	2000016c 	.word	0x2000016c
 800455c:	20000160 	.word	0x20000160
 8004560:	200072a0 	.word	0x200072a0

08004564 <setOnAllDevices>:

void setOnAllDevices(){
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af02      	add	r7, sp, #8
  for (int j = 0; j < tcaLength; ++j) {
 800456a:	2300      	movs	r3, #0
 800456c:	607b      	str	r3, [r7, #4]
 800456e:	e010      	b.n	8004592 <setOnAllDevices+0x2e>
	  HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, &tca_ch_all_on, 1, 1000);
 8004570:	4a0d      	ldr	r2, [pc, #52]	@ (80045a8 <setOnAllDevices+0x44>)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4413      	add	r3, r2
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	b299      	uxth	r1, r3
 800457c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004580:	9300      	str	r3, [sp, #0]
 8004582:	2301      	movs	r3, #1
 8004584:	4a09      	ldr	r2, [pc, #36]	@ (80045ac <setOnAllDevices+0x48>)
 8004586:	480a      	ldr	r0, [pc, #40]	@ (80045b0 <setOnAllDevices+0x4c>)
 8004588:	f000 fdee 	bl	8005168 <HAL_I2C_Master_Transmit>
  for (int j = 0; j < tcaLength; ++j) {
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	3301      	adds	r3, #1
 8004590:	607b      	str	r3, [r7, #4]
 8004592:	4b08      	ldr	r3, [pc, #32]	@ (80045b4 <setOnAllDevices+0x50>)
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	461a      	mov	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4293      	cmp	r3, r2
 800459c:	dbe8      	blt.n	8004570 <setOnAllDevices+0xc>
  }


}
 800459e:	bf00      	nop
 80045a0:	bf00      	nop
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	2000016c 	.word	0x2000016c
 80045ac:	20000168 	.word	0x20000168
 80045b0:	200072a0 	.word	0x200072a0
 80045b4:	20000174 	.word	0x20000174

080045b8 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack      /* set stack pointer */
 80045b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80045f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80045bc:	480d      	ldr	r0, [pc, #52]	@ (80045f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80045be:	490e      	ldr	r1, [pc, #56]	@ (80045f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80045c0:	4a0e      	ldr	r2, [pc, #56]	@ (80045fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80045c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045c4:	e002      	b.n	80045cc <LoopCopyDataInit>

080045c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045ca:	3304      	adds	r3, #4

080045cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045d0:	d3f9      	bcc.n	80045c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045d2:	4a0b      	ldr	r2, [pc, #44]	@ (8004600 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80045d4:	4c0b      	ldr	r4, [pc, #44]	@ (8004604 <LoopFillZerobss+0x26>)
  movs r3, #0
 80045d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80045d8:	e001      	b.n	80045de <LoopFillZerobss>

080045da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80045da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045dc:	3204      	adds	r2, #4

080045de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80045de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80045e0:	d3fb      	bcc.n	80045da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80045e2:	f7ff fe61 	bl	80042a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80045e6:	f00f f977 	bl	80138d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80045ea:	f7ff f8f7 	bl	80037dc <main>
  bx  lr    
 80045ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80045f0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80045f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045f8:	20001638 	.word	0x20001638
  ldr r2, =_sidata
 80045fc:	0805da50 	.word	0x0805da50
  ldr r2, =_sbss
 8004600:	20001640 	.word	0x20001640
  ldr r4, =_ebss
 8004604:	2000c7b4 	.word	0x2000c7b4

08004608 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004608:	e7fe      	b.n	8004608 <ADC_IRQHandler>

0800460a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800460e:	2003      	movs	r0, #3
 8004610:	f000 f94c 	bl	80048ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004614:	200f      	movs	r0, #15
 8004616:	f000 f805 	bl	8004624 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800461a:	f7ff fc21 	bl	8003e60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	bd80      	pop	{r7, pc}

08004624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800462c:	4b12      	ldr	r3, [pc, #72]	@ (8004678 <HAL_InitTick+0x54>)
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	4b12      	ldr	r3, [pc, #72]	@ (800467c <HAL_InitTick+0x58>)
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	4619      	mov	r1, r3
 8004636:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800463a:	fbb3 f3f1 	udiv	r3, r3, r1
 800463e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004642:	4618      	mov	r0, r3
 8004644:	f000 f967 	bl	8004916 <HAL_SYSTICK_Config>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e00e      	b.n	8004670 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b0f      	cmp	r3, #15
 8004656:	d80a      	bhi.n	800466e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004658:	2200      	movs	r2, #0
 800465a:	6879      	ldr	r1, [r7, #4]
 800465c:	f04f 30ff 	mov.w	r0, #4294967295
 8004660:	f000 f92f 	bl	80048c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004664:	4a06      	ldr	r2, [pc, #24]	@ (8004680 <HAL_InitTick+0x5c>)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800466a:	2300      	movs	r3, #0
 800466c:	e000      	b.n	8004670 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
}
 8004670:	4618      	mov	r0, r3
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	2000000c 	.word	0x2000000c
 800467c:	2000030c 	.word	0x2000030c
 8004680:	20000308 	.word	0x20000308

08004684 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004684:	b480      	push	{r7}
 8004686:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004688:	4b06      	ldr	r3, [pc, #24]	@ (80046a4 <HAL_IncTick+0x20>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	461a      	mov	r2, r3
 800468e:	4b06      	ldr	r3, [pc, #24]	@ (80046a8 <HAL_IncTick+0x24>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4413      	add	r3, r2
 8004694:	4a04      	ldr	r2, [pc, #16]	@ (80046a8 <HAL_IncTick+0x24>)
 8004696:	6013      	str	r3, [r2, #0]
}
 8004698:	bf00      	nop
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	2000030c 	.word	0x2000030c
 80046a8:	2000c568 	.word	0x2000c568

080046ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  return uwTick;
 80046b0:	4b03      	ldr	r3, [pc, #12]	@ (80046c0 <HAL_GetTick+0x14>)
 80046b2:	681b      	ldr	r3, [r3, #0]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	2000c568 	.word	0x2000c568

080046c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046cc:	f7ff ffee 	bl	80046ac <HAL_GetTick>
 80046d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046dc:	d005      	beq.n	80046ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80046de:	4b0a      	ldr	r3, [pc, #40]	@ (8004708 <HAL_Delay+0x44>)
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	461a      	mov	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4413      	add	r3, r2
 80046e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80046ea:	bf00      	nop
 80046ec:	f7ff ffde 	bl	80046ac <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d8f7      	bhi.n	80046ec <HAL_Delay+0x28>
  {
  }
}
 80046fc:	bf00      	nop
 80046fe:	bf00      	nop
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	2000030c 	.word	0x2000030c

0800470c <__NVIC_SetPriorityGrouping>:
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800471c:	4b0b      	ldr	r3, [pc, #44]	@ (800474c <__NVIC_SetPriorityGrouping+0x40>)
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004722:	68ba      	ldr	r2, [r7, #8]
 8004724:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004728:	4013      	ands	r3, r2
 800472a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004734:	4b06      	ldr	r3, [pc, #24]	@ (8004750 <__NVIC_SetPriorityGrouping+0x44>)
 8004736:	4313      	orrs	r3, r2
 8004738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800473a:	4a04      	ldr	r2, [pc, #16]	@ (800474c <__NVIC_SetPriorityGrouping+0x40>)
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	60d3      	str	r3, [r2, #12]
}
 8004740:	bf00      	nop
 8004742:	3714      	adds	r7, #20
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr
 800474c:	e000ed00 	.word	0xe000ed00
 8004750:	05fa0000 	.word	0x05fa0000

08004754 <__NVIC_GetPriorityGrouping>:
{
 8004754:	b480      	push	{r7}
 8004756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004758:	4b04      	ldr	r3, [pc, #16]	@ (800476c <__NVIC_GetPriorityGrouping+0x18>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	0a1b      	lsrs	r3, r3, #8
 800475e:	f003 0307 	and.w	r3, r3, #7
}
 8004762:	4618      	mov	r0, r3
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	e000ed00 	.word	0xe000ed00

08004770 <__NVIC_EnableIRQ>:
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	4603      	mov	r3, r0
 8004778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800477a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800477e:	2b00      	cmp	r3, #0
 8004780:	db0b      	blt.n	800479a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	f003 021f 	and.w	r2, r3, #31
 8004788:	4907      	ldr	r1, [pc, #28]	@ (80047a8 <__NVIC_EnableIRQ+0x38>)
 800478a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800478e:	095b      	lsrs	r3, r3, #5
 8004790:	2001      	movs	r0, #1
 8004792:	fa00 f202 	lsl.w	r2, r0, r2
 8004796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	e000e100 	.word	0xe000e100

080047ac <__NVIC_SetPriority>:
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	4603      	mov	r3, r0
 80047b4:	6039      	str	r1, [r7, #0]
 80047b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	db0a      	blt.n	80047d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	490c      	ldr	r1, [pc, #48]	@ (80047f8 <__NVIC_SetPriority+0x4c>)
 80047c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ca:	0112      	lsls	r2, r2, #4
 80047cc:	b2d2      	uxtb	r2, r2
 80047ce:	440b      	add	r3, r1
 80047d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80047d4:	e00a      	b.n	80047ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	b2da      	uxtb	r2, r3
 80047da:	4908      	ldr	r1, [pc, #32]	@ (80047fc <__NVIC_SetPriority+0x50>)
 80047dc:	79fb      	ldrb	r3, [r7, #7]
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	3b04      	subs	r3, #4
 80047e4:	0112      	lsls	r2, r2, #4
 80047e6:	b2d2      	uxtb	r2, r2
 80047e8:	440b      	add	r3, r1
 80047ea:	761a      	strb	r2, [r3, #24]
}
 80047ec:	bf00      	nop
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	e000e100 	.word	0xe000e100
 80047fc:	e000ed00 	.word	0xe000ed00

08004800 <NVIC_EncodePriority>:
{
 8004800:	b480      	push	{r7}
 8004802:	b089      	sub	sp, #36	@ 0x24
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f003 0307 	and.w	r3, r3, #7
 8004812:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	f1c3 0307 	rsb	r3, r3, #7
 800481a:	2b04      	cmp	r3, #4
 800481c:	bf28      	it	cs
 800481e:	2304      	movcs	r3, #4
 8004820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	3304      	adds	r3, #4
 8004826:	2b06      	cmp	r3, #6
 8004828:	d902      	bls.n	8004830 <NVIC_EncodePriority+0x30>
 800482a:	69fb      	ldr	r3, [r7, #28]
 800482c:	3b03      	subs	r3, #3
 800482e:	e000      	b.n	8004832 <NVIC_EncodePriority+0x32>
 8004830:	2300      	movs	r3, #0
 8004832:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004834:	f04f 32ff 	mov.w	r2, #4294967295
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	fa02 f303 	lsl.w	r3, r2, r3
 800483e:	43da      	mvns	r2, r3
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	401a      	ands	r2, r3
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004848:	f04f 31ff 	mov.w	r1, #4294967295
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	fa01 f303 	lsl.w	r3, r1, r3
 8004852:	43d9      	mvns	r1, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004858:	4313      	orrs	r3, r2
}
 800485a:	4618      	mov	r0, r3
 800485c:	3724      	adds	r7, #36	@ 0x24
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
	...

08004868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3b01      	subs	r3, #1
 8004874:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004878:	d301      	bcc.n	800487e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800487a:	2301      	movs	r3, #1
 800487c:	e00f      	b.n	800489e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800487e:	4a0a      	ldr	r2, [pc, #40]	@ (80048a8 <SysTick_Config+0x40>)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3b01      	subs	r3, #1
 8004884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004886:	210f      	movs	r1, #15
 8004888:	f04f 30ff 	mov.w	r0, #4294967295
 800488c:	f7ff ff8e 	bl	80047ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004890:	4b05      	ldr	r3, [pc, #20]	@ (80048a8 <SysTick_Config+0x40>)
 8004892:	2200      	movs	r2, #0
 8004894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004896:	4b04      	ldr	r3, [pc, #16]	@ (80048a8 <SysTick_Config+0x40>)
 8004898:	2207      	movs	r2, #7
 800489a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3708      	adds	r7, #8
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	e000e010 	.word	0xe000e010

080048ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b082      	sub	sp, #8
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f7ff ff29 	bl	800470c <__NVIC_SetPriorityGrouping>
}
 80048ba:	bf00      	nop
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b086      	sub	sp, #24
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	4603      	mov	r3, r0
 80048ca:	60b9      	str	r1, [r7, #8]
 80048cc:	607a      	str	r2, [r7, #4]
 80048ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80048d0:	2300      	movs	r3, #0
 80048d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80048d4:	f7ff ff3e 	bl	8004754 <__NVIC_GetPriorityGrouping>
 80048d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	68b9      	ldr	r1, [r7, #8]
 80048de:	6978      	ldr	r0, [r7, #20]
 80048e0:	f7ff ff8e 	bl	8004800 <NVIC_EncodePriority>
 80048e4:	4602      	mov	r2, r0
 80048e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048ea:	4611      	mov	r1, r2
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7ff ff5d 	bl	80047ac <__NVIC_SetPriority>
}
 80048f2:	bf00      	nop
 80048f4:	3718      	adds	r7, #24
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b082      	sub	sp, #8
 80048fe:	af00      	add	r7, sp, #0
 8004900:	4603      	mov	r3, r0
 8004902:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004908:	4618      	mov	r0, r3
 800490a:	f7ff ff31 	bl	8004770 <__NVIC_EnableIRQ>
}
 800490e:	bf00      	nop
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b082      	sub	sp, #8
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f7ff ffa2 	bl	8004868 <SysTick_Config>
 8004924:	4603      	mov	r3, r0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3708      	adds	r7, #8
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
	...

08004930 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e054      	b.n	80049ec <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	7f5b      	ldrb	r3, [r3, #29]
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b00      	cmp	r3, #0
 800494a:	d105      	bne.n	8004958 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7ff faae 	bl	8003eb4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2202      	movs	r2, #2
 800495c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	791b      	ldrb	r3, [r3, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10c      	bne.n	8004980 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a22      	ldr	r2, [pc, #136]	@ (80049f4 <HAL_CRC_Init+0xc4>)
 800496c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689a      	ldr	r2, [r3, #8]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f022 0218 	bic.w	r2, r2, #24
 800497c:	609a      	str	r2, [r3, #8]
 800497e:	e00c      	b.n	800499a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6899      	ldr	r1, [r3, #8]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	461a      	mov	r2, r3
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f834 	bl	80049f8 <HAL_CRCEx_Polynomial_Set>
 8004990:	4603      	mov	r3, r0
 8004992:	2b00      	cmp	r3, #0
 8004994:	d001      	beq.n	800499a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e028      	b.n	80049ec <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	795b      	ldrb	r3, [r3, #5]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d105      	bne.n	80049ae <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f04f 32ff 	mov.w	r2, #4294967295
 80049aa:	611a      	str	r2, [r3, #16]
 80049ac:	e004      	b.n	80049b8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6912      	ldr	r2, [r2, #16]
 80049b6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	695a      	ldr	r2, [r3, #20]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	699a      	ldr	r2, [r3, #24]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	430a      	orrs	r2, r1
 80049e2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3708      	adds	r7, #8
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	04c11db7 	.word	0x04c11db7

080049f8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b087      	sub	sp, #28
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a04:	2300      	movs	r3, #0
 8004a06:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004a08:	231f      	movs	r3, #31
 8004a0a:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004a0c:	bf00      	nop
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1e5a      	subs	r2, r3, #1
 8004a12:	613a      	str	r2, [r7, #16]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d009      	beq.n	8004a2c <HAL_CRCEx_Polynomial_Set+0x34>
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	f003 031f 	and.w	r3, r3, #31
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	fa22 f303 	lsr.w	r3, r2, r3
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d0f0      	beq.n	8004a0e <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2b18      	cmp	r3, #24
 8004a30:	d846      	bhi.n	8004ac0 <HAL_CRCEx_Polynomial_Set+0xc8>
 8004a32:	a201      	add	r2, pc, #4	@ (adr r2, 8004a38 <HAL_CRCEx_Polynomial_Set+0x40>)
 8004a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a38:	08004ac7 	.word	0x08004ac7
 8004a3c:	08004ac1 	.word	0x08004ac1
 8004a40:	08004ac1 	.word	0x08004ac1
 8004a44:	08004ac1 	.word	0x08004ac1
 8004a48:	08004ac1 	.word	0x08004ac1
 8004a4c:	08004ac1 	.word	0x08004ac1
 8004a50:	08004ac1 	.word	0x08004ac1
 8004a54:	08004ac1 	.word	0x08004ac1
 8004a58:	08004ab5 	.word	0x08004ab5
 8004a5c:	08004ac1 	.word	0x08004ac1
 8004a60:	08004ac1 	.word	0x08004ac1
 8004a64:	08004ac1 	.word	0x08004ac1
 8004a68:	08004ac1 	.word	0x08004ac1
 8004a6c:	08004ac1 	.word	0x08004ac1
 8004a70:	08004ac1 	.word	0x08004ac1
 8004a74:	08004ac1 	.word	0x08004ac1
 8004a78:	08004aa9 	.word	0x08004aa9
 8004a7c:	08004ac1 	.word	0x08004ac1
 8004a80:	08004ac1 	.word	0x08004ac1
 8004a84:	08004ac1 	.word	0x08004ac1
 8004a88:	08004ac1 	.word	0x08004ac1
 8004a8c:	08004ac1 	.word	0x08004ac1
 8004a90:	08004ac1 	.word	0x08004ac1
 8004a94:	08004ac1 	.word	0x08004ac1
 8004a98:	08004a9d 	.word	0x08004a9d
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	2b06      	cmp	r3, #6
 8004aa0:	d913      	bls.n	8004aca <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004aa6:	e010      	b.n	8004aca <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	2b07      	cmp	r3, #7
 8004aac:	d90f      	bls.n	8004ace <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004ab2:	e00c      	b.n	8004ace <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	2b0f      	cmp	r3, #15
 8004ab8:	d90b      	bls.n	8004ad2 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004abe:	e008      	b.n	8004ad2 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ac4:	e006      	b.n	8004ad4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004ac6:	bf00      	nop
 8004ac8:	e004      	b.n	8004ad4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004aca:	bf00      	nop
 8004acc:	e002      	b.n	8004ad4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004ace:	bf00      	nop
 8004ad0:	e000      	b.n	8004ad4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004ad2:	bf00      	nop
  }
  if (status == HAL_OK)
 8004ad4:	7dfb      	ldrb	r3, [r7, #23]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10d      	bne.n	8004af6 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	68ba      	ldr	r2, [r7, #8]
 8004ae0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f023 0118 	bic.w	r1, r3, #24
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	430a      	orrs	r2, r1
 8004af4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	371c      	adds	r7, #28
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b10:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004b12:	f7ff fdcb 	bl	80046ac <HAL_GetTick>
 8004b16:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d008      	beq.n	8004b36 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2280      	movs	r2, #128	@ 0x80
 8004b28:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e052      	b.n	8004bdc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 0216 	bic.w	r2, r2, #22
 8004b44:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	695a      	ldr	r2, [r3, #20]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b54:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d103      	bne.n	8004b66 <HAL_DMA_Abort+0x62>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d007      	beq.n	8004b76 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f022 0208 	bic.w	r2, r2, #8
 8004b74:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f022 0201 	bic.w	r2, r2, #1
 8004b84:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b86:	e013      	b.n	8004bb0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b88:	f7ff fd90 	bl	80046ac <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	2b05      	cmp	r3, #5
 8004b94:	d90c      	bls.n	8004bb0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2203      	movs	r2, #3
 8004ba0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e015      	b.n	8004bdc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1e4      	bne.n	8004b88 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bc2:	223f      	movs	r2, #63	@ 0x3f
 8004bc4:	409a      	lsls	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d004      	beq.n	8004c02 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2280      	movs	r2, #128	@ 0x80
 8004bfc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e00c      	b.n	8004c1c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2205      	movs	r2, #5
 8004c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 0201 	bic.w	r2, r2, #1
 8004c18:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c36:	b2db      	uxtb	r3, r3
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b089      	sub	sp, #36	@ 0x24
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004c52:	2300      	movs	r3, #0
 8004c54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004c56:	2300      	movs	r3, #0
 8004c58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004c5e:	2300      	movs	r3, #0
 8004c60:	61fb      	str	r3, [r7, #28]
 8004c62:	e175      	b.n	8004f50 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004c64:	2201      	movs	r2, #1
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	4013      	ands	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	f040 8164 	bne.w	8004f4a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f003 0303 	and.w	r3, r3, #3
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d005      	beq.n	8004c9a <HAL_GPIO_Init+0x56>
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f003 0303 	and.w	r3, r3, #3
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d130      	bne.n	8004cfc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	2203      	movs	r2, #3
 8004ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8004caa:	43db      	mvns	r3, r3
 8004cac:	69ba      	ldr	r2, [r7, #24]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68da      	ldr	r2, [r3, #12]
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	005b      	lsls	r3, r3, #1
 8004cba:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbe:	69ba      	ldr	r2, [r7, #24]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	69ba      	ldr	r2, [r7, #24]
 8004cc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd8:	43db      	mvns	r3, r3
 8004cda:	69ba      	ldr	r2, [r7, #24]
 8004cdc:	4013      	ands	r3, r2
 8004cde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	091b      	lsrs	r3, r3, #4
 8004ce6:	f003 0201 	and.w	r2, r3, #1
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf0:	69ba      	ldr	r2, [r7, #24]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f003 0303 	and.w	r3, r3, #3
 8004d04:	2b03      	cmp	r3, #3
 8004d06:	d017      	beq.n	8004d38 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	005b      	lsls	r3, r3, #1
 8004d12:	2203      	movs	r2, #3
 8004d14:	fa02 f303 	lsl.w	r3, r2, r3
 8004d18:	43db      	mvns	r3, r3
 8004d1a:	69ba      	ldr	r2, [r7, #24]
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	689a      	ldr	r2, [r3, #8]
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	005b      	lsls	r3, r3, #1
 8004d28:	fa02 f303 	lsl.w	r3, r2, r3
 8004d2c:	69ba      	ldr	r2, [r7, #24]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f003 0303 	and.w	r3, r3, #3
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d123      	bne.n	8004d8c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004d44:	69fb      	ldr	r3, [r7, #28]
 8004d46:	08da      	lsrs	r2, r3, #3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	3208      	adds	r2, #8
 8004d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	f003 0307 	and.w	r3, r3, #7
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	220f      	movs	r2, #15
 8004d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d60:	43db      	mvns	r3, r3
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	4013      	ands	r3, r2
 8004d66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	691a      	ldr	r2, [r3, #16]
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	f003 0307 	and.w	r3, r3, #7
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	08da      	lsrs	r2, r3, #3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	3208      	adds	r2, #8
 8004d86:	69b9      	ldr	r1, [r7, #24]
 8004d88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	2203      	movs	r2, #3
 8004d98:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	4013      	ands	r3, r2
 8004da2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f003 0203 	and.w	r2, r3, #3
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	fa02 f303 	lsl.w	r3, r2, r3
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	69ba      	ldr	r2, [r7, #24]
 8004dbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 80be 	beq.w	8004f4a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dce:	4b66      	ldr	r3, [pc, #408]	@ (8004f68 <HAL_GPIO_Init+0x324>)
 8004dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dd2:	4a65      	ldr	r2, [pc, #404]	@ (8004f68 <HAL_GPIO_Init+0x324>)
 8004dd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004dd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004dda:	4b63      	ldr	r3, [pc, #396]	@ (8004f68 <HAL_GPIO_Init+0x324>)
 8004ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004de6:	4a61      	ldr	r2, [pc, #388]	@ (8004f6c <HAL_GPIO_Init+0x328>)
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	089b      	lsrs	r3, r3, #2
 8004dec:	3302      	adds	r3, #2
 8004dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	f003 0303 	and.w	r3, r3, #3
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	220f      	movs	r2, #15
 8004dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004e02:	43db      	mvns	r3, r3
 8004e04:	69ba      	ldr	r2, [r7, #24]
 8004e06:	4013      	ands	r3, r2
 8004e08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a58      	ldr	r2, [pc, #352]	@ (8004f70 <HAL_GPIO_Init+0x32c>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d037      	beq.n	8004e82 <HAL_GPIO_Init+0x23e>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a57      	ldr	r2, [pc, #348]	@ (8004f74 <HAL_GPIO_Init+0x330>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d031      	beq.n	8004e7e <HAL_GPIO_Init+0x23a>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a56      	ldr	r2, [pc, #344]	@ (8004f78 <HAL_GPIO_Init+0x334>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d02b      	beq.n	8004e7a <HAL_GPIO_Init+0x236>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a55      	ldr	r2, [pc, #340]	@ (8004f7c <HAL_GPIO_Init+0x338>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d025      	beq.n	8004e76 <HAL_GPIO_Init+0x232>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a54      	ldr	r2, [pc, #336]	@ (8004f80 <HAL_GPIO_Init+0x33c>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d01f      	beq.n	8004e72 <HAL_GPIO_Init+0x22e>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a53      	ldr	r2, [pc, #332]	@ (8004f84 <HAL_GPIO_Init+0x340>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d019      	beq.n	8004e6e <HAL_GPIO_Init+0x22a>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a52      	ldr	r2, [pc, #328]	@ (8004f88 <HAL_GPIO_Init+0x344>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d013      	beq.n	8004e6a <HAL_GPIO_Init+0x226>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a51      	ldr	r2, [pc, #324]	@ (8004f8c <HAL_GPIO_Init+0x348>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d00d      	beq.n	8004e66 <HAL_GPIO_Init+0x222>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a50      	ldr	r2, [pc, #320]	@ (8004f90 <HAL_GPIO_Init+0x34c>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d007      	beq.n	8004e62 <HAL_GPIO_Init+0x21e>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a4f      	ldr	r2, [pc, #316]	@ (8004f94 <HAL_GPIO_Init+0x350>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d101      	bne.n	8004e5e <HAL_GPIO_Init+0x21a>
 8004e5a:	2309      	movs	r3, #9
 8004e5c:	e012      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e5e:	230a      	movs	r3, #10
 8004e60:	e010      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e62:	2308      	movs	r3, #8
 8004e64:	e00e      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e66:	2307      	movs	r3, #7
 8004e68:	e00c      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e6a:	2306      	movs	r3, #6
 8004e6c:	e00a      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e6e:	2305      	movs	r3, #5
 8004e70:	e008      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e72:	2304      	movs	r3, #4
 8004e74:	e006      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e76:	2303      	movs	r3, #3
 8004e78:	e004      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	e002      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e000      	b.n	8004e84 <HAL_GPIO_Init+0x240>
 8004e82:	2300      	movs	r3, #0
 8004e84:	69fa      	ldr	r2, [r7, #28]
 8004e86:	f002 0203 	and.w	r2, r2, #3
 8004e8a:	0092      	lsls	r2, r2, #2
 8004e8c:	4093      	lsls	r3, r2
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004e94:	4935      	ldr	r1, [pc, #212]	@ (8004f6c <HAL_GPIO_Init+0x328>)
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	089b      	lsrs	r3, r3, #2
 8004e9a:	3302      	adds	r3, #2
 8004e9c:	69ba      	ldr	r2, [r7, #24]
 8004e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ea2:	4b3d      	ldr	r3, [pc, #244]	@ (8004f98 <HAL_GPIO_Init+0x354>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	43db      	mvns	r3, r3
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	4013      	ands	r3, r2
 8004eb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ec6:	4a34      	ldr	r2, [pc, #208]	@ (8004f98 <HAL_GPIO_Init+0x354>)
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ecc:	4b32      	ldr	r3, [pc, #200]	@ (8004f98 <HAL_GPIO_Init+0x354>)
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	43db      	mvns	r3, r3
 8004ed6:	69ba      	ldr	r2, [r7, #24]
 8004ed8:	4013      	ands	r3, r2
 8004eda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004ee8:	69ba      	ldr	r2, [r7, #24]
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ef0:	4a29      	ldr	r2, [pc, #164]	@ (8004f98 <HAL_GPIO_Init+0x354>)
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004ef6:	4b28      	ldr	r3, [pc, #160]	@ (8004f98 <HAL_GPIO_Init+0x354>)
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	43db      	mvns	r3, r3
 8004f00:	69ba      	ldr	r2, [r7, #24]
 8004f02:	4013      	ands	r3, r2
 8004f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f1a:	4a1f      	ldr	r2, [pc, #124]	@ (8004f98 <HAL_GPIO_Init+0x354>)
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f20:	4b1d      	ldr	r3, [pc, #116]	@ (8004f98 <HAL_GPIO_Init+0x354>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	43db      	mvns	r3, r3
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d003      	beq.n	8004f44 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f44:	4a14      	ldr	r2, [pc, #80]	@ (8004f98 <HAL_GPIO_Init+0x354>)
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	61fb      	str	r3, [r7, #28]
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	2b0f      	cmp	r3, #15
 8004f54:	f67f ae86 	bls.w	8004c64 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004f58:	bf00      	nop
 8004f5a:	bf00      	nop
 8004f5c:	3724      	adds	r7, #36	@ 0x24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	40023800 	.word	0x40023800
 8004f6c:	40013800 	.word	0x40013800
 8004f70:	40020000 	.word	0x40020000
 8004f74:	40020400 	.word	0x40020400
 8004f78:	40020800 	.word	0x40020800
 8004f7c:	40020c00 	.word	0x40020c00
 8004f80:	40021000 	.word	0x40021000
 8004f84:	40021400 	.word	0x40021400
 8004f88:	40021800 	.word	0x40021800
 8004f8c:	40021c00 	.word	0x40021c00
 8004f90:	40022000 	.word	0x40022000
 8004f94:	40022400 	.word	0x40022400
 8004f98:	40013c00 	.word	0x40013c00

08004f9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	691a      	ldr	r2, [r3, #16]
 8004fac:	887b      	ldrh	r3, [r7, #2]
 8004fae:	4013      	ands	r3, r2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d002      	beq.n	8004fba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	73fb      	strb	r3, [r7, #15]
 8004fb8:	e001      	b.n	8004fbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	807b      	strh	r3, [r7, #2]
 8004fd8:	4613      	mov	r3, r2
 8004fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004fdc:	787b      	ldrb	r3, [r7, #1]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d003      	beq.n	8004fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004fe2:	887a      	ldrh	r2, [r7, #2]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004fe8:	e003      	b.n	8004ff2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004fea:	887b      	ldrh	r3, [r7, #2]
 8004fec:	041a      	lsls	r2, r3, #16
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	619a      	str	r2, [r3, #24]
}
 8004ff2:	bf00      	nop
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
	...

08005000 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	4603      	mov	r3, r0
 8005008:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800500a:	4b08      	ldr	r3, [pc, #32]	@ (800502c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800500c:	695a      	ldr	r2, [r3, #20]
 800500e:	88fb      	ldrh	r3, [r7, #6]
 8005010:	4013      	ands	r3, r2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d006      	beq.n	8005024 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005016:	4a05      	ldr	r2, [pc, #20]	@ (800502c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005018:	88fb      	ldrh	r3, [r7, #6]
 800501a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800501c:	88fb      	ldrh	r3, [r7, #6]
 800501e:	4618      	mov	r0, r3
 8005020:	f000 f806 	bl	8005030 <HAL_GPIO_EXTI_Callback>
  }
}
 8005024:	bf00      	nop
 8005026:	3708      	adds	r7, #8
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	40013c00 	.word	0x40013c00

08005030 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	4603      	mov	r3, r0
 8005038:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800503a:	bf00      	nop
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
	...

08005048 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e07f      	b.n	800515a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d106      	bne.n	8005074 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f7fe ff40 	bl	8003ef4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2224      	movs	r2, #36	@ 0x24
 8005078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f022 0201 	bic.w	r2, r2, #1
 800508a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685a      	ldr	r2, [r3, #4]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005098:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	689a      	ldr	r2, [r3, #8]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80050a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d107      	bne.n	80050c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	689a      	ldr	r2, [r3, #8]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050be:	609a      	str	r2, [r3, #8]
 80050c0:	e006      	b.n	80050d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	689a      	ldr	r2, [r3, #8]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80050ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d104      	bne.n	80050e2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6859      	ldr	r1, [r3, #4]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005164 <HAL_I2C_Init+0x11c>)
 80050ee:	430b      	orrs	r3, r1
 80050f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68da      	ldr	r2, [r3, #12]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005100:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	430a      	orrs	r2, r1
 800511a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	69d9      	ldr	r1, [r3, #28]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a1a      	ldr	r2, [r3, #32]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	430a      	orrs	r2, r1
 800512a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 0201 	orr.w	r2, r2, #1
 800513a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2220      	movs	r2, #32
 8005146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	02008000 	.word	0x02008000

08005168 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b088      	sub	sp, #32
 800516c:	af02      	add	r7, sp, #8
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	607a      	str	r2, [r7, #4]
 8005172:	461a      	mov	r2, r3
 8005174:	460b      	mov	r3, r1
 8005176:	817b      	strh	r3, [r7, #10]
 8005178:	4613      	mov	r3, r2
 800517a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2b20      	cmp	r3, #32
 8005186:	f040 80da 	bne.w	800533e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005190:	2b01      	cmp	r3, #1
 8005192:	d101      	bne.n	8005198 <HAL_I2C_Master_Transmit+0x30>
 8005194:	2302      	movs	r3, #2
 8005196:	e0d3      	b.n	8005340 <HAL_I2C_Master_Transmit+0x1d8>
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80051a0:	f7ff fa84 	bl	80046ac <HAL_GetTick>
 80051a4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	9300      	str	r3, [sp, #0]
 80051aa:	2319      	movs	r3, #25
 80051ac:	2201      	movs	r2, #1
 80051ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80051b2:	68f8      	ldr	r0, [r7, #12]
 80051b4:	f000 fee3 	bl	8005f7e <I2C_WaitOnFlagUntilTimeout>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e0be      	b.n	8005340 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2221      	movs	r2, #33	@ 0x21
 80051c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2210      	movs	r2, #16
 80051ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	893a      	ldrh	r2, [r7, #8]
 80051e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	2bff      	cmp	r3, #255	@ 0xff
 80051f2:	d90e      	bls.n	8005212 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	22ff      	movs	r2, #255	@ 0xff
 80051f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051fe:	b2da      	uxtb	r2, r3
 8005200:	8979      	ldrh	r1, [r7, #10]
 8005202:	4b51      	ldr	r3, [pc, #324]	@ (8005348 <HAL_I2C_Master_Transmit+0x1e0>)
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800520a:	68f8      	ldr	r0, [r7, #12]
 800520c:	f001 f8ce 	bl	80063ac <I2C_TransferConfig>
 8005210:	e06c      	b.n	80052ec <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005216:	b29a      	uxth	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005220:	b2da      	uxtb	r2, r3
 8005222:	8979      	ldrh	r1, [r7, #10]
 8005224:	4b48      	ldr	r3, [pc, #288]	@ (8005348 <HAL_I2C_Master_Transmit+0x1e0>)
 8005226:	9300      	str	r3, [sp, #0]
 8005228:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f001 f8bd 	bl	80063ac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005232:	e05b      	b.n	80052ec <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	6a39      	ldr	r1, [r7, #32]
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f000 fee0 	bl	8005ffe <I2C_WaitOnTXISFlagUntilTimeout>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d001      	beq.n	8005248 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e07b      	b.n	8005340 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524c:	781a      	ldrb	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005262:	b29b      	uxth	r3, r3
 8005264:	3b01      	subs	r3, #1
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800527c:	b29b      	uxth	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d034      	beq.n	80052ec <HAL_I2C_Master_Transmit+0x184>
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005286:	2b00      	cmp	r3, #0
 8005288:	d130      	bne.n	80052ec <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	9300      	str	r3, [sp, #0]
 800528e:	6a3b      	ldr	r3, [r7, #32]
 8005290:	2200      	movs	r2, #0
 8005292:	2180      	movs	r1, #128	@ 0x80
 8005294:	68f8      	ldr	r0, [r7, #12]
 8005296:	f000 fe72 	bl	8005f7e <I2C_WaitOnFlagUntilTimeout>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d001      	beq.n	80052a4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e04d      	b.n	8005340 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	2bff      	cmp	r3, #255	@ 0xff
 80052ac:	d90e      	bls.n	80052cc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	22ff      	movs	r2, #255	@ 0xff
 80052b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	8979      	ldrh	r1, [r7, #10]
 80052bc:	2300      	movs	r3, #0
 80052be:	9300      	str	r3, [sp, #0]
 80052c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f001 f871 	bl	80063ac <I2C_TransferConfig>
 80052ca:	e00f      	b.n	80052ec <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	8979      	ldrh	r1, [r7, #10]
 80052de:	2300      	movs	r3, #0
 80052e0:	9300      	str	r3, [sp, #0]
 80052e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f001 f860 	bl	80063ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d19e      	bne.n	8005234 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	6a39      	ldr	r1, [r7, #32]
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 febf 	bl	800607e <I2C_WaitOnSTOPFlagUntilTimeout>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e01a      	b.n	8005340 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2220      	movs	r2, #32
 8005310:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6859      	ldr	r1, [r3, #4]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	4b0b      	ldr	r3, [pc, #44]	@ (800534c <HAL_I2C_Master_Transmit+0x1e4>)
 800531e:	400b      	ands	r3, r1
 8005320:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2220      	movs	r2, #32
 8005326:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800533a:	2300      	movs	r3, #0
 800533c:	e000      	b.n	8005340 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800533e:	2302      	movs	r3, #2
  }
}
 8005340:	4618      	mov	r0, r3
 8005342:	3718      	adds	r7, #24
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	80002000 	.word	0x80002000
 800534c:	fe00e800 	.word	0xfe00e800

08005350 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b088      	sub	sp, #32
 8005354:	af02      	add	r7, sp, #8
 8005356:	60f8      	str	r0, [r7, #12]
 8005358:	607a      	str	r2, [r7, #4]
 800535a:	461a      	mov	r2, r3
 800535c:	460b      	mov	r3, r1
 800535e:	817b      	strh	r3, [r7, #10]
 8005360:	4613      	mov	r3, r2
 8005362:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800536a:	b2db      	uxtb	r3, r3
 800536c:	2b20      	cmp	r3, #32
 800536e:	f040 80db 	bne.w	8005528 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005378:	2b01      	cmp	r3, #1
 800537a:	d101      	bne.n	8005380 <HAL_I2C_Master_Receive+0x30>
 800537c:	2302      	movs	r3, #2
 800537e:	e0d4      	b.n	800552a <HAL_I2C_Master_Receive+0x1da>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005388:	f7ff f990 	bl	80046ac <HAL_GetTick>
 800538c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	9300      	str	r3, [sp, #0]
 8005392:	2319      	movs	r3, #25
 8005394:	2201      	movs	r2, #1
 8005396:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800539a:	68f8      	ldr	r0, [r7, #12]
 800539c:	f000 fdef 	bl	8005f7e <I2C_WaitOnFlagUntilTimeout>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d001      	beq.n	80053aa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e0bf      	b.n	800552a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2222      	movs	r2, #34	@ 0x22
 80053ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2210      	movs	r2, #16
 80053b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	893a      	ldrh	r2, [r7, #8]
 80053ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	2bff      	cmp	r3, #255	@ 0xff
 80053da:	d90e      	bls.n	80053fa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	22ff      	movs	r2, #255	@ 0xff
 80053e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053e6:	b2da      	uxtb	r2, r3
 80053e8:	8979      	ldrh	r1, [r7, #10]
 80053ea:	4b52      	ldr	r3, [pc, #328]	@ (8005534 <HAL_I2C_Master_Receive+0x1e4>)
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f000 ffda 	bl	80063ac <I2C_TransferConfig>
 80053f8:	e06d      	b.n	80054d6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053fe:	b29a      	uxth	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005408:	b2da      	uxtb	r2, r3
 800540a:	8979      	ldrh	r1, [r7, #10]
 800540c:	4b49      	ldr	r3, [pc, #292]	@ (8005534 <HAL_I2C_Master_Receive+0x1e4>)
 800540e:	9300      	str	r3, [sp, #0]
 8005410:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 ffc9 	bl	80063ac <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800541a:	e05c      	b.n	80054d6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	6a39      	ldr	r1, [r7, #32]
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 fe69 	bl	80060f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e07c      	b.n	800552a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800544c:	3b01      	subs	r3, #1
 800544e:	b29a      	uxth	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005458:	b29b      	uxth	r3, r3
 800545a:	3b01      	subs	r3, #1
 800545c:	b29a      	uxth	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005466:	b29b      	uxth	r3, r3
 8005468:	2b00      	cmp	r3, #0
 800546a:	d034      	beq.n	80054d6 <HAL_I2C_Master_Receive+0x186>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005470:	2b00      	cmp	r3, #0
 8005472:	d130      	bne.n	80054d6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	9300      	str	r3, [sp, #0]
 8005478:	6a3b      	ldr	r3, [r7, #32]
 800547a:	2200      	movs	r2, #0
 800547c:	2180      	movs	r1, #128	@ 0x80
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 fd7d 	bl	8005f7e <I2C_WaitOnFlagUntilTimeout>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e04d      	b.n	800552a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005492:	b29b      	uxth	r3, r3
 8005494:	2bff      	cmp	r3, #255	@ 0xff
 8005496:	d90e      	bls.n	80054b6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	22ff      	movs	r2, #255	@ 0xff
 800549c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a2:	b2da      	uxtb	r2, r3
 80054a4:	8979      	ldrh	r1, [r7, #10]
 80054a6:	2300      	movs	r3, #0
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f000 ff7c 	bl	80063ac <I2C_TransferConfig>
 80054b4:	e00f      	b.n	80054d6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c4:	b2da      	uxtb	r2, r3
 80054c6:	8979      	ldrh	r1, [r7, #10]
 80054c8:	2300      	movs	r3, #0
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 ff6b 	bl	80063ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054da:	b29b      	uxth	r3, r3
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d19d      	bne.n	800541c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	6a39      	ldr	r1, [r7, #32]
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 fdca 	bl	800607e <I2C_WaitOnSTOPFlagUntilTimeout>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e01a      	b.n	800552a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2220      	movs	r2, #32
 80054fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6859      	ldr	r1, [r3, #4]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	4b0c      	ldr	r3, [pc, #48]	@ (8005538 <HAL_I2C_Master_Receive+0x1e8>)
 8005508:	400b      	ands	r3, r1
 800550a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2220      	movs	r2, #32
 8005510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	e000      	b.n	800552a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005528:	2302      	movs	r3, #2
  }
}
 800552a:	4618      	mov	r0, r3
 800552c:	3718      	adds	r7, #24
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	80002400 	.word	0x80002400
 8005538:	fe00e800 	.word	0xfe00e800

0800553c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005558:	2b00      	cmp	r3, #0
 800555a:	d005      	beq.n	8005568 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	68f9      	ldr	r1, [r7, #12]
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	4798      	blx	r3
  }
}
 8005568:	bf00      	nop
 800556a:	3710      	adds	r7, #16
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b086      	sub	sp, #24
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00f      	beq.n	80055b2 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00a      	beq.n	80055b2 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a0:	f043 0201 	orr.w	r2, r3, #1
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055b0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00f      	beq.n	80055dc <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00a      	beq.n	80055dc <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ca:	f043 0208 	orr.w	r2, r3, #8
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055da:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00f      	beq.n	8005606 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00a      	beq.n	8005606 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f4:	f043 0202 	orr.w	r2, r3, #2
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005604:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f003 030b 	and.w	r3, r3, #11
 8005612:	2b00      	cmp	r3, #0
 8005614:	d003      	beq.n	800561e <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8005616:	68f9      	ldr	r1, [r7, #12]
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 fb77 	bl	8005d0c <I2C_ITError>
  }
}
 800561e:	bf00      	nop
 8005620:	3718      	adds	r7, #24
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005626:	b480      	push	{r7}
 8005628:	b083      	sub	sp, #12
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800562e:	bf00      	nop
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005642:	bf00      	nop
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800564e:	b480      	push	{r7}
 8005650:	b083      	sub	sp, #12
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
 8005656:	460b      	mov	r3, r1
 8005658:	70fb      	strb	r3, [r7, #3]
 800565a:	4613      	mov	r3, r2
 800565c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800565e:	bf00      	nop
 8005660:	370c      	adds	r7, #12
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr

0800566a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800566a:	b480      	push	{r7}
 800566c:	b083      	sub	sp, #12
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8005672:	bf00      	nop
 8005674:	370c      	adds	r7, #12
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800567e:	b480      	push	{r7}
 8005680:	b083      	sub	sp, #12
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005686:	bf00      	nop
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr

08005692 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005692:	b480      	push	{r7}
 8005694:	b083      	sub	sp, #12
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b086      	sub	sp, #24
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	60f8      	str	r0, [r7, #12]
 80056ae:	60b9      	str	r1, [r7, #8]
 80056b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d101      	bne.n	80056ca <I2C_Slave_ISR_IT+0x24>
 80056c6:	2302      	movs	r3, #2
 80056c8:	e0e1      	b.n	800588e <I2C_Slave_ISR_IT+0x1e8>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d008      	beq.n	80056ee <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d003      	beq.n	80056ee <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80056e6:	6939      	ldr	r1, [r7, #16]
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	f000 f9b5 	bl	8005a58 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	f003 0310 	and.w	r3, r3, #16
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d04b      	beq.n	8005790 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d046      	beq.n	8005790 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005706:	b29b      	uxth	r3, r3
 8005708:	2b00      	cmp	r3, #0
 800570a:	d128      	bne.n	800575e <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b28      	cmp	r3, #40	@ 0x28
 8005716:	d108      	bne.n	800572a <I2C_Slave_ISR_IT+0x84>
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800571e:	d104      	bne.n	800572a <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005720:	6939      	ldr	r1, [r7, #16]
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 fa9e 	bl	8005c64 <I2C_ITListenCplt>
 8005728:	e031      	b.n	800578e <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b29      	cmp	r3, #41	@ 0x29
 8005734:	d10e      	bne.n	8005754 <I2C_Slave_ISR_IT+0xae>
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800573c:	d00a      	beq.n	8005754 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2210      	movs	r2, #16
 8005744:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 fbd7 	bl	8005efa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800574c:	68f8      	ldr	r0, [r7, #12]
 800574e:	f000 f926 	bl	800599e <I2C_ITSlaveSeqCplt>
 8005752:	e01c      	b.n	800578e <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2210      	movs	r2, #16
 800575a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800575c:	e08f      	b.n	800587e <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2210      	movs	r2, #16
 8005764:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800576a:	f043 0204 	orr.w	r2, r3, #4
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d003      	beq.n	8005780 <I2C_Slave_ISR_IT+0xda>
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800577e:	d17e      	bne.n	800587e <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005784:	4619      	mov	r1, r3
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f000 fac0 	bl	8005d0c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800578c:	e077      	b.n	800587e <I2C_Slave_ISR_IT+0x1d8>
 800578e:	e076      	b.n	800587e <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	f003 0304 	and.w	r3, r3, #4
 8005796:	2b00      	cmp	r3, #0
 8005798:	d02f      	beq.n	80057fa <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d02a      	beq.n	80057fa <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d018      	beq.n	80057e0 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b8:	b2d2      	uxtb	r2, r2
 80057ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c0:	1c5a      	adds	r2, r3, #1
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ca:	3b01      	subs	r3, #1
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	3b01      	subs	r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d14b      	bne.n	8005882 <I2C_Slave_ISR_IT+0x1dc>
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80057f0:	d047      	beq.n	8005882 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f000 f8d3 	bl	800599e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80057f8:	e043      	b.n	8005882 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f003 0308 	and.w	r3, r3, #8
 8005800:	2b00      	cmp	r3, #0
 8005802:	d009      	beq.n	8005818 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800580a:	2b00      	cmp	r3, #0
 800580c:	d004      	beq.n	8005818 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800580e:	6939      	ldr	r1, [r7, #16]
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 f840 	bl	8005896 <I2C_ITAddrCplt>
 8005816:	e035      	b.n	8005884 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d030      	beq.n	8005884 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005828:	2b00      	cmp	r3, #0
 800582a:	d02b      	beq.n	8005884 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005830:	b29b      	uxth	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d018      	beq.n	8005868 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800583a:	781a      	ldrb	r2, [r3, #0]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005846:	1c5a      	adds	r2, r3, #1
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005850:	b29b      	uxth	r3, r3
 8005852:	3b01      	subs	r3, #1
 8005854:	b29a      	uxth	r2, r3
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800585e:	3b01      	subs	r3, #1
 8005860:	b29a      	uxth	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005866:	e00d      	b.n	8005884 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800586e:	d002      	beq.n	8005876 <I2C_Slave_ISR_IT+0x1d0>
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d106      	bne.n	8005884 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005876:	68f8      	ldr	r0, [r7, #12]
 8005878:	f000 f891 	bl	800599e <I2C_ITSlaveSeqCplt>
 800587c:	e002      	b.n	8005884 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 800587e:	bf00      	nop
 8005880:	e000      	b.n	8005884 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8005882:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3718      	adds	r7, #24
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b084      	sub	sp, #16
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
 800589e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80058ac:	2b28      	cmp	r3, #40	@ 0x28
 80058ae:	d16a      	bne.n	8005986 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	699b      	ldr	r3, [r3, #24]
 80058b6:	0c1b      	lsrs	r3, r3, #16
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	0c1b      	lsrs	r3, r3, #16
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80058ce:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058dc:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80058ea:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d138      	bne.n	8005966 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80058f4:	897b      	ldrh	r3, [r7, #10]
 80058f6:	09db      	lsrs	r3, r3, #7
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	89bb      	ldrh	r3, [r7, #12]
 80058fc:	4053      	eors	r3, r2
 80058fe:	b29b      	uxth	r3, r3
 8005900:	f003 0306 	and.w	r3, r3, #6
 8005904:	2b00      	cmp	r3, #0
 8005906:	d11c      	bne.n	8005942 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8005908:	897b      	ldrh	r3, [r7, #10]
 800590a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005910:	1c5a      	adds	r2, r3, #1
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800591a:	2b02      	cmp	r3, #2
 800591c:	d13b      	bne.n	8005996 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2208      	movs	r2, #8
 800592a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005934:	89ba      	ldrh	r2, [r7, #12]
 8005936:	7bfb      	ldrb	r3, [r7, #15]
 8005938:	4619      	mov	r1, r3
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f7ff fe87 	bl	800564e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005940:	e029      	b.n	8005996 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8005942:	893b      	ldrh	r3, [r7, #8]
 8005944:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005946:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 fd60 	bl	8006410 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005958:	89ba      	ldrh	r2, [r7, #12]
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	4619      	mov	r1, r3
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7ff fe75 	bl	800564e <HAL_I2C_AddrCallback>
}
 8005964:	e017      	b.n	8005996 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005966:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 fd50 	bl	8006410 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005978:	89ba      	ldrh	r2, [r7, #12]
 800597a:	7bfb      	ldrb	r3, [r7, #15]
 800597c:	4619      	mov	r1, r3
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7ff fe65 	bl	800564e <HAL_I2C_AddrCallback>
}
 8005984:	e007      	b.n	8005996 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2208      	movs	r2, #8
 800598c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8005996:	bf00      	nop
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b084      	sub	sp, #16
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d008      	beq.n	80059d2 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	e00c      	b.n	80059ec <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d007      	beq.n	80059ec <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80059ea:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	2b29      	cmp	r3, #41	@ 0x29
 80059f6:	d112      	bne.n	8005a1e <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2228      	movs	r2, #40	@ 0x28
 80059fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2221      	movs	r2, #33	@ 0x21
 8005a04:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005a06:	2101      	movs	r1, #1
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fd01 	bl	8006410 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f7ff fe05 	bl	8005626 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005a1c:	e017      	b.n	8005a4e <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a28:	d111      	bne.n	8005a4e <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2228      	movs	r2, #40	@ 0x28
 8005a2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2222      	movs	r2, #34	@ 0x22
 8005a36:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005a38:	2102      	movs	r1, #2
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 fce8 	bl	8006410 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f7ff fdf6 	bl	800563a <HAL_I2C_SlaveRxCpltCallback>
}
 8005a4e:	bf00      	nop
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
	...

08005a58 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b086      	sub	sp, #24
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a74:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a7e:	7bfb      	ldrb	r3, [r7, #15]
 8005a80:	2b21      	cmp	r3, #33	@ 0x21
 8005a82:	d002      	beq.n	8005a8a <I2C_ITSlaveCplt+0x32>
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
 8005a86:	2b29      	cmp	r3, #41	@ 0x29
 8005a88:	d108      	bne.n	8005a9c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005a8a:	f248 0101 	movw	r1, #32769	@ 0x8001
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 fcbe 	bl	8006410 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2221      	movs	r2, #33	@ 0x21
 8005a98:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a9a:	e00d      	b.n	8005ab8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
 8005a9e:	2b22      	cmp	r3, #34	@ 0x22
 8005aa0:	d002      	beq.n	8005aa8 <I2C_ITSlaveCplt+0x50>
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
 8005aa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005aa6:	d107      	bne.n	8005ab8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005aa8:	f248 0102 	movw	r1, #32770	@ 0x8002
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 fcaf 	bl	8006410 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2222      	movs	r2, #34	@ 0x22
 8005ab6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	685a      	ldr	r2, [r3, #4]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ac6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6859      	ldr	r1, [r3, #4]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	4b62      	ldr	r3, [pc, #392]	@ (8005c5c <I2C_ITSlaveCplt+0x204>)
 8005ad4:	400b      	ands	r3, r1
 8005ad6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 fa0e 	bl	8005efa <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d013      	beq.n	8005b10 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005af6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d01f      	beq.n	8005b40 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	b29a      	uxth	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005b0e:	e017      	b.n	8005b40 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d012      	beq.n	8005b40 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b28:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d006      	beq.n	8005b40 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f003 0304 	and.w	r3, r3, #4
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d020      	beq.n	8005b8c <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f023 0304 	bic.w	r3, r3, #4
 8005b50:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00c      	beq.n	8005b8c <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b76:	3b01      	subs	r3, #1
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	3b01      	subs	r3, #1
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d005      	beq.n	8005ba2 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b9a:	f043 0204 	orr.w	r2, r3, #4
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d010      	beq.n	8005bda <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f8a4 	bl	8005d0c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	2b28      	cmp	r3, #40	@ 0x28
 8005bce:	d141      	bne.n	8005c54 <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005bd0:	6979      	ldr	r1, [r7, #20]
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 f846 	bl	8005c64 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005bd8:	e03c      	b.n	8005c54 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bde:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005be2:	d014      	beq.n	8005c0e <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f7ff feda 	bl	800599e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a1c      	ldr	r2, [pc, #112]	@ (8005c60 <I2C_ITSlaveCplt+0x208>)
 8005bee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f7ff fd2f 	bl	800566a <HAL_I2C_ListenCpltCallback>
}
 8005c0c:	e022      	b.n	8005c54 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b22      	cmp	r3, #34	@ 0x22
 8005c18:	d10e      	bne.n	8005c38 <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7ff fd02 	bl	800563a <HAL_I2C_SlaveRxCpltCallback>
}
 8005c36:	e00d      	b.n	8005c54 <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2220      	movs	r2, #32
 8005c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f7ff fce9 	bl	8005626 <HAL_I2C_SlaveTxCpltCallback>
}
 8005c54:	bf00      	nop
 8005c56:	3718      	adds	r7, #24
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	fe00e800 	.word	0xfe00e800
 8005c60:	ffff0000 	.word	0xffff0000

08005c64 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a25      	ldr	r2, [pc, #148]	@ (8005d08 <I2C_ITListenCplt+0xa4>)
 8005c72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2220      	movs	r2, #32
 8005c7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d022      	beq.n	8005ce0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca4:	b2d2      	uxtb	r2, r2
 8005ca6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cac:	1c5a      	adds	r2, r3, #1
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d012      	beq.n	8005ce0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cbe:	3b01      	subs	r3, #1
 8005cc0:	b29a      	uxth	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	b29a      	uxth	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cd8:	f043 0204 	orr.w	r2, r3, #4
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005ce0:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f000 fb93 	bl	8006410 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2210      	movs	r2, #16
 8005cf0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7ff fcb5 	bl	800566a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005d00:	bf00      	nop
 8005d02:	3708      	adds	r7, #8
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	ffff0000 	.word	0xffff0000

08005d0c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a5d      	ldr	r2, [pc, #372]	@ (8005ea0 <I2C_ITError+0x194>)
 8005d2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005d3e:	7bfb      	ldrb	r3, [r7, #15]
 8005d40:	2b28      	cmp	r3, #40	@ 0x28
 8005d42:	d005      	beq.n	8005d50 <I2C_ITError+0x44>
 8005d44:	7bfb      	ldrb	r3, [r7, #15]
 8005d46:	2b29      	cmp	r3, #41	@ 0x29
 8005d48:	d002      	beq.n	8005d50 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005d4a:	7bfb      	ldrb	r3, [r7, #15]
 8005d4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d4e:	d10b      	bne.n	8005d68 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005d50:	2103      	movs	r1, #3
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 fb5c 	bl	8006410 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2228      	movs	r2, #40	@ 0x28
 8005d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a50      	ldr	r2, [pc, #320]	@ (8005ea4 <I2C_ITError+0x198>)
 8005d64:	635a      	str	r2, [r3, #52]	@ 0x34
 8005d66:	e011      	b.n	8005d8c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005d68:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 fb4f 	bl	8006410 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	2b60      	cmp	r3, #96	@ 0x60
 8005d7c:	d003      	beq.n	8005d86 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2220      	movs	r2, #32
 8005d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    }
    hi2c->XferISR       = NULL;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d90:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d039      	beq.n	8005e0e <I2C_ITError+0x102>
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	2b11      	cmp	r3, #17
 8005d9e:	d002      	beq.n	8005da6 <I2C_ITError+0x9a>
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	2b21      	cmp	r3, #33	@ 0x21
 8005da4:	d133      	bne.n	8005e0e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005db0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005db4:	d107      	bne.n	8005dc6 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005dc4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f7fe ff2c 	bl	8004c28 <HAL_DMA_GetState>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d017      	beq.n	8005e06 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dda:	4a33      	ldr	r2, [pc, #204]	@ (8005ea8 <I2C_ITError+0x19c>)
 8005ddc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fe fefa 	bl	8004be4 <HAL_DMA_Abort_IT>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d04d      	beq.n	8005e92 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005e00:	4610      	mov	r0, r2
 8005e02:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005e04:	e045      	b.n	8005e92 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 f850 	bl	8005eac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005e0c:	e041      	b.n	8005e92 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d039      	beq.n	8005e8a <I2C_ITError+0x17e>
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	2b12      	cmp	r3, #18
 8005e1a:	d002      	beq.n	8005e22 <I2C_ITError+0x116>
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	2b22      	cmp	r3, #34	@ 0x22
 8005e20:	d133      	bne.n	8005e8a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e30:	d107      	bne.n	8005e42 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e40:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7fe feee 	bl	8004c28 <HAL_DMA_GetState>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d017      	beq.n	8005e82 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e56:	4a14      	ldr	r2, [pc, #80]	@ (8005ea8 <I2C_ITError+0x19c>)
 8005e58:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7fe febc 	bl	8004be4 <HAL_DMA_Abort_IT>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d011      	beq.n	8005e96 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005e7c:	4610      	mov	r0, r2
 8005e7e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e80:	e009      	b.n	8005e96 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 f812 	bl	8005eac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e88:	e005      	b.n	8005e96 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 f80e 	bl	8005eac <I2C_TreatErrorCallback>
  }
}
 8005e90:	e002      	b.n	8005e98 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005e92:	bf00      	nop
 8005e94:	e000      	b.n	8005e98 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e96:	bf00      	nop
}
 8005e98:	bf00      	nop
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	ffff0000 	.word	0xffff0000
 8005ea4:	080056a7 	.word	0x080056a7
 8005ea8:	08005f43 	.word	0x08005f43

08005eac <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	2b60      	cmp	r3, #96	@ 0x60
 8005ebe:	d10e      	bne.n	8005ede <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2220      	movs	r2, #32
 8005ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f7ff fbdb 	bl	8005692 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005edc:	e009      	b.n	8005ef2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f7ff fbc6 	bl	800567e <HAL_I2C_ErrorCallback>
}
 8005ef2:	bf00      	nop
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b083      	sub	sp, #12
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d103      	bne.n	8005f18 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2200      	movs	r2, #0
 8005f16:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	f003 0301 	and.w	r3, r3, #1
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d007      	beq.n	8005f36 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	699a      	ldr	r2, [r3, #24]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f042 0201 	orr.w	r2, r2, #1
 8005f34:	619a      	str	r2, [r3, #24]
  }
}
 8005f36:	bf00      	nop
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005f42:	b580      	push	{r7, lr}
 8005f44:	b084      	sub	sp, #16
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f4e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d003      	beq.n	8005f60 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d003      	beq.n	8005f70 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f7ff ff9b 	bl	8005eac <I2C_TreatErrorCallback>
}
 8005f76:	bf00      	nop
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b084      	sub	sp, #16
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	60f8      	str	r0, [r7, #12]
 8005f86:	60b9      	str	r1, [r7, #8]
 8005f88:	603b      	str	r3, [r7, #0]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f8e:	e022      	b.n	8005fd6 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f96:	d01e      	beq.n	8005fd6 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f98:	f7fe fb88 	bl	80046ac <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d302      	bcc.n	8005fae <I2C_WaitOnFlagUntilTimeout+0x30>
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d113      	bne.n	8005fd6 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fb2:	f043 0220 	orr.w	r2, r3, #32
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e00f      	b.n	8005ff6 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	699a      	ldr	r2, [r3, #24]
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	4013      	ands	r3, r2
 8005fe0:	68ba      	ldr	r2, [r7, #8]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	bf0c      	ite	eq
 8005fe6:	2301      	moveq	r3, #1
 8005fe8:	2300      	movne	r3, #0
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	461a      	mov	r2, r3
 8005fee:	79fb      	ldrb	r3, [r7, #7]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d0cd      	beq.n	8005f90 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b084      	sub	sp, #16
 8006002:	af00      	add	r7, sp, #0
 8006004:	60f8      	str	r0, [r7, #12]
 8006006:	60b9      	str	r1, [r7, #8]
 8006008:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800600a:	e02c      	b.n	8006066 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	68b9      	ldr	r1, [r7, #8]
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 f8eb 	bl	80061ec <I2C_IsErrorOccurred>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d001      	beq.n	8006020 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e02a      	b.n	8006076 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006026:	d01e      	beq.n	8006066 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006028:	f7fe fb40 	bl	80046ac <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	429a      	cmp	r2, r3
 8006036:	d302      	bcc.n	800603e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d113      	bne.n	8006066 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006042:	f043 0220 	orr.w	r2, r3, #32
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2220      	movs	r2, #32
 800604e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e007      	b.n	8006076 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	699b      	ldr	r3, [r3, #24]
 800606c:	f003 0302 	and.w	r3, r3, #2
 8006070:	2b02      	cmp	r3, #2
 8006072:	d1cb      	bne.n	800600c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3710      	adds	r7, #16
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b084      	sub	sp, #16
 8006082:	af00      	add	r7, sp, #0
 8006084:	60f8      	str	r0, [r7, #12]
 8006086:	60b9      	str	r1, [r7, #8]
 8006088:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800608a:	e028      	b.n	80060de <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	68b9      	ldr	r1, [r7, #8]
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 f8ab 	bl	80061ec <I2C_IsErrorOccurred>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d001      	beq.n	80060a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e026      	b.n	80060ee <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060a0:	f7fe fb04 	bl	80046ac <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	68ba      	ldr	r2, [r7, #8]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d302      	bcc.n	80060b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d113      	bne.n	80060de <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ba:	f043 0220 	orr.w	r2, r3, #32
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2220      	movs	r2, #32
 80060c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e007      	b.n	80060ee <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	f003 0320 	and.w	r3, r3, #32
 80060e8:	2b20      	cmp	r3, #32
 80060ea:	d1cf      	bne.n	800608c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3710      	adds	r7, #16
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
	...

080060f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006104:	e064      	b.n	80061d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	68b9      	ldr	r1, [r7, #8]
 800610a:	68f8      	ldr	r0, [r7, #12]
 800610c:	f000 f86e 	bl	80061ec <I2C_IsErrorOccurred>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e062      	b.n	80061e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	699b      	ldr	r3, [r3, #24]
 8006120:	f003 0320 	and.w	r3, r3, #32
 8006124:	2b20      	cmp	r3, #32
 8006126:	d138      	bne.n	800619a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	f003 0304 	and.w	r3, r3, #4
 8006132:	2b04      	cmp	r3, #4
 8006134:	d105      	bne.n	8006142 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800613a:	2b00      	cmp	r3, #0
 800613c:	d001      	beq.n	8006142 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	e04e      	b.n	80061e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	f003 0310 	and.w	r3, r3, #16
 800614c:	2b10      	cmp	r3, #16
 800614e:	d107      	bne.n	8006160 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2210      	movs	r2, #16
 8006156:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2204      	movs	r2, #4
 800615c:	645a      	str	r2, [r3, #68]	@ 0x44
 800615e:	e002      	b.n	8006166 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2200      	movs	r2, #0
 8006164:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2220      	movs	r2, #32
 800616c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	6859      	ldr	r1, [r3, #4]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	4b1b      	ldr	r3, [pc, #108]	@ (80061e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 800617a:	400b      	ands	r3, r1
 800617c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2220      	movs	r2, #32
 8006182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e022      	b.n	80061e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800619a:	f7fe fa87 	bl	80046ac <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d302      	bcc.n	80061b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10f      	bne.n	80061d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061b4:	f043 0220 	orr.w	r2, r3, #32
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2220      	movs	r2, #32
 80061c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e007      	b.n	80061e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	f003 0304 	and.w	r3, r3, #4
 80061da:	2b04      	cmp	r3, #4
 80061dc:	d193      	bne.n	8006106 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3710      	adds	r7, #16
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	fe00e800 	.word	0xfe00e800

080061ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b08a      	sub	sp, #40	@ 0x28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061f8:	2300      	movs	r3, #0
 80061fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006206:	2300      	movs	r3, #0
 8006208:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	f003 0310 	and.w	r3, r3, #16
 8006214:	2b00      	cmp	r3, #0
 8006216:	d068      	beq.n	80062ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2210      	movs	r2, #16
 800621e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006220:	e049      	b.n	80062b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006228:	d045      	beq.n	80062b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800622a:	f7fe fa3f 	bl	80046ac <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	68ba      	ldr	r2, [r7, #8]
 8006236:	429a      	cmp	r2, r3
 8006238:	d302      	bcc.n	8006240 <I2C_IsErrorOccurred+0x54>
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d13a      	bne.n	80062b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800624a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006252:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800625e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006262:	d121      	bne.n	80062a8 <I2C_IsErrorOccurred+0xbc>
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800626a:	d01d      	beq.n	80062a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800626c:	7cfb      	ldrb	r3, [r7, #19]
 800626e:	2b20      	cmp	r3, #32
 8006270:	d01a      	beq.n	80062a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006280:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006282:	f7fe fa13 	bl	80046ac <HAL_GetTick>
 8006286:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006288:	e00e      	b.n	80062a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800628a:	f7fe fa0f 	bl	80046ac <HAL_GetTick>
 800628e:	4602      	mov	r2, r0
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	1ad3      	subs	r3, r2, r3
 8006294:	2b19      	cmp	r3, #25
 8006296:	d907      	bls.n	80062a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8006298:	6a3b      	ldr	r3, [r7, #32]
 800629a:	f043 0320 	orr.w	r3, r3, #32
 800629e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80062a6:	e006      	b.n	80062b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	f003 0320 	and.w	r3, r3, #32
 80062b2:	2b20      	cmp	r3, #32
 80062b4:	d1e9      	bne.n	800628a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	699b      	ldr	r3, [r3, #24]
 80062bc:	f003 0320 	and.w	r3, r3, #32
 80062c0:	2b20      	cmp	r3, #32
 80062c2:	d003      	beq.n	80062cc <I2C_IsErrorOccurred+0xe0>
 80062c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d0aa      	beq.n	8006222 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80062cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d103      	bne.n	80062dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2220      	movs	r2, #32
 80062da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	f043 0304 	orr.w	r3, r3, #4
 80062e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	699b      	ldr	r3, [r3, #24]
 80062f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00b      	beq.n	8006314 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80062fc:	6a3b      	ldr	r3, [r7, #32]
 80062fe:	f043 0301 	orr.w	r3, r3, #1
 8006302:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800630c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800631a:	2b00      	cmp	r3, #0
 800631c:	d00b      	beq.n	8006336 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	f043 0308 	orr.w	r3, r3, #8
 8006324:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800632e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00b      	beq.n	8006358 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	f043 0302 	orr.w	r3, r3, #2
 8006346:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006350:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006358:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800635c:	2b00      	cmp	r3, #0
 800635e:	d01c      	beq.n	800639a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	f7ff fdca 	bl	8005efa <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	6859      	ldr	r1, [r3, #4]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	4b0d      	ldr	r3, [pc, #52]	@ (80063a8 <I2C_IsErrorOccurred+0x1bc>)
 8006372:	400b      	ands	r3, r1
 8006374:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	431a      	orrs	r2, r3
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2220      	movs	r2, #32
 8006386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800639a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3728      	adds	r7, #40	@ 0x28
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	fe00e800 	.word	0xfe00e800

080063ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b087      	sub	sp, #28
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	607b      	str	r3, [r7, #4]
 80063b6:	460b      	mov	r3, r1
 80063b8:	817b      	strh	r3, [r7, #10]
 80063ba:	4613      	mov	r3, r2
 80063bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063be:	897b      	ldrh	r3, [r7, #10]
 80063c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063c4:	7a7b      	ldrb	r3, [r7, #9]
 80063c6:	041b      	lsls	r3, r3, #16
 80063c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063cc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063d2:	6a3b      	ldr	r3, [r7, #32]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80063da:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	685a      	ldr	r2, [r3, #4]
 80063e2:	6a3b      	ldr	r3, [r7, #32]
 80063e4:	0d5b      	lsrs	r3, r3, #21
 80063e6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80063ea:	4b08      	ldr	r3, [pc, #32]	@ (800640c <I2C_TransferConfig+0x60>)
 80063ec:	430b      	orrs	r3, r1
 80063ee:	43db      	mvns	r3, r3
 80063f0:	ea02 0103 	and.w	r1, r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	697a      	ldr	r2, [r7, #20]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80063fe:	bf00      	nop
 8006400:	371c      	adds	r7, #28
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	03ff63ff 	.word	0x03ff63ff

08006410 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006410:	b480      	push	{r7}
 8006412:	b085      	sub	sp, #20
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006420:	887b      	ldrh	r3, [r7, #2]
 8006422:	f003 0301 	and.w	r3, r3, #1
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00f      	beq.n	800644a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8006430:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006438:	b2db      	uxtb	r3, r3
 800643a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800643e:	2b28      	cmp	r3, #40	@ 0x28
 8006440:	d003      	beq.n	800644a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8006448:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800644a:	887b      	ldrh	r3, [r7, #2]
 800644c:	f003 0302 	and.w	r3, r3, #2
 8006450:	2b00      	cmp	r3, #0
 8006452:	d00f      	beq.n	8006474 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800645a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006462:	b2db      	uxtb	r3, r3
 8006464:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006468:	2b28      	cmp	r3, #40	@ 0x28
 800646a:	d003      	beq.n	8006474 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8006472:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006474:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006478:	2b00      	cmp	r3, #0
 800647a:	da03      	bge.n	8006484 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8006482:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006484:	887b      	ldrh	r3, [r7, #2]
 8006486:	2b10      	cmp	r3, #16
 8006488:	d103      	bne.n	8006492 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8006490:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006492:	887b      	ldrh	r3, [r7, #2]
 8006494:	2b20      	cmp	r3, #32
 8006496:	d103      	bne.n	80064a0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f043 0320 	orr.w	r3, r3, #32
 800649e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80064a0:	887b      	ldrh	r3, [r7, #2]
 80064a2:	2b40      	cmp	r3, #64	@ 0x40
 80064a4:	d103      	bne.n	80064ae <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064ac:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	6819      	ldr	r1, [r3, #0]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	43da      	mvns	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	400a      	ands	r2, r1
 80064be:	601a      	str	r2, [r3, #0]
}
 80064c0:	bf00      	nop
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b20      	cmp	r3, #32
 80064e0:	d138      	bne.n	8006554 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d101      	bne.n	80064f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80064ec:	2302      	movs	r3, #2
 80064ee:	e032      	b.n	8006556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2224      	movs	r2, #36	@ 0x24
 80064fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f022 0201 	bic.w	r2, r2, #1
 800650e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800651e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	6819      	ldr	r1, [r3, #0]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	683a      	ldr	r2, [r7, #0]
 800652c:	430a      	orrs	r2, r1
 800652e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f042 0201 	orr.w	r2, r2, #1
 800653e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2220      	movs	r2, #32
 8006544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006550:	2300      	movs	r3, #0
 8006552:	e000      	b.n	8006556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006554:	2302      	movs	r3, #2
  }
}
 8006556:	4618      	mov	r0, r3
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr

08006562 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006562:	b480      	push	{r7}
 8006564:	b085      	sub	sp, #20
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
 800656a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b20      	cmp	r3, #32
 8006576:	d139      	bne.n	80065ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800657e:	2b01      	cmp	r3, #1
 8006580:	d101      	bne.n	8006586 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006582:	2302      	movs	r3, #2
 8006584:	e033      	b.n	80065ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2201      	movs	r2, #1
 800658a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2224      	movs	r2, #36	@ 0x24
 8006592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f022 0201 	bic.w	r2, r2, #1
 80065a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80065b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	021b      	lsls	r3, r3, #8
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	4313      	orrs	r3, r2
 80065be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f042 0201 	orr.w	r2, r2, #1
 80065d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2220      	movs	r2, #32
 80065dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80065e8:	2300      	movs	r3, #0
 80065ea:	e000      	b.n	80065ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80065ec:	2302      	movs	r3, #2
  }
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3714      	adds	r7, #20
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
	...

080065fc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006602:	2300      	movs	r3, #0
 8006604:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006606:	4b23      	ldr	r3, [pc, #140]	@ (8006694 <HAL_PWREx_EnableOverDrive+0x98>)
 8006608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660a:	4a22      	ldr	r2, [pc, #136]	@ (8006694 <HAL_PWREx_EnableOverDrive+0x98>)
 800660c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006610:	6413      	str	r3, [r2, #64]	@ 0x40
 8006612:	4b20      	ldr	r3, [pc, #128]	@ (8006694 <HAL_PWREx_EnableOverDrive+0x98>)
 8006614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800661a:	603b      	str	r3, [r7, #0]
 800661c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800661e:	4b1e      	ldr	r3, [pc, #120]	@ (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a1d      	ldr	r2, [pc, #116]	@ (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006628:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800662a:	f7fe f83f 	bl	80046ac <HAL_GetTick>
 800662e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006630:	e009      	b.n	8006646 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006632:	f7fe f83b 	bl	80046ac <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006640:	d901      	bls.n	8006646 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e022      	b.n	800668c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006646:	4b14      	ldr	r3, [pc, #80]	@ (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800664e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006652:	d1ee      	bne.n	8006632 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006654:	4b10      	ldr	r3, [pc, #64]	@ (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a0f      	ldr	r2, [pc, #60]	@ (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 800665a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800665e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006660:	f7fe f824 	bl	80046ac <HAL_GetTick>
 8006664:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006666:	e009      	b.n	800667c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006668:	f7fe f820 	bl	80046ac <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006676:	d901      	bls.n	800667c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006678:	2303      	movs	r3, #3
 800667a:	e007      	b.n	800668c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800667c:	4b06      	ldr	r3, [pc, #24]	@ (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006684:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006688:	d1ee      	bne.n	8006668 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	3708      	adds	r7, #8
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	40023800 	.word	0x40023800
 8006698:	40007000 	.word	0x40007000

0800669c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b086      	sub	sp, #24
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80066a4:	2300      	movs	r3, #0
 80066a6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d101      	bne.n	80066b2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e291      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f000 8087 	beq.w	80067ce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80066c0:	4b96      	ldr	r3, [pc, #600]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	f003 030c 	and.w	r3, r3, #12
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d00c      	beq.n	80066e6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066cc:	4b93      	ldr	r3, [pc, #588]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f003 030c 	and.w	r3, r3, #12
 80066d4:	2b08      	cmp	r3, #8
 80066d6:	d112      	bne.n	80066fe <HAL_RCC_OscConfig+0x62>
 80066d8:	4b90      	ldr	r3, [pc, #576]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80066e4:	d10b      	bne.n	80066fe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066e6:	4b8d      	ldr	r3, [pc, #564]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d06c      	beq.n	80067cc <HAL_RCC_OscConfig+0x130>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d168      	bne.n	80067cc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e26b      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006706:	d106      	bne.n	8006716 <HAL_RCC_OscConfig+0x7a>
 8006708:	4b84      	ldr	r3, [pc, #528]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a83      	ldr	r2, [pc, #524]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 800670e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006712:	6013      	str	r3, [r2, #0]
 8006714:	e02e      	b.n	8006774 <HAL_RCC_OscConfig+0xd8>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10c      	bne.n	8006738 <HAL_RCC_OscConfig+0x9c>
 800671e:	4b7f      	ldr	r3, [pc, #508]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a7e      	ldr	r2, [pc, #504]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006724:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006728:	6013      	str	r3, [r2, #0]
 800672a:	4b7c      	ldr	r3, [pc, #496]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a7b      	ldr	r2, [pc, #492]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006730:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006734:	6013      	str	r3, [r2, #0]
 8006736:	e01d      	b.n	8006774 <HAL_RCC_OscConfig+0xd8>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006740:	d10c      	bne.n	800675c <HAL_RCC_OscConfig+0xc0>
 8006742:	4b76      	ldr	r3, [pc, #472]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a75      	ldr	r2, [pc, #468]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006748:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800674c:	6013      	str	r3, [r2, #0]
 800674e:	4b73      	ldr	r3, [pc, #460]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a72      	ldr	r2, [pc, #456]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006758:	6013      	str	r3, [r2, #0]
 800675a:	e00b      	b.n	8006774 <HAL_RCC_OscConfig+0xd8>
 800675c:	4b6f      	ldr	r3, [pc, #444]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a6e      	ldr	r2, [pc, #440]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006762:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006766:	6013      	str	r3, [r2, #0]
 8006768:	4b6c      	ldr	r3, [pc, #432]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a6b      	ldr	r2, [pc, #428]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 800676e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006772:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d013      	beq.n	80067a4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800677c:	f7fd ff96 	bl	80046ac <HAL_GetTick>
 8006780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006782:	e008      	b.n	8006796 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006784:	f7fd ff92 	bl	80046ac <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	2b64      	cmp	r3, #100	@ 0x64
 8006790:	d901      	bls.n	8006796 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e21f      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006796:	4b61      	ldr	r3, [pc, #388]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d0f0      	beq.n	8006784 <HAL_RCC_OscConfig+0xe8>
 80067a2:	e014      	b.n	80067ce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a4:	f7fd ff82 	bl	80046ac <HAL_GetTick>
 80067a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067aa:	e008      	b.n	80067be <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067ac:	f7fd ff7e 	bl	80046ac <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	2b64      	cmp	r3, #100	@ 0x64
 80067b8:	d901      	bls.n	80067be <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80067ba:	2303      	movs	r3, #3
 80067bc:	e20b      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067be:	4b57      	ldr	r3, [pc, #348]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d1f0      	bne.n	80067ac <HAL_RCC_OscConfig+0x110>
 80067ca:	e000      	b.n	80067ce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0302 	and.w	r3, r3, #2
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d069      	beq.n	80068ae <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80067da:	4b50      	ldr	r3, [pc, #320]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f003 030c 	and.w	r3, r3, #12
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00b      	beq.n	80067fe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067e6:	4b4d      	ldr	r3, [pc, #308]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f003 030c 	and.w	r3, r3, #12
 80067ee:	2b08      	cmp	r3, #8
 80067f0:	d11c      	bne.n	800682c <HAL_RCC_OscConfig+0x190>
 80067f2:	4b4a      	ldr	r3, [pc, #296]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d116      	bne.n	800682c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067fe:	4b47      	ldr	r3, [pc, #284]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0302 	and.w	r3, r3, #2
 8006806:	2b00      	cmp	r3, #0
 8006808:	d005      	beq.n	8006816 <HAL_RCC_OscConfig+0x17a>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	2b01      	cmp	r3, #1
 8006810:	d001      	beq.n	8006816 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e1df      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006816:	4b41      	ldr	r3, [pc, #260]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	493d      	ldr	r1, [pc, #244]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006826:	4313      	orrs	r3, r2
 8006828:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800682a:	e040      	b.n	80068ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d023      	beq.n	800687c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006834:	4b39      	ldr	r3, [pc, #228]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a38      	ldr	r2, [pc, #224]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 800683a:	f043 0301 	orr.w	r3, r3, #1
 800683e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006840:	f7fd ff34 	bl	80046ac <HAL_GetTick>
 8006844:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006846:	e008      	b.n	800685a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006848:	f7fd ff30 	bl	80046ac <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	2b02      	cmp	r3, #2
 8006854:	d901      	bls.n	800685a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e1bd      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800685a:	4b30      	ldr	r3, [pc, #192]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f003 0302 	and.w	r3, r3, #2
 8006862:	2b00      	cmp	r3, #0
 8006864:	d0f0      	beq.n	8006848 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006866:	4b2d      	ldr	r3, [pc, #180]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	00db      	lsls	r3, r3, #3
 8006874:	4929      	ldr	r1, [pc, #164]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006876:	4313      	orrs	r3, r2
 8006878:	600b      	str	r3, [r1, #0]
 800687a:	e018      	b.n	80068ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800687c:	4b27      	ldr	r3, [pc, #156]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a26      	ldr	r2, [pc, #152]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 8006882:	f023 0301 	bic.w	r3, r3, #1
 8006886:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006888:	f7fd ff10 	bl	80046ac <HAL_GetTick>
 800688c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800688e:	e008      	b.n	80068a2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006890:	f7fd ff0c 	bl	80046ac <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	2b02      	cmp	r3, #2
 800689c:	d901      	bls.n	80068a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e199      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068a2:	4b1e      	ldr	r3, [pc, #120]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 0302 	and.w	r3, r3, #2
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1f0      	bne.n	8006890 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0308 	and.w	r3, r3, #8
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d038      	beq.n	800692c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	695b      	ldr	r3, [r3, #20]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d019      	beq.n	80068f6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068c2:	4b16      	ldr	r3, [pc, #88]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80068c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068c6:	4a15      	ldr	r2, [pc, #84]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80068c8:	f043 0301 	orr.w	r3, r3, #1
 80068cc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068ce:	f7fd feed 	bl	80046ac <HAL_GetTick>
 80068d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068d4:	e008      	b.n	80068e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068d6:	f7fd fee9 	bl	80046ac <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d901      	bls.n	80068e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e176      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068e8:	4b0c      	ldr	r3, [pc, #48]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80068ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068ec:	f003 0302 	and.w	r3, r3, #2
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d0f0      	beq.n	80068d6 <HAL_RCC_OscConfig+0x23a>
 80068f4:	e01a      	b.n	800692c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068f6:	4b09      	ldr	r3, [pc, #36]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80068f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068fa:	4a08      	ldr	r2, [pc, #32]	@ (800691c <HAL_RCC_OscConfig+0x280>)
 80068fc:	f023 0301 	bic.w	r3, r3, #1
 8006900:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006902:	f7fd fed3 	bl	80046ac <HAL_GetTick>
 8006906:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006908:	e00a      	b.n	8006920 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800690a:	f7fd fecf 	bl	80046ac <HAL_GetTick>
 800690e:	4602      	mov	r2, r0
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	2b02      	cmp	r3, #2
 8006916:	d903      	bls.n	8006920 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006918:	2303      	movs	r3, #3
 800691a:	e15c      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
 800691c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006920:	4b91      	ldr	r3, [pc, #580]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006922:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006924:	f003 0302 	and.w	r3, r3, #2
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1ee      	bne.n	800690a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 0304 	and.w	r3, r3, #4
 8006934:	2b00      	cmp	r3, #0
 8006936:	f000 80a4 	beq.w	8006a82 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800693a:	4b8b      	ldr	r3, [pc, #556]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 800693c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800693e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006942:	2b00      	cmp	r3, #0
 8006944:	d10d      	bne.n	8006962 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006946:	4b88      	ldr	r3, [pc, #544]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800694a:	4a87      	ldr	r2, [pc, #540]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 800694c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006950:	6413      	str	r3, [r2, #64]	@ 0x40
 8006952:	4b85      	ldr	r3, [pc, #532]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800695a:	60bb      	str	r3, [r7, #8]
 800695c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800695e:	2301      	movs	r3, #1
 8006960:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006962:	4b82      	ldr	r3, [pc, #520]	@ (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800696a:	2b00      	cmp	r3, #0
 800696c:	d118      	bne.n	80069a0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800696e:	4b7f      	ldr	r3, [pc, #508]	@ (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a7e      	ldr	r2, [pc, #504]	@ (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800697a:	f7fd fe97 	bl	80046ac <HAL_GetTick>
 800697e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006980:	e008      	b.n	8006994 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006982:	f7fd fe93 	bl	80046ac <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b64      	cmp	r3, #100	@ 0x64
 800698e:	d901      	bls.n	8006994 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e120      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006994:	4b75      	ldr	r3, [pc, #468]	@ (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800699c:	2b00      	cmp	r3, #0
 800699e:	d0f0      	beq.n	8006982 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d106      	bne.n	80069b6 <HAL_RCC_OscConfig+0x31a>
 80069a8:	4b6f      	ldr	r3, [pc, #444]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069ac:	4a6e      	ldr	r2, [pc, #440]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069ae:	f043 0301 	orr.w	r3, r3, #1
 80069b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80069b4:	e02d      	b.n	8006a12 <HAL_RCC_OscConfig+0x376>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d10c      	bne.n	80069d8 <HAL_RCC_OscConfig+0x33c>
 80069be:	4b6a      	ldr	r3, [pc, #424]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069c2:	4a69      	ldr	r2, [pc, #420]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069c4:	f023 0301 	bic.w	r3, r3, #1
 80069c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80069ca:	4b67      	ldr	r3, [pc, #412]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069ce:	4a66      	ldr	r2, [pc, #408]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069d0:	f023 0304 	bic.w	r3, r3, #4
 80069d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80069d6:	e01c      	b.n	8006a12 <HAL_RCC_OscConfig+0x376>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	2b05      	cmp	r3, #5
 80069de:	d10c      	bne.n	80069fa <HAL_RCC_OscConfig+0x35e>
 80069e0:	4b61      	ldr	r3, [pc, #388]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069e4:	4a60      	ldr	r2, [pc, #384]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069e6:	f043 0304 	orr.w	r3, r3, #4
 80069ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80069ec:	4b5e      	ldr	r3, [pc, #376]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069f0:	4a5d      	ldr	r2, [pc, #372]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069f2:	f043 0301 	orr.w	r3, r3, #1
 80069f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80069f8:	e00b      	b.n	8006a12 <HAL_RCC_OscConfig+0x376>
 80069fa:	4b5b      	ldr	r3, [pc, #364]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 80069fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069fe:	4a5a      	ldr	r2, [pc, #360]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006a00:	f023 0301 	bic.w	r3, r3, #1
 8006a04:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a06:	4b58      	ldr	r3, [pc, #352]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a0a:	4a57      	ldr	r2, [pc, #348]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006a0c:	f023 0304 	bic.w	r3, r3, #4
 8006a10:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d015      	beq.n	8006a46 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a1a:	f7fd fe47 	bl	80046ac <HAL_GetTick>
 8006a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a20:	e00a      	b.n	8006a38 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a22:	f7fd fe43 	bl	80046ac <HAL_GetTick>
 8006a26:	4602      	mov	r2, r0
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d901      	bls.n	8006a38 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	e0ce      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a38:	4b4b      	ldr	r3, [pc, #300]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a3c:	f003 0302 	and.w	r3, r3, #2
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0ee      	beq.n	8006a22 <HAL_RCC_OscConfig+0x386>
 8006a44:	e014      	b.n	8006a70 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a46:	f7fd fe31 	bl	80046ac <HAL_GetTick>
 8006a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a4c:	e00a      	b.n	8006a64 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a4e:	f7fd fe2d 	bl	80046ac <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d901      	bls.n	8006a64 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e0b8      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a64:	4b40      	ldr	r3, [pc, #256]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1ee      	bne.n	8006a4e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006a70:	7dfb      	ldrb	r3, [r7, #23]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d105      	bne.n	8006a82 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a76:	4b3c      	ldr	r3, [pc, #240]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a7a:	4a3b      	ldr	r2, [pc, #236]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006a7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a80:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 80a4 	beq.w	8006bd4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a8c:	4b36      	ldr	r3, [pc, #216]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f003 030c 	and.w	r3, r3, #12
 8006a94:	2b08      	cmp	r3, #8
 8006a96:	d06b      	beq.n	8006b70 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d149      	bne.n	8006b34 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aa0:	4b31      	ldr	r3, [pc, #196]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a30      	ldr	r2, [pc, #192]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006aa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006aaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aac:	f7fd fdfe 	bl	80046ac <HAL_GetTick>
 8006ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ab2:	e008      	b.n	8006ac6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ab4:	f7fd fdfa 	bl	80046ac <HAL_GetTick>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d901      	bls.n	8006ac6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e087      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ac6:	4b28      	ldr	r3, [pc, #160]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1f0      	bne.n	8006ab4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	69da      	ldr	r2, [r3, #28]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a1b      	ldr	r3, [r3, #32]
 8006ada:	431a      	orrs	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae0:	019b      	lsls	r3, r3, #6
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae8:	085b      	lsrs	r3, r3, #1
 8006aea:	3b01      	subs	r3, #1
 8006aec:	041b      	lsls	r3, r3, #16
 8006aee:	431a      	orrs	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af4:	061b      	lsls	r3, r3, #24
 8006af6:	4313      	orrs	r3, r2
 8006af8:	4a1b      	ldr	r2, [pc, #108]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006afa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006afe:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b00:	4b19      	ldr	r3, [pc, #100]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a18      	ldr	r2, [pc, #96]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006b06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b0c:	f7fd fdce 	bl	80046ac <HAL_GetTick>
 8006b10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b12:	e008      	b.n	8006b26 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b14:	f7fd fdca 	bl	80046ac <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d901      	bls.n	8006b26 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e057      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b26:	4b10      	ldr	r3, [pc, #64]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d0f0      	beq.n	8006b14 <HAL_RCC_OscConfig+0x478>
 8006b32:	e04f      	b.n	8006bd4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b34:	4b0c      	ldr	r3, [pc, #48]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a0b      	ldr	r2, [pc, #44]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b40:	f7fd fdb4 	bl	80046ac <HAL_GetTick>
 8006b44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b46:	e008      	b.n	8006b5a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b48:	f7fd fdb0 	bl	80046ac <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d901      	bls.n	8006b5a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006b56:	2303      	movs	r3, #3
 8006b58:	e03d      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b5a:	4b03      	ldr	r3, [pc, #12]	@ (8006b68 <HAL_RCC_OscConfig+0x4cc>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1f0      	bne.n	8006b48 <HAL_RCC_OscConfig+0x4ac>
 8006b66:	e035      	b.n	8006bd4 <HAL_RCC_OscConfig+0x538>
 8006b68:	40023800 	.word	0x40023800
 8006b6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006b70:	4b1b      	ldr	r3, [pc, #108]	@ (8006be0 <HAL_RCC_OscConfig+0x544>)
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d028      	beq.n	8006bd0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d121      	bne.n	8006bd0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d11a      	bne.n	8006bd0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ba6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d111      	bne.n	8006bd0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb6:	085b      	lsrs	r3, r3, #1
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d107      	bne.n	8006bd0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bca:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d001      	beq.n	8006bd4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e000      	b.n	8006bd6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3718      	adds	r7, #24
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	40023800 	.word	0x40023800

08006be4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e0d0      	b.n	8006d9e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bfc:	4b6a      	ldr	r3, [pc, #424]	@ (8006da8 <HAL_RCC_ClockConfig+0x1c4>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 030f 	and.w	r3, r3, #15
 8006c04:	683a      	ldr	r2, [r7, #0]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d910      	bls.n	8006c2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c0a:	4b67      	ldr	r3, [pc, #412]	@ (8006da8 <HAL_RCC_ClockConfig+0x1c4>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f023 020f 	bic.w	r2, r3, #15
 8006c12:	4965      	ldr	r1, [pc, #404]	@ (8006da8 <HAL_RCC_ClockConfig+0x1c4>)
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c1a:	4b63      	ldr	r3, [pc, #396]	@ (8006da8 <HAL_RCC_ClockConfig+0x1c4>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 030f 	and.w	r3, r3, #15
 8006c22:	683a      	ldr	r2, [r7, #0]
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d001      	beq.n	8006c2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e0b8      	b.n	8006d9e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d020      	beq.n	8006c7a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0304 	and.w	r3, r3, #4
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d005      	beq.n	8006c50 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c44:	4b59      	ldr	r3, [pc, #356]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	4a58      	ldr	r2, [pc, #352]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006c4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006c4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0308 	and.w	r3, r3, #8
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d005      	beq.n	8006c68 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c5c:	4b53      	ldr	r3, [pc, #332]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	4a52      	ldr	r2, [pc, #328]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006c62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006c66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c68:	4b50      	ldr	r3, [pc, #320]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	494d      	ldr	r1, [pc, #308]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 0301 	and.w	r3, r3, #1
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d040      	beq.n	8006d08 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d107      	bne.n	8006c9e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c8e:	4b47      	ldr	r3, [pc, #284]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d115      	bne.n	8006cc6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e07f      	b.n	8006d9e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d107      	bne.n	8006cb6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ca6:	4b41      	ldr	r3, [pc, #260]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d109      	bne.n	8006cc6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e073      	b.n	8006d9e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cb6:	4b3d      	ldr	r3, [pc, #244]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 0302 	and.w	r3, r3, #2
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d101      	bne.n	8006cc6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e06b      	b.n	8006d9e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cc6:	4b39      	ldr	r3, [pc, #228]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f023 0203 	bic.w	r2, r3, #3
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	4936      	ldr	r1, [pc, #216]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cd8:	f7fd fce8 	bl	80046ac <HAL_GetTick>
 8006cdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cde:	e00a      	b.n	8006cf6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ce0:	f7fd fce4 	bl	80046ac <HAL_GetTick>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	1ad3      	subs	r3, r2, r3
 8006cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d901      	bls.n	8006cf6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006cf2:	2303      	movs	r3, #3
 8006cf4:	e053      	b.n	8006d9e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cf6:	4b2d      	ldr	r3, [pc, #180]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	f003 020c 	and.w	r2, r3, #12
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d1eb      	bne.n	8006ce0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d08:	4b27      	ldr	r3, [pc, #156]	@ (8006da8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f003 030f 	and.w	r3, r3, #15
 8006d10:	683a      	ldr	r2, [r7, #0]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d210      	bcs.n	8006d38 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d16:	4b24      	ldr	r3, [pc, #144]	@ (8006da8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f023 020f 	bic.w	r2, r3, #15
 8006d1e:	4922      	ldr	r1, [pc, #136]	@ (8006da8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d26:	4b20      	ldr	r3, [pc, #128]	@ (8006da8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f003 030f 	and.w	r3, r3, #15
 8006d2e:	683a      	ldr	r2, [r7, #0]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d001      	beq.n	8006d38 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e032      	b.n	8006d9e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 0304 	and.w	r3, r3, #4
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d008      	beq.n	8006d56 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d44:	4b19      	ldr	r3, [pc, #100]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	4916      	ldr	r1, [pc, #88]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006d52:	4313      	orrs	r3, r2
 8006d54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0308 	and.w	r3, r3, #8
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d009      	beq.n	8006d76 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006d62:	4b12      	ldr	r3, [pc, #72]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	691b      	ldr	r3, [r3, #16]
 8006d6e:	00db      	lsls	r3, r3, #3
 8006d70:	490e      	ldr	r1, [pc, #56]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006d72:	4313      	orrs	r3, r2
 8006d74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006d76:	f000 f821 	bl	8006dbc <HAL_RCC_GetSysClockFreq>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8006dac <HAL_RCC_ClockConfig+0x1c8>)
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	091b      	lsrs	r3, r3, #4
 8006d82:	f003 030f 	and.w	r3, r3, #15
 8006d86:	490a      	ldr	r1, [pc, #40]	@ (8006db0 <HAL_RCC_ClockConfig+0x1cc>)
 8006d88:	5ccb      	ldrb	r3, [r1, r3]
 8006d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d8e:	4a09      	ldr	r2, [pc, #36]	@ (8006db4 <HAL_RCC_ClockConfig+0x1d0>)
 8006d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006d92:	4b09      	ldr	r3, [pc, #36]	@ (8006db8 <HAL_RCC_ClockConfig+0x1d4>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4618      	mov	r0, r3
 8006d98:	f7fd fc44 	bl	8004624 <HAL_InitTick>

  return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop
 8006da8:	40023c00 	.word	0x40023c00
 8006dac:	40023800 	.word	0x40023800
 8006db0:	08018a90 	.word	0x08018a90
 8006db4:	2000000c 	.word	0x2000000c
 8006db8:	20000308 	.word	0x20000308

08006dbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dc0:	b094      	sub	sp, #80	@ 0x50
 8006dc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dc8:	2300      	movs	r3, #0
 8006dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dcc:	2300      	movs	r3, #0
 8006dce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006dd4:	4b79      	ldr	r3, [pc, #484]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	f003 030c 	and.w	r3, r3, #12
 8006ddc:	2b08      	cmp	r3, #8
 8006dde:	d00d      	beq.n	8006dfc <HAL_RCC_GetSysClockFreq+0x40>
 8006de0:	2b08      	cmp	r3, #8
 8006de2:	f200 80e1 	bhi.w	8006fa8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d002      	beq.n	8006df0 <HAL_RCC_GetSysClockFreq+0x34>
 8006dea:	2b04      	cmp	r3, #4
 8006dec:	d003      	beq.n	8006df6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006dee:	e0db      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006df0:	4b73      	ldr	r3, [pc, #460]	@ (8006fc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006df2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006df4:	e0db      	b.n	8006fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006df6:	4b73      	ldr	r3, [pc, #460]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x208>)
 8006df8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006dfa:	e0d8      	b.n	8006fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006dfc:	4b6f      	ldr	r3, [pc, #444]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e04:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006e06:	4b6d      	ldr	r3, [pc, #436]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d063      	beq.n	8006eda <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e12:	4b6a      	ldr	r3, [pc, #424]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	099b      	lsrs	r3, r3, #6
 8006e18:	2200      	movs	r2, #0
 8006e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e24:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e26:	2300      	movs	r3, #0
 8006e28:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006e2e:	4622      	mov	r2, r4
 8006e30:	462b      	mov	r3, r5
 8006e32:	f04f 0000 	mov.w	r0, #0
 8006e36:	f04f 0100 	mov.w	r1, #0
 8006e3a:	0159      	lsls	r1, r3, #5
 8006e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e40:	0150      	lsls	r0, r2, #5
 8006e42:	4602      	mov	r2, r0
 8006e44:	460b      	mov	r3, r1
 8006e46:	4621      	mov	r1, r4
 8006e48:	1a51      	subs	r1, r2, r1
 8006e4a:	6139      	str	r1, [r7, #16]
 8006e4c:	4629      	mov	r1, r5
 8006e4e:	eb63 0301 	sbc.w	r3, r3, r1
 8006e52:	617b      	str	r3, [r7, #20]
 8006e54:	f04f 0200 	mov.w	r2, #0
 8006e58:	f04f 0300 	mov.w	r3, #0
 8006e5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e60:	4659      	mov	r1, fp
 8006e62:	018b      	lsls	r3, r1, #6
 8006e64:	4651      	mov	r1, sl
 8006e66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e6a:	4651      	mov	r1, sl
 8006e6c:	018a      	lsls	r2, r1, #6
 8006e6e:	4651      	mov	r1, sl
 8006e70:	ebb2 0801 	subs.w	r8, r2, r1
 8006e74:	4659      	mov	r1, fp
 8006e76:	eb63 0901 	sbc.w	r9, r3, r1
 8006e7a:	f04f 0200 	mov.w	r2, #0
 8006e7e:	f04f 0300 	mov.w	r3, #0
 8006e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e8e:	4690      	mov	r8, r2
 8006e90:	4699      	mov	r9, r3
 8006e92:	4623      	mov	r3, r4
 8006e94:	eb18 0303 	adds.w	r3, r8, r3
 8006e98:	60bb      	str	r3, [r7, #8]
 8006e9a:	462b      	mov	r3, r5
 8006e9c:	eb49 0303 	adc.w	r3, r9, r3
 8006ea0:	60fb      	str	r3, [r7, #12]
 8006ea2:	f04f 0200 	mov.w	r2, #0
 8006ea6:	f04f 0300 	mov.w	r3, #0
 8006eaa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006eae:	4629      	mov	r1, r5
 8006eb0:	024b      	lsls	r3, r1, #9
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006eb8:	4621      	mov	r1, r4
 8006eba:	024a      	lsls	r2, r1, #9
 8006ebc:	4610      	mov	r0, r2
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ec6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ec8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ecc:	f7f9 ff0c 	bl	8000ce8 <__aeabi_uldivmod>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	4613      	mov	r3, r2
 8006ed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ed8:	e058      	b.n	8006f8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eda:	4b38      	ldr	r3, [pc, #224]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	099b      	lsrs	r3, r3, #6
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	4611      	mov	r1, r2
 8006ee6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006eea:	623b      	str	r3, [r7, #32]
 8006eec:	2300      	movs	r3, #0
 8006eee:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ef0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006ef4:	4642      	mov	r2, r8
 8006ef6:	464b      	mov	r3, r9
 8006ef8:	f04f 0000 	mov.w	r0, #0
 8006efc:	f04f 0100 	mov.w	r1, #0
 8006f00:	0159      	lsls	r1, r3, #5
 8006f02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f06:	0150      	lsls	r0, r2, #5
 8006f08:	4602      	mov	r2, r0
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	4641      	mov	r1, r8
 8006f0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006f12:	4649      	mov	r1, r9
 8006f14:	eb63 0b01 	sbc.w	fp, r3, r1
 8006f18:	f04f 0200 	mov.w	r2, #0
 8006f1c:	f04f 0300 	mov.w	r3, #0
 8006f20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006f24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006f28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006f2c:	ebb2 040a 	subs.w	r4, r2, sl
 8006f30:	eb63 050b 	sbc.w	r5, r3, fp
 8006f34:	f04f 0200 	mov.w	r2, #0
 8006f38:	f04f 0300 	mov.w	r3, #0
 8006f3c:	00eb      	lsls	r3, r5, #3
 8006f3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f42:	00e2      	lsls	r2, r4, #3
 8006f44:	4614      	mov	r4, r2
 8006f46:	461d      	mov	r5, r3
 8006f48:	4643      	mov	r3, r8
 8006f4a:	18e3      	adds	r3, r4, r3
 8006f4c:	603b      	str	r3, [r7, #0]
 8006f4e:	464b      	mov	r3, r9
 8006f50:	eb45 0303 	adc.w	r3, r5, r3
 8006f54:	607b      	str	r3, [r7, #4]
 8006f56:	f04f 0200 	mov.w	r2, #0
 8006f5a:	f04f 0300 	mov.w	r3, #0
 8006f5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f62:	4629      	mov	r1, r5
 8006f64:	028b      	lsls	r3, r1, #10
 8006f66:	4621      	mov	r1, r4
 8006f68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f6c:	4621      	mov	r1, r4
 8006f6e:	028a      	lsls	r2, r1, #10
 8006f70:	4610      	mov	r0, r2
 8006f72:	4619      	mov	r1, r3
 8006f74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f76:	2200      	movs	r2, #0
 8006f78:	61bb      	str	r3, [r7, #24]
 8006f7a:	61fa      	str	r2, [r7, #28]
 8006f7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f80:	f7f9 feb2 	bl	8000ce8 <__aeabi_uldivmod>
 8006f84:	4602      	mov	r2, r0
 8006f86:	460b      	mov	r3, r1
 8006f88:	4613      	mov	r3, r2
 8006f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	0c1b      	lsrs	r3, r3, #16
 8006f92:	f003 0303 	and.w	r3, r3, #3
 8006f96:	3301      	adds	r3, #1
 8006f98:	005b      	lsls	r3, r3, #1
 8006f9a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006f9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006fa6:	e002      	b.n	8006fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006fa8:	4b05      	ldr	r3, [pc, #20]	@ (8006fc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006faa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3750      	adds	r7, #80	@ 0x50
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fba:	bf00      	nop
 8006fbc:	40023800 	.word	0x40023800
 8006fc0:	00f42400 	.word	0x00f42400
 8006fc4:	007a1200 	.word	0x007a1200

08006fc8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fcc:	4b03      	ldr	r3, [pc, #12]	@ (8006fdc <HAL_RCC_GetHCLKFreq+0x14>)
 8006fce:	681b      	ldr	r3, [r3, #0]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	2000000c 	.word	0x2000000c

08006fe0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006fe4:	f7ff fff0 	bl	8006fc8 <HAL_RCC_GetHCLKFreq>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	4b05      	ldr	r3, [pc, #20]	@ (8007000 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	0a9b      	lsrs	r3, r3, #10
 8006ff0:	f003 0307 	and.w	r3, r3, #7
 8006ff4:	4903      	ldr	r1, [pc, #12]	@ (8007004 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ff6:	5ccb      	ldrb	r3, [r1, r3]
 8006ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	40023800 	.word	0x40023800
 8007004:	08018aa0 	.word	0x08018aa0

08007008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800700c:	f7ff ffdc 	bl	8006fc8 <HAL_RCC_GetHCLKFreq>
 8007010:	4602      	mov	r2, r0
 8007012:	4b05      	ldr	r3, [pc, #20]	@ (8007028 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	0b5b      	lsrs	r3, r3, #13
 8007018:	f003 0307 	and.w	r3, r3, #7
 800701c:	4903      	ldr	r1, [pc, #12]	@ (800702c <HAL_RCC_GetPCLK2Freq+0x24>)
 800701e:	5ccb      	ldrb	r3, [r1, r3]
 8007020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007024:	4618      	mov	r0, r3
 8007026:	bd80      	pop	{r7, pc}
 8007028:	40023800 	.word	0x40023800
 800702c:	08018aa0 	.word	0x08018aa0

08007030 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b088      	sub	sp, #32
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007038:	2300      	movs	r3, #0
 800703a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800703c:	2300      	movs	r3, #0
 800703e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007040:	2300      	movs	r3, #0
 8007042:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007044:	2300      	movs	r3, #0
 8007046:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007048:	2300      	movs	r3, #0
 800704a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 0301 	and.w	r3, r3, #1
 8007054:	2b00      	cmp	r3, #0
 8007056:	d012      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007058:	4b69      	ldr	r3, [pc, #420]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	4a68      	ldr	r2, [pc, #416]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800705e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007062:	6093      	str	r3, [r2, #8]
 8007064:	4b66      	ldr	r3, [pc, #408]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007066:	689a      	ldr	r2, [r3, #8]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800706c:	4964      	ldr	r1, [pc, #400]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800706e:	4313      	orrs	r3, r2
 8007070:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007076:	2b00      	cmp	r3, #0
 8007078:	d101      	bne.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800707a:	2301      	movs	r3, #1
 800707c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007086:	2b00      	cmp	r3, #0
 8007088:	d017      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800708a:	4b5d      	ldr	r3, [pc, #372]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800708c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007090:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007098:	4959      	ldr	r1, [pc, #356]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800709a:	4313      	orrs	r3, r2
 800709c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070a8:	d101      	bne.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80070aa:	2301      	movs	r3, #1
 80070ac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80070b6:	2301      	movs	r3, #1
 80070b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d017      	beq.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80070c6:	4b4e      	ldr	r3, [pc, #312]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070d4:	494a      	ldr	r1, [pc, #296]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80070e4:	d101      	bne.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80070e6:	2301      	movs	r3, #1
 80070e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d101      	bne.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80070f2:	2301      	movs	r3, #1
 80070f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007102:	2301      	movs	r3, #1
 8007104:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 0320 	and.w	r3, r3, #32
 800710e:	2b00      	cmp	r3, #0
 8007110:	f000 808b 	beq.w	800722a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007114:	4b3a      	ldr	r3, [pc, #232]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007118:	4a39      	ldr	r2, [pc, #228]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800711a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800711e:	6413      	str	r3, [r2, #64]	@ 0x40
 8007120:	4b37      	ldr	r3, [pc, #220]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007128:	60bb      	str	r3, [r7, #8]
 800712a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800712c:	4b35      	ldr	r3, [pc, #212]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a34      	ldr	r2, [pc, #208]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007132:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007136:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007138:	f7fd fab8 	bl	80046ac <HAL_GetTick>
 800713c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800713e:	e008      	b.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007140:	f7fd fab4 	bl	80046ac <HAL_GetTick>
 8007144:	4602      	mov	r2, r0
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	1ad3      	subs	r3, r2, r3
 800714a:	2b64      	cmp	r3, #100	@ 0x64
 800714c:	d901      	bls.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800714e:	2303      	movs	r3, #3
 8007150:	e357      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007152:	4b2c      	ldr	r3, [pc, #176]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800715a:	2b00      	cmp	r3, #0
 800715c:	d0f0      	beq.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800715e:	4b28      	ldr	r3, [pc, #160]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007166:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d035      	beq.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007172:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007176:	693a      	ldr	r2, [r7, #16]
 8007178:	429a      	cmp	r2, r3
 800717a:	d02e      	beq.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800717c:	4b20      	ldr	r3, [pc, #128]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800717e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007180:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007184:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007186:	4b1e      	ldr	r3, [pc, #120]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800718a:	4a1d      	ldr	r2, [pc, #116]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800718c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007190:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007192:	4b1b      	ldr	r3, [pc, #108]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007196:	4a1a      	ldr	r2, [pc, #104]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007198:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800719c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800719e:	4a18      	ldr	r2, [pc, #96]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80071a4:	4b16      	ldr	r3, [pc, #88]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071a8:	f003 0301 	and.w	r3, r3, #1
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d114      	bne.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071b0:	f7fd fa7c 	bl	80046ac <HAL_GetTick>
 80071b4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071b6:	e00a      	b.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071b8:	f7fd fa78 	bl	80046ac <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d901      	bls.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e319      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071d2:	f003 0302 	and.w	r3, r3, #2
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d0ee      	beq.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071e6:	d111      	bne.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80071e8:	4b05      	ldr	r3, [pc, #20]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80071f4:	4b04      	ldr	r3, [pc, #16]	@ (8007208 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80071f6:	400b      	ands	r3, r1
 80071f8:	4901      	ldr	r1, [pc, #4]	@ (8007200 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071fa:	4313      	orrs	r3, r2
 80071fc:	608b      	str	r3, [r1, #8]
 80071fe:	e00b      	b.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007200:	40023800 	.word	0x40023800
 8007204:	40007000 	.word	0x40007000
 8007208:	0ffffcff 	.word	0x0ffffcff
 800720c:	4baa      	ldr	r3, [pc, #680]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	4aa9      	ldr	r2, [pc, #676]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007212:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007216:	6093      	str	r3, [r2, #8]
 8007218:	4ba7      	ldr	r3, [pc, #668]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800721a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007224:	49a4      	ldr	r1, [pc, #656]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007226:	4313      	orrs	r3, r2
 8007228:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0310 	and.w	r3, r3, #16
 8007232:	2b00      	cmp	r3, #0
 8007234:	d010      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007236:	4ba0      	ldr	r3, [pc, #640]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007238:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800723c:	4a9e      	ldr	r2, [pc, #632]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800723e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007242:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007246:	4b9c      	ldr	r3, [pc, #624]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007248:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007250:	4999      	ldr	r1, [pc, #612]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007252:	4313      	orrs	r3, r2
 8007254:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00a      	beq.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007264:	4b94      	ldr	r3, [pc, #592]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800726a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007272:	4991      	ldr	r1, [pc, #580]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007274:	4313      	orrs	r3, r2
 8007276:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d00a      	beq.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007286:	4b8c      	ldr	r3, [pc, #560]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800728c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007294:	4988      	ldr	r1, [pc, #544]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007296:	4313      	orrs	r3, r2
 8007298:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00a      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80072a8:	4b83      	ldr	r3, [pc, #524]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072b6:	4980      	ldr	r1, [pc, #512]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072b8:	4313      	orrs	r3, r2
 80072ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00a      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80072ca:	4b7b      	ldr	r3, [pc, #492]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072d8:	4977      	ldr	r1, [pc, #476]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00a      	beq.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80072ec:	4b72      	ldr	r3, [pc, #456]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072f2:	f023 0203 	bic.w	r2, r3, #3
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072fa:	496f      	ldr	r1, [pc, #444]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072fc:	4313      	orrs	r3, r2
 80072fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00a      	beq.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800730e:	4b6a      	ldr	r3, [pc, #424]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007314:	f023 020c 	bic.w	r2, r3, #12
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800731c:	4966      	ldr	r1, [pc, #408]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800731e:	4313      	orrs	r3, r2
 8007320:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00a      	beq.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007330:	4b61      	ldr	r3, [pc, #388]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007336:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800733e:	495e      	ldr	r1, [pc, #376]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007340:	4313      	orrs	r3, r2
 8007342:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00a      	beq.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007352:	4b59      	ldr	r3, [pc, #356]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007358:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007360:	4955      	ldr	r1, [pc, #340]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007362:	4313      	orrs	r3, r2
 8007364:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00a      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007374:	4b50      	ldr	r3, [pc, #320]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800737a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007382:	494d      	ldr	r1, [pc, #308]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007384:	4313      	orrs	r3, r2
 8007386:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007392:	2b00      	cmp	r3, #0
 8007394:	d00a      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007396:	4b48      	ldr	r3, [pc, #288]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007398:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800739c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073a4:	4944      	ldr	r1, [pc, #272]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073a6:	4313      	orrs	r3, r2
 80073a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00a      	beq.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80073b8:	4b3f      	ldr	r3, [pc, #252]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073be:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073c6:	493c      	ldr	r1, [pc, #240]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00a      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80073da:	4b37      	ldr	r3, [pc, #220]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073e8:	4933      	ldr	r1, [pc, #204]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073ea:	4313      	orrs	r3, r2
 80073ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00a      	beq.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80073fc:	4b2e      	ldr	r3, [pc, #184]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007402:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800740a:	492b      	ldr	r1, [pc, #172]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800740c:	4313      	orrs	r3, r2
 800740e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d011      	beq.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800741e:	4b26      	ldr	r3, [pc, #152]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007424:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800742c:	4922      	ldr	r1, [pc, #136]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800742e:	4313      	orrs	r3, r2
 8007430:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007438:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800743c:	d101      	bne.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800743e:	2301      	movs	r3, #1
 8007440:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0308 	and.w	r3, r3, #8
 800744a:	2b00      	cmp	r3, #0
 800744c:	d001      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800744e:	2301      	movs	r3, #1
 8007450:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800745a:	2b00      	cmp	r3, #0
 800745c:	d00a      	beq.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800745e:	4b16      	ldr	r3, [pc, #88]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007464:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800746c:	4912      	ldr	r1, [pc, #72]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800746e:	4313      	orrs	r3, r2
 8007470:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d00b      	beq.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007480:	4b0d      	ldr	r3, [pc, #52]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007486:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007490:	4909      	ldr	r1, [pc, #36]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007492:	4313      	orrs	r3, r2
 8007494:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	2b01      	cmp	r3, #1
 800749c:	d006      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	f000 80d9 	beq.w	800765e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80074ac:	4b02      	ldr	r3, [pc, #8]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a01      	ldr	r2, [pc, #4]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80074b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80074b6:	e001      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80074b8:	40023800 	.word	0x40023800
 80074bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074be:	f7fd f8f5 	bl	80046ac <HAL_GetTick>
 80074c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80074c4:	e008      	b.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80074c6:	f7fd f8f1 	bl	80046ac <HAL_GetTick>
 80074ca:	4602      	mov	r2, r0
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	1ad3      	subs	r3, r2, r3
 80074d0:	2b64      	cmp	r3, #100	@ 0x64
 80074d2:	d901      	bls.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80074d4:	2303      	movs	r3, #3
 80074d6:	e194      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80074d8:	4b6c      	ldr	r3, [pc, #432]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1f0      	bne.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f003 0301 	and.w	r3, r3, #1
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d021      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d11d      	bne.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80074f8:	4b64      	ldr	r3, [pc, #400]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074fe:	0c1b      	lsrs	r3, r3, #16
 8007500:	f003 0303 	and.w	r3, r3, #3
 8007504:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007506:	4b61      	ldr	r3, [pc, #388]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007508:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800750c:	0e1b      	lsrs	r3, r3, #24
 800750e:	f003 030f 	and.w	r3, r3, #15
 8007512:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	019a      	lsls	r2, r3, #6
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	041b      	lsls	r3, r3, #16
 800751e:	431a      	orrs	r2, r3
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	061b      	lsls	r3, r3, #24
 8007524:	431a      	orrs	r2, r3
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	071b      	lsls	r3, r3, #28
 800752c:	4957      	ldr	r1, [pc, #348]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800752e:	4313      	orrs	r3, r2
 8007530:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800753c:	2b00      	cmp	r3, #0
 800753e:	d004      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007544:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007548:	d00a      	beq.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007552:	2b00      	cmp	r3, #0
 8007554:	d02e      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800755a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800755e:	d129      	bne.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007560:	4b4a      	ldr	r3, [pc, #296]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007562:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007566:	0c1b      	lsrs	r3, r3, #16
 8007568:	f003 0303 	and.w	r3, r3, #3
 800756c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800756e:	4b47      	ldr	r3, [pc, #284]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007570:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007574:	0f1b      	lsrs	r3, r3, #28
 8007576:	f003 0307 	and.w	r3, r3, #7
 800757a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	019a      	lsls	r2, r3, #6
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	041b      	lsls	r3, r3, #16
 8007586:	431a      	orrs	r2, r3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	68db      	ldr	r3, [r3, #12]
 800758c:	061b      	lsls	r3, r3, #24
 800758e:	431a      	orrs	r2, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	071b      	lsls	r3, r3, #28
 8007594:	493d      	ldr	r1, [pc, #244]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007596:	4313      	orrs	r3, r2
 8007598:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800759c:	4b3b      	ldr	r3, [pc, #236]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800759e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075a2:	f023 021f 	bic.w	r2, r3, #31
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075aa:	3b01      	subs	r3, #1
 80075ac:	4937      	ldr	r1, [pc, #220]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075ae:	4313      	orrs	r3, r2
 80075b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d01d      	beq.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80075c0:	4b32      	ldr	r3, [pc, #200]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075c6:	0e1b      	lsrs	r3, r3, #24
 80075c8:	f003 030f 	and.w	r3, r3, #15
 80075cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80075ce:	4b2f      	ldr	r3, [pc, #188]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075d4:	0f1b      	lsrs	r3, r3, #28
 80075d6:	f003 0307 	and.w	r3, r3, #7
 80075da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	019a      	lsls	r2, r3, #6
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	041b      	lsls	r3, r3, #16
 80075e8:	431a      	orrs	r2, r3
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	061b      	lsls	r3, r3, #24
 80075ee:	431a      	orrs	r2, r3
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	071b      	lsls	r3, r3, #28
 80075f4:	4925      	ldr	r1, [pc, #148]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075f6:	4313      	orrs	r3, r2
 80075f8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007604:	2b00      	cmp	r3, #0
 8007606:	d011      	beq.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	019a      	lsls	r2, r3, #6
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	691b      	ldr	r3, [r3, #16]
 8007612:	041b      	lsls	r3, r3, #16
 8007614:	431a      	orrs	r2, r3
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	061b      	lsls	r3, r3, #24
 800761c:	431a      	orrs	r2, r3
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	071b      	lsls	r3, r3, #28
 8007624:	4919      	ldr	r1, [pc, #100]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007626:	4313      	orrs	r3, r2
 8007628:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800762c:	4b17      	ldr	r3, [pc, #92]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a16      	ldr	r2, [pc, #88]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007632:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007638:	f7fd f838 	bl	80046ac <HAL_GetTick>
 800763c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800763e:	e008      	b.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007640:	f7fd f834 	bl	80046ac <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b64      	cmp	r3, #100	@ 0x64
 800764c:	d901      	bls.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e0d7      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007652:	4b0e      	ldr	r3, [pc, #56]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d0f0      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	2b01      	cmp	r3, #1
 8007662:	f040 80cd 	bne.w	8007800 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007666:	4b09      	ldr	r3, [pc, #36]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a08      	ldr	r2, [pc, #32]	@ (800768c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800766c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007670:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007672:	f7fd f81b 	bl	80046ac <HAL_GetTick>
 8007676:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007678:	e00a      	b.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800767a:	f7fd f817 	bl	80046ac <HAL_GetTick>
 800767e:	4602      	mov	r2, r0
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	1ad3      	subs	r3, r2, r3
 8007684:	2b64      	cmp	r3, #100	@ 0x64
 8007686:	d903      	bls.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007688:	2303      	movs	r3, #3
 800768a:	e0ba      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800768c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007690:	4b5e      	ldr	r3, [pc, #376]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007698:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800769c:	d0ed      	beq.n	800767a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d003      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d009      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d02e      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d12a      	bne.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80076c6:	4b51      	ldr	r3, [pc, #324]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076cc:	0c1b      	lsrs	r3, r3, #16
 80076ce:	f003 0303 	and.w	r3, r3, #3
 80076d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80076d4:	4b4d      	ldr	r3, [pc, #308]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076da:	0f1b      	lsrs	r3, r3, #28
 80076dc:	f003 0307 	and.w	r3, r3, #7
 80076e0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	695b      	ldr	r3, [r3, #20]
 80076e6:	019a      	lsls	r2, r3, #6
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	041b      	lsls	r3, r3, #16
 80076ec:	431a      	orrs	r2, r3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	699b      	ldr	r3, [r3, #24]
 80076f2:	061b      	lsls	r3, r3, #24
 80076f4:	431a      	orrs	r2, r3
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	071b      	lsls	r3, r3, #28
 80076fa:	4944      	ldr	r1, [pc, #272]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076fc:	4313      	orrs	r3, r2
 80076fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007702:	4b42      	ldr	r3, [pc, #264]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007704:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007708:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007710:	3b01      	subs	r3, #1
 8007712:	021b      	lsls	r3, r3, #8
 8007714:	493d      	ldr	r1, [pc, #244]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007716:	4313      	orrs	r3, r2
 8007718:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007724:	2b00      	cmp	r3, #0
 8007726:	d022      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800772c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007730:	d11d      	bne.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007732:	4b36      	ldr	r3, [pc, #216]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007738:	0e1b      	lsrs	r3, r3, #24
 800773a:	f003 030f 	and.w	r3, r3, #15
 800773e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007740:	4b32      	ldr	r3, [pc, #200]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007746:	0f1b      	lsrs	r3, r3, #28
 8007748:	f003 0307 	and.w	r3, r3, #7
 800774c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	695b      	ldr	r3, [r3, #20]
 8007752:	019a      	lsls	r2, r3, #6
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a1b      	ldr	r3, [r3, #32]
 8007758:	041b      	lsls	r3, r3, #16
 800775a:	431a      	orrs	r2, r3
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	061b      	lsls	r3, r3, #24
 8007760:	431a      	orrs	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	071b      	lsls	r3, r3, #28
 8007766:	4929      	ldr	r1, [pc, #164]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007768:	4313      	orrs	r3, r2
 800776a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 0308 	and.w	r3, r3, #8
 8007776:	2b00      	cmp	r3, #0
 8007778:	d028      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800777a:	4b24      	ldr	r3, [pc, #144]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800777c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007780:	0e1b      	lsrs	r3, r3, #24
 8007782:	f003 030f 	and.w	r3, r3, #15
 8007786:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007788:	4b20      	ldr	r3, [pc, #128]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800778a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800778e:	0c1b      	lsrs	r3, r3, #16
 8007790:	f003 0303 	and.w	r3, r3, #3
 8007794:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	695b      	ldr	r3, [r3, #20]
 800779a:	019a      	lsls	r2, r3, #6
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	041b      	lsls	r3, r3, #16
 80077a0:	431a      	orrs	r2, r3
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	061b      	lsls	r3, r3, #24
 80077a6:	431a      	orrs	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	69db      	ldr	r3, [r3, #28]
 80077ac:	071b      	lsls	r3, r3, #28
 80077ae:	4917      	ldr	r1, [pc, #92]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077b0:	4313      	orrs	r3, r2
 80077b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80077b6:	4b15      	ldr	r3, [pc, #84]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c4:	4911      	ldr	r1, [pc, #68]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077c6:	4313      	orrs	r3, r2
 80077c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80077cc:	4b0f      	ldr	r3, [pc, #60]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a0e      	ldr	r2, [pc, #56]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077d8:	f7fc ff68 	bl	80046ac <HAL_GetTick>
 80077dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80077de:	e008      	b.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80077e0:	f7fc ff64 	bl	80046ac <HAL_GetTick>
 80077e4:	4602      	mov	r2, r0
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	2b64      	cmp	r3, #100	@ 0x64
 80077ec:	d901      	bls.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	e007      	b.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80077f2:	4b06      	ldr	r3, [pc, #24]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077fe:	d1ef      	bne.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8007800:	2300      	movs	r3, #0
}
 8007802:	4618      	mov	r0, r3
 8007804:	3720      	adds	r7, #32
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
 800780a:	bf00      	nop
 800780c:	40023800 	.word	0x40023800

08007810 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d101      	bne.n	8007822 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e049      	b.n	80078b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d106      	bne.n	800783c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f7fc fbbc 	bl	8003fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2202      	movs	r2, #2
 8007840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	3304      	adds	r3, #4
 800784c:	4619      	mov	r1, r3
 800784e:	4610      	mov	r0, r2
 8007850:	f000 fcc0 	bl	80081d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2201      	movs	r2, #1
 80078b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078b4:	2300      	movs	r3, #0
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3708      	adds	r7, #8
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}

080078be <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078be:	b580      	push	{r7, lr}
 80078c0:	b082      	sub	sp, #8
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d101      	bne.n	80078d0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e049      	b.n	8007964 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d106      	bne.n	80078ea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 f841 	bl	800796c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2202      	movs	r2, #2
 80078ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	3304      	adds	r3, #4
 80078fa:	4619      	mov	r1, r3
 80078fc:	4610      	mov	r0, r2
 80078fe:	f000 fc69 	bl	80081d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2201      	movs	r2, #1
 8007916:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2201      	movs	r2, #1
 8007926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2201      	movs	r2, #1
 800792e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2201      	movs	r2, #1
 8007936:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2201      	movs	r2, #1
 800794e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3708      	adds	r7, #8
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007974:	bf00      	nop
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d109      	bne.n	80079a4 <HAL_TIM_PWM_Start+0x24>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007996:	b2db      	uxtb	r3, r3
 8007998:	2b01      	cmp	r3, #1
 800799a:	bf14      	ite	ne
 800799c:	2301      	movne	r3, #1
 800799e:	2300      	moveq	r3, #0
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	e03c      	b.n	8007a1e <HAL_TIM_PWM_Start+0x9e>
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	2b04      	cmp	r3, #4
 80079a8:	d109      	bne.n	80079be <HAL_TIM_PWM_Start+0x3e>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	bf14      	ite	ne
 80079b6:	2301      	movne	r3, #1
 80079b8:	2300      	moveq	r3, #0
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	e02f      	b.n	8007a1e <HAL_TIM_PWM_Start+0x9e>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	2b08      	cmp	r3, #8
 80079c2:	d109      	bne.n	80079d8 <HAL_TIM_PWM_Start+0x58>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	bf14      	ite	ne
 80079d0:	2301      	movne	r3, #1
 80079d2:	2300      	moveq	r3, #0
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	e022      	b.n	8007a1e <HAL_TIM_PWM_Start+0x9e>
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	2b0c      	cmp	r3, #12
 80079dc:	d109      	bne.n	80079f2 <HAL_TIM_PWM_Start+0x72>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	bf14      	ite	ne
 80079ea:	2301      	movne	r3, #1
 80079ec:	2300      	moveq	r3, #0
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	e015      	b.n	8007a1e <HAL_TIM_PWM_Start+0x9e>
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	2b10      	cmp	r3, #16
 80079f6:	d109      	bne.n	8007a0c <HAL_TIM_PWM_Start+0x8c>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	bf14      	ite	ne
 8007a04:	2301      	movne	r3, #1
 8007a06:	2300      	moveq	r3, #0
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	e008      	b.n	8007a1e <HAL_TIM_PWM_Start+0x9e>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	bf14      	ite	ne
 8007a18:	2301      	movne	r3, #1
 8007a1a:	2300      	moveq	r3, #0
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d001      	beq.n	8007a26 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e092      	b.n	8007b4c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d104      	bne.n	8007a36 <HAL_TIM_PWM_Start+0xb6>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a34:	e023      	b.n	8007a7e <HAL_TIM_PWM_Start+0xfe>
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2b04      	cmp	r3, #4
 8007a3a:	d104      	bne.n	8007a46 <HAL_TIM_PWM_Start+0xc6>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2202      	movs	r2, #2
 8007a40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a44:	e01b      	b.n	8007a7e <HAL_TIM_PWM_Start+0xfe>
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	2b08      	cmp	r3, #8
 8007a4a:	d104      	bne.n	8007a56 <HAL_TIM_PWM_Start+0xd6>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2202      	movs	r2, #2
 8007a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a54:	e013      	b.n	8007a7e <HAL_TIM_PWM_Start+0xfe>
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	2b0c      	cmp	r3, #12
 8007a5a:	d104      	bne.n	8007a66 <HAL_TIM_PWM_Start+0xe6>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2202      	movs	r2, #2
 8007a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a64:	e00b      	b.n	8007a7e <HAL_TIM_PWM_Start+0xfe>
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	2b10      	cmp	r3, #16
 8007a6a:	d104      	bne.n	8007a76 <HAL_TIM_PWM_Start+0xf6>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2202      	movs	r2, #2
 8007a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a74:	e003      	b.n	8007a7e <HAL_TIM_PWM_Start+0xfe>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2202      	movs	r2, #2
 8007a7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	2201      	movs	r2, #1
 8007a84:	6839      	ldr	r1, [r7, #0]
 8007a86:	4618      	mov	r0, r3
 8007a88:	f000 ff3c 	bl	8008904 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a30      	ldr	r2, [pc, #192]	@ (8007b54 <HAL_TIM_PWM_Start+0x1d4>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d004      	beq.n	8007aa0 <HAL_TIM_PWM_Start+0x120>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a2f      	ldr	r2, [pc, #188]	@ (8007b58 <HAL_TIM_PWM_Start+0x1d8>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d101      	bne.n	8007aa4 <HAL_TIM_PWM_Start+0x124>
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e000      	b.n	8007aa6 <HAL_TIM_PWM_Start+0x126>
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d007      	beq.n	8007aba <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ab8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a25      	ldr	r2, [pc, #148]	@ (8007b54 <HAL_TIM_PWM_Start+0x1d4>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d022      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x18a>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007acc:	d01d      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x18a>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a22      	ldr	r2, [pc, #136]	@ (8007b5c <HAL_TIM_PWM_Start+0x1dc>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d018      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x18a>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a20      	ldr	r2, [pc, #128]	@ (8007b60 <HAL_TIM_PWM_Start+0x1e0>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d013      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x18a>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a1f      	ldr	r2, [pc, #124]	@ (8007b64 <HAL_TIM_PWM_Start+0x1e4>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d00e      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x18a>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a19      	ldr	r2, [pc, #100]	@ (8007b58 <HAL_TIM_PWM_Start+0x1d8>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d009      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x18a>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a1b      	ldr	r2, [pc, #108]	@ (8007b68 <HAL_TIM_PWM_Start+0x1e8>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d004      	beq.n	8007b0a <HAL_TIM_PWM_Start+0x18a>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a19      	ldr	r2, [pc, #100]	@ (8007b6c <HAL_TIM_PWM_Start+0x1ec>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d115      	bne.n	8007b36 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	689a      	ldr	r2, [r3, #8]
 8007b10:	4b17      	ldr	r3, [pc, #92]	@ (8007b70 <HAL_TIM_PWM_Start+0x1f0>)
 8007b12:	4013      	ands	r3, r2
 8007b14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2b06      	cmp	r3, #6
 8007b1a:	d015      	beq.n	8007b48 <HAL_TIM_PWM_Start+0x1c8>
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b22:	d011      	beq.n	8007b48 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f042 0201 	orr.w	r2, r2, #1
 8007b32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b34:	e008      	b.n	8007b48 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f042 0201 	orr.w	r2, r2, #1
 8007b44:	601a      	str	r2, [r3, #0]
 8007b46:	e000      	b.n	8007b4a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b48:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b4a:	2300      	movs	r3, #0
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3710      	adds	r7, #16
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	40010000 	.word	0x40010000
 8007b58:	40010400 	.word	0x40010400
 8007b5c:	40000400 	.word	0x40000400
 8007b60:	40000800 	.word	0x40000800
 8007b64:	40000c00 	.word	0x40000c00
 8007b68:	40014000 	.word	0x40014000
 8007b6c:	40001800 	.word	0x40001800
 8007b70:	00010007 	.word	0x00010007

08007b74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	691b      	ldr	r3, [r3, #16]
 8007b82:	f003 0302 	and.w	r3, r3, #2
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d122      	bne.n	8007bd0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	f003 0302 	and.w	r3, r3, #2
 8007b94:	2b02      	cmp	r3, #2
 8007b96:	d11b      	bne.n	8007bd0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f06f 0202 	mvn.w	r2, #2
 8007ba0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699b      	ldr	r3, [r3, #24]
 8007bae:	f003 0303 	and.w	r3, r3, #3
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d003      	beq.n	8007bbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 faee 	bl	8008198 <HAL_TIM_IC_CaptureCallback>
 8007bbc:	e005      	b.n	8007bca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 fae0 	bl	8008184 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f000 faf1 	bl	80081ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	f003 0304 	and.w	r3, r3, #4
 8007bda:	2b04      	cmp	r3, #4
 8007bdc:	d122      	bne.n	8007c24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	f003 0304 	and.w	r3, r3, #4
 8007be8:	2b04      	cmp	r3, #4
 8007bea:	d11b      	bne.n	8007c24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f06f 0204 	mvn.w	r2, #4
 8007bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2202      	movs	r2, #2
 8007bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	699b      	ldr	r3, [r3, #24]
 8007c02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d003      	beq.n	8007c12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 fac4 	bl	8008198 <HAL_TIM_IC_CaptureCallback>
 8007c10:	e005      	b.n	8007c1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 fab6 	bl	8008184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 fac7 	bl	80081ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	f003 0308 	and.w	r3, r3, #8
 8007c2e:	2b08      	cmp	r3, #8
 8007c30:	d122      	bne.n	8007c78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	f003 0308 	and.w	r3, r3, #8
 8007c3c:	2b08      	cmp	r3, #8
 8007c3e:	d11b      	bne.n	8007c78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f06f 0208 	mvn.w	r2, #8
 8007c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2204      	movs	r2, #4
 8007c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	69db      	ldr	r3, [r3, #28]
 8007c56:	f003 0303 	and.w	r3, r3, #3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d003      	beq.n	8007c66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f000 fa9a 	bl	8008198 <HAL_TIM_IC_CaptureCallback>
 8007c64:	e005      	b.n	8007c72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 fa8c 	bl	8008184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f000 fa9d 	bl	80081ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	691b      	ldr	r3, [r3, #16]
 8007c7e:	f003 0310 	and.w	r3, r3, #16
 8007c82:	2b10      	cmp	r3, #16
 8007c84:	d122      	bne.n	8007ccc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	f003 0310 	and.w	r3, r3, #16
 8007c90:	2b10      	cmp	r3, #16
 8007c92:	d11b      	bne.n	8007ccc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f06f 0210 	mvn.w	r2, #16
 8007c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2208      	movs	r2, #8
 8007ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	69db      	ldr	r3, [r3, #28]
 8007caa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 fa70 	bl	8008198 <HAL_TIM_IC_CaptureCallback>
 8007cb8:	e005      	b.n	8007cc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 fa62 	bl	8008184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f000 fa73 	bl	80081ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	f003 0301 	and.w	r3, r3, #1
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d10e      	bne.n	8007cf8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	f003 0301 	and.w	r3, r3, #1
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d107      	bne.n	8007cf8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f06f 0201 	mvn.w	r2, #1
 8007cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fa3c 	bl	8008170 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d02:	2b80      	cmp	r3, #128	@ 0x80
 8007d04:	d10e      	bne.n	8007d24 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	68db      	ldr	r3, [r3, #12]
 8007d0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d10:	2b80      	cmp	r3, #128	@ 0x80
 8007d12:	d107      	bne.n	8007d24 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 feae 	bl	8008a80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	691b      	ldr	r3, [r3, #16]
 8007d2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d32:	d10e      	bne.n	8007d52 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d3e:	2b80      	cmp	r3, #128	@ 0x80
 8007d40:	d107      	bne.n	8007d52 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007d4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 fea1 	bl	8008a94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	691b      	ldr	r3, [r3, #16]
 8007d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d5c:	2b40      	cmp	r3, #64	@ 0x40
 8007d5e:	d10e      	bne.n	8007d7e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d6a:	2b40      	cmp	r3, #64	@ 0x40
 8007d6c:	d107      	bne.n	8007d7e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007d76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	f000 fa21 	bl	80081c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	691b      	ldr	r3, [r3, #16]
 8007d84:	f003 0320 	and.w	r3, r3, #32
 8007d88:	2b20      	cmp	r3, #32
 8007d8a:	d10e      	bne.n	8007daa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	f003 0320 	and.w	r3, r3, #32
 8007d96:	2b20      	cmp	r3, #32
 8007d98:	d107      	bne.n	8007daa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f06f 0220 	mvn.w	r2, #32
 8007da2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 fe61 	bl	8008a6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007daa:	bf00      	nop
 8007dac:	3708      	adds	r7, #8
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
	...

08007db4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b086      	sub	sp, #24
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	60f8      	str	r0, [r7, #12]
 8007dbc:	60b9      	str	r1, [r7, #8]
 8007dbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d101      	bne.n	8007dd2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007dce:	2302      	movs	r3, #2
 8007dd0:	e0ff      	b.n	8007fd2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2b14      	cmp	r3, #20
 8007dde:	f200 80f0 	bhi.w	8007fc2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007de2:	a201      	add	r2, pc, #4	@ (adr r2, 8007de8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007de8:	08007e3d 	.word	0x08007e3d
 8007dec:	08007fc3 	.word	0x08007fc3
 8007df0:	08007fc3 	.word	0x08007fc3
 8007df4:	08007fc3 	.word	0x08007fc3
 8007df8:	08007e7d 	.word	0x08007e7d
 8007dfc:	08007fc3 	.word	0x08007fc3
 8007e00:	08007fc3 	.word	0x08007fc3
 8007e04:	08007fc3 	.word	0x08007fc3
 8007e08:	08007ebf 	.word	0x08007ebf
 8007e0c:	08007fc3 	.word	0x08007fc3
 8007e10:	08007fc3 	.word	0x08007fc3
 8007e14:	08007fc3 	.word	0x08007fc3
 8007e18:	08007eff 	.word	0x08007eff
 8007e1c:	08007fc3 	.word	0x08007fc3
 8007e20:	08007fc3 	.word	0x08007fc3
 8007e24:	08007fc3 	.word	0x08007fc3
 8007e28:	08007f41 	.word	0x08007f41
 8007e2c:	08007fc3 	.word	0x08007fc3
 8007e30:	08007fc3 	.word	0x08007fc3
 8007e34:	08007fc3 	.word	0x08007fc3
 8007e38:	08007f81 	.word	0x08007f81
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68b9      	ldr	r1, [r7, #8]
 8007e42:	4618      	mov	r0, r3
 8007e44:	f000 fa66 	bl	8008314 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	699a      	ldr	r2, [r3, #24]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f042 0208 	orr.w	r2, r2, #8
 8007e56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	699a      	ldr	r2, [r3, #24]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f022 0204 	bic.w	r2, r2, #4
 8007e66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	6999      	ldr	r1, [r3, #24]
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	691a      	ldr	r2, [r3, #16]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	430a      	orrs	r2, r1
 8007e78:	619a      	str	r2, [r3, #24]
      break;
 8007e7a:	e0a5      	b.n	8007fc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	68b9      	ldr	r1, [r7, #8]
 8007e82:	4618      	mov	r0, r3
 8007e84:	f000 fab8 	bl	80083f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	699a      	ldr	r2, [r3, #24]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	699a      	ldr	r2, [r3, #24]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ea6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6999      	ldr	r1, [r3, #24]
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	021a      	lsls	r2, r3, #8
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	430a      	orrs	r2, r1
 8007eba:	619a      	str	r2, [r3, #24]
      break;
 8007ebc:	e084      	b.n	8007fc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	68b9      	ldr	r1, [r7, #8]
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f000 fb0f 	bl	80084e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	69da      	ldr	r2, [r3, #28]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f042 0208 	orr.w	r2, r2, #8
 8007ed8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	69da      	ldr	r2, [r3, #28]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f022 0204 	bic.w	r2, r2, #4
 8007ee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	69d9      	ldr	r1, [r3, #28]
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	691a      	ldr	r2, [r3, #16]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	430a      	orrs	r2, r1
 8007efa:	61da      	str	r2, [r3, #28]
      break;
 8007efc:	e064      	b.n	8007fc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	68b9      	ldr	r1, [r7, #8]
 8007f04:	4618      	mov	r0, r3
 8007f06:	f000 fb65 	bl	80085d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	69da      	ldr	r2, [r3, #28]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	69da      	ldr	r2, [r3, #28]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	69d9      	ldr	r1, [r3, #28]
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	691b      	ldr	r3, [r3, #16]
 8007f34:	021a      	lsls	r2, r3, #8
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	61da      	str	r2, [r3, #28]
      break;
 8007f3e:	e043      	b.n	8007fc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68b9      	ldr	r1, [r7, #8]
 8007f46:	4618      	mov	r0, r3
 8007f48:	f000 fb9c 	bl	8008684 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f042 0208 	orr.w	r2, r2, #8
 8007f5a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f022 0204 	bic.w	r2, r2, #4
 8007f6a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	691a      	ldr	r2, [r3, #16]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	430a      	orrs	r2, r1
 8007f7c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007f7e:	e023      	b.n	8007fc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68b9      	ldr	r1, [r7, #8]
 8007f86:	4618      	mov	r0, r3
 8007f88:	f000 fbce 	bl	8008728 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f9a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007faa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	691b      	ldr	r3, [r3, #16]
 8007fb6:	021a      	lsls	r2, r3, #8
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007fc0:	e002      	b.n	8007fc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	75fb      	strb	r3, [r7, #23]
      break;
 8007fc6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007fd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3718      	adds	r7, #24
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop

08007fdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d101      	bne.n	8007ff8 <HAL_TIM_ConfigClockSource+0x1c>
 8007ff4:	2302      	movs	r3, #2
 8007ff6:	e0b4      	b.n	8008162 <HAL_TIM_ConfigClockSource+0x186>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2202      	movs	r2, #2
 8008004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	4b56      	ldr	r3, [pc, #344]	@ (800816c <HAL_TIM_ConfigClockSource+0x190>)
 8008014:	4013      	ands	r3, r2
 8008016:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800801e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	68ba      	ldr	r2, [r7, #8]
 8008026:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008030:	d03e      	beq.n	80080b0 <HAL_TIM_ConfigClockSource+0xd4>
 8008032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008036:	f200 8087 	bhi.w	8008148 <HAL_TIM_ConfigClockSource+0x16c>
 800803a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800803e:	f000 8086 	beq.w	800814e <HAL_TIM_ConfigClockSource+0x172>
 8008042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008046:	d87f      	bhi.n	8008148 <HAL_TIM_ConfigClockSource+0x16c>
 8008048:	2b70      	cmp	r3, #112	@ 0x70
 800804a:	d01a      	beq.n	8008082 <HAL_TIM_ConfigClockSource+0xa6>
 800804c:	2b70      	cmp	r3, #112	@ 0x70
 800804e:	d87b      	bhi.n	8008148 <HAL_TIM_ConfigClockSource+0x16c>
 8008050:	2b60      	cmp	r3, #96	@ 0x60
 8008052:	d050      	beq.n	80080f6 <HAL_TIM_ConfigClockSource+0x11a>
 8008054:	2b60      	cmp	r3, #96	@ 0x60
 8008056:	d877      	bhi.n	8008148 <HAL_TIM_ConfigClockSource+0x16c>
 8008058:	2b50      	cmp	r3, #80	@ 0x50
 800805a:	d03c      	beq.n	80080d6 <HAL_TIM_ConfigClockSource+0xfa>
 800805c:	2b50      	cmp	r3, #80	@ 0x50
 800805e:	d873      	bhi.n	8008148 <HAL_TIM_ConfigClockSource+0x16c>
 8008060:	2b40      	cmp	r3, #64	@ 0x40
 8008062:	d058      	beq.n	8008116 <HAL_TIM_ConfigClockSource+0x13a>
 8008064:	2b40      	cmp	r3, #64	@ 0x40
 8008066:	d86f      	bhi.n	8008148 <HAL_TIM_ConfigClockSource+0x16c>
 8008068:	2b30      	cmp	r3, #48	@ 0x30
 800806a:	d064      	beq.n	8008136 <HAL_TIM_ConfigClockSource+0x15a>
 800806c:	2b30      	cmp	r3, #48	@ 0x30
 800806e:	d86b      	bhi.n	8008148 <HAL_TIM_ConfigClockSource+0x16c>
 8008070:	2b20      	cmp	r3, #32
 8008072:	d060      	beq.n	8008136 <HAL_TIM_ConfigClockSource+0x15a>
 8008074:	2b20      	cmp	r3, #32
 8008076:	d867      	bhi.n	8008148 <HAL_TIM_ConfigClockSource+0x16c>
 8008078:	2b00      	cmp	r3, #0
 800807a:	d05c      	beq.n	8008136 <HAL_TIM_ConfigClockSource+0x15a>
 800807c:	2b10      	cmp	r3, #16
 800807e:	d05a      	beq.n	8008136 <HAL_TIM_ConfigClockSource+0x15a>
 8008080:	e062      	b.n	8008148 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008092:	f000 fc17 	bl	80088c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80080a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	609a      	str	r2, [r3, #8]
      break;
 80080ae:	e04f      	b.n	8008150 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80080c0:	f000 fc00 	bl	80088c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	689a      	ldr	r2, [r3, #8]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80080d2:	609a      	str	r2, [r3, #8]
      break;
 80080d4:	e03c      	b.n	8008150 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080e2:	461a      	mov	r2, r3
 80080e4:	f000 fb74 	bl	80087d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2150      	movs	r1, #80	@ 0x50
 80080ee:	4618      	mov	r0, r3
 80080f0:	f000 fbcd 	bl	800888e <TIM_ITRx_SetConfig>
      break;
 80080f4:	e02c      	b.n	8008150 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008102:	461a      	mov	r2, r3
 8008104:	f000 fb93 	bl	800882e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2160      	movs	r1, #96	@ 0x60
 800810e:	4618      	mov	r0, r3
 8008110:	f000 fbbd 	bl	800888e <TIM_ITRx_SetConfig>
      break;
 8008114:	e01c      	b.n	8008150 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008122:	461a      	mov	r2, r3
 8008124:	f000 fb54 	bl	80087d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2140      	movs	r1, #64	@ 0x40
 800812e:	4618      	mov	r0, r3
 8008130:	f000 fbad 	bl	800888e <TIM_ITRx_SetConfig>
      break;
 8008134:	e00c      	b.n	8008150 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4619      	mov	r1, r3
 8008140:	4610      	mov	r0, r2
 8008142:	f000 fba4 	bl	800888e <TIM_ITRx_SetConfig>
      break;
 8008146:	e003      	b.n	8008150 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008148:	2301      	movs	r3, #1
 800814a:	73fb      	strb	r3, [r7, #15]
      break;
 800814c:	e000      	b.n	8008150 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800814e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2200      	movs	r2, #0
 800815c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008160:	7bfb      	ldrb	r3, [r7, #15]
}
 8008162:	4618      	mov	r0, r3
 8008164:	3710      	adds	r7, #16
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
 800816a:	bf00      	nop
 800816c:	fffeff88 	.word	0xfffeff88

08008170 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008178:	bf00      	nop
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008184:	b480      	push	{r7}
 8008186:	b083      	sub	sp, #12
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800818c:	bf00      	nop
 800818e:	370c      	adds	r7, #12
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr

08008198 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80081a0:	bf00      	nop
 80081a2:	370c      	adds	r7, #12
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081b4:	bf00      	nop
 80081b6:	370c      	adds	r7, #12
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr

080081c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80081c8:	bf00      	nop
 80081ca:	370c      	adds	r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b085      	sub	sp, #20
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4a40      	ldr	r2, [pc, #256]	@ (80082e8 <TIM_Base_SetConfig+0x114>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d013      	beq.n	8008214 <TIM_Base_SetConfig+0x40>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081f2:	d00f      	beq.n	8008214 <TIM_Base_SetConfig+0x40>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4a3d      	ldr	r2, [pc, #244]	@ (80082ec <TIM_Base_SetConfig+0x118>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d00b      	beq.n	8008214 <TIM_Base_SetConfig+0x40>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a3c      	ldr	r2, [pc, #240]	@ (80082f0 <TIM_Base_SetConfig+0x11c>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d007      	beq.n	8008214 <TIM_Base_SetConfig+0x40>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	4a3b      	ldr	r2, [pc, #236]	@ (80082f4 <TIM_Base_SetConfig+0x120>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d003      	beq.n	8008214 <TIM_Base_SetConfig+0x40>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	4a3a      	ldr	r2, [pc, #232]	@ (80082f8 <TIM_Base_SetConfig+0x124>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d108      	bne.n	8008226 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800821a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	4313      	orrs	r3, r2
 8008224:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a2f      	ldr	r2, [pc, #188]	@ (80082e8 <TIM_Base_SetConfig+0x114>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d02b      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008234:	d027      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	4a2c      	ldr	r2, [pc, #176]	@ (80082ec <TIM_Base_SetConfig+0x118>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d023      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a2b      	ldr	r2, [pc, #172]	@ (80082f0 <TIM_Base_SetConfig+0x11c>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d01f      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a2a      	ldr	r2, [pc, #168]	@ (80082f4 <TIM_Base_SetConfig+0x120>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d01b      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a29      	ldr	r2, [pc, #164]	@ (80082f8 <TIM_Base_SetConfig+0x124>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d017      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a28      	ldr	r2, [pc, #160]	@ (80082fc <TIM_Base_SetConfig+0x128>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d013      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a27      	ldr	r2, [pc, #156]	@ (8008300 <TIM_Base_SetConfig+0x12c>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d00f      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a26      	ldr	r2, [pc, #152]	@ (8008304 <TIM_Base_SetConfig+0x130>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d00b      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4a25      	ldr	r2, [pc, #148]	@ (8008308 <TIM_Base_SetConfig+0x134>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d007      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a24      	ldr	r2, [pc, #144]	@ (800830c <TIM_Base_SetConfig+0x138>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d003      	beq.n	8008286 <TIM_Base_SetConfig+0xb2>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	4a23      	ldr	r2, [pc, #140]	@ (8008310 <TIM_Base_SetConfig+0x13c>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d108      	bne.n	8008298 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800828c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	68fa      	ldr	r2, [r7, #12]
 8008294:	4313      	orrs	r3, r2
 8008296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	695b      	ldr	r3, [r3, #20]
 80082a2:	4313      	orrs	r3, r2
 80082a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	689a      	ldr	r2, [r3, #8]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a0a      	ldr	r2, [pc, #40]	@ (80082e8 <TIM_Base_SetConfig+0x114>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d003      	beq.n	80082cc <TIM_Base_SetConfig+0xf8>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	4a0c      	ldr	r2, [pc, #48]	@ (80082f8 <TIM_Base_SetConfig+0x124>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d103      	bne.n	80082d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	691a      	ldr	r2, [r3, #16]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2201      	movs	r2, #1
 80082d8:	615a      	str	r2, [r3, #20]
}
 80082da:	bf00      	nop
 80082dc:	3714      	adds	r7, #20
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr
 80082e6:	bf00      	nop
 80082e8:	40010000 	.word	0x40010000
 80082ec:	40000400 	.word	0x40000400
 80082f0:	40000800 	.word	0x40000800
 80082f4:	40000c00 	.word	0x40000c00
 80082f8:	40010400 	.word	0x40010400
 80082fc:	40014000 	.word	0x40014000
 8008300:	40014400 	.word	0x40014400
 8008304:	40014800 	.word	0x40014800
 8008308:	40001800 	.word	0x40001800
 800830c:	40001c00 	.word	0x40001c00
 8008310:	40002000 	.word	0x40002000

08008314 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008314:	b480      	push	{r7}
 8008316:	b087      	sub	sp, #28
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	f023 0201 	bic.w	r2, r3, #1
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6a1b      	ldr	r3, [r3, #32]
 800832e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	699b      	ldr	r3, [r3, #24]
 800833a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	4b2b      	ldr	r3, [pc, #172]	@ (80083ec <TIM_OC1_SetConfig+0xd8>)
 8008340:	4013      	ands	r3, r2
 8008342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f023 0303 	bic.w	r3, r3, #3
 800834a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	68fa      	ldr	r2, [r7, #12]
 8008352:	4313      	orrs	r3, r2
 8008354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	f023 0302 	bic.w	r3, r3, #2
 800835c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	697a      	ldr	r2, [r7, #20]
 8008364:	4313      	orrs	r3, r2
 8008366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4a21      	ldr	r2, [pc, #132]	@ (80083f0 <TIM_OC1_SetConfig+0xdc>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d003      	beq.n	8008378 <TIM_OC1_SetConfig+0x64>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a20      	ldr	r2, [pc, #128]	@ (80083f4 <TIM_OC1_SetConfig+0xe0>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d10c      	bne.n	8008392 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	f023 0308 	bic.w	r3, r3, #8
 800837e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	68db      	ldr	r3, [r3, #12]
 8008384:	697a      	ldr	r2, [r7, #20]
 8008386:	4313      	orrs	r3, r2
 8008388:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	f023 0304 	bic.w	r3, r3, #4
 8008390:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4a16      	ldr	r2, [pc, #88]	@ (80083f0 <TIM_OC1_SetConfig+0xdc>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d003      	beq.n	80083a2 <TIM_OC1_SetConfig+0x8e>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	4a15      	ldr	r2, [pc, #84]	@ (80083f4 <TIM_OC1_SetConfig+0xe0>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d111      	bne.n	80083c6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80083b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	695b      	ldr	r3, [r3, #20]
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	699b      	ldr	r3, [r3, #24]
 80083c0:	693a      	ldr	r2, [r7, #16]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	693a      	ldr	r2, [r7, #16]
 80083ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	685a      	ldr	r2, [r3, #4]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	697a      	ldr	r2, [r7, #20]
 80083de:	621a      	str	r2, [r3, #32]
}
 80083e0:	bf00      	nop
 80083e2:	371c      	adds	r7, #28
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr
 80083ec:	fffeff8f 	.word	0xfffeff8f
 80083f0:	40010000 	.word	0x40010000
 80083f4:	40010400 	.word	0x40010400

080083f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b087      	sub	sp, #28
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
 8008400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a1b      	ldr	r3, [r3, #32]
 8008406:	f023 0210 	bic.w	r2, r3, #16
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6a1b      	ldr	r3, [r3, #32]
 8008412:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	699b      	ldr	r3, [r3, #24]
 800841e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	4b2e      	ldr	r3, [pc, #184]	@ (80084dc <TIM_OC2_SetConfig+0xe4>)
 8008424:	4013      	ands	r3, r2
 8008426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800842e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	021b      	lsls	r3, r3, #8
 8008436:	68fa      	ldr	r2, [r7, #12]
 8008438:	4313      	orrs	r3, r2
 800843a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	f023 0320 	bic.w	r3, r3, #32
 8008442:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	011b      	lsls	r3, r3, #4
 800844a:	697a      	ldr	r2, [r7, #20]
 800844c:	4313      	orrs	r3, r2
 800844e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	4a23      	ldr	r2, [pc, #140]	@ (80084e0 <TIM_OC2_SetConfig+0xe8>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d003      	beq.n	8008460 <TIM_OC2_SetConfig+0x68>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	4a22      	ldr	r2, [pc, #136]	@ (80084e4 <TIM_OC2_SetConfig+0xec>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d10d      	bne.n	800847c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008466:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	68db      	ldr	r3, [r3, #12]
 800846c:	011b      	lsls	r3, r3, #4
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	4313      	orrs	r3, r2
 8008472:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800847a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a18      	ldr	r2, [pc, #96]	@ (80084e0 <TIM_OC2_SetConfig+0xe8>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d003      	beq.n	800848c <TIM_OC2_SetConfig+0x94>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	4a17      	ldr	r2, [pc, #92]	@ (80084e4 <TIM_OC2_SetConfig+0xec>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d113      	bne.n	80084b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008492:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800849a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	695b      	ldr	r3, [r3, #20]
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	699b      	ldr	r3, [r3, #24]
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	693a      	ldr	r2, [r7, #16]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	68fa      	ldr	r2, [r7, #12]
 80084be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	685a      	ldr	r2, [r3, #4]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	697a      	ldr	r2, [r7, #20]
 80084cc:	621a      	str	r2, [r3, #32]
}
 80084ce:	bf00      	nop
 80084d0:	371c      	adds	r7, #28
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr
 80084da:	bf00      	nop
 80084dc:	feff8fff 	.word	0xfeff8fff
 80084e0:	40010000 	.word	0x40010000
 80084e4:	40010400 	.word	0x40010400

080084e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b087      	sub	sp, #28
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6a1b      	ldr	r3, [r3, #32]
 80084f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	69db      	ldr	r3, [r3, #28]
 800850e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	4b2d      	ldr	r3, [pc, #180]	@ (80085c8 <TIM_OC3_SetConfig+0xe0>)
 8008514:	4013      	ands	r3, r2
 8008516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 0303 	bic.w	r3, r3, #3
 800851e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	4313      	orrs	r3, r2
 8008528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	021b      	lsls	r3, r3, #8
 8008538:	697a      	ldr	r2, [r7, #20]
 800853a:	4313      	orrs	r3, r2
 800853c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a22      	ldr	r2, [pc, #136]	@ (80085cc <TIM_OC3_SetConfig+0xe4>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d003      	beq.n	800854e <TIM_OC3_SetConfig+0x66>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	4a21      	ldr	r2, [pc, #132]	@ (80085d0 <TIM_OC3_SetConfig+0xe8>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d10d      	bne.n	800856a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008554:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	68db      	ldr	r3, [r3, #12]
 800855a:	021b      	lsls	r3, r3, #8
 800855c:	697a      	ldr	r2, [r7, #20]
 800855e:	4313      	orrs	r3, r2
 8008560:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008568:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a17      	ldr	r2, [pc, #92]	@ (80085cc <TIM_OC3_SetConfig+0xe4>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d003      	beq.n	800857a <TIM_OC3_SetConfig+0x92>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a16      	ldr	r2, [pc, #88]	@ (80085d0 <TIM_OC3_SetConfig+0xe8>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d113      	bne.n	80085a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008580:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008588:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	011b      	lsls	r3, r3, #4
 8008590:	693a      	ldr	r2, [r7, #16]
 8008592:	4313      	orrs	r3, r2
 8008594:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	011b      	lsls	r3, r3, #4
 800859c:	693a      	ldr	r2, [r7, #16]
 800859e:	4313      	orrs	r3, r2
 80085a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	693a      	ldr	r2, [r7, #16]
 80085a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	68fa      	ldr	r2, [r7, #12]
 80085ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	685a      	ldr	r2, [r3, #4]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	697a      	ldr	r2, [r7, #20]
 80085ba:	621a      	str	r2, [r3, #32]
}
 80085bc:	bf00      	nop
 80085be:	371c      	adds	r7, #28
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr
 80085c8:	fffeff8f 	.word	0xfffeff8f
 80085cc:	40010000 	.word	0x40010000
 80085d0:	40010400 	.word	0x40010400

080085d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b087      	sub	sp, #28
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6a1b      	ldr	r3, [r3, #32]
 80085e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6a1b      	ldr	r3, [r3, #32]
 80085ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	69db      	ldr	r3, [r3, #28]
 80085fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80085fc:	68fa      	ldr	r2, [r7, #12]
 80085fe:	4b1e      	ldr	r3, [pc, #120]	@ (8008678 <TIM_OC4_SetConfig+0xa4>)
 8008600:	4013      	ands	r3, r2
 8008602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800860a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	021b      	lsls	r3, r3, #8
 8008612:	68fa      	ldr	r2, [r7, #12]
 8008614:	4313      	orrs	r3, r2
 8008616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800861e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	031b      	lsls	r3, r3, #12
 8008626:	693a      	ldr	r2, [r7, #16]
 8008628:	4313      	orrs	r3, r2
 800862a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	4a13      	ldr	r2, [pc, #76]	@ (800867c <TIM_OC4_SetConfig+0xa8>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d003      	beq.n	800863c <TIM_OC4_SetConfig+0x68>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	4a12      	ldr	r2, [pc, #72]	@ (8008680 <TIM_OC4_SetConfig+0xac>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d109      	bne.n	8008650 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008642:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	695b      	ldr	r3, [r3, #20]
 8008648:	019b      	lsls	r3, r3, #6
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	4313      	orrs	r3, r2
 800864e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	697a      	ldr	r2, [r7, #20]
 8008654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	685a      	ldr	r2, [r3, #4]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	693a      	ldr	r2, [r7, #16]
 8008668:	621a      	str	r2, [r3, #32]
}
 800866a:	bf00      	nop
 800866c:	371c      	adds	r7, #28
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	feff8fff 	.word	0xfeff8fff
 800867c:	40010000 	.word	0x40010000
 8008680:	40010400 	.word	0x40010400

08008684 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008684:	b480      	push	{r7}
 8008686:	b087      	sub	sp, #28
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6a1b      	ldr	r3, [r3, #32]
 8008692:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a1b      	ldr	r3, [r3, #32]
 800869e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80086ac:	68fa      	ldr	r2, [r7, #12]
 80086ae:	4b1b      	ldr	r3, [pc, #108]	@ (800871c <TIM_OC5_SetConfig+0x98>)
 80086b0:	4013      	ands	r3, r2
 80086b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	68fa      	ldr	r2, [r7, #12]
 80086ba:	4313      	orrs	r3, r2
 80086bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80086c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	041b      	lsls	r3, r3, #16
 80086cc:	693a      	ldr	r2, [r7, #16]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	4a12      	ldr	r2, [pc, #72]	@ (8008720 <TIM_OC5_SetConfig+0x9c>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d003      	beq.n	80086e2 <TIM_OC5_SetConfig+0x5e>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4a11      	ldr	r2, [pc, #68]	@ (8008724 <TIM_OC5_SetConfig+0xa0>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d109      	bne.n	80086f6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	695b      	ldr	r3, [r3, #20]
 80086ee:	021b      	lsls	r3, r3, #8
 80086f0:	697a      	ldr	r2, [r7, #20]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	697a      	ldr	r2, [r7, #20]
 80086fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	685a      	ldr	r2, [r3, #4]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	693a      	ldr	r2, [r7, #16]
 800870e:	621a      	str	r2, [r3, #32]
}
 8008710:	bf00      	nop
 8008712:	371c      	adds	r7, #28
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr
 800871c:	fffeff8f 	.word	0xfffeff8f
 8008720:	40010000 	.word	0x40010000
 8008724:	40010400 	.word	0x40010400

08008728 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008728:	b480      	push	{r7}
 800872a:	b087      	sub	sp, #28
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6a1b      	ldr	r3, [r3, #32]
 8008736:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6a1b      	ldr	r3, [r3, #32]
 8008742:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800874e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008750:	68fa      	ldr	r2, [r7, #12]
 8008752:	4b1c      	ldr	r3, [pc, #112]	@ (80087c4 <TIM_OC6_SetConfig+0x9c>)
 8008754:	4013      	ands	r3, r2
 8008756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	021b      	lsls	r3, r3, #8
 800875e:	68fa      	ldr	r2, [r7, #12]
 8008760:	4313      	orrs	r3, r2
 8008762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800876a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	051b      	lsls	r3, r3, #20
 8008772:	693a      	ldr	r2, [r7, #16]
 8008774:	4313      	orrs	r3, r2
 8008776:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4a13      	ldr	r2, [pc, #76]	@ (80087c8 <TIM_OC6_SetConfig+0xa0>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d003      	beq.n	8008788 <TIM_OC6_SetConfig+0x60>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a12      	ldr	r2, [pc, #72]	@ (80087cc <TIM_OC6_SetConfig+0xa4>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d109      	bne.n	800879c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800878e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	695b      	ldr	r3, [r3, #20]
 8008794:	029b      	lsls	r3, r3, #10
 8008796:	697a      	ldr	r2, [r7, #20]
 8008798:	4313      	orrs	r3, r2
 800879a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	697a      	ldr	r2, [r7, #20]
 80087a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	685a      	ldr	r2, [r3, #4]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	621a      	str	r2, [r3, #32]
}
 80087b6:	bf00      	nop
 80087b8:	371c      	adds	r7, #28
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop
 80087c4:	feff8fff 	.word	0xfeff8fff
 80087c8:	40010000 	.word	0x40010000
 80087cc:	40010400 	.word	0x40010400

080087d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b087      	sub	sp, #28
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	6a1b      	ldr	r3, [r3, #32]
 80087e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6a1b      	ldr	r3, [r3, #32]
 80087e6:	f023 0201 	bic.w	r2, r3, #1
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	699b      	ldr	r3, [r3, #24]
 80087f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80087fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	011b      	lsls	r3, r3, #4
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	4313      	orrs	r3, r2
 8008804:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	f023 030a 	bic.w	r3, r3, #10
 800880c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800880e:	697a      	ldr	r2, [r7, #20]
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	4313      	orrs	r3, r2
 8008814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	693a      	ldr	r2, [r7, #16]
 800881a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	621a      	str	r2, [r3, #32]
}
 8008822:	bf00      	nop
 8008824:	371c      	adds	r7, #28
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr

0800882e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800882e:	b480      	push	{r7}
 8008830:	b087      	sub	sp, #28
 8008832:	af00      	add	r7, sp, #0
 8008834:	60f8      	str	r0, [r7, #12]
 8008836:	60b9      	str	r1, [r7, #8]
 8008838:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	6a1b      	ldr	r3, [r3, #32]
 800883e:	f023 0210 	bic.w	r2, r3, #16
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6a1b      	ldr	r3, [r3, #32]
 8008850:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008858:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	031b      	lsls	r3, r3, #12
 800885e:	697a      	ldr	r2, [r7, #20]
 8008860:	4313      	orrs	r3, r2
 8008862:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800886a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	011b      	lsls	r3, r3, #4
 8008870:	693a      	ldr	r2, [r7, #16]
 8008872:	4313      	orrs	r3, r2
 8008874:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	697a      	ldr	r2, [r7, #20]
 800887a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	621a      	str	r2, [r3, #32]
}
 8008882:	bf00      	nop
 8008884:	371c      	adds	r7, #28
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr

0800888e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800888e:	b480      	push	{r7}
 8008890:	b085      	sub	sp, #20
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
 8008896:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80088a6:	683a      	ldr	r2, [r7, #0]
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	f043 0307 	orr.w	r3, r3, #7
 80088b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	68fa      	ldr	r2, [r7, #12]
 80088b6:	609a      	str	r2, [r3, #8]
}
 80088b8:	bf00      	nop
 80088ba:	3714      	adds	r7, #20
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr

080088c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b087      	sub	sp, #28
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	60f8      	str	r0, [r7, #12]
 80088cc:	60b9      	str	r1, [r7, #8]
 80088ce:	607a      	str	r2, [r7, #4]
 80088d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80088de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	021a      	lsls	r2, r3, #8
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	431a      	orrs	r2, r3
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	697a      	ldr	r2, [r7, #20]
 80088ee:	4313      	orrs	r3, r2
 80088f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	697a      	ldr	r2, [r7, #20]
 80088f6:	609a      	str	r2, [r3, #8]
}
 80088f8:	bf00      	nop
 80088fa:	371c      	adds	r7, #28
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr

08008904 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008904:	b480      	push	{r7}
 8008906:	b087      	sub	sp, #28
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	60b9      	str	r1, [r7, #8]
 800890e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	f003 031f 	and.w	r3, r3, #31
 8008916:	2201      	movs	r2, #1
 8008918:	fa02 f303 	lsl.w	r3, r2, r3
 800891c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	6a1a      	ldr	r2, [r3, #32]
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	43db      	mvns	r3, r3
 8008926:	401a      	ands	r2, r3
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6a1a      	ldr	r2, [r3, #32]
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	f003 031f 	and.w	r3, r3, #31
 8008936:	6879      	ldr	r1, [r7, #4]
 8008938:	fa01 f303 	lsl.w	r3, r1, r3
 800893c:	431a      	orrs	r2, r3
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	621a      	str	r2, [r3, #32]
}
 8008942:	bf00      	nop
 8008944:	371c      	adds	r7, #28
 8008946:	46bd      	mov	sp, r7
 8008948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894c:	4770      	bx	lr
	...

08008950 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008960:	2b01      	cmp	r3, #1
 8008962:	d101      	bne.n	8008968 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008964:	2302      	movs	r3, #2
 8008966:	e06d      	b.n	8008a44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2201      	movs	r2, #1
 800896c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2202      	movs	r2, #2
 8008974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a30      	ldr	r2, [pc, #192]	@ (8008a50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d004      	beq.n	800899c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a2f      	ldr	r2, [pc, #188]	@ (8008a54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d108      	bne.n	80089ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80089a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	68fa      	ldr	r2, [r7, #12]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	68fa      	ldr	r2, [r7, #12]
 80089bc:	4313      	orrs	r3, r2
 80089be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68fa      	ldr	r2, [r7, #12]
 80089c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a20      	ldr	r2, [pc, #128]	@ (8008a50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d022      	beq.n	8008a18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089da:	d01d      	beq.n	8008a18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a1d      	ldr	r2, [pc, #116]	@ (8008a58 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d018      	beq.n	8008a18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a1c      	ldr	r2, [pc, #112]	@ (8008a5c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d013      	beq.n	8008a18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a1a      	ldr	r2, [pc, #104]	@ (8008a60 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d00e      	beq.n	8008a18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a15      	ldr	r2, [pc, #84]	@ (8008a54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d009      	beq.n	8008a18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a16      	ldr	r2, [pc, #88]	@ (8008a64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d004      	beq.n	8008a18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a15      	ldr	r2, [pc, #84]	@ (8008a68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d10c      	bne.n	8008a32 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	689b      	ldr	r3, [r3, #8]
 8008a24:	68ba      	ldr	r2, [r7, #8]
 8008a26:	4313      	orrs	r3, r2
 8008a28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68ba      	ldr	r2, [r7, #8]
 8008a30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2201      	movs	r2, #1
 8008a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3714      	adds	r7, #20
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr
 8008a50:	40010000 	.word	0x40010000
 8008a54:	40010400 	.word	0x40010400
 8008a58:	40000400 	.word	0x40000400
 8008a5c:	40000800 	.word	0x40000800
 8008a60:	40000c00 	.word	0x40000c00
 8008a64:	40014000 	.word	0x40014000
 8008a68:	40001800 	.word	0x40001800

08008a6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008a74:	bf00      	nop
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b082      	sub	sp, #8
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d101      	bne.n	8008aba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e040      	b.n	8008b3c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d106      	bne.n	8008ad0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7fb fac6 	bl	800405c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2224      	movs	r2, #36	@ 0x24
 8008ad4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f022 0201 	bic.w	r2, r2, #1
 8008ae4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 fc66 	bl	80093b8 <UART_SetConfig>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d101      	bne.n	8008af6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008af2:	2301      	movs	r3, #1
 8008af4:	e022      	b.n	8008b3c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d002      	beq.n	8008b04 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 febe 	bl	8009880 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	689a      	ldr	r2, [r3, #8]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f042 0201 	orr.w	r2, r2, #1
 8008b32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 ff45 	bl	80099c4 <UART_CheckIdleState>
 8008b3a:	4603      	mov	r3, r0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3708      	adds	r7, #8
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b08a      	sub	sp, #40	@ 0x28
 8008b48:	af02      	add	r7, sp, #8
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	603b      	str	r3, [r7, #0]
 8008b50:	4613      	mov	r3, r2
 8008b52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b58:	2b20      	cmp	r3, #32
 8008b5a:	d171      	bne.n	8008c40 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d002      	beq.n	8008b68 <HAL_UART_Transmit+0x24>
 8008b62:	88fb      	ldrh	r3, [r7, #6]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d101      	bne.n	8008b6c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008b68:	2301      	movs	r3, #1
 8008b6a:	e06a      	b.n	8008c42 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2221      	movs	r2, #33	@ 0x21
 8008b78:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008b7a:	f7fb fd97 	bl	80046ac <HAL_GetTick>
 8008b7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	88fa      	ldrh	r2, [r7, #6]
 8008b84:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	88fa      	ldrh	r2, [r7, #6]
 8008b8c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b98:	d108      	bne.n	8008bac <HAL_UART_Transmit+0x68>
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	691b      	ldr	r3, [r3, #16]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d104      	bne.n	8008bac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	61bb      	str	r3, [r7, #24]
 8008baa:	e003      	b.n	8008bb4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008bb4:	e02c      	b.n	8008c10 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	9300      	str	r3, [sp, #0]
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	2180      	movs	r1, #128	@ 0x80
 8008bc0:	68f8      	ldr	r0, [r7, #12]
 8008bc2:	f000 ff36 	bl	8009a32 <UART_WaitOnFlagUntilTimeout>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d001      	beq.n	8008bd0 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8008bcc:	2303      	movs	r3, #3
 8008bce:	e038      	b.n	8008c42 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8008bd0:	69fb      	ldr	r3, [r7, #28]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d10b      	bne.n	8008bee <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008bd6:	69bb      	ldr	r3, [r7, #24]
 8008bd8:	881b      	ldrh	r3, [r3, #0]
 8008bda:	461a      	mov	r2, r3
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008be4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	3302      	adds	r3, #2
 8008bea:	61bb      	str	r3, [r7, #24]
 8008bec:	e007      	b.n	8008bfe <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	781a      	ldrb	r2, [r3, #0]
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008bf8:	69fb      	ldr	r3, [r7, #28]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	3b01      	subs	r3, #1
 8008c08:	b29a      	uxth	r2, r3
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1cc      	bne.n	8008bb6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	9300      	str	r3, [sp, #0]
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	2200      	movs	r2, #0
 8008c24:	2140      	movs	r1, #64	@ 0x40
 8008c26:	68f8      	ldr	r0, [r7, #12]
 8008c28:	f000 ff03 	bl	8009a32 <UART_WaitOnFlagUntilTimeout>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d001      	beq.n	8008c36 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8008c32:	2303      	movs	r3, #3
 8008c34:	e005      	b.n	8008c42 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2220      	movs	r2, #32
 8008c3a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	e000      	b.n	8008c42 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8008c40:	2302      	movs	r3, #2
  }
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3720      	adds	r7, #32
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c4a:	b580      	push	{r7, lr}
 8008c4c:	b08a      	sub	sp, #40	@ 0x28
 8008c4e:	af02      	add	r7, sp, #8
 8008c50:	60f8      	str	r0, [r7, #12]
 8008c52:	60b9      	str	r1, [r7, #8]
 8008c54:	603b      	str	r3, [r7, #0]
 8008c56:	4613      	mov	r3, r2
 8008c58:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c60:	2b20      	cmp	r3, #32
 8008c62:	f040 80b1 	bne.w	8008dc8 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d002      	beq.n	8008c72 <HAL_UART_Receive+0x28>
 8008c6c:	88fb      	ldrh	r3, [r7, #6]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d101      	bne.n	8008c76 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	e0a9      	b.n	8008dca <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2222      	movs	r2, #34	@ 0x22
 8008c82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008c8c:	f7fb fd0e 	bl	80046ac <HAL_GetTick>
 8008c90:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	88fa      	ldrh	r2, [r7, #6]
 8008c96:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	88fa      	ldrh	r2, [r7, #6]
 8008c9e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	689b      	ldr	r3, [r3, #8]
 8008ca6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008caa:	d10e      	bne.n	8008cca <HAL_UART_Receive+0x80>
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d105      	bne.n	8008cc0 <HAL_UART_Receive+0x76>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008cba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008cbe:	e02d      	b.n	8008d1c <HAL_UART_Receive+0xd2>
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	22ff      	movs	r2, #255	@ 0xff
 8008cc4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008cc8:	e028      	b.n	8008d1c <HAL_UART_Receive+0xd2>
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d10d      	bne.n	8008cee <HAL_UART_Receive+0xa4>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d104      	bne.n	8008ce4 <HAL_UART_Receive+0x9a>
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	22ff      	movs	r2, #255	@ 0xff
 8008cde:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008ce2:	e01b      	b.n	8008d1c <HAL_UART_Receive+0xd2>
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	227f      	movs	r2, #127	@ 0x7f
 8008ce8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008cec:	e016      	b.n	8008d1c <HAL_UART_Receive+0xd2>
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cf6:	d10d      	bne.n	8008d14 <HAL_UART_Receive+0xca>
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	691b      	ldr	r3, [r3, #16]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d104      	bne.n	8008d0a <HAL_UART_Receive+0xc0>
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	227f      	movs	r2, #127	@ 0x7f
 8008d04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008d08:	e008      	b.n	8008d1c <HAL_UART_Receive+0xd2>
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	223f      	movs	r2, #63	@ 0x3f
 8008d0e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008d12:	e003      	b.n	8008d1c <HAL_UART_Receive+0xd2>
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2200      	movs	r2, #0
 8008d18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d22:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d2c:	d108      	bne.n	8008d40 <HAL_UART_Receive+0xf6>
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	691b      	ldr	r3, [r3, #16]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d104      	bne.n	8008d40 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8008d36:	2300      	movs	r3, #0
 8008d38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	61bb      	str	r3, [r7, #24]
 8008d3e:	e003      	b.n	8008d48 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d44:	2300      	movs	r3, #0
 8008d46:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008d48:	e032      	b.n	8008db0 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	9300      	str	r3, [sp, #0]
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	2200      	movs	r2, #0
 8008d52:	2120      	movs	r1, #32
 8008d54:	68f8      	ldr	r0, [r7, #12]
 8008d56:	f000 fe6c 	bl	8009a32 <UART_WaitOnFlagUntilTimeout>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d001      	beq.n	8008d64 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8008d60:	2303      	movs	r3, #3
 8008d62:	e032      	b.n	8008dca <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8008d64:	69fb      	ldr	r3, [r7, #28]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d10c      	bne.n	8008d84 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	8a7b      	ldrh	r3, [r7, #18]
 8008d74:	4013      	ands	r3, r2
 8008d76:	b29a      	uxth	r2, r3
 8008d78:	69bb      	ldr	r3, [r7, #24]
 8008d7a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008d7c:	69bb      	ldr	r3, [r7, #24]
 8008d7e:	3302      	adds	r3, #2
 8008d80:	61bb      	str	r3, [r7, #24]
 8008d82:	e00c      	b.n	8008d9e <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d8a:	b2da      	uxtb	r2, r3
 8008d8c:	8a7b      	ldrh	r3, [r7, #18]
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	4013      	ands	r3, r2
 8008d92:	b2da      	uxtb	r2, r3
 8008d94:	69fb      	ldr	r3, [r7, #28]
 8008d96:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008d98:	69fb      	ldr	r3, [r7, #28]
 8008d9a:	3301      	adds	r3, #1
 8008d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	3b01      	subs	r3, #1
 8008da8:	b29a      	uxth	r2, r3
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008db6:	b29b      	uxth	r3, r3
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1c6      	bne.n	8008d4a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2220      	movs	r2, #32
 8008dc0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	e000      	b.n	8008dca <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8008dc8:	2302      	movs	r3, #2
  }
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3720      	adds	r7, #32
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}
	...

08008dd4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b0ba      	sub	sp, #232	@ 0xe8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	69db      	ldr	r3, [r3, #28]
 8008de2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008dfa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008dfe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008e02:	4013      	ands	r3, r2
 8008e04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008e08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d115      	bne.n	8008e3c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008e10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e14:	f003 0320 	and.w	r3, r3, #32
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d00f      	beq.n	8008e3c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e20:	f003 0320 	and.w	r3, r3, #32
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d009      	beq.n	8008e3c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f000 8297 	beq.w	8009360 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	4798      	blx	r3
      }
      return;
 8008e3a:	e291      	b.n	8009360 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008e3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	f000 8117 	beq.w	8009074 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008e46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e4a:	f003 0301 	and.w	r3, r3, #1
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d106      	bne.n	8008e60 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008e52:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008e56:	4b85      	ldr	r3, [pc, #532]	@ (800906c <HAL_UART_IRQHandler+0x298>)
 8008e58:	4013      	ands	r3, r2
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	f000 810a 	beq.w	8009074 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e64:	f003 0301 	and.w	r3, r3, #1
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d011      	beq.n	8008e90 <HAL_UART_IRQHandler+0xbc>
 8008e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d00b      	beq.n	8008e90 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	2201      	movs	r2, #1
 8008e7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e86:	f043 0201 	orr.w	r2, r3, #1
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e94:	f003 0302 	and.w	r3, r3, #2
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d011      	beq.n	8008ec0 <HAL_UART_IRQHandler+0xec>
 8008e9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d00b      	beq.n	8008ec0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2202      	movs	r2, #2
 8008eae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008eb6:	f043 0204 	orr.w	r2, r3, #4
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ec4:	f003 0304 	and.w	r3, r3, #4
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d011      	beq.n	8008ef0 <HAL_UART_IRQHandler+0x11c>
 8008ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ed0:	f003 0301 	and.w	r3, r3, #1
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d00b      	beq.n	8008ef0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	2204      	movs	r2, #4
 8008ede:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ee6:	f043 0202 	orr.w	r2, r3, #2
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ef4:	f003 0308 	and.w	r3, r3, #8
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d017      	beq.n	8008f2c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f00:	f003 0320 	and.w	r3, r3, #32
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d105      	bne.n	8008f14 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008f08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f0c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d00b      	beq.n	8008f2c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2208      	movs	r2, #8
 8008f1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f22:	f043 0208 	orr.w	r2, r3, #8
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d012      	beq.n	8008f5e <HAL_UART_IRQHandler+0x18a>
 8008f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f3c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00c      	beq.n	8008f5e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008f4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f54:	f043 0220 	orr.w	r2, r3, #32
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f000 81fd 	beq.w	8009364 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f6e:	f003 0320 	and.w	r3, r3, #32
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d00d      	beq.n	8008f92 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008f76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f7a:	f003 0320 	and.w	r3, r3, #32
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d007      	beq.n	8008f92 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d003      	beq.n	8008f92 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fa6:	2b40      	cmp	r3, #64	@ 0x40
 8008fa8:	d005      	beq.n	8008fb6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008faa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008fae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d04f      	beq.n	8009056 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 fe01 	bl	8009bbe <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fc6:	2b40      	cmp	r3, #64	@ 0x40
 8008fc8:	d141      	bne.n	800904e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	3308      	adds	r3, #8
 8008fd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008fd8:	e853 3f00 	ldrex	r3, [r3]
 8008fdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008fe0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008fe4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fe8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	3308      	adds	r3, #8
 8008ff2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008ff6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008ffa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ffe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009002:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009006:	e841 2300 	strex	r3, r2, [r1]
 800900a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800900e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009012:	2b00      	cmp	r3, #0
 8009014:	d1d9      	bne.n	8008fca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800901a:	2b00      	cmp	r3, #0
 800901c:	d013      	beq.n	8009046 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009022:	4a13      	ldr	r2, [pc, #76]	@ (8009070 <HAL_UART_IRQHandler+0x29c>)
 8009024:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800902a:	4618      	mov	r0, r3
 800902c:	f7fb fdda 	bl	8004be4 <HAL_DMA_Abort_IT>
 8009030:	4603      	mov	r3, r0
 8009032:	2b00      	cmp	r3, #0
 8009034:	d017      	beq.n	8009066 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800903a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009040:	4610      	mov	r0, r2
 8009042:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009044:	e00f      	b.n	8009066 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 f9a0 	bl	800938c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800904c:	e00b      	b.n	8009066 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f99c 	bl	800938c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009054:	e007      	b.n	8009066 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f000 f998 	bl	800938c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2200      	movs	r2, #0
 8009060:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8009064:	e17e      	b.n	8009364 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009066:	bf00      	nop
    return;
 8009068:	e17c      	b.n	8009364 <HAL_UART_IRQHandler+0x590>
 800906a:	bf00      	nop
 800906c:	04000120 	.word	0x04000120
 8009070:	08009c87 	.word	0x08009c87

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009078:	2b01      	cmp	r3, #1
 800907a:	f040 814c 	bne.w	8009316 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800907e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009082:	f003 0310 	and.w	r3, r3, #16
 8009086:	2b00      	cmp	r3, #0
 8009088:	f000 8145 	beq.w	8009316 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800908c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009090:	f003 0310 	and.w	r3, r3, #16
 8009094:	2b00      	cmp	r3, #0
 8009096:	f000 813e 	beq.w	8009316 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2210      	movs	r2, #16
 80090a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090ac:	2b40      	cmp	r3, #64	@ 0x40
 80090ae:	f040 80b6 	bne.w	800921e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80090be:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	f000 8150 	beq.w	8009368 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80090ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80090d2:	429a      	cmp	r2, r3
 80090d4:	f080 8148 	bcs.w	8009368 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80090de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090e6:	69db      	ldr	r3, [r3, #28]
 80090e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090ec:	f000 8086 	beq.w	80091fc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80090fc:	e853 3f00 	ldrex	r3, [r3]
 8009100:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009104:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009108:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800910c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	461a      	mov	r2, r3
 8009116:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800911a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800911e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009122:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009126:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800912a:	e841 2300 	strex	r3, r2, [r1]
 800912e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009132:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009136:	2b00      	cmp	r3, #0
 8009138:	d1da      	bne.n	80090f0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	3308      	adds	r3, #8
 8009140:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009142:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009144:	e853 3f00 	ldrex	r3, [r3]
 8009148:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800914a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800914c:	f023 0301 	bic.w	r3, r3, #1
 8009150:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	3308      	adds	r3, #8
 800915a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800915e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009162:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009164:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009166:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800916a:	e841 2300 	strex	r3, r2, [r1]
 800916e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009170:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009172:	2b00      	cmp	r3, #0
 8009174:	d1e1      	bne.n	800913a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3308      	adds	r3, #8
 800917c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009180:	e853 3f00 	ldrex	r3, [r3]
 8009184:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009188:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800918c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	3308      	adds	r3, #8
 8009196:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800919a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800919c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800919e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80091a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80091a2:	e841 2300 	strex	r3, r2, [r1]
 80091a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80091a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1e3      	bne.n	8009176 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2220      	movs	r2, #32
 80091b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2200      	movs	r2, #0
 80091ba:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091c4:	e853 3f00 	ldrex	r3, [r3]
 80091c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80091ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091cc:	f023 0310 	bic.w	r3, r3, #16
 80091d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	461a      	mov	r2, r3
 80091da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80091e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80091e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80091e6:	e841 2300 	strex	r3, r2, [r1]
 80091ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80091ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1e4      	bne.n	80091bc <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7fb fc84 	bl	8004b04 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2202      	movs	r2, #2
 8009200:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800920e:	b29b      	uxth	r3, r3
 8009210:	1ad3      	subs	r3, r2, r3
 8009212:	b29b      	uxth	r3, r3
 8009214:	4619      	mov	r1, r3
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f000 f8c2 	bl	80093a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800921c:	e0a4      	b.n	8009368 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800922a:	b29b      	uxth	r3, r3
 800922c:	1ad3      	subs	r3, r2, r3
 800922e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009238:	b29b      	uxth	r3, r3
 800923a:	2b00      	cmp	r3, #0
 800923c:	f000 8096 	beq.w	800936c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8009240:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009244:	2b00      	cmp	r3, #0
 8009246:	f000 8091 	beq.w	800936c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009252:	e853 3f00 	ldrex	r3, [r3]
 8009256:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800925a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800925e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	461a      	mov	r2, r3
 8009268:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800926c:	647b      	str	r3, [r7, #68]	@ 0x44
 800926e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009270:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009272:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009274:	e841 2300 	strex	r3, r2, [r1]
 8009278:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800927a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800927c:	2b00      	cmp	r3, #0
 800927e:	d1e4      	bne.n	800924a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	3308      	adds	r3, #8
 8009286:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800928a:	e853 3f00 	ldrex	r3, [r3]
 800928e:	623b      	str	r3, [r7, #32]
   return(result);
 8009290:	6a3b      	ldr	r3, [r7, #32]
 8009292:	f023 0301 	bic.w	r3, r3, #1
 8009296:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	3308      	adds	r3, #8
 80092a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80092a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80092a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092ac:	e841 2300 	strex	r3, r2, [r1]
 80092b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d1e3      	bne.n	8009280 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2220      	movs	r2, #32
 80092bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2200      	movs	r2, #0
 80092ca:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	e853 3f00 	ldrex	r3, [r3]
 80092d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f023 0310 	bic.w	r3, r3, #16
 80092e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	461a      	mov	r2, r3
 80092ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80092ee:	61fb      	str	r3, [r7, #28]
 80092f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f2:	69b9      	ldr	r1, [r7, #24]
 80092f4:	69fa      	ldr	r2, [r7, #28]
 80092f6:	e841 2300 	strex	r3, r2, [r1]
 80092fa:	617b      	str	r3, [r7, #20]
   return(result);
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d1e4      	bne.n	80092cc <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2202      	movs	r2, #2
 8009306:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009308:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800930c:	4619      	mov	r1, r3
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 f846 	bl	80093a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009314:	e02a      	b.n	800936c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800931a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00e      	beq.n	8009340 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800932a:	2b00      	cmp	r3, #0
 800932c:	d008      	beq.n	8009340 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009332:	2b00      	cmp	r3, #0
 8009334:	d01c      	beq.n	8009370 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	4798      	blx	r3
    }
    return;
 800933e:	e017      	b.n	8009370 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009340:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009348:	2b00      	cmp	r3, #0
 800934a:	d012      	beq.n	8009372 <HAL_UART_IRQHandler+0x59e>
 800934c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009354:	2b00      	cmp	r3, #0
 8009356:	d00c      	beq.n	8009372 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f000 fcaa 	bl	8009cb2 <UART_EndTransmit_IT>
    return;
 800935e:	e008      	b.n	8009372 <HAL_UART_IRQHandler+0x59e>
      return;
 8009360:	bf00      	nop
 8009362:	e006      	b.n	8009372 <HAL_UART_IRQHandler+0x59e>
    return;
 8009364:	bf00      	nop
 8009366:	e004      	b.n	8009372 <HAL_UART_IRQHandler+0x59e>
      return;
 8009368:	bf00      	nop
 800936a:	e002      	b.n	8009372 <HAL_UART_IRQHandler+0x59e>
      return;
 800936c:	bf00      	nop
 800936e:	e000      	b.n	8009372 <HAL_UART_IRQHandler+0x59e>
    return;
 8009370:	bf00      	nop
  }

}
 8009372:	37e8      	adds	r7, #232	@ 0xe8
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009380:	bf00      	nop
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	460b      	mov	r3, r1
 80093aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80093ac:	bf00      	nop
 80093ae:	370c      	adds	r7, #12
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr

080093b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b088      	sub	sp, #32
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80093c0:	2300      	movs	r3, #0
 80093c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	689a      	ldr	r2, [r3, #8]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	691b      	ldr	r3, [r3, #16]
 80093cc:	431a      	orrs	r2, r3
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	695b      	ldr	r3, [r3, #20]
 80093d2:	431a      	orrs	r2, r3
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	69db      	ldr	r3, [r3, #28]
 80093d8:	4313      	orrs	r3, r2
 80093da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	681a      	ldr	r2, [r3, #0]
 80093e2:	4ba6      	ldr	r3, [pc, #664]	@ (800967c <UART_SetConfig+0x2c4>)
 80093e4:	4013      	ands	r3, r2
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	6812      	ldr	r2, [r2, #0]
 80093ea:	6979      	ldr	r1, [r7, #20]
 80093ec:	430b      	orrs	r3, r1
 80093ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	68da      	ldr	r2, [r3, #12]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	430a      	orrs	r2, r1
 8009404:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	699b      	ldr	r3, [r3, #24]
 800940a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6a1b      	ldr	r3, [r3, #32]
 8009410:	697a      	ldr	r2, [r7, #20]
 8009412:	4313      	orrs	r3, r2
 8009414:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	697a      	ldr	r2, [r7, #20]
 8009426:	430a      	orrs	r2, r1
 8009428:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4a94      	ldr	r2, [pc, #592]	@ (8009680 <UART_SetConfig+0x2c8>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d120      	bne.n	8009476 <UART_SetConfig+0xbe>
 8009434:	4b93      	ldr	r3, [pc, #588]	@ (8009684 <UART_SetConfig+0x2cc>)
 8009436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800943a:	f003 0303 	and.w	r3, r3, #3
 800943e:	2b03      	cmp	r3, #3
 8009440:	d816      	bhi.n	8009470 <UART_SetConfig+0xb8>
 8009442:	a201      	add	r2, pc, #4	@ (adr r2, 8009448 <UART_SetConfig+0x90>)
 8009444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009448:	08009459 	.word	0x08009459
 800944c:	08009465 	.word	0x08009465
 8009450:	0800945f 	.word	0x0800945f
 8009454:	0800946b 	.word	0x0800946b
 8009458:	2301      	movs	r3, #1
 800945a:	77fb      	strb	r3, [r7, #31]
 800945c:	e150      	b.n	8009700 <UART_SetConfig+0x348>
 800945e:	2302      	movs	r3, #2
 8009460:	77fb      	strb	r3, [r7, #31]
 8009462:	e14d      	b.n	8009700 <UART_SetConfig+0x348>
 8009464:	2304      	movs	r3, #4
 8009466:	77fb      	strb	r3, [r7, #31]
 8009468:	e14a      	b.n	8009700 <UART_SetConfig+0x348>
 800946a:	2308      	movs	r3, #8
 800946c:	77fb      	strb	r3, [r7, #31]
 800946e:	e147      	b.n	8009700 <UART_SetConfig+0x348>
 8009470:	2310      	movs	r3, #16
 8009472:	77fb      	strb	r3, [r7, #31]
 8009474:	e144      	b.n	8009700 <UART_SetConfig+0x348>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a83      	ldr	r2, [pc, #524]	@ (8009688 <UART_SetConfig+0x2d0>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d132      	bne.n	80094e6 <UART_SetConfig+0x12e>
 8009480:	4b80      	ldr	r3, [pc, #512]	@ (8009684 <UART_SetConfig+0x2cc>)
 8009482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009486:	f003 030c 	and.w	r3, r3, #12
 800948a:	2b0c      	cmp	r3, #12
 800948c:	d828      	bhi.n	80094e0 <UART_SetConfig+0x128>
 800948e:	a201      	add	r2, pc, #4	@ (adr r2, 8009494 <UART_SetConfig+0xdc>)
 8009490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009494:	080094c9 	.word	0x080094c9
 8009498:	080094e1 	.word	0x080094e1
 800949c:	080094e1 	.word	0x080094e1
 80094a0:	080094e1 	.word	0x080094e1
 80094a4:	080094d5 	.word	0x080094d5
 80094a8:	080094e1 	.word	0x080094e1
 80094ac:	080094e1 	.word	0x080094e1
 80094b0:	080094e1 	.word	0x080094e1
 80094b4:	080094cf 	.word	0x080094cf
 80094b8:	080094e1 	.word	0x080094e1
 80094bc:	080094e1 	.word	0x080094e1
 80094c0:	080094e1 	.word	0x080094e1
 80094c4:	080094db 	.word	0x080094db
 80094c8:	2300      	movs	r3, #0
 80094ca:	77fb      	strb	r3, [r7, #31]
 80094cc:	e118      	b.n	8009700 <UART_SetConfig+0x348>
 80094ce:	2302      	movs	r3, #2
 80094d0:	77fb      	strb	r3, [r7, #31]
 80094d2:	e115      	b.n	8009700 <UART_SetConfig+0x348>
 80094d4:	2304      	movs	r3, #4
 80094d6:	77fb      	strb	r3, [r7, #31]
 80094d8:	e112      	b.n	8009700 <UART_SetConfig+0x348>
 80094da:	2308      	movs	r3, #8
 80094dc:	77fb      	strb	r3, [r7, #31]
 80094de:	e10f      	b.n	8009700 <UART_SetConfig+0x348>
 80094e0:	2310      	movs	r3, #16
 80094e2:	77fb      	strb	r3, [r7, #31]
 80094e4:	e10c      	b.n	8009700 <UART_SetConfig+0x348>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a68      	ldr	r2, [pc, #416]	@ (800968c <UART_SetConfig+0x2d4>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d120      	bne.n	8009532 <UART_SetConfig+0x17a>
 80094f0:	4b64      	ldr	r3, [pc, #400]	@ (8009684 <UART_SetConfig+0x2cc>)
 80094f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094f6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80094fa:	2b30      	cmp	r3, #48	@ 0x30
 80094fc:	d013      	beq.n	8009526 <UART_SetConfig+0x16e>
 80094fe:	2b30      	cmp	r3, #48	@ 0x30
 8009500:	d814      	bhi.n	800952c <UART_SetConfig+0x174>
 8009502:	2b20      	cmp	r3, #32
 8009504:	d009      	beq.n	800951a <UART_SetConfig+0x162>
 8009506:	2b20      	cmp	r3, #32
 8009508:	d810      	bhi.n	800952c <UART_SetConfig+0x174>
 800950a:	2b00      	cmp	r3, #0
 800950c:	d002      	beq.n	8009514 <UART_SetConfig+0x15c>
 800950e:	2b10      	cmp	r3, #16
 8009510:	d006      	beq.n	8009520 <UART_SetConfig+0x168>
 8009512:	e00b      	b.n	800952c <UART_SetConfig+0x174>
 8009514:	2300      	movs	r3, #0
 8009516:	77fb      	strb	r3, [r7, #31]
 8009518:	e0f2      	b.n	8009700 <UART_SetConfig+0x348>
 800951a:	2302      	movs	r3, #2
 800951c:	77fb      	strb	r3, [r7, #31]
 800951e:	e0ef      	b.n	8009700 <UART_SetConfig+0x348>
 8009520:	2304      	movs	r3, #4
 8009522:	77fb      	strb	r3, [r7, #31]
 8009524:	e0ec      	b.n	8009700 <UART_SetConfig+0x348>
 8009526:	2308      	movs	r3, #8
 8009528:	77fb      	strb	r3, [r7, #31]
 800952a:	e0e9      	b.n	8009700 <UART_SetConfig+0x348>
 800952c:	2310      	movs	r3, #16
 800952e:	77fb      	strb	r3, [r7, #31]
 8009530:	e0e6      	b.n	8009700 <UART_SetConfig+0x348>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a56      	ldr	r2, [pc, #344]	@ (8009690 <UART_SetConfig+0x2d8>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d120      	bne.n	800957e <UART_SetConfig+0x1c6>
 800953c:	4b51      	ldr	r3, [pc, #324]	@ (8009684 <UART_SetConfig+0x2cc>)
 800953e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009542:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009546:	2bc0      	cmp	r3, #192	@ 0xc0
 8009548:	d013      	beq.n	8009572 <UART_SetConfig+0x1ba>
 800954a:	2bc0      	cmp	r3, #192	@ 0xc0
 800954c:	d814      	bhi.n	8009578 <UART_SetConfig+0x1c0>
 800954e:	2b80      	cmp	r3, #128	@ 0x80
 8009550:	d009      	beq.n	8009566 <UART_SetConfig+0x1ae>
 8009552:	2b80      	cmp	r3, #128	@ 0x80
 8009554:	d810      	bhi.n	8009578 <UART_SetConfig+0x1c0>
 8009556:	2b00      	cmp	r3, #0
 8009558:	d002      	beq.n	8009560 <UART_SetConfig+0x1a8>
 800955a:	2b40      	cmp	r3, #64	@ 0x40
 800955c:	d006      	beq.n	800956c <UART_SetConfig+0x1b4>
 800955e:	e00b      	b.n	8009578 <UART_SetConfig+0x1c0>
 8009560:	2300      	movs	r3, #0
 8009562:	77fb      	strb	r3, [r7, #31]
 8009564:	e0cc      	b.n	8009700 <UART_SetConfig+0x348>
 8009566:	2302      	movs	r3, #2
 8009568:	77fb      	strb	r3, [r7, #31]
 800956a:	e0c9      	b.n	8009700 <UART_SetConfig+0x348>
 800956c:	2304      	movs	r3, #4
 800956e:	77fb      	strb	r3, [r7, #31]
 8009570:	e0c6      	b.n	8009700 <UART_SetConfig+0x348>
 8009572:	2308      	movs	r3, #8
 8009574:	77fb      	strb	r3, [r7, #31]
 8009576:	e0c3      	b.n	8009700 <UART_SetConfig+0x348>
 8009578:	2310      	movs	r3, #16
 800957a:	77fb      	strb	r3, [r7, #31]
 800957c:	e0c0      	b.n	8009700 <UART_SetConfig+0x348>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a44      	ldr	r2, [pc, #272]	@ (8009694 <UART_SetConfig+0x2dc>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d125      	bne.n	80095d4 <UART_SetConfig+0x21c>
 8009588:	4b3e      	ldr	r3, [pc, #248]	@ (8009684 <UART_SetConfig+0x2cc>)
 800958a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800958e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009592:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009596:	d017      	beq.n	80095c8 <UART_SetConfig+0x210>
 8009598:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800959c:	d817      	bhi.n	80095ce <UART_SetConfig+0x216>
 800959e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095a2:	d00b      	beq.n	80095bc <UART_SetConfig+0x204>
 80095a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095a8:	d811      	bhi.n	80095ce <UART_SetConfig+0x216>
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d003      	beq.n	80095b6 <UART_SetConfig+0x1fe>
 80095ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095b2:	d006      	beq.n	80095c2 <UART_SetConfig+0x20a>
 80095b4:	e00b      	b.n	80095ce <UART_SetConfig+0x216>
 80095b6:	2300      	movs	r3, #0
 80095b8:	77fb      	strb	r3, [r7, #31]
 80095ba:	e0a1      	b.n	8009700 <UART_SetConfig+0x348>
 80095bc:	2302      	movs	r3, #2
 80095be:	77fb      	strb	r3, [r7, #31]
 80095c0:	e09e      	b.n	8009700 <UART_SetConfig+0x348>
 80095c2:	2304      	movs	r3, #4
 80095c4:	77fb      	strb	r3, [r7, #31]
 80095c6:	e09b      	b.n	8009700 <UART_SetConfig+0x348>
 80095c8:	2308      	movs	r3, #8
 80095ca:	77fb      	strb	r3, [r7, #31]
 80095cc:	e098      	b.n	8009700 <UART_SetConfig+0x348>
 80095ce:	2310      	movs	r3, #16
 80095d0:	77fb      	strb	r3, [r7, #31]
 80095d2:	e095      	b.n	8009700 <UART_SetConfig+0x348>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a2f      	ldr	r2, [pc, #188]	@ (8009698 <UART_SetConfig+0x2e0>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d125      	bne.n	800962a <UART_SetConfig+0x272>
 80095de:	4b29      	ldr	r3, [pc, #164]	@ (8009684 <UART_SetConfig+0x2cc>)
 80095e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80095e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80095ec:	d017      	beq.n	800961e <UART_SetConfig+0x266>
 80095ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80095f2:	d817      	bhi.n	8009624 <UART_SetConfig+0x26c>
 80095f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095f8:	d00b      	beq.n	8009612 <UART_SetConfig+0x25a>
 80095fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095fe:	d811      	bhi.n	8009624 <UART_SetConfig+0x26c>
 8009600:	2b00      	cmp	r3, #0
 8009602:	d003      	beq.n	800960c <UART_SetConfig+0x254>
 8009604:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009608:	d006      	beq.n	8009618 <UART_SetConfig+0x260>
 800960a:	e00b      	b.n	8009624 <UART_SetConfig+0x26c>
 800960c:	2301      	movs	r3, #1
 800960e:	77fb      	strb	r3, [r7, #31]
 8009610:	e076      	b.n	8009700 <UART_SetConfig+0x348>
 8009612:	2302      	movs	r3, #2
 8009614:	77fb      	strb	r3, [r7, #31]
 8009616:	e073      	b.n	8009700 <UART_SetConfig+0x348>
 8009618:	2304      	movs	r3, #4
 800961a:	77fb      	strb	r3, [r7, #31]
 800961c:	e070      	b.n	8009700 <UART_SetConfig+0x348>
 800961e:	2308      	movs	r3, #8
 8009620:	77fb      	strb	r3, [r7, #31]
 8009622:	e06d      	b.n	8009700 <UART_SetConfig+0x348>
 8009624:	2310      	movs	r3, #16
 8009626:	77fb      	strb	r3, [r7, #31]
 8009628:	e06a      	b.n	8009700 <UART_SetConfig+0x348>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a1b      	ldr	r2, [pc, #108]	@ (800969c <UART_SetConfig+0x2e4>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d138      	bne.n	80096a6 <UART_SetConfig+0x2ee>
 8009634:	4b13      	ldr	r3, [pc, #76]	@ (8009684 <UART_SetConfig+0x2cc>)
 8009636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800963a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800963e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009642:	d017      	beq.n	8009674 <UART_SetConfig+0x2bc>
 8009644:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009648:	d82a      	bhi.n	80096a0 <UART_SetConfig+0x2e8>
 800964a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800964e:	d00b      	beq.n	8009668 <UART_SetConfig+0x2b0>
 8009650:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009654:	d824      	bhi.n	80096a0 <UART_SetConfig+0x2e8>
 8009656:	2b00      	cmp	r3, #0
 8009658:	d003      	beq.n	8009662 <UART_SetConfig+0x2aa>
 800965a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800965e:	d006      	beq.n	800966e <UART_SetConfig+0x2b6>
 8009660:	e01e      	b.n	80096a0 <UART_SetConfig+0x2e8>
 8009662:	2300      	movs	r3, #0
 8009664:	77fb      	strb	r3, [r7, #31]
 8009666:	e04b      	b.n	8009700 <UART_SetConfig+0x348>
 8009668:	2302      	movs	r3, #2
 800966a:	77fb      	strb	r3, [r7, #31]
 800966c:	e048      	b.n	8009700 <UART_SetConfig+0x348>
 800966e:	2304      	movs	r3, #4
 8009670:	77fb      	strb	r3, [r7, #31]
 8009672:	e045      	b.n	8009700 <UART_SetConfig+0x348>
 8009674:	2308      	movs	r3, #8
 8009676:	77fb      	strb	r3, [r7, #31]
 8009678:	e042      	b.n	8009700 <UART_SetConfig+0x348>
 800967a:	bf00      	nop
 800967c:	efff69f3 	.word	0xefff69f3
 8009680:	40011000 	.word	0x40011000
 8009684:	40023800 	.word	0x40023800
 8009688:	40004400 	.word	0x40004400
 800968c:	40004800 	.word	0x40004800
 8009690:	40004c00 	.word	0x40004c00
 8009694:	40005000 	.word	0x40005000
 8009698:	40011400 	.word	0x40011400
 800969c:	40007800 	.word	0x40007800
 80096a0:	2310      	movs	r3, #16
 80096a2:	77fb      	strb	r3, [r7, #31]
 80096a4:	e02c      	b.n	8009700 <UART_SetConfig+0x348>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a72      	ldr	r2, [pc, #456]	@ (8009874 <UART_SetConfig+0x4bc>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d125      	bne.n	80096fc <UART_SetConfig+0x344>
 80096b0:	4b71      	ldr	r3, [pc, #452]	@ (8009878 <UART_SetConfig+0x4c0>)
 80096b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096b6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80096ba:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80096be:	d017      	beq.n	80096f0 <UART_SetConfig+0x338>
 80096c0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80096c4:	d817      	bhi.n	80096f6 <UART_SetConfig+0x33e>
 80096c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096ca:	d00b      	beq.n	80096e4 <UART_SetConfig+0x32c>
 80096cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096d0:	d811      	bhi.n	80096f6 <UART_SetConfig+0x33e>
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d003      	beq.n	80096de <UART_SetConfig+0x326>
 80096d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096da:	d006      	beq.n	80096ea <UART_SetConfig+0x332>
 80096dc:	e00b      	b.n	80096f6 <UART_SetConfig+0x33e>
 80096de:	2300      	movs	r3, #0
 80096e0:	77fb      	strb	r3, [r7, #31]
 80096e2:	e00d      	b.n	8009700 <UART_SetConfig+0x348>
 80096e4:	2302      	movs	r3, #2
 80096e6:	77fb      	strb	r3, [r7, #31]
 80096e8:	e00a      	b.n	8009700 <UART_SetConfig+0x348>
 80096ea:	2304      	movs	r3, #4
 80096ec:	77fb      	strb	r3, [r7, #31]
 80096ee:	e007      	b.n	8009700 <UART_SetConfig+0x348>
 80096f0:	2308      	movs	r3, #8
 80096f2:	77fb      	strb	r3, [r7, #31]
 80096f4:	e004      	b.n	8009700 <UART_SetConfig+0x348>
 80096f6:	2310      	movs	r3, #16
 80096f8:	77fb      	strb	r3, [r7, #31]
 80096fa:	e001      	b.n	8009700 <UART_SetConfig+0x348>
 80096fc:	2310      	movs	r3, #16
 80096fe:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	69db      	ldr	r3, [r3, #28]
 8009704:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009708:	d15b      	bne.n	80097c2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800970a:	7ffb      	ldrb	r3, [r7, #31]
 800970c:	2b08      	cmp	r3, #8
 800970e:	d828      	bhi.n	8009762 <UART_SetConfig+0x3aa>
 8009710:	a201      	add	r2, pc, #4	@ (adr r2, 8009718 <UART_SetConfig+0x360>)
 8009712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009716:	bf00      	nop
 8009718:	0800973d 	.word	0x0800973d
 800971c:	08009745 	.word	0x08009745
 8009720:	0800974d 	.word	0x0800974d
 8009724:	08009763 	.word	0x08009763
 8009728:	08009753 	.word	0x08009753
 800972c:	08009763 	.word	0x08009763
 8009730:	08009763 	.word	0x08009763
 8009734:	08009763 	.word	0x08009763
 8009738:	0800975b 	.word	0x0800975b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800973c:	f7fd fc50 	bl	8006fe0 <HAL_RCC_GetPCLK1Freq>
 8009740:	61b8      	str	r0, [r7, #24]
        break;
 8009742:	e013      	b.n	800976c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009744:	f7fd fc60 	bl	8007008 <HAL_RCC_GetPCLK2Freq>
 8009748:	61b8      	str	r0, [r7, #24]
        break;
 800974a:	e00f      	b.n	800976c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800974c:	4b4b      	ldr	r3, [pc, #300]	@ (800987c <UART_SetConfig+0x4c4>)
 800974e:	61bb      	str	r3, [r7, #24]
        break;
 8009750:	e00c      	b.n	800976c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009752:	f7fd fb33 	bl	8006dbc <HAL_RCC_GetSysClockFreq>
 8009756:	61b8      	str	r0, [r7, #24]
        break;
 8009758:	e008      	b.n	800976c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800975a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800975e:	61bb      	str	r3, [r7, #24]
        break;
 8009760:	e004      	b.n	800976c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009762:	2300      	movs	r3, #0
 8009764:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009766:	2301      	movs	r3, #1
 8009768:	77bb      	strb	r3, [r7, #30]
        break;
 800976a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800976c:	69bb      	ldr	r3, [r7, #24]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d074      	beq.n	800985c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	005a      	lsls	r2, r3, #1
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	085b      	lsrs	r3, r3, #1
 800977c:	441a      	add	r2, r3
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	fbb2 f3f3 	udiv	r3, r2, r3
 8009786:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	2b0f      	cmp	r3, #15
 800978c:	d916      	bls.n	80097bc <UART_SetConfig+0x404>
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009794:	d212      	bcs.n	80097bc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009796:	693b      	ldr	r3, [r7, #16]
 8009798:	b29b      	uxth	r3, r3
 800979a:	f023 030f 	bic.w	r3, r3, #15
 800979e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	085b      	lsrs	r3, r3, #1
 80097a4:	b29b      	uxth	r3, r3
 80097a6:	f003 0307 	and.w	r3, r3, #7
 80097aa:	b29a      	uxth	r2, r3
 80097ac:	89fb      	ldrh	r3, [r7, #14]
 80097ae:	4313      	orrs	r3, r2
 80097b0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	89fa      	ldrh	r2, [r7, #14]
 80097b8:	60da      	str	r2, [r3, #12]
 80097ba:	e04f      	b.n	800985c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80097bc:	2301      	movs	r3, #1
 80097be:	77bb      	strb	r3, [r7, #30]
 80097c0:	e04c      	b.n	800985c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80097c2:	7ffb      	ldrb	r3, [r7, #31]
 80097c4:	2b08      	cmp	r3, #8
 80097c6:	d828      	bhi.n	800981a <UART_SetConfig+0x462>
 80097c8:	a201      	add	r2, pc, #4	@ (adr r2, 80097d0 <UART_SetConfig+0x418>)
 80097ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ce:	bf00      	nop
 80097d0:	080097f5 	.word	0x080097f5
 80097d4:	080097fd 	.word	0x080097fd
 80097d8:	08009805 	.word	0x08009805
 80097dc:	0800981b 	.word	0x0800981b
 80097e0:	0800980b 	.word	0x0800980b
 80097e4:	0800981b 	.word	0x0800981b
 80097e8:	0800981b 	.word	0x0800981b
 80097ec:	0800981b 	.word	0x0800981b
 80097f0:	08009813 	.word	0x08009813
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097f4:	f7fd fbf4 	bl	8006fe0 <HAL_RCC_GetPCLK1Freq>
 80097f8:	61b8      	str	r0, [r7, #24]
        break;
 80097fa:	e013      	b.n	8009824 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097fc:	f7fd fc04 	bl	8007008 <HAL_RCC_GetPCLK2Freq>
 8009800:	61b8      	str	r0, [r7, #24]
        break;
 8009802:	e00f      	b.n	8009824 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009804:	4b1d      	ldr	r3, [pc, #116]	@ (800987c <UART_SetConfig+0x4c4>)
 8009806:	61bb      	str	r3, [r7, #24]
        break;
 8009808:	e00c      	b.n	8009824 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800980a:	f7fd fad7 	bl	8006dbc <HAL_RCC_GetSysClockFreq>
 800980e:	61b8      	str	r0, [r7, #24]
        break;
 8009810:	e008      	b.n	8009824 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009812:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009816:	61bb      	str	r3, [r7, #24]
        break;
 8009818:	e004      	b.n	8009824 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800981a:	2300      	movs	r3, #0
 800981c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800981e:	2301      	movs	r3, #1
 8009820:	77bb      	strb	r3, [r7, #30]
        break;
 8009822:	bf00      	nop
    }

    if (pclk != 0U)
 8009824:	69bb      	ldr	r3, [r7, #24]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d018      	beq.n	800985c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	085a      	lsrs	r2, r3, #1
 8009830:	69bb      	ldr	r3, [r7, #24]
 8009832:	441a      	add	r2, r3
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	685b      	ldr	r3, [r3, #4]
 8009838:	fbb2 f3f3 	udiv	r3, r2, r3
 800983c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	2b0f      	cmp	r3, #15
 8009842:	d909      	bls.n	8009858 <UART_SetConfig+0x4a0>
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800984a:	d205      	bcs.n	8009858 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	b29a      	uxth	r2, r3
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	60da      	str	r2, [r3, #12]
 8009856:	e001      	b.n	800985c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009858:	2301      	movs	r3, #1
 800985a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2200      	movs	r2, #0
 8009860:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2200      	movs	r2, #0
 8009866:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009868:	7fbb      	ldrb	r3, [r7, #30]
}
 800986a:	4618      	mov	r0, r3
 800986c:	3720      	adds	r7, #32
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
 8009872:	bf00      	nop
 8009874:	40007c00 	.word	0x40007c00
 8009878:	40023800 	.word	0x40023800
 800987c:	00f42400 	.word	0x00f42400

08009880 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009880:	b480      	push	{r7}
 8009882:	b083      	sub	sp, #12
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800988c:	f003 0301 	and.w	r3, r3, #1
 8009890:	2b00      	cmp	r3, #0
 8009892:	d00a      	beq.n	80098aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	430a      	orrs	r2, r1
 80098a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ae:	f003 0302 	and.w	r3, r3, #2
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d00a      	beq.n	80098cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	430a      	orrs	r2, r1
 80098ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098d0:	f003 0304 	and.w	r3, r3, #4
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d00a      	beq.n	80098ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	430a      	orrs	r2, r1
 80098ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f2:	f003 0308 	and.w	r3, r3, #8
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d00a      	beq.n	8009910 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	685b      	ldr	r3, [r3, #4]
 8009900:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	430a      	orrs	r2, r1
 800990e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009914:	f003 0310 	and.w	r3, r3, #16
 8009918:	2b00      	cmp	r3, #0
 800991a:	d00a      	beq.n	8009932 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	430a      	orrs	r2, r1
 8009930:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009936:	f003 0320 	and.w	r3, r3, #32
 800993a:	2b00      	cmp	r3, #0
 800993c:	d00a      	beq.n	8009954 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	430a      	orrs	r2, r1
 8009952:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800995c:	2b00      	cmp	r3, #0
 800995e:	d01a      	beq.n	8009996 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	430a      	orrs	r2, r1
 8009974:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800997a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800997e:	d10a      	bne.n	8009996 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	430a      	orrs	r2, r1
 8009994:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800999a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d00a      	beq.n	80099b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	430a      	orrs	r2, r1
 80099b6:	605a      	str	r2, [r3, #4]
  }
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b086      	sub	sp, #24
 80099c8:	af02      	add	r7, sp, #8
 80099ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2200      	movs	r2, #0
 80099d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80099d4:	f7fa fe6a 	bl	80046ac <HAL_GetTick>
 80099d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f003 0308 	and.w	r3, r3, #8
 80099e4:	2b08      	cmp	r3, #8
 80099e6:	d10e      	bne.n	8009a06 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099ec:	9300      	str	r3, [sp, #0]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2200      	movs	r2, #0
 80099f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 f81b 	bl	8009a32 <UART_WaitOnFlagUntilTimeout>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d001      	beq.n	8009a06 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a02:	2303      	movs	r3, #3
 8009a04:	e011      	b.n	8009a2a <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2220      	movs	r2, #32
 8009a0a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2220      	movs	r2, #32
 8009a10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2200      	movs	r2, #0
 8009a18:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009a28:	2300      	movs	r3, #0
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3710      	adds	r7, #16
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}

08009a32 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b09c      	sub	sp, #112	@ 0x70
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	60f8      	str	r0, [r7, #12]
 8009a3a:	60b9      	str	r1, [r7, #8]
 8009a3c:	603b      	str	r3, [r7, #0]
 8009a3e:	4613      	mov	r3, r2
 8009a40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a42:	e0a7      	b.n	8009b94 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a4a:	f000 80a3 	beq.w	8009b94 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a4e:	f7fa fe2d 	bl	80046ac <HAL_GetTick>
 8009a52:	4602      	mov	r2, r0
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	1ad3      	subs	r3, r2, r3
 8009a58:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009a5a:	429a      	cmp	r2, r3
 8009a5c:	d302      	bcc.n	8009a64 <UART_WaitOnFlagUntilTimeout+0x32>
 8009a5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d13f      	bne.n	8009ae4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a6c:	e853 3f00 	ldrex	r3, [r3]
 8009a70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009a72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a74:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009a78:	667b      	str	r3, [r7, #100]	@ 0x64
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	461a      	mov	r2, r3
 8009a80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a84:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a86:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009a88:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009a8a:	e841 2300 	strex	r3, r2, [r1]
 8009a8e:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009a90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d1e6      	bne.n	8009a64 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	3308      	adds	r3, #8
 8009a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aa0:	e853 3f00 	ldrex	r3, [r3]
 8009aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa8:	f023 0301 	bic.w	r3, r3, #1
 8009aac:	663b      	str	r3, [r7, #96]	@ 0x60
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	3308      	adds	r3, #8
 8009ab4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009ab6:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009ab8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009abc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009abe:	e841 2300 	strex	r3, r2, [r1]
 8009ac2:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009ac4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d1e5      	bne.n	8009a96 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	2220      	movs	r2, #32
 8009ace:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2220      	movs	r2, #32
 8009ad4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2200      	movs	r2, #0
 8009adc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 8009ae0:	2303      	movs	r3, #3
 8009ae2:	e068      	b.n	8009bb6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f003 0304 	and.w	r3, r3, #4
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d050      	beq.n	8009b94 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	69db      	ldr	r3, [r3, #28]
 8009af8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009afc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b00:	d148      	bne.n	8009b94 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b0a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b14:	e853 3f00 	ldrex	r3, [r3]
 8009b18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b1c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009b20:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	461a      	mov	r2, r3
 8009b28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b2c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b32:	e841 2300 	strex	r3, r2, [r1]
 8009b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d1e6      	bne.n	8009b0c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	3308      	adds	r3, #8
 8009b44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	e853 3f00 	ldrex	r3, [r3]
 8009b4c:	613b      	str	r3, [r7, #16]
   return(result);
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	f023 0301 	bic.w	r3, r3, #1
 8009b54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	3308      	adds	r3, #8
 8009b5c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009b5e:	623a      	str	r2, [r7, #32]
 8009b60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b62:	69f9      	ldr	r1, [r7, #28]
 8009b64:	6a3a      	ldr	r2, [r7, #32]
 8009b66:	e841 2300 	strex	r3, r2, [r1]
 8009b6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b6c:	69bb      	ldr	r3, [r7, #24]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d1e5      	bne.n	8009b3e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2220      	movs	r2, #32
 8009b76:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	2220      	movs	r2, #32
 8009b7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	2220      	movs	r2, #32
 8009b84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009b90:	2303      	movs	r3, #3
 8009b92:	e010      	b.n	8009bb6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	69da      	ldr	r2, [r3, #28]
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	4013      	ands	r3, r2
 8009b9e:	68ba      	ldr	r2, [r7, #8]
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	bf0c      	ite	eq
 8009ba4:	2301      	moveq	r3, #1
 8009ba6:	2300      	movne	r3, #0
 8009ba8:	b2db      	uxtb	r3, r3
 8009baa:	461a      	mov	r2, r3
 8009bac:	79fb      	ldrb	r3, [r7, #7]
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	f43f af48 	beq.w	8009a44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009bb4:	2300      	movs	r3, #0
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3770      	adds	r7, #112	@ 0x70
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}

08009bbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009bbe:	b480      	push	{r7}
 8009bc0:	b095      	sub	sp, #84	@ 0x54
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bce:	e853 3f00 	ldrex	r3, [r3]
 8009bd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	461a      	mov	r2, r3
 8009be2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009be4:	643b      	str	r3, [r7, #64]	@ 0x40
 8009be6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009bea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009bec:	e841 2300 	strex	r3, r2, [r1]
 8009bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d1e6      	bne.n	8009bc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	3308      	adds	r3, #8
 8009bfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c00:	6a3b      	ldr	r3, [r7, #32]
 8009c02:	e853 3f00 	ldrex	r3, [r3]
 8009c06:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c08:	69fb      	ldr	r3, [r7, #28]
 8009c0a:	f023 0301 	bic.w	r3, r3, #1
 8009c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	3308      	adds	r3, #8
 8009c16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c20:	e841 2300 	strex	r3, r2, [r1]
 8009c24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d1e5      	bne.n	8009bf8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d118      	bne.n	8009c66 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	e853 3f00 	ldrex	r3, [r3]
 8009c40:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	f023 0310 	bic.w	r3, r3, #16
 8009c48:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	461a      	mov	r2, r3
 8009c50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c52:	61bb      	str	r3, [r7, #24]
 8009c54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c56:	6979      	ldr	r1, [r7, #20]
 8009c58:	69ba      	ldr	r2, [r7, #24]
 8009c5a:	e841 2300 	strex	r3, r2, [r1]
 8009c5e:	613b      	str	r3, [r7, #16]
   return(result);
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d1e6      	bne.n	8009c34 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2220      	movs	r2, #32
 8009c6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2200      	movs	r2, #0
 8009c72:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2200      	movs	r2, #0
 8009c78:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009c7a:	bf00      	nop
 8009c7c:	3754      	adds	r7, #84	@ 0x54
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c84:	4770      	bx	lr

08009c86 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c86:	b580      	push	{r7, lr}
 8009c88:	b084      	sub	sp, #16
 8009c8a:	af00      	add	r7, sp, #0
 8009c8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2200      	movs	r2, #0
 8009c98:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f7ff fb71 	bl	800938c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009caa:	bf00      	nop
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}

08009cb2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009cb2:	b580      	push	{r7, lr}
 8009cb4:	b088      	sub	sp, #32
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	e853 3f00 	ldrex	r3, [r3]
 8009cc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cce:	61fb      	str	r3, [r7, #28]
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	69fb      	ldr	r3, [r7, #28]
 8009cd8:	61bb      	str	r3, [r7, #24]
 8009cda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cdc:	6979      	ldr	r1, [r7, #20]
 8009cde:	69ba      	ldr	r2, [r7, #24]
 8009ce0:	e841 2300 	strex	r3, r2, [r1]
 8009ce4:	613b      	str	r3, [r7, #16]
   return(result);
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d1e6      	bne.n	8009cba <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2220      	movs	r2, #32
 8009cf0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f7ff fb3d 	bl	8009378 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cfe:	bf00      	nop
 8009d00:	3720      	adds	r7, #32
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}

08009d06 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b084      	sub	sp, #16
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
 8009d0e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d10:	2300      	movs	r3, #0
 8009d12:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8009d14:	6839      	ldr	r1, [r7, #0]
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f001 fd18 	bl	800b74c <VL53L0X_get_offset_calibration_data_micro_meter>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8009d20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3710      	adds	r7, #16
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <VL53L0X_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
 8009d34:	460b      	mov	r3, r1
 8009d36:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 8009d3c:	78fb      	ldrb	r3, [r7, #3]
 8009d3e:	085b      	lsrs	r3, r3, #1
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	461a      	mov	r2, r3
 8009d44:	218a      	movs	r1, #138	@ 0x8a
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f004 ff32 	bl	800ebb0 <VL53L0X_WrByte>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	73fb      	strb	r3, [r7, #15]
		DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 8009d50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3710      	adds	r7, #16
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <VL53L0X_DataInit>:

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8009d5c:	b5b0      	push	{r4, r5, r7, lr}
 8009d5e:	b096      	sub	sp, #88	@ 0x58
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d64:	2300      	movs	r3, #0
 8009d66:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8009d6a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d107      	bne.n	8009d82 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8009d72:	2200      	movs	r2, #0
 8009d74:	2188      	movs	r1, #136	@ 0x88
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f004 ff1a 	bl	800ebb0 <VL53L0X_WrByte>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2200      	movs	r2, #0
 8009d86:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009d90:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8009d9a:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	4a9e      	ldr	r2, [pc, #632]	@ (800a01c <VL53L0X_DataInit+0x2c0>)
 8009da2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	4a9d      	ldr	r2, [pc, #628]	@ (800a020 <VL53L0X_DataInit+0x2c4>)
 8009daa:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2200      	movs	r2, #0
 8009db2:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009db4:	f107 0310 	add.w	r3, r7, #16
 8009db8:	4619      	mov	r1, r3
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 fac0 	bl	800a340 <VL53L0X_GetDeviceParameters>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8009dc6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d112      	bne.n	8009df4 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f103 0410 	add.w	r4, r3, #16
 8009ddc:	f107 0510 	add.w	r5, r7, #16
 8009de0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009de2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009de4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009de6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009de8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009dea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009dec:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8009df0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2264      	movs	r2, #100	@ 0x64
 8009df8:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8009e02:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8009e0c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8009e16:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009e22:	2201      	movs	r2, #1
 8009e24:	2180      	movs	r1, #128	@ 0x80
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f004 fec2 	bl	800ebb0 <VL53L0X_WrByte>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	461a      	mov	r2, r3
 8009e30:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009e34:	4313      	orrs	r3, r2
 8009e36:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	21ff      	movs	r1, #255	@ 0xff
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f004 feb6 	bl	800ebb0 <VL53L0X_WrByte>
 8009e44:	4603      	mov	r3, r0
 8009e46:	461a      	mov	r2, r3
 8009e48:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009e52:	2200      	movs	r2, #0
 8009e54:	2100      	movs	r1, #0
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f004 feaa 	bl	800ebb0 <VL53L0X_WrByte>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	461a      	mov	r2, r3
 8009e60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009e64:	4313      	orrs	r3, r2
 8009e66:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8009e6a:	f107 030f 	add.w	r3, r7, #15
 8009e6e:	461a      	mov	r2, r3
 8009e70:	2191      	movs	r1, #145	@ 0x91
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f004 ff1e 	bl	800ecb4 <VL53L0X_RdByte>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009e80:	4313      	orrs	r3, r2
 8009e82:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8009e86:	7bfa      	ldrb	r2, [r7, #15]
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009e8e:	2201      	movs	r2, #1
 8009e90:	2100      	movs	r1, #0
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f004 fe8c 	bl	800ebb0 <VL53L0X_WrByte>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	461a      	mov	r2, r3
 8009e9c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	21ff      	movs	r1, #255	@ 0xff
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f004 fe80 	bl	800ebb0 <VL53L0X_WrByte>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	461a      	mov	r2, r3
 8009eb4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	2180      	movs	r1, #128	@ 0x80
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f004 fe74 	bl	800ebb0 <VL53L0X_WrByte>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	461a      	mov	r2, r3
 8009ecc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009ed0:	4313      	orrs	r3, r2
 8009ed2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	653b      	str	r3, [r7, #80]	@ 0x50
 8009eda:	e014      	b.n	8009f06 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8009edc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d114      	bne.n	8009f0e <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8009ee4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	2201      	movs	r2, #1
 8009eea:	4619      	mov	r1, r3
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f000 fd49 	bl	800a984 <VL53L0X_SetLimitCheckEnable>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009efa:	4313      	orrs	r3, r2
 8009efc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009f00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f02:	3301      	adds	r3, #1
 8009f04:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f08:	2b05      	cmp	r3, #5
 8009f0a:	dde7      	ble.n	8009edc <VL53L0X_DataInit+0x180>
 8009f0c:	e000      	b.n	8009f10 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8009f0e:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8009f10:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d107      	bne.n	8009f28 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009f18:	2200      	movs	r2, #0
 8009f1a:	2102      	movs	r1, #2
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 fd31 	bl	800a984 <VL53L0X_SetLimitCheckEnable>
 8009f22:	4603      	mov	r3, r0
 8009f24:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8009f28:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d107      	bne.n	8009f40 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009f30:	2200      	movs	r2, #0
 8009f32:	2103      	movs	r1, #3
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f000 fd25 	bl	800a984 <VL53L0X_SetLimitCheckEnable>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8009f40:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d107      	bne.n	8009f58 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009f48:	2200      	movs	r2, #0
 8009f4a:	2104      	movs	r1, #4
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f000 fd19 	bl	800a984 <VL53L0X_SetLimitCheckEnable>
 8009f52:	4603      	mov	r3, r0
 8009f54:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8009f58:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d107      	bne.n	8009f70 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009f60:	2200      	movs	r2, #0
 8009f62:	2105      	movs	r1, #5
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f000 fd0d 	bl	800a984 <VL53L0X_SetLimitCheckEnable>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8009f70:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d108      	bne.n	8009f8a <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009f78:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8009f7c:	2100      	movs	r1, #0
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f000 fdb0 	bl	800aae4 <VL53L0X_SetLimitCheckValue>
 8009f84:	4603      	mov	r3, r0
 8009f86:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009f8a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d108      	bne.n	8009fa4 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009f92:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8009f96:	2101      	movs	r1, #1
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f000 fda3 	bl	800aae4 <VL53L0X_SetLimitCheckValue>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009fa4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d108      	bne.n	8009fbe <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009fac:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8009fb0:	2102      	movs	r1, #2
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 fd96 	bl	800aae4 <VL53L0X_SetLimitCheckValue>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009fbe:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d107      	bne.n	8009fd6 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	2103      	movs	r1, #3
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 fd8a 	bl	800aae4 <VL53L0X_SetLimitCheckValue>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009fd6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d10f      	bne.n	8009ffe <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	22ff      	movs	r2, #255	@ 0xff
 8009fe2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009fe6:	22ff      	movs	r2, #255	@ 0xff
 8009fe8:	2101      	movs	r1, #1
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f004 fde0 	bl	800ebb0 <VL53L0X_WrByte>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2201      	movs	r2, #1
 8009ffa:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8009ffe:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a002:	2b00      	cmp	r3, #0
 800a004:	d103      	bne.n	800a00e <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800a00e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800a012:	4618      	mov	r0, r3
 800a014:	3758      	adds	r7, #88	@ 0x58
 800a016:	46bd      	mov	sp, r7
 800a018:	bdb0      	pop	{r4, r5, r7, pc}
 800a01a:	bf00      	nop
 800a01c:	00016b85 	.word	0x00016b85
 800a020:	000970a4 	.word	0x000970a4

0800a024 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 800a024:	b5b0      	push	{r4, r5, r7, lr}
 800a026:	b09e      	sub	sp, #120	@ 0x78
 800a028:	af02      	add	r7, sp, #8
 800a02a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a02c:	2300      	movs	r3, #0
 800a02e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800a032:	f107 031c 	add.w	r3, r7, #28
 800a036:	2240      	movs	r2, #64	@ 0x40
 800a038:	2100      	movs	r1, #0
 800a03a:	4618      	mov	r0, r3
 800a03c:	f009 fb87 	bl	801374e <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800a040:	2300      	movs	r3, #0
 800a042:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 800a044:	2300      	movs	r3, #0
 800a046:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 800a048:	2300      	movs	r3, #0
 800a04a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 800a04e:	2300      	movs	r3, #0
 800a050:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 800a052:	2300      	movs	r3, #0
 800a054:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 800a056:	2300      	movs	r3, #0
 800a058:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800a05a:	2300      	movs	r3, #0
 800a05c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800a060:	2101      	movs	r1, #1
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f002 faec 	bl	800c640 <VL53L0X_get_info_from_device>
 800a068:	4603      	mov	r3, r0
 800a06a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800a074:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800a07c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 800a080:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a084:	2b01      	cmp	r3, #1
 800a086:	d80d      	bhi.n	800a0a4 <VL53L0X_StaticInit+0x80>
 800a088:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a08c:	2b01      	cmp	r3, #1
 800a08e:	d102      	bne.n	800a096 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 800a090:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a092:	2b20      	cmp	r3, #32
 800a094:	d806      	bhi.n	800a0a4 <VL53L0X_StaticInit+0x80>
 800a096:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d10e      	bne.n	800a0bc <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800a09e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0a0:	2b0c      	cmp	r3, #12
 800a0a2:	d90b      	bls.n	800a0bc <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800a0a4:	f107 0218 	add.w	r2, r7, #24
 800a0a8:	f107 0314 	add.w	r3, r7, #20
 800a0ac:	4619      	mov	r1, r3
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f001 fd48 	bl	800bb44 <VL53L0X_perform_ref_spad_management>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800a0ba:	e009      	b.n	800a0d0 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800a0bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f001 ff49 	bl	800bf5c <VL53L0X_set_reference_spads>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800a0d0:	4b93      	ldr	r3, [pc, #588]	@ (800a320 <VL53L0X_StaticInit+0x2fc>)
 800a0d2:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 800a0d4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d10f      	bne.n	800a0fc <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800a0e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800a0e6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d104      	bne.n	800a0f8 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 800a0f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a0f6:	e001      	b.n	800a0fc <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 800a0f8:	4b89      	ldr	r3, [pc, #548]	@ (800a320 <VL53L0X_StaticInit+0x2fc>)
 800a0fa:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800a0fc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a100:	2b00      	cmp	r3, #0
 800a102:	d106      	bne.n	800a112 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800a104:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f003 fe3c 	bl	800dd84 <VL53L0X_load_tuning_settings>
 800a10c:	4603      	mov	r3, r0
 800a10e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800a112:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a116:	2b00      	cmp	r3, #0
 800a118:	d10a      	bne.n	800a130 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800a11a:	2300      	movs	r3, #0
 800a11c:	9300      	str	r3, [sp, #0]
 800a11e:	2304      	movs	r3, #4
 800a120:	2200      	movs	r2, #0
 800a122:	2100      	movs	r1, #0
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f001 f8fd 	bl	800b324 <VL53L0X_SetGpioConfig>
 800a12a:	4603      	mov	r3, r0
 800a12c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a130:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a134:	2b00      	cmp	r3, #0
 800a136:	d121      	bne.n	800a17c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a138:	2201      	movs	r2, #1
 800a13a:	21ff      	movs	r1, #255	@ 0xff
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f004 fd37 	bl	800ebb0 <VL53L0X_WrByte>
 800a142:	4603      	mov	r3, r0
 800a144:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800a148:	f107 031a 	add.w	r3, r7, #26
 800a14c:	461a      	mov	r2, r3
 800a14e:	2184      	movs	r1, #132	@ 0x84
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f004 fdd9 	bl	800ed08 <VL53L0X_RdWord>
 800a156:	4603      	mov	r3, r0
 800a158:	461a      	mov	r2, r3
 800a15a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800a15e:	4313      	orrs	r3, r2
 800a160:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a164:	2200      	movs	r2, #0
 800a166:	21ff      	movs	r1, #255	@ 0xff
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f004 fd21 	bl	800ebb0 <VL53L0X_WrByte>
 800a16e:	4603      	mov	r3, r0
 800a170:	461a      	mov	r2, r3
 800a172:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800a176:	4313      	orrs	r3, r2
 800a178:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a17c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a180:	2b00      	cmp	r3, #0
 800a182:	d104      	bne.n	800a18e <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800a184:	8b7b      	ldrh	r3, [r7, #26]
 800a186:	011a      	lsls	r2, r3, #4
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800a18e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a192:	2b00      	cmp	r3, #0
 800a194:	d108      	bne.n	800a1a8 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800a196:	f107 031c 	add.w	r3, r7, #28
 800a19a:	4619      	mov	r1, r3
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f000 f8cf 	bl	800a340 <VL53L0X_GetDeviceParameters>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800a1a8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d110      	bne.n	800a1d2 <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800a1b0:	f107 0319 	add.w	r3, r7, #25
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f000 f991 	bl	800a4de <VL53L0X_GetFractionEnable>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800a1c2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d103      	bne.n	800a1d2 <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800a1ca:	7e7a      	ldrb	r2, [r7, #25]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800a1d2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d10e      	bne.n	800a1f8 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f103 0410 	add.w	r4, r3, #16
 800a1e0:	f107 051c 	add.w	r5, r7, #28
 800a1e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a1f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800a1f8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d111      	bne.n	800a224 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 800a200:	f107 0319 	add.w	r3, r7, #25
 800a204:	461a      	mov	r2, r3
 800a206:	2101      	movs	r1, #1
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f004 fd53 	bl	800ecb4 <VL53L0X_RdByte>
 800a20e:	4603      	mov	r3, r0
 800a210:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800a214:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d103      	bne.n	800a224 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800a21c:	7e7a      	ldrb	r2, [r7, #25]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800a224:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d107      	bne.n	800a23c <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800a22c:	2200      	movs	r2, #0
 800a22e:	2100      	movs	r1, #0
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 f9c9 	bl	800a5c8 <VL53L0X_SetSequenceStepEnable>
 800a236:	4603      	mov	r3, r0
 800a238:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800a23c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a240:	2b00      	cmp	r3, #0
 800a242:	d107      	bne.n	800a254 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800a244:	2200      	movs	r2, #0
 800a246:	2102      	movs	r1, #2
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 f9bd 	bl	800a5c8 <VL53L0X_SetSequenceStepEnable>
 800a24e:	4603      	mov	r3, r0
 800a250:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800a254:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d103      	bne.n	800a264 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2203      	movs	r2, #3
 800a260:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800a264:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d109      	bne.n	800a280 <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 800a26c:	f107 0313 	add.w	r3, r7, #19
 800a270:	461a      	mov	r2, r3
 800a272:	2100      	movs	r1, #0
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 f98f 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800a27a:	4603      	mov	r3, r0
 800a27c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a280:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a284:	2b00      	cmp	r3, #0
 800a286:	d103      	bne.n	800a290 <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a288:	7cfa      	ldrb	r2, [r7, #19]
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800a290:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a294:	2b00      	cmp	r3, #0
 800a296:	d109      	bne.n	800a2ac <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 800a298:	f107 0313 	add.w	r3, r7, #19
 800a29c:	461a      	mov	r2, r3
 800a29e:	2101      	movs	r1, #1
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f000 f979 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a2ac:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d103      	bne.n	800a2bc <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a2b4:	7cfa      	ldrb	r2, [r7, #19]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800a2bc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d109      	bne.n	800a2d8 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 800a2c4:	f107 030c 	add.w	r3, r7, #12
 800a2c8:	461a      	mov	r2, r3
 800a2ca:	2103      	movs	r1, #3
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f002 ff37 	bl	800d140 <get_sequence_step_timeout>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a2d8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d103      	bne.n	800a2e8 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a2e0:	68fa      	ldr	r2, [r7, #12]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800a2e8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d109      	bne.n	800a304 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 800a2f0:	f107 030c 	add.w	r3, r7, #12
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	2104      	movs	r1, #4
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f002 ff21 	bl	800d140 <get_sequence_step_timeout>
 800a2fe:	4603      	mov	r3, r0
 800a300:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a304:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d103      	bne.n	800a314 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a30c:	68fa      	ldr	r2, [r7, #12]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a314:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3770      	adds	r7, #112	@ 0x70
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bdb0      	pop	{r4, r5, r7, pc}
 800a320:	20000310 	.word	0x20000310

0800a324 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 800a324:	b480      	push	{r7}
 800a326:	b085      	sub	sp, #20
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 800a32c:	239d      	movs	r3, #157	@ 0x9d
 800a32e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 800a330:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a334:	4618      	mov	r0, r3
 800a336:	3714      	adds	r7, #20
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr

0800a340 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b084      	sub	sp, #16
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a34a:	2300      	movs	r3, #0
 800a34c:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	4619      	mov	r1, r3
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 f8b0 	bl	800a4b8 <VL53L0X_GetDeviceMode>
 800a358:	4603      	mov	r3, r0
 800a35a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a35c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d107      	bne.n	800a374 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	3308      	adds	r3, #8
 800a368:	4619      	mov	r1, r3
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f000 fa76 	bl	800a85c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800a370:	4603      	mov	r3, r0
 800a372:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 800a374:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d102      	bne.n	800a382 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	2200      	movs	r2, #0
 800a380:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800a382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d107      	bne.n	800a39a <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	3310      	adds	r3, #16
 800a38e:	4619      	mov	r1, r3
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f000 faac 	bl	800a8ee <VL53L0X_GetXTalkCompensationRateMegaCps>
 800a396:	4603      	mov	r3, r0
 800a398:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800a39a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d107      	bne.n	800a3b2 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	3314      	adds	r3, #20
 800a3a6:	4619      	mov	r1, r3
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f7ff fcac 	bl	8009d06 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800a3b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d134      	bne.n	800a424 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	60bb      	str	r3, [r7, #8]
 800a3be:	e02a      	b.n	800a416 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800a3c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d12a      	bne.n	800a41e <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	b299      	uxth	r1, r3
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	3308      	adds	r3, #8
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	683a      	ldr	r2, [r7, #0]
 800a3d4:	4413      	add	r3, r2
 800a3d6:	3304      	adds	r3, #4
 800a3d8:	461a      	mov	r2, r3
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f000 fbe4 	bl	800aba8 <VL53L0X_GetLimitCheckValue>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	7bfb      	ldrb	r3, [r7, #15]
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800a3ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d117      	bne.n	800a422 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	b299      	uxth	r1, r3
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	3318      	adds	r3, #24
 800a3fa:	683a      	ldr	r2, [r7, #0]
 800a3fc:	4413      	add	r3, r2
 800a3fe:	461a      	mov	r2, r3
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f000 fb4b 	bl	800aa9c <VL53L0X_GetLimitCheckEnable>
 800a406:	4603      	mov	r3, r0
 800a408:	461a      	mov	r2, r3
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
 800a40c:	4313      	orrs	r3, r2
 800a40e:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	3301      	adds	r3, #1
 800a414:	60bb      	str	r3, [r7, #8]
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	2b05      	cmp	r3, #5
 800a41a:	ddd1      	ble.n	800a3c0 <VL53L0X_GetDeviceParameters+0x80>
 800a41c:	e002      	b.n	800a424 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800a41e:	bf00      	nop
 800a420:	e000      	b.n	800a424 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800a422:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a424:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d107      	bne.n	800a43c <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	333c      	adds	r3, #60	@ 0x3c
 800a430:	4619      	mov	r1, r3
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f000 fc46 	bl	800acc4 <VL53L0X_GetWrapAroundCheckEnable>
 800a438:	4603      	mov	r3, r0
 800a43a:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800a43c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d107      	bne.n	800a454 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	3304      	adds	r3, #4
 800a448:	4619      	mov	r1, r3
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f000 f879 	bl	800a542 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800a450:	4603      	mov	r3, r0
 800a452:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a454:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a458:	4618      	mov	r0, r3
 800a45a:	3710      	adds	r7, #16
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}

0800a460 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 800a460:	b480      	push	{r7}
 800a462:	b085      	sub	sp, #20
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	460b      	mov	r3, r1
 800a46a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a46c:	2300      	movs	r3, #0
 800a46e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 800a470:	78fb      	ldrb	r3, [r7, #3]
 800a472:	2b15      	cmp	r3, #21
 800a474:	bf8c      	ite	hi
 800a476:	2201      	movhi	r2, #1
 800a478:	2200      	movls	r2, #0
 800a47a:	b2d2      	uxtb	r2, r2
 800a47c:	2a00      	cmp	r2, #0
 800a47e:	d10f      	bne.n	800a4a0 <VL53L0X_SetDeviceMode+0x40>
 800a480:	4a0c      	ldr	r2, [pc, #48]	@ (800a4b4 <VL53L0X_SetDeviceMode+0x54>)
 800a482:	fa22 f303 	lsr.w	r3, r2, r3
 800a486:	f003 0301 	and.w	r3, r3, #1
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	bf14      	ite	ne
 800a48e:	2301      	movne	r3, #1
 800a490:	2300      	moveq	r3, #0
 800a492:	b2db      	uxtb	r3, r3
 800a494:	2b00      	cmp	r3, #0
 800a496:	d003      	beq.n	800a4a0 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	78fa      	ldrb	r2, [r7, #3]
 800a49c:	741a      	strb	r2, [r3, #16]
		break;
 800a49e:	e001      	b.n	800a4a4 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800a4a0:	23f8      	movs	r3, #248	@ 0xf8
 800a4a2:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a4a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	3714      	adds	r7, #20
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b2:	4770      	bx	lr
 800a4b4:	0030000b 	.word	0x0030000b

0800a4b8 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b085      	sub	sp, #20
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	7c1a      	ldrb	r2, [r3, #16]
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a4ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3714      	adds	r7, #20
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4dc:	4770      	bx	lr

0800a4de <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800a4de:	b580      	push	{r7, lr}
 800a4e0:	b084      	sub	sp, #16
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
 800a4e6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800a4ec:	683a      	ldr	r2, [r7, #0]
 800a4ee:	2109      	movs	r1, #9
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f004 fbdf 	bl	800ecb4 <VL53L0X_RdByte>
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a4fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d106      	bne.n	800a510 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	781b      	ldrb	r3, [r3, #0]
 800a506:	f003 0301 	and.w	r3, r3, #1
 800a50a:	b2da      	uxtb	r2, r3
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a510:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a514:	4618      	mov	r0, r3
 800a516:	3710      	adds	r7, #16
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}

0800a51c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b084      	sub	sp, #16
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
 800a524:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a526:	2300      	movs	r3, #0
 800a528:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800a52a:	6839      	ldr	r1, [r7, #0]
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f003 fa97 	bl	800da60 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800a532:	4603      	mov	r3, r0
 800a534:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800a536:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3710      	adds	r7, #16
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}

0800a542 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800a542:	b580      	push	{r7, lr}
 800a544:	b084      	sub	sp, #16
 800a546:	af00      	add	r7, sp, #0
 800a548:	6078      	str	r0, [r7, #4]
 800a54a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a54c:	2300      	movs	r3, #0
 800a54e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800a550:	6839      	ldr	r1, [r7, #0]
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f003 fb64 	bl	800dc20 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800a558:	4603      	mov	r3, r0
 800a55a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800a55c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a560:	4618      	mov	r0, r3
 800a562:	3710      	adds	r7, #16
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b084      	sub	sp, #16
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	460b      	mov	r3, r1
 800a572:	70fb      	strb	r3, [r7, #3]
 800a574:	4613      	mov	r3, r2
 800a576:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a578:	2300      	movs	r3, #0
 800a57a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800a57c:	78ba      	ldrb	r2, [r7, #2]
 800a57e:	78fb      	ldrb	r3, [r7, #3]
 800a580:	4619      	mov	r1, r3
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f002 ffae 	bl	800d4e4 <VL53L0X_set_vcsel_pulse_period>
 800a588:	4603      	mov	r3, r0
 800a58a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800a58c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a590:	4618      	mov	r0, r3
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b086      	sub	sp, #24
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	60f8      	str	r0, [r7, #12]
 800a5a0:	460b      	mov	r3, r1
 800a5a2:	607a      	str	r2, [r7, #4]
 800a5a4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800a5aa:	7afb      	ldrb	r3, [r7, #11]
 800a5ac:	687a      	ldr	r2, [r7, #4]
 800a5ae:	4619      	mov	r1, r3
 800a5b0:	68f8      	ldr	r0, [r7, #12]
 800a5b2:	f003 fa1e 	bl	800d9f2 <VL53L0X_get_vcsel_pulse_period>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800a5ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3718      	adds	r7, #24
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
	...

0800a5c8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b086      	sub	sp, #24
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	70fb      	strb	r3, [r7, #3]
 800a5d4:	4613      	mov	r3, r2
 800a5d6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a5e4:	f107 030f 	add.w	r3, r7, #15
 800a5e8:	461a      	mov	r2, r3
 800a5ea:	2101      	movs	r1, #1
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f004 fb61 	bl	800ecb4 <VL53L0X_RdByte>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800a5f6:	7bfb      	ldrb	r3, [r7, #15]
 800a5f8:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800a5fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d159      	bne.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 800a602:	78bb      	ldrb	r3, [r7, #2]
 800a604:	2b01      	cmp	r3, #1
 800a606:	d12b      	bne.n	800a660 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800a608:	78fb      	ldrb	r3, [r7, #3]
 800a60a:	2b04      	cmp	r3, #4
 800a60c:	d825      	bhi.n	800a65a <VL53L0X_SetSequenceStepEnable+0x92>
 800a60e:	a201      	add	r2, pc, #4	@ (adr r2, 800a614 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800a610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a614:	0800a629 	.word	0x0800a629
 800a618:	0800a633 	.word	0x0800a633
 800a61c:	0800a63d 	.word	0x0800a63d
 800a620:	0800a647 	.word	0x0800a647
 800a624:	0800a651 	.word	0x0800a651
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800a628:	7dbb      	ldrb	r3, [r7, #22]
 800a62a:	f043 0310 	orr.w	r3, r3, #16
 800a62e:	75bb      	strb	r3, [r7, #22]
				break;
 800a630:	e041      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800a632:	7dbb      	ldrb	r3, [r7, #22]
 800a634:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800a638:	75bb      	strb	r3, [r7, #22]
				break;
 800a63a:	e03c      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800a63c:	7dbb      	ldrb	r3, [r7, #22]
 800a63e:	f043 0304 	orr.w	r3, r3, #4
 800a642:	75bb      	strb	r3, [r7, #22]
				break;
 800a644:	e037      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800a646:	7dbb      	ldrb	r3, [r7, #22]
 800a648:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a64c:	75bb      	strb	r3, [r7, #22]
				break;
 800a64e:	e032      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800a650:	7dbb      	ldrb	r3, [r7, #22]
 800a652:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a656:	75bb      	strb	r3, [r7, #22]
				break;
 800a658:	e02d      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a65a:	23fc      	movs	r3, #252	@ 0xfc
 800a65c:	75fb      	strb	r3, [r7, #23]
 800a65e:	e02a      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 800a660:	78fb      	ldrb	r3, [r7, #3]
 800a662:	2b04      	cmp	r3, #4
 800a664:	d825      	bhi.n	800a6b2 <VL53L0X_SetSequenceStepEnable+0xea>
 800a666:	a201      	add	r2, pc, #4	@ (adr r2, 800a66c <VL53L0X_SetSequenceStepEnable+0xa4>)
 800a668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a66c:	0800a681 	.word	0x0800a681
 800a670:	0800a68b 	.word	0x0800a68b
 800a674:	0800a695 	.word	0x0800a695
 800a678:	0800a69f 	.word	0x0800a69f
 800a67c:	0800a6a9 	.word	0x0800a6a9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800a680:	7dbb      	ldrb	r3, [r7, #22]
 800a682:	f023 0310 	bic.w	r3, r3, #16
 800a686:	75bb      	strb	r3, [r7, #22]
				break;
 800a688:	e015      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800a68a:	7dbb      	ldrb	r3, [r7, #22]
 800a68c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800a690:	75bb      	strb	r3, [r7, #22]
				break;
 800a692:	e010      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800a694:	7dbb      	ldrb	r3, [r7, #22]
 800a696:	f023 0304 	bic.w	r3, r3, #4
 800a69a:	75bb      	strb	r3, [r7, #22]
				break;
 800a69c:	e00b      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800a69e:	7dbb      	ldrb	r3, [r7, #22]
 800a6a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6a4:	75bb      	strb	r3, [r7, #22]
				break;
 800a6a6:	e006      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800a6a8:	7dbb      	ldrb	r3, [r7, #22]
 800a6aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6ae:	75bb      	strb	r3, [r7, #22]
				break;
 800a6b0:	e001      	b.n	800a6b6 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a6b2:	23fc      	movs	r3, #252	@ 0xfc
 800a6b4:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 800a6b6:	7bfb      	ldrb	r3, [r7, #15]
 800a6b8:	7dba      	ldrb	r2, [r7, #22]
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d01e      	beq.n	800a6fc <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800a6be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d107      	bne.n	800a6d6 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 800a6c6:	7dbb      	ldrb	r3, [r7, #22]
 800a6c8:	461a      	mov	r2, r3
 800a6ca:	2101      	movs	r1, #1
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f004 fa6f 	bl	800ebb0 <VL53L0X_WrByte>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800a6d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d103      	bne.n	800a6e6 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	7dba      	ldrb	r2, [r7, #22]
 800a6e2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800a6e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d106      	bne.n	800a6fc <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	695b      	ldr	r3, [r3, #20]
 800a6f2:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a6f4:	6939      	ldr	r1, [r7, #16]
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f7ff ff10 	bl	800a51c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800a6fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a700:	4618      	mov	r0, r3
 800a702:	3718      	adds	r7, #24
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}

0800a708 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800a708:	b480      	push	{r7}
 800a70a:	b087      	sub	sp, #28
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	60f8      	str	r0, [r7, #12]
 800a710:	607b      	str	r3, [r7, #4]
 800a712:	460b      	mov	r3, r1
 800a714:	72fb      	strb	r3, [r7, #11]
 800a716:	4613      	mov	r3, r2
 800a718:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a71a:	2300      	movs	r3, #0
 800a71c:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2200      	movs	r2, #0
 800a722:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800a724:	7afb      	ldrb	r3, [r7, #11]
 800a726:	2b04      	cmp	r3, #4
 800a728:	d836      	bhi.n	800a798 <sequence_step_enabled+0x90>
 800a72a:	a201      	add	r2, pc, #4	@ (adr r2, 800a730 <sequence_step_enabled+0x28>)
 800a72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a730:	0800a745 	.word	0x0800a745
 800a734:	0800a757 	.word	0x0800a757
 800a738:	0800a769 	.word	0x0800a769
 800a73c:	0800a77b 	.word	0x0800a77b
 800a740:	0800a78d 	.word	0x0800a78d
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800a744:	7abb      	ldrb	r3, [r7, #10]
 800a746:	111b      	asrs	r3, r3, #4
 800a748:	b2db      	uxtb	r3, r3
 800a74a:	f003 0301 	and.w	r3, r3, #1
 800a74e:	b2da      	uxtb	r2, r3
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	701a      	strb	r2, [r3, #0]
		break;
 800a754:	e022      	b.n	800a79c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800a756:	7abb      	ldrb	r3, [r7, #10]
 800a758:	10db      	asrs	r3, r3, #3
 800a75a:	b2db      	uxtb	r3, r3
 800a75c:	f003 0301 	and.w	r3, r3, #1
 800a760:	b2da      	uxtb	r2, r3
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	701a      	strb	r2, [r3, #0]
		break;
 800a766:	e019      	b.n	800a79c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800a768:	7abb      	ldrb	r3, [r7, #10]
 800a76a:	109b      	asrs	r3, r3, #2
 800a76c:	b2db      	uxtb	r3, r3
 800a76e:	f003 0301 	and.w	r3, r3, #1
 800a772:	b2da      	uxtb	r2, r3
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	701a      	strb	r2, [r3, #0]
		break;
 800a778:	e010      	b.n	800a79c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800a77a:	7abb      	ldrb	r3, [r7, #10]
 800a77c:	119b      	asrs	r3, r3, #6
 800a77e:	b2db      	uxtb	r3, r3
 800a780:	f003 0301 	and.w	r3, r3, #1
 800a784:	b2da      	uxtb	r2, r3
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	701a      	strb	r2, [r3, #0]
		break;
 800a78a:	e007      	b.n	800a79c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800a78c:	7abb      	ldrb	r3, [r7, #10]
 800a78e:	09db      	lsrs	r3, r3, #7
 800a790:	b2da      	uxtb	r2, r3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	701a      	strb	r2, [r3, #0]
		break;
 800a796:	e001      	b.n	800a79c <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a798:	23fc      	movs	r3, #252	@ 0xfc
 800a79a:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a79c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	371c      	adds	r7, #28
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7aa:	4770      	bx	lr

0800a7ac <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b084      	sub	sp, #16
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a7be:	f107 030e 	add.w	r3, r7, #14
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	2101      	movs	r1, #1
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f004 fa74 	bl	800ecb4 <VL53L0X_RdByte>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800a7d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d107      	bne.n	800a7e8 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800a7d8:	7bba      	ldrb	r2, [r7, #14]
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	2100      	movs	r1, #0
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f7ff ff92 	bl	800a708 <sequence_step_enabled>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a7e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d108      	bne.n	800a802 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800a7f0:	7bba      	ldrb	r2, [r7, #14]
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	3302      	adds	r3, #2
 800a7f6:	2101      	movs	r1, #1
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f7ff ff85 	bl	800a708 <sequence_step_enabled>
 800a7fe:	4603      	mov	r3, r0
 800a800:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d108      	bne.n	800a81c <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800a80a:	7bba      	ldrb	r2, [r7, #14]
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	3301      	adds	r3, #1
 800a810:	2102      	movs	r1, #2
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f7ff ff78 	bl	800a708 <sequence_step_enabled>
 800a818:	4603      	mov	r3, r0
 800a81a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a81c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d108      	bne.n	800a836 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800a824:	7bba      	ldrb	r2, [r7, #14]
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	3303      	adds	r3, #3
 800a82a:	2103      	movs	r1, #3
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f7ff ff6b 	bl	800a708 <sequence_step_enabled>
 800a832:	4603      	mov	r3, r0
 800a834:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d108      	bne.n	800a850 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800a83e:	7bba      	ldrb	r2, [r7, #14]
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	3304      	adds	r3, #4
 800a844:	2104      	movs	r1, #4
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f7ff ff5e 	bl	800a708 <sequence_step_enabled>
 800a84c:	4603      	mov	r3, r0
 800a84e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a850:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a854:	4618      	mov	r0, r3
 800a856:	3710      	adds	r7, #16
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}

0800a85c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b084      	sub	sp, #16
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
 800a864:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a866:	2300      	movs	r3, #0
 800a868:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800a86a:	f107 030c 	add.w	r3, r7, #12
 800a86e:	461a      	mov	r2, r3
 800a870:	21f8      	movs	r1, #248	@ 0xf8
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f004 fa48 	bl	800ed08 <VL53L0X_RdWord>
 800a878:	4603      	mov	r3, r0
 800a87a:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800a87c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d108      	bne.n	800a896 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800a884:	f107 0308 	add.w	r3, r7, #8
 800a888:	461a      	mov	r2, r3
 800a88a:	2104      	movs	r1, #4
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f004 fa71 	bl	800ed74 <VL53L0X_RdDWord>
 800a892:	4603      	mov	r3, r0
 800a894:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d10c      	bne.n	800a8b8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800a89e:	89bb      	ldrh	r3, [r7, #12]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d005      	beq.n	800a8b0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	89ba      	ldrh	r2, [r7, #12]
 800a8a8:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a8b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3710      	adds	r7, #16
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	7f1b      	ldrb	r3, [r3, #28]
 800a8d6:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	7bba      	ldrb	r2, [r7, #14]
 800a8dc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a8de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3714      	adds	r7, #20
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr

0800a8ee <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800a8ee:	b580      	push	{r7, lr}
 800a8f0:	b086      	sub	sp, #24
 800a8f2:	af00      	add	r7, sp, #0
 800a8f4:	6078      	str	r0, [r7, #4]
 800a8f6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 800a8fc:	f107 030e 	add.w	r3, r7, #14
 800a900:	461a      	mov	r2, r3
 800a902:	2120      	movs	r1, #32
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f004 f9ff 	bl	800ed08 <VL53L0X_RdWord>
 800a90a:	4603      	mov	r3, r0
 800a90c:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800a90e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d118      	bne.n	800a948 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800a916:	89fb      	ldrh	r3, [r7, #14]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d109      	bne.n	800a930 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6a1b      	ldr	r3, [r3, #32]
 800a920:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	693a      	ldr	r2, [r7, #16]
 800a926:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2200      	movs	r2, #0
 800a92c:	771a      	strb	r2, [r3, #28]
 800a92e:	e00b      	b.n	800a948 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800a930:	89fb      	ldrh	r3, [r7, #14]
 800a932:	00db      	lsls	r3, r3, #3
 800a934:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	693a      	ldr	r2, [r7, #16]
 800a93a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	693a      	ldr	r2, [r7, #16]
 800a940:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2201      	movs	r2, #1
 800a946:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a948:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3718      	adds	r7, #24
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <VL53L0X_SetRefCalibration>:

VL53L0X_Error VL53L0X_SetRefCalibration(VL53L0X_DEV Dev, uint8_t VhvSettings,
	uint8_t PhaseCal)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	460b      	mov	r3, r1
 800a95e:	70fb      	strb	r3, [r7, #3]
 800a960:	4613      	mov	r3, r2
 800a962:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a964:	2300      	movs	r3, #0
 800a966:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_ref_calibration(Dev, VhvSettings, PhaseCal);
 800a968:	78ba      	ldrb	r2, [r7, #2]
 800a96a:	78fb      	ldrb	r3, [r7, #3]
 800a96c:	4619      	mov	r1, r3
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f001 fd76 	bl	800c460 <VL53L0X_set_ref_calibration>
 800a974:	4603      	mov	r3, r0
 800a976:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800a978:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3710      	adds	r7, #16
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b086      	sub	sp, #24
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
 800a98c:	460b      	mov	r3, r1
 800a98e:	807b      	strh	r3, [r7, #2]
 800a990:	4613      	mov	r3, r2
 800a992:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a994:	2300      	movs	r3, #0
 800a996:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800a998:	2300      	movs	r3, #0
 800a99a:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800a99c:	2300      	movs	r3, #0
 800a99e:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800a9a4:	887b      	ldrh	r3, [r7, #2]
 800a9a6:	2b05      	cmp	r3, #5
 800a9a8:	d902      	bls.n	800a9b0 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a9aa:	23fc      	movs	r3, #252	@ 0xfc
 800a9ac:	75fb      	strb	r3, [r7, #23]
 800a9ae:	e05b      	b.n	800aa68 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 800a9b0:	787b      	ldrb	r3, [r7, #1]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d106      	bne.n	800a9c4 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	73bb      	strb	r3, [r7, #14]
 800a9c2:	e00a      	b.n	800a9da <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a9c4:	887b      	ldrh	r3, [r7, #2]
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	330c      	adds	r3, #12
 800a9ca:	009b      	lsls	r3, r3, #2
 800a9cc:	4413      	add	r3, r2
 800a9ce:	685b      	ldr	r3, [r3, #4]
 800a9d0:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800a9da:	887b      	ldrh	r3, [r7, #2]
 800a9dc:	2b05      	cmp	r3, #5
 800a9de:	d841      	bhi.n	800aa64 <VL53L0X_SetLimitCheckEnable+0xe0>
 800a9e0:	a201      	add	r2, pc, #4	@ (adr r2, 800a9e8 <VL53L0X_SetLimitCheckEnable+0x64>)
 800a9e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e6:	bf00      	nop
 800a9e8:	0800aa01 	.word	0x0800aa01
 800a9ec:	0800aa0b 	.word	0x0800aa0b
 800a9f0:	0800aa21 	.word	0x0800aa21
 800a9f4:	0800aa2b 	.word	0x0800aa2b
 800a9f8:	0800aa35 	.word	0x0800aa35
 800a9fc:	0800aa4d 	.word	0x0800aa4d

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	7bfa      	ldrb	r2, [r7, #15]
 800aa04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 800aa08:	e02e      	b.n	800aa68 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800aa0e:	b29b      	uxth	r3, r3
 800aa10:	461a      	mov	r2, r3
 800aa12:	2144      	movs	r1, #68	@ 0x44
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f004 f8ef 	bl	800ebf8 <VL53L0X_WrWord>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	75fb      	strb	r3, [r7, #23]

			break;
 800aa1e:	e023      	b.n	800aa68 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	7bfa      	ldrb	r2, [r7, #15]
 800aa24:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800aa28:	e01e      	b.n	800aa68 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	7bfa      	ldrb	r2, [r7, #15]
 800aa2e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800aa32:	e019      	b.n	800aa68 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800aa34:	7bbb      	ldrb	r3, [r7, #14]
 800aa36:	005b      	lsls	r3, r3, #1
 800aa38:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800aa3a:	7b7b      	ldrb	r3, [r7, #13]
 800aa3c:	22fe      	movs	r2, #254	@ 0xfe
 800aa3e:	2160      	movs	r1, #96	@ 0x60
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f004 f903 	bl	800ec4c <VL53L0X_UpdateByte>
 800aa46:	4603      	mov	r3, r0
 800aa48:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800aa4a:	e00d      	b.n	800aa68 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 800aa4c:	7bbb      	ldrb	r3, [r7, #14]
 800aa4e:	011b      	lsls	r3, r3, #4
 800aa50:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800aa52:	7b7b      	ldrb	r3, [r7, #13]
 800aa54:	22ef      	movs	r2, #239	@ 0xef
 800aa56:	2160      	movs	r1, #96	@ 0x60
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f004 f8f7 	bl	800ec4c <VL53L0X_UpdateByte>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800aa62:	e001      	b.n	800aa68 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa64:	23fc      	movs	r3, #252	@ 0xfc
 800aa66:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800aa68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d10f      	bne.n	800aa90 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 800aa70:	787b      	ldrb	r3, [r7, #1]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d106      	bne.n	800aa84 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800aa76:	887b      	ldrh	r3, [r7, #2]
 800aa78:	687a      	ldr	r2, [r7, #4]
 800aa7a:	4413      	add	r3, r2
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800aa82:	e005      	b.n	800aa90 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800aa84:	887b      	ldrh	r3, [r7, #2]
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	4413      	add	r3, r2
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aa90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3718      	adds	r7, #24
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b087      	sub	sp, #28
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	60f8      	str	r0, [r7, #12]
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	607a      	str	r2, [r7, #4]
 800aaa8:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800aaae:	897b      	ldrh	r3, [r7, #10]
 800aab0:	2b05      	cmp	r3, #5
 800aab2:	d905      	bls.n	800aac0 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aab4:	23fc      	movs	r3, #252	@ 0xfc
 800aab6:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2200      	movs	r2, #0
 800aabc:	701a      	strb	r2, [r3, #0]
 800aabe:	e008      	b.n	800aad2 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800aac0:	897b      	ldrh	r3, [r7, #10]
 800aac2:	68fa      	ldr	r2, [r7, #12]
 800aac4:	4413      	add	r3, r2
 800aac6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aaca:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	7dba      	ldrb	r2, [r7, #22]
 800aad0:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aad2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	371c      	adds	r7, #28
 800aada:	46bd      	mov	sp, r7
 800aadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae0:	4770      	bx	lr
	...

0800aae4 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b086      	sub	sp, #24
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	60f8      	str	r0, [r7, #12]
 800aaec:	460b      	mov	r3, r1
 800aaee:	607a      	str	r2, [r7, #4]
 800aaf0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800aaf6:	897b      	ldrh	r3, [r7, #10]
 800aaf8:	68fa      	ldr	r2, [r7, #12]
 800aafa:	4413      	add	r3, r2
 800aafc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab00:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800ab02:	7dbb      	ldrb	r3, [r7, #22]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d107      	bne.n	800ab18 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ab08:	897b      	ldrh	r3, [r7, #10]
 800ab0a:	68fa      	ldr	r2, [r7, #12]
 800ab0c:	330c      	adds	r3, #12
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	4413      	add	r3, r2
 800ab12:	687a      	ldr	r2, [r7, #4]
 800ab14:	605a      	str	r2, [r3, #4]
 800ab16:	e040      	b.n	800ab9a <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800ab18:	897b      	ldrh	r3, [r7, #10]
 800ab1a:	2b05      	cmp	r3, #5
 800ab1c:	d830      	bhi.n	800ab80 <VL53L0X_SetLimitCheckValue+0x9c>
 800ab1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab24 <VL53L0X_SetLimitCheckValue+0x40>)
 800ab20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab24:	0800ab3d 	.word	0x0800ab3d
 800ab28:	0800ab45 	.word	0x0800ab45
 800ab2c:	0800ab5b 	.word	0x0800ab5b
 800ab30:	0800ab63 	.word	0x0800ab63
 800ab34:	0800ab6b 	.word	0x0800ab6b
 800ab38:	0800ab6b 	.word	0x0800ab6b

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	687a      	ldr	r2, [r7, #4]
 800ab40:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800ab42:	e01f      	b.n	800ab84 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	2144      	movs	r1, #68	@ 0x44
 800ab4e:	68f8      	ldr	r0, [r7, #12]
 800ab50:	f004 f852 	bl	800ebf8 <VL53L0X_WrWord>
 800ab54:	4603      	mov	r3, r0
 800ab56:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800ab58:	e014      	b.n	800ab84 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	687a      	ldr	r2, [r7, #4]
 800ab5e:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 800ab60:	e010      	b.n	800ab84 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	687a      	ldr	r2, [r7, #4]
 800ab66:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800ab68:	e00c      	b.n	800ab84 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800ab6e:	b29b      	uxth	r3, r3
 800ab70:	461a      	mov	r2, r3
 800ab72:	2164      	movs	r1, #100	@ 0x64
 800ab74:	68f8      	ldr	r0, [r7, #12]
 800ab76:	f004 f83f 	bl	800ebf8 <VL53L0X_WrWord>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800ab7e:	e001      	b.n	800ab84 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ab80:	23fc      	movs	r3, #252	@ 0xfc
 800ab82:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800ab84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d106      	bne.n	800ab9a <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ab8c:	897b      	ldrh	r3, [r7, #10]
 800ab8e:	68fa      	ldr	r2, [r7, #12]
 800ab90:	330c      	adds	r3, #12
 800ab92:	009b      	lsls	r3, r3, #2
 800ab94:	4413      	add	r3, r2
 800ab96:	687a      	ldr	r2, [r7, #4]
 800ab98:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ab9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ab9e:	4618      	mov	r0, r3
 800aba0:	3718      	adds	r7, #24
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}
 800aba6:	bf00      	nop

0800aba8 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b088      	sub	sp, #32
 800abac:	af00      	add	r7, sp, #0
 800abae:	60f8      	str	r0, [r7, #12]
 800abb0:	460b      	mov	r3, r1
 800abb2:	607a      	str	r2, [r7, #4]
 800abb4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800abb6:	2300      	movs	r3, #0
 800abb8:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800abba:	2300      	movs	r3, #0
 800abbc:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800abbe:	897b      	ldrh	r3, [r7, #10]
 800abc0:	2b05      	cmp	r3, #5
 800abc2:	d847      	bhi.n	800ac54 <VL53L0X_GetLimitCheckValue+0xac>
 800abc4:	a201      	add	r2, pc, #4	@ (adr r2, 800abcc <VL53L0X_GetLimitCheckValue+0x24>)
 800abc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abca:	bf00      	nop
 800abcc:	0800abe5 	.word	0x0800abe5
 800abd0:	0800abf1 	.word	0x0800abf1
 800abd4:	0800ac17 	.word	0x0800ac17
 800abd8:	0800ac23 	.word	0x0800ac23
 800abdc:	0800ac2f 	.word	0x0800ac2f
 800abe0:	0800ac2f 	.word	0x0800ac2f

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abe8:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800abea:	2300      	movs	r3, #0
 800abec:	77bb      	strb	r3, [r7, #30]
		break;
 800abee:	e033      	b.n	800ac58 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800abf0:	f107 0316 	add.w	r3, r7, #22
 800abf4:	461a      	mov	r2, r3
 800abf6:	2144      	movs	r1, #68	@ 0x44
 800abf8:	68f8      	ldr	r0, [r7, #12]
 800abfa:	f004 f885 	bl	800ed08 <VL53L0X_RdWord>
 800abfe:	4603      	mov	r3, r0
 800ac00:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800ac02:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d102      	bne.n	800ac10 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800ac0a:	8afb      	ldrh	r3, [r7, #22]
 800ac0c:	025b      	lsls	r3, r3, #9
 800ac0e:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800ac10:	2301      	movs	r3, #1
 800ac12:	77bb      	strb	r3, [r7, #30]
		break;
 800ac14:	e020      	b.n	800ac58 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac1a:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	77bb      	strb	r3, [r7, #30]
		break;
 800ac20:	e01a      	b.n	800ac58 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac26:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 800ac28:	2300      	movs	r3, #0
 800ac2a:	77bb      	strb	r3, [r7, #30]
		break;
 800ac2c:	e014      	b.n	800ac58 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800ac2e:	f107 0316 	add.w	r3, r7, #22
 800ac32:	461a      	mov	r2, r3
 800ac34:	2164      	movs	r1, #100	@ 0x64
 800ac36:	68f8      	ldr	r0, [r7, #12]
 800ac38:	f004 f866 	bl	800ed08 <VL53L0X_RdWord>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800ac40:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d102      	bne.n	800ac4e <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800ac48:	8afb      	ldrh	r3, [r7, #22]
 800ac4a:	025b      	lsls	r3, r3, #9
 800ac4c:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	77bb      	strb	r3, [r7, #30]
		break;
 800ac52:	e001      	b.n	800ac58 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ac54:	23fc      	movs	r3, #252	@ 0xfc
 800ac56:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ac58:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d12a      	bne.n	800acb6 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 800ac60:	7fbb      	ldrb	r3, [r7, #30]
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	d124      	bne.n	800acb0 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800ac66:	69bb      	ldr	r3, [r7, #24]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d110      	bne.n	800ac8e <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 800ac6c:	897b      	ldrh	r3, [r7, #10]
 800ac6e:	68fa      	ldr	r2, [r7, #12]
 800ac70:	330c      	adds	r3, #12
 800ac72:	009b      	lsls	r3, r3, #2
 800ac74:	4413      	add	r3, r2
 800ac76:	685b      	ldr	r3, [r3, #4]
 800ac78:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	69ba      	ldr	r2, [r7, #24]
 800ac7e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800ac80:	897b      	ldrh	r3, [r7, #10]
 800ac82:	68fa      	ldr	r2, [r7, #12]
 800ac84:	4413      	add	r3, r2
 800ac86:	2200      	movs	r2, #0
 800ac88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800ac8c:	e013      	b.n	800acb6 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	69ba      	ldr	r2, [r7, #24]
 800ac92:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800ac94:	897b      	ldrh	r3, [r7, #10]
 800ac96:	68fa      	ldr	r2, [r7, #12]
 800ac98:	330c      	adds	r3, #12
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	4413      	add	r3, r2
 800ac9e:	69ba      	ldr	r2, [r7, #24]
 800aca0:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800aca2:	897b      	ldrh	r3, [r7, #10]
 800aca4:	68fa      	ldr	r2, [r7, #12]
 800aca6:	4413      	add	r3, r2
 800aca8:	2201      	movs	r2, #1
 800acaa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800acae:	e002      	b.n	800acb6 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	69ba      	ldr	r2, [r7, #24]
 800acb4:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800acb6:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800acba:	4618      	mov	r0, r3
 800acbc:	3720      	adds	r7, #32
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}
 800acc2:	bf00      	nop

0800acc4 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b084      	sub	sp, #16
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
 800accc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800acce:	2300      	movs	r3, #0
 800acd0:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800acd2:	f107 030e 	add.w	r3, r7, #14
 800acd6:	461a      	mov	r2, r3
 800acd8:	2101      	movs	r1, #1
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	f003 ffea 	bl	800ecb4 <VL53L0X_RdByte>
 800ace0:	4603      	mov	r3, r0
 800ace2:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800ace4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d10e      	bne.n	800ad0a <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 800acec:	7bba      	ldrb	r2, [r7, #14]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 800acf4:	7bbb      	ldrb	r3, [r7, #14]
 800acf6:	b25b      	sxtb	r3, r3
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	da03      	bge.n	800ad04 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	2201      	movs	r2, #1
 800ad00:	701a      	strb	r2, [r3, #0]
 800ad02:	e002      	b.n	800ad0a <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	2200      	movs	r2, #0
 800ad08:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800ad0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d104      	bne.n	800ad1c <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	781a      	ldrb	r2, [r3, #0]
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ad1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3710      	adds	r7, #16
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ad30:	2300      	movs	r3, #0
 800ad32:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800ad34:	f107 030e 	add.w	r3, r7, #14
 800ad38:	4619      	mov	r1, r3
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f7ff fbbc 	bl	800a4b8 <VL53L0X_GetDeviceMode>
 800ad40:	4603      	mov	r3, r0
 800ad42:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800ad44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d107      	bne.n	800ad5c <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800ad4c:	7bbb      	ldrb	r3, [r7, #14]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d104      	bne.n	800ad5c <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 f898 	bl	800ae88 <VL53L0X_StartMeasurement>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800ad5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d104      	bne.n	800ad6e <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f001 fb9e 	bl	800c4a6 <VL53L0X_measurement_poll_for_completion>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800ad6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d106      	bne.n	800ad84 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800ad76:	7bbb      	ldrb	r3, [r7, #14]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d103      	bne.n	800ad84 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2203      	movs	r2, #3
 800ad80:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800ad84:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3710      	adds	r7, #16
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}

0800ad90 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b086      	sub	sp, #24
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	60f8      	str	r0, [r7, #12]
 800ad98:	60b9      	str	r1, [r7, #8]
 800ad9a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 800ada0:	2301      	movs	r3, #1
 800ada2:	687a      	ldr	r2, [r7, #4]
 800ada4:	68b9      	ldr	r1, [r7, #8]
 800ada6:	68f8      	ldr	r0, [r7, #12]
 800ada8:	f001 fb1d 	bl	800c3e6 <VL53L0X_perform_ref_calibration>
 800adac:	4603      	mov	r3, r0
 800adae:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 800adb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	3718      	adds	r7, #24
 800adb8:	46bd      	mov	sp, r7
 800adba:	bd80      	pop	{r7, pc}

0800adbc <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b086      	sub	sp, #24
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
 800adc4:	460b      	mov	r3, r1
 800adc6:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800adc8:	2300      	movs	r3, #0
 800adca:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800add2:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800add4:	7dbb      	ldrb	r3, [r7, #22]
 800add6:	2b01      	cmp	r3, #1
 800add8:	d005      	beq.n	800ade6 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800adda:	7dbb      	ldrb	r3, [r7, #22]
 800addc:	2b02      	cmp	r3, #2
 800adde:	d002      	beq.n	800ade6 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800ade0:	7dbb      	ldrb	r3, [r7, #22]
 800ade2:	2b03      	cmp	r3, #3
 800ade4:	d147      	bne.n	800ae76 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800ade6:	f107 030c 	add.w	r3, r7, #12
 800adea:	f107 0210 	add.w	r2, r7, #16
 800adee:	2101      	movs	r1, #1
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f000 fbb9 	bl	800b568 <VL53L0X_GetInterruptThresholds>
 800adf6:	4603      	mov	r3, r0
 800adf8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800ae00:	d803      	bhi.n	800ae0a <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800ae02:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800ae04:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800ae08:	d935      	bls.n	800ae76 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 800ae0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d131      	bne.n	800ae76 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800ae12:	78fb      	ldrb	r3, [r7, #3]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d006      	beq.n	800ae26 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 800ae18:	491a      	ldr	r1, [pc, #104]	@ (800ae84 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f002 ffb2 	bl	800dd84 <VL53L0X_load_tuning_settings>
 800ae20:	4603      	mov	r3, r0
 800ae22:	75fb      	strb	r3, [r7, #23]
 800ae24:	e027      	b.n	800ae76 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800ae26:	2204      	movs	r2, #4
 800ae28:	21ff      	movs	r1, #255	@ 0xff
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f003 fec0 	bl	800ebb0 <VL53L0X_WrByte>
 800ae30:	4603      	mov	r3, r0
 800ae32:	461a      	mov	r2, r3
 800ae34:	7dfb      	ldrb	r3, [r7, #23]
 800ae36:	4313      	orrs	r3, r2
 800ae38:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	2170      	movs	r1, #112	@ 0x70
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f003 feb6 	bl	800ebb0 <VL53L0X_WrByte>
 800ae44:	4603      	mov	r3, r0
 800ae46:	461a      	mov	r2, r3
 800ae48:	7dfb      	ldrb	r3, [r7, #23]
 800ae4a:	4313      	orrs	r3, r2
 800ae4c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800ae4e:	2200      	movs	r2, #0
 800ae50:	21ff      	movs	r1, #255	@ 0xff
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f003 feac 	bl	800ebb0 <VL53L0X_WrByte>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	7dfb      	ldrb	r3, [r7, #23]
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800ae62:	2200      	movs	r2, #0
 800ae64:	2180      	movs	r1, #128	@ 0x80
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f003 fea2 	bl	800ebb0 <VL53L0X_WrByte>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	461a      	mov	r2, r3
 800ae70:	7dfb      	ldrb	r3, [r7, #23]
 800ae72:	4313      	orrs	r3, r2
 800ae74:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800ae76:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	3718      	adds	r7, #24
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	20000404 	.word	0x20000404

0800ae88 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b086      	sub	sp, #24
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae90:	2300      	movs	r3, #0
 800ae92:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800ae94:	2301      	movs	r3, #1
 800ae96:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800ae98:	f107 030e 	add.w	r3, r7, #14
 800ae9c:	4619      	mov	r1, r3
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f7ff fb0a 	bl	800a4b8 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800aea4:	2201      	movs	r2, #1
 800aea6:	2180      	movs	r1, #128	@ 0x80
 800aea8:	6878      	ldr	r0, [r7, #4]
 800aeaa:	f003 fe81 	bl	800ebb0 <VL53L0X_WrByte>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	21ff      	movs	r1, #255	@ 0xff
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f003 fe7a 	bl	800ebb0 <VL53L0X_WrByte>
 800aebc:	4603      	mov	r3, r0
 800aebe:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800aec0:	2200      	movs	r2, #0
 800aec2:	2100      	movs	r1, #0
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f003 fe73 	bl	800ebb0 <VL53L0X_WrByte>
 800aeca:	4603      	mov	r3, r0
 800aecc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 800aed4:	461a      	mov	r2, r3
 800aed6:	2191      	movs	r1, #145	@ 0x91
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f003 fe69 	bl	800ebb0 <VL53L0X_WrByte>
 800aede:	4603      	mov	r3, r0
 800aee0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800aee2:	2201      	movs	r2, #1
 800aee4:	2100      	movs	r1, #0
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f003 fe62 	bl	800ebb0 <VL53L0X_WrByte>
 800aeec:	4603      	mov	r3, r0
 800aeee:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800aef0:	2200      	movs	r2, #0
 800aef2:	21ff      	movs	r1, #255	@ 0xff
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f003 fe5b 	bl	800ebb0 <VL53L0X_WrByte>
 800aefa:	4603      	mov	r3, r0
 800aefc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800aefe:	2200      	movs	r2, #0
 800af00:	2180      	movs	r1, #128	@ 0x80
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f003 fe54 	bl	800ebb0 <VL53L0X_WrByte>
 800af08:	4603      	mov	r3, r0
 800af0a:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800af0c:	7bbb      	ldrb	r3, [r7, #14]
 800af0e:	2b03      	cmp	r3, #3
 800af10:	d054      	beq.n	800afbc <VL53L0X_StartMeasurement+0x134>
 800af12:	2b03      	cmp	r3, #3
 800af14:	dc6c      	bgt.n	800aff0 <VL53L0X_StartMeasurement+0x168>
 800af16:	2b00      	cmp	r3, #0
 800af18:	d002      	beq.n	800af20 <VL53L0X_StartMeasurement+0x98>
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d034      	beq.n	800af88 <VL53L0X_StartMeasurement+0x100>
 800af1e:	e067      	b.n	800aff0 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800af20:	2201      	movs	r2, #1
 800af22:	2100      	movs	r1, #0
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f003 fe43 	bl	800ebb0 <VL53L0X_WrByte>
 800af2a:	4603      	mov	r3, r0
 800af2c:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800af2e:	7bfb      	ldrb	r3, [r7, #15]
 800af30:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800af32:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d15d      	bne.n	800aff6 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800af3a:	2300      	movs	r3, #0
 800af3c:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d008      	beq.n	800af56 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800af44:	f107 030d 	add.w	r3, r7, #13
 800af48:	461a      	mov	r2, r3
 800af4a:	2100      	movs	r1, #0
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f003 feb1 	bl	800ecb4 <VL53L0X_RdByte>
 800af52:	4603      	mov	r3, r0
 800af54:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	3301      	adds	r3, #1
 800af5a:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800af5c:	7b7a      	ldrb	r2, [r7, #13]
 800af5e:	7bfb      	ldrb	r3, [r7, #15]
 800af60:	4013      	ands	r3, r2
 800af62:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800af64:	7bfa      	ldrb	r2, [r7, #15]
 800af66:	429a      	cmp	r2, r3
 800af68:	d107      	bne.n	800af7a <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800af6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d103      	bne.n	800af7a <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800af78:	d3e1      	bcc.n	800af3e <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800af80:	d339      	bcc.n	800aff6 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800af82:	23f9      	movs	r3, #249	@ 0xf9
 800af84:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800af86:	e036      	b.n	800aff6 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800af88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d105      	bne.n	800af9c <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800af90:	2101      	movs	r1, #1
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f7ff ff12 	bl	800adbc <VL53L0X_CheckAndLoadInterruptSettings>
 800af98:	4603      	mov	r3, r0
 800af9a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800af9c:	2202      	movs	r2, #2
 800af9e:	2100      	movs	r1, #0
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f003 fe05 	bl	800ebb0 <VL53L0X_WrByte>
 800afa6:	4603      	mov	r3, r0
 800afa8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800afaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d123      	bne.n	800affa <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2204      	movs	r2, #4
 800afb6:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800afba:	e01e      	b.n	800affa <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800afbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d105      	bne.n	800afd0 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800afc4:	2101      	movs	r1, #1
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f7ff fef8 	bl	800adbc <VL53L0X_CheckAndLoadInterruptSettings>
 800afcc:	4603      	mov	r3, r0
 800afce:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800afd0:	2204      	movs	r2, #4
 800afd2:	2100      	movs	r1, #0
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f003 fdeb 	bl	800ebb0 <VL53L0X_WrByte>
 800afda:	4603      	mov	r3, r0
 800afdc:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800afde:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d10b      	bne.n	800affe <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	2204      	movs	r2, #4
 800afea:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800afee:	e006      	b.n	800affe <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800aff0:	23f8      	movs	r3, #248	@ 0xf8
 800aff2:	75fb      	strb	r3, [r7, #23]
 800aff4:	e004      	b.n	800b000 <VL53L0X_StartMeasurement+0x178>
		break;
 800aff6:	bf00      	nop
 800aff8:	e002      	b.n	800b000 <VL53L0X_StartMeasurement+0x178>
		break;
 800affa:	bf00      	nop
 800affc:	e000      	b.n	800b000 <VL53L0X_StartMeasurement+0x178>
		break;
 800affe:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800b000:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b004:	4618      	mov	r0, r3
 800b006:	3718      	adds	r7, #24
 800b008:	46bd      	mov	sp, r7
 800b00a:	bd80      	pop	{r7, pc}

0800b00c <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b084      	sub	sp, #16
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b016:	2300      	movs	r3, #0
 800b018:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800b020:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800b022:	7bbb      	ldrb	r3, [r7, #14]
 800b024:	2b04      	cmp	r3, #4
 800b026:	d112      	bne.n	800b04e <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800b028:	f107 0308 	add.w	r3, r7, #8
 800b02c:	4619      	mov	r1, r3
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 fb0e 	bl	800b650 <VL53L0X_GetInterruptMaskStatus>
 800b034:	4603      	mov	r3, r0
 800b036:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	2b04      	cmp	r3, #4
 800b03c:	d103      	bne.n	800b046 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	2201      	movs	r2, #1
 800b042:	701a      	strb	r2, [r3, #0]
 800b044:	e01c      	b.n	800b080 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	2200      	movs	r2, #0
 800b04a:	701a      	strb	r2, [r3, #0]
 800b04c:	e018      	b.n	800b080 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800b04e:	f107 030d 	add.w	r3, r7, #13
 800b052:	461a      	mov	r2, r3
 800b054:	2114      	movs	r1, #20
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f003 fe2c 	bl	800ecb4 <VL53L0X_RdByte>
 800b05c:	4603      	mov	r3, r0
 800b05e:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800b060:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d10b      	bne.n	800b080 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800b068:	7b7b      	ldrb	r3, [r7, #13]
 800b06a:	f003 0301 	and.w	r3, r3, #1
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d003      	beq.n	800b07a <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	2201      	movs	r2, #1
 800b076:	701a      	strb	r2, [r3, #0]
 800b078:	e002      	b.n	800b080 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	2200      	movs	r2, #0
 800b07e:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b080:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b084:	4618      	mov	r0, r3
 800b086:	3710      	adds	r7, #16
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800b08c:	b5b0      	push	{r4, r5, r7, lr}
 800b08e:	b096      	sub	sp, #88	@ 0x58
 800b090:	af02      	add	r7, sp, #8
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b096:	2300      	movs	r3, #0
 800b098:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800b09c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800b0a0:	230c      	movs	r3, #12
 800b0a2:	2114      	movs	r1, #20
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f003 fd57 	bl	800eb58 <VL53L0X_ReadMulti>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800b0b0:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	f040 80c8 	bne.w	800b24a <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800b0c6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b0ca:	021b      	lsls	r3, r3, #8
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b0d2:	4413      	add	r3, r2
 800b0d4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800b0de:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b0e2:	021b      	lsls	r3, r3, #8
 800b0e4:	b29b      	uxth	r3, r3
 800b0e6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800b0ea:	4413      	add	r3, r2
 800b0ec:	b29b      	uxth	r3, r3
 800b0ee:	025b      	lsls	r3, r3, #9
 800b0f0:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0f6:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800b0f8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b0fc:	021b      	lsls	r3, r3, #8
 800b0fe:	b29b      	uxth	r3, r3
 800b100:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800b104:	4413      	add	r3, r2
 800b106:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800b10a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800b10e:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800b114:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b118:	021b      	lsls	r3, r3, #8
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b120:	4413      	add	r3, r2
 800b122:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b12c:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800b12e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b132:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 800b13c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800b144:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800b148:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b14a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b14e:	d046      	beq.n	800b1de <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800b150:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b152:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800b156:	fb02 f303 	mul.w	r3, r2, r3
 800b15a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b15e:	4a58      	ldr	r2, [pc, #352]	@ (800b2c0 <VL53L0X_GetRangingMeasurementData+0x234>)
 800b160:	fb82 1203 	smull	r1, r2, r2, r3
 800b164:	1192      	asrs	r2, r2, #6
 800b166:	17db      	asrs	r3, r3, #31
 800b168:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800b16a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6a1b      	ldr	r3, [r3, #32]
 800b172:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	7f1b      	ldrb	r3, [r3, #28]
 800b178:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800b17c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b180:	2b00      	cmp	r3, #0
 800b182:	d02c      	beq.n	800b1de <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800b184:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800b186:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b18a:	fb02 f303 	mul.w	r3, r2, r3
 800b18e:	121a      	asrs	r2, r3, #8
					<= 0) {
 800b190:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 800b192:	429a      	cmp	r2, r3
 800b194:	d10d      	bne.n	800b1b2 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 800b196:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d004      	beq.n	800b1a8 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 800b19e:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 800b1a2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800b1a6:	e016      	b.n	800b1d6 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 800b1a8:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 800b1ac:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800b1b0:	e011      	b.n	800b1d6 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800b1b2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800b1b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1b8:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800b1bc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800b1be:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800b1c2:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800b1c6:	121b      	asrs	r3, r3, #8
 800b1c8:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800b1ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1cc:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800b1ce:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800b1d2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800b1d6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800b1da:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800b1de:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00d      	beq.n	800b202 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800b1e6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800b1ea:	089b      	lsrs	r3, r3, #2
 800b1ec:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800b1f2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800b1f6:	b2db      	uxtb	r3, r3
 800b1f8:	019b      	lsls	r3, r3, #6
 800b1fa:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	75da      	strb	r2, [r3, #23]
 800b200:	e006      	b.n	800b210 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800b208:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	2200      	movs	r2, #0
 800b20e:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800b210:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b214:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800b218:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 800b21c:	9301      	str	r3, [sp, #4]
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	9300      	str	r3, [sp, #0]
 800b222:	4613      	mov	r3, r2
 800b224:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f003 fa4a 	bl	800e6c0 <VL53L0X_get_pal_range_status>
 800b22c:	4603      	mov	r3, r0
 800b22e:	461a      	mov	r2, r3
 800b230:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b234:	4313      	orrs	r3, r2
 800b236:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800b23a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d103      	bne.n	800b24a <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800b242:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b24a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d12f      	bne.n	800b2b2 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f107 040c 	add.w	r4, r7, #12
 800b258:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 800b25c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b25e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b260:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b264:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800b26c:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800b272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800b27a:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800b280:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800b286:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800b28c:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800b292:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800b298:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 800b2a2:	f107 050c 	add.w	r5, r7, #12
 800b2a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b2a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b2aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b2ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b2b2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	3750      	adds	r7, #80	@ 0x50
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	bdb0      	pop	{r4, r5, r7, pc}
 800b2be:	bf00      	nop
 800b2c0:	10624dd3 	.word	0x10624dd3

0800b2c4 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b084      	sub	sp, #16
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800b2d2:	2100      	movs	r1, #0
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f7ff f8c3 	bl	800a460 <VL53L0X_SetDeviceMode>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b2de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d104      	bne.n	800b2f0 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f7ff fd1e 	bl	800ad28 <VL53L0X_PerformSingleMeasurement>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800b2f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d105      	bne.n	800b304 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800b2f8:	6839      	ldr	r1, [r7, #0]
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f7ff fec6 	bl	800b08c <VL53L0X_GetRangingMeasurementData>
 800b300:	4603      	mov	r3, r0
 800b302:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800b304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d105      	bne.n	800b318 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b30c:	2100      	movs	r1, #0
 800b30e:	6878      	ldr	r0, [r7, #4]
 800b310:	f000 f95e 	bl	800b5d0 <VL53L0X_ClearInterruptMask>
 800b314:	4603      	mov	r3, r0
 800b316:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800b318:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b31c:	4618      	mov	r0, r3
 800b31e:	3710      	adds	r7, #16
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}

0800b324 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b084      	sub	sp, #16
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	4608      	mov	r0, r1
 800b32e:	4611      	mov	r1, r2
 800b330:	461a      	mov	r2, r3
 800b332:	4603      	mov	r3, r0
 800b334:	70fb      	strb	r3, [r7, #3]
 800b336:	460b      	mov	r3, r1
 800b338:	70bb      	strb	r3, [r7, #2]
 800b33a:	4613      	mov	r3, r2
 800b33c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b33e:	2300      	movs	r3, #0
 800b340:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800b342:	78fb      	ldrb	r3, [r7, #3]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d002      	beq.n	800b34e <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800b348:	23f6      	movs	r3, #246	@ 0xf6
 800b34a:	73fb      	strb	r3, [r7, #15]
 800b34c:	e105      	b.n	800b55a <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800b34e:	78bb      	ldrb	r3, [r7, #2]
 800b350:	2b14      	cmp	r3, #20
 800b352:	d110      	bne.n	800b376 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800b354:	7e3b      	ldrb	r3, [r7, #24]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d102      	bne.n	800b360 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800b35a:	2310      	movs	r3, #16
 800b35c:	73bb      	strb	r3, [r7, #14]
 800b35e:	e001      	b.n	800b364 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800b360:	2301      	movs	r3, #1
 800b362:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800b364:	7bbb      	ldrb	r3, [r7, #14]
 800b366:	461a      	mov	r2, r3
 800b368:	2184      	movs	r1, #132	@ 0x84
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	f003 fc20 	bl	800ebb0 <VL53L0X_WrByte>
 800b370:	4603      	mov	r3, r0
 800b372:	73fb      	strb	r3, [r7, #15]
 800b374:	e0f1      	b.n	800b55a <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800b376:	78bb      	ldrb	r3, [r7, #2]
 800b378:	2b15      	cmp	r3, #21
 800b37a:	f040 8097 	bne.w	800b4ac <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b37e:	2201      	movs	r2, #1
 800b380:	21ff      	movs	r1, #255	@ 0xff
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f003 fc14 	bl	800ebb0 <VL53L0X_WrByte>
 800b388:	4603      	mov	r3, r0
 800b38a:	461a      	mov	r2, r3
 800b38c:	7bfb      	ldrb	r3, [r7, #15]
 800b38e:	4313      	orrs	r3, r2
 800b390:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b392:	2200      	movs	r2, #0
 800b394:	2100      	movs	r1, #0
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f003 fc0a 	bl	800ebb0 <VL53L0X_WrByte>
 800b39c:	4603      	mov	r3, r0
 800b39e:	461a      	mov	r2, r3
 800b3a0:	7bfb      	ldrb	r3, [r7, #15]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	21ff      	movs	r1, #255	@ 0xff
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f003 fc00 	bl	800ebb0 <VL53L0X_WrByte>
 800b3b0:	4603      	mov	r3, r0
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	7bfb      	ldrb	r3, [r7, #15]
 800b3b6:	4313      	orrs	r3, r2
 800b3b8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	2180      	movs	r1, #128	@ 0x80
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f003 fbf6 	bl	800ebb0 <VL53L0X_WrByte>
 800b3c4:	4603      	mov	r3, r0
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ca:	4313      	orrs	r3, r2
 800b3cc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800b3ce:	2202      	movs	r2, #2
 800b3d0:	2185      	movs	r1, #133	@ 0x85
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f003 fbec 	bl	800ebb0 <VL53L0X_WrByte>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	461a      	mov	r2, r3
 800b3dc:	7bfb      	ldrb	r3, [r7, #15]
 800b3de:	4313      	orrs	r3, r2
 800b3e0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800b3e2:	2204      	movs	r2, #4
 800b3e4:	21ff      	movs	r1, #255	@ 0xff
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f003 fbe2 	bl	800ebb0 <VL53L0X_WrByte>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	7bfb      	ldrb	r3, [r7, #15]
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	21cd      	movs	r1, #205	@ 0xcd
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f003 fbd8 	bl	800ebb0 <VL53L0X_WrByte>
 800b400:	4603      	mov	r3, r0
 800b402:	461a      	mov	r2, r3
 800b404:	7bfb      	ldrb	r3, [r7, #15]
 800b406:	4313      	orrs	r3, r2
 800b408:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800b40a:	2211      	movs	r2, #17
 800b40c:	21cc      	movs	r1, #204	@ 0xcc
 800b40e:	6878      	ldr	r0, [r7, #4]
 800b410:	f003 fbce 	bl	800ebb0 <VL53L0X_WrByte>
 800b414:	4603      	mov	r3, r0
 800b416:	461a      	mov	r2, r3
 800b418:	7bfb      	ldrb	r3, [r7, #15]
 800b41a:	4313      	orrs	r3, r2
 800b41c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800b41e:	2207      	movs	r2, #7
 800b420:	21ff      	movs	r1, #255	@ 0xff
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f003 fbc4 	bl	800ebb0 <VL53L0X_WrByte>
 800b428:	4603      	mov	r3, r0
 800b42a:	461a      	mov	r2, r3
 800b42c:	7bfb      	ldrb	r3, [r7, #15]
 800b42e:	4313      	orrs	r3, r2
 800b430:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800b432:	2200      	movs	r2, #0
 800b434:	21be      	movs	r1, #190	@ 0xbe
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f003 fbba 	bl	800ebb0 <VL53L0X_WrByte>
 800b43c:	4603      	mov	r3, r0
 800b43e:	461a      	mov	r2, r3
 800b440:	7bfb      	ldrb	r3, [r7, #15]
 800b442:	4313      	orrs	r3, r2
 800b444:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800b446:	2206      	movs	r2, #6
 800b448:	21ff      	movs	r1, #255	@ 0xff
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f003 fbb0 	bl	800ebb0 <VL53L0X_WrByte>
 800b450:	4603      	mov	r3, r0
 800b452:	461a      	mov	r2, r3
 800b454:	7bfb      	ldrb	r3, [r7, #15]
 800b456:	4313      	orrs	r3, r2
 800b458:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800b45a:	2209      	movs	r2, #9
 800b45c:	21cc      	movs	r1, #204	@ 0xcc
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f003 fba6 	bl	800ebb0 <VL53L0X_WrByte>
 800b464:	4603      	mov	r3, r0
 800b466:	461a      	mov	r2, r3
 800b468:	7bfb      	ldrb	r3, [r7, #15]
 800b46a:	4313      	orrs	r3, r2
 800b46c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b46e:	2200      	movs	r2, #0
 800b470:	21ff      	movs	r1, #255	@ 0xff
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f003 fb9c 	bl	800ebb0 <VL53L0X_WrByte>
 800b478:	4603      	mov	r3, r0
 800b47a:	461a      	mov	r2, r3
 800b47c:	7bfb      	ldrb	r3, [r7, #15]
 800b47e:	4313      	orrs	r3, r2
 800b480:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b482:	2201      	movs	r2, #1
 800b484:	21ff      	movs	r1, #255	@ 0xff
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f003 fb92 	bl	800ebb0 <VL53L0X_WrByte>
 800b48c:	4603      	mov	r3, r0
 800b48e:	461a      	mov	r2, r3
 800b490:	7bfb      	ldrb	r3, [r7, #15]
 800b492:	4313      	orrs	r3, r2
 800b494:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b496:	2200      	movs	r2, #0
 800b498:	2100      	movs	r1, #0
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f003 fb88 	bl	800ebb0 <VL53L0X_WrByte>
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	461a      	mov	r2, r3
 800b4a4:	7bfb      	ldrb	r3, [r7, #15]
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	73fb      	strb	r3, [r7, #15]
 800b4aa:	e056      	b.n	800b55a <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800b4ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d120      	bne.n	800b4f6 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 800b4b4:	787b      	ldrb	r3, [r7, #1]
 800b4b6:	2b04      	cmp	r3, #4
 800b4b8:	d81b      	bhi.n	800b4f2 <VL53L0X_SetGpioConfig+0x1ce>
 800b4ba:	a201      	add	r2, pc, #4	@ (adr r2, 800b4c0 <VL53L0X_SetGpioConfig+0x19c>)
 800b4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4c0:	0800b4d5 	.word	0x0800b4d5
 800b4c4:	0800b4db 	.word	0x0800b4db
 800b4c8:	0800b4e1 	.word	0x0800b4e1
 800b4cc:	0800b4e7 	.word	0x0800b4e7
 800b4d0:	0800b4ed 	.word	0x0800b4ed
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	73bb      	strb	r3, [r7, #14]
				break;
 800b4d8:	e00d      	b.n	800b4f6 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800b4da:	2301      	movs	r3, #1
 800b4dc:	73bb      	strb	r3, [r7, #14]
				break;
 800b4de:	e00a      	b.n	800b4f6 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800b4e0:	2302      	movs	r3, #2
 800b4e2:	73bb      	strb	r3, [r7, #14]
				break;
 800b4e4:	e007      	b.n	800b4f6 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800b4e6:	2303      	movs	r3, #3
 800b4e8:	73bb      	strb	r3, [r7, #14]
				break;
 800b4ea:	e004      	b.n	800b4f6 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800b4ec:	2304      	movs	r3, #4
 800b4ee:	73bb      	strb	r3, [r7, #14]
				break;
 800b4f0:	e001      	b.n	800b4f6 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 800b4f2:	23f5      	movs	r3, #245	@ 0xf5
 800b4f4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 800b4f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d107      	bne.n	800b50e <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800b4fe:	7bbb      	ldrb	r3, [r7, #14]
 800b500:	461a      	mov	r2, r3
 800b502:	210a      	movs	r1, #10
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	f003 fb53 	bl	800ebb0 <VL53L0X_WrByte>
 800b50a:	4603      	mov	r3, r0
 800b50c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800b50e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d10f      	bne.n	800b536 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800b516:	7e3b      	ldrb	r3, [r7, #24]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d102      	bne.n	800b522 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 800b51c:	2300      	movs	r3, #0
 800b51e:	73bb      	strb	r3, [r7, #14]
 800b520:	e001      	b.n	800b526 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 800b522:	2310      	movs	r3, #16
 800b524:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800b526:	7bbb      	ldrb	r3, [r7, #14]
 800b528:	22ef      	movs	r2, #239	@ 0xef
 800b52a:	2184      	movs	r1, #132	@ 0x84
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	f003 fb8d 	bl	800ec4c <VL53L0X_UpdateByte>
 800b532:	4603      	mov	r3, r0
 800b534:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800b536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d103      	bne.n	800b546 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	787a      	ldrb	r2, [r7, #1]
 800b542:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800b546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d105      	bne.n	800b55a <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b54e:	2100      	movs	r1, #0
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f000 f83d 	bl	800b5d0 <VL53L0X_ClearInterruptMask>
 800b556:	4603      	mov	r3, r0
 800b558:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b55a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3710      	adds	r7, #16
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop

0800b568 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b086      	sub	sp, #24
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	60f8      	str	r0, [r7, #12]
 800b570:	607a      	str	r2, [r7, #4]
 800b572:	603b      	str	r3, [r7, #0]
 800b574:	460b      	mov	r3, r1
 800b576:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b578:	2300      	movs	r3, #0
 800b57a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800b57c:	f107 0314 	add.w	r3, r7, #20
 800b580:	461a      	mov	r2, r3
 800b582:	210e      	movs	r1, #14
 800b584:	68f8      	ldr	r0, [r7, #12]
 800b586:	f003 fbbf 	bl	800ed08 <VL53L0X_RdWord>
 800b58a:	4603      	mov	r3, r0
 800b58c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800b58e:	8abb      	ldrh	r3, [r7, #20]
 800b590:	045a      	lsls	r2, r3, #17
 800b592:	4b0e      	ldr	r3, [pc, #56]	@ (800b5cc <VL53L0X_GetInterruptThresholds+0x64>)
 800b594:	4013      	ands	r3, r2
 800b596:	687a      	ldr	r2, [r7, #4]
 800b598:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800b59a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d10e      	bne.n	800b5c0 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800b5a2:	f107 0314 	add.w	r3, r7, #20
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	210c      	movs	r1, #12
 800b5aa:	68f8      	ldr	r0, [r7, #12]
 800b5ac:	f003 fbac 	bl	800ed08 <VL53L0X_RdWord>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800b5b4:	8abb      	ldrh	r3, [r7, #20]
 800b5b6:	045a      	lsls	r2, r3, #17
 800b5b8:	4b04      	ldr	r3, [pc, #16]	@ (800b5cc <VL53L0X_GetInterruptThresholds+0x64>)
 800b5ba:	4013      	ands	r3, r2
		*pThresholdHigh =
 800b5bc:	683a      	ldr	r2, [r7, #0]
 800b5be:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b5c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3718      	adds	r7, #24
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}
 800b5cc:	1ffe0000 	.word	0x1ffe0000

0800b5d0 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b084      	sub	sp, #16
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5da:	2300      	movs	r3, #0
 800b5dc:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	210b      	movs	r1, #11
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f003 fae2 	bl	800ebb0 <VL53L0X_WrByte>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	210b      	movs	r1, #11
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f003 fadb 	bl	800ebb0 <VL53L0X_WrByte>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	461a      	mov	r2, r3
 800b5fe:	7bfb      	ldrb	r3, [r7, #15]
 800b600:	4313      	orrs	r3, r2
 800b602:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800b604:	f107 030d 	add.w	r3, r7, #13
 800b608:	461a      	mov	r2, r3
 800b60a:	2113      	movs	r1, #19
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f003 fb51 	bl	800ecb4 <VL53L0X_RdByte>
 800b612:	4603      	mov	r3, r0
 800b614:	461a      	mov	r2, r3
 800b616:	7bfb      	ldrb	r3, [r7, #15]
 800b618:	4313      	orrs	r3, r2
 800b61a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800b61c:	7bbb      	ldrb	r3, [r7, #14]
 800b61e:	3301      	adds	r3, #1
 800b620:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800b622:	7b7b      	ldrb	r3, [r7, #13]
 800b624:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d006      	beq.n	800b63a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800b62c:	7bbb      	ldrb	r3, [r7, #14]
 800b62e:	2b02      	cmp	r3, #2
 800b630:	d803      	bhi.n	800b63a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800b632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d0d3      	beq.n	800b5e2 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800b63a:	7bbb      	ldrb	r3, [r7, #14]
 800b63c:	2b02      	cmp	r3, #2
 800b63e:	d901      	bls.n	800b644 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800b640:	23f4      	movs	r3, #244	@ 0xf4
 800b642:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800b644:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3710      	adds	r7, #16
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}

0800b650 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b084      	sub	sp, #16
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
 800b658:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b65a:	2300      	movs	r3, #0
 800b65c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800b65e:	f107 030e 	add.w	r3, r7, #14
 800b662:	461a      	mov	r2, r3
 800b664:	2113      	movs	r1, #19
 800b666:	6878      	ldr	r0, [r7, #4]
 800b668:	f003 fb24 	bl	800ecb4 <VL53L0X_RdByte>
 800b66c:	4603      	mov	r3, r0
 800b66e:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800b670:	7bbb      	ldrb	r3, [r7, #14]
 800b672:	f003 0207 	and.w	r2, r3, #7
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800b67a:	7bbb      	ldrb	r3, [r7, #14]
 800b67c:	f003 0318 	and.w	r3, r3, #24
 800b680:	2b00      	cmp	r3, #0
 800b682:	d001      	beq.n	800b688 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800b684:	23fa      	movs	r3, #250	@ 0xfa
 800b686:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800b688:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3710      	adds	r7, #16
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}

0800b694 <VL53L0X_SetReferenceSpads>:
 * Internal functions
 *****************************************************************************/

VL53L0X_Error VL53L0X_SetReferenceSpads(VL53L0X_DEV Dev, uint32_t count,
	uint8_t isApertureSpads)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b086      	sub	sp, #24
 800b698:	af00      	add	r7, sp, #0
 800b69a:	60f8      	str	r0, [r7, #12]
 800b69c:	60b9      	str	r1, [r7, #8]
 800b69e:	4613      	mov	r3, r2
 800b6a0:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_reference_spads(Dev, count, isApertureSpads);
 800b6a6:	79fb      	ldrb	r3, [r7, #7]
 800b6a8:	461a      	mov	r2, r3
 800b6aa:	68b9      	ldr	r1, [r7, #8]
 800b6ac:	68f8      	ldr	r0, [r7, #12]
 800b6ae:	f000 fc55 	bl	800bf5c <VL53L0X_set_reference_spads>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);

	return Status;
 800b6b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3718      	adds	r7, #24
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b086      	sub	sp, #24
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	60f8      	str	r0, [r7, #12]
 800b6ca:	60b9      	str	r1, [r7, #8]
 800b6cc:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	68b9      	ldr	r1, [r7, #8]
 800b6d6:	68f8      	ldr	r0, [r7, #12]
 800b6d8:	f000 fa34 	bl	800bb44 <VL53L0X_perform_ref_spad_management>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800b6e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	3718      	adds	r7, #24
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	bd80      	pop	{r7, pc}

0800b6ec <VL53L0X_PerformContinuousRangingMeasurement>:


VL53L0X_Error VL53L0X_PerformContinuousRangingMeasurement(VL53L0X_Dev_t *device, VL53L0X_RangingMeasurementData_t *ranging_data) {
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b084      	sub	sp, #16
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
 800b6f4:	6039      	str	r1, [r7, #0]
    VL53L0X_Error status;

    // Set the device to high accuracy mode
    status = VL53L0X_SetDeviceMode(device, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 800b6f6:	2101      	movs	r1, #1
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f7fe feb1 	bl	800a460 <VL53L0X_SetDeviceMode>
 800b6fe:	4603      	mov	r3, r0
 800b700:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800b702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d002      	beq.n	800b710 <VL53L0X_PerformContinuousRangingMeasurement+0x24>
        return status;
 800b70a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b70e:	e019      	b.n	800b744 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Start continuous ranging measurement
    status = VL53L0X_StartMeasurement(device);
 800b710:	6878      	ldr	r0, [r7, #4]
 800b712:	f7ff fbb9 	bl	800ae88 <VL53L0X_StartMeasurement>
 800b716:	4603      	mov	r3, r0
 800b718:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800b71a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d002      	beq.n	800b728 <VL53L0X_PerformContinuousRangingMeasurement+0x3c>
        return status;
 800b722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b726:	e00d      	b.n	800b744 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Get ranging measurement data
    status = VL53L0X_GetRangingMeasurementData(device, ranging_data);
 800b728:	6839      	ldr	r1, [r7, #0]
 800b72a:	6878      	ldr	r0, [r7, #4]
 800b72c:	f7ff fcae 	bl	800b08c <VL53L0X_GetRangingMeasurementData>
 800b730:	4603      	mov	r3, r0
 800b732:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800b734:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d002      	beq.n	800b742 <VL53L0X_PerformContinuousRangingMeasurement+0x56>
        return status;
 800b73c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b740:	e000      	b.n	800b744 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    return VL53L0X_ERROR_NONE;
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	3710      	adds	r7, #16
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}

0800b74c <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b084      	sub	sp, #16
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
 800b754:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b756:	2300      	movs	r3, #0
 800b758:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800b75a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800b75e:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800b760:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b764:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800b766:	f107 0308 	add.w	r3, r7, #8
 800b76a:	461a      	mov	r2, r3
 800b76c:	2128      	movs	r1, #40	@ 0x28
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f003 faca 	bl	800ed08 <VL53L0X_RdWord>
 800b774:	4603      	mov	r3, r0
 800b776:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800b778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d11e      	bne.n	800b7be <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800b780:	893b      	ldrh	r3, [r7, #8]
 800b782:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b786:	b29b      	uxth	r3, r3
 800b788:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800b78a:	893b      	ldrh	r3, [r7, #8]
 800b78c:	461a      	mov	r2, r3
 800b78e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b792:	429a      	cmp	r2, r3
 800b794:	dd0b      	ble.n	800b7ae <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800b796:	893a      	ldrh	r2, [r7, #8]
 800b798:	897b      	ldrh	r3, [r7, #10]
 800b79a:	1ad3      	subs	r3, r2, r3
 800b79c:	b29b      	uxth	r3, r3
 800b79e:	b21b      	sxth	r3, r3
 800b7a0:	461a      	mov	r2, r3
					* 250;
 800b7a2:	23fa      	movs	r3, #250	@ 0xfa
 800b7a4:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800b7a8:	683b      	ldr	r3, [r7, #0]
 800b7aa:	601a      	str	r2, [r3, #0]
 800b7ac:	e007      	b.n	800b7be <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800b7ae:	893b      	ldrh	r3, [r7, #8]
 800b7b0:	b21b      	sxth	r3, r3
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	23fa      	movs	r3, #250	@ 0xfa
 800b7b6:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800b7be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3710      	adds	r7, #16
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}

0800b7ca <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800b7ca:	b480      	push	{r7}
 800b7cc:	b08b      	sub	sp, #44	@ 0x2c
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	60f8      	str	r0, [r7, #12]
 800b7d2:	60b9      	str	r1, [r7, #8]
 800b7d4:	607a      	str	r2, [r7, #4]
 800b7d6:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800b7d8:	2308      	movs	r3, #8
 800b7da:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	f04f 32ff 	mov.w	r2, #4294967295
 800b7e6:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800b7e8:	687a      	ldr	r2, [r7, #4]
 800b7ea:	69bb      	ldr	r3, [r7, #24]
 800b7ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7f0:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	69ba      	ldr	r2, [r7, #24]
 800b7f6:	fbb3 f2f2 	udiv	r2, r3, r2
 800b7fa:	69b9      	ldr	r1, [r7, #24]
 800b7fc:	fb01 f202 	mul.w	r2, r1, r2
 800b800:	1a9b      	subs	r3, r3, r2
 800b802:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	627b      	str	r3, [r7, #36]	@ 0x24
 800b808:	e030      	b.n	800b86c <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800b80a:	2300      	movs	r3, #0
 800b80c:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800b80e:	68fa      	ldr	r2, [r7, #12]
 800b810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b812:	4413      	add	r3, r2
 800b814:	781b      	ldrb	r3, [r3, #0]
 800b816:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800b818:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d11e      	bne.n	800b85e <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800b820:	7ffa      	ldrb	r2, [r7, #31]
 800b822:	693b      	ldr	r3, [r7, #16]
 800b824:	fa42 f303 	asr.w	r3, r2, r3
 800b828:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800b82e:	e016      	b.n	800b85e <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800b830:	7ffb      	ldrb	r3, [r7, #31]
 800b832:	f003 0301 	and.w	r3, r3, #1
 800b836:	2b00      	cmp	r3, #0
 800b838:	d00b      	beq.n	800b852 <get_next_good_spad+0x88>
				success = 1;
 800b83a:	2301      	movs	r3, #1
 800b83c:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800b83e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b840:	69ba      	ldr	r2, [r7, #24]
 800b842:	fb03 f202 	mul.w	r2, r3, r2
 800b846:	6a3b      	ldr	r3, [r7, #32]
 800b848:	4413      	add	r3, r2
 800b84a:	461a      	mov	r2, r3
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	601a      	str	r2, [r3, #0]
				break;
 800b850:	e009      	b.n	800b866 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800b852:	7ffb      	ldrb	r3, [r7, #31]
 800b854:	085b      	lsrs	r3, r3, #1
 800b856:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800b858:	6a3b      	ldr	r3, [r7, #32]
 800b85a:	3301      	adds	r3, #1
 800b85c:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800b85e:	6a3a      	ldr	r2, [r7, #32]
 800b860:	69bb      	ldr	r3, [r7, #24]
 800b862:	429a      	cmp	r2, r3
 800b864:	d3e4      	bcc.n	800b830 <get_next_good_spad+0x66>
				coarseIndex++) {
 800b866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b868:	3301      	adds	r3, #1
 800b86a:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800b86c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	429a      	cmp	r2, r3
 800b872:	d202      	bcs.n	800b87a <get_next_good_spad+0xb0>
 800b874:	7fbb      	ldrb	r3, [r7, #30]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d0c7      	beq.n	800b80a <get_next_good_spad+0x40>
		}
	}
}
 800b87a:	bf00      	nop
 800b87c:	372c      	adds	r7, #44	@ 0x2c
 800b87e:	46bd      	mov	sp, r7
 800b880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b884:	4770      	bx	lr
	...

0800b888 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800b888:	b480      	push	{r7}
 800b88a:	b085      	sub	sp, #20
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800b890:	2301      	movs	r3, #1
 800b892:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	099b      	lsrs	r3, r3, #6
 800b898:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800b89a:	4a07      	ldr	r2, [pc, #28]	@ (800b8b8 <is_aperture+0x30>)
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d101      	bne.n	800b8aa <is_aperture+0x22>
		isAperture = 0;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800b8aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3714      	adds	r7, #20
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b6:	4770      	bx	lr
 800b8b8:	200005bc 	.word	0x200005bc

0800b8bc <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b089      	sub	sp, #36	@ 0x24
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	60f8      	str	r0, [r7, #12]
 800b8c4:	60b9      	str	r1, [r7, #8]
 800b8c6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800b8cc:	2308      	movs	r3, #8
 800b8ce:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800b8d0:	687a      	ldr	r2, [r7, #4]
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8d8:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	69ba      	ldr	r2, [r7, #24]
 800b8de:	fbb3 f2f2 	udiv	r2, r3, r2
 800b8e2:	69b9      	ldr	r1, [r7, #24]
 800b8e4:	fb01 f202 	mul.w	r2, r1, r2
 800b8e8:	1a9b      	subs	r3, r3, r2
 800b8ea:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800b8ec:	697a      	ldr	r2, [r7, #20]
 800b8ee:	68bb      	ldr	r3, [r7, #8]
 800b8f0:	429a      	cmp	r2, r3
 800b8f2:	d302      	bcc.n	800b8fa <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800b8f4:	23ce      	movs	r3, #206	@ 0xce
 800b8f6:	77fb      	strb	r3, [r7, #31]
 800b8f8:	e010      	b.n	800b91c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800b8fa:	68fa      	ldr	r2, [r7, #12]
 800b8fc:	697b      	ldr	r3, [r7, #20]
 800b8fe:	4413      	add	r3, r2
 800b900:	781b      	ldrb	r3, [r3, #0]
 800b902:	b25a      	sxtb	r2, r3
 800b904:	2101      	movs	r1, #1
 800b906:	693b      	ldr	r3, [r7, #16]
 800b908:	fa01 f303 	lsl.w	r3, r1, r3
 800b90c:	b25b      	sxtb	r3, r3
 800b90e:	4313      	orrs	r3, r2
 800b910:	b259      	sxtb	r1, r3
 800b912:	68fa      	ldr	r2, [r7, #12]
 800b914:	697b      	ldr	r3, [r7, #20]
 800b916:	4413      	add	r3, r2
 800b918:	b2ca      	uxtb	r2, r1
 800b91a:	701a      	strb	r2, [r3, #0]

	return status;
 800b91c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b920:	4618      	mov	r0, r3
 800b922:	3724      	adds	r7, #36	@ 0x24
 800b924:	46bd      	mov	sp, r7
 800b926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92a:	4770      	bx	lr

0800b92c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
 800b934:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800b936:	2306      	movs	r3, #6
 800b938:	683a      	ldr	r2, [r7, #0]
 800b93a:	21b0      	movs	r1, #176	@ 0xb0
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f003 f8db 	bl	800eaf8 <VL53L0X_WriteMulti>
 800b942:	4603      	mov	r3, r0
 800b944:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800b946:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3710      	adds	r7, #16
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}

0800b952 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800b952:	b580      	push	{r7, lr}
 800b954:	b084      	sub	sp, #16
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
 800b95a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800b95c:	2306      	movs	r3, #6
 800b95e:	683a      	ldr	r2, [r7, #0]
 800b960:	21b0      	movs	r1, #176	@ 0xb0
 800b962:	6878      	ldr	r0, [r7, #4]
 800b964:	f003 f8f8 	bl	800eb58 <VL53L0X_ReadMulti>
 800b968:	4603      	mov	r3, r0
 800b96a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800b96c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b970:	4618      	mov	r0, r3
 800b972:	3710      	adds	r7, #16
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}

0800b978 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b08c      	sub	sp, #48	@ 0x30
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	60f8      	str	r0, [r7, #12]
 800b980:	607a      	str	r2, [r7, #4]
 800b982:	603b      	str	r3, [r7, #0]
 800b984:	460b      	mov	r3, r1
 800b986:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800b988:	2300      	movs	r3, #0
 800b98a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800b98e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b990:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800b992:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b994:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800b996:	2300      	movs	r3, #0
 800b998:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b99a:	e02b      	b.n	800b9f4 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800b99c:	f107 031c 	add.w	r3, r7, #28
 800b9a0:	6a3a      	ldr	r2, [r7, #32]
 800b9a2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f7ff ff10 	bl	800b7ca <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800b9aa:	69fb      	ldr	r3, [r7, #28]
 800b9ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9b0:	d103      	bne.n	800b9ba <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800b9b2:	23ce      	movs	r3, #206	@ 0xce
 800b9b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 800b9b8:	e020      	b.n	800b9fc <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800b9ba:	69fb      	ldr	r3, [r7, #28]
 800b9bc:	461a      	mov	r2, r3
 800b9be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9c0:	4413      	add	r3, r2
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f7ff ff60 	bl	800b888 <is_aperture>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	461a      	mov	r2, r3
 800b9cc:	7afb      	ldrb	r3, [r7, #11]
 800b9ce:	4293      	cmp	r3, r2
 800b9d0:	d003      	beq.n	800b9da <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800b9d2:	23ce      	movs	r3, #206	@ 0xce
 800b9d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 800b9d8:	e010      	b.n	800b9fc <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800b9da:	69fb      	ldr	r3, [r7, #28]
 800b9dc:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800b9de:	6a3a      	ldr	r2, [r7, #32]
 800b9e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b9e2:	6838      	ldr	r0, [r7, #0]
 800b9e4:	f7ff ff6a 	bl	800b8bc <enable_spad_bit>
		currentSpad++;
 800b9e8:	6a3b      	ldr	r3, [r7, #32]
 800b9ea:	3301      	adds	r3, #1
 800b9ec:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800b9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b9f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b9f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	d3cf      	bcc.n	800b99c <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800b9fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9fe:	6a3a      	ldr	r2, [r7, #32]
 800ba00:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800ba02:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d106      	bne.n	800ba18 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800ba0a:	6839      	ldr	r1, [r7, #0]
 800ba0c:	68f8      	ldr	r0, [r7, #12]
 800ba0e:	f7ff ff8d 	bl	800b92c <set_ref_spad_map>
 800ba12:	4603      	mov	r3, r0
 800ba14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800ba18:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d121      	bne.n	800ba64 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800ba20:	f107 0314 	add.w	r3, r7, #20
 800ba24:	4619      	mov	r1, r3
 800ba26:	68f8      	ldr	r0, [r7, #12]
 800ba28:	f7ff ff93 	bl	800b952 <get_ref_spad_map>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 800ba32:	2300      	movs	r3, #0
 800ba34:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800ba36:	e011      	b.n	800ba5c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800ba38:	683a      	ldr	r2, [r7, #0]
 800ba3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba3c:	4413      	add	r3, r2
 800ba3e:	781a      	ldrb	r2, [r3, #0]
 800ba40:	f107 0114 	add.w	r1, r7, #20
 800ba44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba46:	440b      	add	r3, r1
 800ba48:	781b      	ldrb	r3, [r3, #0]
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	d003      	beq.n	800ba56 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ba4e:	23ce      	movs	r3, #206	@ 0xce
 800ba50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800ba54:	e006      	b.n	800ba64 <enable_ref_spads+0xec>
			}
			i++;
 800ba56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba58:	3301      	adds	r3, #1
 800ba5a:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 800ba5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba60:	429a      	cmp	r2, r3
 800ba62:	d3e9      	bcc.n	800ba38 <enable_ref_spads+0xc0>
		}
	}
	return status;
 800ba64:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800ba68:	4618      	mov	r0, r3
 800ba6a:	3730      	adds	r7, #48	@ 0x30
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}

0800ba70 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b08a      	sub	sp, #40	@ 0x28
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
 800ba78:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800ba80:	2300      	movs	r3, #0
 800ba82:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800ba8c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800ba90:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d107      	bne.n	800baa8 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800ba98:	22c0      	movs	r2, #192	@ 0xc0
 800ba9a:	2101      	movs	r1, #1
 800ba9c:	6878      	ldr	r0, [r7, #4]
 800ba9e:	f003 f887 	bl	800ebb0 <VL53L0X_WrByte>
 800baa2:	4603      	mov	r3, r0
 800baa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800baa8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800baac:	2b00      	cmp	r3, #0
 800baae:	d108      	bne.n	800bac2 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800bab0:	f107 0308 	add.w	r3, r7, #8
 800bab4:	4619      	mov	r1, r3
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f7ff fc04 	bl	800b2c4 <VL53L0X_PerformSingleRangingMeasurement>
 800babc:	4603      	mov	r3, r0
 800babe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800bac2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d107      	bne.n	800bada <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800baca:	2201      	movs	r2, #1
 800bacc:	21ff      	movs	r1, #255	@ 0xff
 800bace:	6878      	ldr	r0, [r7, #4]
 800bad0:	f003 f86e 	bl	800ebb0 <VL53L0X_WrByte>
 800bad4:	4603      	mov	r3, r0
 800bad6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 800bada:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d107      	bne.n	800baf2 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800bae2:	683a      	ldr	r2, [r7, #0]
 800bae4:	21b6      	movs	r1, #182	@ 0xb6
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f003 f90e 	bl	800ed08 <VL53L0X_RdWord>
 800baec:	4603      	mov	r3, r0
 800baee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800baf2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d107      	bne.n	800bb0a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bafa:	2200      	movs	r2, #0
 800bafc:	21ff      	movs	r1, #255	@ 0xff
 800bafe:	6878      	ldr	r0, [r7, #4]
 800bb00:	f003 f856 	bl	800ebb0 <VL53L0X_WrByte>
 800bb04:	4603      	mov	r3, r0
 800bb06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800bb0a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d112      	bne.n	800bb38 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800bb12:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bb16:	461a      	mov	r2, r3
 800bb18:	2101      	movs	r1, #1
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f003 f848 	bl	800ebb0 <VL53L0X_WrByte>
 800bb20:	4603      	mov	r3, r0
 800bb22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800bb26:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d104      	bne.n	800bb38 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bb34:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 800bb38:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	3728      	adds	r7, #40	@ 0x28
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bd80      	pop	{r7, pc}

0800bb44 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800bb44:	b590      	push	{r4, r7, lr}
 800bb46:	b09d      	sub	sp, #116	@ 0x74
 800bb48:	af06      	add	r7, sp, #24
 800bb4a:	60f8      	str	r0, [r7, #12]
 800bb4c:	60b9      	str	r1, [r7, #8]
 800bb4e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb50:	2300      	movs	r3, #0
 800bb52:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800bb56:	23b4      	movs	r3, #180	@ 0xb4
 800bb58:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 800bb5c:	2303      	movs	r3, #3
 800bb5e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 800bb60:	232c      	movs	r3, #44	@ 0x2c
 800bb62:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 800bb64:	2300      	movs	r3, #0
 800bb66:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 800bb68:	2300      	movs	r3, #0
 800bb6a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800bb70:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800bb74:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800bb76:	2300      	movs	r3, #0
 800bb78:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 800bb7e:	2306      	movs	r3, #6
 800bb80:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 800bb82:	2300      	movs	r3, #0
 800bb84:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 800bb86:	2300      	movs	r3, #0
 800bb88:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 800bb90:	2300      	movs	r3, #0
 800bb92:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800bb94:	2300      	movs	r3, #0
 800bb96:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 800bba8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800bbaa:	2300      	movs	r3, #0
 800bbac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbae:	e009      	b.n	800bbc4 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800bbb0:	68fa      	ldr	r2, [r7, #12]
 800bbb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbb4:	4413      	add	r3, r2
 800bbb6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800bbba:	2200      	movs	r2, #0
 800bbbc:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800bbbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbc0:	3301      	adds	r3, #1
 800bbc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bbc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbc8:	429a      	cmp	r2, r3
 800bbca:	d3f1      	bcc.n	800bbb0 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bbcc:	2201      	movs	r2, #1
 800bbce:	21ff      	movs	r1, #255	@ 0xff
 800bbd0:	68f8      	ldr	r0, [r7, #12]
 800bbd2:	f002 ffed 	bl	800ebb0 <VL53L0X_WrByte>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800bbdc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d107      	bne.n	800bbf4 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	214f      	movs	r1, #79	@ 0x4f
 800bbe8:	68f8      	ldr	r0, [r7, #12]
 800bbea:	f002 ffe1 	bl	800ebb0 <VL53L0X_WrByte>
 800bbee:	4603      	mov	r3, r0
 800bbf0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800bbf4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d107      	bne.n	800bc0c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800bbfc:	222c      	movs	r2, #44	@ 0x2c
 800bbfe:	214e      	movs	r1, #78	@ 0x4e
 800bc00:	68f8      	ldr	r0, [r7, #12]
 800bc02:	f002 ffd5 	bl	800ebb0 <VL53L0X_WrByte>
 800bc06:	4603      	mov	r3, r0
 800bc08:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800bc0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d107      	bne.n	800bc24 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bc14:	2200      	movs	r2, #0
 800bc16:	21ff      	movs	r1, #255	@ 0xff
 800bc18:	68f8      	ldr	r0, [r7, #12]
 800bc1a:	f002 ffc9 	bl	800ebb0 <VL53L0X_WrByte>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800bc24:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d109      	bne.n	800bc40 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800bc2c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800bc30:	461a      	mov	r2, r3
 800bc32:	21b6      	movs	r1, #182	@ 0xb6
 800bc34:	68f8      	ldr	r0, [r7, #12]
 800bc36:	f002 ffbb 	bl	800ebb0 <VL53L0X_WrByte>
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800bc40:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d107      	bne.n	800bc58 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800bc48:	2200      	movs	r2, #0
 800bc4a:	2180      	movs	r1, #128	@ 0x80
 800bc4c:	68f8      	ldr	r0, [r7, #12]
 800bc4e:	f002 ffaf 	bl	800ebb0 <VL53L0X_WrByte>
 800bc52:	4603      	mov	r3, r0
 800bc54:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800bc58:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d10a      	bne.n	800bc76 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800bc60:	f107 0210 	add.w	r2, r7, #16
 800bc64:	f107 0111 	add.w	r1, r7, #17
 800bc68:	2300      	movs	r3, #0
 800bc6a:	68f8      	ldr	r0, [r7, #12]
 800bc6c:	f000 fbbb 	bl	800c3e6 <VL53L0X_perform_ref_calibration>
 800bc70:	4603      	mov	r3, r0
 800bc72:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800bc76:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d121      	bne.n	800bcc2 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 800bc82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc84:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800bc86:	2300      	movs	r3, #0
 800bc88:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 800bc8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc8c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 800bc9a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800bc9e:	f107 0218 	add.w	r2, r7, #24
 800bca2:	9204      	str	r2, [sp, #16]
 800bca4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bca6:	9203      	str	r2, [sp, #12]
 800bca8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bcaa:	9202      	str	r2, [sp, #8]
 800bcac:	9301      	str	r3, [sp, #4]
 800bcae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb0:	9300      	str	r3, [sp, #0]
 800bcb2:	4623      	mov	r3, r4
 800bcb4:	4602      	mov	r2, r0
 800bcb6:	68f8      	ldr	r0, [r7, #12]
 800bcb8:	f7ff fe5e 	bl	800b978 <enable_ref_spads>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bcc2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d174      	bne.n	800bdb4 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800bcca:	69bb      	ldr	r3, [r7, #24]
 800bccc:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 800bcce:	f107 0312 	add.w	r3, r7, #18
 800bcd2:	4619      	mov	r1, r3
 800bcd4:	68f8      	ldr	r0, [r7, #12]
 800bcd6:	f7ff fecb 	bl	800ba70 <perform_ref_signal_measurement>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800bce0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d161      	bne.n	800bdac <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800bce8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800bcea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bcec:	429a      	cmp	r2, r3
 800bcee:	d25d      	bcs.n	800bdac <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bcf4:	e009      	b.n	800bd0a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800bcf6:	68fa      	ldr	r2, [r7, #12]
 800bcf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcfa:	4413      	add	r3, r2
 800bcfc:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800bd00:	2200      	movs	r2, #0
 800bd02:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800bd04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd06:	3301      	adds	r3, #1
 800bd08:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bd0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	d3f1      	bcc.n	800bcf6 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800bd12:	e002      	b.n	800bd1a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800bd14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd16:	3301      	adds	r3, #1
 800bd18:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800bd1a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800bd1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd20:	4413      	add	r3, r2
 800bd22:	4618      	mov	r0, r3
 800bd24:	f7ff fdb0 	bl	800b888 <is_aperture>
 800bd28:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d103      	bne.n	800bd36 <VL53L0X_perform_ref_spad_management+0x1f2>
 800bd2e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bd30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd32:	429a      	cmp	r2, r3
 800bd34:	d3ee      	bcc.n	800bd14 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800bd36:	2301      	movs	r3, #1
 800bd38:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 800bd3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd3c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 800bd4a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800bd4e:	f107 0218 	add.w	r2, r7, #24
 800bd52:	9204      	str	r2, [sp, #16]
 800bd54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bd56:	9203      	str	r2, [sp, #12]
 800bd58:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bd5a:	9202      	str	r2, [sp, #8]
 800bd5c:	9301      	str	r3, [sp, #4]
 800bd5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd60:	9300      	str	r3, [sp, #0]
 800bd62:	4623      	mov	r3, r4
 800bd64:	4602      	mov	r2, r0
 800bd66:	68f8      	ldr	r0, [r7, #12]
 800bd68:	f7ff fe06 	bl	800b978 <enable_ref_spads>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800bd72:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d11b      	bne.n	800bdb2 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800bd7a:	69bb      	ldr	r3, [r7, #24]
 800bd7c:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 800bd7e:	f107 0312 	add.w	r3, r7, #18
 800bd82:	4619      	mov	r1, r3
 800bd84:	68f8      	ldr	r0, [r7, #12]
 800bd86:	f7ff fe73 	bl	800ba70 <perform_ref_signal_measurement>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800bd90:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d10c      	bne.n	800bdb2 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800bd98:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800bd9a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bd9c:	429a      	cmp	r2, r3
 800bd9e:	d208      	bcs.n	800bdb2 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800bda0:	2301      	movs	r3, #1
 800bda2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 800bda6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bda8:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800bdaa:	e002      	b.n	800bdb2 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800bdac:	2300      	movs	r3, #0
 800bdae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdb0:	e000      	b.n	800bdb4 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800bdb2:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800bdb4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	f040 80af 	bne.w	800bf1c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800bdbe:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800bdc0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	f240 80aa 	bls.w	800bf1c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800bdc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bdca:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 800bdce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdd0:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 800bdd8:	f107 031c 	add.w	r3, r7, #28
 800bddc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdde:	4618      	mov	r0, r3
 800bde0:	f007 fda9 	bl	8013936 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800bde4:	8a7b      	ldrh	r3, [r7, #18]
 800bde6:	461a      	mov	r2, r3
 800bde8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bdea:	1ad3      	subs	r3, r2, r3
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	bfb8      	it	lt
 800bdf0:	425b      	neglt	r3, r3
 800bdf2:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 800bdfa:	e086      	b.n	800bf0a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 800be02:	f107 0314 	add.w	r3, r7, #20
 800be06:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800be08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be0a:	f7ff fcde 	bl	800b7ca <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be14:	d103      	bne.n	800be1e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800be16:	23ce      	movs	r3, #206	@ 0xce
 800be18:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 800be1c:	e07e      	b.n	800bf1c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800be1e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800be22:	697a      	ldr	r2, [r7, #20]
 800be24:	4413      	add	r3, r2
 800be26:	4618      	mov	r0, r3
 800be28:	f7ff fd2e 	bl	800b888 <is_aperture>
 800be2c:	4603      	mov	r3, r0
 800be2e:	461a      	mov	r2, r3
 800be30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be32:	4293      	cmp	r3, r2
 800be34:	d003      	beq.n	800be3e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800be36:	2301      	movs	r3, #1
 800be38:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 800be3c:	e06e      	b.n	800bf1c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800be3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be40:	3301      	adds	r3, #1
 800be42:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 800be44:	697b      	ldr	r3, [r7, #20]
 800be46:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 800be4e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800be50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be52:	4618      	mov	r0, r3
 800be54:	f7ff fd32 	bl	800b8bc <enable_spad_bit>
 800be58:	4603      	mov	r3, r0
 800be5a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800be5e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800be62:	2b00      	cmp	r3, #0
 800be64:	d10c      	bne.n	800be80 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800be66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be68:	3301      	adds	r3, #1
 800be6a:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 800be72:	4619      	mov	r1, r3
 800be74:	68f8      	ldr	r0, [r7, #12]
 800be76:	f7ff fd59 	bl	800b92c <set_ref_spad_map>
 800be7a:	4603      	mov	r3, r0
 800be7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800be80:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800be84:	2b00      	cmp	r3, #0
 800be86:	d146      	bne.n	800bf16 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800be88:	f107 0312 	add.w	r3, r7, #18
 800be8c:	4619      	mov	r1, r3
 800be8e:	68f8      	ldr	r0, [r7, #12]
 800be90:	f7ff fdee 	bl	800ba70 <perform_ref_signal_measurement>
 800be94:	4603      	mov	r3, r0
 800be96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800be9a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d13b      	bne.n	800bf1a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800bea2:	8a7b      	ldrh	r3, [r7, #18]
 800bea4:	461a      	mov	r2, r3
 800bea6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bea8:	1ad3      	subs	r3, r2, r3
 800beaa:	2b00      	cmp	r3, #0
 800beac:	bfb8      	it	lt
 800beae:	425b      	neglt	r3, r3
 800beb0:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 800beb2:	8a7b      	ldrh	r3, [r7, #18]
 800beb4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800beb6:	429a      	cmp	r2, r3
 800beb8:	d21c      	bcs.n	800bef4 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800beba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bebc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d914      	bls.n	800beec <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800bec2:	f107 031c 	add.w	r3, r7, #28
 800bec6:	4619      	mov	r1, r3
 800bec8:	68f8      	ldr	r0, [r7, #12]
 800beca:	f7ff fd2f 	bl	800b92c <set_ref_spad_map>
 800bece:	4603      	mov	r3, r0
 800bed0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 800beda:	f107 011c 	add.w	r1, r7, #28
 800bede:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bee0:	4618      	mov	r0, r3
 800bee2:	f007 fd28 	bl	8013936 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800bee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bee8:	3b01      	subs	r3, #1
 800beea:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 800beec:	2301      	movs	r3, #1
 800beee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bef2:	e00a      	b.n	800bf0a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800bef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef6:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 800befe:	f107 031c 	add.w	r3, r7, #28
 800bf02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf04:	4618      	mov	r0, r3
 800bf06:	f007 fd16 	bl	8013936 <memcpy>
		while (!complete) {
 800bf0a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	f43f af74 	beq.w	800bdfc <VL53L0X_perform_ref_spad_management+0x2b8>
 800bf14:	e002      	b.n	800bf1c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800bf16:	bf00      	nop
 800bf18:	e000      	b.n	800bf1c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800bf1a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bf1c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d115      	bne.n	800bf50 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800bf24:	68bb      	ldr	r3, [r7, #8]
 800bf26:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf28:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800bf30:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	2201      	movs	r2, #1
 800bf36:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	b2da      	uxtb	r2, r3
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	781a      	ldrb	r2, [r3, #0]
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800bf50:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800bf54:	4618      	mov	r0, r3
 800bf56:	375c      	adds	r7, #92	@ 0x5c
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	bd90      	pop	{r4, r7, pc}

0800bf5c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800bf5c:	b590      	push	{r4, r7, lr}
 800bf5e:	b093      	sub	sp, #76	@ 0x4c
 800bf60:	af06      	add	r7, sp, #24
 800bf62:	60f8      	str	r0, [r7, #12]
 800bf64:	60b9      	str	r1, [r7, #8]
 800bf66:	4613      	mov	r3, r2
 800bf68:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 800bf70:	2300      	movs	r3, #0
 800bf72:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 800bf74:	23b4      	movs	r3, #180	@ 0xb4
 800bf76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 800bf7a:	2306      	movs	r3, #6
 800bf7c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800bf7e:	232c      	movs	r3, #44	@ 0x2c
 800bf80:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bf82:	2201      	movs	r2, #1
 800bf84:	21ff      	movs	r1, #255	@ 0xff
 800bf86:	68f8      	ldr	r0, [r7, #12]
 800bf88:	f002 fe12 	bl	800ebb0 <VL53L0X_WrByte>
 800bf8c:	4603      	mov	r3, r0
 800bf8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800bf92:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d107      	bne.n	800bfaa <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	214f      	movs	r1, #79	@ 0x4f
 800bf9e:	68f8      	ldr	r0, [r7, #12]
 800bfa0:	f002 fe06 	bl	800ebb0 <VL53L0X_WrByte>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800bfaa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d107      	bne.n	800bfc2 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800bfb2:	222c      	movs	r2, #44	@ 0x2c
 800bfb4:	214e      	movs	r1, #78	@ 0x4e
 800bfb6:	68f8      	ldr	r0, [r7, #12]
 800bfb8:	f002 fdfa 	bl	800ebb0 <VL53L0X_WrByte>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800bfc2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d107      	bne.n	800bfda <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bfca:	2200      	movs	r2, #0
 800bfcc:	21ff      	movs	r1, #255	@ 0xff
 800bfce:	68f8      	ldr	r0, [r7, #12]
 800bfd0:	f002 fdee 	bl	800ebb0 <VL53L0X_WrByte>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800bfda:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d109      	bne.n	800bff6 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800bfe2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	21b6      	movs	r1, #182	@ 0xb6
 800bfea:	68f8      	ldr	r0, [r7, #12]
 800bfec:	f002 fde0 	bl	800ebb0 <VL53L0X_WrByte>
 800bff0:	4603      	mov	r3, r0
 800bff2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800bff6:	2300      	movs	r3, #0
 800bff8:	627b      	str	r3, [r7, #36]	@ 0x24
 800bffa:	e009      	b.n	800c010 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800bffc:	68fa      	ldr	r2, [r7, #12]
 800bffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c000:	4413      	add	r3, r2
 800c002:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800c006:	2200      	movs	r2, #0
 800c008:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800c00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c00c:	3301      	adds	r3, #1
 800c00e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c010:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c012:	69fb      	ldr	r3, [r7, #28]
 800c014:	429a      	cmp	r2, r3
 800c016:	d3f1      	bcc.n	800bffc <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800c018:	79fb      	ldrb	r3, [r7, #7]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d011      	beq.n	800c042 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800c01e:	e002      	b.n	800c026 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800c020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c022:	3301      	adds	r3, #1
 800c024:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800c026:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800c02a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02c:	4413      	add	r3, r2
 800c02e:	4618      	mov	r0, r3
 800c030:	f7ff fc2a 	bl	800b888 <is_aperture>
 800c034:	4603      	mov	r3, r0
 800c036:	2b00      	cmp	r3, #0
 800c038:	d103      	bne.n	800c042 <VL53L0X_set_reference_spads+0xe6>
 800c03a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c03c:	69bb      	ldr	r3, [r7, #24]
 800c03e:	429a      	cmp	r2, r3
 800c040:	d3ee      	bcc.n	800c020 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 800c04e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c052:	79f9      	ldrb	r1, [r7, #7]
 800c054:	f107 0214 	add.w	r2, r7, #20
 800c058:	9204      	str	r2, [sp, #16]
 800c05a:	68ba      	ldr	r2, [r7, #8]
 800c05c:	9203      	str	r2, [sp, #12]
 800c05e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c060:	9202      	str	r2, [sp, #8]
 800c062:	9301      	str	r3, [sp, #4]
 800c064:	69fb      	ldr	r3, [r7, #28]
 800c066:	9300      	str	r3, [sp, #0]
 800c068:	4623      	mov	r3, r4
 800c06a:	4602      	mov	r2, r0
 800c06c:	68f8      	ldr	r0, [r7, #12]
 800c06e:	f7ff fc83 	bl	800b978 <enable_ref_spads>
 800c072:	4603      	mov	r3, r0
 800c074:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800c078:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d10c      	bne.n	800c09a <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	2201      	movs	r2, #1
 800c084:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	b2da      	uxtb	r2, r3
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	79fa      	ldrb	r2, [r7, #7]
 800c096:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800c09a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800c09e:	4618      	mov	r0, r3
 800c0a0:	3734      	adds	r7, #52	@ 0x34
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	bd90      	pop	{r4, r7, pc}

0800c0a6 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800c0a6:	b580      	push	{r7, lr}
 800c0a8:	b084      	sub	sp, #16
 800c0aa:	af00      	add	r7, sp, #0
 800c0ac:	6078      	str	r0, [r7, #4]
 800c0ae:	460b      	mov	r3, r1
 800c0b0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c0b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d10a      	bne.n	800c0d4 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800c0be:	78fb      	ldrb	r3, [r7, #3]
 800c0c0:	f043 0301 	orr.w	r3, r3, #1
 800c0c4:	b2db      	uxtb	r3, r3
 800c0c6:	461a      	mov	r2, r3
 800c0c8:	2100      	movs	r1, #0
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f002 fd70 	bl	800ebb0 <VL53L0X_WrByte>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800c0d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d104      	bne.n	800c0e6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800c0dc:	6878      	ldr	r0, [r7, #4]
 800c0de:	f000 f9e2 	bl	800c4a6 <VL53L0X_measurement_poll_for_completion>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c0e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d105      	bne.n	800c0fa <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800c0ee:	2100      	movs	r1, #0
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f7ff fa6d 	bl	800b5d0 <VL53L0X_ClearInterruptMask>
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c0fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d106      	bne.n	800c110 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800c102:	2200      	movs	r2, #0
 800c104:	2100      	movs	r1, #0
 800c106:	6878      	ldr	r0, [r7, #4]
 800c108:	f002 fd52 	bl	800ebb0 <VL53L0X_WrByte>
 800c10c:	4603      	mov	r3, r0
 800c10e:	73fb      	strb	r3, [r7, #15]

	return Status;
 800c110:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c114:	4618      	mov	r0, r3
 800c116:	3710      	adds	r7, #16
 800c118:	46bd      	mov	sp, r7
 800c11a:	bd80      	pop	{r7, pc}

0800c11c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b084      	sub	sp, #16
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
 800c124:	4608      	mov	r0, r1
 800c126:	4611      	mov	r1, r2
 800c128:	461a      	mov	r2, r3
 800c12a:	4603      	mov	r3, r0
 800c12c:	70fb      	strb	r3, [r7, #3]
 800c12e:	460b      	mov	r3, r1
 800c130:	70bb      	strb	r3, [r7, #2]
 800c132:	4613      	mov	r3, r2
 800c134:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c136:	2300      	movs	r3, #0
 800c138:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800c13a:	2300      	movs	r3, #0
 800c13c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c13e:	2201      	movs	r2, #1
 800c140:	21ff      	movs	r1, #255	@ 0xff
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	f002 fd34 	bl	800ebb0 <VL53L0X_WrByte>
 800c148:	4603      	mov	r3, r0
 800c14a:	461a      	mov	r2, r3
 800c14c:	7bfb      	ldrb	r3, [r7, #15]
 800c14e:	4313      	orrs	r3, r2
 800c150:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c152:	2200      	movs	r2, #0
 800c154:	2100      	movs	r1, #0
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f002 fd2a 	bl	800ebb0 <VL53L0X_WrByte>
 800c15c:	4603      	mov	r3, r0
 800c15e:	461a      	mov	r2, r3
 800c160:	7bfb      	ldrb	r3, [r7, #15]
 800c162:	4313      	orrs	r3, r2
 800c164:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c166:	2200      	movs	r2, #0
 800c168:	21ff      	movs	r1, #255	@ 0xff
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	f002 fd20 	bl	800ebb0 <VL53L0X_WrByte>
 800c170:	4603      	mov	r3, r0
 800c172:	461a      	mov	r2, r3
 800c174:	7bfb      	ldrb	r3, [r7, #15]
 800c176:	4313      	orrs	r3, r2
 800c178:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800c17a:	78fb      	ldrb	r3, [r7, #3]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d01e      	beq.n	800c1be <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800c180:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d009      	beq.n	800c19c <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800c188:	69ba      	ldr	r2, [r7, #24]
 800c18a:	21cb      	movs	r1, #203	@ 0xcb
 800c18c:	6878      	ldr	r0, [r7, #4]
 800c18e:	f002 fd91 	bl	800ecb4 <VL53L0X_RdByte>
 800c192:	4603      	mov	r3, r0
 800c194:	461a      	mov	r2, r3
 800c196:	7bfb      	ldrb	r3, [r7, #15]
 800c198:	4313      	orrs	r3, r2
 800c19a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800c19c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d02a      	beq.n	800c1fa <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800c1a4:	f107 030e 	add.w	r3, r7, #14
 800c1a8:	461a      	mov	r2, r3
 800c1aa:	21ee      	movs	r1, #238	@ 0xee
 800c1ac:	6878      	ldr	r0, [r7, #4]
 800c1ae:	f002 fd81 	bl	800ecb4 <VL53L0X_RdByte>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	461a      	mov	r2, r3
 800c1b6:	7bfb      	ldrb	r3, [r7, #15]
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	73fb      	strb	r3, [r7, #15]
 800c1bc:	e01d      	b.n	800c1fa <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800c1be:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d00a      	beq.n	800c1dc <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800c1c6:	78bb      	ldrb	r3, [r7, #2]
 800c1c8:	461a      	mov	r2, r3
 800c1ca:	21cb      	movs	r1, #203	@ 0xcb
 800c1cc:	6878      	ldr	r0, [r7, #4]
 800c1ce:	f002 fcef 	bl	800ebb0 <VL53L0X_WrByte>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	461a      	mov	r2, r3
 800c1d6:	7bfb      	ldrb	r3, [r7, #15]
 800c1d8:	4313      	orrs	r3, r2
 800c1da:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800c1dc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d00a      	beq.n	800c1fa <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800c1e4:	787b      	ldrb	r3, [r7, #1]
 800c1e6:	2280      	movs	r2, #128	@ 0x80
 800c1e8:	21ee      	movs	r1, #238	@ 0xee
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f002 fd2e 	bl	800ec4c <VL53L0X_UpdateByte>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	461a      	mov	r2, r3
 800c1f4:	7bfb      	ldrb	r3, [r7, #15]
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	21ff      	movs	r1, #255	@ 0xff
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f002 fcd6 	bl	800ebb0 <VL53L0X_WrByte>
 800c204:	4603      	mov	r3, r0
 800c206:	461a      	mov	r2, r3
 800c208:	7bfb      	ldrb	r3, [r7, #15]
 800c20a:	4313      	orrs	r3, r2
 800c20c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800c20e:	2201      	movs	r2, #1
 800c210:	2100      	movs	r1, #0
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f002 fccc 	bl	800ebb0 <VL53L0X_WrByte>
 800c218:	4603      	mov	r3, r0
 800c21a:	461a      	mov	r2, r3
 800c21c:	7bfb      	ldrb	r3, [r7, #15]
 800c21e:	4313      	orrs	r3, r2
 800c220:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c222:	2200      	movs	r2, #0
 800c224:	21ff      	movs	r1, #255	@ 0xff
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f002 fcc2 	bl	800ebb0 <VL53L0X_WrByte>
 800c22c:	4603      	mov	r3, r0
 800c22e:	461a      	mov	r2, r3
 800c230:	7bfb      	ldrb	r3, [r7, #15]
 800c232:	4313      	orrs	r3, r2
 800c234:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800c236:	7bbb      	ldrb	r3, [r7, #14]
 800c238:	f023 0310 	bic.w	r3, r3, #16
 800c23c:	b2da      	uxtb	r2, r3
 800c23e:	69fb      	ldr	r3, [r7, #28]
 800c240:	701a      	strb	r2, [r3, #0]

	return Status;
 800c242:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c246:	4618      	mov	r0, r3
 800c248:	3710      	adds	r7, #16
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}

0800c24e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800c24e:	b580      	push	{r7, lr}
 800c250:	b08a      	sub	sp, #40	@ 0x28
 800c252:	af04      	add	r7, sp, #16
 800c254:	60f8      	str	r0, [r7, #12]
 800c256:	60b9      	str	r1, [r7, #8]
 800c258:	4611      	mov	r1, r2
 800c25a:	461a      	mov	r2, r3
 800c25c:	460b      	mov	r3, r1
 800c25e:	71fb      	strb	r3, [r7, #7]
 800c260:	4613      	mov	r3, r2
 800c262:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c264:	2300      	movs	r3, #0
 800c266:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800c268:	2300      	movs	r3, #0
 800c26a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800c26c:	2300      	movs	r3, #0
 800c26e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800c270:	2300      	movs	r3, #0
 800c272:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800c274:	2300      	movs	r3, #0
 800c276:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800c278:	79bb      	ldrb	r3, [r7, #6]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d003      	beq.n	800c286 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800c284:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800c286:	2201      	movs	r2, #1
 800c288:	2101      	movs	r1, #1
 800c28a:	68f8      	ldr	r0, [r7, #12]
 800c28c:	f002 fc90 	bl	800ebb0 <VL53L0X_WrByte>
 800c290:	4603      	mov	r3, r0
 800c292:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800c294:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d105      	bne.n	800c2a8 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800c29c:	2140      	movs	r1, #64	@ 0x40
 800c29e:	68f8      	ldr	r0, [r7, #12]
 800c2a0:	f7ff ff01 	bl	800c0a6 <VL53L0X_perform_single_ref_calibration>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800c2a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d115      	bne.n	800c2dc <VL53L0X_perform_vhv_calibration+0x8e>
 800c2b0:	79fb      	ldrb	r3, [r7, #7]
 800c2b2:	2b01      	cmp	r3, #1
 800c2b4:	d112      	bne.n	800c2dc <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800c2b6:	7d39      	ldrb	r1, [r7, #20]
 800c2b8:	7d7a      	ldrb	r2, [r7, #21]
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	9303      	str	r3, [sp, #12]
 800c2be:	2301      	movs	r3, #1
 800c2c0:	9302      	str	r3, [sp, #8]
 800c2c2:	f107 0313 	add.w	r3, r7, #19
 800c2c6:	9301      	str	r3, [sp, #4]
 800c2c8:	68bb      	ldr	r3, [r7, #8]
 800c2ca:	9300      	str	r3, [sp, #0]
 800c2cc:	460b      	mov	r3, r1
 800c2ce:	2101      	movs	r1, #1
 800c2d0:	68f8      	ldr	r0, [r7, #12]
 800c2d2:	f7ff ff23 	bl	800c11c <VL53L0X_ref_calibration_io>
 800c2d6:	4603      	mov	r3, r0
 800c2d8:	75fb      	strb	r3, [r7, #23]
 800c2da:	e002      	b.n	800c2e2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800c2e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d112      	bne.n	800c310 <VL53L0X_perform_vhv_calibration+0xc2>
 800c2ea:	79bb      	ldrb	r3, [r7, #6]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d00f      	beq.n	800c310 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c2f0:	7dbb      	ldrb	r3, [r7, #22]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	2101      	movs	r1, #1
 800c2f6:	68f8      	ldr	r0, [r7, #12]
 800c2f8:	f002 fc5a 	bl	800ebb0 <VL53L0X_WrByte>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800c300:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d103      	bne.n	800c310 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	7dba      	ldrb	r2, [r7, #22]
 800c30c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800c310:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c314:	4618      	mov	r0, r3
 800c316:	3718      	adds	r7, #24
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b08a      	sub	sp, #40	@ 0x28
 800c320:	af04      	add	r7, sp, #16
 800c322:	60f8      	str	r0, [r7, #12]
 800c324:	60b9      	str	r1, [r7, #8]
 800c326:	4611      	mov	r1, r2
 800c328:	461a      	mov	r2, r3
 800c32a:	460b      	mov	r3, r1
 800c32c:	71fb      	strb	r3, [r7, #7]
 800c32e:	4613      	mov	r3, r2
 800c330:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c332:	2300      	movs	r3, #0
 800c334:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800c336:	2300      	movs	r3, #0
 800c338:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800c33a:	2300      	movs	r3, #0
 800c33c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800c33e:	2300      	movs	r3, #0
 800c340:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800c342:	79bb      	ldrb	r3, [r7, #6]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d003      	beq.n	800c350 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800c34e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800c350:	2202      	movs	r2, #2
 800c352:	2101      	movs	r1, #1
 800c354:	68f8      	ldr	r0, [r7, #12]
 800c356:	f002 fc2b 	bl	800ebb0 <VL53L0X_WrByte>
 800c35a:	4603      	mov	r3, r0
 800c35c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800c35e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d105      	bne.n	800c372 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800c366:	2100      	movs	r1, #0
 800c368:	68f8      	ldr	r0, [r7, #12]
 800c36a:	f7ff fe9c 	bl	800c0a6 <VL53L0X_perform_single_ref_calibration>
 800c36e:	4603      	mov	r3, r0
 800c370:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800c372:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d115      	bne.n	800c3a6 <VL53L0X_perform_phase_calibration+0x8a>
 800c37a:	79fb      	ldrb	r3, [r7, #7]
 800c37c:	2b01      	cmp	r3, #1
 800c37e:	d112      	bne.n	800c3a6 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800c380:	7d39      	ldrb	r1, [r7, #20]
 800c382:	7d7a      	ldrb	r2, [r7, #21]
 800c384:	2301      	movs	r3, #1
 800c386:	9303      	str	r3, [sp, #12]
 800c388:	2300      	movs	r3, #0
 800c38a:	9302      	str	r3, [sp, #8]
 800c38c:	68bb      	ldr	r3, [r7, #8]
 800c38e:	9301      	str	r3, [sp, #4]
 800c390:	f107 0313 	add.w	r3, r7, #19
 800c394:	9300      	str	r3, [sp, #0]
 800c396:	460b      	mov	r3, r1
 800c398:	2101      	movs	r1, #1
 800c39a:	68f8      	ldr	r0, [r7, #12]
 800c39c:	f7ff febe 	bl	800c11c <VL53L0X_ref_calibration_io>
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	75fb      	strb	r3, [r7, #23]
 800c3a4:	e002      	b.n	800c3ac <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800c3a6:	68bb      	ldr	r3, [r7, #8]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800c3ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d112      	bne.n	800c3da <VL53L0X_perform_phase_calibration+0xbe>
 800c3b4:	79bb      	ldrb	r3, [r7, #6]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d00f      	beq.n	800c3da <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c3ba:	7dbb      	ldrb	r3, [r7, #22]
 800c3bc:	461a      	mov	r2, r3
 800c3be:	2101      	movs	r1, #1
 800c3c0:	68f8      	ldr	r0, [r7, #12]
 800c3c2:	f002 fbf5 	bl	800ebb0 <VL53L0X_WrByte>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800c3ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d103      	bne.n	800c3da <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	7dba      	ldrb	r2, [r7, #22]
 800c3d6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800c3da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c3de:	4618      	mov	r0, r3
 800c3e0:	3718      	adds	r7, #24
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}

0800c3e6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800c3e6:	b580      	push	{r7, lr}
 800c3e8:	b086      	sub	sp, #24
 800c3ea:	af00      	add	r7, sp, #0
 800c3ec:	60f8      	str	r0, [r7, #12]
 800c3ee:	60b9      	str	r1, [r7, #8]
 800c3f0:	607a      	str	r2, [r7, #4]
 800c3f2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800c3f8:	2300      	movs	r3, #0
 800c3fa:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800c402:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800c404:	78fa      	ldrb	r2, [r7, #3]
 800c406:	2300      	movs	r3, #0
 800c408:	68b9      	ldr	r1, [r7, #8]
 800c40a:	68f8      	ldr	r0, [r7, #12]
 800c40c:	f7ff ff1f 	bl	800c24e <VL53L0X_perform_vhv_calibration>
 800c410:	4603      	mov	r3, r0
 800c412:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800c414:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d107      	bne.n	800c42c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800c41c:	78fa      	ldrb	r2, [r7, #3]
 800c41e:	2300      	movs	r3, #0
 800c420:	6879      	ldr	r1, [r7, #4]
 800c422:	68f8      	ldr	r0, [r7, #12]
 800c424:	f7ff ff7a 	bl	800c31c <VL53L0X_perform_phase_calibration>
 800c428:	4603      	mov	r3, r0
 800c42a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800c42c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d10f      	bne.n	800c454 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c434:	7dbb      	ldrb	r3, [r7, #22]
 800c436:	461a      	mov	r2, r3
 800c438:	2101      	movs	r1, #1
 800c43a:	68f8      	ldr	r0, [r7, #12]
 800c43c:	f002 fbb8 	bl	800ebb0 <VL53L0X_WrByte>
 800c440:	4603      	mov	r3, r0
 800c442:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800c444:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d103      	bne.n	800c454 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	7dba      	ldrb	r2, [r7, #22]
 800c450:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800c454:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3718      	adds	r7, #24
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <VL53L0X_set_ref_calibration>:

VL53L0X_Error VL53L0X_set_ref_calibration(VL53L0X_DEV Dev,
		uint8_t VhvSettings, uint8_t PhaseCal)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b088      	sub	sp, #32
 800c464:	af04      	add	r7, sp, #16
 800c466:	6078      	str	r0, [r7, #4]
 800c468:	460b      	mov	r3, r1
 800c46a:	70fb      	strb	r3, [r7, #3]
 800c46c:	4613      	mov	r3, r2
 800c46e:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c470:	2300      	movs	r3, #0
 800c472:	73fb      	strb	r3, [r7, #15]
	uint8_t pVhvSettings;
	uint8_t pPhaseCal;

	Status = VL53L0X_ref_calibration_io(Dev, 0,
 800c474:	78b9      	ldrb	r1, [r7, #2]
 800c476:	78fa      	ldrb	r2, [r7, #3]
 800c478:	2301      	movs	r3, #1
 800c47a:	9303      	str	r3, [sp, #12]
 800c47c:	2301      	movs	r3, #1
 800c47e:	9302      	str	r3, [sp, #8]
 800c480:	f107 030d 	add.w	r3, r7, #13
 800c484:	9301      	str	r3, [sp, #4]
 800c486:	f107 030e 	add.w	r3, r7, #14
 800c48a:	9300      	str	r3, [sp, #0]
 800c48c:	460b      	mov	r3, r1
 800c48e:	2100      	movs	r1, #0
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f7ff fe43 	bl	800c11c <VL53L0X_ref_calibration_io>
 800c496:	4603      	mov	r3, r0
 800c498:	73fb      	strb	r3, [r7, #15]
		VhvSettings, PhaseCal,
		&pVhvSettings, &pPhaseCal,
		1, 1);

	return Status;
 800c49a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3710      	adds	r7, #16
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}

0800c4a6 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800c4a6:	b580      	push	{r7, lr}
 800c4a8:	b086      	sub	sp, #24
 800c4aa:	af00      	add	r7, sp, #0
 800c4ac:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800c4ba:	f107 030f 	add.w	r3, r7, #15
 800c4be:	4619      	mov	r1, r3
 800c4c0:	6878      	ldr	r0, [r7, #4]
 800c4c2:	f7fe fda3 	bl	800b00c <VL53L0X_GetMeasurementDataReady>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800c4ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d110      	bne.n	800c4f4 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800c4d2:	7bfb      	ldrb	r3, [r7, #15]
 800c4d4:	2b01      	cmp	r3, #1
 800c4d6:	d00f      	beq.n	800c4f8 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800c4d8:	693b      	ldr	r3, [r7, #16]
 800c4da:	3301      	adds	r3, #1
 800c4dc:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800c4de:	693b      	ldr	r3, [r7, #16]
 800c4e0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c4e4:	d302      	bcc.n	800c4ec <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800c4e6:	23f9      	movs	r3, #249	@ 0xf9
 800c4e8:	75fb      	strb	r3, [r7, #23]
			break;
 800c4ea:	e006      	b.n	800c4fa <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f002 fc7d 	bl	800edec <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800c4f2:	e7e2      	b.n	800c4ba <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800c4f4:	bf00      	nop
 800c4f6:	e000      	b.n	800c4fa <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800c4f8:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800c4fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4fe:	4618      	mov	r0, r3
 800c500:	3718      	adds	r7, #24
 800c502:	46bd      	mov	sp, r7
 800c504:	bd80      	pop	{r7, pc}

0800c506 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800c506:	b480      	push	{r7}
 800c508:	b085      	sub	sp, #20
 800c50a:	af00      	add	r7, sp, #0
 800c50c:	4603      	mov	r3, r0
 800c50e:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800c510:	2300      	movs	r3, #0
 800c512:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800c514:	79fb      	ldrb	r3, [r7, #7]
 800c516:	3301      	adds	r3, #1
 800c518:	b2db      	uxtb	r3, r3
 800c51a:	005b      	lsls	r3, r3, #1
 800c51c:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800c51e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c520:	4618      	mov	r0, r3
 800c522:	3714      	adds	r7, #20
 800c524:	46bd      	mov	sp, r7
 800c526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52a:	4770      	bx	lr

0800c52c <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800c52c:	b480      	push	{r7}
 800c52e:	b085      	sub	sp, #20
 800c530:	af00      	add	r7, sp, #0
 800c532:	4603      	mov	r3, r0
 800c534:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800c536:	2300      	movs	r3, #0
 800c538:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800c53a:	79fb      	ldrb	r3, [r7, #7]
 800c53c:	085b      	lsrs	r3, r3, #1
 800c53e:	b2db      	uxtb	r3, r3
 800c540:	3b01      	subs	r3, #1
 800c542:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800c544:	7bfb      	ldrb	r3, [r7, #15]
}
 800c546:	4618      	mov	r0, r3
 800c548:	3714      	adds	r7, #20
 800c54a:	46bd      	mov	sp, r7
 800c54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c550:	4770      	bx	lr

0800c552 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800c552:	b480      	push	{r7}
 800c554:	b085      	sub	sp, #20
 800c556:	af00      	add	r7, sp, #0
 800c558:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800c55a:	2300      	movs	r3, #0
 800c55c:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800c55e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c562:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800c564:	e002      	b.n	800c56c <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	089b      	lsrs	r3, r3, #2
 800c56a:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800c56c:	68ba      	ldr	r2, [r7, #8]
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	429a      	cmp	r2, r3
 800c572:	d8f8      	bhi.n	800c566 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800c574:	e017      	b.n	800c5a6 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800c576:	68fa      	ldr	r2, [r7, #12]
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	4413      	add	r3, r2
 800c57c:	687a      	ldr	r2, [r7, #4]
 800c57e:	429a      	cmp	r2, r3
 800c580:	d30b      	bcc.n	800c59a <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800c582:	68fa      	ldr	r2, [r7, #12]
 800c584:	68bb      	ldr	r3, [r7, #8]
 800c586:	4413      	add	r3, r2
 800c588:	687a      	ldr	r2, [r7, #4]
 800c58a:	1ad3      	subs	r3, r2, r3
 800c58c:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	085b      	lsrs	r3, r3, #1
 800c592:	68ba      	ldr	r2, [r7, #8]
 800c594:	4413      	add	r3, r2
 800c596:	60fb      	str	r3, [r7, #12]
 800c598:	e002      	b.n	800c5a0 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	085b      	lsrs	r3, r3, #1
 800c59e:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	089b      	lsrs	r3, r3, #2
 800c5a4:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d1e4      	bne.n	800c576 <VL53L0X_isqrt+0x24>
	}

	return res;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3714      	adds	r7, #20
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b8:	4770      	bx	lr

0800c5ba <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800c5ba:	b580      	push	{r7, lr}
 800c5bc:	b086      	sub	sp, #24
 800c5be:	af00      	add	r7, sp, #0
 800c5c0:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	2183      	movs	r1, #131	@ 0x83
 800c5ca:	6878      	ldr	r0, [r7, #4]
 800c5cc:	f002 faf0 	bl	800ebb0 <VL53L0X_WrByte>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	461a      	mov	r2, r3
 800c5d4:	7dfb      	ldrb	r3, [r7, #23]
 800c5d6:	4313      	orrs	r3, r2
 800c5d8:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800c5da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d11e      	bne.n	800c620 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800c5e6:	f107 030f 	add.w	r3, r7, #15
 800c5ea:	461a      	mov	r2, r3
 800c5ec:	2183      	movs	r1, #131	@ 0x83
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f002 fb60 	bl	800ecb4 <VL53L0X_RdByte>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800c5f8:	7bfb      	ldrb	r3, [r7, #15]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d10a      	bne.n	800c614 <VL53L0X_device_read_strobe+0x5a>
 800c5fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d106      	bne.n	800c614 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	3301      	adds	r3, #1
 800c60a:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c612:	d3e8      	bcc.n	800c5e6 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800c614:	693b      	ldr	r3, [r7, #16]
 800c616:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c61a:	d301      	bcc.n	800c620 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800c61c:	23f9      	movs	r3, #249	@ 0xf9
 800c61e:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800c620:	2201      	movs	r2, #1
 800c622:	2183      	movs	r1, #131	@ 0x83
 800c624:	6878      	ldr	r0, [r7, #4]
 800c626:	f002 fac3 	bl	800ebb0 <VL53L0X_WrByte>
 800c62a:	4603      	mov	r3, r0
 800c62c:	461a      	mov	r2, r3
 800c62e:	7dfb      	ldrb	r3, [r7, #23]
 800c630:	4313      	orrs	r3, r2
 800c632:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800c634:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800c638:	4618      	mov	r0, r3
 800c63a:	3718      	adds	r7, #24
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}

0800c640 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b098      	sub	sp, #96	@ 0x60
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
 800c648:	460b      	mov	r3, r1
 800c64a:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c64c:	2300      	movs	r3, #0
 800c64e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800c652:	2300      	movs	r3, #0
 800c654:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 800c658:	2300      	movs	r3, #0
 800c65a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 800c65e:	2300      	movs	r3, #0
 800c660:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800c662:	2300      	movs	r3, #0
 800c664:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800c666:	2300      	movs	r3, #0
 800c668:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 800c66a:	2300      	movs	r3, #0
 800c66c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800c670:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800c674:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800c676:	2300      	movs	r3, #0
 800c678:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800c67a:	2300      	movs	r3, #0
 800c67c:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800c67e:	2300      	movs	r3, #0
 800c680:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800c688:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800c68c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c690:	2b07      	cmp	r3, #7
 800c692:	f000 8408 	beq.w	800cea6 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c696:	2201      	movs	r2, #1
 800c698:	2180      	movs	r1, #128	@ 0x80
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f002 fa88 	bl	800ebb0 <VL53L0X_WrByte>
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	461a      	mov	r2, r3
 800c6a4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6a8:	4313      	orrs	r3, r2
 800c6aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c6ae:	2201      	movs	r2, #1
 800c6b0:	21ff      	movs	r1, #255	@ 0xff
 800c6b2:	6878      	ldr	r0, [r7, #4]
 800c6b4:	f002 fa7c 	bl	800ebb0 <VL53L0X_WrByte>
 800c6b8:	4603      	mov	r3, r0
 800c6ba:	461a      	mov	r2, r3
 800c6bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6c0:	4313      	orrs	r3, r2
 800c6c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	2100      	movs	r1, #0
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f002 fa70 	bl	800ebb0 <VL53L0X_WrByte>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	461a      	mov	r2, r3
 800c6d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6d8:	4313      	orrs	r3, r2
 800c6da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800c6de:	2206      	movs	r2, #6
 800c6e0:	21ff      	movs	r1, #255	@ 0xff
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f002 fa64 	bl	800ebb0 <VL53L0X_WrByte>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	461a      	mov	r2, r3
 800c6ec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6f0:	4313      	orrs	r3, r2
 800c6f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800c6f6:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800c6fa:	461a      	mov	r2, r3
 800c6fc:	2183      	movs	r1, #131	@ 0x83
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f002 fad8 	bl	800ecb4 <VL53L0X_RdByte>
 800c704:	4603      	mov	r3, r0
 800c706:	461a      	mov	r2, r3
 800c708:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c70c:	4313      	orrs	r3, r2
 800c70e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800c712:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c716:	f043 0304 	orr.w	r3, r3, #4
 800c71a:	b2db      	uxtb	r3, r3
 800c71c:	461a      	mov	r2, r3
 800c71e:	2183      	movs	r1, #131	@ 0x83
 800c720:	6878      	ldr	r0, [r7, #4]
 800c722:	f002 fa45 	bl	800ebb0 <VL53L0X_WrByte>
 800c726:	4603      	mov	r3, r0
 800c728:	461a      	mov	r2, r3
 800c72a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c72e:	4313      	orrs	r3, r2
 800c730:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800c734:	2207      	movs	r2, #7
 800c736:	21ff      	movs	r1, #255	@ 0xff
 800c738:	6878      	ldr	r0, [r7, #4]
 800c73a:	f002 fa39 	bl	800ebb0 <VL53L0X_WrByte>
 800c73e:	4603      	mov	r3, r0
 800c740:	461a      	mov	r2, r3
 800c742:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c746:	4313      	orrs	r3, r2
 800c748:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800c74c:	2201      	movs	r2, #1
 800c74e:	2181      	movs	r1, #129	@ 0x81
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f002 fa2d 	bl	800ebb0 <VL53L0X_WrByte>
 800c756:	4603      	mov	r3, r0
 800c758:	461a      	mov	r2, r3
 800c75a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c75e:	4313      	orrs	r3, r2
 800c760:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f002 fb41 	bl	800edec <VL53L0X_PollingDelay>
 800c76a:	4603      	mov	r3, r0
 800c76c:	461a      	mov	r2, r3
 800c76e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c772:	4313      	orrs	r3, r2
 800c774:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c778:	2201      	movs	r2, #1
 800c77a:	2180      	movs	r1, #128	@ 0x80
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f002 fa17 	bl	800ebb0 <VL53L0X_WrByte>
 800c782:	4603      	mov	r3, r0
 800c784:	461a      	mov	r2, r3
 800c786:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c78a:	4313      	orrs	r3, r2
 800c78c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800c790:	78fb      	ldrb	r3, [r7, #3]
 800c792:	f003 0301 	and.w	r3, r3, #1
 800c796:	2b00      	cmp	r3, #0
 800c798:	f000 8098 	beq.w	800c8cc <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800c79c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c7a0:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	f040 8091 	bne.w	800c8cc <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800c7aa:	226b      	movs	r2, #107	@ 0x6b
 800c7ac:	2194      	movs	r1, #148	@ 0x94
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	f002 f9fe 	bl	800ebb0 <VL53L0X_WrByte>
 800c7b4:	4603      	mov	r3, r0
 800c7b6:	461a      	mov	r2, r3
 800c7b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c7c2:	6878      	ldr	r0, [r7, #4]
 800c7c4:	f7ff fef9 	bl	800c5ba <VL53L0X_device_read_strobe>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	461a      	mov	r2, r3
 800c7cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c7d0:	4313      	orrs	r3, r2
 800c7d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c7d6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c7da:	461a      	mov	r2, r3
 800c7dc:	2190      	movs	r1, #144	@ 0x90
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f002 fac8 	bl	800ed74 <VL53L0X_RdDWord>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	461a      	mov	r2, r3
 800c7e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c7ec:	4313      	orrs	r3, r2
 800c7ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800c7f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f4:	0a1b      	lsrs	r3, r3, #8
 800c7f6:	b2db      	uxtb	r3, r3
 800c7f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7fc:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800c800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c802:	0bdb      	lsrs	r3, r3, #15
 800c804:	b2db      	uxtb	r3, r3
 800c806:	f003 0301 	and.w	r3, r3, #1
 800c80a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800c80e:	2224      	movs	r2, #36	@ 0x24
 800c810:	2194      	movs	r1, #148	@ 0x94
 800c812:	6878      	ldr	r0, [r7, #4]
 800c814:	f002 f9cc 	bl	800ebb0 <VL53L0X_WrByte>
 800c818:	4603      	mov	r3, r0
 800c81a:	461a      	mov	r2, r3
 800c81c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c820:	4313      	orrs	r3, r2
 800c822:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f7ff fec7 	bl	800c5ba <VL53L0X_device_read_strobe>
 800c82c:	4603      	mov	r3, r0
 800c82e:	461a      	mov	r2, r3
 800c830:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c834:	4313      	orrs	r3, r2
 800c836:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c83a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c83e:	461a      	mov	r2, r3
 800c840:	2190      	movs	r1, #144	@ 0x90
 800c842:	6878      	ldr	r0, [r7, #4]
 800c844:	f002 fa96 	bl	800ed74 <VL53L0X_RdDWord>
 800c848:	4603      	mov	r3, r0
 800c84a:	461a      	mov	r2, r3
 800c84c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c850:	4313      	orrs	r3, r2
 800c852:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800c856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c858:	0e1b      	lsrs	r3, r3, #24
 800c85a:	b2db      	uxtb	r3, r3
 800c85c:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800c85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c860:	0c1b      	lsrs	r3, r3, #16
 800c862:	b2db      	uxtb	r3, r3
 800c864:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800c866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c868:	0a1b      	lsrs	r3, r3, #8
 800c86a:	b2db      	uxtb	r3, r3
 800c86c:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800c86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c870:	b2db      	uxtb	r3, r3
 800c872:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800c874:	2225      	movs	r2, #37	@ 0x25
 800c876:	2194      	movs	r1, #148	@ 0x94
 800c878:	6878      	ldr	r0, [r7, #4]
 800c87a:	f002 f999 	bl	800ebb0 <VL53L0X_WrByte>
 800c87e:	4603      	mov	r3, r0
 800c880:	461a      	mov	r2, r3
 800c882:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c886:	4313      	orrs	r3, r2
 800c888:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	f7ff fe94 	bl	800c5ba <VL53L0X_device_read_strobe>
 800c892:	4603      	mov	r3, r0
 800c894:	461a      	mov	r2, r3
 800c896:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c89a:	4313      	orrs	r3, r2
 800c89c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c8a0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c8a4:	461a      	mov	r2, r3
 800c8a6:	2190      	movs	r1, #144	@ 0x90
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f002 fa63 	bl	800ed74 <VL53L0X_RdDWord>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	461a      	mov	r2, r3
 800c8b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8b6:	4313      	orrs	r3, r2
 800c8b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800c8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8be:	0e1b      	lsrs	r3, r3, #24
 800c8c0:	b2db      	uxtb	r3, r3
 800c8c2:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800c8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8c6:	0c1b      	lsrs	r3, r3, #16
 800c8c8:	b2db      	uxtb	r3, r3
 800c8ca:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800c8cc:	78fb      	ldrb	r3, [r7, #3]
 800c8ce:	f003 0302 	and.w	r3, r3, #2
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	f000 8189 	beq.w	800cbea <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800c8d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c8dc:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	f040 8182 	bne.w	800cbea <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800c8e6:	2202      	movs	r2, #2
 800c8e8:	2194      	movs	r1, #148	@ 0x94
 800c8ea:	6878      	ldr	r0, [r7, #4]
 800c8ec:	f002 f960 	bl	800ebb0 <VL53L0X_WrByte>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	f7ff fe5b 	bl	800c5ba <VL53L0X_device_read_strobe>
 800c904:	4603      	mov	r3, r0
 800c906:	461a      	mov	r2, r3
 800c908:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c90c:	4313      	orrs	r3, r2
 800c90e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800c912:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 800c916:	461a      	mov	r2, r3
 800c918:	2190      	movs	r1, #144	@ 0x90
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f002 f9ca 	bl	800ecb4 <VL53L0X_RdByte>
 800c920:	4603      	mov	r3, r0
 800c922:	461a      	mov	r2, r3
 800c924:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c928:	4313      	orrs	r3, r2
 800c92a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800c92e:	227b      	movs	r2, #123	@ 0x7b
 800c930:	2194      	movs	r1, #148	@ 0x94
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f002 f93c 	bl	800ebb0 <VL53L0X_WrByte>
 800c938:	4603      	mov	r3, r0
 800c93a:	461a      	mov	r2, r3
 800c93c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c940:	4313      	orrs	r3, r2
 800c942:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c946:	6878      	ldr	r0, [r7, #4]
 800c948:	f7ff fe37 	bl	800c5ba <VL53L0X_device_read_strobe>
 800c94c:	4603      	mov	r3, r0
 800c94e:	461a      	mov	r2, r3
 800c950:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c954:	4313      	orrs	r3, r2
 800c956:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800c95a:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 800c95e:	461a      	mov	r2, r3
 800c960:	2190      	movs	r1, #144	@ 0x90
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f002 f9a6 	bl	800ecb4 <VL53L0X_RdByte>
 800c968:	4603      	mov	r3, r0
 800c96a:	461a      	mov	r2, r3
 800c96c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c970:	4313      	orrs	r3, r2
 800c972:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800c976:	2277      	movs	r2, #119	@ 0x77
 800c978:	2194      	movs	r1, #148	@ 0x94
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	f002 f918 	bl	800ebb0 <VL53L0X_WrByte>
 800c980:	4603      	mov	r3, r0
 800c982:	461a      	mov	r2, r3
 800c984:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c988:	4313      	orrs	r3, r2
 800c98a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f7ff fe13 	bl	800c5ba <VL53L0X_device_read_strobe>
 800c994:	4603      	mov	r3, r0
 800c996:	461a      	mov	r2, r3
 800c998:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c99c:	4313      	orrs	r3, r2
 800c99e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c9a2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c9a6:	461a      	mov	r2, r3
 800c9a8:	2190      	movs	r1, #144	@ 0x90
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f002 f9e2 	bl	800ed74 <VL53L0X_RdDWord>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	461a      	mov	r2, r3
 800c9b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800c9be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9c0:	0e5b      	lsrs	r3, r3, #25
 800c9c2:	b2db      	uxtb	r3, r3
 800c9c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9c8:	b2db      	uxtb	r3, r3
 800c9ca:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800c9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ce:	0c9b      	lsrs	r3, r3, #18
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9d6:	b2db      	uxtb	r3, r3
 800c9d8:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800c9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9dc:	0adb      	lsrs	r3, r3, #11
 800c9de:	b2db      	uxtb	r3, r3
 800c9e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9e4:	b2db      	uxtb	r3, r3
 800c9e6:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800c9e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ea:	091b      	lsrs	r3, r3, #4
 800c9ec:	b2db      	uxtb	r3, r3
 800c9ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9f2:	b2db      	uxtb	r3, r3
 800c9f4:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800c9f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9f8:	b2db      	uxtb	r3, r3
 800c9fa:	00db      	lsls	r3, r3, #3
 800c9fc:	b2db      	uxtb	r3, r3
 800c9fe:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 800ca02:	b2db      	uxtb	r3, r3
 800ca04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800ca08:	2278      	movs	r2, #120	@ 0x78
 800ca0a:	2194      	movs	r1, #148	@ 0x94
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f002 f8cf 	bl	800ebb0 <VL53L0X_WrByte>
 800ca12:	4603      	mov	r3, r0
 800ca14:	461a      	mov	r2, r3
 800ca16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca1a:	4313      	orrs	r3, r2
 800ca1c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ca20:	6878      	ldr	r0, [r7, #4]
 800ca22:	f7ff fdca 	bl	800c5ba <VL53L0X_device_read_strobe>
 800ca26:	4603      	mov	r3, r0
 800ca28:	461a      	mov	r2, r3
 800ca2a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca2e:	4313      	orrs	r3, r2
 800ca30:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ca34:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ca38:	461a      	mov	r2, r3
 800ca3a:	2190      	movs	r1, #144	@ 0x90
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f002 f999 	bl	800ed74 <VL53L0X_RdDWord>
 800ca42:	4603      	mov	r3, r0
 800ca44:	461a      	mov	r2, r3
 800ca46:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca4a:	4313      	orrs	r3, r2
 800ca4c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800ca50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca52:	0f5b      	lsrs	r3, r3, #29
 800ca54:	b2db      	uxtb	r3, r3
 800ca56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca5a:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800ca5c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ca60:	4413      	add	r3, r2
 800ca62:	b2db      	uxtb	r3, r3
 800ca64:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800ca66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca68:	0d9b      	lsrs	r3, r3, #22
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca70:	b2db      	uxtb	r3, r3
 800ca72:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800ca74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca76:	0bdb      	lsrs	r3, r3, #15
 800ca78:	b2db      	uxtb	r3, r3
 800ca7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca7e:	b2db      	uxtb	r3, r3
 800ca80:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800ca82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca84:	0a1b      	lsrs	r3, r3, #8
 800ca86:	b2db      	uxtb	r3, r3
 800ca88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca8c:	b2db      	uxtb	r3, r3
 800ca8e:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800ca90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca92:	085b      	lsrs	r3, r3, #1
 800ca94:	b2db      	uxtb	r3, r3
 800ca96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca9a:	b2db      	uxtb	r3, r3
 800ca9c:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800ca9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	019b      	lsls	r3, r3, #6
 800caa4:	b2db      	uxtb	r3, r3
 800caa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800caaa:	b2db      	uxtb	r3, r3
 800caac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800cab0:	2279      	movs	r2, #121	@ 0x79
 800cab2:	2194      	movs	r1, #148	@ 0x94
 800cab4:	6878      	ldr	r0, [r7, #4]
 800cab6:	f002 f87b 	bl	800ebb0 <VL53L0X_WrByte>
 800caba:	4603      	mov	r3, r0
 800cabc:	461a      	mov	r2, r3
 800cabe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cac2:	4313      	orrs	r3, r2
 800cac4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800cac8:	6878      	ldr	r0, [r7, #4]
 800caca:	f7ff fd76 	bl	800c5ba <VL53L0X_device_read_strobe>
 800cace:	4603      	mov	r3, r0
 800cad0:	461a      	mov	r2, r3
 800cad2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cad6:	4313      	orrs	r3, r2
 800cad8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cadc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cae0:	461a      	mov	r2, r3
 800cae2:	2190      	movs	r1, #144	@ 0x90
 800cae4:	6878      	ldr	r0, [r7, #4]
 800cae6:	f002 f945 	bl	800ed74 <VL53L0X_RdDWord>
 800caea:	4603      	mov	r3, r0
 800caec:	461a      	mov	r2, r3
 800caee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800caf2:	4313      	orrs	r3, r2
 800caf4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800caf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cafa:	0e9b      	lsrs	r3, r3, #26
 800cafc:	b2db      	uxtb	r3, r3
 800cafe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb02:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800cb04:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cb08:	4413      	add	r3, r2
 800cb0a:	b2db      	uxtb	r3, r3
 800cb0c:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800cb0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb10:	0cdb      	lsrs	r3, r3, #19
 800cb12:	b2db      	uxtb	r3, r3
 800cb14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb18:	b2db      	uxtb	r3, r3
 800cb1a:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800cb1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb1e:	0b1b      	lsrs	r3, r3, #12
 800cb20:	b2db      	uxtb	r3, r3
 800cb22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb26:	b2db      	uxtb	r3, r3
 800cb28:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800cb2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb2c:	095b      	lsrs	r3, r3, #5
 800cb2e:	b2db      	uxtb	r3, r3
 800cb30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb34:	b2db      	uxtb	r3, r3
 800cb36:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800cb38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb3a:	b2db      	uxtb	r3, r3
 800cb3c:	009b      	lsls	r3, r3, #2
 800cb3e:	b2db      	uxtb	r3, r3
 800cb40:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800cb44:	b2db      	uxtb	r3, r3
 800cb46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800cb4a:	227a      	movs	r2, #122	@ 0x7a
 800cb4c:	2194      	movs	r1, #148	@ 0x94
 800cb4e:	6878      	ldr	r0, [r7, #4]
 800cb50:	f002 f82e 	bl	800ebb0 <VL53L0X_WrByte>
 800cb54:	4603      	mov	r3, r0
 800cb56:	461a      	mov	r2, r3
 800cb58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb5c:	4313      	orrs	r3, r2
 800cb5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f7ff fd29 	bl	800c5ba <VL53L0X_device_read_strobe>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	461a      	mov	r2, r3
 800cb6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb70:	4313      	orrs	r3, r2
 800cb72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cb76:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cb7a:	461a      	mov	r2, r3
 800cb7c:	2190      	movs	r1, #144	@ 0x90
 800cb7e:	6878      	ldr	r0, [r7, #4]
 800cb80:	f002 f8f8 	bl	800ed74 <VL53L0X_RdDWord>
 800cb84:	4603      	mov	r3, r0
 800cb86:	461a      	mov	r2, r3
 800cb88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb8c:	4313      	orrs	r3, r2
 800cb8e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800cb92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb94:	0f9b      	lsrs	r3, r3, #30
 800cb96:	b2db      	uxtb	r3, r3
 800cb98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb9c:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800cb9e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cba2:	4413      	add	r3, r2
 800cba4:	b2db      	uxtb	r3, r3
 800cba6:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800cba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbaa:	0ddb      	lsrs	r3, r3, #23
 800cbac:	b2db      	uxtb	r3, r3
 800cbae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbb2:	b2db      	uxtb	r3, r3
 800cbb4:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800cbb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbb8:	0c1b      	lsrs	r3, r3, #16
 800cbba:	b2db      	uxtb	r3, r3
 800cbbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbc0:	b2db      	uxtb	r3, r3
 800cbc2:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800cbc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc6:	0a5b      	lsrs	r3, r3, #9
 800cbc8:	b2db      	uxtb	r3, r3
 800cbca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbce:	b2db      	uxtb	r3, r3
 800cbd0:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800cbd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbd6:	089b      	lsrs	r3, r3, #2
 800cbd8:	b2db      	uxtb	r3, r3
 800cbda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbde:	b2db      	uxtb	r3, r3
 800cbe0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 800cbea:	78fb      	ldrb	r3, [r7, #3]
 800cbec:	f003 0304 	and.w	r3, r3, #4
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	f000 80f1 	beq.w	800cdd8 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800cbf6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cbfa:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	f040 80ea 	bne.w	800cdd8 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800cc04:	227b      	movs	r2, #123	@ 0x7b
 800cc06:	2194      	movs	r1, #148	@ 0x94
 800cc08:	6878      	ldr	r0, [r7, #4]
 800cc0a:	f001 ffd1 	bl	800ebb0 <VL53L0X_WrByte>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	461a      	mov	r2, r3
 800cc12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc16:	4313      	orrs	r3, r2
 800cc18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	f7ff fccc 	bl	800c5ba <VL53L0X_device_read_strobe>
 800cc22:	4603      	mov	r3, r0
 800cc24:	461a      	mov	r2, r3
 800cc26:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc2a:	4313      	orrs	r3, r2
 800cc2c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800cc30:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800cc34:	461a      	mov	r2, r3
 800cc36:	2190      	movs	r1, #144	@ 0x90
 800cc38:	6878      	ldr	r0, [r7, #4]
 800cc3a:	f002 f89b 	bl	800ed74 <VL53L0X_RdDWord>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	461a      	mov	r2, r3
 800cc42:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc46:	4313      	orrs	r3, r2
 800cc48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800cc4c:	227c      	movs	r2, #124	@ 0x7c
 800cc4e:	2194      	movs	r1, #148	@ 0x94
 800cc50:	6878      	ldr	r0, [r7, #4]
 800cc52:	f001 ffad 	bl	800ebb0 <VL53L0X_WrByte>
 800cc56:	4603      	mov	r3, r0
 800cc58:	461a      	mov	r2, r3
 800cc5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc5e:	4313      	orrs	r3, r2
 800cc60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cc64:	6878      	ldr	r0, [r7, #4]
 800cc66:	f7ff fca8 	bl	800c5ba <VL53L0X_device_read_strobe>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	461a      	mov	r2, r3
 800cc6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc72:	4313      	orrs	r3, r2
 800cc74:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800cc78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cc7c:	461a      	mov	r2, r3
 800cc7e:	2190      	movs	r1, #144	@ 0x90
 800cc80:	6878      	ldr	r0, [r7, #4]
 800cc82:	f002 f877 	bl	800ed74 <VL53L0X_RdDWord>
 800cc86:	4603      	mov	r3, r0
 800cc88:	461a      	mov	r2, r3
 800cc8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc8e:	4313      	orrs	r3, r2
 800cc90:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800cc94:	2273      	movs	r2, #115	@ 0x73
 800cc96:	2194      	movs	r1, #148	@ 0x94
 800cc98:	6878      	ldr	r0, [r7, #4]
 800cc9a:	f001 ff89 	bl	800ebb0 <VL53L0X_WrByte>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	461a      	mov	r2, r3
 800cca2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cca6:	4313      	orrs	r3, r2
 800cca8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f7ff fc84 	bl	800c5ba <VL53L0X_device_read_strobe>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	461a      	mov	r2, r3
 800ccb6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ccba:	4313      	orrs	r3, r2
 800ccbc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ccc0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ccc4:	461a      	mov	r2, r3
 800ccc6:	2190      	movs	r1, #144	@ 0x90
 800ccc8:	6878      	ldr	r0, [r7, #4]
 800ccca:	f002 f853 	bl	800ed74 <VL53L0X_RdDWord>
 800ccce:	4603      	mov	r3, r0
 800ccd0:	461a      	mov	r2, r3
 800ccd2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ccd6:	4313      	orrs	r3, r2
 800ccd8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800ccdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccde:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800cce0:	b29b      	uxth	r3, r3
 800cce2:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800cce4:	2274      	movs	r2, #116	@ 0x74
 800cce6:	2194      	movs	r1, #148	@ 0x94
 800cce8:	6878      	ldr	r0, [r7, #4]
 800ccea:	f001 ff61 	bl	800ebb0 <VL53L0X_WrByte>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	461a      	mov	r2, r3
 800ccf2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ccf6:	4313      	orrs	r3, r2
 800ccf8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ccfc:	6878      	ldr	r0, [r7, #4]
 800ccfe:	f7ff fc5c 	bl	800c5ba <VL53L0X_device_read_strobe>
 800cd02:	4603      	mov	r3, r0
 800cd04:	461a      	mov	r2, r3
 800cd06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd0a:	4313      	orrs	r3, r2
 800cd0c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cd10:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cd14:	461a      	mov	r2, r3
 800cd16:	2190      	movs	r1, #144	@ 0x90
 800cd18:	6878      	ldr	r0, [r7, #4]
 800cd1a:	f002 f82b 	bl	800ed74 <VL53L0X_RdDWord>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	461a      	mov	r2, r3
 800cd22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd26:	4313      	orrs	r3, r2
 800cd28:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800cd2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd2e:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800cd30:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cd32:	4313      	orrs	r3, r2
 800cd34:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800cd36:	2275      	movs	r2, #117	@ 0x75
 800cd38:	2194      	movs	r1, #148	@ 0x94
 800cd3a:	6878      	ldr	r0, [r7, #4]
 800cd3c:	f001 ff38 	bl	800ebb0 <VL53L0X_WrByte>
 800cd40:	4603      	mov	r3, r0
 800cd42:	461a      	mov	r2, r3
 800cd44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd48:	4313      	orrs	r3, r2
 800cd4a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cd4e:	6878      	ldr	r0, [r7, #4]
 800cd50:	f7ff fc33 	bl	800c5ba <VL53L0X_device_read_strobe>
 800cd54:	4603      	mov	r3, r0
 800cd56:	461a      	mov	r2, r3
 800cd58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd5c:	4313      	orrs	r3, r2
 800cd5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cd62:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cd66:	461a      	mov	r2, r3
 800cd68:	2190      	movs	r1, #144	@ 0x90
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	f002 f802 	bl	800ed74 <VL53L0X_RdDWord>
 800cd70:	4603      	mov	r3, r0
 800cd72:	461a      	mov	r2, r3
 800cd74:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd78:	4313      	orrs	r3, r2
 800cd7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800cd7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd80:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800cd82:	b29b      	uxth	r3, r3
 800cd84:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800cd86:	2276      	movs	r2, #118	@ 0x76
 800cd88:	2194      	movs	r1, #148	@ 0x94
 800cd8a:	6878      	ldr	r0, [r7, #4]
 800cd8c:	f001 ff10 	bl	800ebb0 <VL53L0X_WrByte>
 800cd90:	4603      	mov	r3, r0
 800cd92:	461a      	mov	r2, r3
 800cd94:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd98:	4313      	orrs	r3, r2
 800cd9a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	f7ff fc0b 	bl	800c5ba <VL53L0X_device_read_strobe>
 800cda4:	4603      	mov	r3, r0
 800cda6:	461a      	mov	r2, r3
 800cda8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cdac:	4313      	orrs	r3, r2
 800cdae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cdb2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cdb6:	461a      	mov	r2, r3
 800cdb8:	2190      	movs	r1, #144	@ 0x90
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f001 ffda 	bl	800ed74 <VL53L0X_RdDWord>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	461a      	mov	r2, r3
 800cdc4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800cdce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd0:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800cdd2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cdd4:	4313      	orrs	r3, r2
 800cdd6:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800cdd8:	2200      	movs	r2, #0
 800cdda:	2181      	movs	r1, #129	@ 0x81
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f001 fee7 	bl	800ebb0 <VL53L0X_WrByte>
 800cde2:	4603      	mov	r3, r0
 800cde4:	461a      	mov	r2, r3
 800cde6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cdea:	4313      	orrs	r3, r2
 800cdec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800cdf0:	2206      	movs	r2, #6
 800cdf2:	21ff      	movs	r1, #255	@ 0xff
 800cdf4:	6878      	ldr	r0, [r7, #4]
 800cdf6:	f001 fedb 	bl	800ebb0 <VL53L0X_WrByte>
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	461a      	mov	r2, r3
 800cdfe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce02:	4313      	orrs	r3, r2
 800ce04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800ce08:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800ce0c:	461a      	mov	r2, r3
 800ce0e:	2183      	movs	r1, #131	@ 0x83
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f001 ff4f 	bl	800ecb4 <VL53L0X_RdByte>
 800ce16:	4603      	mov	r3, r0
 800ce18:	461a      	mov	r2, r3
 800ce1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce1e:	4313      	orrs	r3, r2
 800ce20:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800ce24:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ce28:	f023 0304 	bic.w	r3, r3, #4
 800ce2c:	b2db      	uxtb	r3, r3
 800ce2e:	461a      	mov	r2, r3
 800ce30:	2183      	movs	r1, #131	@ 0x83
 800ce32:	6878      	ldr	r0, [r7, #4]
 800ce34:	f001 febc 	bl	800ebb0 <VL53L0X_WrByte>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce40:	4313      	orrs	r3, r2
 800ce42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800ce46:	2201      	movs	r2, #1
 800ce48:	21ff      	movs	r1, #255	@ 0xff
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	f001 feb0 	bl	800ebb0 <VL53L0X_WrByte>
 800ce50:	4603      	mov	r3, r0
 800ce52:	461a      	mov	r2, r3
 800ce54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800ce5e:	2201      	movs	r2, #1
 800ce60:	2100      	movs	r1, #0
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f001 fea4 	bl	800ebb0 <VL53L0X_WrByte>
 800ce68:	4603      	mov	r3, r0
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce70:	4313      	orrs	r3, r2
 800ce72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800ce76:	2200      	movs	r2, #0
 800ce78:	21ff      	movs	r1, #255	@ 0xff
 800ce7a:	6878      	ldr	r0, [r7, #4]
 800ce7c:	f001 fe98 	bl	800ebb0 <VL53L0X_WrByte>
 800ce80:	4603      	mov	r3, r0
 800ce82:	461a      	mov	r2, r3
 800ce84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce88:	4313      	orrs	r3, r2
 800ce8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800ce8e:	2200      	movs	r2, #0
 800ce90:	2180      	movs	r1, #128	@ 0x80
 800ce92:	6878      	ldr	r0, [r7, #4]
 800ce94:	f001 fe8c 	bl	800ebb0 <VL53L0X_WrByte>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cea0:	4313      	orrs	r3, r2
 800cea2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800cea6:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	f040 808f 	bne.w	800cfce <VL53L0X_get_info_from_device+0x98e>
 800ceb0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ceb4:	2b07      	cmp	r3, #7
 800ceb6:	f000 808a 	beq.w	800cfce <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800ceba:	78fb      	ldrb	r3, [r7, #3]
 800cebc:	f003 0301 	and.w	r3, r3, #1
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d024      	beq.n	800cf0e <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800cec4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cec8:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d11e      	bne.n	800cf0e <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800ced6:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 800cee0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800cee4:	2300      	movs	r3, #0
 800cee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cee8:	e00e      	b.n	800cf08 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800ceea:	f107 0208 	add.w	r2, r7, #8
 800ceee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cef0:	4413      	add	r3, r2
 800cef2:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800cef4:	687a      	ldr	r2, [r7, #4]
 800cef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cef8:	4413      	add	r3, r2
 800cefa:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800cefe:	460a      	mov	r2, r1
 800cf00:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800cf02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf04:	3301      	adds	r3, #1
 800cf06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf0a:	2b05      	cmp	r3, #5
 800cf0c:	dded      	ble.n	800ceea <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800cf0e:	78fb      	ldrb	r3, [r7, #3]
 800cf10:	f003 0302 	and.w	r3, r3, #2
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d018      	beq.n	800cf4a <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800cf18:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cf1c:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d112      	bne.n	800cf4a <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cf24:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cf2e:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	33f3      	adds	r3, #243	@ 0xf3
 800cf3c:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800cf3e:	f107 0310 	add.w	r3, r7, #16
 800cf42:	4619      	mov	r1, r3
 800cf44:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cf46:	f006 fcee 	bl	8013926 <strcpy>

		}

		if (((option & 4) == 4) &&
 800cf4a:	78fb      	ldrb	r3, [r7, #3]
 800cf4c:	f003 0304 	and.w	r3, r3, #4
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d030      	beq.n	800cfb6 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800cf54:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cf58:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d12a      	bne.n	800cfb6 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cf60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cf68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800cf70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf72:	025b      	lsls	r3, r3, #9
 800cf74:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cf7a:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800cf84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d011      	beq.n	800cfae <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800cf8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cf8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf8e:	1ad3      	subs	r3, r2, r3
 800cf90:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800cf92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800cf98:	fb02 f303 	mul.w	r3, r2, r3
 800cf9c:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800cf9e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 800cfa2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800cfa6:	425b      	negs	r3, r3
 800cfa8:	b29b      	uxth	r3, r3
 800cfaa:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 800cfae:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800cfb6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800cfba:	78fb      	ldrb	r3, [r7, #3]
 800cfbc:	4313      	orrs	r3, r2
 800cfbe:	b2db      	uxtb	r3, r3
 800cfc0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800cfc4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800cfce:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	3760      	adds	r7, #96	@ 0x60
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	bd80      	pop	{r7, pc}

0800cfda <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800cfda:	b480      	push	{r7}
 800cfdc:	b087      	sub	sp, #28
 800cfde:	af00      	add	r7, sp, #0
 800cfe0:	6078      	str	r0, [r7, #4]
 800cfe2:	460b      	mov	r3, r1
 800cfe4:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800cfe6:	f240 6277 	movw	r2, #1655	@ 0x677
 800cfea:	f04f 0300 	mov.w	r3, #0
 800cfee:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800cff2:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800cff6:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800cff8:	78fb      	ldrb	r3, [r7, #3]
 800cffa:	68fa      	ldr	r2, [r7, #12]
 800cffc:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800d000:	693a      	ldr	r2, [r7, #16]
 800d002:	fb02 f303 	mul.w	r3, r2, r3
 800d006:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800d008:	68bb      	ldr	r3, [r7, #8]
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	371c      	adds	r7, #28
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr

0800d016 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800d016:	b480      	push	{r7}
 800d018:	b087      	sub	sp, #28
 800d01a:	af00      	add	r7, sp, #0
 800d01c:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800d01e:	2300      	movs	r3, #0
 800d020:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800d022:	2300      	movs	r3, #0
 800d024:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800d026:	2300      	movs	r3, #0
 800d028:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d015      	beq.n	800d05c <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	3b01      	subs	r3, #1
 800d034:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800d036:	e005      	b.n	800d044 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800d038:	693b      	ldr	r3, [r7, #16]
 800d03a:	085b      	lsrs	r3, r3, #1
 800d03c:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800d03e:	89fb      	ldrh	r3, [r7, #14]
 800d040:	3301      	adds	r3, #1
 800d042:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800d044:	693b      	ldr	r3, [r7, #16]
 800d046:	2bff      	cmp	r3, #255	@ 0xff
 800d048:	d8f6      	bhi.n	800d038 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800d04a:	89fb      	ldrh	r3, [r7, #14]
 800d04c:	021b      	lsls	r3, r3, #8
 800d04e:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800d050:	693b      	ldr	r3, [r7, #16]
 800d052:	b29b      	uxth	r3, r3
 800d054:	b2db      	uxtb	r3, r3
 800d056:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800d058:	4413      	add	r3, r2
 800d05a:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800d05c:	8afb      	ldrh	r3, [r7, #22]

}
 800d05e:	4618      	mov	r0, r3
 800d060:	371c      	adds	r7, #28
 800d062:	46bd      	mov	sp, r7
 800d064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d068:	4770      	bx	lr

0800d06a <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800d06a:	b480      	push	{r7}
 800d06c:	b085      	sub	sp, #20
 800d06e:	af00      	add	r7, sp, #0
 800d070:	4603      	mov	r3, r0
 800d072:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800d074:	2300      	movs	r3, #0
 800d076:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800d078:	88fb      	ldrh	r3, [r7, #6]
 800d07a:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800d07c:	88fa      	ldrh	r2, [r7, #6]
 800d07e:	0a12      	lsrs	r2, r2, #8
 800d080:	b292      	uxth	r2, r2
 800d082:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800d084:	3301      	adds	r3, #1
 800d086:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800d088:	68fb      	ldr	r3, [r7, #12]
}
 800d08a:	4618      	mov	r0, r3
 800d08c:	3714      	adds	r7, #20
 800d08e:	46bd      	mov	sp, r7
 800d090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d094:	4770      	bx	lr
	...

0800d098 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b088      	sub	sp, #32
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	60f8      	str	r0, [r7, #12]
 800d0a0:	60b9      	str	r1, [r7, #8]
 800d0a2:	4613      	mov	r3, r2
 800d0a4:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800d0aa:	79fb      	ldrb	r3, [r7, #7]
 800d0ac:	4619      	mov	r1, r3
 800d0ae:	68f8      	ldr	r0, [r7, #12]
 800d0b0:	f7ff ff93 	bl	800cfda <VL53L0X_calc_macro_period_ps>
 800d0b4:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800d0b6:	69bb      	ldr	r3, [r7, #24]
 800d0b8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d0bc:	4a0a      	ldr	r2, [pc, #40]	@ (800d0e8 <VL53L0X_calc_timeout_mclks+0x50>)
 800d0be:	fba2 2303 	umull	r2, r3, r2, r3
 800d0c2:	099b      	lsrs	r3, r3, #6
 800d0c4:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d0cc:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800d0d0:	697b      	ldr	r3, [r7, #20]
 800d0d2:	085b      	lsrs	r3, r3, #1
 800d0d4:	441a      	add	r2, r3
	timeout_period_mclks =
 800d0d6:	697b      	ldr	r3, [r7, #20]
 800d0d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0dc:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800d0de:	69fb      	ldr	r3, [r7, #28]
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3720      	adds	r7, #32
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}
 800d0e8:	10624dd3 	.word	0x10624dd3

0800d0ec <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b086      	sub	sp, #24
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
 800d0f4:	460b      	mov	r3, r1
 800d0f6:	807b      	strh	r3, [r7, #2]
 800d0f8:	4613      	mov	r3, r2
 800d0fa:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800d100:	787b      	ldrb	r3, [r7, #1]
 800d102:	4619      	mov	r1, r3
 800d104:	6878      	ldr	r0, [r7, #4]
 800d106:	f7ff ff68 	bl	800cfda <VL53L0X_calc_macro_period_ps>
 800d10a:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d112:	4a0a      	ldr	r2, [pc, #40]	@ (800d13c <VL53L0X_calc_timeout_us+0x50>)
 800d114:	fba2 2303 	umull	r2, r3, r2, r3
 800d118:	099b      	lsrs	r3, r3, #6
 800d11a:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800d11c:	887b      	ldrh	r3, [r7, #2]
 800d11e:	68fa      	ldr	r2, [r7, #12]
 800d120:	fb02 f303 	mul.w	r3, r2, r3
 800d124:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 800d128:	4a04      	ldr	r2, [pc, #16]	@ (800d13c <VL53L0X_calc_timeout_us+0x50>)
 800d12a:	fba2 2303 	umull	r2, r3, r2, r3
 800d12e:	099b      	lsrs	r3, r3, #6
 800d130:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800d132:	697b      	ldr	r3, [r7, #20]
}
 800d134:	4618      	mov	r0, r3
 800d136:	3718      	adds	r7, #24
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}
 800d13c:	10624dd3 	.word	0x10624dd3

0800d140 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b08c      	sub	sp, #48	@ 0x30
 800d144:	af00      	add	r7, sp, #0
 800d146:	60f8      	str	r0, [r7, #12]
 800d148:	460b      	mov	r3, r1
 800d14a:	607a      	str	r2, [r7, #4]
 800d14c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d14e:	2300      	movs	r3, #0
 800d150:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800d154:	2300      	movs	r3, #0
 800d156:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800d15a:	2300      	movs	r3, #0
 800d15c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800d15e:	2300      	movs	r3, #0
 800d160:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800d162:	2300      	movs	r3, #0
 800d164:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800d166:	7afb      	ldrb	r3, [r7, #11]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d005      	beq.n	800d178 <get_sequence_step_timeout+0x38>
 800d16c:	7afb      	ldrb	r3, [r7, #11]
 800d16e:	2b01      	cmp	r3, #1
 800d170:	d002      	beq.n	800d178 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800d172:	7afb      	ldrb	r3, [r7, #11]
 800d174:	2b02      	cmp	r3, #2
 800d176:	d127      	bne.n	800d1c8 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d178:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d17c:	461a      	mov	r2, r3
 800d17e:	2100      	movs	r1, #0
 800d180:	68f8      	ldr	r0, [r7, #12]
 800d182:	f7fd fa09 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800d186:	4603      	mov	r3, r0
 800d188:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800d18c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d190:	2b00      	cmp	r3, #0
 800d192:	d109      	bne.n	800d1a8 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800d194:	f107 0320 	add.w	r3, r7, #32
 800d198:	461a      	mov	r2, r3
 800d19a:	2146      	movs	r1, #70	@ 0x46
 800d19c:	68f8      	ldr	r0, [r7, #12]
 800d19e:	f001 fd89 	bl	800ecb4 <VL53L0X_RdByte>
 800d1a2:	4603      	mov	r3, r0
 800d1a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800d1a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	f7ff ff5c 	bl	800d06a <VL53L0X_decode_timeout>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800d1b6:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800d1ba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d1bc:	4619      	mov	r1, r3
 800d1be:	68f8      	ldr	r0, [r7, #12]
 800d1c0:	f7ff ff94 	bl	800d0ec <VL53L0X_calc_timeout_us>
 800d1c4:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d1c6:	e092      	b.n	800d2ee <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800d1c8:	7afb      	ldrb	r3, [r7, #11]
 800d1ca:	2b03      	cmp	r3, #3
 800d1cc:	d135      	bne.n	800d23a <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d1ce:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d1d2:	461a      	mov	r2, r3
 800d1d4:	2100      	movs	r1, #0
 800d1d6:	68f8      	ldr	r0, [r7, #12]
 800d1d8:	f7fd f9de 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800d1dc:	4603      	mov	r3, r0
 800d1de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800d1e2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	f040 8081 	bne.w	800d2ee <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d1ec:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d1f0:	461a      	mov	r2, r3
 800d1f2:	2100      	movs	r1, #0
 800d1f4:	68f8      	ldr	r0, [r7, #12]
 800d1f6:	f7fd f9cf 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800d200:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d204:	2b00      	cmp	r3, #0
 800d206:	d109      	bne.n	800d21c <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 800d208:	f107 031e 	add.w	r3, r7, #30
 800d20c:	461a      	mov	r2, r3
 800d20e:	2151      	movs	r1, #81	@ 0x51
 800d210:	68f8      	ldr	r0, [r7, #12]
 800d212:	f001 fd79 	bl	800ed08 <VL53L0X_RdWord>
 800d216:	4603      	mov	r3, r0
 800d218:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800d21c:	8bfb      	ldrh	r3, [r7, #30]
 800d21e:	4618      	mov	r0, r3
 800d220:	f7ff ff23 	bl	800d06a <VL53L0X_decode_timeout>
 800d224:	4603      	mov	r3, r0
 800d226:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800d228:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800d22c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d22e:	4619      	mov	r1, r3
 800d230:	68f8      	ldr	r0, [r7, #12]
 800d232:	f7ff ff5b 	bl	800d0ec <VL53L0X_calc_timeout_us>
 800d236:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d238:	e059      	b.n	800d2ee <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800d23a:	7afb      	ldrb	r3, [r7, #11]
 800d23c:	2b04      	cmp	r3, #4
 800d23e:	d156      	bne.n	800d2ee <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800d240:	f107 0314 	add.w	r3, r7, #20
 800d244:	4619      	mov	r1, r3
 800d246:	68f8      	ldr	r0, [r7, #12]
 800d248:	f7fd fab0 	bl	800a7ac <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800d24c:	2300      	movs	r3, #0
 800d24e:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800d250:	7dfb      	ldrb	r3, [r7, #23]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d01d      	beq.n	800d292 <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d256:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d25a:	461a      	mov	r2, r3
 800d25c:	2100      	movs	r1, #0
 800d25e:	68f8      	ldr	r0, [r7, #12]
 800d260:	f7fd f99a 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800d264:	4603      	mov	r3, r0
 800d266:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800d26a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d10f      	bne.n	800d292 <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800d272:	f107 031e 	add.w	r3, r7, #30
 800d276:	461a      	mov	r2, r3
 800d278:	2151      	movs	r1, #81	@ 0x51
 800d27a:	68f8      	ldr	r0, [r7, #12]
 800d27c:	f001 fd44 	bl	800ed08 <VL53L0X_RdWord>
 800d280:	4603      	mov	r3, r0
 800d282:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800d286:	8bfb      	ldrh	r3, [r7, #30]
 800d288:	4618      	mov	r0, r3
 800d28a:	f7ff feee 	bl	800d06a <VL53L0X_decode_timeout>
 800d28e:	4603      	mov	r3, r0
 800d290:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800d292:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d296:	2b00      	cmp	r3, #0
 800d298:	d109      	bne.n	800d2ae <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d29a:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d29e:	461a      	mov	r2, r3
 800d2a0:	2101      	movs	r1, #1
 800d2a2:	68f8      	ldr	r0, [r7, #12]
 800d2a4:	f7fd f978 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800d2ae:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d10f      	bne.n	800d2d6 <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800d2b6:	f107 031c 	add.w	r3, r7, #28
 800d2ba:	461a      	mov	r2, r3
 800d2bc:	2171      	movs	r1, #113	@ 0x71
 800d2be:	68f8      	ldr	r0, [r7, #12]
 800d2c0:	f001 fd22 	bl	800ed08 <VL53L0X_RdWord>
 800d2c4:	4603      	mov	r3, r0
 800d2c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800d2ca:	8bbb      	ldrh	r3, [r7, #28]
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	f7ff fecc 	bl	800d06a <VL53L0X_decode_timeout>
 800d2d2:	4603      	mov	r3, r0
 800d2d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800d2d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d2d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d2da:	1ad3      	subs	r3, r2, r3
 800d2dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800d2de:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800d2e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d2e4:	4619      	mov	r1, r3
 800d2e6:	68f8      	ldr	r0, [r7, #12]
 800d2e8:	f7ff ff00 	bl	800d0ec <VL53L0X_calc_timeout_us>
 800d2ec:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d2f2:	601a      	str	r2, [r3, #0]

	return Status;
 800d2f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3730      	adds	r7, #48	@ 0x30
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}

0800d300 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b08a      	sub	sp, #40	@ 0x28
 800d304:	af00      	add	r7, sp, #0
 800d306:	60f8      	str	r0, [r7, #12]
 800d308:	460b      	mov	r3, r1
 800d30a:	607a      	str	r2, [r7, #4]
 800d30c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d30e:	2300      	movs	r3, #0
 800d310:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800d314:	7afb      	ldrb	r3, [r7, #11]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d005      	beq.n	800d326 <set_sequence_step_timeout+0x26>
 800d31a:	7afb      	ldrb	r3, [r7, #11]
 800d31c:	2b01      	cmp	r3, #1
 800d31e:	d002      	beq.n	800d326 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800d320:	7afb      	ldrb	r3, [r7, #11]
 800d322:	2b02      	cmp	r3, #2
 800d324:	d138      	bne.n	800d398 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d326:	f107 031b 	add.w	r3, r7, #27
 800d32a:	461a      	mov	r2, r3
 800d32c:	2100      	movs	r1, #0
 800d32e:	68f8      	ldr	r0, [r7, #12]
 800d330:	f7fd f932 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800d334:	4603      	mov	r3, r0
 800d336:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800d33a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d11a      	bne.n	800d378 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800d342:	7efb      	ldrb	r3, [r7, #27]
 800d344:	461a      	mov	r2, r3
 800d346:	6879      	ldr	r1, [r7, #4]
 800d348:	68f8      	ldr	r0, [r7, #12]
 800d34a:	f7ff fea5 	bl	800d098 <VL53L0X_calc_timeout_mclks>
 800d34e:	4603      	mov	r3, r0
 800d350:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800d352:	8bbb      	ldrh	r3, [r7, #28]
 800d354:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d358:	d903      	bls.n	800d362 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800d35a:	23ff      	movs	r3, #255	@ 0xff
 800d35c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d360:	e004      	b.n	800d36c <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800d362:	8bbb      	ldrh	r3, [r7, #28]
 800d364:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800d366:	3b01      	subs	r3, #1
 800d368:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d36c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d370:	b29a      	uxth	r2, r3
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800d378:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	f040 80ab 	bne.w	800d4d8 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800d382:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d386:	461a      	mov	r2, r3
 800d388:	2146      	movs	r1, #70	@ 0x46
 800d38a:	68f8      	ldr	r0, [r7, #12]
 800d38c:	f001 fc10 	bl	800ebb0 <VL53L0X_WrByte>
 800d390:	4603      	mov	r3, r0
 800d392:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800d396:	e09f      	b.n	800d4d8 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800d398:	7afb      	ldrb	r3, [r7, #11]
 800d39a:	2b03      	cmp	r3, #3
 800d39c:	d135      	bne.n	800d40a <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800d39e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d11b      	bne.n	800d3de <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d3a6:	f107 031b 	add.w	r3, r7, #27
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	2100      	movs	r1, #0
 800d3ae:	68f8      	ldr	r0, [r7, #12]
 800d3b0:	f7fd f8f2 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800d3b4:	4603      	mov	r3, r0
 800d3b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800d3ba:	7efb      	ldrb	r3, [r7, #27]
 800d3bc:	461a      	mov	r2, r3
 800d3be:	6879      	ldr	r1, [r7, #4]
 800d3c0:	68f8      	ldr	r0, [r7, #12]
 800d3c2:	f7ff fe69 	bl	800d098 <VL53L0X_calc_timeout_mclks>
 800d3c6:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800d3c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800d3ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f7ff fe22 	bl	800d016 <VL53L0X_encode_timeout>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d3d6:	8b3a      	ldrh	r2, [r7, #24]
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800d3de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d108      	bne.n	800d3f8 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800d3e6:	8b3b      	ldrh	r3, [r7, #24]
 800d3e8:	461a      	mov	r2, r3
 800d3ea:	2151      	movs	r1, #81	@ 0x51
 800d3ec:	68f8      	ldr	r0, [r7, #12]
 800d3ee:	f001 fc03 	bl	800ebf8 <VL53L0X_WrWord>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800d3f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d16b      	bne.n	800d4d8 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	687a      	ldr	r2, [r7, #4]
 800d404:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 800d408:	e066      	b.n	800d4d8 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800d40a:	7afb      	ldrb	r3, [r7, #11]
 800d40c:	2b04      	cmp	r3, #4
 800d40e:	d160      	bne.n	800d4d2 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800d410:	f107 0310 	add.w	r3, r7, #16
 800d414:	4619      	mov	r1, r3
 800d416:	68f8      	ldr	r0, [r7, #12]
 800d418:	f7fd f9c8 	bl	800a7ac <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800d41c:	2300      	movs	r3, #0
 800d41e:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800d420:	7cfb      	ldrb	r3, [r7, #19]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d01d      	beq.n	800d462 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d426:	f107 031b 	add.w	r3, r7, #27
 800d42a:	461a      	mov	r2, r3
 800d42c:	2100      	movs	r1, #0
 800d42e:	68f8      	ldr	r0, [r7, #12]
 800d430:	f7fd f8b2 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800d434:	4603      	mov	r3, r0
 800d436:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800d43a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d10f      	bne.n	800d462 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800d442:	f107 0318 	add.w	r3, r7, #24
 800d446:	461a      	mov	r2, r3
 800d448:	2151      	movs	r1, #81	@ 0x51
 800d44a:	68f8      	ldr	r0, [r7, #12]
 800d44c:	f001 fc5c 	bl	800ed08 <VL53L0X_RdWord>
 800d450:	4603      	mov	r3, r0
 800d452:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800d456:	8b3b      	ldrh	r3, [r7, #24]
 800d458:	4618      	mov	r0, r3
 800d45a:	f7ff fe06 	bl	800d06a <VL53L0X_decode_timeout>
 800d45e:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800d460:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800d462:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d466:	2b00      	cmp	r3, #0
 800d468:	d109      	bne.n	800d47e <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d46a:	f107 031b 	add.w	r3, r7, #27
 800d46e:	461a      	mov	r2, r3
 800d470:	2101      	movs	r1, #1
 800d472:	68f8      	ldr	r0, [r7, #12]
 800d474:	f7fd f890 	bl	800a598 <VL53L0X_GetVcselPulsePeriod>
 800d478:	4603      	mov	r3, r0
 800d47a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800d47e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d482:	2b00      	cmp	r3, #0
 800d484:	d128      	bne.n	800d4d8 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800d486:	7efb      	ldrb	r3, [r7, #27]
 800d488:	461a      	mov	r2, r3
 800d48a:	6879      	ldr	r1, [r7, #4]
 800d48c:	68f8      	ldr	r0, [r7, #12]
 800d48e:	f7ff fe03 	bl	800d098 <VL53L0X_calc_timeout_mclks>
 800d492:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800d494:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d496:	6a3a      	ldr	r2, [r7, #32]
 800d498:	4413      	add	r3, r2
 800d49a:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800d49c:	6a38      	ldr	r0, [r7, #32]
 800d49e:	f7ff fdba 	bl	800d016 <VL53L0X_encode_timeout>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800d4a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d108      	bne.n	800d4c0 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800d4ae:	8bfb      	ldrh	r3, [r7, #30]
 800d4b0:	461a      	mov	r2, r3
 800d4b2:	2171      	movs	r1, #113	@ 0x71
 800d4b4:	68f8      	ldr	r0, [r7, #12]
 800d4b6:	f001 fb9f 	bl	800ebf8 <VL53L0X_WrWord>
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800d4c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d107      	bne.n	800d4d8 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	687a      	ldr	r2, [r7, #4]
 800d4cc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 800d4d0:	e002      	b.n	800d4d8 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d4d2:	23fc      	movs	r3, #252	@ 0xfc
 800d4d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 800d4d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800d4dc:	4618      	mov	r0, r3
 800d4de:	3728      	adds	r7, #40	@ 0x28
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	bd80      	pop	{r7, pc}

0800d4e4 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b08a      	sub	sp, #40	@ 0x28
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
 800d4ec:	460b      	mov	r3, r1
 800d4ee:	70fb      	strb	r3, [r7, #3]
 800d4f0:	4613      	mov	r3, r2
 800d4f2:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800d4fa:	230c      	movs	r3, #12
 800d4fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800d500:	2312      	movs	r3, #18
 800d502:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800d506:	2308      	movs	r3, #8
 800d508:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800d50c:	230e      	movs	r3, #14
 800d50e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800d512:	2300      	movs	r3, #0
 800d514:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800d516:	78bb      	ldrb	r3, [r7, #2]
 800d518:	f003 0301 	and.w	r3, r3, #1
 800d51c:	b2db      	uxtb	r3, r3
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d003      	beq.n	800d52a <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d522:	23fc      	movs	r3, #252	@ 0xfc
 800d524:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d528:	e020      	b.n	800d56c <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800d52a:	78fb      	ldrb	r3, [r7, #3]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d10d      	bne.n	800d54c <VL53L0X_set_vcsel_pulse_period+0x68>
 800d530:	78ba      	ldrb	r2, [r7, #2]
 800d532:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d536:	429a      	cmp	r2, r3
 800d538:	d304      	bcc.n	800d544 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800d53a:	78ba      	ldrb	r2, [r7, #2]
 800d53c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800d540:	429a      	cmp	r2, r3
 800d542:	d903      	bls.n	800d54c <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d544:	23fc      	movs	r3, #252	@ 0xfc
 800d546:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d54a:	e00f      	b.n	800d56c <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800d54c:	78fb      	ldrb	r3, [r7, #3]
 800d54e:	2b01      	cmp	r3, #1
 800d550:	d10c      	bne.n	800d56c <VL53L0X_set_vcsel_pulse_period+0x88>
 800d552:	78ba      	ldrb	r2, [r7, #2]
 800d554:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d558:	429a      	cmp	r2, r3
 800d55a:	d304      	bcc.n	800d566 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800d55c:	78ba      	ldrb	r2, [r7, #2]
 800d55e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d562:	429a      	cmp	r2, r3
 800d564:	d902      	bls.n	800d56c <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d566:	23fc      	movs	r3, #252	@ 0xfc
 800d568:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800d56c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d570:	2b00      	cmp	r3, #0
 800d572:	d002      	beq.n	800d57a <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800d574:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d578:	e237      	b.n	800d9ea <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800d57a:	78fb      	ldrb	r3, [r7, #3]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d150      	bne.n	800d622 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800d580:	78bb      	ldrb	r3, [r7, #2]
 800d582:	2b0c      	cmp	r3, #12
 800d584:	d110      	bne.n	800d5a8 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800d586:	2218      	movs	r2, #24
 800d588:	2157      	movs	r1, #87	@ 0x57
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f001 fb10 	bl	800ebb0 <VL53L0X_WrByte>
 800d590:	4603      	mov	r3, r0
 800d592:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800d596:	2208      	movs	r2, #8
 800d598:	2156      	movs	r1, #86	@ 0x56
 800d59a:	6878      	ldr	r0, [r7, #4]
 800d59c:	f001 fb08 	bl	800ebb0 <VL53L0X_WrByte>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d5a6:	e17f      	b.n	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800d5a8:	78bb      	ldrb	r3, [r7, #2]
 800d5aa:	2b0e      	cmp	r3, #14
 800d5ac:	d110      	bne.n	800d5d0 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800d5ae:	2230      	movs	r2, #48	@ 0x30
 800d5b0:	2157      	movs	r1, #87	@ 0x57
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f001 fafc 	bl	800ebb0 <VL53L0X_WrByte>
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800d5be:	2208      	movs	r2, #8
 800d5c0:	2156      	movs	r1, #86	@ 0x56
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f001 faf4 	bl	800ebb0 <VL53L0X_WrByte>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d5ce:	e16b      	b.n	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800d5d0:	78bb      	ldrb	r3, [r7, #2]
 800d5d2:	2b10      	cmp	r3, #16
 800d5d4:	d110      	bne.n	800d5f8 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800d5d6:	2240      	movs	r2, #64	@ 0x40
 800d5d8:	2157      	movs	r1, #87	@ 0x57
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f001 fae8 	bl	800ebb0 <VL53L0X_WrByte>
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800d5e6:	2208      	movs	r2, #8
 800d5e8:	2156      	movs	r1, #86	@ 0x56
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	f001 fae0 	bl	800ebb0 <VL53L0X_WrByte>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d5f6:	e157      	b.n	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800d5f8:	78bb      	ldrb	r3, [r7, #2]
 800d5fa:	2b12      	cmp	r3, #18
 800d5fc:	f040 8154 	bne.w	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800d600:	2250      	movs	r2, #80	@ 0x50
 800d602:	2157      	movs	r1, #87	@ 0x57
 800d604:	6878      	ldr	r0, [r7, #4]
 800d606:	f001 fad3 	bl	800ebb0 <VL53L0X_WrByte>
 800d60a:	4603      	mov	r3, r0
 800d60c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800d610:	2208      	movs	r2, #8
 800d612:	2156      	movs	r1, #86	@ 0x56
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f001 facb 	bl	800ebb0 <VL53L0X_WrByte>
 800d61a:	4603      	mov	r3, r0
 800d61c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d620:	e142      	b.n	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800d622:	78fb      	ldrb	r3, [r7, #3]
 800d624:	2b01      	cmp	r3, #1
 800d626:	f040 813f 	bne.w	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800d62a:	78bb      	ldrb	r3, [r7, #2]
 800d62c:	2b08      	cmp	r3, #8
 800d62e:	d14c      	bne.n	800d6ca <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800d630:	2210      	movs	r2, #16
 800d632:	2148      	movs	r1, #72	@ 0x48
 800d634:	6878      	ldr	r0, [r7, #4]
 800d636:	f001 fabb 	bl	800ebb0 <VL53L0X_WrByte>
 800d63a:	4603      	mov	r3, r0
 800d63c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800d640:	2208      	movs	r2, #8
 800d642:	2147      	movs	r1, #71	@ 0x47
 800d644:	6878      	ldr	r0, [r7, #4]
 800d646:	f001 fab3 	bl	800ebb0 <VL53L0X_WrByte>
 800d64a:	4603      	mov	r3, r0
 800d64c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d650:	2202      	movs	r2, #2
 800d652:	2132      	movs	r1, #50	@ 0x32
 800d654:	6878      	ldr	r0, [r7, #4]
 800d656:	f001 faab 	bl	800ebb0 <VL53L0X_WrByte>
 800d65a:	4603      	mov	r3, r0
 800d65c:	461a      	mov	r2, r3
 800d65e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d662:	4313      	orrs	r3, r2
 800d664:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800d668:	220c      	movs	r2, #12
 800d66a:	2130      	movs	r1, #48	@ 0x30
 800d66c:	6878      	ldr	r0, [r7, #4]
 800d66e:	f001 fa9f 	bl	800ebb0 <VL53L0X_WrByte>
 800d672:	4603      	mov	r3, r0
 800d674:	461a      	mov	r2, r3
 800d676:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d67a:	4313      	orrs	r3, r2
 800d67c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d680:	2201      	movs	r2, #1
 800d682:	21ff      	movs	r1, #255	@ 0xff
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f001 fa93 	bl	800ebb0 <VL53L0X_WrByte>
 800d68a:	4603      	mov	r3, r0
 800d68c:	461a      	mov	r2, r3
 800d68e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d692:	4313      	orrs	r3, r2
 800d694:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d698:	2230      	movs	r2, #48	@ 0x30
 800d69a:	2130      	movs	r1, #48	@ 0x30
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f001 fa87 	bl	800ebb0 <VL53L0X_WrByte>
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	461a      	mov	r2, r3
 800d6a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d6aa:	4313      	orrs	r3, r2
 800d6ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	21ff      	movs	r1, #255	@ 0xff
 800d6b4:	6878      	ldr	r0, [r7, #4]
 800d6b6:	f001 fa7b 	bl	800ebb0 <VL53L0X_WrByte>
 800d6ba:	4603      	mov	r3, r0
 800d6bc:	461a      	mov	r2, r3
 800d6be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d6c8:	e0ee      	b.n	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800d6ca:	78bb      	ldrb	r3, [r7, #2]
 800d6cc:	2b0a      	cmp	r3, #10
 800d6ce:	d14c      	bne.n	800d76a <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800d6d0:	2228      	movs	r2, #40	@ 0x28
 800d6d2:	2148      	movs	r1, #72	@ 0x48
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	f001 fa6b 	bl	800ebb0 <VL53L0X_WrByte>
 800d6da:	4603      	mov	r3, r0
 800d6dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800d6e0:	2208      	movs	r2, #8
 800d6e2:	2147      	movs	r1, #71	@ 0x47
 800d6e4:	6878      	ldr	r0, [r7, #4]
 800d6e6:	f001 fa63 	bl	800ebb0 <VL53L0X_WrByte>
 800d6ea:	4603      	mov	r3, r0
 800d6ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d6f0:	2203      	movs	r2, #3
 800d6f2:	2132      	movs	r1, #50	@ 0x32
 800d6f4:	6878      	ldr	r0, [r7, #4]
 800d6f6:	f001 fa5b 	bl	800ebb0 <VL53L0X_WrByte>
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	461a      	mov	r2, r3
 800d6fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d702:	4313      	orrs	r3, r2
 800d704:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800d708:	2209      	movs	r2, #9
 800d70a:	2130      	movs	r1, #48	@ 0x30
 800d70c:	6878      	ldr	r0, [r7, #4]
 800d70e:	f001 fa4f 	bl	800ebb0 <VL53L0X_WrByte>
 800d712:	4603      	mov	r3, r0
 800d714:	461a      	mov	r2, r3
 800d716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d71a:	4313      	orrs	r3, r2
 800d71c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d720:	2201      	movs	r2, #1
 800d722:	21ff      	movs	r1, #255	@ 0xff
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f001 fa43 	bl	800ebb0 <VL53L0X_WrByte>
 800d72a:	4603      	mov	r3, r0
 800d72c:	461a      	mov	r2, r3
 800d72e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d732:	4313      	orrs	r3, r2
 800d734:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d738:	2220      	movs	r2, #32
 800d73a:	2130      	movs	r1, #48	@ 0x30
 800d73c:	6878      	ldr	r0, [r7, #4]
 800d73e:	f001 fa37 	bl	800ebb0 <VL53L0X_WrByte>
 800d742:	4603      	mov	r3, r0
 800d744:	461a      	mov	r2, r3
 800d746:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d74a:	4313      	orrs	r3, r2
 800d74c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d750:	2200      	movs	r2, #0
 800d752:	21ff      	movs	r1, #255	@ 0xff
 800d754:	6878      	ldr	r0, [r7, #4]
 800d756:	f001 fa2b 	bl	800ebb0 <VL53L0X_WrByte>
 800d75a:	4603      	mov	r3, r0
 800d75c:	461a      	mov	r2, r3
 800d75e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d762:	4313      	orrs	r3, r2
 800d764:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d768:	e09e      	b.n	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800d76a:	78bb      	ldrb	r3, [r7, #2]
 800d76c:	2b0c      	cmp	r3, #12
 800d76e:	d14c      	bne.n	800d80a <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800d770:	2238      	movs	r2, #56	@ 0x38
 800d772:	2148      	movs	r1, #72	@ 0x48
 800d774:	6878      	ldr	r0, [r7, #4]
 800d776:	f001 fa1b 	bl	800ebb0 <VL53L0X_WrByte>
 800d77a:	4603      	mov	r3, r0
 800d77c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800d780:	2208      	movs	r2, #8
 800d782:	2147      	movs	r1, #71	@ 0x47
 800d784:	6878      	ldr	r0, [r7, #4]
 800d786:	f001 fa13 	bl	800ebb0 <VL53L0X_WrByte>
 800d78a:	4603      	mov	r3, r0
 800d78c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d790:	2203      	movs	r2, #3
 800d792:	2132      	movs	r1, #50	@ 0x32
 800d794:	6878      	ldr	r0, [r7, #4]
 800d796:	f001 fa0b 	bl	800ebb0 <VL53L0X_WrByte>
 800d79a:	4603      	mov	r3, r0
 800d79c:	461a      	mov	r2, r3
 800d79e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7a2:	4313      	orrs	r3, r2
 800d7a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800d7a8:	2208      	movs	r2, #8
 800d7aa:	2130      	movs	r1, #48	@ 0x30
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f001 f9ff 	bl	800ebb0 <VL53L0X_WrByte>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7ba:	4313      	orrs	r3, r2
 800d7bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d7c0:	2201      	movs	r2, #1
 800d7c2:	21ff      	movs	r1, #255	@ 0xff
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f001 f9f3 	bl	800ebb0 <VL53L0X_WrByte>
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	461a      	mov	r2, r3
 800d7ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7d2:	4313      	orrs	r3, r2
 800d7d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d7d8:	2220      	movs	r2, #32
 800d7da:	2130      	movs	r1, #48	@ 0x30
 800d7dc:	6878      	ldr	r0, [r7, #4]
 800d7de:	f001 f9e7 	bl	800ebb0 <VL53L0X_WrByte>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	461a      	mov	r2, r3
 800d7e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7ea:	4313      	orrs	r3, r2
 800d7ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	21ff      	movs	r1, #255	@ 0xff
 800d7f4:	6878      	ldr	r0, [r7, #4]
 800d7f6:	f001 f9db 	bl	800ebb0 <VL53L0X_WrByte>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	461a      	mov	r2, r3
 800d7fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d802:	4313      	orrs	r3, r2
 800d804:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d808:	e04e      	b.n	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800d80a:	78bb      	ldrb	r3, [r7, #2]
 800d80c:	2b0e      	cmp	r3, #14
 800d80e:	d14b      	bne.n	800d8a8 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800d810:	2248      	movs	r2, #72	@ 0x48
 800d812:	2148      	movs	r1, #72	@ 0x48
 800d814:	6878      	ldr	r0, [r7, #4]
 800d816:	f001 f9cb 	bl	800ebb0 <VL53L0X_WrByte>
 800d81a:	4603      	mov	r3, r0
 800d81c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800d820:	2208      	movs	r2, #8
 800d822:	2147      	movs	r1, #71	@ 0x47
 800d824:	6878      	ldr	r0, [r7, #4]
 800d826:	f001 f9c3 	bl	800ebb0 <VL53L0X_WrByte>
 800d82a:	4603      	mov	r3, r0
 800d82c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d830:	2203      	movs	r2, #3
 800d832:	2132      	movs	r1, #50	@ 0x32
 800d834:	6878      	ldr	r0, [r7, #4]
 800d836:	f001 f9bb 	bl	800ebb0 <VL53L0X_WrByte>
 800d83a:	4603      	mov	r3, r0
 800d83c:	461a      	mov	r2, r3
 800d83e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d842:	4313      	orrs	r3, r2
 800d844:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800d848:	2207      	movs	r2, #7
 800d84a:	2130      	movs	r1, #48	@ 0x30
 800d84c:	6878      	ldr	r0, [r7, #4]
 800d84e:	f001 f9af 	bl	800ebb0 <VL53L0X_WrByte>
 800d852:	4603      	mov	r3, r0
 800d854:	461a      	mov	r2, r3
 800d856:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d85a:	4313      	orrs	r3, r2
 800d85c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d860:	2201      	movs	r2, #1
 800d862:	21ff      	movs	r1, #255	@ 0xff
 800d864:	6878      	ldr	r0, [r7, #4]
 800d866:	f001 f9a3 	bl	800ebb0 <VL53L0X_WrByte>
 800d86a:	4603      	mov	r3, r0
 800d86c:	461a      	mov	r2, r3
 800d86e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d872:	4313      	orrs	r3, r2
 800d874:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d878:	2220      	movs	r2, #32
 800d87a:	2130      	movs	r1, #48	@ 0x30
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f001 f997 	bl	800ebb0 <VL53L0X_WrByte>
 800d882:	4603      	mov	r3, r0
 800d884:	461a      	mov	r2, r3
 800d886:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d88a:	4313      	orrs	r3, r2
 800d88c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d890:	2200      	movs	r2, #0
 800d892:	21ff      	movs	r1, #255	@ 0xff
 800d894:	6878      	ldr	r0, [r7, #4]
 800d896:	f001 f98b 	bl	800ebb0 <VL53L0X_WrByte>
 800d89a:	4603      	mov	r3, r0
 800d89c:	461a      	mov	r2, r3
 800d89e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8a2:	4313      	orrs	r3, r2
 800d8a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800d8a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d17e      	bne.n	800d9ae <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800d8b0:	78bb      	ldrb	r3, [r7, #2]
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7fe fe3a 	bl	800c52c <VL53L0X_encode_vcsel_period>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800d8be:	78fb      	ldrb	r3, [r7, #3]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d002      	beq.n	800d8ca <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800d8c4:	2b01      	cmp	r3, #1
 800d8c6:	d045      	beq.n	800d954 <VL53L0X_set_vcsel_pulse_period+0x470>
 800d8c8:	e06e      	b.n	800d9a8 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800d8ca:	f107 0314 	add.w	r3, r7, #20
 800d8ce:	461a      	mov	r2, r3
 800d8d0:	2103      	movs	r1, #3
 800d8d2:	6878      	ldr	r0, [r7, #4]
 800d8d4:	f7ff fc34 	bl	800d140 <get_sequence_step_timeout>
 800d8d8:	4603      	mov	r3, r0
 800d8da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800d8de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d109      	bne.n	800d8fa <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800d8e6:	f107 0310 	add.w	r3, r7, #16
 800d8ea:	461a      	mov	r2, r3
 800d8ec:	2102      	movs	r1, #2
 800d8ee:	6878      	ldr	r0, [r7, #4]
 800d8f0:	f7ff fc26 	bl	800d140 <get_sequence_step_timeout>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800d8fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d109      	bne.n	800d916 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800d902:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800d906:	461a      	mov	r2, r3
 800d908:	2150      	movs	r1, #80	@ 0x50
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	f001 f950 	bl	800ebb0 <VL53L0X_WrByte>
 800d910:	4603      	mov	r3, r0
 800d912:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800d916:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d108      	bne.n	800d930 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800d91e:	697b      	ldr	r3, [r7, #20]
 800d920:	461a      	mov	r2, r3
 800d922:	2103      	movs	r1, #3
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f7ff fceb 	bl	800d300 <set_sequence_step_timeout>
 800d92a:	4603      	mov	r3, r0
 800d92c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800d930:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d934:	2b00      	cmp	r3, #0
 800d936:	d108      	bne.n	800d94a <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800d938:	693b      	ldr	r3, [r7, #16]
 800d93a:	461a      	mov	r2, r3
 800d93c:	2102      	movs	r1, #2
 800d93e:	6878      	ldr	r0, [r7, #4]
 800d940:	f7ff fcde 	bl	800d300 <set_sequence_step_timeout>
 800d944:	4603      	mov	r3, r0
 800d946:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	78ba      	ldrb	r2, [r7, #2]
 800d94e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800d952:	e02c      	b.n	800d9ae <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800d954:	f107 0318 	add.w	r3, r7, #24
 800d958:	461a      	mov	r2, r3
 800d95a:	2104      	movs	r1, #4
 800d95c:	6878      	ldr	r0, [r7, #4]
 800d95e:	f7ff fbef 	bl	800d140 <get_sequence_step_timeout>
 800d962:	4603      	mov	r3, r0
 800d964:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800d968:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d109      	bne.n	800d984 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800d970:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800d974:	461a      	mov	r2, r3
 800d976:	2170      	movs	r1, #112	@ 0x70
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f001 f919 	bl	800ebb0 <VL53L0X_WrByte>
 800d97e:	4603      	mov	r3, r0
 800d980:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800d984:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d108      	bne.n	800d99e <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800d98c:	69bb      	ldr	r3, [r7, #24]
 800d98e:	461a      	mov	r2, r3
 800d990:	2104      	movs	r1, #4
 800d992:	6878      	ldr	r0, [r7, #4]
 800d994:	f7ff fcb4 	bl	800d300 <set_sequence_step_timeout>
 800d998:	4603      	mov	r3, r0
 800d99a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	78ba      	ldrb	r2, [r7, #2]
 800d9a2:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800d9a6:	e002      	b.n	800d9ae <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d9a8:	23fc      	movs	r3, #252	@ 0xfc
 800d9aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800d9ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d109      	bne.n	800d9ca <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	695b      	ldr	r3, [r3, #20]
 800d9ba:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800d9bc:	69f9      	ldr	r1, [r7, #28]
 800d9be:	6878      	ldr	r0, [r7, #4]
 800d9c0:	f7fc fdac 	bl	800a51c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800d9ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d109      	bne.n	800d9e6 <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800d9d2:	f107 010f 	add.w	r1, r7, #15
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	2200      	movs	r2, #0
 800d9da:	6878      	ldr	r0, [r7, #4]
 800d9dc:	f7fe fc9e 	bl	800c31c <VL53L0X_perform_phase_calibration>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800d9e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	3728      	adds	r7, #40	@ 0x28
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd80      	pop	{r7, pc}

0800d9f2 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800d9f2:	b580      	push	{r7, lr}
 800d9f4:	b086      	sub	sp, #24
 800d9f6:	af00      	add	r7, sp, #0
 800d9f8:	60f8      	str	r0, [r7, #12]
 800d9fa:	460b      	mov	r3, r1
 800d9fc:	607a      	str	r2, [r7, #4]
 800d9fe:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800da00:	2300      	movs	r3, #0
 800da02:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800da04:	7afb      	ldrb	r3, [r7, #11]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d002      	beq.n	800da10 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800da0a:	2b01      	cmp	r3, #1
 800da0c:	d00a      	beq.n	800da24 <VL53L0X_get_vcsel_pulse_period+0x32>
 800da0e:	e013      	b.n	800da38 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800da10:	f107 0316 	add.w	r3, r7, #22
 800da14:	461a      	mov	r2, r3
 800da16:	2150      	movs	r1, #80	@ 0x50
 800da18:	68f8      	ldr	r0, [r7, #12]
 800da1a:	f001 f94b 	bl	800ecb4 <VL53L0X_RdByte>
 800da1e:	4603      	mov	r3, r0
 800da20:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800da22:	e00b      	b.n	800da3c <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800da24:	f107 0316 	add.w	r3, r7, #22
 800da28:	461a      	mov	r2, r3
 800da2a:	2170      	movs	r1, #112	@ 0x70
 800da2c:	68f8      	ldr	r0, [r7, #12]
 800da2e:	f001 f941 	bl	800ecb4 <VL53L0X_RdByte>
 800da32:	4603      	mov	r3, r0
 800da34:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800da36:	e001      	b.n	800da3c <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800da38:	23fc      	movs	r3, #252	@ 0xfc
 800da3a:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800da3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d107      	bne.n	800da54 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800da44:	7dbb      	ldrb	r3, [r7, #22]
 800da46:	4618      	mov	r0, r3
 800da48:	f7fe fd5d 	bl	800c506 <VL53L0X_decode_vcsel_period>
 800da4c:	4603      	mov	r3, r0
 800da4e:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	701a      	strb	r2, [r3, #0]

	return Status;
 800da54:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800da58:	4618      	mov	r0, r3
 800da5a:	3718      	adds	r7, #24
 800da5c:	46bd      	mov	sp, r7
 800da5e:	bd80      	pop	{r7, pc}

0800da60 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800da60:	b580      	push	{r7, lr}
 800da62:	b092      	sub	sp, #72	@ 0x48
 800da64:	af00      	add	r7, sp, #0
 800da66:	6078      	str	r0, [r7, #4]
 800da68:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800da6a:	2300      	movs	r3, #0
 800da6c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800da70:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800da74:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800da76:	f240 7376 	movw	r3, #1910	@ 0x776
 800da7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800da7c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800da80:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800da82:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800da86:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800da88:	f240 234e 	movw	r3, #590	@ 0x24e
 800da8c:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800da8e:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800da92:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800da94:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800da98:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800da9a:	f240 2326 	movw	r3, #550	@ 0x226
 800da9e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800daa0:	2300      	movs	r3, #0
 800daa2:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800daa4:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800daa8:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800daaa:	2300      	movs	r3, #0
 800daac:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800daae:	683a      	ldr	r2, [r7, #0]
 800dab0:	6a3b      	ldr	r3, [r7, #32]
 800dab2:	429a      	cmp	r2, r3
 800dab4:	d205      	bcs.n	800dac2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dab6:	23fc      	movs	r3, #252	@ 0xfc
 800dab8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 800dabc:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dac0:	e0aa      	b.n	800dc18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800dac2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac6:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800dac8:	683a      	ldr	r2, [r7, #0]
 800daca:	1ad3      	subs	r3, r2, r3
 800dacc:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800dace:	f107 0314 	add.w	r3, r7, #20
 800dad2:	4619      	mov	r1, r3
 800dad4:	6878      	ldr	r0, [r7, #4]
 800dad6:	f7fc fe69 	bl	800a7ac <VL53L0X_GetSequenceStepEnables>
 800dada:	4603      	mov	r3, r0
 800dadc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800dae0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d15b      	bne.n	800dba0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800dae8:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800daea:	2b00      	cmp	r3, #0
 800daec:	d105      	bne.n	800dafa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800daee:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d102      	bne.n	800dafa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800daf4:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d052      	beq.n	800dba0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800dafa:	f107 0310 	add.w	r3, r7, #16
 800dafe:	461a      	mov	r2, r3
 800db00:	2102      	movs	r1, #2
 800db02:	6878      	ldr	r0, [r7, #4]
 800db04:	f7ff fb1c 	bl	800d140 <get_sequence_step_timeout>
 800db08:	4603      	mov	r3, r0
 800db0a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800db0e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800db12:	2b00      	cmp	r3, #0
 800db14:	d002      	beq.n	800db1c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800db16:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800db1a:	e07d      	b.n	800dc18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800db1c:	7d3b      	ldrb	r3, [r7, #20]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d00f      	beq.n	800db42 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800db22:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800db24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db26:	4413      	add	r3, r2
 800db28:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800db2a:	69fa      	ldr	r2, [r7, #28]
 800db2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db2e:	429a      	cmp	r2, r3
 800db30:	d204      	bcs.n	800db3c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800db32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800db34:	69fb      	ldr	r3, [r7, #28]
 800db36:	1ad3      	subs	r3, r2, r3
 800db38:	643b      	str	r3, [r7, #64]	@ 0x40
 800db3a:	e002      	b.n	800db42 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800db3c:	23fc      	movs	r3, #252	@ 0xfc
 800db3e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800db42:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800db46:	2b00      	cmp	r3, #0
 800db48:	d002      	beq.n	800db50 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800db4a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800db4e:	e063      	b.n	800dc18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800db50:	7dbb      	ldrb	r3, [r7, #22]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d011      	beq.n	800db7a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800db56:	693a      	ldr	r2, [r7, #16]
 800db58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db5a:	4413      	add	r3, r2
 800db5c:	005b      	lsls	r3, r3, #1
 800db5e:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800db60:	69fa      	ldr	r2, [r7, #28]
 800db62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db64:	429a      	cmp	r2, r3
 800db66:	d204      	bcs.n	800db72 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800db68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800db6a:	69fb      	ldr	r3, [r7, #28]
 800db6c:	1ad3      	subs	r3, r2, r3
 800db6e:	643b      	str	r3, [r7, #64]	@ 0x40
 800db70:	e016      	b.n	800dba0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800db72:	23fc      	movs	r3, #252	@ 0xfc
 800db74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800db78:	e012      	b.n	800dba0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800db7a:	7d7b      	ldrb	r3, [r7, #21]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d00f      	beq.n	800dba0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800db84:	4413      	add	r3, r2
 800db86:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800db88:	69fa      	ldr	r2, [r7, #28]
 800db8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db8c:	429a      	cmp	r2, r3
 800db8e:	d204      	bcs.n	800db9a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800db90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800db92:	69fb      	ldr	r3, [r7, #28]
 800db94:	1ad3      	subs	r3, r2, r3
 800db96:	643b      	str	r3, [r7, #64]	@ 0x40
 800db98:	e002      	b.n	800dba0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800db9a:	23fc      	movs	r3, #252	@ 0xfc
 800db9c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800dba0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d002      	beq.n	800dbae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800dba8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dbac:	e034      	b.n	800dc18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800dbae:	7dfb      	ldrb	r3, [r7, #23]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d019      	beq.n	800dbe8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800dbb4:	f107 030c 	add.w	r3, r7, #12
 800dbb8:	461a      	mov	r2, r3
 800dbba:	2103      	movs	r1, #3
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f7ff fabf 	bl	800d140 <get_sequence_step_timeout>
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dbcc:	4413      	add	r3, r2
 800dbce:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800dbd0:	69fa      	ldr	r2, [r7, #28]
 800dbd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbd4:	429a      	cmp	r2, r3
 800dbd6:	d204      	bcs.n	800dbe2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800dbd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dbda:	69fb      	ldr	r3, [r7, #28]
 800dbdc:	1ad3      	subs	r3, r2, r3
 800dbde:	643b      	str	r3, [r7, #64]	@ 0x40
 800dbe0:	e002      	b.n	800dbe8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dbe2:	23fc      	movs	r3, #252	@ 0xfc
 800dbe4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800dbe8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d111      	bne.n	800dc14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800dbf0:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d00e      	beq.n	800dc14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800dbf6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dbf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbfa:	1ad3      	subs	r3, r2, r3
 800dbfc:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800dbfe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dc00:	2104      	movs	r1, #4
 800dc02:	6878      	ldr	r0, [r7, #4]
 800dc04:	f7ff fb7c 	bl	800d300 <set_sequence_step_timeout>
 800dc08:	4603      	mov	r3, r0
 800dc0a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	683a      	ldr	r2, [r7, #0]
 800dc12:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800dc14:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	3748      	adds	r7, #72	@ 0x48
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	bd80      	pop	{r7, pc}

0800dc20 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b090      	sub	sp, #64	@ 0x40
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	6078      	str	r0, [r7, #4]
 800dc28:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800dc30:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800dc34:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800dc36:	f240 7376 	movw	r3, #1910	@ 0x776
 800dc3a:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800dc3c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800dc40:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800dc42:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800dc46:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800dc48:	f240 234e 	movw	r3, #590	@ 0x24e
 800dc4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800dc4e:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800dc52:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800dc54:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800dc58:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800dc5a:	f240 2326 	movw	r3, #550	@ 0x226
 800dc5e:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800dc60:	2300      	movs	r3, #0
 800dc62:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800dc64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dc66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc68:	441a      	add	r2, r3
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800dc6e:	f107 0318 	add.w	r3, r7, #24
 800dc72:	4619      	mov	r1, r3
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f7fc fd99 	bl	800a7ac <VL53L0X_GetSequenceStepEnables>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800dc80:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d002      	beq.n	800dc8e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800dc88:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800dc8c:	e075      	b.n	800dd7a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800dc8e:	7e3b      	ldrb	r3, [r7, #24]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d105      	bne.n	800dca0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800dc94:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d102      	bne.n	800dca0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800dc9a:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d030      	beq.n	800dd02 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800dca0:	f107 0310 	add.w	r3, r7, #16
 800dca4:	461a      	mov	r2, r3
 800dca6:	2102      	movs	r1, #2
 800dca8:	6878      	ldr	r0, [r7, #4]
 800dcaa:	f7ff fa49 	bl	800d140 <get_sequence_step_timeout>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800dcb4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d122      	bne.n	800dd02 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800dcbc:	7e3b      	ldrb	r3, [r7, #24]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d007      	beq.n	800dcd2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800dcc6:	6939      	ldr	r1, [r7, #16]
 800dcc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcca:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800dccc:	441a      	add	r2, r3
 800dcce:	683b      	ldr	r3, [r7, #0]
 800dcd0:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800dcd2:	7ebb      	ldrb	r3, [r7, #26]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d009      	beq.n	800dcec <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800dcdc:	6939      	ldr	r1, [r7, #16]
 800dcde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dce0:	440b      	add	r3, r1
 800dce2:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800dce4:	441a      	add	r2, r3
 800dce6:	683b      	ldr	r3, [r7, #0]
 800dce8:	601a      	str	r2, [r3, #0]
 800dcea:	e00a      	b.n	800dd02 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800dcec:	7e7b      	ldrb	r3, [r7, #25]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d007      	beq.n	800dd02 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800dcf6:	6939      	ldr	r1, [r7, #16]
 800dcf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcfa:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800dcfc:	441a      	add	r2, r3
 800dcfe:	683b      	ldr	r3, [r7, #0]
 800dd00:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800dd02:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d114      	bne.n	800dd34 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800dd0a:	7efb      	ldrb	r3, [r7, #27]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d011      	beq.n	800dd34 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800dd10:	f107 030c 	add.w	r3, r7, #12
 800dd14:	461a      	mov	r2, r3
 800dd16:	2103      	movs	r1, #3
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f7ff fa11 	bl	800d140 <get_sequence_step_timeout>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800dd28:	68f9      	ldr	r1, [r7, #12]
 800dd2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd2c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800dd2e:	441a      	add	r2, r3
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800dd34:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d114      	bne.n	800dd66 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800dd3c:	7f3b      	ldrb	r3, [r7, #28]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d011      	beq.n	800dd66 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800dd42:	f107 0314 	add.w	r3, r7, #20
 800dd46:	461a      	mov	r2, r3
 800dd48:	2104      	movs	r1, #4
 800dd4a:	6878      	ldr	r0, [r7, #4]
 800dd4c:	f7ff f9f8 	bl	800d140 <get_sequence_step_timeout>
 800dd50:	4603      	mov	r3, r0
 800dd52:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800dd56:	683b      	ldr	r3, [r7, #0]
 800dd58:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800dd5a:	6979      	ldr	r1, [r7, #20]
 800dd5c:	6a3b      	ldr	r3, [r7, #32]
 800dd5e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800dd60:	441a      	add	r2, r3
 800dd62:	683b      	ldr	r3, [r7, #0]
 800dd64:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800dd66:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d103      	bne.n	800dd76 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	681a      	ldr	r2, [r3, #0]
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800dd76:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	3740      	adds	r7, #64	@ 0x40
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}
	...

0800dd84 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b088      	sub	sp, #32
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
 800dd8c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800dd92:	2300      	movs	r3, #0
 800dd94:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800dd96:	e0c6      	b.n	800df26 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800dd98:	697b      	ldr	r3, [r7, #20]
 800dd9a:	683a      	ldr	r2, [r7, #0]
 800dd9c:	4413      	add	r3, r2
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	74fb      	strb	r3, [r7, #19]
		Index++;
 800dda2:	697b      	ldr	r3, [r7, #20]
 800dda4:	3301      	adds	r3, #1
 800dda6:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800dda8:	7cfb      	ldrb	r3, [r7, #19]
 800ddaa:	2bff      	cmp	r3, #255	@ 0xff
 800ddac:	f040 808d 	bne.w	800deca <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800ddb0:	697b      	ldr	r3, [r7, #20]
 800ddb2:	683a      	ldr	r2, [r7, #0]
 800ddb4:	4413      	add	r3, r2
 800ddb6:	781b      	ldrb	r3, [r3, #0]
 800ddb8:	747b      	strb	r3, [r7, #17]
			Index++;
 800ddba:	697b      	ldr	r3, [r7, #20]
 800ddbc:	3301      	adds	r3, #1
 800ddbe:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800ddc0:	7c7b      	ldrb	r3, [r7, #17]
 800ddc2:	2b03      	cmp	r3, #3
 800ddc4:	d87e      	bhi.n	800dec4 <VL53L0X_load_tuning_settings+0x140>
 800ddc6:	a201      	add	r2, pc, #4	@ (adr r2, 800ddcc <VL53L0X_load_tuning_settings+0x48>)
 800ddc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddcc:	0800dddd 	.word	0x0800dddd
 800ddd0:	0800de17 	.word	0x0800de17
 800ddd4:	0800de51 	.word	0x0800de51
 800ddd8:	0800de8b 	.word	0x0800de8b
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800dddc:	697b      	ldr	r3, [r7, #20]
 800ddde:	683a      	ldr	r2, [r7, #0]
 800dde0:	4413      	add	r3, r2
 800dde2:	781b      	ldrb	r3, [r3, #0]
 800dde4:	743b      	strb	r3, [r7, #16]
				Index++;
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	3301      	adds	r3, #1
 800ddea:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ddec:	697b      	ldr	r3, [r7, #20]
 800ddee:	683a      	ldr	r2, [r7, #0]
 800ddf0:	4413      	add	r3, r2
 800ddf2:	781b      	ldrb	r3, [r3, #0]
 800ddf4:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ddf6:	697b      	ldr	r3, [r7, #20]
 800ddf8:	3301      	adds	r3, #1
 800ddfa:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ddfc:	7c3b      	ldrb	r3, [r7, #16]
 800ddfe:	b29b      	uxth	r3, r3
 800de00:	021b      	lsls	r3, r3, #8
 800de02:	b29a      	uxth	r2, r3
 800de04:	7bfb      	ldrb	r3, [r7, #15]
 800de06:	b29b      	uxth	r3, r3
 800de08:	4413      	add	r3, r2
 800de0a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	89ba      	ldrh	r2, [r7, #12]
 800de10:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 800de14:	e087      	b.n	800df26 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	683a      	ldr	r2, [r7, #0]
 800de1a:	4413      	add	r3, r2
 800de1c:	781b      	ldrb	r3, [r3, #0]
 800de1e:	743b      	strb	r3, [r7, #16]
				Index++;
 800de20:	697b      	ldr	r3, [r7, #20]
 800de22:	3301      	adds	r3, #1
 800de24:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800de26:	697b      	ldr	r3, [r7, #20]
 800de28:	683a      	ldr	r2, [r7, #0]
 800de2a:	4413      	add	r3, r2
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	73fb      	strb	r3, [r7, #15]
				Index++;
 800de30:	697b      	ldr	r3, [r7, #20]
 800de32:	3301      	adds	r3, #1
 800de34:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800de36:	7c3b      	ldrb	r3, [r7, #16]
 800de38:	b29b      	uxth	r3, r3
 800de3a:	021b      	lsls	r3, r3, #8
 800de3c:	b29a      	uxth	r2, r3
 800de3e:	7bfb      	ldrb	r3, [r7, #15]
 800de40:	b29b      	uxth	r3, r3
 800de42:	4413      	add	r3, r2
 800de44:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	89ba      	ldrh	r2, [r7, #12]
 800de4a:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800de4e:	e06a      	b.n	800df26 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800de50:	697b      	ldr	r3, [r7, #20]
 800de52:	683a      	ldr	r2, [r7, #0]
 800de54:	4413      	add	r3, r2
 800de56:	781b      	ldrb	r3, [r3, #0]
 800de58:	743b      	strb	r3, [r7, #16]
				Index++;
 800de5a:	697b      	ldr	r3, [r7, #20]
 800de5c:	3301      	adds	r3, #1
 800de5e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800de60:	697b      	ldr	r3, [r7, #20]
 800de62:	683a      	ldr	r2, [r7, #0]
 800de64:	4413      	add	r3, r2
 800de66:	781b      	ldrb	r3, [r3, #0]
 800de68:	73fb      	strb	r3, [r7, #15]
				Index++;
 800de6a:	697b      	ldr	r3, [r7, #20]
 800de6c:	3301      	adds	r3, #1
 800de6e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800de70:	7c3b      	ldrb	r3, [r7, #16]
 800de72:	b29b      	uxth	r3, r3
 800de74:	021b      	lsls	r3, r3, #8
 800de76:	b29a      	uxth	r2, r3
 800de78:	7bfb      	ldrb	r3, [r7, #15]
 800de7a:	b29b      	uxth	r3, r3
 800de7c:	4413      	add	r3, r2
 800de7e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	89ba      	ldrh	r2, [r7, #12]
 800de84:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 800de88:	e04d      	b.n	800df26 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800de8a:	697b      	ldr	r3, [r7, #20]
 800de8c:	683a      	ldr	r2, [r7, #0]
 800de8e:	4413      	add	r3, r2
 800de90:	781b      	ldrb	r3, [r3, #0]
 800de92:	743b      	strb	r3, [r7, #16]
				Index++;
 800de94:	697b      	ldr	r3, [r7, #20]
 800de96:	3301      	adds	r3, #1
 800de98:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800de9a:	697b      	ldr	r3, [r7, #20]
 800de9c:	683a      	ldr	r2, [r7, #0]
 800de9e:	4413      	add	r3, r2
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800dea4:	697b      	ldr	r3, [r7, #20]
 800dea6:	3301      	adds	r3, #1
 800dea8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800deaa:	7c3b      	ldrb	r3, [r7, #16]
 800deac:	b29b      	uxth	r3, r3
 800deae:	021b      	lsls	r3, r3, #8
 800deb0:	b29a      	uxth	r2, r3
 800deb2:	7bfb      	ldrb	r3, [r7, #15]
 800deb4:	b29b      	uxth	r3, r3
 800deb6:	4413      	add	r3, r2
 800deb8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	89ba      	ldrh	r2, [r7, #12]
 800debe:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800dec2:	e030      	b.n	800df26 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dec4:	23fc      	movs	r3, #252	@ 0xfc
 800dec6:	77fb      	strb	r3, [r7, #31]
 800dec8:	e02d      	b.n	800df26 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800deca:	7cfb      	ldrb	r3, [r7, #19]
 800decc:	2b04      	cmp	r3, #4
 800dece:	d828      	bhi.n	800df22 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800ded0:	697b      	ldr	r3, [r7, #20]
 800ded2:	683a      	ldr	r2, [r7, #0]
 800ded4:	4413      	add	r3, r2
 800ded6:	781b      	ldrb	r3, [r3, #0]
 800ded8:	74bb      	strb	r3, [r7, #18]
			Index++;
 800deda:	697b      	ldr	r3, [r7, #20]
 800dedc:	3301      	adds	r3, #1
 800dede:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800dee0:	2300      	movs	r3, #0
 800dee2:	61bb      	str	r3, [r7, #24]
 800dee4:	e00f      	b.n	800df06 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800dee6:	697b      	ldr	r3, [r7, #20]
 800dee8:	683a      	ldr	r2, [r7, #0]
 800deea:	4413      	add	r3, r2
 800deec:	7819      	ldrb	r1, [r3, #0]
 800deee:	f107 0208 	add.w	r2, r7, #8
 800def2:	69bb      	ldr	r3, [r7, #24]
 800def4:	4413      	add	r3, r2
 800def6:	460a      	mov	r2, r1
 800def8:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800defa:	697b      	ldr	r3, [r7, #20]
 800defc:	3301      	adds	r3, #1
 800defe:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800df00:	69bb      	ldr	r3, [r7, #24]
 800df02:	3301      	adds	r3, #1
 800df04:	61bb      	str	r3, [r7, #24]
 800df06:	7cfb      	ldrb	r3, [r7, #19]
 800df08:	69ba      	ldr	r2, [r7, #24]
 800df0a:	429a      	cmp	r2, r3
 800df0c:	dbeb      	blt.n	800dee6 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800df0e:	7cfb      	ldrb	r3, [r7, #19]
 800df10:	f107 0208 	add.w	r2, r7, #8
 800df14:	7cb9      	ldrb	r1, [r7, #18]
 800df16:	6878      	ldr	r0, [r7, #4]
 800df18:	f000 fdee 	bl	800eaf8 <VL53L0X_WriteMulti>
 800df1c:	4603      	mov	r3, r0
 800df1e:	77fb      	strb	r3, [r7, #31]
 800df20:	e001      	b.n	800df26 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800df22:	23fc      	movs	r3, #252	@ 0xfc
 800df24:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800df26:	697b      	ldr	r3, [r7, #20]
 800df28:	683a      	ldr	r2, [r7, #0]
 800df2a:	4413      	add	r3, r2
 800df2c:	781b      	ldrb	r3, [r3, #0]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d004      	beq.n	800df3c <VL53L0X_load_tuning_settings+0x1b8>
 800df32:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800df36:	2b00      	cmp	r3, #0
 800df38:	f43f af2e 	beq.w	800dd98 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800df3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800df40:	4618      	mov	r0, r3
 800df42:	3720      	adds	r7, #32
 800df44:	46bd      	mov	sp, r7
 800df46:	bd80      	pop	{r7, pc}

0800df48 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b088      	sub	sp, #32
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	60f8      	str	r0, [r7, #12]
 800df50:	60b9      	str	r1, [r7, #8]
 800df52:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800df54:	2300      	movs	r3, #0
 800df56:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2200      	movs	r2, #0
 800df5c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800df5e:	f107 0313 	add.w	r3, r7, #19
 800df62:	4619      	mov	r1, r3
 800df64:	68f8      	ldr	r0, [r7, #12]
 800df66:	f7fc fcad 	bl	800a8c4 <VL53L0X_GetXTalkCompensationEnable>
 800df6a:	4603      	mov	r3, r0
 800df6c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800df6e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d111      	bne.n	800df9a <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800df76:	7cfb      	ldrb	r3, [r7, #19]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d00e      	beq.n	800df9a <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	6a1b      	ldr	r3, [r3, #32]
 800df80:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800df82:	68bb      	ldr	r3, [r7, #8]
 800df84:	8a9b      	ldrh	r3, [r3, #20]
 800df86:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800df88:	69bb      	ldr	r3, [r7, #24]
 800df8a:	fb02 f303 	mul.w	r3, r2, r3
 800df8e:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800df90:	697b      	ldr	r3, [r7, #20]
 800df92:	3380      	adds	r3, #128	@ 0x80
 800df94:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800df9a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800df9e:	4618      	mov	r0, r3
 800dfa0:	3720      	adds	r7, #32
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	bd80      	pop	{r7, pc}

0800dfa6 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800dfa6:	b580      	push	{r7, lr}
 800dfa8:	b086      	sub	sp, #24
 800dfaa:	af00      	add	r7, sp, #0
 800dfac:	60f8      	str	r0, [r7, #12]
 800dfae:	60b9      	str	r1, [r7, #8]
 800dfb0:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800dfbe:	f107 0310 	add.w	r3, r7, #16
 800dfc2:	461a      	mov	r2, r3
 800dfc4:	68b9      	ldr	r1, [r7, #8]
 800dfc6:	68f8      	ldr	r0, [r7, #12]
 800dfc8:	f7ff ffbe 	bl	800df48 <VL53L0X_get_total_xtalk_rate>
 800dfcc:	4603      	mov	r3, r0
 800dfce:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800dfd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d105      	bne.n	800dfe4 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681a      	ldr	r2, [r3, #0]
 800dfdc:	693b      	ldr	r3, [r7, #16]
 800dfde:	441a      	add	r2, r3
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	601a      	str	r2, [r3, #0]

	return Status;
 800dfe4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	3718      	adds	r7, #24
 800dfec:	46bd      	mov	sp, r7
 800dfee:	bd80      	pop	{r7, pc}

0800dff0 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b09a      	sub	sp, #104	@ 0x68
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	60f8      	str	r0, [r7, #12]
 800dff8:	60b9      	str	r1, [r7, #8]
 800dffa:	607a      	str	r2, [r7, #4]
 800dffc:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800dffe:	2312      	movs	r3, #18
 800e000:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800e002:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e006:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800e008:	2342      	movs	r3, #66	@ 0x42
 800e00a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800e00c:	2306      	movs	r3, #6
 800e00e:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800e010:	2307      	movs	r3, #7
 800e012:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e014:	2300      	movs	r3, #0
 800e016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 800e020:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 800e028:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800e02a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e02c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e02e:	fb02 f303 	mul.w	r3, r2, r3
 800e032:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800e034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e036:	3380      	adds	r3, #128	@ 0x80
 800e038:	0a1b      	lsrs	r3, r3, #8
 800e03a:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800e03c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e03e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e040:	fb02 f303 	mul.w	r3, r2, r3
 800e044:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 800e046:	2300      	movs	r3, #0
 800e048:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d01a      	beq.n	800e086 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800e050:	68bb      	ldr	r3, [r7, #8]
 800e052:	029b      	lsls	r3, r3, #10
 800e054:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800e05a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e05c:	4413      	add	r3, r2
 800e05e:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800e060:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	fbb2 f3f3 	udiv	r3, r2, r3
 800e068:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800e06a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e06c:	4613      	mov	r3, r2
 800e06e:	005b      	lsls	r3, r3, #1
 800e070:	4413      	add	r3, r2
 800e072:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800e074:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e076:	fb03 f303 	mul.w	r3, r3, r3
 800e07a:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800e07c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e07e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e082:	0c1b      	lsrs	r3, r3, #16
 800e084:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e08a:	fb02 f303 	mul.w	r3, r2, r3
 800e08e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800e090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e092:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e096:	0c1b      	lsrs	r3, r3, #16
 800e098:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800e09a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e09c:	fb03 f303 	mul.w	r3, r3, r3
 800e0a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800e0a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e0a4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e0a8:	0c1b      	lsrs	r3, r3, #16
 800e0aa:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800e0ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0ae:	085a      	lsrs	r2, r3, #1
 800e0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0b2:	441a      	add	r2, r3
 800e0b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0ba:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800e0bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e0c0:	fb02 f303 	mul.w	r3, r2, r3
 800e0c4:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800e0c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e0cc:	d302      	bcc.n	800e0d4 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800e0ce:	4b54      	ldr	r3, [pc, #336]	@ (800e220 <VL53L0X_calc_dmax+0x230>)
 800e0d0:	663b      	str	r3, [r7, #96]	@ 0x60
 800e0d2:	e015      	b.n	800e100 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800e0d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0d6:	085a      	lsrs	r2, r3, #1
 800e0d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e0da:	441a      	add	r2, r3
 800e0dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e0de:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0e2:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800e0e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e0e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e0e8:	fb02 f303 	mul.w	r3, r2, r3
 800e0ec:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800e0ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e0f0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e0f4:	0c1b      	lsrs	r3, r3, #16
 800e0f6:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800e0f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e0fa:	fb03 f303 	mul.w	r3, r3, r3
 800e0fe:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800e100:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e102:	039b      	lsls	r3, r3, #14
 800e104:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e108:	4a46      	ldr	r2, [pc, #280]	@ (800e224 <VL53L0X_calc_dmax+0x234>)
 800e10a:	fba2 2303 	umull	r2, r3, r2, r3
 800e10e:	099b      	lsrs	r3, r3, #6
 800e110:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800e112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e114:	fb03 f303 	mul.w	r3, r3, r3
 800e118:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800e11a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e11c:	fb03 f303 	mul.w	r3, r3, r3
 800e120:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800e122:	6a3b      	ldr	r3, [r7, #32]
 800e124:	3308      	adds	r3, #8
 800e126:	091b      	lsrs	r3, r3, #4
 800e128:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800e12a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e12c:	6a3b      	ldr	r3, [r7, #32]
 800e12e:	1ad3      	subs	r3, r2, r3
 800e130:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800e132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e134:	4613      	mov	r3, r2
 800e136:	005b      	lsls	r3, r3, #1
 800e138:	4413      	add	r3, r2
 800e13a:	011b      	lsls	r3, r3, #4
 800e13c:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800e13e:	69fb      	ldr	r3, [r7, #28]
 800e140:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800e144:	0b9b      	lsrs	r3, r3, #14
 800e146:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800e148:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e14a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e14c:	4413      	add	r3, r2
 800e14e:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800e150:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e152:	085b      	lsrs	r3, r3, #1
 800e154:	69ba      	ldr	r2, [r7, #24]
 800e156:	4413      	add	r3, r2
 800e158:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800e15a:	69ba      	ldr	r2, [r7, #24]
 800e15c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e15e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e162:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800e164:	69bb      	ldr	r3, [r7, #24]
 800e166:	039b      	lsls	r3, r3, #14
 800e168:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800e16a:	69fb      	ldr	r3, [r7, #28]
 800e16c:	085b      	lsrs	r3, r3, #1
 800e16e:	69ba      	ldr	r2, [r7, #24]
 800e170:	4413      	add	r3, r2
 800e172:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800e174:	69ba      	ldr	r2, [r7, #24]
 800e176:	69fb      	ldr	r3, [r7, #28]
 800e178:	fbb2 f3f3 	udiv	r3, r2, r3
 800e17c:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800e17e:	69bb      	ldr	r3, [r7, #24]
 800e180:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e182:	fb02 f303 	mul.w	r3, r2, r3
 800e186:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800e188:	69bb      	ldr	r3, [r7, #24]
 800e18a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e18e:	4a25      	ldr	r2, [pc, #148]	@ (800e224 <VL53L0X_calc_dmax+0x234>)
 800e190:	fba2 2303 	umull	r2, r3, r2, r3
 800e194:	099b      	lsrs	r3, r3, #6
 800e196:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800e198:	69bb      	ldr	r3, [r7, #24]
 800e19a:	011b      	lsls	r3, r3, #4
 800e19c:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800e19e:	69bb      	ldr	r3, [r7, #24]
 800e1a0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e1a4:	4a1f      	ldr	r2, [pc, #124]	@ (800e224 <VL53L0X_calc_dmax+0x234>)
 800e1a6:	fba2 2303 	umull	r2, r3, r2, r3
 800e1aa:	099b      	lsrs	r3, r3, #6
 800e1ac:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800e1ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1b0:	3380      	adds	r3, #128	@ 0x80
 800e1b2:	0a1b      	lsrs	r3, r3, #8
 800e1b4:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800e1b6:	697b      	ldr	r3, [r7, #20]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d008      	beq.n	800e1ce <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	085a      	lsrs	r2, r3, #1
 800e1c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1c2:	441a      	add	r2, r3
 800e1c4:	697b      	ldr	r3, [r7, #20]
 800e1c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e1cc:	e001      	b.n	800e1d2 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800e1d2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e1d4:	f7fe f9bd 	bl	800c552 <VL53L0X_isqrt>
 800e1d8:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800e1da:	69bb      	ldr	r3, [r7, #24]
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d008      	beq.n	800e1f2 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800e1e0:	69bb      	ldr	r3, [r7, #24]
 800e1e2:	085a      	lsrs	r2, r3, #1
 800e1e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1e6:	441a      	add	r2, r3
 800e1e8:	69bb      	ldr	r3, [r7, #24]
 800e1ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e1f0:	e001      	b.n	800e1f6 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800e1f6:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800e1f8:	f7fe f9ab 	bl	800c552 <VL53L0X_isqrt>
 800e1fc:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 800e1fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e200:	693a      	ldr	r2, [r7, #16]
 800e202:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800e204:	693a      	ldr	r2, [r7, #16]
 800e206:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e208:	429a      	cmp	r2, r3
 800e20a:	d902      	bls.n	800e212 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800e20c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e20e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e210:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800e212:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 800e216:	4618      	mov	r0, r3
 800e218:	3768      	adds	r7, #104	@ 0x68
 800e21a:	46bd      	mov	sp, r7
 800e21c:	bd80      	pop	{r7, pc}
 800e21e:	bf00      	nop
 800e220:	fff00000 	.word	0xfff00000
 800e224:	10624dd3 	.word	0x10624dd3

0800e228 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b0b4      	sub	sp, #208	@ 0xd0
 800e22c:	af04      	add	r7, sp, #16
 800e22e:	60f8      	str	r0, [r7, #12]
 800e230:	60b9      	str	r1, [r7, #8]
 800e232:	607a      	str	r2, [r7, #4]
 800e234:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800e236:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800e23a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800e23e:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800e242:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800e246:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 800e24a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800e24e:	f241 235c 	movw	r3, #4700	@ 0x125c
 800e252:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800e256:	4b9e      	ldr	r3, [pc, #632]	@ (800e4d0 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800e258:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800e25c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800e260:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800e262:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 800e266:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e26a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e26e:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800e270:	4b98      	ldr	r3, [pc, #608]	@ (800e4d4 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800e272:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800e274:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e278:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800e27a:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800e27e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800e280:	f240 6377 	movw	r3, #1655	@ 0x677
 800e284:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e286:	2300      	movs	r3, #0
 800e288:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	6a1b      	ldr	r3, [r3, #32]
 800e290:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800e292:	68bb      	ldr	r3, [r7, #8]
 800e294:	691b      	ldr	r3, [r3, #16]
 800e296:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e29a:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800e29e:	0c1b      	lsrs	r3, r3, #16
 800e2a0:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 800e2a2:	68bb      	ldr	r3, [r7, #8]
 800e2a4:	68db      	ldr	r3, [r3, #12]
 800e2a6:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800e2a8:	f107 0310 	add.w	r3, r7, #16
 800e2ac:	461a      	mov	r2, r3
 800e2ae:	68b9      	ldr	r1, [r7, #8]
 800e2b0:	68f8      	ldr	r0, [r7, #12]
 800e2b2:	f7ff fe78 	bl	800dfa6 <VL53L0X_get_total_signal_rate>
 800e2b6:	4603      	mov	r3, r0
 800e2b8:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800e2bc:	f107 0314 	add.w	r3, r7, #20
 800e2c0:	461a      	mov	r2, r3
 800e2c2:	68b9      	ldr	r1, [r7, #8]
 800e2c4:	68f8      	ldr	r0, [r7, #12]
 800e2c6:	f7ff fe3f 	bl	800df48 <VL53L0X_get_total_xtalk_rate>
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800e2d0:	693b      	ldr	r3, [r7, #16]
 800e2d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e2d6:	fb02 f303 	mul.w	r3, r2, r3
 800e2da:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800e2dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e2de:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e2e2:	0c1b      	lsrs	r3, r3, #16
 800e2e4:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800e2e6:	697b      	ldr	r3, [r7, #20]
 800e2e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e2ec:	fb02 f303 	mul.w	r3, r2, r3
 800e2f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800e2f4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800e2f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2fa:	429a      	cmp	r2, r3
 800e2fc:	d902      	bls.n	800e304 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800e2fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e300:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800e304:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d168      	bne.n	800e3de <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e312:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800e31c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800e320:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800e324:	461a      	mov	r2, r3
 800e326:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800e32a:	68f8      	ldr	r0, [r7, #12]
 800e32c:	f7fe feb4 	bl	800d098 <VL53L0X_calc_timeout_mclks>
 800e330:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e338:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800e342:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800e346:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e34a:	461a      	mov	r2, r3
 800e34c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800e350:	68f8      	ldr	r0, [r7, #12]
 800e352:	f7fe fea1 	bl	800d098 <VL53L0X_calc_timeout_mclks>
 800e356:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800e358:	2303      	movs	r3, #3
 800e35a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 800e35e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800e362:	2b08      	cmp	r3, #8
 800e364:	d102      	bne.n	800e36c <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800e366:	2302      	movs	r3, #2
 800e368:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800e36c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e36e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e370:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800e372:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e376:	fb02 f303 	mul.w	r3, r2, r3
 800e37a:	02db      	lsls	r3, r3, #11
 800e37c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800e380:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e384:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e388:	4a53      	ldr	r2, [pc, #332]	@ (800e4d8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e38a:	fba2 2303 	umull	r2, r3, r2, r3
 800e38e:	099b      	lsrs	r3, r3, #6
 800e390:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800e394:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e398:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e39a:	fb02 f303 	mul.w	r3, r2, r3
 800e39e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800e3a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e3a6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e3aa:	4a4b      	ldr	r2, [pc, #300]	@ (800e4d8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e3ac:	fba2 2303 	umull	r2, r3, r2, r3
 800e3b0:	099b      	lsrs	r3, r3, #6
 800e3b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800e3b6:	693b      	ldr	r3, [r7, #16]
 800e3b8:	3380      	adds	r3, #128	@ 0x80
 800e3ba:	0a1b      	lsrs	r3, r3, #8
 800e3bc:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800e3be:	693a      	ldr	r2, [r7, #16]
 800e3c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e3c4:	fb02 f303 	mul.w	r3, r2, r3
 800e3c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800e3cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e3d0:	3380      	adds	r3, #128	@ 0x80
 800e3d2:	0a1b      	lsrs	r3, r3, #8
 800e3d4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800e3d8:	693b      	ldr	r3, [r7, #16]
 800e3da:	021b      	lsls	r3, r3, #8
 800e3dc:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800e3de:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d002      	beq.n	800e3ec <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800e3e6:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800e3ea:	e15e      	b.n	800e6aa <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800e3ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d10c      	bne.n	800e40c <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e3f8:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e400:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	2200      	movs	r2, #0
 800e408:	601a      	str	r2, [r3, #0]
 800e40a:	e14c      	b.n	800e6a6 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800e40c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e410:	2b00      	cmp	r3, #0
 800e412:	d102      	bne.n	800e41a <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800e414:	2301      	movs	r3, #1
 800e416:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800e41a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e41e:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800e420:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e422:	041a      	lsls	r2, r3, #16
 800e424:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e426:	fbb2 f3f3 	udiv	r3, r2, r3
 800e42a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800e42e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e432:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e434:	429a      	cmp	r2, r3
 800e436:	d902      	bls.n	800e43e <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800e438:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e43a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800e43e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800e442:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800e446:	fb02 f303 	mul.w	r3, r2, r3
 800e44a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800e44e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800e452:	4613      	mov	r3, r2
 800e454:	005b      	lsls	r3, r3, #1
 800e456:	4413      	add	r3, r2
 800e458:	009b      	lsls	r3, r3, #2
 800e45a:	4618      	mov	r0, r3
 800e45c:	f7fe f879 	bl	800c552 <VL53L0X_isqrt>
 800e460:	4603      	mov	r3, r0
 800e462:	005b      	lsls	r3, r3, #1
 800e464:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800e466:	68bb      	ldr	r3, [r7, #8]
 800e468:	891b      	ldrh	r3, [r3, #8]
 800e46a:	461a      	mov	r2, r3
 800e46c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e46e:	fb02 f303 	mul.w	r3, r2, r3
 800e472:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800e474:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e476:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800e478:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e47c:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800e47e:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800e480:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800e484:	4a14      	ldr	r2, [pc, #80]	@ (800e4d8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e486:	fba2 2303 	umull	r2, r3, r2, r3
 800e48a:	099b      	lsrs	r3, r3, #6
 800e48c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800e48e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e490:	041b      	lsls	r3, r3, #16
 800e492:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e496:	4a10      	ldr	r2, [pc, #64]	@ (800e4d8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e498:	fba2 2303 	umull	r2, r3, r2, r3
 800e49c:	099b      	lsrs	r3, r3, #6
 800e49e:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800e4a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4a2:	021b      	lsls	r3, r3, #8
 800e4a4:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800e4a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e4a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	bfb8      	it	lt
 800e4b2:	425b      	neglt	r3, r3
 800e4b4:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800e4b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4b8:	021b      	lsls	r3, r3, #8
 800e4ba:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800e4bc:	68bb      	ldr	r3, [r7, #8]
 800e4be:	7e1b      	ldrb	r3, [r3, #24]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d00b      	beq.n	800e4dc <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800e4c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800e4c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e4cc:	e033      	b.n	800e536 <VL53L0X_calc_sigma_estimate+0x30e>
 800e4ce:	bf00      	nop
 800e4d0:	028f87ae 	.word	0x028f87ae
 800e4d4:	0006999a 	.word	0x0006999a
 800e4d8:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800e4dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e4de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e4e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800e4ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4ec:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800e4f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4f4:	fb02 f303 	mul.w	r3, r2, r3
 800e4f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800e4fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800e500:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e502:	4413      	add	r3, r2
 800e504:	0c1b      	lsrs	r3, r3, #16
 800e506:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800e50a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e50e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800e512:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800e516:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e51a:	085b      	lsrs	r3, r3, #1
 800e51c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800e520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e524:	fb03 f303 	mul.w	r3, r3, r3
 800e528:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800e52c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e530:	0b9b      	lsrs	r3, r3, #14
 800e532:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800e536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e53a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e53c:	fb02 f303 	mul.w	r3, r2, r3
 800e540:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800e542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e544:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e548:	0c1b      	lsrs	r3, r3, #16
 800e54a:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800e54c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e54e:	fb03 f303 	mul.w	r3, r3, r3
 800e552:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 800e554:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800e558:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800e55a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e55c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e560:	0c1b      	lsrs	r3, r3, #16
 800e562:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800e564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e566:	fb03 f303 	mul.w	r3, r3, r3
 800e56a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800e56c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e56e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e570:	4413      	add	r3, r2
 800e572:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800e574:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e576:	f7fd ffec 	bl	800c552 <VL53L0X_isqrt>
 800e57a:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800e57c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e57e:	041b      	lsls	r3, r3, #16
 800e580:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800e582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e584:	3332      	adds	r3, #50	@ 0x32
 800e586:	4a4b      	ldr	r2, [pc, #300]	@ (800e6b4 <VL53L0X_calc_sigma_estimate+0x48c>)
 800e588:	fba2 2303 	umull	r2, r3, r2, r3
 800e58c:	095a      	lsrs	r2, r3, #5
 800e58e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e590:	fbb2 f3f3 	udiv	r3, r2, r3
 800e594:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800e598:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e59c:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 800e5a0:	fb02 f303 	mul.w	r3, r2, r3
 800e5a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800e5a8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e5ac:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e5b0:	4413      	add	r3, r2
 800e5b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800e5b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e5ba:	4a3f      	ldr	r2, [pc, #252]	@ (800e6b8 <VL53L0X_calc_sigma_estimate+0x490>)
 800e5bc:	fba2 2303 	umull	r2, r3, r2, r3
 800e5c0:	0b5b      	lsrs	r3, r3, #13
 800e5c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800e5c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e5ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	d902      	bls.n	800e5d6 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800e5d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e5d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800e5d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e5da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e5de:	4413      	add	r3, r2
 800e5e0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800e5e4:	4a35      	ldr	r2, [pc, #212]	@ (800e6bc <VL53L0X_calc_sigma_estimate+0x494>)
 800e5e6:	fba2 2303 	umull	r2, r3, r2, r3
 800e5ea:	099b      	lsrs	r3, r3, #6
 800e5ec:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800e5ee:	6a3b      	ldr	r3, [r7, #32]
 800e5f0:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800e5f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e5f6:	441a      	add	r2, r3
 800e5f8:	6a3b      	ldr	r3, [r7, #32]
 800e5fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5fe:	4618      	mov	r0, r3
 800e600:	f7fd ffa7 	bl	800c552 <VL53L0X_isqrt>
 800e604:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800e606:	69fb      	ldr	r3, [r7, #28]
 800e608:	021b      	lsls	r3, r3, #8
 800e60a:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800e60c:	69fb      	ldr	r3, [r7, #28]
 800e60e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e612:	4a2a      	ldr	r2, [pc, #168]	@ (800e6bc <VL53L0X_calc_sigma_estimate+0x494>)
 800e614:	fba2 2303 	umull	r2, r3, r2, r3
 800e618:	099b      	lsrs	r3, r3, #6
 800e61a:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800e61c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e620:	fb03 f303 	mul.w	r3, r3, r3
 800e624:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800e626:	69fb      	ldr	r3, [r7, #28]
 800e628:	fb03 f303 	mul.w	r3, r3, r3
 800e62c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800e62e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e632:	4413      	add	r3, r2
 800e634:	4618      	mov	r0, r3
 800e636:	f7fd ff8c 	bl	800c552 <VL53L0X_isqrt>
 800e63a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800e63c:	69bb      	ldr	r3, [r7, #24]
 800e63e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e642:	fb02 f303 	mul.w	r3, r2, r3
 800e646:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800e64a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d009      	beq.n	800e664 <VL53L0X_calc_sigma_estimate+0x43c>
 800e650:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e654:	2b00      	cmp	r3, #0
 800e656:	d005      	beq.n	800e664 <VL53L0X_calc_sigma_estimate+0x43c>
 800e658:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800e65c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e660:	429a      	cmp	r2, r3
 800e662:	d903      	bls.n	800e66c <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800e664:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e668:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800e672:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681a      	ldr	r2, [r3, #0]
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 800e67e:	6939      	ldr	r1, [r7, #16]
 800e680:	683b      	ldr	r3, [r7, #0]
 800e682:	9303      	str	r3, [sp, #12]
 800e684:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e688:	9302      	str	r3, [sp, #8]
 800e68a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800e68e:	9301      	str	r3, [sp, #4]
 800e690:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e692:	9300      	str	r3, [sp, #0]
 800e694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e698:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e69a:	68f8      	ldr	r0, [r7, #12]
 800e69c:	f7ff fca8 	bl	800dff0 <VL53L0X_calc_dmax>
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e6a6:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	37c0      	adds	r7, #192	@ 0xc0
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}
 800e6b2:	bf00      	nop
 800e6b4:	51eb851f 	.word	0x51eb851f
 800e6b8:	d1b71759 	.word	0xd1b71759
 800e6bc:	10624dd3 	.word	0x10624dd3

0800e6c0 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	b090      	sub	sp, #64	@ 0x40
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	60f8      	str	r0, [r7, #12]
 800e6c8:	607a      	str	r2, [r7, #4]
 800e6ca:	461a      	mov	r2, r3
 800e6cc:	460b      	mov	r3, r1
 800e6ce:	72fb      	strb	r3, [r7, #11]
 800e6d0:	4613      	mov	r3, r2
 800e6d2:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 800e6e0:	2300      	movs	r3, #0
 800e6e2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800e6fe:	2300      	movs	r3, #0
 800e700:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800e704:	2300      	movs	r3, #0
 800e706:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 800e70a:	2300      	movs	r3, #0
 800e70c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800e70e:	2300      	movs	r3, #0
 800e710:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800e712:	7afb      	ldrb	r3, [r7, #11]
 800e714:	10db      	asrs	r3, r3, #3
 800e716:	b2db      	uxtb	r3, r3
 800e718:	f003 030f 	and.w	r3, r3, #15
 800e71c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800e720:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e724:	2b00      	cmp	r3, #0
 800e726:	d017      	beq.n	800e758 <VL53L0X_get_pal_range_status+0x98>
 800e728:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e72c:	2b05      	cmp	r3, #5
 800e72e:	d013      	beq.n	800e758 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800e730:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e734:	2b07      	cmp	r3, #7
 800e736:	d00f      	beq.n	800e758 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800e738:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e73c:	2b0c      	cmp	r3, #12
 800e73e:	d00b      	beq.n	800e758 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800e740:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e744:	2b0d      	cmp	r3, #13
 800e746:	d007      	beq.n	800e758 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800e748:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e74c:	2b0e      	cmp	r3, #14
 800e74e:	d003      	beq.n	800e758 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800e750:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e754:	2b0f      	cmp	r3, #15
 800e756:	d103      	bne.n	800e760 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800e758:	2301      	movs	r3, #1
 800e75a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800e75e:	e002      	b.n	800e766 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800e760:	2300      	movs	r3, #0
 800e762:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e766:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d109      	bne.n	800e782 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e76e:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800e772:	461a      	mov	r2, r3
 800e774:	2100      	movs	r1, #0
 800e776:	68f8      	ldr	r0, [r7, #12]
 800e778:	f7fc f990 	bl	800aa9c <VL53L0X_GetLimitCheckEnable>
 800e77c:	4603      	mov	r3, r0
 800e77e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800e782:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e786:	2b00      	cmp	r3, #0
 800e788:	d02e      	beq.n	800e7e8 <VL53L0X_get_pal_range_status+0x128>
 800e78a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d12a      	bne.n	800e7e8 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800e792:	f107 0310 	add.w	r3, r7, #16
 800e796:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800e79a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e79c:	68f8      	ldr	r0, [r7, #12]
 800e79e:	f7ff fd43 	bl	800e228 <VL53L0X_calc_sigma_estimate>
 800e7a2:	4603      	mov	r3, r0
 800e7a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800e7a8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d103      	bne.n	800e7b8 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800e7b0:	693b      	ldr	r3, [r7, #16]
 800e7b2:	b29a      	uxth	r2, r3
 800e7b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e7b6:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800e7b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d113      	bne.n	800e7e8 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800e7c0:	f107 0320 	add.w	r3, r7, #32
 800e7c4:	461a      	mov	r2, r3
 800e7c6:	2100      	movs	r1, #0
 800e7c8:	68f8      	ldr	r0, [r7, #12]
 800e7ca:	f7fc f9ed 	bl	800aba8 <VL53L0X_GetLimitCheckValue>
 800e7ce:	4603      	mov	r3, r0
 800e7d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800e7d4:	6a3b      	ldr	r3, [r7, #32]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d006      	beq.n	800e7e8 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800e7da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7dc:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800e7de:	429a      	cmp	r2, r3
 800e7e0:	d902      	bls.n	800e7e8 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800e7e2:	2301      	movs	r3, #1
 800e7e4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e7e8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d109      	bne.n	800e804 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e7f0:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800e7f4:	461a      	mov	r2, r3
 800e7f6:	2102      	movs	r1, #2
 800e7f8:	68f8      	ldr	r0, [r7, #12]
 800e7fa:	f7fc f94f 	bl	800aa9c <VL53L0X_GetLimitCheckEnable>
 800e7fe:	4603      	mov	r3, r0
 800e800:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800e804:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d044      	beq.n	800e896 <VL53L0X_get_pal_range_status+0x1d6>
 800e80c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e810:	2b00      	cmp	r3, #0
 800e812:	d140      	bne.n	800e896 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800e814:	f107 031c 	add.w	r3, r7, #28
 800e818:	461a      	mov	r2, r3
 800e81a:	2102      	movs	r1, #2
 800e81c:	68f8      	ldr	r0, [r7, #12]
 800e81e:	f7fc f9c3 	bl	800aba8 <VL53L0X_GetLimitCheckValue>
 800e822:	4603      	mov	r3, r0
 800e824:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800e828:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d107      	bne.n	800e840 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800e830:	2201      	movs	r2, #1
 800e832:	21ff      	movs	r1, #255	@ 0xff
 800e834:	68f8      	ldr	r0, [r7, #12]
 800e836:	f000 f9bb 	bl	800ebb0 <VL53L0X_WrByte>
 800e83a:	4603      	mov	r3, r0
 800e83c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800e840:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e844:	2b00      	cmp	r3, #0
 800e846:	d109      	bne.n	800e85c <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800e848:	f107 0316 	add.w	r3, r7, #22
 800e84c:	461a      	mov	r2, r3
 800e84e:	21b6      	movs	r1, #182	@ 0xb6
 800e850:	68f8      	ldr	r0, [r7, #12]
 800e852:	f000 fa59 	bl	800ed08 <VL53L0X_RdWord>
 800e856:	4603      	mov	r3, r0
 800e858:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800e85c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e860:	2b00      	cmp	r3, #0
 800e862:	d107      	bne.n	800e874 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800e864:	2200      	movs	r2, #0
 800e866:	21ff      	movs	r1, #255	@ 0xff
 800e868:	68f8      	ldr	r0, [r7, #12]
 800e86a:	f000 f9a1 	bl	800ebb0 <VL53L0X_WrByte>
 800e86e:	4603      	mov	r3, r0
 800e870:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800e874:	8afb      	ldrh	r3, [r7, #22]
 800e876:	025b      	lsls	r3, r3, #9
 800e878:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e87e:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800e882:	69fb      	ldr	r3, [r7, #28]
 800e884:	2b00      	cmp	r3, #0
 800e886:	d006      	beq.n	800e896 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800e888:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800e88a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e88c:	429a      	cmp	r2, r3
 800e88e:	d902      	bls.n	800e896 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800e890:	2301      	movs	r3, #1
 800e892:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e896:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d109      	bne.n	800e8b2 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e89e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e8a2:	461a      	mov	r2, r3
 800e8a4:	2103      	movs	r1, #3
 800e8a6:	68f8      	ldr	r0, [r7, #12]
 800e8a8:	f7fc f8f8 	bl	800aa9c <VL53L0X_GetLimitCheckEnable>
 800e8ac:	4603      	mov	r3, r0
 800e8ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800e8b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d023      	beq.n	800e902 <VL53L0X_get_pal_range_status+0x242>
 800e8ba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d11f      	bne.n	800e902 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800e8c2:	893b      	ldrh	r3, [r7, #8]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d102      	bne.n	800e8ce <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800e8cc:	e005      	b.n	800e8da <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	021a      	lsls	r2, r3, #8
 800e8d2:	893b      	ldrh	r3, [r7, #8]
 800e8d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8d8:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800e8da:	f107 0318 	add.w	r3, r7, #24
 800e8de:	461a      	mov	r2, r3
 800e8e0:	2103      	movs	r1, #3
 800e8e2:	68f8      	ldr	r0, [r7, #12]
 800e8e4:	f7fc f960 	bl	800aba8 <VL53L0X_GetLimitCheckValue>
 800e8e8:	4603      	mov	r3, r0
 800e8ea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800e8ee:	69bb      	ldr	r3, [r7, #24]
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d006      	beq.n	800e902 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800e8f4:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800e8f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e8f8:	429a      	cmp	r2, r3
 800e8fa:	d202      	bcs.n	800e902 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800e902:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e906:	2b00      	cmp	r3, #0
 800e908:	d14a      	bne.n	800e9a0 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800e90a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e90e:	2b01      	cmp	r3, #1
 800e910:	d103      	bne.n	800e91a <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800e912:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e914:	22ff      	movs	r2, #255	@ 0xff
 800e916:	701a      	strb	r2, [r3, #0]
 800e918:	e042      	b.n	800e9a0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800e91a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e91e:	2b01      	cmp	r3, #1
 800e920:	d007      	beq.n	800e932 <VL53L0X_get_pal_range_status+0x272>
 800e922:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e926:	2b02      	cmp	r3, #2
 800e928:	d003      	beq.n	800e932 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800e92a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e92e:	2b03      	cmp	r3, #3
 800e930:	d103      	bne.n	800e93a <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800e932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e934:	2205      	movs	r2, #5
 800e936:	701a      	strb	r2, [r3, #0]
 800e938:	e032      	b.n	800e9a0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800e93a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e93e:	2b06      	cmp	r3, #6
 800e940:	d003      	beq.n	800e94a <VL53L0X_get_pal_range_status+0x28a>
 800e942:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e946:	2b09      	cmp	r3, #9
 800e948:	d103      	bne.n	800e952 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800e94a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e94c:	2204      	movs	r2, #4
 800e94e:	701a      	strb	r2, [r3, #0]
 800e950:	e026      	b.n	800e9a0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800e952:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e956:	2b08      	cmp	r3, #8
 800e958:	d007      	beq.n	800e96a <VL53L0X_get_pal_range_status+0x2aa>
 800e95a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e95e:	2b0a      	cmp	r3, #10
 800e960:	d003      	beq.n	800e96a <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800e962:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800e966:	2b01      	cmp	r3, #1
 800e968:	d103      	bne.n	800e972 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800e96a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e96c:	2203      	movs	r2, #3
 800e96e:	701a      	strb	r2, [r3, #0]
 800e970:	e016      	b.n	800e9a0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800e972:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e976:	2b04      	cmp	r3, #4
 800e978:	d003      	beq.n	800e982 <VL53L0X_get_pal_range_status+0x2c2>
 800e97a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800e97e:	2b01      	cmp	r3, #1
 800e980:	d103      	bne.n	800e98a <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800e982:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e984:	2202      	movs	r2, #2
 800e986:	701a      	strb	r2, [r3, #0]
 800e988:	e00a      	b.n	800e9a0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800e98a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800e98e:	2b01      	cmp	r3, #1
 800e990:	d103      	bne.n	800e99a <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800e992:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e994:	2201      	movs	r2, #1
 800e996:	701a      	strb	r2, [r3, #0]
 800e998:	e002      	b.n	800e9a0 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800e99a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e99c:	2200      	movs	r2, #0
 800e99e:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800e9a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e9a2:	781b      	ldrb	r3, [r3, #0]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d102      	bne.n	800e9ae <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800e9a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e9ae:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800e9b2:	461a      	mov	r2, r3
 800e9b4:	2101      	movs	r1, #1
 800e9b6:	68f8      	ldr	r0, [r7, #12]
 800e9b8:	f7fc f870 	bl	800aa9c <VL53L0X_GetLimitCheckEnable>
 800e9bc:	4603      	mov	r3, r0
 800e9be:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800e9c2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d14f      	bne.n	800ea6a <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800e9ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d003      	beq.n	800e9da <VL53L0X_get_pal_range_status+0x31a>
 800e9d2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800e9d6:	2b01      	cmp	r3, #1
 800e9d8:	d103      	bne.n	800e9e2 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800e9da:	2301      	movs	r3, #1
 800e9dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800e9e0:	e002      	b.n	800e9e8 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800e9ee:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800e9f2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e9f6:	2b04      	cmp	r3, #4
 800e9f8:	d003      	beq.n	800ea02 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800e9fa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d103      	bne.n	800ea0a <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800ea02:	2301      	movs	r3, #1
 800ea04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800ea08:	e002      	b.n	800ea10 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800ea16:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800ea1a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d003      	beq.n	800ea2a <VL53L0X_get_pal_range_status+0x36a>
 800ea22:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800ea26:	2b01      	cmp	r3, #1
 800ea28:	d103      	bne.n	800ea32 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800ea2a:	2301      	movs	r3, #1
 800ea2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800ea30:	e002      	b.n	800ea38 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800ea32:	2300      	movs	r3, #0
 800ea34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800ea3e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800ea42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d003      	beq.n	800ea52 <VL53L0X_get_pal_range_status+0x392>
 800ea4a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ea4e:	2b01      	cmp	r3, #1
 800ea50:	d103      	bne.n	800ea5a <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800ea52:	2301      	movs	r3, #1
 800ea54:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800ea58:	e002      	b.n	800ea60 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800ea5a:	2300      	movs	r3, #0
 800ea5c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800ea66:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ea6a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 800ea6e:	4618      	mov	r0, r3
 800ea70:	3740      	adds	r7, #64	@ 0x40
 800ea72:	46bd      	mov	sp, r7
 800ea74:	bd80      	pop	{r7, pc}

0800ea76 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800ea76:	b580      	push	{r7, lr}
 800ea78:	b088      	sub	sp, #32
 800ea7a:	af02      	add	r7, sp, #8
 800ea7c:	60f8      	str	r0, [r7, #12]
 800ea7e:	60b9      	str	r1, [r7, #8]
 800ea80:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	330a      	adds	r3, #10
 800ea86:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800ea94:	4619      	mov	r1, r3
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	b29a      	uxth	r2, r3
 800ea9a:	697b      	ldr	r3, [r7, #20]
 800ea9c:	9300      	str	r3, [sp, #0]
 800ea9e:	4613      	mov	r3, r2
 800eaa0:	68ba      	ldr	r2, [r7, #8]
 800eaa2:	f7f6 fb61 	bl	8005168 <HAL_I2C_Master_Transmit>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800eaaa:	693b      	ldr	r3, [r7, #16]
}
 800eaac:	4618      	mov	r0, r3
 800eaae:	3718      	adds	r7, #24
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bd80      	pop	{r7, pc}

0800eab4 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b088      	sub	sp, #32
 800eab8:	af02      	add	r7, sp, #8
 800eaba:	60f8      	str	r0, [r7, #12]
 800eabc:	60b9      	str	r1, [r7, #8]
 800eabe:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	330a      	adds	r3, #10
 800eac4:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800ead2:	f043 0301 	orr.w	r3, r3, #1
 800ead6:	b2db      	uxtb	r3, r3
 800ead8:	4619      	mov	r1, r3
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	b29a      	uxth	r2, r3
 800eade:	697b      	ldr	r3, [r7, #20]
 800eae0:	9300      	str	r3, [sp, #0]
 800eae2:	4613      	mov	r3, r2
 800eae4:	68ba      	ldr	r2, [r7, #8]
 800eae6:	f7f6 fc33 	bl	8005350 <HAL_I2C_Master_Receive>
 800eaea:	4603      	mov	r3, r0
 800eaec:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800eaee:	693b      	ldr	r3, [r7, #16]
}
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	3718      	adds	r7, #24
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	bd80      	pop	{r7, pc}

0800eaf8 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800eaf8:	b580      	push	{r7, lr}
 800eafa:	b086      	sub	sp, #24
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	60f8      	str	r0, [r7, #12]
 800eb00:	607a      	str	r2, [r7, #4]
 800eb02:	603b      	str	r3, [r7, #0]
 800eb04:	460b      	mov	r3, r1
 800eb06:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800eb08:	2300      	movs	r3, #0
 800eb0a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	2b3f      	cmp	r3, #63	@ 0x3f
 800eb10:	d902      	bls.n	800eb18 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800eb12:	f06f 0303 	mvn.w	r3, #3
 800eb16:	e016      	b.n	800eb46 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800eb18:	4a0d      	ldr	r2, [pc, #52]	@ (800eb50 <VL53L0X_WriteMulti+0x58>)
 800eb1a:	7afb      	ldrb	r3, [r7, #11]
 800eb1c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800eb1e:	683a      	ldr	r2, [r7, #0]
 800eb20:	6879      	ldr	r1, [r7, #4]
 800eb22:	480c      	ldr	r0, [pc, #48]	@ (800eb54 <VL53L0X_WriteMulti+0x5c>)
 800eb24:	f004 ff07 	bl	8013936 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	3301      	adds	r3, #1
 800eb2c:	461a      	mov	r2, r3
 800eb2e:	4908      	ldr	r1, [pc, #32]	@ (800eb50 <VL53L0X_WriteMulti+0x58>)
 800eb30:	68f8      	ldr	r0, [r7, #12]
 800eb32:	f7ff ffa0 	bl	800ea76 <_I2CWrite>
 800eb36:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800eb38:	693b      	ldr	r3, [r7, #16]
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d001      	beq.n	800eb42 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800eb3e:	23ec      	movs	r3, #236	@ 0xec
 800eb40:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800eb42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eb46:	4618      	mov	r0, r3
 800eb48:	3718      	adds	r7, #24
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}
 800eb4e:	bf00      	nop
 800eb50:	2000c56c 	.word	0x2000c56c
 800eb54:	2000c56d 	.word	0x2000c56d

0800eb58 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b086      	sub	sp, #24
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	60f8      	str	r0, [r7, #12]
 800eb60:	607a      	str	r2, [r7, #4]
 800eb62:	603b      	str	r3, [r7, #0]
 800eb64:	460b      	mov	r3, r1
 800eb66:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800eb68:	2300      	movs	r3, #0
 800eb6a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800eb6c:	f107 030b 	add.w	r3, r7, #11
 800eb70:	2201      	movs	r2, #1
 800eb72:	4619      	mov	r1, r3
 800eb74:	68f8      	ldr	r0, [r7, #12]
 800eb76:	f7ff ff7e 	bl	800ea76 <_I2CWrite>
 800eb7a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800eb7c:	693b      	ldr	r3, [r7, #16]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d002      	beq.n	800eb88 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800eb82:	23ec      	movs	r3, #236	@ 0xec
 800eb84:	75fb      	strb	r3, [r7, #23]
        goto done;
 800eb86:	e00c      	b.n	800eba2 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800eb88:	683a      	ldr	r2, [r7, #0]
 800eb8a:	6879      	ldr	r1, [r7, #4]
 800eb8c:	68f8      	ldr	r0, [r7, #12]
 800eb8e:	f7ff ff91 	bl	800eab4 <_I2CRead>
 800eb92:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800eb94:	693b      	ldr	r3, [r7, #16]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d002      	beq.n	800eba0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800eb9a:	23ec      	movs	r3, #236	@ 0xec
 800eb9c:	75fb      	strb	r3, [r7, #23]
 800eb9e:	e000      	b.n	800eba2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800eba0:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800eba2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eba6:	4618      	mov	r0, r3
 800eba8:	3718      	adds	r7, #24
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	bd80      	pop	{r7, pc}
	...

0800ebb0 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b084      	sub	sp, #16
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
 800ebb8:	460b      	mov	r3, r1
 800ebba:	70fb      	strb	r3, [r7, #3]
 800ebbc:	4613      	mov	r3, r2
 800ebbe:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800ebc4:	4a0b      	ldr	r2, [pc, #44]	@ (800ebf4 <VL53L0X_WrByte+0x44>)
 800ebc6:	78fb      	ldrb	r3, [r7, #3]
 800ebc8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800ebca:	4a0a      	ldr	r2, [pc, #40]	@ (800ebf4 <VL53L0X_WrByte+0x44>)
 800ebcc:	78bb      	ldrb	r3, [r7, #2]
 800ebce:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ebd0:	2202      	movs	r2, #2
 800ebd2:	4908      	ldr	r1, [pc, #32]	@ (800ebf4 <VL53L0X_WrByte+0x44>)
 800ebd4:	6878      	ldr	r0, [r7, #4]
 800ebd6:	f7ff ff4e 	bl	800ea76 <_I2CWrite>
 800ebda:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800ebdc:	68bb      	ldr	r3, [r7, #8]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d001      	beq.n	800ebe6 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ebe2:	23ec      	movs	r3, #236	@ 0xec
 800ebe4:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ebe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ebea:	4618      	mov	r0, r3
 800ebec:	3710      	adds	r7, #16
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	bd80      	pop	{r7, pc}
 800ebf2:	bf00      	nop
 800ebf4:	2000c56c 	.word	0x2000c56c

0800ebf8 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b084      	sub	sp, #16
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
 800ec00:	460b      	mov	r3, r1
 800ec02:	70fb      	strb	r3, [r7, #3]
 800ec04:	4613      	mov	r3, r2
 800ec06:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ec08:	2300      	movs	r3, #0
 800ec0a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800ec0c:	4a0e      	ldr	r2, [pc, #56]	@ (800ec48 <VL53L0X_WrWord+0x50>)
 800ec0e:	78fb      	ldrb	r3, [r7, #3]
 800ec10:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800ec12:	883b      	ldrh	r3, [r7, #0]
 800ec14:	0a1b      	lsrs	r3, r3, #8
 800ec16:	b29b      	uxth	r3, r3
 800ec18:	b2da      	uxtb	r2, r3
 800ec1a:	4b0b      	ldr	r3, [pc, #44]	@ (800ec48 <VL53L0X_WrWord+0x50>)
 800ec1c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800ec1e:	883b      	ldrh	r3, [r7, #0]
 800ec20:	b2da      	uxtb	r2, r3
 800ec22:	4b09      	ldr	r3, [pc, #36]	@ (800ec48 <VL53L0X_WrWord+0x50>)
 800ec24:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800ec26:	2203      	movs	r2, #3
 800ec28:	4907      	ldr	r1, [pc, #28]	@ (800ec48 <VL53L0X_WrWord+0x50>)
 800ec2a:	6878      	ldr	r0, [r7, #4]
 800ec2c:	f7ff ff23 	bl	800ea76 <_I2CWrite>
 800ec30:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800ec32:	68bb      	ldr	r3, [r7, #8]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d001      	beq.n	800ec3c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ec38:	23ec      	movs	r3, #236	@ 0xec
 800ec3a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ec3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ec40:	4618      	mov	r0, r3
 800ec42:	3710      	adds	r7, #16
 800ec44:	46bd      	mov	sp, r7
 800ec46:	bd80      	pop	{r7, pc}
 800ec48:	2000c56c 	.word	0x2000c56c

0800ec4c <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b084      	sub	sp, #16
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
 800ec54:	4608      	mov	r0, r1
 800ec56:	4611      	mov	r1, r2
 800ec58:	461a      	mov	r2, r3
 800ec5a:	4603      	mov	r3, r0
 800ec5c:	70fb      	strb	r3, [r7, #3]
 800ec5e:	460b      	mov	r3, r1
 800ec60:	70bb      	strb	r3, [r7, #2]
 800ec62:	4613      	mov	r3, r2
 800ec64:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ec66:	2300      	movs	r3, #0
 800ec68:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800ec6a:	f107 020e 	add.w	r2, r7, #14
 800ec6e:	78fb      	ldrb	r3, [r7, #3]
 800ec70:	4619      	mov	r1, r3
 800ec72:	6878      	ldr	r0, [r7, #4]
 800ec74:	f000 f81e 	bl	800ecb4 <VL53L0X_RdByte>
 800ec78:	4603      	mov	r3, r0
 800ec7a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800ec7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d110      	bne.n	800eca6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800ec84:	7bba      	ldrb	r2, [r7, #14]
 800ec86:	78bb      	ldrb	r3, [r7, #2]
 800ec88:	4013      	ands	r3, r2
 800ec8a:	b2da      	uxtb	r2, r3
 800ec8c:	787b      	ldrb	r3, [r7, #1]
 800ec8e:	4313      	orrs	r3, r2
 800ec90:	b2db      	uxtb	r3, r3
 800ec92:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800ec94:	7bba      	ldrb	r2, [r7, #14]
 800ec96:	78fb      	ldrb	r3, [r7, #3]
 800ec98:	4619      	mov	r1, r3
 800ec9a:	6878      	ldr	r0, [r7, #4]
 800ec9c:	f7ff ff88 	bl	800ebb0 <VL53L0X_WrByte>
 800eca0:	4603      	mov	r3, r0
 800eca2:	73fb      	strb	r3, [r7, #15]
 800eca4:	e000      	b.n	800eca8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800eca6:	bf00      	nop
done:
    return Status;
 800eca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ecac:	4618      	mov	r0, r3
 800ecae:	3710      	adds	r7, #16
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	bd80      	pop	{r7, pc}

0800ecb4 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b086      	sub	sp, #24
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	60f8      	str	r0, [r7, #12]
 800ecbc:	460b      	mov	r3, r1
 800ecbe:	607a      	str	r2, [r7, #4]
 800ecc0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800ecc6:	f107 030b 	add.w	r3, r7, #11
 800ecca:	2201      	movs	r2, #1
 800eccc:	4619      	mov	r1, r3
 800ecce:	68f8      	ldr	r0, [r7, #12]
 800ecd0:	f7ff fed1 	bl	800ea76 <_I2CWrite>
 800ecd4:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800ecd6:	693b      	ldr	r3, [r7, #16]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d002      	beq.n	800ece2 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ecdc:	23ec      	movs	r3, #236	@ 0xec
 800ecde:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ece0:	e00c      	b.n	800ecfc <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800ece2:	2201      	movs	r2, #1
 800ece4:	6879      	ldr	r1, [r7, #4]
 800ece6:	68f8      	ldr	r0, [r7, #12]
 800ece8:	f7ff fee4 	bl	800eab4 <_I2CRead>
 800ecec:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ecee:	693b      	ldr	r3, [r7, #16]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d002      	beq.n	800ecfa <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ecf4:	23ec      	movs	r3, #236	@ 0xec
 800ecf6:	75fb      	strb	r3, [r7, #23]
 800ecf8:	e000      	b.n	800ecfc <VL53L0X_RdByte+0x48>
    }
done:
 800ecfa:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800ecfc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3718      	adds	r7, #24
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}

0800ed08 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b086      	sub	sp, #24
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	60f8      	str	r0, [r7, #12]
 800ed10:	460b      	mov	r3, r1
 800ed12:	607a      	str	r2, [r7, #4]
 800ed14:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ed16:	2300      	movs	r3, #0
 800ed18:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800ed1a:	f107 030b 	add.w	r3, r7, #11
 800ed1e:	2201      	movs	r2, #1
 800ed20:	4619      	mov	r1, r3
 800ed22:	68f8      	ldr	r0, [r7, #12]
 800ed24:	f7ff fea7 	bl	800ea76 <_I2CWrite>
 800ed28:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800ed2a:	693b      	ldr	r3, [r7, #16]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d002      	beq.n	800ed36 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ed30:	23ec      	movs	r3, #236	@ 0xec
 800ed32:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ed34:	e015      	b.n	800ed62 <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800ed36:	2202      	movs	r2, #2
 800ed38:	490d      	ldr	r1, [pc, #52]	@ (800ed70 <VL53L0X_RdWord+0x68>)
 800ed3a:	68f8      	ldr	r0, [r7, #12]
 800ed3c:	f7ff feba 	bl	800eab4 <_I2CRead>
 800ed40:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ed42:	693b      	ldr	r3, [r7, #16]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d002      	beq.n	800ed4e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ed48:	23ec      	movs	r3, #236	@ 0xec
 800ed4a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ed4c:	e009      	b.n	800ed62 <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800ed4e:	4b08      	ldr	r3, [pc, #32]	@ (800ed70 <VL53L0X_RdWord+0x68>)
 800ed50:	781b      	ldrb	r3, [r3, #0]
 800ed52:	021b      	lsls	r3, r3, #8
 800ed54:	b29b      	uxth	r3, r3
 800ed56:	4a06      	ldr	r2, [pc, #24]	@ (800ed70 <VL53L0X_RdWord+0x68>)
 800ed58:	7852      	ldrb	r2, [r2, #1]
 800ed5a:	4413      	add	r3, r2
 800ed5c:	b29a      	uxth	r2, r3
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800ed62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ed66:	4618      	mov	r0, r3
 800ed68:	3718      	adds	r7, #24
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	bd80      	pop	{r7, pc}
 800ed6e:	bf00      	nop
 800ed70:	2000c56c 	.word	0x2000c56c

0800ed74 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b086      	sub	sp, #24
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	60f8      	str	r0, [r7, #12]
 800ed7c:	460b      	mov	r3, r1
 800ed7e:	607a      	str	r2, [r7, #4]
 800ed80:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ed82:	2300      	movs	r3, #0
 800ed84:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800ed86:	f107 030b 	add.w	r3, r7, #11
 800ed8a:	2201      	movs	r2, #1
 800ed8c:	4619      	mov	r1, r3
 800ed8e:	68f8      	ldr	r0, [r7, #12]
 800ed90:	f7ff fe71 	bl	800ea76 <_I2CWrite>
 800ed94:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ed96:	693b      	ldr	r3, [r7, #16]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d002      	beq.n	800eda2 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ed9c:	23ec      	movs	r3, #236	@ 0xec
 800ed9e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800eda0:	e01b      	b.n	800edda <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800eda2:	2204      	movs	r2, #4
 800eda4:	4910      	ldr	r1, [pc, #64]	@ (800ede8 <VL53L0X_RdDWord+0x74>)
 800eda6:	68f8      	ldr	r0, [r7, #12]
 800eda8:	f7ff fe84 	bl	800eab4 <_I2CRead>
 800edac:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800edae:	693b      	ldr	r3, [r7, #16]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d002      	beq.n	800edba <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800edb4:	23ec      	movs	r3, #236	@ 0xec
 800edb6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800edb8:	e00f      	b.n	800edda <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800edba:	4b0b      	ldr	r3, [pc, #44]	@ (800ede8 <VL53L0X_RdDWord+0x74>)
 800edbc:	781b      	ldrb	r3, [r3, #0]
 800edbe:	061a      	lsls	r2, r3, #24
 800edc0:	4b09      	ldr	r3, [pc, #36]	@ (800ede8 <VL53L0X_RdDWord+0x74>)
 800edc2:	785b      	ldrb	r3, [r3, #1]
 800edc4:	041b      	lsls	r3, r3, #16
 800edc6:	441a      	add	r2, r3
 800edc8:	4b07      	ldr	r3, [pc, #28]	@ (800ede8 <VL53L0X_RdDWord+0x74>)
 800edca:	789b      	ldrb	r3, [r3, #2]
 800edcc:	021b      	lsls	r3, r3, #8
 800edce:	4413      	add	r3, r2
 800edd0:	4a05      	ldr	r2, [pc, #20]	@ (800ede8 <VL53L0X_RdDWord+0x74>)
 800edd2:	78d2      	ldrb	r2, [r2, #3]
 800edd4:	441a      	add	r2, r3
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800edda:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800edde:	4618      	mov	r0, r3
 800ede0:	3718      	adds	r7, #24
 800ede2:	46bd      	mov	sp, r7
 800ede4:	bd80      	pop	{r7, pc}
 800ede6:	bf00      	nop
 800ede8:	2000c56c 	.word	0x2000c56c

0800edec <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800edec:	b580      	push	{r7, lr}
 800edee:	b084      	sub	sp, #16
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800edf4:	2300      	movs	r3, #0
 800edf6:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800edf8:	2002      	movs	r0, #2
 800edfa:	f7f5 fc63 	bl	80046c4 <HAL_Delay>
    return status;
 800edfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ee02:	4618      	mov	r0, r3
 800ee04:	3710      	adds	r7, #16
 800ee06:	46bd      	mov	sp, r7
 800ee08:	bd80      	pop	{r7, pc}
	...

0800ee0c <fourline_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool fourline_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b082      	sub	sp, #8
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
 800ee14:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_fourline_activations_map, 1, params)) {
 800ee16:	683a      	ldr	r2, [r7, #0]
 800ee18:	2101      	movs	r1, #1
 800ee1a:	4850      	ldr	r0, [pc, #320]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee1c:	f000 fbea 	bl	800f5f4 <ai_platform_get_activations_map>
 800ee20:	4603      	mov	r3, r0
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	f000 8090 	beq.w	800ef48 <fourline_configure_activations+0x13c>
    /* Updating activations (byte) offsets */
    
    input_0_output_array.data = AI_PTR(g_fourline_activations_map[0] + 48);
 800ee28:	4b4c      	ldr	r3, [pc, #304]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	3330      	adds	r3, #48	@ 0x30
 800ee2e:	4a4c      	ldr	r2, [pc, #304]	@ (800ef60 <fourline_configure_activations+0x154>)
 800ee30:	6093      	str	r3, [r2, #8]
    input_0_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 48);
 800ee32:	4b4a      	ldr	r3, [pc, #296]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	3330      	adds	r3, #48	@ 0x30
 800ee38:	4a49      	ldr	r2, [pc, #292]	@ (800ef60 <fourline_configure_activations+0x154>)
 800ee3a:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_conv2d_output_array.data = AI_PTR(g_fourline_activations_map[0] + 256);
 800ee3c:	4b47      	ldr	r3, [pc, #284]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ee44:	4a47      	ldr	r2, [pc, #284]	@ (800ef64 <fourline_configure_activations+0x158>)
 800ee46:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 256);
 800ee48:	4b44      	ldr	r3, [pc, #272]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ee50:	4a44      	ldr	r2, [pc, #272]	@ (800ef64 <fourline_configure_activations+0x158>)
 800ee52:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_output_array.data = AI_PTR(g_fourline_activations_map[0] + 256);
 800ee54:	4b41      	ldr	r3, [pc, #260]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ee5c:	4a42      	ldr	r2, [pc, #264]	@ (800ef68 <fourline_configure_activations+0x15c>)
 800ee5e:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 256);
 800ee60:	4b3e      	ldr	r3, [pc, #248]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ee68:	4a3f      	ldr	r2, [pc, #252]	@ (800ef68 <fourline_configure_activations+0x15c>)
 800ee6a:	60d3      	str	r3, [r2, #12]
    
    dense_6_dense_output_array.data = AI_PTR(g_fourline_activations_map[0] + 0);
 800ee6c:	4b3b      	ldr	r3, [pc, #236]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	4a3e      	ldr	r2, [pc, #248]	@ (800ef6c <fourline_configure_activations+0x160>)
 800ee72:	6093      	str	r3, [r2, #8]
    dense_6_dense_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 0);
 800ee74:	4b39      	ldr	r3, [pc, #228]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	4a3c      	ldr	r2, [pc, #240]	@ (800ef6c <fourline_configure_activations+0x160>)
 800ee7a:	60d3      	str	r3, [r2, #12]
    
    dense_6_output_array.data = AI_PTR(g_fourline_activations_map[0] + 256);
 800ee7c:	4b37      	ldr	r3, [pc, #220]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ee84:	4a3a      	ldr	r2, [pc, #232]	@ (800ef70 <fourline_configure_activations+0x164>)
 800ee86:	6093      	str	r3, [r2, #8]
    dense_6_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 256);
 800ee88:	4b34      	ldr	r3, [pc, #208]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ee90:	4a37      	ldr	r2, [pc, #220]	@ (800ef70 <fourline_configure_activations+0x164>)
 800ee92:	60d3      	str	r3, [r2, #12]
    
    dense_7_dense_output_array.data = AI_PTR(g_fourline_activations_map[0] + 0);
 800ee94:	4b31      	ldr	r3, [pc, #196]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	4a36      	ldr	r2, [pc, #216]	@ (800ef74 <fourline_configure_activations+0x168>)
 800ee9a:	6093      	str	r3, [r2, #8]
    dense_7_dense_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 0);
 800ee9c:	4b2f      	ldr	r3, [pc, #188]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	4a34      	ldr	r2, [pc, #208]	@ (800ef74 <fourline_configure_activations+0x168>)
 800eea2:	60d3      	str	r3, [r2, #12]
    
    dense_7_output_array.data = AI_PTR(g_fourline_activations_map[0] + 256);
 800eea4:	4b2d      	ldr	r3, [pc, #180]	@ (800ef5c <fourline_configure_activations+0x150>)
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800eeac:	4a32      	ldr	r2, [pc, #200]	@ (800ef78 <fourline_configure_activations+0x16c>)
 800eeae:	6093      	str	r3, [r2, #8]
    dense_7_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 256);
 800eeb0:	4b2a      	ldr	r3, [pc, #168]	@ (800ef5c <fourline_configure_activations+0x150>)
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800eeb8:	4a2f      	ldr	r2, [pc, #188]	@ (800ef78 <fourline_configure_activations+0x16c>)
 800eeba:	60d3      	str	r3, [r2, #12]
    
    dense_8_dense_output_array.data = AI_PTR(g_fourline_activations_map[0] + 0);
 800eebc:	4b27      	ldr	r3, [pc, #156]	@ (800ef5c <fourline_configure_activations+0x150>)
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	4a2e      	ldr	r2, [pc, #184]	@ (800ef7c <fourline_configure_activations+0x170>)
 800eec2:	6093      	str	r3, [r2, #8]
    dense_8_dense_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 0);
 800eec4:	4b25      	ldr	r3, [pc, #148]	@ (800ef5c <fourline_configure_activations+0x150>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	4a2c      	ldr	r2, [pc, #176]	@ (800ef7c <fourline_configure_activations+0x170>)
 800eeca:	60d3      	str	r3, [r2, #12]
    
    dense_8_output_array.data = AI_PTR(g_fourline_activations_map[0] + 256);
 800eecc:	4b23      	ldr	r3, [pc, #140]	@ (800ef5c <fourline_configure_activations+0x150>)
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800eed4:	4a2a      	ldr	r2, [pc, #168]	@ (800ef80 <fourline_configure_activations+0x174>)
 800eed6:	6093      	str	r3, [r2, #8]
    dense_8_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 256);
 800eed8:	4b20      	ldr	r3, [pc, #128]	@ (800ef5c <fourline_configure_activations+0x150>)
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800eee0:	4a27      	ldr	r2, [pc, #156]	@ (800ef80 <fourline_configure_activations+0x174>)
 800eee2:	60d3      	str	r3, [r2, #12]
    
    dense_9_dense_output_array.data = AI_PTR(g_fourline_activations_map[0] + 0);
 800eee4:	4b1d      	ldr	r3, [pc, #116]	@ (800ef5c <fourline_configure_activations+0x150>)
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	4a26      	ldr	r2, [pc, #152]	@ (800ef84 <fourline_configure_activations+0x178>)
 800eeea:	6093      	str	r3, [r2, #8]
    dense_9_dense_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 0);
 800eeec:	4b1b      	ldr	r3, [pc, #108]	@ (800ef5c <fourline_configure_activations+0x150>)
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	4a24      	ldr	r2, [pc, #144]	@ (800ef84 <fourline_configure_activations+0x178>)
 800eef2:	60d3      	str	r3, [r2, #12]
    
    dense_9_output_array.data = AI_PTR(g_fourline_activations_map[0] + 256);
 800eef4:	4b19      	ldr	r3, [pc, #100]	@ (800ef5c <fourline_configure_activations+0x150>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800eefc:	4a22      	ldr	r2, [pc, #136]	@ (800ef88 <fourline_configure_activations+0x17c>)
 800eefe:	6093      	str	r3, [r2, #8]
    dense_9_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 256);
 800ef00:	4b16      	ldr	r3, [pc, #88]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ef08:	4a1f      	ldr	r2, [pc, #124]	@ (800ef88 <fourline_configure_activations+0x17c>)
 800ef0a:	60d3      	str	r3, [r2, #12]
    
    dense_10_dense_output_array.data = AI_PTR(g_fourline_activations_map[0] + 0);
 800ef0c:	4b13      	ldr	r3, [pc, #76]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	4a1e      	ldr	r2, [pc, #120]	@ (800ef8c <fourline_configure_activations+0x180>)
 800ef12:	6093      	str	r3, [r2, #8]
    dense_10_dense_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 0);
 800ef14:	4b11      	ldr	r3, [pc, #68]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	4a1c      	ldr	r2, [pc, #112]	@ (800ef8c <fourline_configure_activations+0x180>)
 800ef1a:	60d3      	str	r3, [r2, #12]
    
    dense_10_output_array.data = AI_PTR(g_fourline_activations_map[0] + 256);
 800ef1c:	4b0f      	ldr	r3, [pc, #60]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ef24:	4a1a      	ldr	r2, [pc, #104]	@ (800ef90 <fourline_configure_activations+0x184>)
 800ef26:	6093      	str	r3, [r2, #8]
    dense_10_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 256);
 800ef28:	4b0c      	ldr	r3, [pc, #48]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800ef30:	4a17      	ldr	r2, [pc, #92]	@ (800ef90 <fourline_configure_activations+0x184>)
 800ef32:	60d3      	str	r3, [r2, #12]
    
    dense_11_dense_output_array.data = AI_PTR(g_fourline_activations_map[0] + 0);
 800ef34:	4b09      	ldr	r3, [pc, #36]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	4a16      	ldr	r2, [pc, #88]	@ (800ef94 <fourline_configure_activations+0x188>)
 800ef3a:	6093      	str	r3, [r2, #8]
    dense_11_dense_output_array.data_start = AI_PTR(g_fourline_activations_map[0] + 0);
 800ef3c:	4b07      	ldr	r3, [pc, #28]	@ (800ef5c <fourline_configure_activations+0x150>)
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	4a14      	ldr	r2, [pc, #80]	@ (800ef94 <fourline_configure_activations+0x188>)
 800ef42:	60d3      	str	r3, [r2, #12]
    
    return true;
 800ef44:	2301      	movs	r3, #1
 800ef46:	e005      	b.n	800ef54 <fourline_configure_activations+0x148>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800ef48:	2213      	movs	r2, #19
 800ef4a:	2130      	movs	r1, #48	@ 0x30
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f000 fccf 	bl	800f8f0 <ai_platform_network_set_error>
  return false;
 800ef52:	2300      	movs	r3, #0
}
 800ef54:	4618      	mov	r0, r3
 800ef56:	3708      	adds	r7, #8
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bd80      	pop	{r7, pc}
 800ef5c:	2000c5ac 	.word	0x2000c5ac
 800ef60:	2000069c 	.word	0x2000069c
 800ef64:	200006ac 	.word	0x200006ac
 800ef68:	200006bc 	.word	0x200006bc
 800ef6c:	200006cc 	.word	0x200006cc
 800ef70:	200006dc 	.word	0x200006dc
 800ef74:	200006ec 	.word	0x200006ec
 800ef78:	200006fc 	.word	0x200006fc
 800ef7c:	2000070c 	.word	0x2000070c
 800ef80:	2000071c 	.word	0x2000071c
 800ef84:	2000072c 	.word	0x2000072c
 800ef88:	2000073c 	.word	0x2000073c
 800ef8c:	2000074c 	.word	0x2000074c
 800ef90:	2000075c 	.word	0x2000075c
 800ef94:	2000076c 	.word	0x2000076c

0800ef98 <fourline_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool fourline_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b082      	sub	sp, #8
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]
 800efa0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_fourline_weights_map, 1, params)) {
 800efa2:	683a      	ldr	r2, [r7, #0]
 800efa4:	2101      	movs	r1, #1
 800efa6:	4884      	ldr	r0, [pc, #528]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800efa8:	f000 facc 	bl	800f544 <ai_platform_get_weights_map>
 800efac:	4603      	mov	r3, r0
 800efae:	2b00      	cmp	r3, #0
 800efb0:	f000 80f8 	beq.w	800f1a4 <fourline_configure_weights+0x20c>
    /* Updating weights (byte) offsets */
    
    conv2d_1_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 800efb4:	4b81      	ldr	r3, [pc, #516]	@ (800f1bc <fourline_configure_weights+0x224>)
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800efbc:	4a7f      	ldr	r2, [pc, #508]	@ (800f1bc <fourline_configure_weights+0x224>)
 800efbe:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_bias_array.data = AI_PTR(g_fourline_weights_map[0] + 0);
 800efc0:	4b7d      	ldr	r3, [pc, #500]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	4a7d      	ldr	r2, [pc, #500]	@ (800f1bc <fourline_configure_weights+0x224>)
 800efc6:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_bias_array.data_start = AI_PTR(g_fourline_weights_map[0] + 0);
 800efc8:	4b7b      	ldr	r3, [pc, #492]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	4a7b      	ldr	r2, [pc, #492]	@ (800f1bc <fourline_configure_weights+0x224>)
 800efce:	60d3      	str	r3, [r2, #12]
    
    dense_6_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 800efd0:	4b7b      	ldr	r3, [pc, #492]	@ (800f1c0 <fourline_configure_weights+0x228>)
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800efd8:	4a79      	ldr	r2, [pc, #484]	@ (800f1c0 <fourline_configure_weights+0x228>)
 800efda:	6013      	str	r3, [r2, #0]
    dense_6_dense_weights_array.data = AI_PTR(g_fourline_weights_map[0] + 64);
 800efdc:	4b76      	ldr	r3, [pc, #472]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	3340      	adds	r3, #64	@ 0x40
 800efe2:	4a77      	ldr	r2, [pc, #476]	@ (800f1c0 <fourline_configure_weights+0x228>)
 800efe4:	6093      	str	r3, [r2, #8]
    dense_6_dense_weights_array.data_start = AI_PTR(g_fourline_weights_map[0] + 64);
 800efe6:	4b74      	ldr	r3, [pc, #464]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	3340      	adds	r3, #64	@ 0x40
 800efec:	4a74      	ldr	r2, [pc, #464]	@ (800f1c0 <fourline_configure_weights+0x228>)
 800efee:	60d3      	str	r3, [r2, #12]
    
    dense_6_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800eff0:	4b74      	ldr	r3, [pc, #464]	@ (800f1c4 <fourline_configure_weights+0x22c>)
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eff8:	4a72      	ldr	r2, [pc, #456]	@ (800f1c4 <fourline_configure_weights+0x22c>)
 800effa:	6013      	str	r3, [r2, #0]
    dense_6_dense_bias_array.data = AI_PTR(g_fourline_weights_map[0] + 213056);
 800effc:	4b6e      	ldr	r3, [pc, #440]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800effe:	681a      	ldr	r2, [r3, #0]
 800f000:	4b71      	ldr	r3, [pc, #452]	@ (800f1c8 <fourline_configure_weights+0x230>)
 800f002:	4413      	add	r3, r2
 800f004:	4a6f      	ldr	r2, [pc, #444]	@ (800f1c4 <fourline_configure_weights+0x22c>)
 800f006:	6093      	str	r3, [r2, #8]
    dense_6_dense_bias_array.data_start = AI_PTR(g_fourline_weights_map[0] + 213056);
 800f008:	4b6b      	ldr	r3, [pc, #428]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f00a:	681a      	ldr	r2, [r3, #0]
 800f00c:	4b6e      	ldr	r3, [pc, #440]	@ (800f1c8 <fourline_configure_weights+0x230>)
 800f00e:	4413      	add	r3, r2
 800f010:	4a6c      	ldr	r2, [pc, #432]	@ (800f1c4 <fourline_configure_weights+0x22c>)
 800f012:	60d3      	str	r3, [r2, #12]
    
    dense_7_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 800f014:	4b6d      	ldr	r3, [pc, #436]	@ (800f1cc <fourline_configure_weights+0x234>)
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f01c:	4a6b      	ldr	r2, [pc, #428]	@ (800f1cc <fourline_configure_weights+0x234>)
 800f01e:	6013      	str	r3, [r2, #0]
    dense_7_dense_weights_array.data = AI_PTR(g_fourline_weights_map[0] + 213312);
 800f020:	4b65      	ldr	r3, [pc, #404]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f022:	681a      	ldr	r2, [r3, #0]
 800f024:	4b6a      	ldr	r3, [pc, #424]	@ (800f1d0 <fourline_configure_weights+0x238>)
 800f026:	4413      	add	r3, r2
 800f028:	4a68      	ldr	r2, [pc, #416]	@ (800f1cc <fourline_configure_weights+0x234>)
 800f02a:	6093      	str	r3, [r2, #8]
    dense_7_dense_weights_array.data_start = AI_PTR(g_fourline_weights_map[0] + 213312);
 800f02c:	4b62      	ldr	r3, [pc, #392]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f02e:	681a      	ldr	r2, [r3, #0]
 800f030:	4b67      	ldr	r3, [pc, #412]	@ (800f1d0 <fourline_configure_weights+0x238>)
 800f032:	4413      	add	r3, r2
 800f034:	4a65      	ldr	r2, [pc, #404]	@ (800f1cc <fourline_configure_weights+0x234>)
 800f036:	60d3      	str	r3, [r2, #12]
    
    dense_7_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800f038:	4b66      	ldr	r3, [pc, #408]	@ (800f1d4 <fourline_configure_weights+0x23c>)
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f040:	4a64      	ldr	r2, [pc, #400]	@ (800f1d4 <fourline_configure_weights+0x23c>)
 800f042:	6013      	str	r3, [r2, #0]
    dense_7_dense_bias_array.data = AI_PTR(g_fourline_weights_map[0] + 229696);
 800f044:	4b5c      	ldr	r3, [pc, #368]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f046:	681a      	ldr	r2, [r3, #0]
 800f048:	4b63      	ldr	r3, [pc, #396]	@ (800f1d8 <fourline_configure_weights+0x240>)
 800f04a:	4413      	add	r3, r2
 800f04c:	4a61      	ldr	r2, [pc, #388]	@ (800f1d4 <fourline_configure_weights+0x23c>)
 800f04e:	6093      	str	r3, [r2, #8]
    dense_7_dense_bias_array.data_start = AI_PTR(g_fourline_weights_map[0] + 229696);
 800f050:	4b59      	ldr	r3, [pc, #356]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f052:	681a      	ldr	r2, [r3, #0]
 800f054:	4b60      	ldr	r3, [pc, #384]	@ (800f1d8 <fourline_configure_weights+0x240>)
 800f056:	4413      	add	r3, r2
 800f058:	4a5e      	ldr	r2, [pc, #376]	@ (800f1d4 <fourline_configure_weights+0x23c>)
 800f05a:	60d3      	str	r3, [r2, #12]
    
    dense_8_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 800f05c:	4b5f      	ldr	r3, [pc, #380]	@ (800f1dc <fourline_configure_weights+0x244>)
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f064:	4a5d      	ldr	r2, [pc, #372]	@ (800f1dc <fourline_configure_weights+0x244>)
 800f066:	6013      	str	r3, [r2, #0]
    dense_8_dense_weights_array.data = AI_PTR(g_fourline_weights_map[0] + 229952);
 800f068:	4b53      	ldr	r3, [pc, #332]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f06a:	681a      	ldr	r2, [r3, #0]
 800f06c:	4b5c      	ldr	r3, [pc, #368]	@ (800f1e0 <fourline_configure_weights+0x248>)
 800f06e:	4413      	add	r3, r2
 800f070:	4a5a      	ldr	r2, [pc, #360]	@ (800f1dc <fourline_configure_weights+0x244>)
 800f072:	6093      	str	r3, [r2, #8]
    dense_8_dense_weights_array.data_start = AI_PTR(g_fourline_weights_map[0] + 229952);
 800f074:	4b50      	ldr	r3, [pc, #320]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f076:	681a      	ldr	r2, [r3, #0]
 800f078:	4b59      	ldr	r3, [pc, #356]	@ (800f1e0 <fourline_configure_weights+0x248>)
 800f07a:	4413      	add	r3, r2
 800f07c:	4a57      	ldr	r2, [pc, #348]	@ (800f1dc <fourline_configure_weights+0x244>)
 800f07e:	60d3      	str	r3, [r2, #12]
    
    dense_8_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800f080:	4b58      	ldr	r3, [pc, #352]	@ (800f1e4 <fourline_configure_weights+0x24c>)
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f088:	4a56      	ldr	r2, [pc, #344]	@ (800f1e4 <fourline_configure_weights+0x24c>)
 800f08a:	6013      	str	r3, [r2, #0]
    dense_8_dense_bias_array.data = AI_PTR(g_fourline_weights_map[0] + 246336);
 800f08c:	4b4a      	ldr	r3, [pc, #296]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f08e:	681a      	ldr	r2, [r3, #0]
 800f090:	4b55      	ldr	r3, [pc, #340]	@ (800f1e8 <fourline_configure_weights+0x250>)
 800f092:	4413      	add	r3, r2
 800f094:	4a53      	ldr	r2, [pc, #332]	@ (800f1e4 <fourline_configure_weights+0x24c>)
 800f096:	6093      	str	r3, [r2, #8]
    dense_8_dense_bias_array.data_start = AI_PTR(g_fourline_weights_map[0] + 246336);
 800f098:	4b47      	ldr	r3, [pc, #284]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f09a:	681a      	ldr	r2, [r3, #0]
 800f09c:	4b52      	ldr	r3, [pc, #328]	@ (800f1e8 <fourline_configure_weights+0x250>)
 800f09e:	4413      	add	r3, r2
 800f0a0:	4a50      	ldr	r2, [pc, #320]	@ (800f1e4 <fourline_configure_weights+0x24c>)
 800f0a2:	60d3      	str	r3, [r2, #12]
    
    dense_9_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 800f0a4:	4b51      	ldr	r3, [pc, #324]	@ (800f1ec <fourline_configure_weights+0x254>)
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f0ac:	4a4f      	ldr	r2, [pc, #316]	@ (800f1ec <fourline_configure_weights+0x254>)
 800f0ae:	6013      	str	r3, [r2, #0]
    dense_9_dense_weights_array.data = AI_PTR(g_fourline_weights_map[0] + 246592);
 800f0b0:	4b41      	ldr	r3, [pc, #260]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f0b2:	681a      	ldr	r2, [r3, #0]
 800f0b4:	4b4e      	ldr	r3, [pc, #312]	@ (800f1f0 <fourline_configure_weights+0x258>)
 800f0b6:	4413      	add	r3, r2
 800f0b8:	4a4c      	ldr	r2, [pc, #304]	@ (800f1ec <fourline_configure_weights+0x254>)
 800f0ba:	6093      	str	r3, [r2, #8]
    dense_9_dense_weights_array.data_start = AI_PTR(g_fourline_weights_map[0] + 246592);
 800f0bc:	4b3e      	ldr	r3, [pc, #248]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f0be:	681a      	ldr	r2, [r3, #0]
 800f0c0:	4b4b      	ldr	r3, [pc, #300]	@ (800f1f0 <fourline_configure_weights+0x258>)
 800f0c2:	4413      	add	r3, r2
 800f0c4:	4a49      	ldr	r2, [pc, #292]	@ (800f1ec <fourline_configure_weights+0x254>)
 800f0c6:	60d3      	str	r3, [r2, #12]
    
    dense_9_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800f0c8:	4b4a      	ldr	r3, [pc, #296]	@ (800f1f4 <fourline_configure_weights+0x25c>)
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f0d0:	4a48      	ldr	r2, [pc, #288]	@ (800f1f4 <fourline_configure_weights+0x25c>)
 800f0d2:	6013      	str	r3, [r2, #0]
    dense_9_dense_bias_array.data = AI_PTR(g_fourline_weights_map[0] + 262976);
 800f0d4:	4b38      	ldr	r3, [pc, #224]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f0d6:	681a      	ldr	r2, [r3, #0]
 800f0d8:	4b47      	ldr	r3, [pc, #284]	@ (800f1f8 <fourline_configure_weights+0x260>)
 800f0da:	4413      	add	r3, r2
 800f0dc:	4a45      	ldr	r2, [pc, #276]	@ (800f1f4 <fourline_configure_weights+0x25c>)
 800f0de:	6093      	str	r3, [r2, #8]
    dense_9_dense_bias_array.data_start = AI_PTR(g_fourline_weights_map[0] + 262976);
 800f0e0:	4b35      	ldr	r3, [pc, #212]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f0e2:	681a      	ldr	r2, [r3, #0]
 800f0e4:	4b44      	ldr	r3, [pc, #272]	@ (800f1f8 <fourline_configure_weights+0x260>)
 800f0e6:	4413      	add	r3, r2
 800f0e8:	4a42      	ldr	r2, [pc, #264]	@ (800f1f4 <fourline_configure_weights+0x25c>)
 800f0ea:	60d3      	str	r3, [r2, #12]
    
    dense_10_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 800f0ec:	4b43      	ldr	r3, [pc, #268]	@ (800f1fc <fourline_configure_weights+0x264>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f0f4:	4a41      	ldr	r2, [pc, #260]	@ (800f1fc <fourline_configure_weights+0x264>)
 800f0f6:	6013      	str	r3, [r2, #0]
    dense_10_dense_weights_array.data = AI_PTR(g_fourline_weights_map[0] + 263232);
 800f0f8:	4b2f      	ldr	r3, [pc, #188]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f0fa:	681a      	ldr	r2, [r3, #0]
 800f0fc:	4b40      	ldr	r3, [pc, #256]	@ (800f200 <fourline_configure_weights+0x268>)
 800f0fe:	4413      	add	r3, r2
 800f100:	4a3e      	ldr	r2, [pc, #248]	@ (800f1fc <fourline_configure_weights+0x264>)
 800f102:	6093      	str	r3, [r2, #8]
    dense_10_dense_weights_array.data_start = AI_PTR(g_fourline_weights_map[0] + 263232);
 800f104:	4b2c      	ldr	r3, [pc, #176]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f106:	681a      	ldr	r2, [r3, #0]
 800f108:	4b3d      	ldr	r3, [pc, #244]	@ (800f200 <fourline_configure_weights+0x268>)
 800f10a:	4413      	add	r3, r2
 800f10c:	4a3b      	ldr	r2, [pc, #236]	@ (800f1fc <fourline_configure_weights+0x264>)
 800f10e:	60d3      	str	r3, [r2, #12]
    
    dense_10_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800f110:	4b3c      	ldr	r3, [pc, #240]	@ (800f204 <fourline_configure_weights+0x26c>)
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f118:	4a3a      	ldr	r2, [pc, #232]	@ (800f204 <fourline_configure_weights+0x26c>)
 800f11a:	6013      	str	r3, [r2, #0]
    dense_10_dense_bias_array.data = AI_PTR(g_fourline_weights_map[0] + 279616);
 800f11c:	4b26      	ldr	r3, [pc, #152]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f11e:	681a      	ldr	r2, [r3, #0]
 800f120:	4b39      	ldr	r3, [pc, #228]	@ (800f208 <fourline_configure_weights+0x270>)
 800f122:	4413      	add	r3, r2
 800f124:	4a37      	ldr	r2, [pc, #220]	@ (800f204 <fourline_configure_weights+0x26c>)
 800f126:	6093      	str	r3, [r2, #8]
    dense_10_dense_bias_array.data_start = AI_PTR(g_fourline_weights_map[0] + 279616);
 800f128:	4b23      	ldr	r3, [pc, #140]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f12a:	681a      	ldr	r2, [r3, #0]
 800f12c:	4b36      	ldr	r3, [pc, #216]	@ (800f208 <fourline_configure_weights+0x270>)
 800f12e:	4413      	add	r3, r2
 800f130:	4a34      	ldr	r2, [pc, #208]	@ (800f204 <fourline_configure_weights+0x26c>)
 800f132:	60d3      	str	r3, [r2, #12]
    
    dense_11_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 800f134:	4b35      	ldr	r3, [pc, #212]	@ (800f20c <fourline_configure_weights+0x274>)
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f13c:	4a33      	ldr	r2, [pc, #204]	@ (800f20c <fourline_configure_weights+0x274>)
 800f13e:	6013      	str	r3, [r2, #0]
    dense_11_dense_weights_array.data = AI_PTR(g_fourline_weights_map[0] + 279872);
 800f140:	4b1d      	ldr	r3, [pc, #116]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f142:	681a      	ldr	r2, [r3, #0]
 800f144:	4b32      	ldr	r3, [pc, #200]	@ (800f210 <fourline_configure_weights+0x278>)
 800f146:	4413      	add	r3, r2
 800f148:	4a30      	ldr	r2, [pc, #192]	@ (800f20c <fourline_configure_weights+0x274>)
 800f14a:	6093      	str	r3, [r2, #8]
    dense_11_dense_weights_array.data_start = AI_PTR(g_fourline_weights_map[0] + 279872);
 800f14c:	4b1a      	ldr	r3, [pc, #104]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f14e:	681a      	ldr	r2, [r3, #0]
 800f150:	4b2f      	ldr	r3, [pc, #188]	@ (800f210 <fourline_configure_weights+0x278>)
 800f152:	4413      	add	r3, r2
 800f154:	4a2d      	ldr	r2, [pc, #180]	@ (800f20c <fourline_configure_weights+0x274>)
 800f156:	60d3      	str	r3, [r2, #12]
    
    dense_11_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800f158:	4b2e      	ldr	r3, [pc, #184]	@ (800f214 <fourline_configure_weights+0x27c>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f160:	4a2c      	ldr	r2, [pc, #176]	@ (800f214 <fourline_configure_weights+0x27c>)
 800f162:	6013      	str	r3, [r2, #0]
    dense_11_dense_bias_array.data = AI_PTR(g_fourline_weights_map[0] + 280896);
 800f164:	4b14      	ldr	r3, [pc, #80]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f166:	681a      	ldr	r2, [r3, #0]
 800f168:	4b2b      	ldr	r3, [pc, #172]	@ (800f218 <fourline_configure_weights+0x280>)
 800f16a:	4413      	add	r3, r2
 800f16c:	4a29      	ldr	r2, [pc, #164]	@ (800f214 <fourline_configure_weights+0x27c>)
 800f16e:	6093      	str	r3, [r2, #8]
    dense_11_dense_bias_array.data_start = AI_PTR(g_fourline_weights_map[0] + 280896);
 800f170:	4b11      	ldr	r3, [pc, #68]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f172:	681a      	ldr	r2, [r3, #0]
 800f174:	4b28      	ldr	r3, [pc, #160]	@ (800f218 <fourline_configure_weights+0x280>)
 800f176:	4413      	add	r3, r2
 800f178:	4a26      	ldr	r2, [pc, #152]	@ (800f214 <fourline_configure_weights+0x27c>)
 800f17a:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 800f17c:	4b27      	ldr	r3, [pc, #156]	@ (800f21c <fourline_configure_weights+0x284>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f184:	4a25      	ldr	r2, [pc, #148]	@ (800f21c <fourline_configure_weights+0x284>)
 800f186:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_weights_array.data = AI_PTR(g_fourline_weights_map[0] + 280912);
 800f188:	4b0b      	ldr	r3, [pc, #44]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f18a:	681a      	ldr	r2, [r3, #0]
 800f18c:	4b24      	ldr	r3, [pc, #144]	@ (800f220 <fourline_configure_weights+0x288>)
 800f18e:	4413      	add	r3, r2
 800f190:	4a22      	ldr	r2, [pc, #136]	@ (800f21c <fourline_configure_weights+0x284>)
 800f192:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_weights_array.data_start = AI_PTR(g_fourline_weights_map[0] + 280912);
 800f194:	4b08      	ldr	r3, [pc, #32]	@ (800f1b8 <fourline_configure_weights+0x220>)
 800f196:	681a      	ldr	r2, [r3, #0]
 800f198:	4b21      	ldr	r3, [pc, #132]	@ (800f220 <fourline_configure_weights+0x288>)
 800f19a:	4413      	add	r3, r2
 800f19c:	4a1f      	ldr	r2, [pc, #124]	@ (800f21c <fourline_configure_weights+0x284>)
 800f19e:	60d3      	str	r3, [r2, #12]
    
    return true;
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	e005      	b.n	800f1b0 <fourline_configure_weights+0x218>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800f1a4:	2212      	movs	r2, #18
 800f1a6:	2130      	movs	r1, #48	@ 0x30
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f000 fba1 	bl	800f8f0 <ai_platform_network_set_error>
  return false;
 800f1ae:	2300      	movs	r3, #0
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	3708      	adds	r7, #8
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}
 800f1b8:	2000c5b0 	.word	0x2000c5b0
 800f1bc:	200005cc 	.word	0x200005cc
 800f1c0:	200005dc 	.word	0x200005dc
 800f1c4:	200005ec 	.word	0x200005ec
 800f1c8:	00034040 	.word	0x00034040
 800f1cc:	200005fc 	.word	0x200005fc
 800f1d0:	00034140 	.word	0x00034140
 800f1d4:	2000060c 	.word	0x2000060c
 800f1d8:	00038140 	.word	0x00038140
 800f1dc:	2000061c 	.word	0x2000061c
 800f1e0:	00038240 	.word	0x00038240
 800f1e4:	2000062c 	.word	0x2000062c
 800f1e8:	0003c240 	.word	0x0003c240
 800f1ec:	2000063c 	.word	0x2000063c
 800f1f0:	0003c340 	.word	0x0003c340
 800f1f4:	2000064c 	.word	0x2000064c
 800f1f8:	00040340 	.word	0x00040340
 800f1fc:	2000065c 	.word	0x2000065c
 800f200:	00040440 	.word	0x00040440
 800f204:	2000066c 	.word	0x2000066c
 800f208:	00044440 	.word	0x00044440
 800f20c:	2000067c 	.word	0x2000067c
 800f210:	00044540 	.word	0x00044540
 800f214:	2000068c 	.word	0x2000068c
 800f218:	00044940 	.word	0x00044940
 800f21c:	2000077c 	.word	0x2000077c
 800f220:	00044950 	.word	0x00044950

0800f224 <ai_fourline_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_fourline_get_error(ai_handle network)
{
 800f224:	b580      	push	{r7, lr}
 800f226:	b082      	sub	sp, #8
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800f22c:	6878      	ldr	r0, [r7, #4]
 800f22e:	f000 fa53 	bl	800f6d8 <ai_platform_network_get_error>
 800f232:	4603      	mov	r3, r0
}
 800f234:	4618      	mov	r0, r3
 800f236:	3708      	adds	r7, #8
 800f238:	46bd      	mov	sp, r7
 800f23a:	bd80      	pop	{r7, pc}

0800f23c <ai_fourline_create>:

AI_API_ENTRY
ai_error ai_fourline_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800f23c:	b580      	push	{r7, lr}
 800f23e:	b084      	sub	sp, #16
 800f240:	af02      	add	r7, sp, #8
 800f242:	6078      	str	r0, [r7, #4]
 800f244:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800f246:	2300      	movs	r3, #0
 800f248:	9301      	str	r3, [sp, #4]
 800f24a:	2305      	movs	r3, #5
 800f24c:	9300      	str	r3, [sp, #0]
 800f24e:	2301      	movs	r3, #1
 800f250:	4a04      	ldr	r2, [pc, #16]	@ (800f264 <ai_fourline_create+0x28>)
 800f252:	6839      	ldr	r1, [r7, #0]
 800f254:	6878      	ldr	r0, [r7, #4]
 800f256:	f000 fe65 	bl	800ff24 <ai_platform_network_create>
 800f25a:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800f25c:	4618      	mov	r0, r3
 800f25e:	3708      	adds	r7, #8
 800f260:	46bd      	mov	sp, r7
 800f262:	bd80      	pop	{r7, pc}
 800f264:	200013b8 	.word	0x200013b8

0800f268 <ai_fourline_create_and_init>:

AI_API_ENTRY
ai_error ai_fourline_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b096      	sub	sp, #88	@ 0x58
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	60f8      	str	r0, [r7, #12]
 800f270:	60b9      	str	r1, [r7, #8]
 800f272:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_fourline_create(network, AI_FOURLINE_DATA_CONFIG);
 800f274:	2100      	movs	r1, #0
 800f276:	68f8      	ldr	r0, [r7, #12]
 800f278:	f7ff ffe0 	bl	800f23c <ai_fourline_create>
 800f27c:	4603      	mov	r3, r0
 800f27e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (err.type != AI_ERROR_NONE)
 800f280:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800f284:	2b00      	cmp	r3, #0
 800f286:	d001      	beq.n	800f28c <ai_fourline_create_and_init+0x24>
        return err;
 800f288:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f28a:	e05d      	b.n	800f348 <ai_fourline_create_and_init+0xe0>
    if (ai_fourline_data_params_get(&params) != true) {
 800f28c:	f107 0314 	add.w	r3, r7, #20
 800f290:	4618      	mov	r0, r3
 800f292:	f000 f8dd 	bl	800f450 <ai_fourline_data_params_get>
 800f296:	4603      	mov	r3, r0
 800f298:	f083 0301 	eor.w	r3, r3, #1
 800f29c:	b2db      	uxtb	r3, r3
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	d008      	beq.n	800f2b4 <ai_fourline_create_and_init+0x4c>
        err = ai_fourline_get_error(*network);
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	f7ff ffbc 	bl	800f224 <ai_fourline_get_error>
 800f2ac:	4603      	mov	r3, r0
 800f2ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
        return err;
 800f2b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f2b2:	e049      	b.n	800f348 <ai_fourline_create_and_init+0xe0>
    }
#if defined(AI_FOURLINE_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 800f2b4:	68bb      	ldr	r3, [r7, #8]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d016      	beq.n	800f2e8 <ai_fourline_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	657b      	str	r3, [r7, #84]	@ 0x54
 800f2be:	e00e      	b.n	800f2de <ai_fourline_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 800f2c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f2c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f2c4:	009b      	lsls	r3, r3, #2
 800f2c6:	68ba      	ldr	r2, [r7, #8]
 800f2c8:	4413      	add	r3, r2
 800f2ca:	681a      	ldr	r2, [r3, #0]
 800f2cc:	f107 0314 	add.w	r3, r7, #20
 800f2d0:	330c      	adds	r3, #12
 800f2d2:	4618      	mov	r0, r3
 800f2d4:	f000 f922 	bl	800f51c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 800f2d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f2da:	3301      	adds	r3, #1
 800f2dc:	657b      	str	r3, [r7, #84]	@ 0x54
 800f2de:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f2e0:	461a      	mov	r2, r3
 800f2e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f2e4:	4293      	cmp	r3, r2
 800f2e6:	dbeb      	blt.n	800f2c0 <ai_fourline_create_and_init+0x58>
    }
#endif
#if defined(AI_FOURLINE_DATA_WEIGHTS_COUNT)
    if (weights) {
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d016      	beq.n	800f31c <ai_fourline_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	653b      	str	r3, [r7, #80]	@ 0x50
 800f2f2:	e00e      	b.n	800f312 <ai_fourline_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 800f2f4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f2f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f2f8:	009b      	lsls	r3, r3, #2
 800f2fa:	687a      	ldr	r2, [r7, #4]
 800f2fc:	4413      	add	r3, r2
 800f2fe:	681a      	ldr	r2, [r3, #0]
 800f300:	f107 0314 	add.w	r3, r7, #20
 800f304:	3304      	adds	r3, #4
 800f306:	4618      	mov	r0, r3
 800f308:	f000 f908 	bl	800f51c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 800f30c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f30e:	3301      	adds	r3, #1
 800f310:	653b      	str	r3, [r7, #80]	@ 0x50
 800f312:	8b7b      	ldrh	r3, [r7, #26]
 800f314:	461a      	mov	r2, r3
 800f316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f318:	4293      	cmp	r3, r2
 800f31a:	dbeb      	blt.n	800f2f4 <ai_fourline_create_and_init+0x8c>
    }
#endif
    if (ai_fourline_init(*network, &params) != true) {
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	f107 0214 	add.w	r2, r7, #20
 800f324:	4611      	mov	r1, r2
 800f326:	4618      	mov	r0, r3
 800f328:	f000 f846 	bl	800f3b8 <ai_fourline_init>
 800f32c:	4603      	mov	r3, r0
 800f32e:	f083 0301 	eor.w	r3, r3, #1
 800f332:	b2db      	uxtb	r3, r3
 800f334:	2b00      	cmp	r3, #0
 800f336:	d006      	beq.n	800f346 <ai_fourline_create_and_init+0xde>
        err = ai_fourline_get_error(*network);
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	4618      	mov	r0, r3
 800f33e:	f7ff ff71 	bl	800f224 <ai_fourline_get_error>
 800f342:	4603      	mov	r3, r0
 800f344:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    return err;
 800f346:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800f348:	4618      	mov	r0, r3
 800f34a:	3758      	adds	r7, #88	@ 0x58
 800f34c:	46bd      	mov	sp, r7
 800f34e:	bd80      	pop	{r7, pc}

0800f350 <ai_fourline_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_fourline_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b082      	sub	sp, #8
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
 800f358:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d104      	bne.n	800f36a <ai_fourline_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800f360:	4b06      	ldr	r3, [pc, #24]	@ (800f37c <ai_fourline_inputs_get+0x2c>)
 800f362:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	4a06      	ldr	r2, [pc, #24]	@ (800f380 <ai_fourline_inputs_get+0x30>)
 800f368:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800f36a:	6839      	ldr	r1, [r7, #0]
 800f36c:	6878      	ldr	r0, [r7, #4]
 800f36e:	f000 fac5 	bl	800f8fc <ai_platform_inputs_get>
 800f372:	4603      	mov	r3, r0
}
 800f374:	4618      	mov	r0, r3
 800f376:	3708      	adds	r7, #8
 800f378:	46bd      	mov	sp, r7
 800f37a:	bd80      	pop	{r7, pc}
 800f37c:	200013b8 	.word	0x200013b8
 800f380:	a1c00100 	.word	0xa1c00100

0800f384 <ai_fourline_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_fourline_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800f384:	b580      	push	{r7, lr}
 800f386:	b082      	sub	sp, #8
 800f388:	af00      	add	r7, sp, #0
 800f38a:	6078      	str	r0, [r7, #4]
 800f38c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d104      	bne.n	800f39e <ai_fourline_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800f394:	4b06      	ldr	r3, [pc, #24]	@ (800f3b0 <ai_fourline_outputs_get+0x2c>)
 800f396:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	4a06      	ldr	r2, [pc, #24]	@ (800f3b4 <ai_fourline_outputs_get+0x30>)
 800f39c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800f39e:	6839      	ldr	r1, [r7, #0]
 800f3a0:	6878      	ldr	r0, [r7, #4]
 800f3a2:	f000 fc37 	bl	800fc14 <ai_platform_outputs_get>
 800f3a6:	4603      	mov	r3, r0
}
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	3708      	adds	r7, #8
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	bd80      	pop	{r7, pc}
 800f3b0:	200013b8 	.word	0x200013b8
 800f3b4:	a1c00100 	.word	0xa1c00100

0800f3b8 <ai_fourline_init>:
}

AI_API_ENTRY
ai_bool ai_fourline_init(
  ai_handle network, const ai_network_params* params)
{
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b084      	sub	sp, #16
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
 800f3c0:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 800f3c2:	6839      	ldr	r1, [r7, #0]
 800f3c4:	6878      	ldr	r0, [r7, #4]
 800f3c6:	f000 ff87 	bl	80102d8 <ai_platform_network_init>
 800f3ca:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d101      	bne.n	800f3d6 <ai_fourline_init+0x1e>
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	e028      	b.n	800f428 <ai_fourline_init+0x70>

  ai_bool ok = true;
 800f3d6:	2301      	movs	r3, #1
 800f3d8:	72fb      	strb	r3, [r7, #11]
  ok &= fourline_configure_weights(net_ctx, params);
 800f3da:	6839      	ldr	r1, [r7, #0]
 800f3dc:	68f8      	ldr	r0, [r7, #12]
 800f3de:	f7ff fddb 	bl	800ef98 <fourline_configure_weights>
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	461a      	mov	r2, r3
 800f3e6:	7afb      	ldrb	r3, [r7, #11]
 800f3e8:	4013      	ands	r3, r2
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	bf14      	ite	ne
 800f3ee:	2301      	movne	r3, #1
 800f3f0:	2300      	moveq	r3, #0
 800f3f2:	72fb      	strb	r3, [r7, #11]
  ok &= fourline_configure_activations(net_ctx, params);
 800f3f4:	6839      	ldr	r1, [r7, #0]
 800f3f6:	68f8      	ldr	r0, [r7, #12]
 800f3f8:	f7ff fd08 	bl	800ee0c <fourline_configure_activations>
 800f3fc:	4603      	mov	r3, r0
 800f3fe:	461a      	mov	r2, r3
 800f400:	7afb      	ldrb	r3, [r7, #11]
 800f402:	4013      	ands	r3, r2
 800f404:	2b00      	cmp	r3, #0
 800f406:	bf14      	ite	ne
 800f408:	2301      	movne	r3, #1
 800f40a:	2300      	moveq	r3, #0
 800f40c:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800f40e:	6878      	ldr	r0, [r7, #4]
 800f410:	f001 f8fe 	bl	8010610 <ai_platform_network_post_init>
 800f414:	4603      	mov	r3, r0
 800f416:	461a      	mov	r2, r3
 800f418:	7afb      	ldrb	r3, [r7, #11]
 800f41a:	4013      	ands	r3, r2
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	bf14      	ite	ne
 800f420:	2301      	movne	r3, #1
 800f422:	2300      	moveq	r3, #0
 800f424:	72fb      	strb	r3, [r7, #11]

  return ok;
 800f426:	7afb      	ldrb	r3, [r7, #11]
}
 800f428:	4618      	mov	r0, r3
 800f42a:	3710      	adds	r7, #16
 800f42c:	46bd      	mov	sp, r7
 800f42e:	bd80      	pop	{r7, pc}

0800f430 <ai_fourline_run>:


AI_API_ENTRY
ai_i32 ai_fourline_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b084      	sub	sp, #16
 800f434:	af00      	add	r7, sp, #0
 800f436:	60f8      	str	r0, [r7, #12]
 800f438:	60b9      	str	r1, [r7, #8]
 800f43a:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800f43c:	687a      	ldr	r2, [r7, #4]
 800f43e:	68b9      	ldr	r1, [r7, #8]
 800f440:	68f8      	ldr	r0, [r7, #12]
 800f442:	f001 fa0f 	bl	8010864 <ai_platform_network_process>
 800f446:	4603      	mov	r3, r0
}
 800f448:	4618      	mov	r0, r3
 800f44a:	3710      	adds	r7, #16
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}

0800f450 <ai_fourline_data_params_get>:
 * @ingroup fourline_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_fourline_data_params_get(ai_network_params* params)
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b086      	sub	sp, #24
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d101      	bne.n	800f462 <ai_fourline_data_params_get+0x12>
 800f45e:	2300      	movs	r3, #0
 800f460:	e016      	b.n	800f490 <ai_fourline_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 800f462:	4a0d      	ldr	r2, [pc, #52]	@ (800f498 <ai_fourline_data_params_get+0x48>)
 800f464:	f107 0310 	add.w	r3, r7, #16
 800f468:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f46c:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_FOURLINE_DATA_ACTIVATIONS_COUNT, g_fourline_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800f470:	4a0a      	ldr	r2, [pc, #40]	@ (800f49c <ai_fourline_data_params_get+0x4c>)
 800f472:	f107 0308 	add.w	r3, r7, #8
 800f476:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f47a:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_FOURLINE_DATA_WEIGHTS_COUNT, g_fourline_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800f47e:	f107 0210 	add.w	r2, r7, #16
 800f482:	f107 0308 	add.w	r3, r7, #8
 800f486:	4619      	mov	r1, r3
 800f488:	6878      	ldr	r0, [r7, #4]
 800f48a:	f000 f90b 	bl	800f6a4 <ai_platform_bind_network_params>
 800f48e:	4603      	mov	r3, r0
}
 800f490:	4618      	mov	r0, r3
 800f492:	3718      	adds	r7, #24
 800f494:	46bd      	mov	sp, r7
 800f496:	bd80      	pop	{r7, pc}
 800f498:	08018a74 	.word	0x08018a74
 800f49c:	08018a7c 	.word	0x08018a7c

0800f4a0 <ai_buffer_get_size>:
 800f4a0:	b368      	cbz	r0, 800f4fe <ai_buffer_get_size+0x5e>
 800f4a2:	4b17      	ldr	r3, [pc, #92]	@ (800f500 <ai_buffer_get_size+0x60>)
 800f4a4:	4a17      	ldr	r2, [pc, #92]	@ (800f504 <ai_buffer_get_size+0x64>)
 800f4a6:	b410      	push	{r4}
 800f4a8:	6804      	ldr	r4, [r0, #0]
 800f4aa:	4023      	ands	r3, r4
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d123      	bne.n	800f4f8 <ai_buffer_get_size+0x58>
 800f4b0:	b311      	cbz	r1, 800f4f8 <ai_buffer_get_size+0x58>
 800f4b2:	6984      	ldr	r4, [r0, #24]
 800f4b4:	6862      	ldr	r2, [r4, #4]
 800f4b6:	321f      	adds	r2, #31
 800f4b8:	f022 021f 	bic.w	r2, r2, #31
 800f4bc:	7d03      	ldrb	r3, [r0, #20]
 800f4be:	6941      	ldr	r1, [r0, #20]
 800f4c0:	f1a3 0301 	sub.w	r3, r3, #1
 800f4c4:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800f4c8:	fab3 f383 	clz	r3, r3
 800f4cc:	095b      	lsrs	r3, r3, #5
 800f4ce:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800f4d2:	da0c      	bge.n	800f4ee <ai_buffer_get_size+0x4e>
 800f4d4:	2b01      	cmp	r3, #1
 800f4d6:	d103      	bne.n	800f4e0 <ai_buffer_get_size+0x40>
 800f4d8:	2802      	cmp	r0, #2
 800f4da:	f04f 0302 	mov.w	r3, #2
 800f4de:	d006      	beq.n	800f4ee <ai_buffer_get_size+0x4e>
 800f4e0:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800f4e4:	3301      	adds	r3, #1
 800f4e6:	4298      	cmp	r0, r3
 800f4e8:	fb01 f202 	mul.w	r2, r1, r2
 800f4ec:	d1f2      	bne.n	800f4d4 <ai_buffer_get_size+0x34>
 800f4ee:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800f4f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f4f6:	4770      	bx	lr
 800f4f8:	6984      	ldr	r4, [r0, #24]
 800f4fa:	6862      	ldr	r2, [r4, #4]
 800f4fc:	e7de      	b.n	800f4bc <ai_buffer_get_size+0x1c>
 800f4fe:	4770      	bx	lr
 800f500:	017fffff 	.word	0x017fffff
 800f504:	000400c0 	.word	0x000400c0

0800f508 <ai_buffer_array_sane>:
 800f508:	b138      	cbz	r0, 800f51a <ai_buffer_array_sane+0x12>
 800f50a:	6843      	ldr	r3, [r0, #4]
 800f50c:	b123      	cbz	r3, 800f518 <ai_buffer_array_sane+0x10>
 800f50e:	8840      	ldrh	r0, [r0, #2]
 800f510:	3800      	subs	r0, #0
 800f512:	bf18      	it	ne
 800f514:	2001      	movne	r0, #1
 800f516:	4770      	bx	lr
 800f518:	4618      	mov	r0, r3
 800f51a:	4770      	bx	lr

0800f51c <ai_buffer_array_item_set_address>:
 800f51c:	b150      	cbz	r0, 800f534 <ai_buffer_array_item_set_address+0x18>
 800f51e:	6843      	ldr	r3, [r0, #4]
 800f520:	b14b      	cbz	r3, 800f536 <ai_buffer_array_item_set_address+0x1a>
 800f522:	8840      	ldrh	r0, [r0, #2]
 800f524:	b900      	cbnz	r0, 800f528 <ai_buffer_array_item_set_address+0xc>
 800f526:	4770      	bx	lr
 800f528:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800f52c:	2001      	movs	r0, #1
 800f52e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800f532:	604a      	str	r2, [r1, #4]
 800f534:	4770      	bx	lr
 800f536:	4618      	mov	r0, r3
 800f538:	4770      	bx	lr
 800f53a:	bf00      	nop

0800f53c <_ai_platform_acquire_crc>:
 800f53c:	2001      	movs	r0, #1
 800f53e:	4770      	bx	lr

0800f540 <_ai_platform_release_crc>:
 800f540:	4770      	bx	lr
 800f542:	bf00      	nop

0800f544 <ai_platform_get_weights_map>:
 800f544:	2900      	cmp	r1, #0
 800f546:	bf18      	it	ne
 800f548:	2800      	cmpne	r0, #0
 800f54a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f54c:	bf0c      	ite	eq
 800f54e:	2401      	moveq	r4, #1
 800f550:	2400      	movne	r4, #0
 800f552:	2a00      	cmp	r2, #0
 800f554:	bf08      	it	eq
 800f556:	f044 0401 	orreq.w	r4, r4, #1
 800f55a:	b114      	cbz	r4, 800f562 <ai_platform_get_weights_map+0x1e>
 800f55c:	2400      	movs	r4, #0
 800f55e:	4620      	mov	r0, r4
 800f560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f562:	4616      	mov	r6, r2
 800f564:	4b22      	ldr	r3, [pc, #136]	@ (800f5f0 <ai_platform_get_weights_map+0xac>)
 800f566:	6812      	ldr	r2, [r2, #0]
 800f568:	4605      	mov	r5, r0
 800f56a:	460f      	mov	r7, r1
 800f56c:	429a      	cmp	r2, r3
 800f56e:	d022      	beq.n	800f5b6 <ai_platform_get_weights_map+0x72>
 800f570:	6870      	ldr	r0, [r6, #4]
 800f572:	2800      	cmp	r0, #0
 800f574:	d0f2      	beq.n	800f55c <ai_platform_get_weights_map+0x18>
 800f576:	6806      	ldr	r6, [r0, #0]
 800f578:	429e      	cmp	r6, r3
 800f57a:	d006      	beq.n	800f58a <ai_platform_get_weights_map+0x46>
 800f57c:	f1a1 0401 	sub.w	r4, r1, #1
 800f580:	6028      	str	r0, [r5, #0]
 800f582:	fab4 f484 	clz	r4, r4
 800f586:	0964      	lsrs	r4, r4, #5
 800f588:	e7e9      	b.n	800f55e <ai_platform_get_weights_map+0x1a>
 800f58a:	3d04      	subs	r5, #4
 800f58c:	4602      	mov	r2, r0
 800f58e:	4621      	mov	r1, r4
 800f590:	e000      	b.n	800f594 <ai_platform_get_weights_map+0x50>
 800f592:	4619      	mov	r1, r3
 800f594:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800f598:	42b3      	cmp	r3, r6
 800f59a:	d025      	beq.n	800f5e8 <ai_platform_get_weights_map+0xa4>
 800f59c:	f845 3f04 	str.w	r3, [r5, #4]!
 800f5a0:	1c4b      	adds	r3, r1, #1
 800f5a2:	429f      	cmp	r7, r3
 800f5a4:	d8f5      	bhi.n	800f592 <ai_platform_get_weights_map+0x4e>
 800f5a6:	d1da      	bne.n	800f55e <ai_platform_get_weights_map+0x1a>
 800f5a8:	3102      	adds	r1, #2
 800f5aa:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800f5ae:	42b3      	cmp	r3, r6
 800f5b0:	d1d5      	bne.n	800f55e <ai_platform_get_weights_map+0x1a>
 800f5b2:	2401      	movs	r4, #1
 800f5b4:	e7d3      	b.n	800f55e <ai_platform_get_weights_map+0x1a>
 800f5b6:	1d30      	adds	r0, r6, #4
 800f5b8:	f7ff ffa6 	bl	800f508 <ai_buffer_array_sane>
 800f5bc:	2800      	cmp	r0, #0
 800f5be:	d0cd      	beq.n	800f55c <ai_platform_get_weights_map+0x18>
 800f5c0:	88f3      	ldrh	r3, [r6, #6]
 800f5c2:	429f      	cmp	r7, r3
 800f5c4:	d1ca      	bne.n	800f55c <ai_platform_get_weights_map+0x18>
 800f5c6:	3d04      	subs	r5, #4
 800f5c8:	4622      	mov	r2, r4
 800f5ca:	68b3      	ldr	r3, [r6, #8]
 800f5cc:	4423      	add	r3, r4
 800f5ce:	341c      	adds	r4, #28
 800f5d0:	685b      	ldr	r3, [r3, #4]
 800f5d2:	b123      	cbz	r3, 800f5de <ai_platform_get_weights_map+0x9a>
 800f5d4:	3201      	adds	r2, #1
 800f5d6:	f845 3f04 	str.w	r3, [r5, #4]!
 800f5da:	4297      	cmp	r7, r2
 800f5dc:	d8f5      	bhi.n	800f5ca <ai_platform_get_weights_map+0x86>
 800f5de:	1abc      	subs	r4, r7, r2
 800f5e0:	fab4 f484 	clz	r4, r4
 800f5e4:	0964      	lsrs	r4, r4, #5
 800f5e6:	e7ba      	b.n	800f55e <ai_platform_get_weights_map+0x1a>
 800f5e8:	428f      	cmp	r7, r1
 800f5ea:	d1b8      	bne.n	800f55e <ai_platform_get_weights_map+0x1a>
 800f5ec:	e7e1      	b.n	800f5b2 <ai_platform_get_weights_map+0x6e>
 800f5ee:	bf00      	nop
 800f5f0:	a1facade 	.word	0xa1facade

0800f5f4 <ai_platform_get_activations_map>:
 800f5f4:	2900      	cmp	r1, #0
 800f5f6:	bf18      	it	ne
 800f5f8:	2800      	cmpne	r0, #0
 800f5fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5fc:	bf0c      	ite	eq
 800f5fe:	2401      	moveq	r4, #1
 800f600:	2400      	movne	r4, #0
 800f602:	2a00      	cmp	r2, #0
 800f604:	bf08      	it	eq
 800f606:	f044 0401 	orreq.w	r4, r4, #1
 800f60a:	b114      	cbz	r4, 800f612 <ai_platform_get_activations_map+0x1e>
 800f60c:	2400      	movs	r4, #0
 800f60e:	4620      	mov	r0, r4
 800f610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f612:	4616      	mov	r6, r2
 800f614:	4b22      	ldr	r3, [pc, #136]	@ (800f6a0 <ai_platform_get_activations_map+0xac>)
 800f616:	6812      	ldr	r2, [r2, #0]
 800f618:	4605      	mov	r5, r0
 800f61a:	460f      	mov	r7, r1
 800f61c:	429a      	cmp	r2, r3
 800f61e:	d022      	beq.n	800f666 <ai_platform_get_activations_map+0x72>
 800f620:	6a30      	ldr	r0, [r6, #32]
 800f622:	2800      	cmp	r0, #0
 800f624:	d0f2      	beq.n	800f60c <ai_platform_get_activations_map+0x18>
 800f626:	6806      	ldr	r6, [r0, #0]
 800f628:	429e      	cmp	r6, r3
 800f62a:	d006      	beq.n	800f63a <ai_platform_get_activations_map+0x46>
 800f62c:	f1a1 0401 	sub.w	r4, r1, #1
 800f630:	6028      	str	r0, [r5, #0]
 800f632:	fab4 f484 	clz	r4, r4
 800f636:	0964      	lsrs	r4, r4, #5
 800f638:	e7e9      	b.n	800f60e <ai_platform_get_activations_map+0x1a>
 800f63a:	3d04      	subs	r5, #4
 800f63c:	4602      	mov	r2, r0
 800f63e:	4621      	mov	r1, r4
 800f640:	e000      	b.n	800f644 <ai_platform_get_activations_map+0x50>
 800f642:	4619      	mov	r1, r3
 800f644:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800f648:	42b3      	cmp	r3, r6
 800f64a:	d026      	beq.n	800f69a <ai_platform_get_activations_map+0xa6>
 800f64c:	f845 3f04 	str.w	r3, [r5, #4]!
 800f650:	1c4b      	adds	r3, r1, #1
 800f652:	429f      	cmp	r7, r3
 800f654:	d8f5      	bhi.n	800f642 <ai_platform_get_activations_map+0x4e>
 800f656:	d1da      	bne.n	800f60e <ai_platform_get_activations_map+0x1a>
 800f658:	3102      	adds	r1, #2
 800f65a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800f65e:	42b3      	cmp	r3, r6
 800f660:	d1d5      	bne.n	800f60e <ai_platform_get_activations_map+0x1a>
 800f662:	2401      	movs	r4, #1
 800f664:	e7d3      	b.n	800f60e <ai_platform_get_activations_map+0x1a>
 800f666:	f106 000c 	add.w	r0, r6, #12
 800f66a:	f7ff ff4d 	bl	800f508 <ai_buffer_array_sane>
 800f66e:	2800      	cmp	r0, #0
 800f670:	d0cc      	beq.n	800f60c <ai_platform_get_activations_map+0x18>
 800f672:	89f3      	ldrh	r3, [r6, #14]
 800f674:	429f      	cmp	r7, r3
 800f676:	d1c9      	bne.n	800f60c <ai_platform_get_activations_map+0x18>
 800f678:	3d04      	subs	r5, #4
 800f67a:	4622      	mov	r2, r4
 800f67c:	6933      	ldr	r3, [r6, #16]
 800f67e:	4423      	add	r3, r4
 800f680:	341c      	adds	r4, #28
 800f682:	685b      	ldr	r3, [r3, #4]
 800f684:	b123      	cbz	r3, 800f690 <ai_platform_get_activations_map+0x9c>
 800f686:	3201      	adds	r2, #1
 800f688:	f845 3f04 	str.w	r3, [r5, #4]!
 800f68c:	4297      	cmp	r7, r2
 800f68e:	d8f5      	bhi.n	800f67c <ai_platform_get_activations_map+0x88>
 800f690:	1abc      	subs	r4, r7, r2
 800f692:	fab4 f484 	clz	r4, r4
 800f696:	0964      	lsrs	r4, r4, #5
 800f698:	e7b9      	b.n	800f60e <ai_platform_get_activations_map+0x1a>
 800f69a:	428f      	cmp	r7, r1
 800f69c:	d1b7      	bne.n	800f60e <ai_platform_get_activations_map+0x1a>
 800f69e:	e7e0      	b.n	800f662 <ai_platform_get_activations_map+0x6e>
 800f6a0:	a1facade 	.word	0xa1facade

0800f6a4 <ai_platform_bind_network_params>:
 800f6a4:	2a00      	cmp	r2, #0
 800f6a6:	bf18      	it	ne
 800f6a8:	2900      	cmpne	r1, #0
 800f6aa:	d010      	beq.n	800f6ce <ai_platform_bind_network_params+0x2a>
 800f6ac:	b178      	cbz	r0, 800f6ce <ai_platform_bind_network_params+0x2a>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	4808      	ldr	r0, [pc, #32]	@ (800f6d4 <ai_platform_bind_network_params+0x30>)
 800f6b2:	f103 0c0c 	add.w	ip, r3, #12
 800f6b6:	f843 0b04 	str.w	r0, [r3], #4
 800f6ba:	c903      	ldmia	r1, {r0, r1}
 800f6bc:	e883 0003 	stmia.w	r3, {r0, r1}
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f6c6:	e88c 0003 	stmia.w	ip, {r0, r1}
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	4770      	bx	lr
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	4618      	mov	r0, r3
 800f6d2:	4770      	bx	lr
 800f6d4:	a1facade 	.word	0xa1facade

0800f6d8 <ai_platform_network_get_error>:
 800f6d8:	b510      	push	{r4, lr}
 800f6da:	2800      	cmp	r0, #0
 800f6dc:	d03f      	beq.n	800f75e <ai_platform_network_get_error+0x86>
 800f6de:	4b7d      	ldr	r3, [pc, #500]	@ (800f8d4 <ai_platform_network_get_error+0x1fc>)
 800f6e0:	4604      	mov	r4, r0
 800f6e2:	6802      	ldr	r2, [r0, #0]
 800f6e4:	429a      	cmp	r2, r3
 800f6e6:	d13a      	bne.n	800f75e <ai_platform_network_get_error+0x86>
 800f6e8:	f7ff ff28 	bl	800f53c <_ai_platform_acquire_crc>
 800f6ec:	4b7a      	ldr	r3, [pc, #488]	@ (800f8d8 <ai_platform_network_get_error+0x200>)
 800f6ee:	f46f 628a 	mvn.w	r2, #1104	@ 0x450
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f6f8:	189a      	adds	r2, r3, r2
 800f6fa:	2a01      	cmp	r2, #1
 800f6fc:	f240 8086 	bls.w	800f80c <ai_platform_network_get_error+0x134>
 800f700:	f240 4249 	movw	r2, #1097	@ 0x449
 800f704:	4293      	cmp	r3, r2
 800f706:	f000 8081 	beq.w	800f80c <ai_platform_network_get_error+0x134>
 800f70a:	4a74      	ldr	r2, [pc, #464]	@ (800f8dc <ai_platform_network_get_error+0x204>)
 800f70c:	6813      	ldr	r3, [r2, #0]
 800f70e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f712:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800f716:	f000 8087 	beq.w	800f828 <ai_platform_network_get_error+0x150>
 800f71a:	6813      	ldr	r3, [r2, #0]
 800f71c:	f240 4183 	movw	r1, #1155	@ 0x483
 800f720:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f724:	428b      	cmp	r3, r1
 800f726:	f000 80a9 	beq.w	800f87c <ai_platform_network_get_error+0x1a4>
 800f72a:	6813      	ldr	r3, [r2, #0]
 800f72c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f730:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 800f734:	f000 80c0 	beq.w	800f8b8 <ai_platform_network_get_error+0x1e0>
 800f738:	6813      	ldr	r3, [r2, #0]
 800f73a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f73e:	2b00      	cmp	r3, #0
 800f740:	f040 8082 	bne.w	800f848 <ai_platform_network_get_error+0x170>
 800f744:	4a66      	ldr	r2, [pc, #408]	@ (800f8e0 <ai_platform_network_get_error+0x208>)
 800f746:	2301      	movs	r3, #1
 800f748:	6093      	str	r3, [r2, #8]
 800f74a:	6893      	ldr	r3, [r2, #8]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d1fc      	bne.n	800f74a <ai_platform_network_get_error+0x72>
 800f750:	4964      	ldr	r1, [pc, #400]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f752:	4b65      	ldr	r3, [pc, #404]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f754:	6011      	str	r1, [r2, #0]
 800f756:	6812      	ldr	r2, [r2, #0]
 800f758:	429a      	cmp	r2, r3
 800f75a:	d075      	beq.n	800f848 <ai_platform_network_get_error+0x170>
 800f75c:	e7fe      	b.n	800f75c <ai_platform_network_get_error+0x84>
 800f75e:	f7ff feed 	bl	800f53c <_ai_platform_acquire_crc>
 800f762:	4b5d      	ldr	r3, [pc, #372]	@ (800f8d8 <ai_platform_network_get_error+0x200>)
 800f764:	f46f 618a 	mvn.w	r1, #1104	@ 0x450
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f76e:	185a      	adds	r2, r3, r1
 800f770:	2a01      	cmp	r2, #1
 800f772:	d929      	bls.n	800f7c8 <ai_platform_network_get_error+0xf0>
 800f774:	f240 4249 	movw	r2, #1097	@ 0x449
 800f778:	4293      	cmp	r3, r2
 800f77a:	d025      	beq.n	800f7c8 <ai_platform_network_get_error+0xf0>
 800f77c:	4a57      	ldr	r2, [pc, #348]	@ (800f8dc <ai_platform_network_get_error+0x204>)
 800f77e:	6813      	ldr	r3, [r2, #0]
 800f780:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f784:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800f788:	d02b      	beq.n	800f7e2 <ai_platform_network_get_error+0x10a>
 800f78a:	6813      	ldr	r3, [r2, #0]
 800f78c:	f240 4183 	movw	r1, #1155	@ 0x483
 800f790:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f794:	428b      	cmp	r3, r1
 800f796:	d060      	beq.n	800f85a <ai_platform_network_get_error+0x182>
 800f798:	6813      	ldr	r3, [r2, #0]
 800f79a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f79e:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 800f7a2:	d07c      	beq.n	800f89e <ai_platform_network_get_error+0x1c6>
 800f7a4:	6813      	ldr	r3, [r2, #0]
 800f7a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d129      	bne.n	800f802 <ai_platform_network_get_error+0x12a>
 800f7ae:	4a4c      	ldr	r2, [pc, #304]	@ (800f8e0 <ai_platform_network_get_error+0x208>)
 800f7b0:	2301      	movs	r3, #1
 800f7b2:	6093      	str	r3, [r2, #8]
 800f7b4:	6893      	ldr	r3, [r2, #8]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d1fc      	bne.n	800f7b4 <ai_platform_network_get_error+0xdc>
 800f7ba:	494a      	ldr	r1, [pc, #296]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f7bc:	4b4a      	ldr	r3, [pc, #296]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f7be:	6011      	str	r1, [r2, #0]
 800f7c0:	6812      	ldr	r2, [r2, #0]
 800f7c2:	429a      	cmp	r2, r3
 800f7c4:	d01d      	beq.n	800f802 <ai_platform_network_get_error+0x12a>
 800f7c6:	e7fe      	b.n	800f7c6 <ai_platform_network_get_error+0xee>
 800f7c8:	4a45      	ldr	r2, [pc, #276]	@ (800f8e0 <ai_platform_network_get_error+0x208>)
 800f7ca:	2301      	movs	r3, #1
 800f7cc:	6093      	str	r3, [r2, #8]
 800f7ce:	6893      	ldr	r3, [r2, #8]
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d1fc      	bne.n	800f7ce <ai_platform_network_get_error+0xf6>
 800f7d4:	4943      	ldr	r1, [pc, #268]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f7d6:	4b44      	ldr	r3, [pc, #272]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f7d8:	6011      	str	r1, [r2, #0]
 800f7da:	6812      	ldr	r2, [r2, #0]
 800f7dc:	429a      	cmp	r2, r3
 800f7de:	d010      	beq.n	800f802 <ai_platform_network_get_error+0x12a>
 800f7e0:	e7fe      	b.n	800f7e0 <ai_platform_network_get_error+0x108>
 800f7e2:	4a42      	ldr	r2, [pc, #264]	@ (800f8ec <ai_platform_network_get_error+0x214>)
 800f7e4:	2301      	movs	r3, #1
 800f7e6:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800f7ea:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d1fb      	bne.n	800f7ea <ai_platform_network_get_error+0x112>
 800f7f2:	493c      	ldr	r1, [pc, #240]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f7f4:	4b3c      	ldr	r3, [pc, #240]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f7f6:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 800f7fa:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800f7fe:	429a      	cmp	r2, r3
 800f800:	d111      	bne.n	800f826 <ai_platform_network_get_error+0x14e>
 800f802:	f7ff fe9d 	bl	800f540 <_ai_platform_release_crc>
 800f806:	f241 0010 	movw	r0, #4112	@ 0x1010
 800f80a:	bd10      	pop	{r4, pc}
 800f80c:	4a34      	ldr	r2, [pc, #208]	@ (800f8e0 <ai_platform_network_get_error+0x208>)
 800f80e:	2301      	movs	r3, #1
 800f810:	6093      	str	r3, [r2, #8]
 800f812:	6893      	ldr	r3, [r2, #8]
 800f814:	2b00      	cmp	r3, #0
 800f816:	d1fc      	bne.n	800f812 <ai_platform_network_get_error+0x13a>
 800f818:	4932      	ldr	r1, [pc, #200]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f81a:	4b33      	ldr	r3, [pc, #204]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f81c:	6011      	str	r1, [r2, #0]
 800f81e:	6812      	ldr	r2, [r2, #0]
 800f820:	429a      	cmp	r2, r3
 800f822:	d011      	beq.n	800f848 <ai_platform_network_get_error+0x170>
 800f824:	e7fe      	b.n	800f824 <ai_platform_network_get_error+0x14c>
 800f826:	e7fe      	b.n	800f826 <ai_platform_network_get_error+0x14e>
 800f828:	4a30      	ldr	r2, [pc, #192]	@ (800f8ec <ai_platform_network_get_error+0x214>)
 800f82a:	2301      	movs	r3, #1
 800f82c:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800f830:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800f834:	2b00      	cmp	r3, #0
 800f836:	d1fb      	bne.n	800f830 <ai_platform_network_get_error+0x158>
 800f838:	492a      	ldr	r1, [pc, #168]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f83a:	4b2b      	ldr	r3, [pc, #172]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f83c:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 800f840:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800f844:	429a      	cmp	r2, r3
 800f846:	d107      	bne.n	800f858 <ai_platform_network_get_error+0x180>
 800f848:	f7ff fe7a 	bl	800f540 <_ai_platform_release_crc>
 800f84c:	f104 0010 	add.w	r0, r4, #16
 800f850:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f854:	f001 bae4 	b.w	8010e20 <core_get_error>
 800f858:	e7fe      	b.n	800f858 <ai_platform_network_get_error+0x180>
 800f85a:	4a24      	ldr	r2, [pc, #144]	@ (800f8ec <ai_platform_network_get_error+0x214>)
 800f85c:	2301      	movs	r3, #1
 800f85e:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800f862:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800f866:	2b00      	cmp	r3, #0
 800f868:	d1fb      	bne.n	800f862 <ai_platform_network_get_error+0x18a>
 800f86a:	491e      	ldr	r1, [pc, #120]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f86c:	4b1e      	ldr	r3, [pc, #120]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f86e:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 800f872:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800f876:	429a      	cmp	r2, r3
 800f878:	d0c3      	beq.n	800f802 <ai_platform_network_get_error+0x12a>
 800f87a:	e7fe      	b.n	800f87a <ai_platform_network_get_error+0x1a2>
 800f87c:	4a1b      	ldr	r2, [pc, #108]	@ (800f8ec <ai_platform_network_get_error+0x214>)
 800f87e:	2301      	movs	r3, #1
 800f880:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800f884:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d1fb      	bne.n	800f884 <ai_platform_network_get_error+0x1ac>
 800f88c:	4915      	ldr	r1, [pc, #84]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f88e:	4b16      	ldr	r3, [pc, #88]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f890:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 800f894:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800f898:	429a      	cmp	r2, r3
 800f89a:	d0d5      	beq.n	800f848 <ai_platform_network_get_error+0x170>
 800f89c:	e7fe      	b.n	800f89c <ai_platform_network_get_error+0x1c4>
 800f89e:	4a10      	ldr	r2, [pc, #64]	@ (800f8e0 <ai_platform_network_get_error+0x208>)
 800f8a0:	2301      	movs	r3, #1
 800f8a2:	6093      	str	r3, [r2, #8]
 800f8a4:	6893      	ldr	r3, [r2, #8]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d1fc      	bne.n	800f8a4 <ai_platform_network_get_error+0x1cc>
 800f8aa:	490e      	ldr	r1, [pc, #56]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f8ac:	4b0e      	ldr	r3, [pc, #56]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f8ae:	6011      	str	r1, [r2, #0]
 800f8b0:	6812      	ldr	r2, [r2, #0]
 800f8b2:	429a      	cmp	r2, r3
 800f8b4:	d0a5      	beq.n	800f802 <ai_platform_network_get_error+0x12a>
 800f8b6:	e7fe      	b.n	800f8b6 <ai_platform_network_get_error+0x1de>
 800f8b8:	4a09      	ldr	r2, [pc, #36]	@ (800f8e0 <ai_platform_network_get_error+0x208>)
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	6093      	str	r3, [r2, #8]
 800f8be:	6893      	ldr	r3, [r2, #8]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d1fc      	bne.n	800f8be <ai_platform_network_get_error+0x1e6>
 800f8c4:	4907      	ldr	r1, [pc, #28]	@ (800f8e4 <ai_platform_network_get_error+0x20c>)
 800f8c6:	4b08      	ldr	r3, [pc, #32]	@ (800f8e8 <ai_platform_network_get_error+0x210>)
 800f8c8:	6011      	str	r1, [r2, #0]
 800f8ca:	6812      	ldr	r2, [r2, #0]
 800f8cc:	429a      	cmp	r2, r3
 800f8ce:	d0bb      	beq.n	800f848 <ai_platform_network_get_error+0x170>
 800f8d0:	e7fe      	b.n	800f8d0 <ai_platform_network_get_error+0x1f8>
 800f8d2:	bf00      	nop
 800f8d4:	a1c00100 	.word	0xa1c00100
 800f8d8:	e0042000 	.word	0xe0042000
 800f8dc:	5c001000 	.word	0x5c001000
 800f8e0:	40023000 	.word	0x40023000
 800f8e4:	f407a5c2 	.word	0xf407a5c2
 800f8e8:	b5e8b5cd 	.word	0xb5e8b5cd
 800f8ec:	58024000 	.word	0x58024000

0800f8f0 <ai_platform_network_set_error>:
 800f8f0:	b110      	cbz	r0, 800f8f8 <ai_platform_network_set_error+0x8>
 800f8f2:	3010      	adds	r0, #16
 800f8f4:	f001 ba9a 	b.w	8010e2c <core_set_error>
 800f8f8:	4770      	bx	lr
 800f8fa:	bf00      	nop

0800f8fc <ai_platform_inputs_get>:
 800f8fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f900:	b085      	sub	sp, #20
 800f902:	9102      	str	r1, [sp, #8]
 800f904:	2800      	cmp	r0, #0
 800f906:	f000 8093 	beq.w	800fa30 <ai_platform_inputs_get+0x134>
 800f90a:	4baa      	ldr	r3, [pc, #680]	@ (800fbb4 <ai_platform_inputs_get+0x2b8>)
 800f90c:	4681      	mov	r9, r0
 800f90e:	6802      	ldr	r2, [r0, #0]
 800f910:	429a      	cmp	r2, r3
 800f912:	f040 808d 	bne.w	800fa30 <ai_platform_inputs_get+0x134>
 800f916:	f7ff fe11 	bl	800f53c <_ai_platform_acquire_crc>
 800f91a:	4ba7      	ldr	r3, [pc, #668]	@ (800fbb8 <ai_platform_inputs_get+0x2bc>)
 800f91c:	f46f 628a 	mvn.w	r2, #1104	@ 0x450
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f926:	189a      	adds	r2, r3, r2
 800f928:	2a01      	cmp	r2, #1
 800f92a:	f240 80da 	bls.w	800fae2 <ai_platform_inputs_get+0x1e6>
 800f92e:	f240 4249 	movw	r2, #1097	@ 0x449
 800f932:	4293      	cmp	r3, r2
 800f934:	f000 80d5 	beq.w	800fae2 <ai_platform_inputs_get+0x1e6>
 800f938:	4aa0      	ldr	r2, [pc, #640]	@ (800fbbc <ai_platform_inputs_get+0x2c0>)
 800f93a:	6813      	ldr	r3, [r2, #0]
 800f93c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f940:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800f944:	f000 80dc 	beq.w	800fb00 <ai_platform_inputs_get+0x204>
 800f948:	6813      	ldr	r3, [r2, #0]
 800f94a:	f240 4183 	movw	r1, #1155	@ 0x483
 800f94e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f952:	428b      	cmp	r3, r1
 800f954:	f000 810e 	beq.w	800fb74 <ai_platform_inputs_get+0x278>
 800f958:	6813      	ldr	r3, [r2, #0]
 800f95a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f95e:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 800f962:	f000 8143 	beq.w	800fbec <ai_platform_inputs_get+0x2f0>
 800f966:	6813      	ldr	r3, [r2, #0]
 800f968:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	f000 8113 	beq.w	800fb98 <ai_platform_inputs_get+0x29c>
 800f972:	f7ff fde5 	bl	800f540 <_ai_platform_release_crc>
 800f976:	f8b9 302c 	ldrh.w	r3, [r9, #44]	@ 0x2c
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	f000 80d2 	beq.w	800fb24 <ai_platform_inputs_get+0x228>
 800f980:	f8d9 a030 	ldr.w	sl, [r9, #48]	@ 0x30
 800f984:	f1ba 0f00 	cmp.w	sl, #0
 800f988:	f000 80cc 	beq.w	800fb24 <ai_platform_inputs_get+0x228>
 800f98c:	2100      	movs	r1, #0
 800f98e:	f8cd 900c 	str.w	r9, [sp, #12]
 800f992:	460d      	mov	r5, r1
 800f994:	4689      	mov	r9, r1
 800f996:	e016      	b.n	800f9c6 <ai_platform_inputs_get+0xca>
 800f998:	9a01      	ldr	r2, [sp, #4]
 800f99a:	2301      	movs	r3, #1
 800f99c:	f848 3002 	str.w	r3, [r8, r2]
 800f9a0:	69b2      	ldr	r2, [r6, #24]
 800f9a2:	f04f 0301 	mov.w	r3, #1
 800f9a6:	6856      	ldr	r6, [r2, #4]
 800f9a8:	3501      	adds	r5, #1
 800f9aa:	f109 091c 	add.w	r9, r9, #28
 800f9ae:	7523      	strb	r3, [r4, #20]
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	6962      	ldr	r2, [r4, #20]
 800f9b4:	60a7      	str	r7, [r4, #8]
 800f9b6:	f36b 221f 	bfi	r2, fp, #8, #24
 800f9ba:	6126      	str	r6, [r4, #16]
 800f9bc:	61a1      	str	r1, [r4, #24]
 800f9be:	60e3      	str	r3, [r4, #12]
 800f9c0:	6162      	str	r2, [r4, #20]
 800f9c2:	e9c4 0c00 	strd	r0, ip, [r4]
 800f9c6:	f8ba 3000 	ldrh.w	r3, [sl]
 800f9ca:	b2ac      	uxth	r4, r5
 800f9cc:	42ab      	cmp	r3, r5
 800f9ce:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 800f9d2:	9301      	str	r3, [sp, #4]
 800f9d4:	f240 80b5 	bls.w	800fb42 <ai_platform_inputs_get+0x246>
 800f9d8:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	f000 80b0 	beq.w	800fb42 <ai_platform_inputs_get+0x246>
 800f9e2:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800f9e6:	2e00      	cmp	r6, #0
 800f9e8:	f000 80ab 	beq.w	800fb42 <ai_platform_inputs_get+0x246>
 800f9ec:	f8da 3008 	ldr.w	r3, [sl, #8]
 800f9f0:	69b2      	ldr	r2, [r6, #24]
 800f9f2:	68f1      	ldr	r1, [r6, #12]
 800f9f4:	6810      	ldr	r0, [r2, #0]
 800f9f6:	9100      	str	r1, [sp, #0]
 800f9f8:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 800f9fc:	68b3      	ldr	r3, [r6, #8]
 800f9fe:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 800fa02:	444c      	add	r4, r9
 800fa04:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 800fa08:	f002 fd40 	bl	801248c <ai_array_to_buffer_fmt>
 800fa0c:	69b2      	ldr	r2, [r6, #24]
 800fa0e:	9900      	ldr	r1, [sp, #0]
 800fa10:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800fa14:	2f00      	cmp	r7, #0
 800fa16:	d0c4      	beq.n	800f9a2 <ai_platform_inputs_get+0xa6>
 800fa18:	2200      	movs	r2, #0
 800fa1a:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 800fa1e:	6832      	ldr	r2, [r6, #0]
 800fa20:	607a      	str	r2, [r7, #4]
 800fa22:	b112      	cbz	r2, 800fa2a <ai_platform_inputs_get+0x12e>
 800fa24:	8852      	ldrh	r2, [r2, #2]
 800fa26:	2a00      	cmp	r2, #0
 800fa28:	d1b6      	bne.n	800f998 <ai_platform_inputs_get+0x9c>
 800fa2a:	69b2      	ldr	r2, [r6, #24]
 800fa2c:	2700      	movs	r7, #0
 800fa2e:	e7b8      	b.n	800f9a2 <ai_platform_inputs_get+0xa6>
 800fa30:	f7ff fd84 	bl	800f53c <_ai_platform_acquire_crc>
 800fa34:	4b60      	ldr	r3, [pc, #384]	@ (800fbb8 <ai_platform_inputs_get+0x2bc>)
 800fa36:	f46f 618a 	mvn.w	r1, #1104	@ 0x450
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fa40:	185a      	adds	r2, r3, r1
 800fa42:	2a01      	cmp	r2, #1
 800fa44:	d92a      	bls.n	800fa9c <ai_platform_inputs_get+0x1a0>
 800fa46:	f240 4249 	movw	r2, #1097	@ 0x449
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	d026      	beq.n	800fa9c <ai_platform_inputs_get+0x1a0>
 800fa4e:	4a5b      	ldr	r2, [pc, #364]	@ (800fbbc <ai_platform_inputs_get+0x2c0>)
 800fa50:	6813      	ldr	r3, [r2, #0]
 800fa52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fa56:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800fa5a:	d02c      	beq.n	800fab6 <ai_platform_inputs_get+0x1ba>
 800fa5c:	6813      	ldr	r3, [r2, #0]
 800fa5e:	f240 4183 	movw	r1, #1155	@ 0x483
 800fa62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fa66:	428b      	cmp	r3, r1
 800fa68:	d073      	beq.n	800fb52 <ai_platform_inputs_get+0x256>
 800fa6a:	6813      	ldr	r3, [r2, #0]
 800fa6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fa70:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 800fa74:	f000 80ac 	beq.w	800fbd0 <ai_platform_inputs_get+0x2d4>
 800fa78:	6813      	ldr	r3, [r2, #0]
 800fa7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d129      	bne.n	800fad6 <ai_platform_inputs_get+0x1da>
 800fa82:	4a4f      	ldr	r2, [pc, #316]	@ (800fbc0 <ai_platform_inputs_get+0x2c4>)
 800fa84:	2301      	movs	r3, #1
 800fa86:	6093      	str	r3, [r2, #8]
 800fa88:	6893      	ldr	r3, [r2, #8]
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d1fc      	bne.n	800fa88 <ai_platform_inputs_get+0x18c>
 800fa8e:	494d      	ldr	r1, [pc, #308]	@ (800fbc4 <ai_platform_inputs_get+0x2c8>)
 800fa90:	4b4d      	ldr	r3, [pc, #308]	@ (800fbc8 <ai_platform_inputs_get+0x2cc>)
 800fa92:	6011      	str	r1, [r2, #0]
 800fa94:	6812      	ldr	r2, [r2, #0]
 800fa96:	429a      	cmp	r2, r3
 800fa98:	d01d      	beq.n	800fad6 <ai_platform_inputs_get+0x1da>
 800fa9a:	e7fe      	b.n	800fa9a <ai_platform_inputs_get+0x19e>
 800fa9c:	4a48      	ldr	r2, [pc, #288]	@ (800fbc0 <ai_platform_inputs_get+0x2c4>)
 800fa9e:	2301      	movs	r3, #1
 800faa0:	6093      	str	r3, [r2, #8]
 800faa2:	6893      	ldr	r3, [r2, #8]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d1fc      	bne.n	800faa2 <ai_platform_inputs_get+0x1a6>
 800faa8:	4946      	ldr	r1, [pc, #280]	@ (800fbc4 <ai_platform_inputs_get+0x2c8>)
 800faaa:	4b47      	ldr	r3, [pc, #284]	@ (800fbc8 <ai_platform_inputs_get+0x2cc>)
 800faac:	6011      	str	r1, [r2, #0]
 800faae:	6812      	ldr	r2, [r2, #0]
 800fab0:	429a      	cmp	r2, r3
 800fab2:	d010      	beq.n	800fad6 <ai_platform_inputs_get+0x1da>
 800fab4:	e7fe      	b.n	800fab4 <ai_platform_inputs_get+0x1b8>
 800fab6:	4a45      	ldr	r2, [pc, #276]	@ (800fbcc <ai_platform_inputs_get+0x2d0>)
 800fab8:	2301      	movs	r3, #1
 800faba:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800fabe:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d1fb      	bne.n	800fabe <ai_platform_inputs_get+0x1c2>
 800fac6:	493f      	ldr	r1, [pc, #252]	@ (800fbc4 <ai_platform_inputs_get+0x2c8>)
 800fac8:	4b3f      	ldr	r3, [pc, #252]	@ (800fbc8 <ai_platform_inputs_get+0x2cc>)
 800faca:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 800face:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800fad2:	429a      	cmp	r2, r3
 800fad4:	d113      	bne.n	800fafe <ai_platform_inputs_get+0x202>
 800fad6:	f7ff fd33 	bl	800f540 <_ai_platform_release_crc>
 800fada:	2000      	movs	r0, #0
 800fadc:	b005      	add	sp, #20
 800fade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fae2:	4a37      	ldr	r2, [pc, #220]	@ (800fbc0 <ai_platform_inputs_get+0x2c4>)
 800fae4:	2301      	movs	r3, #1
 800fae6:	6093      	str	r3, [r2, #8]
 800fae8:	6893      	ldr	r3, [r2, #8]
 800faea:	2b00      	cmp	r3, #0
 800faec:	d1fc      	bne.n	800fae8 <ai_platform_inputs_get+0x1ec>
 800faee:	4b35      	ldr	r3, [pc, #212]	@ (800fbc4 <ai_platform_inputs_get+0x2c8>)
 800faf0:	6013      	str	r3, [r2, #0]
 800faf2:	4b35      	ldr	r3, [pc, #212]	@ (800fbc8 <ai_platform_inputs_get+0x2cc>)
 800faf4:	6812      	ldr	r2, [r2, #0]
 800faf6:	429a      	cmp	r2, r3
 800faf8:	f43f af3b 	beq.w	800f972 <ai_platform_inputs_get+0x76>
 800fafc:	e7fe      	b.n	800fafc <ai_platform_inputs_get+0x200>
 800fafe:	e7fe      	b.n	800fafe <ai_platform_inputs_get+0x202>
 800fb00:	4a32      	ldr	r2, [pc, #200]	@ (800fbcc <ai_platform_inputs_get+0x2d0>)
 800fb02:	2301      	movs	r3, #1
 800fb04:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800fb08:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d1fb      	bne.n	800fb08 <ai_platform_inputs_get+0x20c>
 800fb10:	4b2c      	ldr	r3, [pc, #176]	@ (800fbc4 <ai_platform_inputs_get+0x2c8>)
 800fb12:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 800fb16:	4b2c      	ldr	r3, [pc, #176]	@ (800fbc8 <ai_platform_inputs_get+0x2cc>)
 800fb18:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800fb1c:	429a      	cmp	r2, r3
 800fb1e:	f43f af28 	beq.w	800f972 <ai_platform_inputs_get+0x76>
 800fb22:	e7fe      	b.n	800fb22 <ai_platform_inputs_get+0x226>
 800fb24:	2400      	movs	r4, #0
 800fb26:	2218      	movs	r2, #24
 800fb28:	2111      	movs	r1, #17
 800fb2a:	f109 0010 	add.w	r0, r9, #16
 800fb2e:	f001 f97d 	bl	8010e2c <core_set_error>
 800fb32:	4620      	mov	r0, r4
 800fb34:	9b02      	ldr	r3, [sp, #8]
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d0d0      	beq.n	800fadc <ai_platform_inputs_get+0x1e0>
 800fb3a:	801c      	strh	r4, [r3, #0]
 800fb3c:	b005      	add	sp, #20
 800fb3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb42:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800fb46:	2c00      	cmp	r4, #0
 800fb48:	d0ec      	beq.n	800fb24 <ai_platform_inputs_get+0x228>
 800fb4a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800fb4e:	6858      	ldr	r0, [r3, #4]
 800fb50:	e7f0      	b.n	800fb34 <ai_platform_inputs_get+0x238>
 800fb52:	4a1e      	ldr	r2, [pc, #120]	@ (800fbcc <ai_platform_inputs_get+0x2d0>)
 800fb54:	2301      	movs	r3, #1
 800fb56:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800fb5a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d1fb      	bne.n	800fb5a <ai_platform_inputs_get+0x25e>
 800fb62:	4918      	ldr	r1, [pc, #96]	@ (800fbc4 <ai_platform_inputs_get+0x2c8>)
 800fb64:	4b18      	ldr	r3, [pc, #96]	@ (800fbc8 <ai_platform_inputs_get+0x2cc>)
 800fb66:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 800fb6a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800fb6e:	429a      	cmp	r2, r3
 800fb70:	d0b1      	beq.n	800fad6 <ai_platform_inputs_get+0x1da>
 800fb72:	e7fe      	b.n	800fb72 <ai_platform_inputs_get+0x276>
 800fb74:	4a15      	ldr	r2, [pc, #84]	@ (800fbcc <ai_platform_inputs_get+0x2d0>)
 800fb76:	2301      	movs	r3, #1
 800fb78:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800fb7c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d1fb      	bne.n	800fb7c <ai_platform_inputs_get+0x280>
 800fb84:	4b0f      	ldr	r3, [pc, #60]	@ (800fbc4 <ai_platform_inputs_get+0x2c8>)
 800fb86:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 800fb8a:	4b0f      	ldr	r3, [pc, #60]	@ (800fbc8 <ai_platform_inputs_get+0x2cc>)
 800fb8c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800fb90:	429a      	cmp	r2, r3
 800fb92:	f43f aeee 	beq.w	800f972 <ai_platform_inputs_get+0x76>
 800fb96:	e7fe      	b.n	800fb96 <ai_platform_inputs_get+0x29a>
 800fb98:	4a09      	ldr	r2, [pc, #36]	@ (800fbc0 <ai_platform_inputs_get+0x2c4>)
 800fb9a:	2301      	movs	r3, #1
 800fb9c:	6093      	str	r3, [r2, #8]
 800fb9e:	6893      	ldr	r3, [r2, #8]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d1fc      	bne.n	800fb9e <ai_platform_inputs_get+0x2a2>
 800fba4:	4b07      	ldr	r3, [pc, #28]	@ (800fbc4 <ai_platform_inputs_get+0x2c8>)
 800fba6:	6013      	str	r3, [r2, #0]
 800fba8:	4b07      	ldr	r3, [pc, #28]	@ (800fbc8 <ai_platform_inputs_get+0x2cc>)
 800fbaa:	6812      	ldr	r2, [r2, #0]
 800fbac:	429a      	cmp	r2, r3
 800fbae:	f43f aee0 	beq.w	800f972 <ai_platform_inputs_get+0x76>
 800fbb2:	e7fe      	b.n	800fbb2 <ai_platform_inputs_get+0x2b6>
 800fbb4:	a1c00100 	.word	0xa1c00100
 800fbb8:	e0042000 	.word	0xe0042000
 800fbbc:	5c001000 	.word	0x5c001000
 800fbc0:	40023000 	.word	0x40023000
 800fbc4:	f407a5c2 	.word	0xf407a5c2
 800fbc8:	b5e8b5cd 	.word	0xb5e8b5cd
 800fbcc:	58024000 	.word	0x58024000
 800fbd0:	4a0d      	ldr	r2, [pc, #52]	@ (800fc08 <ai_platform_inputs_get+0x30c>)
 800fbd2:	2301      	movs	r3, #1
 800fbd4:	6093      	str	r3, [r2, #8]
 800fbd6:	6893      	ldr	r3, [r2, #8]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d1fc      	bne.n	800fbd6 <ai_platform_inputs_get+0x2da>
 800fbdc:	490b      	ldr	r1, [pc, #44]	@ (800fc0c <ai_platform_inputs_get+0x310>)
 800fbde:	4b0c      	ldr	r3, [pc, #48]	@ (800fc10 <ai_platform_inputs_get+0x314>)
 800fbe0:	6011      	str	r1, [r2, #0]
 800fbe2:	6812      	ldr	r2, [r2, #0]
 800fbe4:	429a      	cmp	r2, r3
 800fbe6:	f43f af76 	beq.w	800fad6 <ai_platform_inputs_get+0x1da>
 800fbea:	e7fe      	b.n	800fbea <ai_platform_inputs_get+0x2ee>
 800fbec:	4a06      	ldr	r2, [pc, #24]	@ (800fc08 <ai_platform_inputs_get+0x30c>)
 800fbee:	2301      	movs	r3, #1
 800fbf0:	6093      	str	r3, [r2, #8]
 800fbf2:	6893      	ldr	r3, [r2, #8]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d1fc      	bne.n	800fbf2 <ai_platform_inputs_get+0x2f6>
 800fbf8:	4b04      	ldr	r3, [pc, #16]	@ (800fc0c <ai_platform_inputs_get+0x310>)
 800fbfa:	6013      	str	r3, [r2, #0]
 800fbfc:	4b04      	ldr	r3, [pc, #16]	@ (800fc10 <ai_platform_inputs_get+0x314>)
 800fbfe:	6812      	ldr	r2, [r2, #0]
 800fc00:	429a      	cmp	r2, r3
 800fc02:	f43f aeb6 	beq.w	800f972 <ai_platform_inputs_get+0x76>
 800fc06:	e7fe      	b.n	800fc06 <ai_platform_inputs_get+0x30a>
 800fc08:	40023000 	.word	0x40023000
 800fc0c:	f407a5c2 	.word	0xf407a5c2
 800fc10:	b5e8b5cd 	.word	0xb5e8b5cd

0800fc14 <ai_platform_outputs_get>:
 800fc14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc18:	b085      	sub	sp, #20
 800fc1a:	9102      	str	r1, [sp, #8]
 800fc1c:	2800      	cmp	r0, #0
 800fc1e:	f000 808f 	beq.w	800fd40 <ai_platform_outputs_get+0x12c>
 800fc22:	4ba8      	ldr	r3, [pc, #672]	@ (800fec4 <ai_platform_outputs_get+0x2b0>)
 800fc24:	4681      	mov	r9, r0
 800fc26:	6802      	ldr	r2, [r0, #0]
 800fc28:	429a      	cmp	r2, r3
 800fc2a:	f040 8089 	bne.w	800fd40 <ai_platform_outputs_get+0x12c>
 800fc2e:	f7ff fc85 	bl	800f53c <_ai_platform_acquire_crc>
 800fc32:	4ba5      	ldr	r3, [pc, #660]	@ (800fec8 <ai_platform_outputs_get+0x2b4>)
 800fc34:	f46f 628a 	mvn.w	r2, #1104	@ 0x450
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fc3e:	189a      	adds	r2, r3, r2
 800fc40:	2a01      	cmp	r2, #1
 800fc42:	f240 80d6 	bls.w	800fdf2 <ai_platform_outputs_get+0x1de>
 800fc46:	f240 4249 	movw	r2, #1097	@ 0x449
 800fc4a:	4293      	cmp	r3, r2
 800fc4c:	f000 80d1 	beq.w	800fdf2 <ai_platform_outputs_get+0x1de>
 800fc50:	4a9e      	ldr	r2, [pc, #632]	@ (800fecc <ai_platform_outputs_get+0x2b8>)
 800fc52:	6813      	ldr	r3, [r2, #0]
 800fc54:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fc58:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800fc5c:	f000 80d8 	beq.w	800fe10 <ai_platform_outputs_get+0x1fc>
 800fc60:	6813      	ldr	r3, [r2, #0]
 800fc62:	f240 4183 	movw	r1, #1155	@ 0x483
 800fc66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fc6a:	428b      	cmp	r3, r1
 800fc6c:	f000 8109 	beq.w	800fe82 <ai_platform_outputs_get+0x26e>
 800fc70:	6813      	ldr	r3, [r2, #0]
 800fc72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fc76:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 800fc7a:	f000 813f 	beq.w	800fefc <ai_platform_outputs_get+0x2e8>
 800fc7e:	6813      	ldr	r3, [r2, #0]
 800fc80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	f000 810e 	beq.w	800fea6 <ai_platform_outputs_get+0x292>
 800fc8a:	f7ff fc59 	bl	800f540 <_ai_platform_release_crc>
 800fc8e:	f8b9 302c 	ldrh.w	r3, [r9, #44]	@ 0x2c
 800fc92:	2b01      	cmp	r3, #1
 800fc94:	f240 80db 	bls.w	800fe4e <ai_platform_outputs_get+0x23a>
 800fc98:	2100      	movs	r1, #0
 800fc9a:	f8d9 a030 	ldr.w	sl, [r9, #48]	@ 0x30
 800fc9e:	f8cd 900c 	str.w	r9, [sp, #12]
 800fca2:	460d      	mov	r5, r1
 800fca4:	4689      	mov	r9, r1
 800fca6:	e016      	b.n	800fcd6 <ai_platform_outputs_get+0xc2>
 800fca8:	9a01      	ldr	r2, [sp, #4]
 800fcaa:	2301      	movs	r3, #1
 800fcac:	f848 3002 	str.w	r3, [r8, r2]
 800fcb0:	69b2      	ldr	r2, [r6, #24]
 800fcb2:	f04f 0301 	mov.w	r3, #1
 800fcb6:	6856      	ldr	r6, [r2, #4]
 800fcb8:	3501      	adds	r5, #1
 800fcba:	f109 091c 	add.w	r9, r9, #28
 800fcbe:	7523      	strb	r3, [r4, #20]
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	6962      	ldr	r2, [r4, #20]
 800fcc4:	60a7      	str	r7, [r4, #8]
 800fcc6:	f36b 221f 	bfi	r2, fp, #8, #24
 800fcca:	6126      	str	r6, [r4, #16]
 800fccc:	61a1      	str	r1, [r4, #24]
 800fcce:	60e3      	str	r3, [r4, #12]
 800fcd0:	6162      	str	r2, [r4, #20]
 800fcd2:	e9c4 0c00 	strd	r0, ip, [r4]
 800fcd6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800fcda:	b2ac      	uxth	r4, r5
 800fcdc:	42ab      	cmp	r3, r5
 800fcde:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 800fce2:	9301      	str	r3, [sp, #4]
 800fce4:	f240 80a6 	bls.w	800fe34 <ai_platform_outputs_get+0x220>
 800fce8:	f8da 3010 	ldr.w	r3, [sl, #16]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	f000 80a1 	beq.w	800fe34 <ai_platform_outputs_get+0x220>
 800fcf2:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800fcf6:	2e00      	cmp	r6, #0
 800fcf8:	f000 809c 	beq.w	800fe34 <ai_platform_outputs_get+0x220>
 800fcfc:	f8da 3014 	ldr.w	r3, [sl, #20]
 800fd00:	69b2      	ldr	r2, [r6, #24]
 800fd02:	68f1      	ldr	r1, [r6, #12]
 800fd04:	6810      	ldr	r0, [r2, #0]
 800fd06:	9100      	str	r1, [sp, #0]
 800fd08:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 800fd0c:	68b3      	ldr	r3, [r6, #8]
 800fd0e:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 800fd12:	444c      	add	r4, r9
 800fd14:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 800fd18:	f002 fbb8 	bl	801248c <ai_array_to_buffer_fmt>
 800fd1c:	69b2      	ldr	r2, [r6, #24]
 800fd1e:	9900      	ldr	r1, [sp, #0]
 800fd20:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800fd24:	2f00      	cmp	r7, #0
 800fd26:	d0c4      	beq.n	800fcb2 <ai_platform_outputs_get+0x9e>
 800fd28:	2200      	movs	r2, #0
 800fd2a:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 800fd2e:	6832      	ldr	r2, [r6, #0]
 800fd30:	607a      	str	r2, [r7, #4]
 800fd32:	b112      	cbz	r2, 800fd3a <ai_platform_outputs_get+0x126>
 800fd34:	8852      	ldrh	r2, [r2, #2]
 800fd36:	2a00      	cmp	r2, #0
 800fd38:	d1b6      	bne.n	800fca8 <ai_platform_outputs_get+0x94>
 800fd3a:	69b2      	ldr	r2, [r6, #24]
 800fd3c:	2700      	movs	r7, #0
 800fd3e:	e7b8      	b.n	800fcb2 <ai_platform_outputs_get+0x9e>
 800fd40:	f7ff fbfc 	bl	800f53c <_ai_platform_acquire_crc>
 800fd44:	4b60      	ldr	r3, [pc, #384]	@ (800fec8 <ai_platform_outputs_get+0x2b4>)
 800fd46:	f46f 618a 	mvn.w	r1, #1104	@ 0x450
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fd50:	185a      	adds	r2, r3, r1
 800fd52:	2a01      	cmp	r2, #1
 800fd54:	d92a      	bls.n	800fdac <ai_platform_outputs_get+0x198>
 800fd56:	f240 4249 	movw	r2, #1097	@ 0x449
 800fd5a:	4293      	cmp	r3, r2
 800fd5c:	d026      	beq.n	800fdac <ai_platform_outputs_get+0x198>
 800fd5e:	4a5b      	ldr	r2, [pc, #364]	@ (800fecc <ai_platform_outputs_get+0x2b8>)
 800fd60:	6813      	ldr	r3, [r2, #0]
 800fd62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fd66:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800fd6a:	d02c      	beq.n	800fdc6 <ai_platform_outputs_get+0x1b2>
 800fd6c:	6813      	ldr	r3, [r2, #0]
 800fd6e:	f240 4183 	movw	r1, #1155	@ 0x483
 800fd72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fd76:	428b      	cmp	r3, r1
 800fd78:	d072      	beq.n	800fe60 <ai_platform_outputs_get+0x24c>
 800fd7a:	6813      	ldr	r3, [r2, #0]
 800fd7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fd80:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 800fd84:	f000 80ac 	beq.w	800fee0 <ai_platform_outputs_get+0x2cc>
 800fd88:	6813      	ldr	r3, [r2, #0]
 800fd8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d129      	bne.n	800fde6 <ai_platform_outputs_get+0x1d2>
 800fd92:	4a4f      	ldr	r2, [pc, #316]	@ (800fed0 <ai_platform_outputs_get+0x2bc>)
 800fd94:	2301      	movs	r3, #1
 800fd96:	6093      	str	r3, [r2, #8]
 800fd98:	6893      	ldr	r3, [r2, #8]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d1fc      	bne.n	800fd98 <ai_platform_outputs_get+0x184>
 800fd9e:	494d      	ldr	r1, [pc, #308]	@ (800fed4 <ai_platform_outputs_get+0x2c0>)
 800fda0:	4b4d      	ldr	r3, [pc, #308]	@ (800fed8 <ai_platform_outputs_get+0x2c4>)
 800fda2:	6011      	str	r1, [r2, #0]
 800fda4:	6812      	ldr	r2, [r2, #0]
 800fda6:	429a      	cmp	r2, r3
 800fda8:	d01d      	beq.n	800fde6 <ai_platform_outputs_get+0x1d2>
 800fdaa:	e7fe      	b.n	800fdaa <ai_platform_outputs_get+0x196>
 800fdac:	4a48      	ldr	r2, [pc, #288]	@ (800fed0 <ai_platform_outputs_get+0x2bc>)
 800fdae:	2301      	movs	r3, #1
 800fdb0:	6093      	str	r3, [r2, #8]
 800fdb2:	6893      	ldr	r3, [r2, #8]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d1fc      	bne.n	800fdb2 <ai_platform_outputs_get+0x19e>
 800fdb8:	4946      	ldr	r1, [pc, #280]	@ (800fed4 <ai_platform_outputs_get+0x2c0>)
 800fdba:	4b47      	ldr	r3, [pc, #284]	@ (800fed8 <ai_platform_outputs_get+0x2c4>)
 800fdbc:	6011      	str	r1, [r2, #0]
 800fdbe:	6812      	ldr	r2, [r2, #0]
 800fdc0:	429a      	cmp	r2, r3
 800fdc2:	d010      	beq.n	800fde6 <ai_platform_outputs_get+0x1d2>
 800fdc4:	e7fe      	b.n	800fdc4 <ai_platform_outputs_get+0x1b0>
 800fdc6:	4a45      	ldr	r2, [pc, #276]	@ (800fedc <ai_platform_outputs_get+0x2c8>)
 800fdc8:	2301      	movs	r3, #1
 800fdca:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800fdce:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d1fb      	bne.n	800fdce <ai_platform_outputs_get+0x1ba>
 800fdd6:	493f      	ldr	r1, [pc, #252]	@ (800fed4 <ai_platform_outputs_get+0x2c0>)
 800fdd8:	4b3f      	ldr	r3, [pc, #252]	@ (800fed8 <ai_platform_outputs_get+0x2c4>)
 800fdda:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 800fdde:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800fde2:	429a      	cmp	r2, r3
 800fde4:	d113      	bne.n	800fe0e <ai_platform_outputs_get+0x1fa>
 800fde6:	f7ff fbab 	bl	800f540 <_ai_platform_release_crc>
 800fdea:	2000      	movs	r0, #0
 800fdec:	b005      	add	sp, #20
 800fdee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdf2:	4a37      	ldr	r2, [pc, #220]	@ (800fed0 <ai_platform_outputs_get+0x2bc>)
 800fdf4:	2301      	movs	r3, #1
 800fdf6:	6093      	str	r3, [r2, #8]
 800fdf8:	6893      	ldr	r3, [r2, #8]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d1fc      	bne.n	800fdf8 <ai_platform_outputs_get+0x1e4>
 800fdfe:	4b35      	ldr	r3, [pc, #212]	@ (800fed4 <ai_platform_outputs_get+0x2c0>)
 800fe00:	6013      	str	r3, [r2, #0]
 800fe02:	4b35      	ldr	r3, [pc, #212]	@ (800fed8 <ai_platform_outputs_get+0x2c4>)
 800fe04:	6812      	ldr	r2, [r2, #0]
 800fe06:	429a      	cmp	r2, r3
 800fe08:	f43f af3f 	beq.w	800fc8a <ai_platform_outputs_get+0x76>
 800fe0c:	e7fe      	b.n	800fe0c <ai_platform_outputs_get+0x1f8>
 800fe0e:	e7fe      	b.n	800fe0e <ai_platform_outputs_get+0x1fa>
 800fe10:	4a32      	ldr	r2, [pc, #200]	@ (800fedc <ai_platform_outputs_get+0x2c8>)
 800fe12:	2301      	movs	r3, #1
 800fe14:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800fe18:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d1fb      	bne.n	800fe18 <ai_platform_outputs_get+0x204>
 800fe20:	4b2c      	ldr	r3, [pc, #176]	@ (800fed4 <ai_platform_outputs_get+0x2c0>)
 800fe22:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 800fe26:	4b2c      	ldr	r3, [pc, #176]	@ (800fed8 <ai_platform_outputs_get+0x2c4>)
 800fe28:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800fe2c:	429a      	cmp	r2, r3
 800fe2e:	f43f af2c 	beq.w	800fc8a <ai_platform_outputs_get+0x76>
 800fe32:	e7fe      	b.n	800fe32 <ai_platform_outputs_get+0x21e>
 800fe34:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800fe38:	b14c      	cbz	r4, 800fe4e <ai_platform_outputs_get+0x23a>
 800fe3a:	f8da 3014 	ldr.w	r3, [sl, #20]
 800fe3e:	6858      	ldr	r0, [r3, #4]
 800fe40:	9b02      	ldr	r3, [sp, #8]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d0d2      	beq.n	800fdec <ai_platform_outputs_get+0x1d8>
 800fe46:	801c      	strh	r4, [r3, #0]
 800fe48:	b005      	add	sp, #20
 800fe4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe4e:	2400      	movs	r4, #0
 800fe50:	2218      	movs	r2, #24
 800fe52:	2111      	movs	r1, #17
 800fe54:	f109 0010 	add.w	r0, r9, #16
 800fe58:	f000 ffe8 	bl	8010e2c <core_set_error>
 800fe5c:	4620      	mov	r0, r4
 800fe5e:	e7ef      	b.n	800fe40 <ai_platform_outputs_get+0x22c>
 800fe60:	4a1e      	ldr	r2, [pc, #120]	@ (800fedc <ai_platform_outputs_get+0x2c8>)
 800fe62:	2301      	movs	r3, #1
 800fe64:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800fe68:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d1fb      	bne.n	800fe68 <ai_platform_outputs_get+0x254>
 800fe70:	4918      	ldr	r1, [pc, #96]	@ (800fed4 <ai_platform_outputs_get+0x2c0>)
 800fe72:	4b19      	ldr	r3, [pc, #100]	@ (800fed8 <ai_platform_outputs_get+0x2c4>)
 800fe74:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 800fe78:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800fe7c:	429a      	cmp	r2, r3
 800fe7e:	d0b2      	beq.n	800fde6 <ai_platform_outputs_get+0x1d2>
 800fe80:	e7fe      	b.n	800fe80 <ai_platform_outputs_get+0x26c>
 800fe82:	4a16      	ldr	r2, [pc, #88]	@ (800fedc <ai_platform_outputs_get+0x2c8>)
 800fe84:	2301      	movs	r3, #1
 800fe86:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800fe8a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d1fb      	bne.n	800fe8a <ai_platform_outputs_get+0x276>
 800fe92:	4b10      	ldr	r3, [pc, #64]	@ (800fed4 <ai_platform_outputs_get+0x2c0>)
 800fe94:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 800fe98:	4b0f      	ldr	r3, [pc, #60]	@ (800fed8 <ai_platform_outputs_get+0x2c4>)
 800fe9a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800fe9e:	429a      	cmp	r2, r3
 800fea0:	f43f aef3 	beq.w	800fc8a <ai_platform_outputs_get+0x76>
 800fea4:	e7fe      	b.n	800fea4 <ai_platform_outputs_get+0x290>
 800fea6:	4a0a      	ldr	r2, [pc, #40]	@ (800fed0 <ai_platform_outputs_get+0x2bc>)
 800fea8:	2301      	movs	r3, #1
 800feaa:	6093      	str	r3, [r2, #8]
 800feac:	6893      	ldr	r3, [r2, #8]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d1fc      	bne.n	800feac <ai_platform_outputs_get+0x298>
 800feb2:	4b08      	ldr	r3, [pc, #32]	@ (800fed4 <ai_platform_outputs_get+0x2c0>)
 800feb4:	6013      	str	r3, [r2, #0]
 800feb6:	4b08      	ldr	r3, [pc, #32]	@ (800fed8 <ai_platform_outputs_get+0x2c4>)
 800feb8:	6812      	ldr	r2, [r2, #0]
 800feba:	429a      	cmp	r2, r3
 800febc:	f43f aee5 	beq.w	800fc8a <ai_platform_outputs_get+0x76>
 800fec0:	e7fe      	b.n	800fec0 <ai_platform_outputs_get+0x2ac>
 800fec2:	bf00      	nop
 800fec4:	a1c00100 	.word	0xa1c00100
 800fec8:	e0042000 	.word	0xe0042000
 800fecc:	5c001000 	.word	0x5c001000
 800fed0:	40023000 	.word	0x40023000
 800fed4:	f407a5c2 	.word	0xf407a5c2
 800fed8:	b5e8b5cd 	.word	0xb5e8b5cd
 800fedc:	58024000 	.word	0x58024000
 800fee0:	4a0d      	ldr	r2, [pc, #52]	@ (800ff18 <ai_platform_outputs_get+0x304>)
 800fee2:	2301      	movs	r3, #1
 800fee4:	6093      	str	r3, [r2, #8]
 800fee6:	6893      	ldr	r3, [r2, #8]
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d1fc      	bne.n	800fee6 <ai_platform_outputs_get+0x2d2>
 800feec:	490b      	ldr	r1, [pc, #44]	@ (800ff1c <ai_platform_outputs_get+0x308>)
 800feee:	4b0c      	ldr	r3, [pc, #48]	@ (800ff20 <ai_platform_outputs_get+0x30c>)
 800fef0:	6011      	str	r1, [r2, #0]
 800fef2:	6812      	ldr	r2, [r2, #0]
 800fef4:	429a      	cmp	r2, r3
 800fef6:	f43f af76 	beq.w	800fde6 <ai_platform_outputs_get+0x1d2>
 800fefa:	e7fe      	b.n	800fefa <ai_platform_outputs_get+0x2e6>
 800fefc:	4a06      	ldr	r2, [pc, #24]	@ (800ff18 <ai_platform_outputs_get+0x304>)
 800fefe:	2301      	movs	r3, #1
 800ff00:	6093      	str	r3, [r2, #8]
 800ff02:	6893      	ldr	r3, [r2, #8]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d1fc      	bne.n	800ff02 <ai_platform_outputs_get+0x2ee>
 800ff08:	4b04      	ldr	r3, [pc, #16]	@ (800ff1c <ai_platform_outputs_get+0x308>)
 800ff0a:	6013      	str	r3, [r2, #0]
 800ff0c:	4b04      	ldr	r3, [pc, #16]	@ (800ff20 <ai_platform_outputs_get+0x30c>)
 800ff0e:	6812      	ldr	r2, [r2, #0]
 800ff10:	429a      	cmp	r2, r3
 800ff12:	f43f aeba 	beq.w	800fc8a <ai_platform_outputs_get+0x76>
 800ff16:	e7fe      	b.n	800ff16 <ai_platform_outputs_get+0x302>
 800ff18:	40023000 	.word	0x40023000
 800ff1c:	f407a5c2 	.word	0xf407a5c2
 800ff20:	b5e8b5cd 	.word	0xb5e8b5cd

0800ff24 <ai_platform_network_create>:
 800ff24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ff28:	b083      	sub	sp, #12
 800ff2a:	4604      	mov	r4, r0
 800ff2c:	4615      	mov	r5, r2
 800ff2e:	461e      	mov	r6, r3
 800ff30:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 800ff34:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 800ff38:	f7ff fb00 	bl	800f53c <_ai_platform_acquire_crc>
 800ff3c:	2800      	cmp	r0, #0
 800ff3e:	f000 80bd 	beq.w	80100bc <ai_platform_network_create+0x198>
 800ff42:	4ba5      	ldr	r3, [pc, #660]	@ (80101d8 <ai_platform_network_create+0x2b4>)
 800ff44:	f46f 6c8a 	mvn.w	ip, #1104	@ 0x450
 800ff48:	4601      	mov	r1, r0
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ff50:	eb03 020c 	add.w	r2, r3, ip
 800ff54:	2a01      	cmp	r2, #1
 800ff56:	f240 80a8 	bls.w	80100aa <ai_platform_network_create+0x186>
 800ff5a:	f240 4249 	movw	r2, #1097	@ 0x449
 800ff5e:	4293      	cmp	r3, r2
 800ff60:	f000 80a3 	beq.w	80100aa <ai_platform_network_create+0x186>
 800ff64:	4a9d      	ldr	r2, [pc, #628]	@ (80101dc <ai_platform_network_create+0x2b8>)
 800ff66:	6813      	ldr	r3, [r2, #0]
 800ff68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ff6c:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800ff70:	f000 80b9 	beq.w	80100e6 <ai_platform_network_create+0x1c2>
 800ff74:	6813      	ldr	r3, [r2, #0]
 800ff76:	f240 4c83 	movw	ip, #1155	@ 0x483
 800ff7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ff7e:	4563      	cmp	r3, ip
 800ff80:	f000 80a1 	beq.w	80100c6 <ai_platform_network_create+0x1a2>
 800ff84:	6813      	ldr	r3, [r2, #0]
 800ff86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ff8a:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 800ff8e:	f000 8153 	beq.w	8010238 <ai_platform_network_create+0x314>
 800ff92:	6813      	ldr	r3, [r2, #0]
 800ff94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	f040 808d 	bne.w	80100b8 <ai_platform_network_create+0x194>
 800ff9e:	4a90      	ldr	r2, [pc, #576]	@ (80101e0 <ai_platform_network_create+0x2bc>)
 800ffa0:	2318      	movs	r3, #24
 800ffa2:	6093      	str	r3, [r2, #8]
 800ffa4:	6893      	ldr	r3, [r2, #8]
 800ffa6:	2b18      	cmp	r3, #24
 800ffa8:	f040 8086 	bne.w	80100b8 <ai_platform_network_create+0x194>
 800ffac:	2301      	movs	r3, #1
 800ffae:	6093      	str	r3, [r2, #8]
 800ffb0:	6893      	ldr	r3, [r2, #8]
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d1fc      	bne.n	800ffb0 <ai_platform_network_create+0x8c>
 800ffb6:	4608      	mov	r0, r1
 800ffb8:	f7ff fac2 	bl	800f540 <_ai_platform_release_crc>
 800ffbc:	f7ff fabe 	bl	800f53c <_ai_platform_acquire_crc>
 800ffc0:	4b85      	ldr	r3, [pc, #532]	@ (80101d8 <ai_platform_network_create+0x2b4>)
 800ffc2:	f46f 628a 	mvn.w	r2, #1104	@ 0x450
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ffcc:	189a      	adds	r2, r3, r2
 800ffce:	2a01      	cmp	r2, #1
 800ffd0:	f240 809f 	bls.w	8010112 <ai_platform_network_create+0x1ee>
 800ffd4:	f240 4249 	movw	r2, #1097	@ 0x449
 800ffd8:	4293      	cmp	r3, r2
 800ffda:	f000 809a 	beq.w	8010112 <ai_platform_network_create+0x1ee>
 800ffde:	4a7f      	ldr	r2, [pc, #508]	@ (80101dc <ai_platform_network_create+0x2b8>)
 800ffe0:	6813      	ldr	r3, [r2, #0]
 800ffe2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ffe6:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800ffea:	f000 80a0 	beq.w	801012e <ai_platform_network_create+0x20a>
 800ffee:	6813      	ldr	r3, [r2, #0]
 800fff0:	f240 4183 	movw	r1, #1155	@ 0x483
 800fff4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fff8:	428b      	cmp	r3, r1
 800fffa:	f000 80bf 	beq.w	801017c <ai_platform_network_create+0x258>
 800fffe:	6813      	ldr	r3, [r2, #0]
 8010000:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010004:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 8010008:	f000 8123 	beq.w	8010252 <ai_platform_network_create+0x32e>
 801000c:	6813      	ldr	r3, [r2, #0]
 801000e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010012:	2b00      	cmp	r3, #0
 8010014:	f000 80c4 	beq.w	80101a0 <ai_platform_network_create+0x27c>
 8010018:	f7ff fa92 	bl	800f540 <_ai_platform_release_crc>
 801001c:	2c00      	cmp	r4, #0
 801001e:	f000 80aa 	beq.w	8010176 <ai_platform_network_create+0x252>
 8010022:	4b70      	ldr	r3, [pc, #448]	@ (80101e4 <ai_platform_network_create+0x2c0>)
 8010024:	602b      	str	r3, [r5, #0]
 8010026:	6025      	str	r5, [r4, #0]
 8010028:	f000 fef8 	bl	8010e1c <core_init>
 801002c:	2800      	cmp	r0, #0
 801002e:	f000 8090 	beq.w	8010152 <ai_platform_network_create+0x22e>
 8010032:	f7ff fa83 	bl	800f53c <_ai_platform_acquire_crc>
 8010036:	4b68      	ldr	r3, [pc, #416]	@ (80101d8 <ai_platform_network_create+0x2b4>)
 8010038:	f46f 618a 	mvn.w	r1, #1104	@ 0x450
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010042:	185a      	adds	r2, r3, r1
 8010044:	2a01      	cmp	r2, #1
 8010046:	f240 80b9 	bls.w	80101bc <ai_platform_network_create+0x298>
 801004a:	f240 4249 	movw	r2, #1097	@ 0x449
 801004e:	4293      	cmp	r3, r2
 8010050:	f000 80b4 	beq.w	80101bc <ai_platform_network_create+0x298>
 8010054:	4a61      	ldr	r2, [pc, #388]	@ (80101dc <ai_platform_network_create+0x2b8>)
 8010056:	6813      	ldr	r3, [r2, #0]
 8010058:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801005c:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 8010060:	f000 80c8 	beq.w	80101f4 <ai_platform_network_create+0x2d0>
 8010064:	6813      	ldr	r3, [r2, #0]
 8010066:	f240 4183 	movw	r1, #1155	@ 0x483
 801006a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801006e:	428b      	cmp	r3, r1
 8010070:	f000 8107 	beq.w	8010282 <ai_platform_network_create+0x35e>
 8010074:	6813      	ldr	r3, [r2, #0]
 8010076:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801007a:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 801007e:	f000 8111 	beq.w	80102a4 <ai_platform_network_create+0x380>
 8010082:	6813      	ldr	r3, [r2, #0]
 8010084:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010088:	2b00      	cmp	r3, #0
 801008a:	f040 80c3 	bne.w	8010214 <ai_platform_network_create+0x2f0>
 801008e:	4b54      	ldr	r3, [pc, #336]	@ (80101e0 <ai_platform_network_create+0x2bc>)
 8010090:	2201      	movs	r2, #1
 8010092:	609a      	str	r2, [r3, #8]
 8010094:	689a      	ldr	r2, [r3, #8]
 8010096:	2a00      	cmp	r2, #0
 8010098:	d1fc      	bne.n	8010094 <ai_platform_network_create+0x170>
 801009a:	4a53      	ldr	r2, [pc, #332]	@ (80101e8 <ai_platform_network_create+0x2c4>)
 801009c:	601a      	str	r2, [r3, #0]
 801009e:	681a      	ldr	r2, [r3, #0]
 80100a0:	4b52      	ldr	r3, [pc, #328]	@ (80101ec <ai_platform_network_create+0x2c8>)
 80100a2:	429a      	cmp	r2, r3
 80100a4:	f000 80b6 	beq.w	8010214 <ai_platform_network_create+0x2f0>
 80100a8:	e7fe      	b.n	80100a8 <ai_platform_network_create+0x184>
 80100aa:	4b4d      	ldr	r3, [pc, #308]	@ (80101e0 <ai_platform_network_create+0x2bc>)
 80100ac:	2218      	movs	r2, #24
 80100ae:	609a      	str	r2, [r3, #8]
 80100b0:	689a      	ldr	r2, [r3, #8]
 80100b2:	2a18      	cmp	r2, #24
 80100b4:	d027      	beq.n	8010106 <ai_platform_network_create+0x1e2>
 80100b6:	4608      	mov	r0, r1
 80100b8:	f7ff fa42 	bl	800f540 <_ai_platform_release_crc>
 80100bc:	f244 1033 	movw	r0, #16691	@ 0x4133
 80100c0:	b003      	add	sp, #12
 80100c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80100c6:	4a4a      	ldr	r2, [pc, #296]	@ (80101f0 <ai_platform_network_create+0x2cc>)
 80100c8:	2318      	movs	r3, #24
 80100ca:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80100ce:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80100d2:	2b18      	cmp	r3, #24
 80100d4:	d1f0      	bne.n	80100b8 <ai_platform_network_create+0x194>
 80100d6:	2301      	movs	r3, #1
 80100d8:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80100dc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d1fb      	bne.n	80100dc <ai_platform_network_create+0x1b8>
 80100e4:	e767      	b.n	800ffb6 <ai_platform_network_create+0x92>
 80100e6:	4a42      	ldr	r2, [pc, #264]	@ (80101f0 <ai_platform_network_create+0x2cc>)
 80100e8:	2318      	movs	r3, #24
 80100ea:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80100ee:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80100f2:	2b18      	cmp	r3, #24
 80100f4:	d1e0      	bne.n	80100b8 <ai_platform_network_create+0x194>
 80100f6:	2301      	movs	r3, #1
 80100f8:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80100fc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8010100:	2b00      	cmp	r3, #0
 8010102:	d1fb      	bne.n	80100fc <ai_platform_network_create+0x1d8>
 8010104:	e757      	b.n	800ffb6 <ai_platform_network_create+0x92>
 8010106:	2201      	movs	r2, #1
 8010108:	609a      	str	r2, [r3, #8]
 801010a:	689a      	ldr	r2, [r3, #8]
 801010c:	2a00      	cmp	r2, #0
 801010e:	d1fc      	bne.n	801010a <ai_platform_network_create+0x1e6>
 8010110:	e751      	b.n	800ffb6 <ai_platform_network_create+0x92>
 8010112:	4a33      	ldr	r2, [pc, #204]	@ (80101e0 <ai_platform_network_create+0x2bc>)
 8010114:	2301      	movs	r3, #1
 8010116:	6093      	str	r3, [r2, #8]
 8010118:	6891      	ldr	r1, [r2, #8]
 801011a:	2900      	cmp	r1, #0
 801011c:	d1fc      	bne.n	8010118 <ai_platform_network_create+0x1f4>
 801011e:	4b32      	ldr	r3, [pc, #200]	@ (80101e8 <ai_platform_network_create+0x2c4>)
 8010120:	6013      	str	r3, [r2, #0]
 8010122:	4b32      	ldr	r3, [pc, #200]	@ (80101ec <ai_platform_network_create+0x2c8>)
 8010124:	6812      	ldr	r2, [r2, #0]
 8010126:	429a      	cmp	r2, r3
 8010128:	f43f af76 	beq.w	8010018 <ai_platform_network_create+0xf4>
 801012c:	e7fe      	b.n	801012c <ai_platform_network_create+0x208>
 801012e:	4a30      	ldr	r2, [pc, #192]	@ (80101f0 <ai_platform_network_create+0x2cc>)
 8010130:	2301      	movs	r3, #1
 8010132:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8010136:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 801013a:	2b00      	cmp	r3, #0
 801013c:	d1fb      	bne.n	8010136 <ai_platform_network_create+0x212>
 801013e:	4b2a      	ldr	r3, [pc, #168]	@ (80101e8 <ai_platform_network_create+0x2c4>)
 8010140:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8010144:	4b29      	ldr	r3, [pc, #164]	@ (80101ec <ai_platform_network_create+0x2c8>)
 8010146:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 801014a:	429a      	cmp	r2, r3
 801014c:	f43f af64 	beq.w	8010018 <ai_platform_network_create+0xf4>
 8010150:	e7fe      	b.n	8010150 <ai_platform_network_create+0x22c>
 8010152:	f04f 0930 	mov.w	r9, #48	@ 0x30
 8010156:	2300      	movs	r3, #0
 8010158:	6023      	str	r3, [r4, #0]
 801015a:	2410      	movs	r4, #16
 801015c:	4642      	mov	r2, r8
 801015e:	4639      	mov	r1, r7
 8010160:	4630      	mov	r0, r6
 8010162:	f002 fa37 	bl	80125d4 <ai_version_get>
 8010166:	4603      	mov	r3, r0
 8010168:	2000      	movs	r0, #0
 801016a:	64ab      	str	r3, [r5, #72]	@ 0x48
 801016c:	f369 0007 	bfi	r0, r9, #0, #8
 8010170:	f364 201f 	bfi	r0, r4, #8, #24
 8010174:	e7a4      	b.n	80100c0 <ai_platform_network_create+0x19c>
 8010176:	f241 0010 	movw	r0, #4112	@ 0x1010
 801017a:	e7a1      	b.n	80100c0 <ai_platform_network_create+0x19c>
 801017c:	4a1c      	ldr	r2, [pc, #112]	@ (80101f0 <ai_platform_network_create+0x2cc>)
 801017e:	2301      	movs	r3, #1
 8010180:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8010184:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8010188:	2b00      	cmp	r3, #0
 801018a:	d1fb      	bne.n	8010184 <ai_platform_network_create+0x260>
 801018c:	4b16      	ldr	r3, [pc, #88]	@ (80101e8 <ai_platform_network_create+0x2c4>)
 801018e:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8010192:	4b16      	ldr	r3, [pc, #88]	@ (80101ec <ai_platform_network_create+0x2c8>)
 8010194:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8010198:	429a      	cmp	r2, r3
 801019a:	f43f af3d 	beq.w	8010018 <ai_platform_network_create+0xf4>
 801019e:	e7fe      	b.n	801019e <ai_platform_network_create+0x27a>
 80101a0:	4a0f      	ldr	r2, [pc, #60]	@ (80101e0 <ai_platform_network_create+0x2bc>)
 80101a2:	2301      	movs	r3, #1
 80101a4:	6093      	str	r3, [r2, #8]
 80101a6:	6893      	ldr	r3, [r2, #8]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d1fc      	bne.n	80101a6 <ai_platform_network_create+0x282>
 80101ac:	4b0e      	ldr	r3, [pc, #56]	@ (80101e8 <ai_platform_network_create+0x2c4>)
 80101ae:	6013      	str	r3, [r2, #0]
 80101b0:	4b0e      	ldr	r3, [pc, #56]	@ (80101ec <ai_platform_network_create+0x2c8>)
 80101b2:	6812      	ldr	r2, [r2, #0]
 80101b4:	429a      	cmp	r2, r3
 80101b6:	f43f af2f 	beq.w	8010018 <ai_platform_network_create+0xf4>
 80101ba:	e7fe      	b.n	80101ba <ai_platform_network_create+0x296>
 80101bc:	4a08      	ldr	r2, [pc, #32]	@ (80101e0 <ai_platform_network_create+0x2bc>)
 80101be:	2301      	movs	r3, #1
 80101c0:	6093      	str	r3, [r2, #8]
 80101c2:	6893      	ldr	r3, [r2, #8]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d1fc      	bne.n	80101c2 <ai_platform_network_create+0x29e>
 80101c8:	4b07      	ldr	r3, [pc, #28]	@ (80101e8 <ai_platform_network_create+0x2c4>)
 80101ca:	6013      	str	r3, [r2, #0]
 80101cc:	4b07      	ldr	r3, [pc, #28]	@ (80101ec <ai_platform_network_create+0x2c8>)
 80101ce:	6812      	ldr	r2, [r2, #0]
 80101d0:	429a      	cmp	r2, r3
 80101d2:	d01f      	beq.n	8010214 <ai_platform_network_create+0x2f0>
 80101d4:	e7fe      	b.n	80101d4 <ai_platform_network_create+0x2b0>
 80101d6:	bf00      	nop
 80101d8:	e0042000 	.word	0xe0042000
 80101dc:	5c001000 	.word	0x5c001000
 80101e0:	40023000 	.word	0x40023000
 80101e4:	a1c00100 	.word	0xa1c00100
 80101e8:	f407a5c2 	.word	0xf407a5c2
 80101ec:	b5e8b5cd 	.word	0xb5e8b5cd
 80101f0:	58024000 	.word	0x58024000
 80101f4:	4a33      	ldr	r2, [pc, #204]	@ (80102c4 <ai_platform_network_create+0x3a0>)
 80101f6:	2301      	movs	r3, #1
 80101f8:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80101fc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8010200:	2b00      	cmp	r3, #0
 8010202:	d1fb      	bne.n	80101fc <ai_platform_network_create+0x2d8>
 8010204:	4b30      	ldr	r3, [pc, #192]	@ (80102c8 <ai_platform_network_create+0x3a4>)
 8010206:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 801020a:	4b30      	ldr	r3, [pc, #192]	@ (80102cc <ai_platform_network_create+0x3a8>)
 801020c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8010210:	429a      	cmp	r2, r3
 8010212:	d12c      	bne.n	801026e <ai_platform_network_create+0x34a>
 8010214:	f7ff f994 	bl	800f540 <_ai_platform_release_crc>
 8010218:	2200      	movs	r2, #0
 801021a:	4639      	mov	r1, r7
 801021c:	4630      	mov	r0, r6
 801021e:	f002 f9d9 	bl	80125d4 <ai_version_get>
 8010222:	4681      	mov	r9, r0
 8010224:	2200      	movs	r2, #0
 8010226:	2105      	movs	r1, #5
 8010228:	2001      	movs	r0, #1
 801022a:	f002 f9d3 	bl	80125d4 <ai_version_get>
 801022e:	4581      	cmp	r9, r0
 8010230:	d01e      	beq.n	8010270 <ai_platform_network_create+0x34c>
 8010232:	f04f 0901 	mov.w	r9, #1
 8010236:	e78e      	b.n	8010156 <ai_platform_network_create+0x232>
 8010238:	4b25      	ldr	r3, [pc, #148]	@ (80102d0 <ai_platform_network_create+0x3ac>)
 801023a:	2218      	movs	r2, #24
 801023c:	609a      	str	r2, [r3, #8]
 801023e:	689a      	ldr	r2, [r3, #8]
 8010240:	2a18      	cmp	r2, #24
 8010242:	f47f af39 	bne.w	80100b8 <ai_platform_network_create+0x194>
 8010246:	2201      	movs	r2, #1
 8010248:	609a      	str	r2, [r3, #8]
 801024a:	689a      	ldr	r2, [r3, #8]
 801024c:	2a00      	cmp	r2, #0
 801024e:	d1fc      	bne.n	801024a <ai_platform_network_create+0x326>
 8010250:	e6b1      	b.n	800ffb6 <ai_platform_network_create+0x92>
 8010252:	4a1f      	ldr	r2, [pc, #124]	@ (80102d0 <ai_platform_network_create+0x3ac>)
 8010254:	2301      	movs	r3, #1
 8010256:	6093      	str	r3, [r2, #8]
 8010258:	6893      	ldr	r3, [r2, #8]
 801025a:	2b00      	cmp	r3, #0
 801025c:	d1fc      	bne.n	8010258 <ai_platform_network_create+0x334>
 801025e:	4b1a      	ldr	r3, [pc, #104]	@ (80102c8 <ai_platform_network_create+0x3a4>)
 8010260:	6013      	str	r3, [r2, #0]
 8010262:	4b1a      	ldr	r3, [pc, #104]	@ (80102cc <ai_platform_network_create+0x3a8>)
 8010264:	6812      	ldr	r2, [r2, #0]
 8010266:	429a      	cmp	r2, r3
 8010268:	f43f aed6 	beq.w	8010018 <ai_platform_network_create+0xf4>
 801026c:	e7fe      	b.n	801026c <ai_platform_network_create+0x348>
 801026e:	e7fe      	b.n	801026e <ai_platform_network_create+0x34a>
 8010270:	4b18      	ldr	r3, [pc, #96]	@ (80102d4 <ai_platform_network_create+0x3b0>)
 8010272:	a801      	add	r0, sp, #4
 8010274:	9301      	str	r3, [sp, #4]
 8010276:	f000 fde5 	bl	8010e44 <ai_check_custom_types>
 801027a:	b300      	cbz	r0, 80102be <ai_platform_network_create+0x39a>
 801027c:	2400      	movs	r4, #0
 801027e:	46a1      	mov	r9, r4
 8010280:	e76c      	b.n	801015c <ai_platform_network_create+0x238>
 8010282:	4b10      	ldr	r3, [pc, #64]	@ (80102c4 <ai_platform_network_create+0x3a0>)
 8010284:	2201      	movs	r2, #1
 8010286:	f8c3 2c08 	str.w	r2, [r3, #3080]	@ 0xc08
 801028a:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	@ 0xc08
 801028e:	2a00      	cmp	r2, #0
 8010290:	d1fb      	bne.n	801028a <ai_platform_network_create+0x366>
 8010292:	4a0d      	ldr	r2, [pc, #52]	@ (80102c8 <ai_platform_network_create+0x3a4>)
 8010294:	f8c3 2c00 	str.w	r2, [r3, #3072]	@ 0xc00
 8010298:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	@ 0xc00
 801029c:	4b0b      	ldr	r3, [pc, #44]	@ (80102cc <ai_platform_network_create+0x3a8>)
 801029e:	429a      	cmp	r2, r3
 80102a0:	d0b8      	beq.n	8010214 <ai_platform_network_create+0x2f0>
 80102a2:	e7fe      	b.n	80102a2 <ai_platform_network_create+0x37e>
 80102a4:	4b0a      	ldr	r3, [pc, #40]	@ (80102d0 <ai_platform_network_create+0x3ac>)
 80102a6:	2201      	movs	r2, #1
 80102a8:	609a      	str	r2, [r3, #8]
 80102aa:	689a      	ldr	r2, [r3, #8]
 80102ac:	2a00      	cmp	r2, #0
 80102ae:	d1fc      	bne.n	80102aa <ai_platform_network_create+0x386>
 80102b0:	4a05      	ldr	r2, [pc, #20]	@ (80102c8 <ai_platform_network_create+0x3a4>)
 80102b2:	601a      	str	r2, [r3, #0]
 80102b4:	681a      	ldr	r2, [r3, #0]
 80102b6:	4b05      	ldr	r3, [pc, #20]	@ (80102cc <ai_platform_network_create+0x3a8>)
 80102b8:	429a      	cmp	r2, r3
 80102ba:	d0ab      	beq.n	8010214 <ai_platform_network_create+0x2f0>
 80102bc:	e7fe      	b.n	80102bc <ai_platform_network_create+0x398>
 80102be:	f04f 0902 	mov.w	r9, #2
 80102c2:	e748      	b.n	8010156 <ai_platform_network_create+0x232>
 80102c4:	58024000 	.word	0x58024000
 80102c8:	f407a5c2 	.word	0xf407a5c2
 80102cc:	b5e8b5cd 	.word	0xb5e8b5cd
 80102d0:	40023000 	.word	0x40023000
 80102d4:	84048403 	.word	0x84048403

080102d8 <ai_platform_network_init>:
 80102d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80102dc:	2800      	cmp	r0, #0
 80102de:	d052      	beq.n	8010386 <ai_platform_network_init+0xae>
 80102e0:	4bab      	ldr	r3, [pc, #684]	@ (8010590 <ai_platform_network_init+0x2b8>)
 80102e2:	4604      	mov	r4, r0
 80102e4:	6802      	ldr	r2, [r0, #0]
 80102e6:	429a      	cmp	r2, r3
 80102e8:	d14d      	bne.n	8010386 <ai_platform_network_init+0xae>
 80102ea:	460d      	mov	r5, r1
 80102ec:	f7ff f926 	bl	800f53c <_ai_platform_acquire_crc>
 80102f0:	4ba8      	ldr	r3, [pc, #672]	@ (8010594 <ai_platform_network_init+0x2bc>)
 80102f2:	f46f 628a 	mvn.w	r2, #1104	@ 0x450
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80102fc:	189a      	adds	r2, r3, r2
 80102fe:	2a01      	cmp	r2, #1
 8010300:	f240 809b 	bls.w	801043a <ai_platform_network_init+0x162>
 8010304:	f240 4249 	movw	r2, #1097	@ 0x449
 8010308:	4293      	cmp	r3, r2
 801030a:	f000 8096 	beq.w	801043a <ai_platform_network_init+0x162>
 801030e:	4aa2      	ldr	r2, [pc, #648]	@ (8010598 <ai_platform_network_init+0x2c0>)
 8010310:	6813      	ldr	r3, [r2, #0]
 8010312:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010316:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 801031a:	f000 809d 	beq.w	8010458 <ai_platform_network_init+0x180>
 801031e:	6813      	ldr	r3, [r2, #0]
 8010320:	f240 4183 	movw	r1, #1155	@ 0x483
 8010324:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010328:	428b      	cmp	r3, r1
 801032a:	f000 80e4 	beq.w	80104f6 <ai_platform_network_init+0x21e>
 801032e:	6813      	ldr	r3, [r2, #0]
 8010330:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010334:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 8010338:	f000 811b 	beq.w	8010572 <ai_platform_network_init+0x29a>
 801033c:	6813      	ldr	r3, [r2, #0]
 801033e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010342:	2b00      	cmp	r3, #0
 8010344:	f000 80f9 	beq.w	801053a <ai_platform_network_init+0x262>
 8010348:	f7ff f8fa 	bl	800f540 <_ai_platform_release_crc>
 801034c:	2d00      	cmp	r5, #0
 801034e:	f000 8147 	beq.w	80105e0 <ai_platform_network_init+0x308>
 8010352:	4b92      	ldr	r3, [pc, #584]	@ (801059c <ai_platform_network_init+0x2c4>)
 8010354:	682a      	ldr	r2, [r5, #0]
 8010356:	429a      	cmp	r2, r3
 8010358:	f040 8090 	bne.w	801047c <ai_platform_network_init+0x1a4>
 801035c:	692b      	ldr	r3, [r5, #16]
 801035e:	89ae      	ldrh	r6, [r5, #12]
 8010360:	f8b5 c00e 	ldrh.w	ip, [r5, #14]
 8010364:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 8010368:	62a3      	str	r3, [r4, #40]	@ 0x28
 801036a:	e9c4 1207 	strd	r1, r2, [r4, #28]
 801036e:	2303      	movs	r3, #3
 8010370:	84a6      	strh	r6, [r4, #36]	@ 0x24
 8010372:	4626      	mov	r6, r4
 8010374:	4620      	mov	r0, r4
 8010376:	f8a4 c026 	strh.w	ip, [r4, #38]	@ 0x26
 801037a:	60e3      	str	r3, [r4, #12]
 801037c:	f000 fd8a 	bl	8010e94 <ai_layers_init_all>
 8010380:	4630      	mov	r0, r6
 8010382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010386:	f7ff f8d9 	bl	800f53c <_ai_platform_acquire_crc>
 801038a:	4b82      	ldr	r3, [pc, #520]	@ (8010594 <ai_platform_network_init+0x2bc>)
 801038c:	f46f 618a 	mvn.w	r1, #1104	@ 0x450
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010396:	185a      	adds	r2, r3, r1
 8010398:	2a01      	cmp	r2, #1
 801039a:	d92b      	bls.n	80103f4 <ai_platform_network_init+0x11c>
 801039c:	f240 4249 	movw	r2, #1097	@ 0x449
 80103a0:	4293      	cmp	r3, r2
 80103a2:	d027      	beq.n	80103f4 <ai_platform_network_init+0x11c>
 80103a4:	4a7c      	ldr	r2, [pc, #496]	@ (8010598 <ai_platform_network_init+0x2c0>)
 80103a6:	6813      	ldr	r3, [r2, #0]
 80103a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80103ac:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 80103b0:	d02d      	beq.n	801040e <ai_platform_network_init+0x136>
 80103b2:	6813      	ldr	r3, [r2, #0]
 80103b4:	f240 4183 	movw	r1, #1155	@ 0x483
 80103b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80103bc:	428b      	cmp	r3, r1
 80103be:	f000 8089 	beq.w	80104d4 <ai_platform_network_init+0x1fc>
 80103c2:	6813      	ldr	r3, [r2, #0]
 80103c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80103c8:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 80103cc:	f000 80c3 	beq.w	8010556 <ai_platform_network_init+0x27e>
 80103d0:	6813      	ldr	r3, [r2, #0]
 80103d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d129      	bne.n	801042e <ai_platform_network_init+0x156>
 80103da:	4a71      	ldr	r2, [pc, #452]	@ (80105a0 <ai_platform_network_init+0x2c8>)
 80103dc:	2301      	movs	r3, #1
 80103de:	6093      	str	r3, [r2, #8]
 80103e0:	6893      	ldr	r3, [r2, #8]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d1fc      	bne.n	80103e0 <ai_platform_network_init+0x108>
 80103e6:	496f      	ldr	r1, [pc, #444]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 80103e8:	4b6f      	ldr	r3, [pc, #444]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 80103ea:	6011      	str	r1, [r2, #0]
 80103ec:	6812      	ldr	r2, [r2, #0]
 80103ee:	429a      	cmp	r2, r3
 80103f0:	d01d      	beq.n	801042e <ai_platform_network_init+0x156>
 80103f2:	e7fe      	b.n	80103f2 <ai_platform_network_init+0x11a>
 80103f4:	4a6a      	ldr	r2, [pc, #424]	@ (80105a0 <ai_platform_network_init+0x2c8>)
 80103f6:	2301      	movs	r3, #1
 80103f8:	6093      	str	r3, [r2, #8]
 80103fa:	6893      	ldr	r3, [r2, #8]
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d1fc      	bne.n	80103fa <ai_platform_network_init+0x122>
 8010400:	4968      	ldr	r1, [pc, #416]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 8010402:	4b69      	ldr	r3, [pc, #420]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 8010404:	6011      	str	r1, [r2, #0]
 8010406:	6812      	ldr	r2, [r2, #0]
 8010408:	429a      	cmp	r2, r3
 801040a:	d010      	beq.n	801042e <ai_platform_network_init+0x156>
 801040c:	e7fe      	b.n	801040c <ai_platform_network_init+0x134>
 801040e:	4a67      	ldr	r2, [pc, #412]	@ (80105ac <ai_platform_network_init+0x2d4>)
 8010410:	2301      	movs	r3, #1
 8010412:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8010416:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 801041a:	2b00      	cmp	r3, #0
 801041c:	d1fb      	bne.n	8010416 <ai_platform_network_init+0x13e>
 801041e:	4961      	ldr	r1, [pc, #388]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 8010420:	4b61      	ldr	r3, [pc, #388]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 8010422:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 8010426:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 801042a:	429a      	cmp	r2, r3
 801042c:	d113      	bne.n	8010456 <ai_platform_network_init+0x17e>
 801042e:	2600      	movs	r6, #0
 8010430:	f7ff f886 	bl	800f540 <_ai_platform_release_crc>
 8010434:	4630      	mov	r0, r6
 8010436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801043a:	4a59      	ldr	r2, [pc, #356]	@ (80105a0 <ai_platform_network_init+0x2c8>)
 801043c:	2301      	movs	r3, #1
 801043e:	6093      	str	r3, [r2, #8]
 8010440:	6893      	ldr	r3, [r2, #8]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d1fc      	bne.n	8010440 <ai_platform_network_init+0x168>
 8010446:	4b57      	ldr	r3, [pc, #348]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 8010448:	6013      	str	r3, [r2, #0]
 801044a:	4b57      	ldr	r3, [pc, #348]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 801044c:	6812      	ldr	r2, [r2, #0]
 801044e:	429a      	cmp	r2, r3
 8010450:	f43f af7a 	beq.w	8010348 <ai_platform_network_init+0x70>
 8010454:	e7fe      	b.n	8010454 <ai_platform_network_init+0x17c>
 8010456:	e7fe      	b.n	8010456 <ai_platform_network_init+0x17e>
 8010458:	4a54      	ldr	r2, [pc, #336]	@ (80105ac <ai_platform_network_init+0x2d4>)
 801045a:	2301      	movs	r3, #1
 801045c:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8010460:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8010464:	2b00      	cmp	r3, #0
 8010466:	d1fb      	bne.n	8010460 <ai_platform_network_init+0x188>
 8010468:	4b4e      	ldr	r3, [pc, #312]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 801046a:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 801046e:	4b4e      	ldr	r3, [pc, #312]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 8010470:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8010474:	429a      	cmp	r2, r3
 8010476:	f43f af67 	beq.w	8010348 <ai_platform_network_init+0x70>
 801047a:	e7fe      	b.n	801047a <ai_platform_network_init+0x1a2>
 801047c:	2101      	movs	r1, #1
 801047e:	4628      	mov	r0, r5
 8010480:	f105 081c 	add.w	r8, r5, #28
 8010484:	686e      	ldr	r6, [r5, #4]
 8010486:	f7ff f80b 	bl	800f4a0 <ai_buffer_get_size>
 801048a:	4607      	mov	r7, r0
 801048c:	2101      	movs	r1, #1
 801048e:	4640      	mov	r0, r8
 8010490:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8010494:	f7ff f804 	bl	800f4a0 <ai_buffer_get_size>
 8010498:	2f00      	cmp	r7, #0
 801049a:	d13e      	bne.n	801051a <ai_platform_network_init+0x242>
 801049c:	2800      	cmp	r0, #0
 801049e:	f000 808e 	beq.w	80105be <ai_platform_network_init+0x2e6>
 80104a2:	f1b9 0f00 	cmp.w	r9, #0
 80104a6:	f000 8094 	beq.w	80105d2 <ai_platform_network_init+0x2fa>
 80104aa:	f04f 0c01 	mov.w	ip, #1
 80104ae:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 80104b0:	2600      	movs	r6, #0
 80104b2:	83e7      	strh	r7, [r4, #30]
 80104b4:	4563      	cmp	r3, ip
 80104b6:	83a6      	strh	r6, [r4, #28]
 80104b8:	d37a      	bcc.n	80105b0 <ai_platform_network_init+0x2d8>
 80104ba:	f1bc 0f00 	cmp.w	ip, #0
 80104be:	f000 809c 	beq.w	80105fa <ai_platform_network_init+0x322>
 80104c2:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80104c4:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 80104c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80104ca:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 80104ce:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80104d2:	e74c      	b.n	801036e <ai_platform_network_init+0x96>
 80104d4:	4a35      	ldr	r2, [pc, #212]	@ (80105ac <ai_platform_network_init+0x2d4>)
 80104d6:	2301      	movs	r3, #1
 80104d8:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80104dc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d1fb      	bne.n	80104dc <ai_platform_network_init+0x204>
 80104e4:	492f      	ldr	r1, [pc, #188]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 80104e6:	4b30      	ldr	r3, [pc, #192]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 80104e8:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 80104ec:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80104f0:	429a      	cmp	r2, r3
 80104f2:	d09c      	beq.n	801042e <ai_platform_network_init+0x156>
 80104f4:	e7fe      	b.n	80104f4 <ai_platform_network_init+0x21c>
 80104f6:	4a2d      	ldr	r2, [pc, #180]	@ (80105ac <ai_platform_network_init+0x2d4>)
 80104f8:	2301      	movs	r3, #1
 80104fa:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80104fe:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8010502:	2b00      	cmp	r3, #0
 8010504:	d1fb      	bne.n	80104fe <ai_platform_network_init+0x226>
 8010506:	4b27      	ldr	r3, [pc, #156]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 8010508:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 801050c:	4b26      	ldr	r3, [pc, #152]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 801050e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8010512:	429a      	cmp	r2, r3
 8010514:	f43f af18 	beq.w	8010348 <ai_platform_network_init+0x70>
 8010518:	e7fe      	b.n	8010518 <ai_platform_network_init+0x240>
 801051a:	2800      	cmp	r0, #0
 801051c:	d153      	bne.n	80105c6 <ai_platform_network_init+0x2ee>
 801051e:	4680      	mov	r8, r0
 8010520:	4684      	mov	ip, r0
 8010522:	2e00      	cmp	r6, #0
 8010524:	d063      	beq.n	80105ee <ai_platform_network_init+0x316>
 8010526:	8be6      	ldrh	r6, [r4, #30]
 8010528:	2e00      	cmp	r6, #0
 801052a:	d168      	bne.n	80105fe <ai_platform_network_init+0x326>
 801052c:	2212      	movs	r2, #18
 801052e:	2116      	movs	r1, #22
 8010530:	f104 0010 	add.w	r0, r4, #16
 8010534:	f000 fc7a 	bl	8010e2c <core_set_error>
 8010538:	e77c      	b.n	8010434 <ai_platform_network_init+0x15c>
 801053a:	4a19      	ldr	r2, [pc, #100]	@ (80105a0 <ai_platform_network_init+0x2c8>)
 801053c:	2301      	movs	r3, #1
 801053e:	6093      	str	r3, [r2, #8]
 8010540:	6893      	ldr	r3, [r2, #8]
 8010542:	2b00      	cmp	r3, #0
 8010544:	d1fc      	bne.n	8010540 <ai_platform_network_init+0x268>
 8010546:	4b17      	ldr	r3, [pc, #92]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 8010548:	6013      	str	r3, [r2, #0]
 801054a:	4b17      	ldr	r3, [pc, #92]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 801054c:	6812      	ldr	r2, [r2, #0]
 801054e:	429a      	cmp	r2, r3
 8010550:	f43f aefa 	beq.w	8010348 <ai_platform_network_init+0x70>
 8010554:	e7fe      	b.n	8010554 <ai_platform_network_init+0x27c>
 8010556:	4a12      	ldr	r2, [pc, #72]	@ (80105a0 <ai_platform_network_init+0x2c8>)
 8010558:	2301      	movs	r3, #1
 801055a:	6093      	str	r3, [r2, #8]
 801055c:	6893      	ldr	r3, [r2, #8]
 801055e:	2b00      	cmp	r3, #0
 8010560:	d1fc      	bne.n	801055c <ai_platform_network_init+0x284>
 8010562:	4910      	ldr	r1, [pc, #64]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 8010564:	4b10      	ldr	r3, [pc, #64]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 8010566:	6011      	str	r1, [r2, #0]
 8010568:	6812      	ldr	r2, [r2, #0]
 801056a:	429a      	cmp	r2, r3
 801056c:	f43f af5f 	beq.w	801042e <ai_platform_network_init+0x156>
 8010570:	e7fe      	b.n	8010570 <ai_platform_network_init+0x298>
 8010572:	4a0b      	ldr	r2, [pc, #44]	@ (80105a0 <ai_platform_network_init+0x2c8>)
 8010574:	2301      	movs	r3, #1
 8010576:	6093      	str	r3, [r2, #8]
 8010578:	6893      	ldr	r3, [r2, #8]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d1fc      	bne.n	8010578 <ai_platform_network_init+0x2a0>
 801057e:	4b09      	ldr	r3, [pc, #36]	@ (80105a4 <ai_platform_network_init+0x2cc>)
 8010580:	6013      	str	r3, [r2, #0]
 8010582:	4b09      	ldr	r3, [pc, #36]	@ (80105a8 <ai_platform_network_init+0x2d0>)
 8010584:	6812      	ldr	r2, [r2, #0]
 8010586:	429a      	cmp	r2, r3
 8010588:	f43f aede 	beq.w	8010348 <ai_platform_network_init+0x70>
 801058c:	e7fe      	b.n	801058c <ai_platform_network_init+0x2b4>
 801058e:	bf00      	nop
 8010590:	a1c00100 	.word	0xa1c00100
 8010594:	e0042000 	.word	0xe0042000
 8010598:	5c001000 	.word	0x5c001000
 801059c:	a1facade 	.word	0xa1facade
 80105a0:	40023000 	.word	0x40023000
 80105a4:	f407a5c2 	.word	0xf407a5c2
 80105a8:	b5e8b5cd 	.word	0xb5e8b5cd
 80105ac:	58024000 	.word	0x58024000
 80105b0:	2213      	movs	r2, #19
 80105b2:	2116      	movs	r1, #22
 80105b4:	f104 0010 	add.w	r0, r4, #16
 80105b8:	f000 fc38 	bl	8010e2c <core_set_error>
 80105bc:	e73a      	b.n	8010434 <ai_platform_network_init+0x15c>
 80105be:	4607      	mov	r7, r0
 80105c0:	4680      	mov	r8, r0
 80105c2:	4684      	mov	ip, r0
 80105c4:	e773      	b.n	80104ae <ai_platform_network_init+0x1d6>
 80105c6:	f1b9 0f00 	cmp.w	r9, #0
 80105ca:	d002      	beq.n	80105d2 <ai_platform_network_init+0x2fa>
 80105cc:	f04f 0c01 	mov.w	ip, #1
 80105d0:	e7a7      	b.n	8010522 <ai_platform_network_init+0x24a>
 80105d2:	2110      	movs	r1, #16
 80105d4:	2213      	movs	r2, #19
 80105d6:	2600      	movs	r6, #0
 80105d8:	1860      	adds	r0, r4, r1
 80105da:	f000 fc27 	bl	8010e2c <core_set_error>
 80105de:	e729      	b.n	8010434 <ai_platform_network_init+0x15c>
 80105e0:	2110      	movs	r1, #16
 80105e2:	2211      	movs	r2, #17
 80105e4:	462e      	mov	r6, r5
 80105e6:	1860      	adds	r0, r4, r1
 80105e8:	f000 fc20 	bl	8010e2c <core_set_error>
 80105ec:	e722      	b.n	8010434 <ai_platform_network_init+0x15c>
 80105ee:	2110      	movs	r1, #16
 80105f0:	2212      	movs	r2, #18
 80105f2:	1860      	adds	r0, r4, r1
 80105f4:	f000 fc1a 	bl	8010e2c <core_set_error>
 80105f8:	e71c      	b.n	8010434 <ai_platform_network_init+0x15c>
 80105fa:	4666      	mov	r6, ip
 80105fc:	e6b7      	b.n	801036e <ai_platform_network_init+0x96>
 80105fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010600:	6a26      	ldr	r6, [r4, #32]
 8010602:	2701      	movs	r7, #1
 8010604:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8010606:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801060a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 801060e:	e74e      	b.n	80104ae <ai_platform_network_init+0x1d6>

08010610 <ai_platform_network_post_init>:
 8010610:	b538      	push	{r3, r4, r5, lr}
 8010612:	2800      	cmp	r0, #0
 8010614:	d04e      	beq.n	80106b4 <ai_platform_network_post_init+0xa4>
 8010616:	4b8c      	ldr	r3, [pc, #560]	@ (8010848 <ai_platform_network_post_init+0x238>)
 8010618:	4604      	mov	r4, r0
 801061a:	6802      	ldr	r2, [r0, #0]
 801061c:	429a      	cmp	r2, r3
 801061e:	d149      	bne.n	80106b4 <ai_platform_network_post_init+0xa4>
 8010620:	f7fe ff8c 	bl	800f53c <_ai_platform_acquire_crc>
 8010624:	4b89      	ldr	r3, [pc, #548]	@ (801084c <ai_platform_network_post_init+0x23c>)
 8010626:	f46f 628a 	mvn.w	r2, #1104	@ 0x450
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010630:	189a      	adds	r2, r3, r2
 8010632:	2a01      	cmp	r2, #1
 8010634:	f240 8095 	bls.w	8010762 <ai_platform_network_post_init+0x152>
 8010638:	f240 4249 	movw	r2, #1097	@ 0x449
 801063c:	4293      	cmp	r3, r2
 801063e:	f000 8090 	beq.w	8010762 <ai_platform_network_post_init+0x152>
 8010642:	4a83      	ldr	r2, [pc, #524]	@ (8010850 <ai_platform_network_post_init+0x240>)
 8010644:	6813      	ldr	r3, [r2, #0]
 8010646:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801064a:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 801064e:	f000 8096 	beq.w	801077e <ai_platform_network_post_init+0x16e>
 8010652:	6813      	ldr	r3, [r2, #0]
 8010654:	f240 4183 	movw	r1, #1155	@ 0x483
 8010658:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801065c:	428b      	cmp	r3, r1
 801065e:	f000 80b8 	beq.w	80107d2 <ai_platform_network_post_init+0x1c2>
 8010662:	6813      	ldr	r3, [r2, #0]
 8010664:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010668:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 801066c:	f000 80de 	beq.w	801082c <ai_platform_network_post_init+0x21c>
 8010670:	6813      	ldr	r3, [r2, #0]
 8010672:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010676:	2b00      	cmp	r3, #0
 8010678:	f000 80bd 	beq.w	80107f6 <ai_platform_network_post_init+0x1e6>
 801067c:	f7fe ff60 	bl	800f540 <_ai_platform_release_crc>
 8010680:	68e3      	ldr	r3, [r4, #12]
 8010682:	f013 0502 	ands.w	r5, r3, #2
 8010686:	f000 808c 	beq.w	80107a2 <ai_platform_network_post_init+0x192>
 801068a:	4620      	mov	r0, r4
 801068c:	f000 fc10 	bl	8010eb0 <ai_layers_post_init_all>
 8010690:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8010692:	b16b      	cbz	r3, 80106b0 <ai_platform_network_post_init+0xa0>
 8010694:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8010696:	e007      	b.n	80106a8 <ai_platform_network_post_init+0x98>
 8010698:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	@ 0x3c
 801069c:	4798      	blx	r3
 801069e:	692b      	ldr	r3, [r5, #16]
 80106a0:	b133      	cbz	r3, 80106b0 <ai_platform_network_post_init+0xa0>
 80106a2:	42ab      	cmp	r3, r5
 80106a4:	461d      	mov	r5, r3
 80106a6:	d003      	beq.n	80106b0 <ai_platform_network_post_init+0xa0>
 80106a8:	4629      	mov	r1, r5
 80106aa:	2000      	movs	r0, #0
 80106ac:	2d00      	cmp	r5, #0
 80106ae:	d1f3      	bne.n	8010698 <ai_platform_network_post_init+0x88>
 80106b0:	2001      	movs	r0, #1
 80106b2:	bd38      	pop	{r3, r4, r5, pc}
 80106b4:	f7fe ff42 	bl	800f53c <_ai_platform_acquire_crc>
 80106b8:	4b64      	ldr	r3, [pc, #400]	@ (801084c <ai_platform_network_post_init+0x23c>)
 80106ba:	f46f 618a 	mvn.w	r1, #1104	@ 0x450
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80106c4:	185a      	adds	r2, r3, r1
 80106c6:	2a01      	cmp	r2, #1
 80106c8:	d92a      	bls.n	8010720 <ai_platform_network_post_init+0x110>
 80106ca:	f240 4249 	movw	r2, #1097	@ 0x449
 80106ce:	4293      	cmp	r3, r2
 80106d0:	d026      	beq.n	8010720 <ai_platform_network_post_init+0x110>
 80106d2:	4a5f      	ldr	r2, [pc, #380]	@ (8010850 <ai_platform_network_post_init+0x240>)
 80106d4:	6813      	ldr	r3, [r2, #0]
 80106d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80106da:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 80106de:	d02c      	beq.n	801073a <ai_platform_network_post_init+0x12a>
 80106e0:	6813      	ldr	r3, [r2, #0]
 80106e2:	f240 4183 	movw	r1, #1155	@ 0x483
 80106e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80106ea:	428b      	cmp	r3, r1
 80106ec:	d060      	beq.n	80107b0 <ai_platform_network_post_init+0x1a0>
 80106ee:	6813      	ldr	r3, [r2, #0]
 80106f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80106f4:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 80106f8:	f000 808b 	beq.w	8010812 <ai_platform_network_post_init+0x202>
 80106fc:	6813      	ldr	r3, [r2, #0]
 80106fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010702:	2b00      	cmp	r3, #0
 8010704:	d129      	bne.n	801075a <ai_platform_network_post_init+0x14a>
 8010706:	4a53      	ldr	r2, [pc, #332]	@ (8010854 <ai_platform_network_post_init+0x244>)
 8010708:	2301      	movs	r3, #1
 801070a:	6093      	str	r3, [r2, #8]
 801070c:	6893      	ldr	r3, [r2, #8]
 801070e:	2b00      	cmp	r3, #0
 8010710:	d1fc      	bne.n	801070c <ai_platform_network_post_init+0xfc>
 8010712:	4951      	ldr	r1, [pc, #324]	@ (8010858 <ai_platform_network_post_init+0x248>)
 8010714:	4b51      	ldr	r3, [pc, #324]	@ (801085c <ai_platform_network_post_init+0x24c>)
 8010716:	6011      	str	r1, [r2, #0]
 8010718:	6812      	ldr	r2, [r2, #0]
 801071a:	429a      	cmp	r2, r3
 801071c:	d01d      	beq.n	801075a <ai_platform_network_post_init+0x14a>
 801071e:	e7fe      	b.n	801071e <ai_platform_network_post_init+0x10e>
 8010720:	4a4c      	ldr	r2, [pc, #304]	@ (8010854 <ai_platform_network_post_init+0x244>)
 8010722:	2301      	movs	r3, #1
 8010724:	6093      	str	r3, [r2, #8]
 8010726:	6893      	ldr	r3, [r2, #8]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d1fc      	bne.n	8010726 <ai_platform_network_post_init+0x116>
 801072c:	494a      	ldr	r1, [pc, #296]	@ (8010858 <ai_platform_network_post_init+0x248>)
 801072e:	4b4b      	ldr	r3, [pc, #300]	@ (801085c <ai_platform_network_post_init+0x24c>)
 8010730:	6011      	str	r1, [r2, #0]
 8010732:	6812      	ldr	r2, [r2, #0]
 8010734:	429a      	cmp	r2, r3
 8010736:	d010      	beq.n	801075a <ai_platform_network_post_init+0x14a>
 8010738:	e7fe      	b.n	8010738 <ai_platform_network_post_init+0x128>
 801073a:	4a49      	ldr	r2, [pc, #292]	@ (8010860 <ai_platform_network_post_init+0x250>)
 801073c:	2301      	movs	r3, #1
 801073e:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8010742:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8010746:	2b00      	cmp	r3, #0
 8010748:	d1fb      	bne.n	8010742 <ai_platform_network_post_init+0x132>
 801074a:	4943      	ldr	r1, [pc, #268]	@ (8010858 <ai_platform_network_post_init+0x248>)
 801074c:	4b43      	ldr	r3, [pc, #268]	@ (801085c <ai_platform_network_post_init+0x24c>)
 801074e:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 8010752:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8010756:	429a      	cmp	r2, r3
 8010758:	d110      	bne.n	801077c <ai_platform_network_post_init+0x16c>
 801075a:	f7fe fef1 	bl	800f540 <_ai_platform_release_crc>
 801075e:	2000      	movs	r0, #0
 8010760:	bd38      	pop	{r3, r4, r5, pc}
 8010762:	4a3c      	ldr	r2, [pc, #240]	@ (8010854 <ai_platform_network_post_init+0x244>)
 8010764:	2301      	movs	r3, #1
 8010766:	6093      	str	r3, [r2, #8]
 8010768:	6893      	ldr	r3, [r2, #8]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d1fc      	bne.n	8010768 <ai_platform_network_post_init+0x158>
 801076e:	493a      	ldr	r1, [pc, #232]	@ (8010858 <ai_platform_network_post_init+0x248>)
 8010770:	4b3a      	ldr	r3, [pc, #232]	@ (801085c <ai_platform_network_post_init+0x24c>)
 8010772:	6011      	str	r1, [r2, #0]
 8010774:	6812      	ldr	r2, [r2, #0]
 8010776:	429a      	cmp	r2, r3
 8010778:	d080      	beq.n	801067c <ai_platform_network_post_init+0x6c>
 801077a:	e7fe      	b.n	801077a <ai_platform_network_post_init+0x16a>
 801077c:	e7fe      	b.n	801077c <ai_platform_network_post_init+0x16c>
 801077e:	4a38      	ldr	r2, [pc, #224]	@ (8010860 <ai_platform_network_post_init+0x250>)
 8010780:	2301      	movs	r3, #1
 8010782:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8010786:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 801078a:	2b00      	cmp	r3, #0
 801078c:	d1fb      	bne.n	8010786 <ai_platform_network_post_init+0x176>
 801078e:	4932      	ldr	r1, [pc, #200]	@ (8010858 <ai_platform_network_post_init+0x248>)
 8010790:	4b32      	ldr	r3, [pc, #200]	@ (801085c <ai_platform_network_post_init+0x24c>)
 8010792:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 8010796:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 801079a:	429a      	cmp	r2, r3
 801079c:	f43f af6e 	beq.w	801067c <ai_platform_network_post_init+0x6c>
 80107a0:	e7fe      	b.n	80107a0 <ai_platform_network_post_init+0x190>
 80107a2:	2210      	movs	r2, #16
 80107a4:	2111      	movs	r1, #17
 80107a6:	18a0      	adds	r0, r4, r2
 80107a8:	f000 fb40 	bl	8010e2c <core_set_error>
 80107ac:	4628      	mov	r0, r5
 80107ae:	bd38      	pop	{r3, r4, r5, pc}
 80107b0:	4a2b      	ldr	r2, [pc, #172]	@ (8010860 <ai_platform_network_post_init+0x250>)
 80107b2:	2301      	movs	r3, #1
 80107b4:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80107b8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d1fb      	bne.n	80107b8 <ai_platform_network_post_init+0x1a8>
 80107c0:	4925      	ldr	r1, [pc, #148]	@ (8010858 <ai_platform_network_post_init+0x248>)
 80107c2:	4b26      	ldr	r3, [pc, #152]	@ (801085c <ai_platform_network_post_init+0x24c>)
 80107c4:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 80107c8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80107cc:	429a      	cmp	r2, r3
 80107ce:	d0c4      	beq.n	801075a <ai_platform_network_post_init+0x14a>
 80107d0:	e7fe      	b.n	80107d0 <ai_platform_network_post_init+0x1c0>
 80107d2:	4a23      	ldr	r2, [pc, #140]	@ (8010860 <ai_platform_network_post_init+0x250>)
 80107d4:	2301      	movs	r3, #1
 80107d6:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80107da:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d1fb      	bne.n	80107da <ai_platform_network_post_init+0x1ca>
 80107e2:	491d      	ldr	r1, [pc, #116]	@ (8010858 <ai_platform_network_post_init+0x248>)
 80107e4:	4b1d      	ldr	r3, [pc, #116]	@ (801085c <ai_platform_network_post_init+0x24c>)
 80107e6:	f8c2 1c00 	str.w	r1, [r2, #3072]	@ 0xc00
 80107ea:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80107ee:	429a      	cmp	r2, r3
 80107f0:	f43f af44 	beq.w	801067c <ai_platform_network_post_init+0x6c>
 80107f4:	e7fe      	b.n	80107f4 <ai_platform_network_post_init+0x1e4>
 80107f6:	4a17      	ldr	r2, [pc, #92]	@ (8010854 <ai_platform_network_post_init+0x244>)
 80107f8:	2301      	movs	r3, #1
 80107fa:	6093      	str	r3, [r2, #8]
 80107fc:	6893      	ldr	r3, [r2, #8]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d1fc      	bne.n	80107fc <ai_platform_network_post_init+0x1ec>
 8010802:	4915      	ldr	r1, [pc, #84]	@ (8010858 <ai_platform_network_post_init+0x248>)
 8010804:	4b15      	ldr	r3, [pc, #84]	@ (801085c <ai_platform_network_post_init+0x24c>)
 8010806:	6011      	str	r1, [r2, #0]
 8010808:	6812      	ldr	r2, [r2, #0]
 801080a:	429a      	cmp	r2, r3
 801080c:	f43f af36 	beq.w	801067c <ai_platform_network_post_init+0x6c>
 8010810:	e7fe      	b.n	8010810 <ai_platform_network_post_init+0x200>
 8010812:	4a10      	ldr	r2, [pc, #64]	@ (8010854 <ai_platform_network_post_init+0x244>)
 8010814:	2301      	movs	r3, #1
 8010816:	6093      	str	r3, [r2, #8]
 8010818:	6893      	ldr	r3, [r2, #8]
 801081a:	2b00      	cmp	r3, #0
 801081c:	d1fc      	bne.n	8010818 <ai_platform_network_post_init+0x208>
 801081e:	490e      	ldr	r1, [pc, #56]	@ (8010858 <ai_platform_network_post_init+0x248>)
 8010820:	4b0e      	ldr	r3, [pc, #56]	@ (801085c <ai_platform_network_post_init+0x24c>)
 8010822:	6011      	str	r1, [r2, #0]
 8010824:	6812      	ldr	r2, [r2, #0]
 8010826:	429a      	cmp	r2, r3
 8010828:	d097      	beq.n	801075a <ai_platform_network_post_init+0x14a>
 801082a:	e7fe      	b.n	801082a <ai_platform_network_post_init+0x21a>
 801082c:	4a09      	ldr	r2, [pc, #36]	@ (8010854 <ai_platform_network_post_init+0x244>)
 801082e:	2301      	movs	r3, #1
 8010830:	6093      	str	r3, [r2, #8]
 8010832:	6893      	ldr	r3, [r2, #8]
 8010834:	2b00      	cmp	r3, #0
 8010836:	d1fc      	bne.n	8010832 <ai_platform_network_post_init+0x222>
 8010838:	4907      	ldr	r1, [pc, #28]	@ (8010858 <ai_platform_network_post_init+0x248>)
 801083a:	4b08      	ldr	r3, [pc, #32]	@ (801085c <ai_platform_network_post_init+0x24c>)
 801083c:	6011      	str	r1, [r2, #0]
 801083e:	6812      	ldr	r2, [r2, #0]
 8010840:	429a      	cmp	r2, r3
 8010842:	f43f af1b 	beq.w	801067c <ai_platform_network_post_init+0x6c>
 8010846:	e7fe      	b.n	8010846 <ai_platform_network_post_init+0x236>
 8010848:	a1c00100 	.word	0xa1c00100
 801084c:	e0042000 	.word	0xe0042000
 8010850:	5c001000 	.word	0x5c001000
 8010854:	40023000 	.word	0x40023000
 8010858:	f407a5c2 	.word	0xf407a5c2
 801085c:	b5e8b5cd 	.word	0xb5e8b5cd
 8010860:	58024000 	.word	0x58024000

08010864 <ai_platform_network_process>:
 8010864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010868:	b085      	sub	sp, #20
 801086a:	460e      	mov	r6, r1
 801086c:	4605      	mov	r5, r0
 801086e:	9201      	str	r2, [sp, #4]
 8010870:	b120      	cbz	r0, 801087c <ai_platform_network_process+0x18>
 8010872:	4b24      	ldr	r3, [pc, #144]	@ (8010904 <ai_platform_network_process+0xa0>)
 8010874:	6802      	ldr	r2, [r0, #0]
 8010876:	429a      	cmp	r2, r3
 8010878:	bf18      	it	ne
 801087a:	2500      	movne	r5, #0
 801087c:	f7fe fe5e 	bl	800f53c <_ai_platform_acquire_crc>
 8010880:	4b21      	ldr	r3, [pc, #132]	@ (8010908 <ai_platform_network_process+0xa4>)
 8010882:	f46f 618a 	mvn.w	r1, #1104	@ 0x450
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801088c:	185a      	adds	r2, r3, r1
 801088e:	2a01      	cmp	r2, #1
 8010890:	d92b      	bls.n	80108ea <ai_platform_network_process+0x86>
 8010892:	f240 4249 	movw	r2, #1097	@ 0x449
 8010896:	4293      	cmp	r3, r2
 8010898:	d027      	beq.n	80108ea <ai_platform_network_process+0x86>
 801089a:	4a1c      	ldr	r2, [pc, #112]	@ (801090c <ai_platform_network_process+0xa8>)
 801089c:	6813      	ldr	r3, [r2, #0]
 801089e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80108a2:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 80108a6:	d039      	beq.n	801091c <ai_platform_network_process+0xb8>
 80108a8:	6813      	ldr	r3, [r2, #0]
 80108aa:	f240 4183 	movw	r1, #1155	@ 0x483
 80108ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80108b2:	428b      	cmp	r3, r1
 80108b4:	f000 819c 	beq.w	8010bf0 <ai_platform_network_process+0x38c>
 80108b8:	6813      	ldr	r3, [r2, #0]
 80108ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80108be:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 80108c2:	f000 8179 	beq.w	8010bb8 <ai_platform_network_process+0x354>
 80108c6:	6813      	ldr	r3, [r2, #0]
 80108c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d136      	bne.n	801093e <ai_platform_network_process+0xda>
 80108d0:	4a0f      	ldr	r2, [pc, #60]	@ (8010910 <ai_platform_network_process+0xac>)
 80108d2:	2301      	movs	r3, #1
 80108d4:	6093      	str	r3, [r2, #8]
 80108d6:	6893      	ldr	r3, [r2, #8]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d1fc      	bne.n	80108d6 <ai_platform_network_process+0x72>
 80108dc:	4b0d      	ldr	r3, [pc, #52]	@ (8010914 <ai_platform_network_process+0xb0>)
 80108de:	6013      	str	r3, [r2, #0]
 80108e0:	4b0d      	ldr	r3, [pc, #52]	@ (8010918 <ai_platform_network_process+0xb4>)
 80108e2:	6812      	ldr	r2, [r2, #0]
 80108e4:	429a      	cmp	r2, r3
 80108e6:	d02a      	beq.n	801093e <ai_platform_network_process+0xda>
 80108e8:	e7fe      	b.n	80108e8 <ai_platform_network_process+0x84>
 80108ea:	4a09      	ldr	r2, [pc, #36]	@ (8010910 <ai_platform_network_process+0xac>)
 80108ec:	2301      	movs	r3, #1
 80108ee:	6093      	str	r3, [r2, #8]
 80108f0:	6893      	ldr	r3, [r2, #8]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d1fc      	bne.n	80108f0 <ai_platform_network_process+0x8c>
 80108f6:	4b07      	ldr	r3, [pc, #28]	@ (8010914 <ai_platform_network_process+0xb0>)
 80108f8:	6013      	str	r3, [r2, #0]
 80108fa:	4b07      	ldr	r3, [pc, #28]	@ (8010918 <ai_platform_network_process+0xb4>)
 80108fc:	6812      	ldr	r2, [r2, #0]
 80108fe:	429a      	cmp	r2, r3
 8010900:	d01d      	beq.n	801093e <ai_platform_network_process+0xda>
 8010902:	e7fe      	b.n	8010902 <ai_platform_network_process+0x9e>
 8010904:	a1c00100 	.word	0xa1c00100
 8010908:	e0042000 	.word	0xe0042000
 801090c:	5c001000 	.word	0x5c001000
 8010910:	40023000 	.word	0x40023000
 8010914:	f407a5c2 	.word	0xf407a5c2
 8010918:	b5e8b5cd 	.word	0xb5e8b5cd
 801091c:	4ab0      	ldr	r2, [pc, #704]	@ (8010be0 <ai_platform_network_process+0x37c>)
 801091e:	2301      	movs	r3, #1
 8010920:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8010924:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8010928:	2b00      	cmp	r3, #0
 801092a:	d1fb      	bne.n	8010924 <ai_platform_network_process+0xc0>
 801092c:	4bad      	ldr	r3, [pc, #692]	@ (8010be4 <ai_platform_network_process+0x380>)
 801092e:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8010932:	4bad      	ldr	r3, [pc, #692]	@ (8010be8 <ai_platform_network_process+0x384>)
 8010934:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8010938:	429a      	cmp	r2, r3
 801093a:	f040 812b 	bne.w	8010b94 <ai_platform_network_process+0x330>
 801093e:	f7fe fdff 	bl	800f540 <_ai_platform_release_crc>
 8010942:	2d00      	cmp	r5, #0
 8010944:	f000 8172 	beq.w	8010c2c <ai_platform_network_process+0x3c8>
 8010948:	8dab      	ldrh	r3, [r5, #44]	@ 0x2c
 801094a:	2b00      	cmp	r3, #0
 801094c:	f000 8123 	beq.w	8010b96 <ai_platform_network_process+0x332>
 8010950:	68eb      	ldr	r3, [r5, #12]
 8010952:	2200      	movs	r2, #0
 8010954:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 8010958:	f003 0303 	and.w	r3, r3, #3
 801095c:	616a      	str	r2, [r5, #20]
 801095e:	2b03      	cmp	r3, #3
 8010960:	f040 811f 	bne.w	8010ba2 <ai_platform_network_process+0x33e>
 8010964:	2e00      	cmp	r6, #0
 8010966:	f000 8156 	beq.w	8010c16 <ai_platform_network_process+0x3b2>
 801096a:	fab8 f788 	clz	r7, r8
 801096e:	097f      	lsrs	r7, r7, #5
 8010970:	f1b8 0f00 	cmp.w	r8, #0
 8010974:	f000 814f 	beq.w	8010c16 <ai_platform_network_process+0x3b2>
 8010978:	f8b8 3000 	ldrh.w	r3, [r8]
 801097c:	2b00      	cmp	r3, #0
 801097e:	f000 814a 	beq.w	8010c16 <ai_platform_network_process+0x3b2>
 8010982:	69b3      	ldr	r3, [r6, #24]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	e9cd 3502 	strd	r3, r5, [sp, #8]
 801098a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801098e:	2b00      	cmp	r3, #0
 8010990:	d072      	beq.n	8010a78 <ai_platform_network_process+0x214>
 8010992:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8010996:	2c00      	cmp	r4, #0
 8010998:	d06e      	beq.n	8010a78 <ai_platform_network_process+0x214>
 801099a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801099e:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 80109a2:	f8d3 a000 	ldr.w	sl, [r3]
 80109a6:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 80109aa:	f000 8133 	beq.w	8010c14 <ai_platform_network_process+0x3b0>
 80109ae:	69a3      	ldr	r3, [r4, #24]
 80109b0:	2101      	movs	r1, #1
 80109b2:	4630      	mov	r0, r6
 80109b4:	685d      	ldr	r5, [r3, #4]
 80109b6:	f7fe fd73 	bl	800f4a0 <ai_buffer_get_size>
 80109ba:	4285      	cmp	r5, r0
 80109bc:	f0c0 8138 	bcc.w	8010c30 <ai_platform_network_process+0x3cc>
 80109c0:	68e0      	ldr	r0, [r4, #12]
 80109c2:	69b1      	ldr	r1, [r6, #24]
 80109c4:	68c2      	ldr	r2, [r0, #12]
 80109c6:	68cb      	ldr	r3, [r1, #12]
 80109c8:	429a      	cmp	r2, r3
 80109ca:	f040 8131 	bne.w	8010c30 <ai_platform_network_process+0x3cc>
 80109ce:	6882      	ldr	r2, [r0, #8]
 80109d0:	688b      	ldr	r3, [r1, #8]
 80109d2:	429a      	cmp	r2, r3
 80109d4:	f040 812c 	bne.w	8010c30 <ai_platform_network_process+0x3cc>
 80109d8:	6842      	ldr	r2, [r0, #4]
 80109da:	684b      	ldr	r3, [r1, #4]
 80109dc:	429a      	cmp	r2, r3
 80109de:	f040 8127 	bne.w	8010c30 <ai_platform_network_process+0x3cc>
 80109e2:	69a3      	ldr	r3, [r4, #24]
 80109e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80109e8:	f001 fde4 	bl	80125b4 <ai_array_get_data_byte_size>
 80109ec:	4605      	mov	r5, r0
 80109ee:	4620      	mov	r0, r4
 80109f0:	f001 fdf6 	bl	80125e0 <get_tensor_byte_size>
 80109f4:	4285      	cmp	r5, r0
 80109f6:	f0c0 811b 	bcc.w	8010c30 <ai_platform_network_process+0x3cc>
 80109fa:	69a3      	ldr	r3, [r4, #24]
 80109fc:	6818      	ldr	r0, [r3, #0]
 80109fe:	f001 fd45 	bl	801248c <ai_array_to_buffer_fmt>
 8010a02:	6833      	ldr	r3, [r6, #0]
 8010a04:	4058      	eors	r0, r3
 8010a06:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8010a0a:	f040 81c8 	bne.w	8010d9e <ai_platform_network_process+0x53a>
 8010a0e:	6873      	ldr	r3, [r6, #4]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	f000 81bb 	beq.w	8010d8c <ai_platform_network_process+0x528>
 8010a16:	69b3      	ldr	r3, [r6, #24]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	f000 81c8 	beq.w	8010db0 <ai_platform_network_process+0x54c>
 8010a20:	9a02      	ldr	r2, [sp, #8]
 8010a22:	4620      	mov	r0, r4
 8010a24:	3701      	adds	r7, #1
 8010a26:	361c      	adds	r6, #28
 8010a28:	429a      	cmp	r2, r3
 8010a2a:	bf38      	it	cc
 8010a2c:	461a      	movcc	r2, r3
 8010a2e:	9202      	str	r2, [sp, #8]
 8010a30:	f001 fdd6 	bl	80125e0 <get_tensor_byte_size>
 8010a34:	f8c9 0008 	str.w	r0, [r9, #8]
 8010a38:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010a3c:	681b      	ldr	r3, [r3, #0]
 8010a3e:	fb00 f303 	mul.w	r3, r0, r3
 8010a42:	f8c9 300c 	str.w	r3, [r9, #12]
 8010a46:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8010a4a:	440b      	add	r3, r1
 8010a4c:	f8c9 1004 	str.w	r1, [r9, #4]
 8010a50:	f84a 300b 	str.w	r3, [sl, fp]
 8010a54:	69a0      	ldr	r0, [r4, #24]
 8010a56:	6803      	ldr	r3, [r0, #0]
 8010a58:	009a      	lsls	r2, r3, #2
 8010a5a:	f100 80bb 	bmi.w	8010bd4 <ai_platform_network_process+0x370>
 8010a5e:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8010a62:	1a9b      	subs	r3, r3, r2
 8010a64:	4419      	add	r1, r3
 8010a66:	6081      	str	r1, [r0, #8]
 8010a68:	69a3      	ldr	r3, [r4, #24]
 8010a6a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8010a6e:	60da      	str	r2, [r3, #12]
 8010a70:	f8b8 3000 	ldrh.w	r3, [r8]
 8010a74:	42bb      	cmp	r3, r7
 8010a76:	d888      	bhi.n	801098a <ai_platform_network_process+0x126>
 8010a78:	9d03      	ldr	r5, [sp, #12]
 8010a7a:	9b01      	ldr	r3, [sp, #4]
 8010a7c:	8daa      	ldrh	r2, [r5, #44]	@ 0x2c
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	f000 819f 	beq.w	8010dc2 <ai_platform_network_process+0x55e>
 8010a84:	2a01      	cmp	r2, #1
 8010a86:	f240 8179 	bls.w	8010d7c <ai_platform_network_process+0x518>
 8010a8a:	f8d5 9030 	ldr.w	r9, [r5, #48]	@ 0x30
 8010a8e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	f000 8172 	beq.w	8010d7c <ai_platform_network_process+0x518>
 8010a98:	9e01      	ldr	r6, [sp, #4]
 8010a9a:	2700      	movs	r7, #0
 8010a9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	f000 80d3 	beq.w	8010c4c <ai_platform_network_process+0x3e8>
 8010aa6:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8010aaa:	2c00      	cmp	r4, #0
 8010aac:	f000 80ce 	beq.w	8010c4c <ai_platform_network_process+0x3e8>
 8010ab0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8010ab4:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8010ab8:	f8d3 8000 	ldr.w	r8, [r3]
 8010abc:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8010ac0:	f000 819d 	beq.w	8010dfe <ai_platform_network_process+0x59a>
 8010ac4:	69a3      	ldr	r3, [r4, #24]
 8010ac6:	2101      	movs	r1, #1
 8010ac8:	4630      	mov	r0, r6
 8010aca:	685b      	ldr	r3, [r3, #4]
 8010acc:	9301      	str	r3, [sp, #4]
 8010ace:	f7fe fce7 	bl	800f4a0 <ai_buffer_get_size>
 8010ad2:	9b01      	ldr	r3, [sp, #4]
 8010ad4:	4283      	cmp	r3, r0
 8010ad6:	f0c0 8151 	bcc.w	8010d7c <ai_platform_network_process+0x518>
 8010ada:	68e0      	ldr	r0, [r4, #12]
 8010adc:	69b1      	ldr	r1, [r6, #24]
 8010ade:	68c2      	ldr	r2, [r0, #12]
 8010ae0:	68cb      	ldr	r3, [r1, #12]
 8010ae2:	429a      	cmp	r2, r3
 8010ae4:	f040 814a 	bne.w	8010d7c <ai_platform_network_process+0x518>
 8010ae8:	6882      	ldr	r2, [r0, #8]
 8010aea:	688b      	ldr	r3, [r1, #8]
 8010aec:	429a      	cmp	r2, r3
 8010aee:	f040 8145 	bne.w	8010d7c <ai_platform_network_process+0x518>
 8010af2:	6842      	ldr	r2, [r0, #4]
 8010af4:	684b      	ldr	r3, [r1, #4]
 8010af6:	429a      	cmp	r2, r3
 8010af8:	f040 8140 	bne.w	8010d7c <ai_platform_network_process+0x518>
 8010afc:	69a3      	ldr	r3, [r4, #24]
 8010afe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8010b02:	f001 fd57 	bl	80125b4 <ai_array_get_data_byte_size>
 8010b06:	9001      	str	r0, [sp, #4]
 8010b08:	4620      	mov	r0, r4
 8010b0a:	f001 fd69 	bl	80125e0 <get_tensor_byte_size>
 8010b0e:	9b01      	ldr	r3, [sp, #4]
 8010b10:	4283      	cmp	r3, r0
 8010b12:	f0c0 8133 	bcc.w	8010d7c <ai_platform_network_process+0x518>
 8010b16:	69a3      	ldr	r3, [r4, #24]
 8010b18:	6818      	ldr	r0, [r3, #0]
 8010b1a:	f001 fcb7 	bl	801248c <ai_array_to_buffer_fmt>
 8010b1e:	6833      	ldr	r3, [r6, #0]
 8010b20:	4058      	eors	r0, r3
 8010b22:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8010b26:	f040 815a 	bne.w	8010dde <ai_platform_network_process+0x57a>
 8010b2a:	6873      	ldr	r3, [r6, #4]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	f000 814e 	beq.w	8010dce <ai_platform_network_process+0x56a>
 8010b32:	69b3      	ldr	r3, [r6, #24]
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	f000 8159 	beq.w	8010dee <ai_platform_network_process+0x58a>
 8010b3c:	9a02      	ldr	r2, [sp, #8]
 8010b3e:	4620      	mov	r0, r4
 8010b40:	3701      	adds	r7, #1
 8010b42:	361c      	adds	r6, #28
 8010b44:	429a      	cmp	r2, r3
 8010b46:	bf38      	it	cc
 8010b48:	461a      	movcc	r2, r3
 8010b4a:	9202      	str	r2, [sp, #8]
 8010b4c:	f001 fd48 	bl	80125e0 <get_tensor_byte_size>
 8010b50:	f8ca 0008 	str.w	r0, [sl, #8]
 8010b54:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	fb00 f303 	mul.w	r3, r0, r3
 8010b5e:	f8ca 300c 	str.w	r3, [sl, #12]
 8010b62:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8010b66:	440b      	add	r3, r1
 8010b68:	f8ca 1004 	str.w	r1, [sl, #4]
 8010b6c:	f848 300b 	str.w	r3, [r8, fp]
 8010b70:	69a0      	ldr	r0, [r4, #24]
 8010b72:	6803      	ldr	r3, [r0, #0]
 8010b74:	009b      	lsls	r3, r3, #2
 8010b76:	d464      	bmi.n	8010c42 <ai_platform_network_process+0x3de>
 8010b78:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8010b7c:	1a9b      	subs	r3, r3, r2
 8010b7e:	4419      	add	r1, r3
 8010b80:	6081      	str	r1, [r0, #8]
 8010b82:	69a3      	ldr	r3, [r4, #24]
 8010b84:	f8da 2004 	ldr.w	r2, [sl, #4]
 8010b88:	60da      	str	r2, [r3, #12]
 8010b8a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8010b8e:	429f      	cmp	r7, r3
 8010b90:	d384      	bcc.n	8010a9c <ai_platform_network_process+0x238>
 8010b92:	e05b      	b.n	8010c4c <ai_platform_network_process+0x3e8>
 8010b94:	e7fe      	b.n	8010b94 <ai_platform_network_process+0x330>
 8010b96:	68ea      	ldr	r2, [r5, #12]
 8010b98:	616b      	str	r3, [r5, #20]
 8010b9a:	f002 0203 	and.w	r2, r2, #3
 8010b9e:	2a03      	cmp	r2, #3
 8010ba0:	d039      	beq.n	8010c16 <ai_platform_network_process+0x3b2>
 8010ba2:	2230      	movs	r2, #48	@ 0x30
 8010ba4:	2111      	movs	r1, #17
 8010ba6:	f105 0010 	add.w	r0, r5, #16
 8010baa:	2400      	movs	r4, #0
 8010bac:	f000 f93e 	bl	8010e2c <core_set_error>
 8010bb0:	4620      	mov	r0, r4
 8010bb2:	b005      	add	sp, #20
 8010bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bb8:	4a0c      	ldr	r2, [pc, #48]	@ (8010bec <ai_platform_network_process+0x388>)
 8010bba:	2301      	movs	r3, #1
 8010bbc:	6093      	str	r3, [r2, #8]
 8010bbe:	6893      	ldr	r3, [r2, #8]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d1fc      	bne.n	8010bbe <ai_platform_network_process+0x35a>
 8010bc4:	4b07      	ldr	r3, [pc, #28]	@ (8010be4 <ai_platform_network_process+0x380>)
 8010bc6:	6013      	str	r3, [r2, #0]
 8010bc8:	4b07      	ldr	r3, [pc, #28]	@ (8010be8 <ai_platform_network_process+0x384>)
 8010bca:	6812      	ldr	r2, [r2, #0]
 8010bcc:	429a      	cmp	r2, r3
 8010bce:	f43f aeb6 	beq.w	801093e <ai_platform_network_process+0xda>
 8010bd2:	e7fe      	b.n	8010bd2 <ai_platform_network_process+0x36e>
 8010bd4:	f8b8 3000 	ldrh.w	r3, [r8]
 8010bd8:	429f      	cmp	r7, r3
 8010bda:	f4ff aed6 	bcc.w	801098a <ai_platform_network_process+0x126>
 8010bde:	e74b      	b.n	8010a78 <ai_platform_network_process+0x214>
 8010be0:	58024000 	.word	0x58024000
 8010be4:	f407a5c2 	.word	0xf407a5c2
 8010be8:	b5e8b5cd 	.word	0xb5e8b5cd
 8010bec:	40023000 	.word	0x40023000
 8010bf0:	4a87      	ldr	r2, [pc, #540]	@ (8010e10 <ai_platform_network_process+0x5ac>)
 8010bf2:	2301      	movs	r3, #1
 8010bf4:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8010bf8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d1fb      	bne.n	8010bf8 <ai_platform_network_process+0x394>
 8010c00:	4b84      	ldr	r3, [pc, #528]	@ (8010e14 <ai_platform_network_process+0x5b0>)
 8010c02:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8010c06:	4b84      	ldr	r3, [pc, #528]	@ (8010e18 <ai_platform_network_process+0x5b4>)
 8010c08:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8010c0c:	429a      	cmp	r2, r3
 8010c0e:	f43f ae96 	beq.w	801093e <ai_platform_network_process+0xda>
 8010c12:	e7fe      	b.n	8010c12 <ai_platform_network_process+0x3ae>
 8010c14:	9d03      	ldr	r5, [sp, #12]
 8010c16:	2400      	movs	r4, #0
 8010c18:	2217      	movs	r2, #23
 8010c1a:	2112      	movs	r1, #18
 8010c1c:	f105 0010 	add.w	r0, r5, #16
 8010c20:	f000 f904 	bl	8010e2c <core_set_error>
 8010c24:	4620      	mov	r0, r4
 8010c26:	b005      	add	sp, #20
 8010c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c2c:	462c      	mov	r4, r5
 8010c2e:	e7bf      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010c30:	9d03      	ldr	r5, [sp, #12]
 8010c32:	2218      	movs	r2, #24
 8010c34:	2112      	movs	r1, #18
 8010c36:	2400      	movs	r4, #0
 8010c38:	f105 0010 	add.w	r0, r5, #16
 8010c3c:	f000 f8f6 	bl	8010e2c <core_set_error>
 8010c40:	e7b6      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010c42:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8010c46:	429f      	cmp	r7, r3
 8010c48:	f4ff af28 	bcc.w	8010a9c <ai_platform_network_process+0x238>
 8010c4c:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8010c50:	8daa      	ldrh	r2, [r5, #44]	@ 0x2c
 8010c52:	82ab      	strh	r3, [r5, #20]
 8010c54:	2a00      	cmp	r2, #0
 8010c56:	f040 808b 	bne.w	8010d70 <ai_platform_network_process+0x50c>
 8010c5a:	4616      	mov	r6, r2
 8010c5c:	4617      	mov	r7, r2
 8010c5e:	8aec      	ldrh	r4, [r5, #22]
 8010c60:	429c      	cmp	r4, r3
 8010c62:	d2a5      	bcs.n	8010bb0 <ai_platform_network_process+0x34c>
 8010c64:	46ab      	mov	fp, r5
 8010c66:	2e00      	cmp	r6, #0
 8010c68:	d030      	beq.n	8010ccc <ai_platform_network_process+0x468>
 8010c6a:	f04f 0800 	mov.w	r8, #0
 8010c6e:	e014      	b.n	8010c9a <ai_platform_network_process+0x436>
 8010c70:	6882      	ldr	r2, [r0, #8]
 8010c72:	68c5      	ldr	r5, [r0, #12]
 8010c74:	6863      	ldr	r3, [r4, #4]
 8010c76:	1b52      	subs	r2, r2, r5
 8010c78:	4413      	add	r3, r2
 8010c7a:	6083      	str	r3, [r0, #8]
 8010c7c:	698b      	ldr	r3, [r1, #24]
 8010c7e:	6862      	ldr	r2, [r4, #4]
 8010c80:	60da      	str	r2, [r3, #12]
 8010c82:	f859 200a 	ldr.w	r2, [r9, sl]
 8010c86:	f108 0801 	add.w	r8, r8, #1
 8010c8a:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8010c8e:	440b      	add	r3, r1
 8010c90:	4293      	cmp	r3, r2
 8010c92:	d301      	bcc.n	8010c98 <ai_platform_network_process+0x434>
 8010c94:	68e3      	ldr	r3, [r4, #12]
 8010c96:	1ad3      	subs	r3, r2, r3
 8010c98:	6063      	str	r3, [r4, #4]
 8010c9a:	8833      	ldrh	r3, [r6, #0]
 8010c9c:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8010ca0:	4543      	cmp	r3, r8
 8010ca2:	d913      	bls.n	8010ccc <ai_platform_network_process+0x468>
 8010ca4:	6873      	ldr	r3, [r6, #4]
 8010ca6:	b18b      	cbz	r3, 8010ccc <ai_platform_network_process+0x468>
 8010ca8:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8010cac:	b171      	cbz	r1, 8010ccc <ai_platform_network_process+0x468>
 8010cae:	6988      	ldr	r0, [r1, #24]
 8010cb0:	68b2      	ldr	r2, [r6, #8]
 8010cb2:	6803      	ldr	r3, [r0, #0]
 8010cb4:	f8d2 9000 	ldr.w	r9, [r2]
 8010cb8:	009d      	lsls	r5, r3, #2
 8010cba:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8010cbe:	d5d7      	bpl.n	8010c70 <ai_platform_network_process+0x40c>
 8010cc0:	6881      	ldr	r1, [r0, #8]
 8010cc2:	68a2      	ldr	r2, [r4, #8]
 8010cc4:	6860      	ldr	r0, [r4, #4]
 8010cc6:	f001 fb59 	bl	801237c <st_int8_copy>
 8010cca:	e7da      	b.n	8010c82 <ai_platform_network_process+0x41e>
 8010ccc:	4658      	mov	r0, fp
 8010cce:	f000 f903 	bl	8010ed8 <ai_layers_forward_all>
 8010cd2:	2f00      	cmp	r7, #0
 8010cd4:	d03d      	beq.n	8010d52 <ai_platform_network_process+0x4ee>
 8010cd6:	2400      	movs	r4, #0
 8010cd8:	e016      	b.n	8010d08 <ai_platform_network_process+0x4a4>
 8010cda:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8010cde:	f859 100a 	ldr.w	r1, [r9, sl]
 8010ce2:	4413      	add	r3, r2
 8010ce4:	428b      	cmp	r3, r1
 8010ce6:	d302      	bcc.n	8010cee <ai_platform_network_process+0x48a>
 8010ce8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010cec:	1acb      	subs	r3, r1, r3
 8010cee:	f8c8 3004 	str.w	r3, [r8, #4]
 8010cf2:	6981      	ldr	r1, [r0, #24]
 8010cf4:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8010cf8:	1b52      	subs	r2, r2, r5
 8010cfa:	4413      	add	r3, r2
 8010cfc:	608b      	str	r3, [r1, #8]
 8010cfe:	6983      	ldr	r3, [r0, #24]
 8010d00:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8010d04:	60da      	str	r2, [r3, #12]
 8010d06:	3401      	adds	r4, #1
 8010d08:	883b      	ldrh	r3, [r7, #0]
 8010d0a:	42a3      	cmp	r3, r4
 8010d0c:	d921      	bls.n	8010d52 <ai_platform_network_process+0x4ee>
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	b1fb      	cbz	r3, 8010d52 <ai_platform_network_process+0x4ee>
 8010d12:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8010d16:	b1e0      	cbz	r0, 8010d52 <ai_platform_network_process+0x4ee>
 8010d18:	68ba      	ldr	r2, [r7, #8]
 8010d1a:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8010d1e:	6983      	ldr	r3, [r0, #24]
 8010d20:	f8d2 9000 	ldr.w	r9, [r2]
 8010d24:	681a      	ldr	r2, [r3, #0]
 8010d26:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8010d2a:	0092      	lsls	r2, r2, #2
 8010d2c:	d5d5      	bpl.n	8010cda <ai_platform_network_process+0x476>
 8010d2e:	6898      	ldr	r0, [r3, #8]
 8010d30:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8010d34:	f001 fb22 	bl	801237c <st_int8_copy>
 8010d38:	f859 200a 	ldr.w	r2, [r9, sl]
 8010d3c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8010d40:	440b      	add	r3, r1
 8010d42:	4293      	cmp	r3, r2
 8010d44:	d302      	bcc.n	8010d4c <ai_platform_network_process+0x4e8>
 8010d46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010d4a:	1ad3      	subs	r3, r2, r3
 8010d4c:	f8c8 3004 	str.w	r3, [r8, #4]
 8010d50:	e7d9      	b.n	8010d06 <ai_platform_network_process+0x4a2>
 8010d52:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 8010d56:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8010d5a:	3401      	adds	r4, #1
 8010d5c:	b2a4      	uxth	r4, r4
 8010d5e:	42a3      	cmp	r3, r4
 8010d60:	f8ab 4016 	strh.w	r4, [fp, #22]
 8010d64:	f63f af7f 	bhi.w	8010c66 <ai_platform_network_process+0x402>
 8010d68:	4620      	mov	r0, r4
 8010d6a:	b005      	add	sp, #20
 8010d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d70:	2a01      	cmp	r2, #1
 8010d72:	6b2e      	ldr	r6, [r5, #48]	@ 0x30
 8010d74:	d029      	beq.n	8010dca <ai_platform_network_process+0x566>
 8010d76:	f106 070c 	add.w	r7, r6, #12
 8010d7a:	e770      	b.n	8010c5e <ai_platform_network_process+0x3fa>
 8010d7c:	2218      	movs	r2, #24
 8010d7e:	2113      	movs	r1, #19
 8010d80:	f105 0010 	add.w	r0, r5, #16
 8010d84:	2400      	movs	r4, #0
 8010d86:	f000 f851 	bl	8010e2c <core_set_error>
 8010d8a:	e711      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010d8c:	9d03      	ldr	r5, [sp, #12]
 8010d8e:	4604      	mov	r4, r0
 8010d90:	2217      	movs	r2, #23
 8010d92:	2112      	movs	r1, #18
 8010d94:	f105 0010 	add.w	r0, r5, #16
 8010d98:	f000 f848 	bl	8010e2c <core_set_error>
 8010d9c:	e708      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010d9e:	9d03      	ldr	r5, [sp, #12]
 8010da0:	2219      	movs	r2, #25
 8010da2:	2112      	movs	r1, #18
 8010da4:	2400      	movs	r4, #0
 8010da6:	f105 0010 	add.w	r0, r5, #16
 8010daa:	f000 f83f 	bl	8010e2c <core_set_error>
 8010dae:	e6ff      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010db0:	9d03      	ldr	r5, [sp, #12]
 8010db2:	4604      	mov	r4, r0
 8010db4:	2221      	movs	r2, #33	@ 0x21
 8010db6:	2112      	movs	r1, #18
 8010db8:	f105 0010 	add.w	r0, r5, #16
 8010dbc:	f000 f836 	bl	8010e2c <core_set_error>
 8010dc0:	e6f6      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010dc2:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8010dc6:	82ab      	strh	r3, [r5, #20]
 8010dc8:	e744      	b.n	8010c54 <ai_platform_network_process+0x3f0>
 8010dca:	2700      	movs	r7, #0
 8010dcc:	e747      	b.n	8010c5e <ai_platform_network_process+0x3fa>
 8010dce:	4604      	mov	r4, r0
 8010dd0:	2217      	movs	r2, #23
 8010dd2:	2113      	movs	r1, #19
 8010dd4:	f105 0010 	add.w	r0, r5, #16
 8010dd8:	f000 f828 	bl	8010e2c <core_set_error>
 8010ddc:	e6e8      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010dde:	2219      	movs	r2, #25
 8010de0:	2113      	movs	r1, #19
 8010de2:	f105 0010 	add.w	r0, r5, #16
 8010de6:	2400      	movs	r4, #0
 8010de8:	f000 f820 	bl	8010e2c <core_set_error>
 8010dec:	e6e0      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010dee:	4604      	mov	r4, r0
 8010df0:	2221      	movs	r2, #33	@ 0x21
 8010df2:	2113      	movs	r1, #19
 8010df4:	f105 0010 	add.w	r0, r5, #16
 8010df8:	f000 f818 	bl	8010e2c <core_set_error>
 8010dfc:	e6d8      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010dfe:	2217      	movs	r2, #23
 8010e00:	2113      	movs	r1, #19
 8010e02:	f105 0010 	add.w	r0, r5, #16
 8010e06:	4654      	mov	r4, sl
 8010e08:	f000 f810 	bl	8010e2c <core_set_error>
 8010e0c:	e6d0      	b.n	8010bb0 <ai_platform_network_process+0x34c>
 8010e0e:	bf00      	nop
 8010e10:	58024000 	.word	0x58024000
 8010e14:	f407a5c2 	.word	0xf407a5c2
 8010e18:	b5e8b5cd 	.word	0xb5e8b5cd

08010e1c <core_init>:
 8010e1c:	2001      	movs	r0, #1
 8010e1e:	4770      	bx	lr

08010e20 <core_get_error>:
 8010e20:	4603      	mov	r3, r0
 8010e22:	2200      	movs	r2, #0
 8010e24:	6800      	ldr	r0, [r0, #0]
 8010e26:	601a      	str	r2, [r3, #0]
 8010e28:	4770      	bx	lr
 8010e2a:	bf00      	nop

08010e2c <core_set_error>:
 8010e2c:	4603      	mov	r3, r0
 8010e2e:	7800      	ldrb	r0, [r0, #0]
 8010e30:	b108      	cbz	r0, 8010e36 <core_set_error+0xa>
 8010e32:	2000      	movs	r0, #0
 8010e34:	4770      	bx	lr
 8010e36:	7019      	strb	r1, [r3, #0]
 8010e38:	2001      	movs	r0, #1
 8010e3a:	6819      	ldr	r1, [r3, #0]
 8010e3c:	f362 211f 	bfi	r1, r2, #8, #24
 8010e40:	6019      	str	r1, [r3, #0]
 8010e42:	4770      	bx	lr

08010e44 <ai_check_custom_types>:
 8010e44:	b082      	sub	sp, #8
 8010e46:	4b12      	ldr	r3, [pc, #72]	@ (8010e90 <ai_check_custom_types+0x4c>)
 8010e48:	9301      	str	r3, [sp, #4]
 8010e4a:	b118      	cbz	r0, 8010e54 <ai_check_custom_types+0x10>
 8010e4c:	7803      	ldrb	r3, [r0, #0]
 8010e4e:	2b03      	cmp	r3, #3
 8010e50:	d002      	beq.n	8010e58 <ai_check_custom_types+0x14>
 8010e52:	2000      	movs	r0, #0
 8010e54:	b002      	add	sp, #8
 8010e56:	4770      	bx	lr
 8010e58:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8010e5c:	4293      	cmp	r3, r2
 8010e5e:	d004      	beq.n	8010e6a <ai_check_custom_types+0x26>
 8010e60:	2001      	movs	r0, #1
 8010e62:	f080 0001 	eor.w	r0, r0, #1
 8010e66:	b002      	add	sp, #8
 8010e68:	4770      	bx	lr
 8010e6a:	7842      	ldrb	r2, [r0, #1]
 8010e6c:	3001      	adds	r0, #1
 8010e6e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010e72:	429a      	cmp	r2, r3
 8010e74:	d1f4      	bne.n	8010e60 <ai_check_custom_types+0x1c>
 8010e76:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8010e7a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8010e7e:	429a      	cmp	r2, r3
 8010e80:	d1ee      	bne.n	8010e60 <ai_check_custom_types+0x1c>
 8010e82:	7842      	ldrb	r2, [r0, #1]
 8010e84:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8010e88:	429a      	cmp	r2, r3
 8010e8a:	d1e9      	bne.n	8010e60 <ai_check_custom_types+0x1c>
 8010e8c:	2000      	movs	r0, #0
 8010e8e:	e7e8      	b.n	8010e62 <ai_check_custom_types+0x1e>
 8010e90:	84048403 	.word	0x84048403

08010e94 <ai_layers_init_all>:
 8010e94:	2100      	movs	r1, #0
 8010e96:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8010e98:	b13b      	cbz	r3, 8010eaa <ai_layers_init_all+0x16>
 8010e9a:	691a      	ldr	r2, [r3, #16]
 8010e9c:	3101      	adds	r1, #1
 8010e9e:	60d8      	str	r0, [r3, #12]
 8010ea0:	429a      	cmp	r2, r3
 8010ea2:	4613      	mov	r3, r2
 8010ea4:	d001      	beq.n	8010eaa <ai_layers_init_all+0x16>
 8010ea6:	2a00      	cmp	r2, #0
 8010ea8:	d1f6      	bne.n	8010e98 <ai_layers_init_all+0x4>
 8010eaa:	4608      	mov	r0, r1
 8010eac:	4770      	bx	lr
 8010eae:	bf00      	nop

08010eb0 <ai_layers_post_init_all>:
 8010eb0:	b538      	push	{r3, r4, r5, lr}
 8010eb2:	2500      	movs	r5, #0
 8010eb4:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8010eb6:	b16c      	cbz	r4, 8010ed4 <ai_layers_post_init_all+0x24>
 8010eb8:	6863      	ldr	r3, [r4, #4]
 8010eba:	07db      	lsls	r3, r3, #31
 8010ebc:	d504      	bpl.n	8010ec8 <ai_layers_post_init_all+0x18>
 8010ebe:	6a23      	ldr	r3, [r4, #32]
 8010ec0:	4620      	mov	r0, r4
 8010ec2:	b10b      	cbz	r3, 8010ec8 <ai_layers_post_init_all+0x18>
 8010ec4:	3501      	adds	r5, #1
 8010ec6:	4798      	blx	r3
 8010ec8:	6923      	ldr	r3, [r4, #16]
 8010eca:	42a3      	cmp	r3, r4
 8010ecc:	461c      	mov	r4, r3
 8010ece:	d001      	beq.n	8010ed4 <ai_layers_post_init_all+0x24>
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d1f0      	bne.n	8010eb6 <ai_layers_post_init_all+0x6>
 8010ed4:	4628      	mov	r0, r5
 8010ed6:	bd38      	pop	{r3, r4, r5, pc}

08010ed8 <ai_layers_forward_all>:
 8010ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010edc:	f8d0 803c 	ldr.w	r8, [r0, #60]	@ 0x3c
 8010ee0:	4604      	mov	r4, r0
 8010ee2:	f1b8 0f00 	cmp.w	r8, #0
 8010ee6:	d02a      	beq.n	8010f3e <ai_layers_forward_all+0x66>
 8010ee8:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8010eea:	6381      	str	r1, [r0, #56]	@ 0x38
 8010eec:	b319      	cbz	r1, 8010f36 <ai_layers_forward_all+0x5e>
 8010eee:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8010ef0:	2001      	movs	r0, #1
 8010ef2:	47c0      	blx	r8
 8010ef4:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8010ef6:	b1f6      	cbz	r6, 8010f36 <ai_layers_forward_all+0x5e>
 8010ef8:	2700      	movs	r7, #0
 8010efa:	4631      	mov	r1, r6
 8010efc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8010efe:	2002      	movs	r0, #2
 8010f00:	47c0      	blx	r8
 8010f02:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8010f04:	4628      	mov	r0, r5
 8010f06:	696b      	ldr	r3, [r5, #20]
 8010f08:	4798      	blx	r3
 8010f0a:	692e      	ldr	r6, [r5, #16]
 8010f0c:	2003      	movs	r0, #3
 8010f0e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8010f10:	42b5      	cmp	r5, r6
 8010f12:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010f14:	d007      	beq.n	8010f26 <ai_layers_forward_all+0x4e>
 8010f16:	47c0      	blx	r8
 8010f18:	3701      	adds	r7, #1
 8010f1a:	63a6      	str	r6, [r4, #56]	@ 0x38
 8010f1c:	2e00      	cmp	r6, #0
 8010f1e:	d1ec      	bne.n	8010efa <ai_layers_forward_all+0x22>
 8010f20:	4638      	mov	r0, r7
 8010f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f26:	2003      	movs	r0, #3
 8010f28:	3701      	adds	r7, #1
 8010f2a:	47c0      	blx	r8
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	4638      	mov	r0, r7
 8010f30:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f36:	2700      	movs	r7, #0
 8010f38:	4638      	mov	r0, r7
 8010f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f3e:	6b45      	ldr	r5, [r0, #52]	@ 0x34
 8010f40:	6385      	str	r5, [r0, #56]	@ 0x38
 8010f42:	2d00      	cmp	r5, #0
 8010f44:	d0f7      	beq.n	8010f36 <ai_layers_forward_all+0x5e>
 8010f46:	4647      	mov	r7, r8
 8010f48:	696b      	ldr	r3, [r5, #20]
 8010f4a:	4628      	mov	r0, r5
 8010f4c:	4798      	blx	r3
 8010f4e:	462b      	mov	r3, r5
 8010f50:	692d      	ldr	r5, [r5, #16]
 8010f52:	429d      	cmp	r5, r3
 8010f54:	d004      	beq.n	8010f60 <ai_layers_forward_all+0x88>
 8010f56:	3701      	adds	r7, #1
 8010f58:	63a5      	str	r5, [r4, #56]	@ 0x38
 8010f5a:	2d00      	cmp	r5, #0
 8010f5c:	d1f4      	bne.n	8010f48 <ai_layers_forward_all+0x70>
 8010f5e:	e7df      	b.n	8010f20 <ai_layers_forward_all+0x48>
 8010f60:	2300      	movs	r3, #0
 8010f62:	3701      	adds	r7, #1
 8010f64:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010f66:	e7db      	b.n	8010f20 <ai_layers_forward_all+0x48>

08010f68 <ai_dict_decompress_f32>:
 8010f68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010f6c:	9d08      	ldr	r5, [sp, #32]
 8010f6e:	2b04      	cmp	r3, #4
 8010f70:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8010f74:	d00e      	beq.n	8010f94 <ai_dict_decompress_f32+0x2c>
 8010f76:	2b08      	cmp	r3, #8
 8010f78:	d10a      	bne.n	8010f90 <ai_dict_decompress_f32+0x28>
 8010f7a:	42a8      	cmp	r0, r5
 8010f7c:	d208      	bcs.n	8010f90 <ai_dict_decompress_f32+0x28>
 8010f7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f82:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	f840 3b04 	str.w	r3, [r0], #4
 8010f8c:	4285      	cmp	r5, r0
 8010f8e:	d8f6      	bhi.n	8010f7e <ai_dict_decompress_f32+0x16>
 8010f90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010f94:	9b07      	ldr	r3, [sp, #28]
 8010f96:	085e      	lsrs	r6, r3, #1
 8010f98:	f003 0701 	and.w	r7, r3, #1
 8010f9c:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 8010fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8010fa4:	42a8      	cmp	r0, r5
 8010fa6:	d2f3      	bcs.n	8010f90 <ai_dict_decompress_f32+0x28>
 8010fa8:	b33e      	cbz	r6, 8010ffa <ai_dict_decompress_f32+0x92>
 8010faa:	f100 0e08 	add.w	lr, r0, #8
 8010fae:	f101 3cff 	add.w	ip, r1, #4294967295
 8010fb2:	eb01 0408 	add.w	r4, r1, r8
 8010fb6:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8010fba:	f10e 0e08 	add.w	lr, lr, #8
 8010fbe:	091b      	lsrs	r3, r3, #4
 8010fc0:	4564      	cmp	r4, ip
 8010fc2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	f84e 3c10 	str.w	r3, [lr, #-16]
 8010fcc:	f89c 3000 	ldrb.w	r3, [ip]
 8010fd0:	f003 030f 	and.w	r3, r3, #15
 8010fd4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	f84e 3c0c 	str.w	r3, [lr, #-12]
 8010fde:	d1ea      	bne.n	8010fb6 <ai_dict_decompress_f32+0x4e>
 8010fe0:	4431      	add	r1, r6
 8010fe2:	4448      	add	r0, r9
 8010fe4:	2f00      	cmp	r7, #0
 8010fe6:	d0dd      	beq.n	8010fa4 <ai_dict_decompress_f32+0x3c>
 8010fe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010fec:	091b      	lsrs	r3, r3, #4
 8010fee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	f840 3b04 	str.w	r3, [r0], #4
 8010ff8:	e7d4      	b.n	8010fa4 <ai_dict_decompress_f32+0x3c>
 8010ffa:	2f00      	cmp	r7, #0
 8010ffc:	d1f4      	bne.n	8010fe8 <ai_dict_decompress_f32+0x80>
 8010ffe:	42a8      	cmp	r0, r5
 8011000:	d3fd      	bcc.n	8010ffe <ai_dict_decompress_f32+0x96>
 8011002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011006:	bf00      	nop

08011008 <forward_conv2d_if32of32wf32>:
 8011008:	6982      	ldr	r2, [r0, #24]
 801100a:	8813      	ldrh	r3, [r2, #0]
 801100c:	2b00      	cmp	r3, #0
 801100e:	f000 8092 	beq.w	8011136 <forward_conv2d_if32of32wf32+0x12e>
 8011012:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8011016:	f8dc 2004 	ldr.w	r2, [ip, #4]
 801101a:	b102      	cbz	r2, 801101e <forward_conv2d_if32of32wf32+0x16>
 801101c:	6812      	ldr	r2, [r2, #0]
 801101e:	2b01      	cmp	r3, #1
 8011020:	f000 80b3 	beq.w	801118a <forward_conv2d_if32of32wf32+0x182>
 8011024:	f8dc 1010 	ldr.w	r1, [ip, #16]
 8011028:	b101      	cbz	r1, 801102c <forward_conv2d_if32of32wf32+0x24>
 801102a:	6809      	ldr	r1, [r1, #0]
 801102c:	2b02      	cmp	r3, #2
 801102e:	f000 8084 	beq.w	801113a <forward_conv2d_if32of32wf32+0x132>
 8011032:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011036:	f8dc 601c 	ldr.w	r6, [ip, #28]
 801103a:	b0a1      	sub	sp, #132	@ 0x84
 801103c:	2e00      	cmp	r6, #0
 801103e:	f000 809d 	beq.w	801117c <forward_conv2d_if32of32wf32+0x174>
 8011042:	f8bc 5018 	ldrh.w	r5, [ip, #24]
 8011046:	6834      	ldr	r4, [r6, #0]
 8011048:	2d01      	cmp	r5, #1
 801104a:	f240 8099 	bls.w	8011180 <forward_conv2d_if32of32wf32+0x178>
 801104e:	6876      	ldr	r6, [r6, #4]
 8011050:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8011054:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8011058:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801105c:	6992      	ldr	r2, [r2, #24]
 801105e:	9713      	str	r7, [sp, #76]	@ 0x4c
 8011060:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8011064:	f8d0 e03c 	ldr.w	lr, [r0, #60]	@ 0x3c
 8011068:	9714      	str	r7, [sp, #80]	@ 0x50
 801106a:	f8d9 700c 	ldr.w	r7, [r9, #12]
 801106e:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 8011072:	9715      	str	r7, [sp, #84]	@ 0x54
 8011074:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8011078:	f8d2 b008 	ldr.w	fp, [r2, #8]
 801107c:	9716      	str	r7, [sp, #88]	@ 0x58
 801107e:	f8d8 700c 	ldr.w	r7, [r8, #12]
 8011082:	69a2      	ldr	r2, [r4, #24]
 8011084:	9717      	str	r7, [sp, #92]	@ 0x5c
 8011086:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801108a:	9718      	str	r7, [sp, #96]	@ 0x60
 801108c:	8d07      	ldrh	r7, [r0, #40]	@ 0x28
 801108e:	e9d0 540c 	ldrd	r5, r4, [r0, #48]	@ 0x30
 8011092:	9719      	str	r7, [sp, #100]	@ 0x64
 8011094:	8d87      	ldrh	r7, [r0, #44]	@ 0x2c
 8011096:	69c0      	ldr	r0, [r0, #28]
 8011098:	971a      	str	r7, [sp, #104]	@ 0x68
 801109a:	901f      	str	r0, [sp, #124]	@ 0x7c
 801109c:	f8be 0000 	ldrh.w	r0, [lr]
 80110a0:	901b      	str	r0, [sp, #108]	@ 0x6c
 80110a2:	f8be 0004 	ldrh.w	r0, [lr, #4]
 80110a6:	901c      	str	r0, [sp, #112]	@ 0x70
 80110a8:	b2a8      	uxth	r0, r5
 80110aa:	901d      	str	r0, [sp, #116]	@ 0x74
 80110ac:	b2a0      	uxth	r0, r4
 80110ae:	901e      	str	r0, [sp, #120]	@ 0x78
 80110b0:	f8d2 9008 	ldr.w	r9, [r2, #8]
 80110b4:	e9da 7801 	ldrd	r7, r8, [sl, #4]
 80110b8:	b10e      	cbz	r6, 80110be <forward_conv2d_if32of32wf32+0xb6>
 80110ba:	69b0      	ldr	r0, [r6, #24]
 80110bc:	6886      	ldr	r6, [r0, #8]
 80110be:	b2a4      	uxth	r4, r4
 80110c0:	6989      	ldr	r1, [r1, #24]
 80110c2:	f108 30ff 	add.w	r0, r8, #4294967295
 80110c6:	b2ad      	uxth	r5, r5
 80110c8:	3c01      	subs	r4, #1
 80110ca:	f8d1 a008 	ldr.w	sl, [r1, #8]
 80110ce:	3d01      	subs	r5, #1
 80110d0:	6811      	ldr	r1, [r2, #0]
 80110d2:	fb00 8404 	mla	r4, r0, r4, r8
 80110d6:	1e78      	subs	r0, r7, #1
 80110d8:	fb00 7505 	mla	r5, r0, r5, r7
 80110dc:	f3c1 4043 	ubfx	r0, r1, #17, #4
 80110e0:	2804      	cmp	r0, #4
 80110e2:	d02d      	beq.n	8011140 <forward_conv2d_if32of32wf32+0x138>
 80110e4:	2808      	cmp	r0, #8
 80110e6:	d02b      	beq.n	8011140 <forward_conv2d_if32of32wf32+0x138>
 80110e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80110ea:	464a      	mov	r2, r9
 80110ec:	940c      	str	r4, [sp, #48]	@ 0x30
 80110ee:	4651      	mov	r1, sl
 80110f0:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 80110f2:	4658      	mov	r0, fp
 80110f4:	9706      	str	r7, [sp, #24]
 80110f6:	940f      	str	r4, [sp, #60]	@ 0x3c
 80110f8:	e9cd 530d 	strd	r5, r3, [sp, #52]	@ 0x34
 80110fc:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80110fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011100:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011102:	930a      	str	r3, [sp, #40]	@ 0x28
 8011104:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8011106:	9309      	str	r3, [sp, #36]	@ 0x24
 8011108:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801110a:	e9cd 8307 	strd	r8, r3, [sp, #28]
 801110e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011110:	9305      	str	r3, [sp, #20]
 8011112:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011114:	9304      	str	r3, [sp, #16]
 8011116:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011118:	9303      	str	r3, [sp, #12]
 801111a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801111c:	9302      	str	r3, [sp, #8]
 801111e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011120:	9301      	str	r3, [sp, #4]
 8011122:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011124:	9300      	str	r3, [sp, #0]
 8011126:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8011128:	9310      	str	r3, [sp, #64]	@ 0x40
 801112a:	4633      	mov	r3, r6
 801112c:	f000 fe9e 	bl	8011e6c <forward_lite_conv2d_if32of32wf32>
 8011130:	b021      	add	sp, #132	@ 0x84
 8011132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011136:	685b      	ldr	r3, [r3, #4]
 8011138:	deff      	udf	#255	@ 0xff
 801113a:	2300      	movs	r3, #0
 801113c:	685b      	ldr	r3, [r3, #4]
 801113e:	deff      	udf	#255	@ 0xff
 8011140:	68d2      	ldr	r2, [r2, #12]
 8011142:	2a00      	cmp	r2, #0
 8011144:	d0d0      	beq.n	80110e8 <forward_conv2d_if32of32wf32+0xe0>
 8011146:	2b03      	cmp	r3, #3
 8011148:	d022      	beq.n	8011190 <forward_conv2d_if32of32wf32+0x188>
 801114a:	f8dc 3028 	ldr.w	r3, [ip, #40]	@ 0x28
 801114e:	b1cb      	cbz	r3, 8011184 <forward_conv2d_if32of32wf32+0x17c>
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	b1bb      	cbz	r3, 8011184 <forward_conv2d_if32of32wf32+0x17c>
 8011154:	f8d3 c018 	ldr.w	ip, [r3, #24]
 8011158:	f3c1 13c6 	ubfx	r3, r1, #7, #7
 801115c:	f3c1 5141 	ubfx	r1, r1, #21, #2
 8011160:	410b      	asrs	r3, r1
 8011162:	e9dc 1001 	ldrd	r1, r0, [ip, #4]
 8011166:	b29b      	uxth	r3, r3
 8011168:	9101      	str	r1, [sp, #4]
 801116a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801116c:	9100      	str	r1, [sp, #0]
 801116e:	4649      	mov	r1, r9
 8011170:	2800      	cmp	r0, #0
 8011172:	bf18      	it	ne
 8011174:	4681      	movne	r9, r0
 8011176:	f7ff fef7 	bl	8010f68 <ai_dict_decompress_f32>
 801117a:	e7b5      	b.n	80110e8 <forward_conv2d_if32of32wf32+0xe0>
 801117c:	4634      	mov	r4, r6
 801117e:	e767      	b.n	8011050 <forward_conv2d_if32of32wf32+0x48>
 8011180:	2600      	movs	r6, #0
 8011182:	e765      	b.n	8011050 <forward_conv2d_if32of32wf32+0x48>
 8011184:	2300      	movs	r3, #0
 8011186:	699b      	ldr	r3, [r3, #24]
 8011188:	deff      	udf	#255	@ 0xff
 801118a:	2300      	movs	r3, #0
 801118c:	685b      	ldr	r3, [r3, #4]
 801118e:	deff      	udf	#255	@ 0xff
 8011190:	2300      	movs	r3, #0
 8011192:	685b      	ldr	r3, [r3, #4]
 8011194:	deff      	udf	#255	@ 0xff
 8011196:	bf00      	nop

08011198 <forward_dense>:
 8011198:	6983      	ldr	r3, [r0, #24]
 801119a:	881a      	ldrh	r2, [r3, #0]
 801119c:	2a00      	cmp	r2, #0
 801119e:	f000 80f0 	beq.w	8011382 <forward_dense+0x1ea>
 80111a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111a6:	ed2d 8b02 	vpush	{d8}
 80111aa:	6858      	ldr	r0, [r3, #4]
 80111ac:	b09b      	sub	sp, #108	@ 0x6c
 80111ae:	6845      	ldr	r5, [r0, #4]
 80111b0:	b105      	cbz	r5, 80111b4 <forward_dense+0x1c>
 80111b2:	682d      	ldr	r5, [r5, #0]
 80111b4:	2a01      	cmp	r2, #1
 80111b6:	f000 840a 	beq.w	80119ce <forward_dense+0x836>
 80111ba:	6906      	ldr	r6, [r0, #16]
 80111bc:	b106      	cbz	r6, 80111c0 <forward_dense+0x28>
 80111be:	6836      	ldr	r6, [r6, #0]
 80111c0:	2a02      	cmp	r2, #2
 80111c2:	f000 80e0 	beq.w	8011386 <forward_dense+0x1ee>
 80111c6:	69c3      	ldr	r3, [r0, #28]
 80111c8:	930d      	str	r3, [sp, #52]	@ 0x34
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	f000 83f1 	beq.w	80119b2 <forward_dense+0x81a>
 80111d0:	4619      	mov	r1, r3
 80111d2:	8b03      	ldrh	r3, [r0, #24]
 80111d4:	6809      	ldr	r1, [r1, #0]
 80111d6:	2b01      	cmp	r3, #1
 80111d8:	910f      	str	r1, [sp, #60]	@ 0x3c
 80111da:	f240 83ec 	bls.w	80119b6 <forward_dense+0x81e>
 80111de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80111e0:	685b      	ldr	r3, [r3, #4]
 80111e2:	930d      	str	r3, [sp, #52]	@ 0x34
 80111e4:	460b      	mov	r3, r1
 80111e6:	f8d3 8018 	ldr.w	r8, [r3, #24]
 80111ea:	2a03      	cmp	r2, #3
 80111ec:	68eb      	ldr	r3, [r5, #12]
 80111ee:	68f7      	ldr	r7, [r6, #12]
 80111f0:	685b      	ldr	r3, [r3, #4]
 80111f2:	687c      	ldr	r4, [r7, #4]
 80111f4:	9317      	str	r3, [sp, #92]	@ 0x5c
 80111f6:	f8d8 3000 	ldr.w	r3, [r8]
 80111fa:	4621      	mov	r1, r4
 80111fc:	9419      	str	r4, [sp, #100]	@ 0x64
 80111fe:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 8011202:	f3c3 5c41 	ubfx	ip, r3, #21, #2
 8011206:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 801120a:	fb01 f404 	mul.w	r4, r1, r4
 801120e:	fa4e f10c 	asr.w	r1, lr, ip
 8011212:	9116      	str	r1, [sp, #88]	@ 0x58
 8011214:	f000 83d8 	beq.w	80119c8 <forward_dense+0x830>
 8011218:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 801121a:	f3c3 4343 	ubfx	r3, r3, #17, #4
 801121e:	2a00      	cmp	r2, #0
 8011220:	f000 83c2 	beq.w	80119a8 <forward_dense+0x810>
 8011224:	6812      	ldr	r2, [r2, #0]
 8011226:	2a00      	cmp	r2, #0
 8011228:	f000 83be 	beq.w	80119a8 <forward_dense+0x810>
 801122c:	2b04      	cmp	r3, #4
 801122e:	f8d2 9018 	ldr.w	r9, [r2, #24]
 8011232:	f000 83a8 	beq.w	8011986 <forward_dense+0x7ee>
 8011236:	2b08      	cmp	r3, #8
 8011238:	f000 83a5 	beq.w	8011986 <forward_dense+0x7ee>
 801123c:	f04f 0a00 	mov.w	sl, #0
 8011240:	69ab      	ldr	r3, [r5, #24]
 8011242:	fb07 f404 	mul.w	r4, r7, r4
 8011246:	69b2      	ldr	r2, [r6, #24]
 8011248:	f8d3 9008 	ldr.w	r9, [r3, #8]
 801124c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801124e:	6892      	ldr	r2, [r2, #8]
 8011250:	695b      	ldr	r3, [r3, #20]
 8011252:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8011256:	9206      	str	r2, [sp, #24]
 8011258:	685b      	ldr	r3, [r3, #4]
 801125a:	428a      	cmp	r2, r1
 801125c:	9110      	str	r1, [sp, #64]	@ 0x40
 801125e:	9304      	str	r3, [sp, #16]
 8011260:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011262:	ea4f 0083 	mov.w	r0, r3, lsl #2
 8011266:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801126a:	900e      	str	r0, [sp, #56]	@ 0x38
 801126c:	9303      	str	r3, [sp, #12]
 801126e:	f080 8380 	bcs.w	8011972 <forward_dense+0x7da>
 8011272:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8011274:	4654      	mov	r4, sl
 8011276:	4bb9      	ldr	r3, [pc, #740]	@ (801155c <forward_dense+0x3c4>)
 8011278:	46ca      	mov	sl, r9
 801127a:	08d0      	lsrs	r0, r2, #3
 801127c:	ed9f 8ab8 	vldr	s16, [pc, #736]	@ 8011560 <forward_dense+0x3c8>
 8011280:	4413      	add	r3, r2
 8011282:	9009      	str	r0, [sp, #36]	@ 0x24
 8011284:	0099      	lsls	r1, r3, #2
 8011286:	f022 0301 	bic.w	r3, r2, #1
 801128a:	f002 0201 	and.w	r2, r2, #1
 801128e:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8011292:	9118      	str	r1, [sp, #96]	@ 0x60
 8011294:	920a      	str	r2, [sp, #40]	@ 0x28
 8011296:	eb09 1240 	add.w	r2, r9, r0, lsl #5
 801129a:	9305      	str	r3, [sp, #20]
 801129c:	f101 0320 	add.w	r3, r1, #32
 80112a0:	9207      	str	r2, [sp, #28]
 80112a2:	9311      	str	r3, [sp, #68]	@ 0x44
 80112a4:	444b      	add	r3, r9
 80112a6:	469b      	mov	fp, r3
 80112a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80112aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80112ac:	699b      	ldr	r3, [r3, #24]
 80112ae:	689a      	ldr	r2, [r3, #8]
 80112b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80112b2:	b10b      	cbz	r3, 80112b8 <forward_dense+0x120>
 80112b4:	699b      	ldr	r3, [r3, #24]
 80112b6:	689b      	ldr	r3, [r3, #8]
 80112b8:	2c00      	cmp	r4, #0
 80112ba:	f000 834b 	beq.w	8011954 <forward_dense+0x7bc>
 80112be:	9916      	ldr	r1, [sp, #88]	@ 0x58
 80112c0:	2904      	cmp	r1, #4
 80112c2:	f000 826a 	beq.w	801179a <forward_dense+0x602>
 80112c6:	9903      	ldr	r1, [sp, #12]
 80112c8:	9806      	ldr	r0, [sp, #24]
 80112ca:	4281      	cmp	r1, r0
 80112cc:	f240 8356 	bls.w	801197c <forward_dense+0x7e4>
 80112d0:	4686      	mov	lr, r0
 80112d2:	9818      	ldr	r0, [sp, #96]	@ 0x60
 80112d4:	eb00 090a 	add.w	r9, r0, sl
 80112d8:	0941      	lsrs	r1, r0, #5
 80112da:	f10a 0004 	add.w	r0, sl, #4
 80112de:	f8cd 9020 	str.w	r9, [sp, #32]
 80112e2:	9012      	str	r0, [sp, #72]	@ 0x48
 80112e4:	1c48      	adds	r0, r1, #1
 80112e6:	00c9      	lsls	r1, r1, #3
 80112e8:	3110      	adds	r1, #16
 80112ea:	9115      	str	r1, [sp, #84]	@ 0x54
 80112ec:	00c1      	lsls	r1, r0, #3
 80112ee:	9113      	str	r1, [sp, #76]	@ 0x4c
 80112f0:	eb0a 1140 	add.w	r1, sl, r0, lsl #5
 80112f4:	9114      	str	r1, [sp, #80]	@ 0x50
 80112f6:	f1a9 0104 	sub.w	r1, r9, #4
 80112fa:	f8dd 905c 	ldr.w	r9, [sp, #92]	@ 0x5c
 80112fe:	910c      	str	r1, [sp, #48]	@ 0x30
 8011300:	2b00      	cmp	r3, #0
 8011302:	f000 8128 	beq.w	8011556 <forward_dense+0x3be>
 8011306:	ecb3 5a01 	vldmia	r3!, {s10}
 801130a:	f1b9 0f07 	cmp.w	r9, #7
 801130e:	d83d      	bhi.n	801138c <forward_dense+0x1f4>
 8011310:	45da      	cmp	sl, fp
 8011312:	d211      	bcs.n	8011338 <forward_dense+0x1a0>
 8011314:	eddf 7a92 	vldr	s15, [pc, #584]	@ 8011560 <forward_dense+0x3c8>
 8011318:	4650      	mov	r0, sl
 801131a:	4615      	mov	r5, r2
 801131c:	f815 1b01 	ldrb.w	r1, [r5], #1
 8011320:	ecb0 7a01 	vldmia	r0!, {s14}
 8011324:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8011328:	4558      	cmp	r0, fp
 801132a:	edd1 6a00 	vldr	s13, [r1]
 801132e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011332:	d3f3      	bcc.n	801131c <forward_dense+0x184>
 8011334:	ee35 5a27 	vadd.f32	s10, s10, s15
 8011338:	9904      	ldr	r1, [sp, #16]
 801133a:	ecae 5a01 	vstmia	lr!, {s10}
 801133e:	440a      	add	r2, r1
 8011340:	9903      	ldr	r1, [sp, #12]
 8011342:	458e      	cmp	lr, r1
 8011344:	d3dc      	bcc.n	8011300 <forward_dense+0x168>
 8011346:	9a06      	ldr	r2, [sp, #24]
 8011348:	1a8b      	subs	r3, r1, r2
 801134a:	3b01      	subs	r3, #1
 801134c:	f023 0303 	bic.w	r3, r3, #3
 8011350:	3304      	adds	r3, #4
 8011352:	18d3      	adds	r3, r2, r3
 8011354:	4619      	mov	r1, r3
 8011356:	9306      	str	r3, [sp, #24]
 8011358:	9b03      	ldr	r3, [sp, #12]
 801135a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801135c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801135e:	4413      	add	r3, r2
 8011360:	9a07      	ldr	r2, [sp, #28]
 8011362:	4281      	cmp	r1, r0
 8011364:	9303      	str	r3, [sp, #12]
 8011366:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011368:	441a      	add	r2, r3
 801136a:	449b      	add	fp, r3
 801136c:	9207      	str	r2, [sp, #28]
 801136e:	9a05      	ldr	r2, [sp, #20]
 8011370:	441a      	add	r2, r3
 8011372:	9205      	str	r2, [sp, #20]
 8011374:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011376:	4692      	mov	sl, r2
 8011378:	f080 82fb 	bcs.w	8011972 <forward_dense+0x7da>
 801137c:	441a      	add	r2, r3
 801137e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011380:	e793      	b.n	80112aa <forward_dense+0x112>
 8011382:	6853      	ldr	r3, [r2, #4]
 8011384:	deff      	udf	#255	@ 0xff
 8011386:	2300      	movs	r3, #0
 8011388:	685b      	ldr	r3, [r3, #4]
 801138a:	deff      	udf	#255	@ 0xff
 801138c:	f002 0103 	and.w	r1, r2, #3
 8011390:	2902      	cmp	r1, #2
 8011392:	f000 81e6 	beq.w	8011762 <forward_dense+0x5ca>
 8011396:	2903      	cmp	r1, #3
 8011398:	f000 80e4 	beq.w	8011564 <forward_dense+0x3cc>
 801139c:	2901      	cmp	r1, #1
 801139e:	f000 81ef 	beq.w	8011780 <forward_dense+0x5e8>
 80113a2:	9908      	ldr	r1, [sp, #32]
 80113a4:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8011560 <forward_dense+0x3c8>
 80113a8:	458a      	cmp	sl, r1
 80113aa:	f200 82e9 	bhi.w	8011980 <forward_dense+0x7e8>
 80113ae:	9d15      	ldr	r5, [sp, #84]	@ 0x54
 80113b0:	f102 0108 	add.w	r1, r2, #8
 80113b4:	f10a 0020 	add.w	r0, sl, #32
 80113b8:	18ae      	adds	r6, r5, r2
 80113ba:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 80113be:	3108      	adds	r1, #8
 80113c0:	ed50 2a07 	vldr	s5, [r0, #-28]	@ 0xffffffe4
 80113c4:	3020      	adds	r0, #32
 80113c6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80113ca:	ed10 3a10 	vldr	s6, [r0, #-64]	@ 0xffffffc0
 80113ce:	ed50 3a0e 	vldr	s7, [r0, #-56]	@ 0xffffffc8
 80113d2:	edd5 7a00 	vldr	s15, [r5]
 80113d6:	f811 5c10 	ldrb.w	r5, [r1, #-16]
 80113da:	ee67 7aa2 	vmul.f32	s15, s15, s5
 80113de:	ed10 4a0d 	vldr	s8, [r0, #-52]	@ 0xffffffcc
 80113e2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80113e6:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 80113ea:	ed50 5a0b 	vldr	s11, [r0, #-44]	@ 0xffffffd4
 80113ee:	edd5 2a00 	vldr	s5, [r5]
 80113f2:	f811 5c0e 	ldrb.w	r5, [r1, #-14]
 80113f6:	eee2 7a83 	vfma.f32	s15, s5, s6
 80113fa:	ed10 6a0a 	vldr	s12, [r0, #-40]	@ 0xffffffd8
 80113fe:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011402:	ed50 6a09 	vldr	s13, [r0, #-36]	@ 0xffffffdc
 8011406:	ed95 3a00 	vldr	s6, [r5]
 801140a:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 801140e:	eee3 7a23 	vfma.f32	s15, s6, s7
 8011412:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011416:	edd5 3a00 	vldr	s7, [r5]
 801141a:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 801141e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011422:	eee3 7a84 	vfma.f32	s15, s7, s8
 8011426:	ed95 4a00 	vldr	s8, [r5]
 801142a:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 801142e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011432:	eee4 7a24 	vfma.f32	s15, s8, s9
 8011436:	edd5 4a00 	vldr	s9, [r5]
 801143a:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 801143e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011442:	eee4 7aa5 	vfma.f32	s15, s9, s11
 8011446:	edd5 5a00 	vldr	s11, [r5]
 801144a:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 801144e:	428e      	cmp	r6, r1
 8011450:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011454:	eee5 7a86 	vfma.f32	s15, s11, s12
 8011458:	ed95 6a00 	vldr	s12, [r5]
 801145c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8011460:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011464:	d1a9      	bne.n	80113ba <forward_dense+0x222>
 8011466:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8011468:	1850      	adds	r0, r2, r1
 801146a:	9914      	ldr	r1, [sp, #80]	@ 0x50
 801146c:	4559      	cmp	r1, fp
 801146e:	d26f      	bcs.n	8011550 <forward_dense+0x3b8>
 8011470:	7805      	ldrb	r5, [r0, #0]
 8011472:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011476:	edd5 7a00 	vldr	s15, [r5]
 801147a:	460d      	mov	r5, r1
 801147c:	ecf5 6a01 	vldmia	r5!, {s13}
 8011480:	45ab      	cmp	fp, r5
 8011482:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011486:	d963      	bls.n	8011550 <forward_dense+0x3b8>
 8011488:	7845      	ldrb	r5, [r0, #1]
 801148a:	edd1 6a01 	vldr	s13, [r1, #4]
 801148e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011492:	edd5 7a00 	vldr	s15, [r5]
 8011496:	f101 0508 	add.w	r5, r1, #8
 801149a:	45ab      	cmp	fp, r5
 801149c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80114a0:	d956      	bls.n	8011550 <forward_dense+0x3b8>
 80114a2:	7885      	ldrb	r5, [r0, #2]
 80114a4:	edd1 6a02 	vldr	s13, [r1, #8]
 80114a8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80114ac:	edd5 7a00 	vldr	s15, [r5]
 80114b0:	f101 050c 	add.w	r5, r1, #12
 80114b4:	45ab      	cmp	fp, r5
 80114b6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80114ba:	d949      	bls.n	8011550 <forward_dense+0x3b8>
 80114bc:	78c5      	ldrb	r5, [r0, #3]
 80114be:	edd1 6a03 	vldr	s13, [r1, #12]
 80114c2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80114c6:	edd5 7a00 	vldr	s15, [r5]
 80114ca:	f101 0510 	add.w	r5, r1, #16
 80114ce:	45ab      	cmp	fp, r5
 80114d0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80114d4:	d93c      	bls.n	8011550 <forward_dense+0x3b8>
 80114d6:	7905      	ldrb	r5, [r0, #4]
 80114d8:	edd1 6a04 	vldr	s13, [r1, #16]
 80114dc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80114e0:	edd5 7a00 	vldr	s15, [r5]
 80114e4:	f101 0514 	add.w	r5, r1, #20
 80114e8:	45ab      	cmp	fp, r5
 80114ea:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80114ee:	d92f      	bls.n	8011550 <forward_dense+0x3b8>
 80114f0:	7945      	ldrb	r5, [r0, #5]
 80114f2:	edd1 6a05 	vldr	s13, [r1, #20]
 80114f6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80114fa:	edd5 7a00 	vldr	s15, [r5]
 80114fe:	f101 0518 	add.w	r5, r1, #24
 8011502:	45ab      	cmp	fp, r5
 8011504:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011508:	d922      	bls.n	8011550 <forward_dense+0x3b8>
 801150a:	7985      	ldrb	r5, [r0, #6]
 801150c:	edd1 6a06 	vldr	s13, [r1, #24]
 8011510:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011514:	edd5 7a00 	vldr	s15, [r5]
 8011518:	f101 051c 	add.w	r5, r1, #28
 801151c:	45ab      	cmp	fp, r5
 801151e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011522:	d915      	bls.n	8011550 <forward_dense+0x3b8>
 8011524:	79c5      	ldrb	r5, [r0, #7]
 8011526:	edd1 6a07 	vldr	s13, [r1, #28]
 801152a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 801152e:	edd5 7a00 	vldr	s15, [r5]
 8011532:	f101 0520 	add.w	r5, r1, #32
 8011536:	45ab      	cmp	fp, r5
 8011538:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801153c:	d908      	bls.n	8011550 <forward_dense+0x3b8>
 801153e:	edd1 7a08 	vldr	s15, [r1, #32]
 8011542:	7a01      	ldrb	r1, [r0, #8]
 8011544:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8011548:	edd1 6a00 	vldr	s13, [r1]
 801154c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011550:	ee35 5a07 	vadd.f32	s10, s10, s14
 8011554:	e6f0      	b.n	8011338 <forward_dense+0x1a0>
 8011556:	ed9f 5a02 	vldr	s10, [pc, #8]	@ 8011560 <forward_dense+0x3c8>
 801155a:	e6d6      	b.n	801130a <forward_dense+0x172>
 801155c:	3ffffff8 	.word	0x3ffffff8
 8011560:	00000000 	.word	0x00000000
 8011564:	eeb0 7a48 	vmov.f32	s14, s16
 8011568:	4650      	mov	r0, sl
 801156a:	4611      	mov	r1, r2
 801156c:	468c      	mov	ip, r1
 801156e:	4606      	mov	r6, r0
 8011570:	f81c 5b01 	ldrb.w	r5, [ip], #1
 8011574:	ecf6 7a01 	vldmia	r6!, {s15}
 8011578:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 801157c:	edd5 6a00 	vldr	s13, [r5]
 8011580:	9d08      	ldr	r5, [sp, #32]
 8011582:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011586:	42ae      	cmp	r6, r5
 8011588:	d866      	bhi.n	8011658 <forward_dense+0x4c0>
 801158a:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 801158c:	f101 0711 	add.w	r7, r1, #17
 8011590:	3109      	adds	r1, #9
 8011592:	eba5 0800 	sub.w	r8, r5, r0
 8011596:	3024      	adds	r0, #36	@ 0x24
 8011598:	ea4f 1858 	mov.w	r8, r8, lsr #5
 801159c:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 80115a0:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 80115a4:	3108      	adds	r1, #8
 80115a6:	ed50 2a07 	vldr	s5, [r0, #-28]	@ 0xffffffe4
 80115aa:	3020      	adds	r0, #32
 80115ac:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80115b0:	ed10 3a10 	vldr	s6, [r0, #-64]	@ 0xffffffc0
 80115b4:	ed50 3a0e 	vldr	s7, [r0, #-56]	@ 0xffffffc8
 80115b8:	edd5 7a00 	vldr	s15, [r5]
 80115bc:	f811 5c10 	ldrb.w	r5, [r1, #-16]
 80115c0:	ee67 7aa2 	vmul.f32	s15, s15, s5
 80115c4:	ed10 4a0d 	vldr	s8, [r0, #-52]	@ 0xffffffcc
 80115c8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80115cc:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 80115d0:	ed50 5a0b 	vldr	s11, [r0, #-44]	@ 0xffffffd4
 80115d4:	edd5 2a00 	vldr	s5, [r5]
 80115d8:	f811 5c0e 	ldrb.w	r5, [r1, #-14]
 80115dc:	eee2 7a83 	vfma.f32	s15, s5, s6
 80115e0:	ed10 6a0a 	vldr	s12, [r0, #-40]	@ 0xffffffd8
 80115e4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80115e8:	ed50 6a09 	vldr	s13, [r0, #-36]	@ 0xffffffdc
 80115ec:	ed95 3a00 	vldr	s6, [r5]
 80115f0:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 80115f4:	eee3 7a23 	vfma.f32	s15, s6, s7
 80115f8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80115fc:	edd5 3a00 	vldr	s7, [r5]
 8011600:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 8011604:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011608:	eee3 7a84 	vfma.f32	s15, s7, s8
 801160c:	ed95 4a00 	vldr	s8, [r5]
 8011610:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 8011614:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011618:	eee4 7a24 	vfma.f32	s15, s8, s9
 801161c:	edd5 4a00 	vldr	s9, [r5]
 8011620:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8011624:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011628:	eee4 7aa5 	vfma.f32	s15, s9, s11
 801162c:	edd5 5a00 	vldr	s11, [r5]
 8011630:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 8011634:	428f      	cmp	r7, r1
 8011636:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 801163a:	eee5 7a86 	vfma.f32	s15, s11, s12
 801163e:	ed95 6a00 	vldr	s12, [r5]
 8011642:	eee6 7a26 	vfma.f32	s15, s12, s13
 8011646:	ee37 7a27 	vadd.f32	s14, s14, s15
 801164a:	d1a9      	bne.n	80115a0 <forward_dense+0x408>
 801164c:	f108 0801 	add.w	r8, r8, #1
 8011650:	eb0c 0cc8 	add.w	ip, ip, r8, lsl #3
 8011654:	eb06 1648 	add.w	r6, r6, r8, lsl #5
 8011658:	455e      	cmp	r6, fp
 801165a:	f4bf af79 	bcs.w	8011550 <forward_dense+0x3b8>
 801165e:	f89c 1000 	ldrb.w	r1, [ip]
 8011662:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8011666:	edd1 7a00 	vldr	s15, [r1]
 801166a:	4631      	mov	r1, r6
 801166c:	ecf1 6a01 	vldmia	r1!, {s13}
 8011670:	458b      	cmp	fp, r1
 8011672:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011676:	f67f af6b 	bls.w	8011550 <forward_dense+0x3b8>
 801167a:	f89c 1001 	ldrb.w	r1, [ip, #1]
 801167e:	edd6 6a01 	vldr	s13, [r6, #4]
 8011682:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8011686:	edd1 7a00 	vldr	s15, [r1]
 801168a:	f106 0108 	add.w	r1, r6, #8
 801168e:	458b      	cmp	fp, r1
 8011690:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011694:	f67f af5c 	bls.w	8011550 <forward_dense+0x3b8>
 8011698:	f89c 1002 	ldrb.w	r1, [ip, #2]
 801169c:	edd6 6a02 	vldr	s13, [r6, #8]
 80116a0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80116a4:	edd1 7a00 	vldr	s15, [r1]
 80116a8:	f106 010c 	add.w	r1, r6, #12
 80116ac:	458b      	cmp	fp, r1
 80116ae:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80116b2:	f67f af4d 	bls.w	8011550 <forward_dense+0x3b8>
 80116b6:	f89c 1003 	ldrb.w	r1, [ip, #3]
 80116ba:	edd6 6a03 	vldr	s13, [r6, #12]
 80116be:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80116c2:	edd1 7a00 	vldr	s15, [r1]
 80116c6:	f106 0110 	add.w	r1, r6, #16
 80116ca:	458b      	cmp	fp, r1
 80116cc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80116d0:	f67f af3e 	bls.w	8011550 <forward_dense+0x3b8>
 80116d4:	f89c 1004 	ldrb.w	r1, [ip, #4]
 80116d8:	edd6 6a04 	vldr	s13, [r6, #16]
 80116dc:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80116e0:	edd1 7a00 	vldr	s15, [r1]
 80116e4:	f106 0114 	add.w	r1, r6, #20
 80116e8:	458b      	cmp	fp, r1
 80116ea:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80116ee:	f67f af2f 	bls.w	8011550 <forward_dense+0x3b8>
 80116f2:	f89c 1005 	ldrb.w	r1, [ip, #5]
 80116f6:	edd6 6a05 	vldr	s13, [r6, #20]
 80116fa:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80116fe:	edd1 7a00 	vldr	s15, [r1]
 8011702:	f106 0118 	add.w	r1, r6, #24
 8011706:	458b      	cmp	fp, r1
 8011708:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801170c:	f67f af20 	bls.w	8011550 <forward_dense+0x3b8>
 8011710:	f89c 1006 	ldrb.w	r1, [ip, #6]
 8011714:	edd6 6a06 	vldr	s13, [r6, #24]
 8011718:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 801171c:	edd1 7a00 	vldr	s15, [r1]
 8011720:	f106 011c 	add.w	r1, r6, #28
 8011724:	458b      	cmp	fp, r1
 8011726:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801172a:	f67f af11 	bls.w	8011550 <forward_dense+0x3b8>
 801172e:	f89c 1007 	ldrb.w	r1, [ip, #7]
 8011732:	edd6 6a07 	vldr	s13, [r6, #28]
 8011736:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 801173a:	edd1 7a00 	vldr	s15, [r1]
 801173e:	f106 0120 	add.w	r1, r6, #32
 8011742:	458b      	cmp	fp, r1
 8011744:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011748:	f67f af02 	bls.w	8011550 <forward_dense+0x3b8>
 801174c:	f89c 1008 	ldrb.w	r1, [ip, #8]
 8011750:	edd6 7a08 	vldr	s15, [r6, #32]
 8011754:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8011758:	edd1 6a00 	vldr	s13, [r1]
 801175c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011760:	e6f6      	b.n	8011550 <forward_dense+0x3b8>
 8011762:	eeb0 7a48 	vmov.f32	s14, s16
 8011766:	4650      	mov	r0, sl
 8011768:	4611      	mov	r1, r2
 801176a:	f811 5b01 	ldrb.w	r5, [r1], #1
 801176e:	ecf0 7a01 	vldmia	r0!, {s15}
 8011772:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011776:	edd5 6a00 	vldr	s13, [r5]
 801177a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801177e:	e6f5      	b.n	801156c <forward_dense+0x3d4>
 8011780:	4611      	mov	r1, r2
 8011782:	edda 7a00 	vldr	s15, [sl]
 8011786:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8011788:	f811 5b01 	ldrb.w	r5, [r1], #1
 801178c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011790:	ed95 7a00 	vldr	s14, [r5]
 8011794:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011798:	e7e7      	b.n	801176a <forward_dense+0x5d2>
 801179a:	9803      	ldr	r0, [sp, #12]
 801179c:	9906      	ldr	r1, [sp, #24]
 801179e:	4288      	cmp	r0, r1
 80117a0:	f67f adda 	bls.w	8011358 <forward_dense+0x1c0>
 80117a4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80117a6:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80117aa:	468b      	mov	fp, r1
 80117ac:	f100 0c01 	add.w	ip, r0, #1
 80117b0:	9805      	ldr	r0, [sp, #20]
 80117b2:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 80117b6:	3801      	subs	r0, #1
 80117b8:	9008      	str	r0, [sp, #32]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	f000 80bf 	beq.w	801193e <forward_dense+0x7a6>
 80117c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80117c2:	ecf3 2a01 	vldmia	r3!, {s5}
 80117c6:	ed1f 7a9a 	vldr	s14, [pc, #-616]	@ 8011560 <forward_dense+0x3c8>
 80117ca:	2900      	cmp	r1, #0
 80117cc:	f000 80bf 	beq.w	801194e <forward_dense+0x7b6>
 80117d0:	1d10      	adds	r0, r2, #4
 80117d2:	f10a 0120 	add.w	r1, sl, #32
 80117d6:	f810 7c04 	ldrb.w	r7, [r0, #-4]
 80117da:	3004      	adds	r0, #4
 80117dc:	ed11 2a07 	vldr	s4, [r1, #-28]	@ 0xffffffe4
 80117e0:	3120      	adds	r1, #32
 80117e2:	f007 0e0f 	and.w	lr, r7, #15
 80117e6:	093f      	lsrs	r7, r7, #4
 80117e8:	f810 6c07 	ldrb.w	r6, [r0, #-7]
 80117ec:	eb04 0e8e 	add.w	lr, r4, lr, lsl #2
 80117f0:	ed11 4a10 	vldr	s8, [r1, #-64]	@ 0xffffffc0
 80117f4:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80117f8:	ed51 3a0e 	vldr	s7, [r1, #-56]	@ 0xffffffc8
 80117fc:	edde 7a00 	vldr	s15, [lr]
 8011800:	ed97 3a00 	vldr	s6, [r7]
 8011804:	0937      	lsrs	r7, r6, #4
 8011806:	ee67 7a82 	vmul.f32	s15, s15, s4
 801180a:	f006 060f 	and.w	r6, r6, #15
 801180e:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8011812:	f810 5c06 	ldrb.w	r5, [r0, #-6]
 8011816:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801181a:	ed11 5a0d 	vldr	s10, [r1, #-52]	@ 0xffffffcc
 801181e:	eee3 7a04 	vfma.f32	s15, s6, s8
 8011822:	ed97 3a00 	vldr	s6, [r7]
 8011826:	ed96 4a00 	vldr	s8, [r6]
 801182a:	092e      	lsrs	r6, r5, #4
 801182c:	ed51 4a0c 	vldr	s9, [r1, #-48]	@ 0xffffffd0
 8011830:	f005 050f 	and.w	r5, r5, #15
 8011834:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8011838:	ed11 6a0b 	vldr	s12, [r1, #-44]	@ 0xffffffd4
 801183c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011840:	ed51 5a0a 	vldr	s11, [r1, #-40]	@ 0xffffffd8
 8011844:	ed51 6a09 	vldr	s13, [r1, #-36]	@ 0xffffffdc
 8011848:	eee3 7a23 	vfma.f32	s15, s6, s7
 801184c:	eee4 7a05 	vfma.f32	s15, s8, s10
 8011850:	ed96 4a00 	vldr	s8, [r6]
 8011854:	ed95 5a00 	vldr	s10, [r5]
 8011858:	f810 5c05 	ldrb.w	r5, [r0, #-5]
 801185c:	4560      	cmp	r0, ip
 801185e:	ea4f 1615 	mov.w	r6, r5, lsr #4
 8011862:	f005 050f 	and.w	r5, r5, #15
 8011866:	eee4 7a24 	vfma.f32	s15, s8, s9
 801186a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801186e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8011872:	eee5 7a06 	vfma.f32	s15, s10, s12
 8011876:	ed96 5a00 	vldr	s10, [r6]
 801187a:	ed95 6a00 	vldr	s12, [r5]
 801187e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8011882:	eee6 7a26 	vfma.f32	s15, s12, s13
 8011886:	ee37 7a27 	vadd.f32	s14, s14, s15
 801188a:	d1a4      	bne.n	80117d6 <forward_dense+0x63e>
 801188c:	f1ac 0804 	sub.w	r8, ip, #4
 8011890:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8011894:	9905      	ldr	r1, [sp, #20]
 8011896:	458e      	cmp	lr, r1
 8011898:	d229      	bcs.n	80118ee <forward_dense+0x756>
 801189a:	9908      	ldr	r1, [sp, #32]
 801189c:	f10e 0008 	add.w	r0, lr, #8
 80118a0:	f108 36ff 	add.w	r6, r8, #4294967295
 80118a4:	eba1 070e 	sub.w	r7, r1, lr
 80118a8:	ea4f 09d7 	mov.w	r9, r7, lsr #3
 80118ac:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 80118b0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80118b4:	3008      	adds	r0, #8
 80118b6:	ed50 5a03 	vldr	s11, [r0, #-12]
 80118ba:	f001 050f 	and.w	r5, r1, #15
 80118be:	0909      	lsrs	r1, r1, #4
 80118c0:	ed50 6a04 	vldr	s13, [r0, #-16]
 80118c4:	42b7      	cmp	r7, r6
 80118c6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80118ca:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80118ce:	edd5 7a00 	vldr	s15, [r5]
 80118d2:	ed91 6a00 	vldr	s12, [r1]
 80118d6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80118da:	eee6 7a26 	vfma.f32	s15, s12, s13
 80118de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80118e2:	d1e5      	bne.n	80118b0 <forward_dense+0x718>
 80118e4:	f109 0901 	add.w	r9, r9, #1
 80118e8:	44c8      	add	r8, r9
 80118ea:	eb0e 0ec9 	add.w	lr, lr, r9, lsl #3
 80118ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80118f0:	b1c1      	cbz	r1, 8011924 <forward_dense+0x78c>
 80118f2:	f898 1000 	ldrb.w	r1, [r8]
 80118f6:	edde 7a00 	vldr	s15, [lr]
 80118fa:	0909      	lsrs	r1, r1, #4
 80118fc:	9804      	ldr	r0, [sp, #16]
 80118fe:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8011902:	4402      	add	r2, r0
 8011904:	4484      	add	ip, r0
 8011906:	edd1 6a00 	vldr	s13, [r1]
 801190a:	9903      	ldr	r1, [sp, #12]
 801190c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011910:	ee72 2a87 	vadd.f32	s5, s5, s14
 8011914:	eceb 2a01 	vstmia	fp!, {s5}
 8011918:	4559      	cmp	r1, fp
 801191a:	f63f af4e 	bhi.w	80117ba <forward_dense+0x622>
 801191e:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 8011922:	e510      	b.n	8011346 <forward_dense+0x1ae>
 8011924:	9904      	ldr	r1, [sp, #16]
 8011926:	ee32 7a87 	vadd.f32	s14, s5, s14
 801192a:	440a      	add	r2, r1
 801192c:	448c      	add	ip, r1
 801192e:	9903      	ldr	r1, [sp, #12]
 8011930:	ecab 7a01 	vstmia	fp!, {s14}
 8011934:	458b      	cmp	fp, r1
 8011936:	d2f2      	bcs.n	801191e <forward_dense+0x786>
 8011938:	2b00      	cmp	r3, #0
 801193a:	f47f af41 	bne.w	80117c0 <forward_dense+0x628>
 801193e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011940:	eef0 2a48 	vmov.f32	s5, s16
 8011944:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80119d4 <forward_dense+0x83c>
 8011948:	2900      	cmp	r1, #0
 801194a:	f47f af41 	bne.w	80117d0 <forward_dense+0x638>
 801194e:	46d6      	mov	lr, sl
 8011950:	4690      	mov	r8, r2
 8011952:	e79f      	b.n	8011894 <forward_dense+0x6fc>
 8011954:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011956:	4651      	mov	r1, sl
 8011958:	9d06      	ldr	r5, [sp, #24]
 801195a:	9001      	str	r0, [sp, #4]
 801195c:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 801195e:	9000      	str	r0, [sp, #0]
 8011960:	4628      	mov	r0, r5
 8011962:	f000 fbe3 	bl	801212c <forward_lite_dense_if32of32wf32>
 8011966:	462b      	mov	r3, r5
 8011968:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801196a:	4413      	add	r3, r2
 801196c:	4619      	mov	r1, r3
 801196e:	9306      	str	r3, [sp, #24]
 8011970:	e4f2      	b.n	8011358 <forward_dense+0x1c0>
 8011972:	b01b      	add	sp, #108	@ 0x6c
 8011974:	ecbd 8b02 	vpop	{d8}
 8011978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801197c:	4601      	mov	r1, r0
 801197e:	e4eb      	b.n	8011358 <forward_dense+0x1c0>
 8011980:	4651      	mov	r1, sl
 8011982:	4610      	mov	r0, r2
 8011984:	e572      	b.n	801146c <forward_dense+0x2d4>
 8011986:	f8d8 800c 	ldr.w	r8, [r8, #12]
 801198a:	f1b9 0f00 	cmp.w	r9, #0
 801198e:	d016      	beq.n	80119be <forward_dense+0x826>
 8011990:	e9d9 0100 	ldrd	r0, r1, [r9]
 8011994:	f000 fde6 	bl	8012564 <ai_array_get_byte_size>
 8011998:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 801199c:	4602      	mov	r2, r0
 801199e:	4640      	mov	r0, r8
 80119a0:	4651      	mov	r1, sl
 80119a2:	f000 fceb 	bl	801237c <st_int8_copy>
 80119a6:	e44b      	b.n	8011240 <forward_dense+0xa8>
 80119a8:	2b04      	cmp	r3, #4
 80119aa:	d00a      	beq.n	80119c2 <forward_dense+0x82a>
 80119ac:	f04f 0900 	mov.w	r9, #0
 80119b0:	e441      	b.n	8011236 <forward_dense+0x9e>
 80119b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80119b4:	e417      	b.n	80111e6 <forward_dense+0x4e>
 80119b6:	2300      	movs	r3, #0
 80119b8:	930d      	str	r3, [sp, #52]	@ 0x34
 80119ba:	460b      	mov	r3, r1
 80119bc:	e413      	b.n	80111e6 <forward_dense+0x4e>
 80119be:	46c2      	mov	sl, r8
 80119c0:	e43e      	b.n	8011240 <forward_dense+0xa8>
 80119c2:	f8d8 a00c 	ldr.w	sl, [r8, #12]
 80119c6:	e43b      	b.n	8011240 <forward_dense+0xa8>
 80119c8:	2300      	movs	r3, #0
 80119ca:	685b      	ldr	r3, [r3, #4]
 80119cc:	deff      	udf	#255	@ 0xff
 80119ce:	2300      	movs	r3, #0
 80119d0:	685b      	ldr	r3, [r3, #4]
 80119d2:	deff      	udf	#255	@ 0xff
 80119d4:	00000000 	.word	0x00000000

080119d8 <forward_relu>:
 80119d8:	6982      	ldr	r2, [r0, #24]
 80119da:	8813      	ldrh	r3, [r2, #0]
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d05b      	beq.n	8011a98 <forward_relu+0xc0>
 80119e0:	6851      	ldr	r1, [r2, #4]
 80119e2:	684a      	ldr	r2, [r1, #4]
 80119e4:	b102      	cbz	r2, 80119e8 <forward_relu+0x10>
 80119e6:	6812      	ldr	r2, [r2, #0]
 80119e8:	2b01      	cmp	r3, #1
 80119ea:	f000 8123 	beq.w	8011c34 <forward_relu+0x25c>
 80119ee:	b470      	push	{r4, r5, r6}
 80119f0:	690b      	ldr	r3, [r1, #16]
 80119f2:	b103      	cbz	r3, 80119f6 <forward_relu+0x1e>
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	69c6      	ldr	r6, [r0, #28]
 80119f8:	2e00      	cmp	r6, #0
 80119fa:	f000 809e 	beq.w	8011b3a <forward_relu+0x162>
 80119fe:	6871      	ldr	r1, [r6, #4]
 8011a00:	6998      	ldr	r0, [r3, #24]
 8011a02:	2901      	cmp	r1, #1
 8011a04:	f000 80c3 	beq.w	8011b8e <forward_relu+0x1b6>
 8011a08:	6893      	ldr	r3, [r2, #8]
 8011a0a:	6991      	ldr	r1, [r2, #24]
 8011a0c:	0a1b      	lsrs	r3, r3, #8
 8011a0e:	6880      	ldr	r0, [r0, #8]
 8011a10:	688d      	ldr	r5, [r1, #8]
 8011a12:	f000 80f2 	beq.w	8011bfa <forward_relu+0x222>
 8011a16:	68d4      	ldr	r4, [r2, #12]
 8011a18:	2201      	movs	r2, #1
 8011a1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011a1e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011a22:	42a3      	cmp	r3, r4
 8011a24:	fb01 f202 	mul.w	r2, r1, r2
 8011a28:	d1f9      	bne.n	8011a1e <forward_relu+0x46>
 8011a2a:	68b3      	ldr	r3, [r6, #8]
 8011a2c:	ed93 7a02 	vldr	s14, [r3, #8]
 8011a30:	edd3 6a00 	vldr	s13, [r3]
 8011a34:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8011a38:	ed93 6a01 	vldr	s12, [r3, #4]
 8011a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a40:	d42c      	bmi.n	8011a9c <forward_relu+0xc4>
 8011a42:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8011a46:	4413      	add	r3, r2
 8011a48:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8011a4c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8011a50:	4295      	cmp	r5, r2
 8011a52:	d81f      	bhi.n	8011a94 <forward_relu+0xbc>
 8011a54:	3204      	adds	r2, #4
 8011a56:	1d01      	adds	r1, r0, #4
 8011a58:	e00d      	b.n	8011a76 <forward_relu+0x9e>
 8011a5a:	eef4 6ae7 	vcmpe.f32	s13, s15
 8011a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a62:	db03      	blt.n	8011a6c <forward_relu+0x94>
 8011a64:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011a68:	ee67 7a86 	vmul.f32	s15, s15, s12
 8011a6c:	3b08      	subs	r3, #8
 8011a6e:	ed61 7a01 	vstmdb	r1!, {s15}
 8011a72:	429d      	cmp	r5, r3
 8011a74:	d80e      	bhi.n	8011a94 <forward_relu+0xbc>
 8011a76:	4613      	mov	r3, r2
 8011a78:	ed72 7a01 	vldmdb	r2!, {s15}
 8011a7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a84:	d9e9      	bls.n	8011a5a <forward_relu+0x82>
 8011a86:	3b08      	subs	r3, #8
 8011a88:	eef0 7a47 	vmov.f32	s15, s14
 8011a8c:	429d      	cmp	r5, r3
 8011a8e:	ed61 7a01 	vstmdb	r1!, {s15}
 8011a92:	d9f0      	bls.n	8011a76 <forward_relu+0x9e>
 8011a94:	bc70      	pop	{r4, r5, r6}
 8011a96:	4770      	bx	lr
 8011a98:	685b      	ldr	r3, [r3, #4]
 8011a9a:	deff      	udf	#255	@ 0xff
 8011a9c:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8011aa0:	f06f 4140 	mvn.w	r1, #3221225472	@ 0xc0000000
 8011aa4:	4411      	add	r1, r2
 8011aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011aaa:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8011aae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8011ab2:	d11f      	bne.n	8011af4 <forward_relu+0x11c>
 8011ab4:	429d      	cmp	r5, r3
 8011ab6:	d8ed      	bhi.n	8011a94 <forward_relu+0xbc>
 8011ab8:	1b5d      	subs	r5, r3, r5
 8011aba:	1d1a      	adds	r2, r3, #4
 8011abc:	1d01      	adds	r1, r0, #4
 8011abe:	2000      	movs	r0, #0
 8011ac0:	f025 0503 	bic.w	r5, r5, #3
 8011ac4:	1b5b      	subs	r3, r3, r5
 8011ac6:	ed72 7a01 	vldmdb	r2!, {s15}
 8011aca:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ad2:	dc0a      	bgt.n	8011aea <forward_relu+0x112>
 8011ad4:	429a      	cmp	r2, r3
 8011ad6:	f841 0d04 	str.w	r0, [r1, #-4]!
 8011ada:	d0db      	beq.n	8011a94 <forward_relu+0xbc>
 8011adc:	ed72 7a01 	vldmdb	r2!, {s15}
 8011ae0:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ae8:	ddf4      	ble.n	8011ad4 <forward_relu+0xfc>
 8011aea:	429a      	cmp	r2, r3
 8011aec:	ed61 7a01 	vstmdb	r1!, {s15}
 8011af0:	d1e9      	bne.n	8011ac6 <forward_relu+0xee>
 8011af2:	e7cf      	b.n	8011a94 <forward_relu+0xbc>
 8011af4:	429d      	cmp	r5, r3
 8011af6:	d8cd      	bhi.n	8011a94 <forward_relu+0xbc>
 8011af8:	1b5d      	subs	r5, r3, r5
 8011afa:	1d1a      	adds	r2, r3, #4
 8011afc:	1d01      	adds	r1, r0, #4
 8011afe:	f025 0503 	bic.w	r5, r5, #3
 8011b02:	1b5b      	subs	r3, r3, r5
 8011b04:	ed72 7a01 	vldmdb	r2!, {s15}
 8011b08:	eef4 6ae7 	vcmpe.f32	s13, s15
 8011b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b10:	db0e      	blt.n	8011b30 <forward_relu+0x158>
 8011b12:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011b16:	4293      	cmp	r3, r2
 8011b18:	ee67 7a86 	vmul.f32	s15, s15, s12
 8011b1c:	ed61 7a01 	vstmdb	r1!, {s15}
 8011b20:	d0b8      	beq.n	8011a94 <forward_relu+0xbc>
 8011b22:	ed72 7a01 	vldmdb	r2!, {s15}
 8011b26:	eef4 6ae7 	vcmpe.f32	s13, s15
 8011b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b2e:	daf0      	bge.n	8011b12 <forward_relu+0x13a>
 8011b30:	4293      	cmp	r3, r2
 8011b32:	ed61 7a01 	vstmdb	r1!, {s15}
 8011b36:	d1e5      	bne.n	8011b04 <forward_relu+0x12c>
 8011b38:	e7ac      	b.n	8011a94 <forward_relu+0xbc>
 8011b3a:	6999      	ldr	r1, [r3, #24]
 8011b3c:	6893      	ldr	r3, [r2, #8]
 8011b3e:	6990      	ldr	r0, [r2, #24]
 8011b40:	0a1b      	lsrs	r3, r3, #8
 8011b42:	6889      	ldr	r1, [r1, #8]
 8011b44:	6884      	ldr	r4, [r0, #8]
 8011b46:	d06e      	beq.n	8011c26 <forward_relu+0x24e>
 8011b48:	68d5      	ldr	r5, [r2, #12]
 8011b4a:	2201      	movs	r2, #1
 8011b4c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011b50:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8011b54:	429d      	cmp	r5, r3
 8011b56:	fb00 f202 	mul.w	r2, r0, r2
 8011b5a:	d1f9      	bne.n	8011b50 <forward_relu+0x178>
 8011b5c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8011b60:	4413      	add	r3, r2
 8011b62:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8011b66:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8011b6a:	4294      	cmp	r4, r2
 8011b6c:	d892      	bhi.n	8011a94 <forward_relu+0xbc>
 8011b6e:	3204      	adds	r2, #4
 8011b70:	3104      	adds	r1, #4
 8011b72:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8011c3c <forward_relu+0x264>
 8011b76:	4613      	mov	r3, r2
 8011b78:	ed72 7a01 	vldmdb	r2!, {s15}
 8011b7c:	3b08      	subs	r3, #8
 8011b7e:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8011b82:	ed61 7a01 	vstmdb	r1!, {s15}
 8011b86:	429c      	cmp	r4, r3
 8011b88:	d9f5      	bls.n	8011b76 <forward_relu+0x19e>
 8011b8a:	bc70      	pop	{r4, r5, r6}
 8011b8c:	4770      	bx	lr
 8011b8e:	6993      	ldr	r3, [r2, #24]
 8011b90:	6880      	ldr	r0, [r0, #8]
 8011b92:	689c      	ldr	r4, [r3, #8]
 8011b94:	6893      	ldr	r3, [r2, #8]
 8011b96:	0a1b      	lsrs	r3, r3, #8
 8011b98:	d047      	beq.n	8011c2a <forward_relu+0x252>
 8011b9a:	68d5      	ldr	r5, [r2, #12]
 8011b9c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011ba0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8011ba4:	42ab      	cmp	r3, r5
 8011ba6:	fb02 f101 	mul.w	r1, r2, r1
 8011baa:	d1f9      	bne.n	8011ba0 <forward_relu+0x1c8>
 8011bac:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8011bb0:	68b3      	ldr	r3, [r6, #8]
 8011bb2:	440a      	add	r2, r1
 8011bb4:	ed93 7a00 	vldr	s14, [r3]
 8011bb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011bbc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8011bc0:	429c      	cmp	r4, r3
 8011bc2:	f63f af67 	bhi.w	8011a94 <forward_relu+0xbc>
 8011bc6:	1d02      	adds	r2, r0, #4
 8011bc8:	3304      	adds	r3, #4
 8011bca:	2000      	movs	r0, #0
 8011bcc:	ed53 7a01 	vldr	s15, [r3, #-4]
 8011bd0:	1f19      	subs	r1, r3, #4
 8011bd2:	3b08      	subs	r3, #8
 8011bd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bdc:	d406      	bmi.n	8011bec <forward_relu+0x214>
 8011bde:	429c      	cmp	r4, r3
 8011be0:	f842 0d04 	str.w	r0, [r2, #-4]!
 8011be4:	f63f af56 	bhi.w	8011a94 <forward_relu+0xbc>
 8011be8:	460b      	mov	r3, r1
 8011bea:	e7ef      	b.n	8011bcc <forward_relu+0x1f4>
 8011bec:	429c      	cmp	r4, r3
 8011bee:	ed62 7a01 	vstmdb	r2!, {s15}
 8011bf2:	f63f af4f 	bhi.w	8011a94 <forward_relu+0xbc>
 8011bf6:	460b      	mov	r3, r1
 8011bf8:	e7e8      	b.n	8011bcc <forward_relu+0x1f4>
 8011bfa:	68b3      	ldr	r3, [r6, #8]
 8011bfc:	ed93 7a02 	vldr	s14, [r3, #8]
 8011c00:	edd3 6a00 	vldr	s13, [r3]
 8011c04:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8011c08:	ed93 6a01 	vldr	s12, [r3, #4]
 8011c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c10:	d401      	bmi.n	8011c16 <forward_relu+0x23e>
 8011c12:	462a      	mov	r2, r5
 8011c14:	e71e      	b.n	8011a54 <forward_relu+0x7c>
 8011c16:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8011c1a:	462b      	mov	r3, r5
 8011c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c20:	f47f af6a 	bne.w	8011af8 <forward_relu+0x120>
 8011c24:	e748      	b.n	8011ab8 <forward_relu+0xe0>
 8011c26:	4622      	mov	r2, r4
 8011c28:	e7a1      	b.n	8011b6e <forward_relu+0x196>
 8011c2a:	68b2      	ldr	r2, [r6, #8]
 8011c2c:	4623      	mov	r3, r4
 8011c2e:	ed92 7a00 	vldr	s14, [r2]
 8011c32:	e7c8      	b.n	8011bc6 <forward_relu+0x1ee>
 8011c34:	2300      	movs	r3, #0
 8011c36:	685b      	ldr	r3, [r3, #4]
 8011c38:	deff      	udf	#255	@ 0xff
 8011c3a:	bf00      	nop
 8011c3c:	00000000 	.word	0x00000000

08011c40 <ai_conv2d_kernel_simple_opt_f32.constprop.0>:
 8011c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c44:	ed2d 8b0c 	vpush	{d8-d13}
 8011c48:	b08d      	sub	sp, #52	@ 0x34
 8011c4a:	461d      	mov	r5, r3
 8011c4c:	9003      	str	r0, [sp, #12]
 8011c4e:	9207      	str	r2, [sp, #28]
 8011c50:	9c24      	ldr	r4, [sp, #144]	@ 0x90
 8011c52:	9308      	str	r3, [sp, #32]
 8011c54:	f8dd b09c 	ldr.w	fp, [sp, #156]	@ 0x9c
 8011c58:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011c5a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011c5c:	e9dd 0225 	ldrd	r0, r2, [sp, #148]	@ 0x94
 8011c60:	fb00 f002 	mul.w	r0, r0, r2
 8011c64:	9004      	str	r0, [sp, #16]
 8011c66:	f8bd 00a4 	ldrh.w	r0, [sp, #164]	@ 0xa4
 8011c6a:	9009      	str	r0, [sp, #36]	@ 0x24
 8011c6c:	2c00      	cmp	r4, #0
 8011c6e:	f000 80ed 	beq.w	8011e4c <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x20c>
 8011c72:	009c      	lsls	r4, r3, #2
 8011c74:	fb00 f305 	mul.w	r3, r0, r5
 8011c78:	009b      	lsls	r3, r3, #2
 8011c7a:	9405      	str	r4, [sp, #20]
 8011c7c:	9306      	str	r3, [sp, #24]
 8011c7e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8011c80:	fb03 f305 	mul.w	r3, r3, r5
 8011c84:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011c88:	9301      	str	r3, [sp, #4]
 8011c8a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8011c8c:	425b      	negs	r3, r3
 8011c8e:	9300      	str	r3, [sp, #0]
 8011c90:	2300      	movs	r3, #0
 8011c92:	9302      	str	r3, [sp, #8]
 8011c94:	00ab      	lsls	r3, r5, #2
 8011c96:	930a      	str	r3, [sp, #40]	@ 0x28
 8011c98:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	f2c0 80dd 	blt.w	8011e5a <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x21a>
 8011ca0:	9e01      	ldr	r6, [sp, #4]
 8011ca2:	2000      	movs	r0, #0
 8011ca4:	9d04      	ldr	r5, [sp, #16]
 8011ca6:	9b07      	ldr	r3, [sp, #28]
 8011ca8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011caa:	9900      	ldr	r1, [sp, #0]
 8011cac:	fb05 3502 	mla	r5, r5, r2, r3
 8011cb0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011cb2:	440b      	add	r3, r1
 8011cb4:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8011cb6:	428b      	cmp	r3, r1
 8011cb8:	bf94      	ite	ls
 8011cba:	ebc0 0003 	rsbls	r0, r0, r3
 8011cbe:	ebc0 0001 	rsbhi	r0, r0, r1
 8011cc2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011cc4:	f1bb 0f00 	cmp.w	fp, #0
 8011cc8:	eba3 0a00 	sub.w	sl, r3, r0
 8011ccc:	9b08      	ldr	r3, [sp, #32]
 8011cce:	eba1 0900 	sub.w	r9, r1, r0
 8011cd2:	fb03 f000 	mul.w	r0, r3, r0
 8011cd6:	f340 80c6 	ble.w	8011e66 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x226>
 8011cda:	f020 040f 	bic.w	r4, r0, #15
 8011cde:	eeb0 7a40 	vmov.f32	s14, s0
 8011ce2:	fb02 fa0a 	mul.w	sl, r2, sl
 8011ce6:	f04f 0c00 	mov.w	ip, #0
 8011cea:	f104 38ff 	add.w	r8, r4, #4294967295
 8011cee:	fb02 f909 	mul.w	r9, r2, r9
 8011cf2:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8011cf6:	f108 0801 	add.w	r8, r8, #1
 8011cfa:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 8011cfe:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8011d02:	2c00      	cmp	r4, #0
 8011d04:	f340 80a7 	ble.w	8011e56 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x216>
 8011d08:	f106 0240 	add.w	r2, r6, #64	@ 0x40
 8011d0c:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 8011d10:	2100      	movs	r1, #0
 8011d12:	ed53 6a0f 	vldr	s13, [r3, #-60]	@ 0xffffffc4
 8011d16:	3110      	adds	r1, #16
 8011d18:	ed52 7a0f 	vldr	s15, [r2, #-60]	@ 0xffffffc4
 8011d1c:	3340      	adds	r3, #64	@ 0x40
 8011d1e:	ed52 4a10 	vldr	s9, [r2, #-64]	@ 0xffffffc0
 8011d22:	42a1      	cmp	r1, r4
 8011d24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011d28:	ed13 5a20 	vldr	s10, [r3, #-128]	@ 0xffffff80
 8011d2c:	ed52 5a0e 	vldr	s11, [r2, #-56]	@ 0xffffffc8
 8011d30:	f102 0240 	add.w	r2, r2, #64	@ 0x40
 8011d34:	ed13 6a1e 	vldr	s12, [r3, #-120]	@ 0xffffff88
 8011d38:	eee4 7a85 	vfma.f32	s15, s9, s10
 8011d3c:	ed53 6a1d 	vldr	s13, [r3, #-116]	@ 0xffffff8c
 8011d40:	ed52 da1d 	vldr	s27, [r2, #-116]	@ 0xffffff8c
 8011d44:	ed12 da1c 	vldr	s26, [r2, #-112]	@ 0xffffff90
 8011d48:	ed53 ca1c 	vldr	s25, [r3, #-112]	@ 0xffffff90
 8011d4c:	ed12 ca1b 	vldr	s24, [r2, #-108]	@ 0xffffff94
 8011d50:	ed53 ba1b 	vldr	s23, [r3, #-108]	@ 0xffffff94
 8011d54:	eee5 7a86 	vfma.f32	s15, s11, s12
 8011d58:	ed12 ba1a 	vldr	s22, [r2, #-104]	@ 0xffffff98
 8011d5c:	ed53 aa1a 	vldr	s21, [r3, #-104]	@ 0xffffff98
 8011d60:	ed12 aa19 	vldr	s20, [r2, #-100]	@ 0xffffff9c
 8011d64:	ed53 9a19 	vldr	s19, [r3, #-100]	@ 0xffffff9c
 8011d68:	ed12 9a18 	vldr	s18, [r2, #-96]	@ 0xffffffa0
 8011d6c:	ed53 8a18 	vldr	s17, [r3, #-96]	@ 0xffffffa0
 8011d70:	eeed 7aa6 	vfma.f32	s15, s27, s13
 8011d74:	ed12 8a17 	vldr	s16, [r2, #-92]	@ 0xffffffa4
 8011d78:	ed53 0a17 	vldr	s1, [r3, #-92]	@ 0xffffffa4
 8011d7c:	ed12 1a16 	vldr	s2, [r2, #-88]	@ 0xffffffa8
 8011d80:	ed53 1a16 	vldr	s3, [r3, #-88]	@ 0xffffffa8
 8011d84:	ed12 2a15 	vldr	s4, [r2, #-84]	@ 0xffffffac
 8011d88:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 8011d8c:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8011d90:	ed12 3a14 	vldr	s6, [r2, #-80]	@ 0xffffffb0
 8011d94:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8011d98:	ed12 4a13 	vldr	s8, [r2, #-76]	@ 0xffffffb4
 8011d9c:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 8011da0:	ed12 5a12 	vldr	s10, [r2, #-72]	@ 0xffffffb8
 8011da4:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 8011da8:	eeec 7a2b 	vfma.f32	s15, s24, s23
 8011dac:	ed12 6a11 	vldr	s12, [r2, #-68]	@ 0xffffffbc
 8011db0:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 8011db4:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 8011db8:	eeea 7a29 	vfma.f32	s15, s20, s19
 8011dbc:	eee9 7a28 	vfma.f32	s15, s18, s17
 8011dc0:	eee8 7a20 	vfma.f32	s15, s16, s1
 8011dc4:	eee1 7a21 	vfma.f32	s15, s2, s3
 8011dc8:	eee2 7a22 	vfma.f32	s15, s4, s5
 8011dcc:	eee3 7a23 	vfma.f32	s15, s6, s7
 8011dd0:	eee4 7a24 	vfma.f32	s15, s8, s9
 8011dd4:	eee5 7a25 	vfma.f32	s15, s10, s11
 8011dd8:	eee6 7a26 	vfma.f32	s15, s12, s13
 8011ddc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011de0:	db97      	blt.n	8011d12 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xd2>
 8011de2:	4476      	add	r6, lr
 8011de4:	4475      	add	r5, lr
 8011de6:	4647      	mov	r7, r8
 8011de8:	42b8      	cmp	r0, r7
 8011dea:	dd10      	ble.n	8011e0e <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1ce>
 8011dec:	463b      	mov	r3, r7
 8011dee:	4631      	mov	r1, r6
 8011df0:	462a      	mov	r2, r5
 8011df2:	3301      	adds	r3, #1
 8011df4:	ecf2 6a01 	vldmia	r2!, {s13}
 8011df8:	ecf1 7a01 	vldmia	r1!, {s15}
 8011dfc:	4298      	cmp	r0, r3
 8011dfe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011e02:	d1f6      	bne.n	8011df2 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1b2>
 8011e04:	1bc7      	subs	r7, r0, r7
 8011e06:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8011e0a:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 8011e0e:	f10c 0c01 	add.w	ip, ip, #1
 8011e12:	4456      	add	r6, sl
 8011e14:	444d      	add	r5, r9
 8011e16:	45dc      	cmp	ip, fp
 8011e18:	f47f af73 	bne.w	8011d02 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xc2>
 8011e1c:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 8011e1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011e20:	9a03      	ldr	r2, [sp, #12]
 8011e22:	4401      	add	r1, r0
 8011e24:	9b02      	ldr	r3, [sp, #8]
 8011e26:	ed82 7a00 	vstr	s14, [r2]
 8011e2a:	9128      	str	r1, [sp, #160]	@ 0xa0
 8011e2c:	3301      	adds	r3, #1
 8011e2e:	9905      	ldr	r1, [sp, #20]
 8011e30:	9302      	str	r3, [sp, #8]
 8011e32:	440a      	add	r2, r1
 8011e34:	9906      	ldr	r1, [sp, #24]
 8011e36:	9203      	str	r2, [sp, #12]
 8011e38:	9a00      	ldr	r2, [sp, #0]
 8011e3a:	1a12      	subs	r2, r2, r0
 8011e3c:	9200      	str	r2, [sp, #0]
 8011e3e:	9a01      	ldr	r2, [sp, #4]
 8011e40:	440a      	add	r2, r1
 8011e42:	9201      	str	r2, [sp, #4]
 8011e44:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8011e46:	4293      	cmp	r3, r2
 8011e48:	f47f af26 	bne.w	8011c98 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x58>
 8011e4c:	b00d      	add	sp, #52	@ 0x34
 8011e4e:	ecbd 8b0c 	vpop	{d8-d13}
 8011e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e56:	2700      	movs	r7, #0
 8011e58:	e7c6      	b.n	8011de8 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1a8>
 8011e5a:	9a00      	ldr	r2, [sp, #0]
 8011e5c:	9b04      	ldr	r3, [sp, #16]
 8011e5e:	4610      	mov	r0, r2
 8011e60:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8011e62:	189d      	adds	r5, r3, r2
 8011e64:	e71f      	b.n	8011ca6 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x66>
 8011e66:	eeb0 7a40 	vmov.f32	s14, s0
 8011e6a:	e7d7      	b.n	8011e1c <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1dc>

08011e6c <forward_lite_conv2d_if32of32wf32>:
 8011e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e70:	ed2d 8b02 	vpush	{d8}
 8011e74:	b09f      	sub	sp, #124	@ 0x7c
 8011e76:	4686      	mov	lr, r0
 8011e78:	4694      	mov	ip, r2
 8011e7a:	af08      	add	r7, sp, #32
 8011e7c:	f8b7 40b0 	ldrh.w	r4, [r7, #176]	@ 0xb0
 8011e80:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8011e82:	f8b7 10ac 	ldrh.w	r1, [r7, #172]	@ 0xac
 8011e86:	f8b7 50b4 	ldrh.w	r5, [r7, #180]	@ 0xb4
 8011e8a:	424e      	negs	r6, r1
 8011e8c:	64fc      	str	r4, [r7, #76]	@ 0x4c
 8011e8e:	f8d7 409c 	ldr.w	r4, [r7, #156]	@ 0x9c
 8011e92:	6078      	str	r0, [r7, #4]
 8011e94:	613a      	str	r2, [r7, #16]
 8011e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011e98:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8011e9c:	f8b7 00a8 	ldrh.w	r0, [r7, #168]	@ 0xa8
 8011ea0:	617d      	str	r5, [r7, #20]
 8011ea2:	633e      	str	r6, [r7, #48]	@ 0x30
 8011ea4:	e9d7 3a22 	ldrd	r3, sl, [r7, #136]	@ 0x88
 8011ea8:	2c00      	cmp	r4, #0
 8011eaa:	f000 8092 	beq.w	8011fd2 <forward_lite_conv2d_if32of32wf32+0x166>
 8011eae:	f8d7 40a0 	ldr.w	r4, [r7, #160]	@ 0xa0
 8011eb2:	6379      	str	r1, [r7, #52]	@ 0x34
 8011eb4:	fb04 f202 	mul.w	r2, r4, r2
 8011eb8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8011ebc:	4244      	negs	r4, r0
 8011ebe:	ed9f 8a9a 	vldr	s16, [pc, #616]	@ 8012128 <forward_lite_conv2d_if32of32wf32+0x2bc>
 8011ec2:	653c      	str	r4, [r7, #80]	@ 0x50
 8011ec4:	fb03 f402 	mul.w	r4, r3, r2
 8011ec8:	fb03 f201 	mul.w	r2, r3, r1
 8011ecc:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8011ed0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011ed4:	63bc      	str	r4, [r7, #56]	@ 0x38
 8011ed6:	fb01 f10a 	mul.w	r1, r1, sl
 8011eda:	0089      	lsls	r1, r1, #2
 8011edc:	61b9      	str	r1, [r7, #24]
 8011ede:	fb05 f102 	mul.w	r1, r5, r2
 8011ee2:	4655      	mov	r5, sl
 8011ee4:	fb06 f202 	mul.w	r2, r6, r2
 8011ee8:	46da      	mov	sl, fp
 8011eea:	0089      	lsls	r1, r1, #2
 8011eec:	61f9      	str	r1, [r7, #28]
 8011eee:	eb0e 0182 	add.w	r1, lr, r2, lsl #2
 8011ef2:	f10b 0207 	add.w	r2, fp, #7
 8011ef6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8011ef8:	f022 0107 	bic.w	r1, r2, #7
 8011efc:	eb0c 0284 	add.w	r2, ip, r4, lsl #2
 8011f00:	60f9      	str	r1, [r7, #12]
 8011f02:	f10c 4178 	add.w	r1, ip, #4160749568	@ 0xf8000000
 8011f06:	60ba      	str	r2, [r7, #8]
 8011f08:	2200      	movs	r2, #0
 8011f0a:	6239      	str	r1, [r7, #32]
 8011f0c:	627a      	str	r2, [r7, #36]	@ 0x24
 8011f0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011f10:	2a00      	cmp	r2, #0
 8011f12:	f2c0 80d5 	blt.w	80120c0 <forward_lite_conv2d_if32of32wf32+0x254>
 8011f16:	2200      	movs	r2, #0
 8011f18:	f8d7 b028 	ldr.w	fp, [r7, #40]	@ 0x28
 8011f1c:	657a      	str	r2, [r7, #84]	@ 0x54
 8011f1e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8011f20:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011f24:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8011f28:	440a      	add	r2, r1
 8011f2a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011f2c:	4282      	cmp	r2, r0
 8011f2e:	bf94      	ite	ls
 8011f30:	ebc1 0102 	rsbls	r1, r1, r2
 8011f34:	ebc1 0100 	rsbhi	r1, r1, r0
 8011f38:	6a3a      	ldr	r2, [r7, #32]
 8011f3a:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8011f3e:	6439      	str	r1, [r7, #64]	@ 0x40
 8011f40:	d24d      	bcs.n	8011fde <forward_lite_conv2d_if32of32wf32+0x172>
 8011f42:	b385      	cbz	r5, 8011fa6 <forward_lite_conv2d_if32of32wf32+0x13a>
 8011f44:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011f46:	2a00      	cmp	r2, #0
 8011f48:	f000 80bf 	beq.w	80120ca <forward_lite_conv2d_if32of32wf32+0x25e>
 8011f4c:	4659      	mov	r1, fp
 8011f4e:	4691      	mov	r9, r2
 8011f50:	46d3      	mov	fp, sl
 8011f52:	f8d7 802c 	ldr.w	r8, [r7, #44]	@ 0x2c
 8011f56:	693e      	ldr	r6, [r7, #16]
 8011f58:	2400      	movs	r4, #0
 8011f5a:	f8d7 a040 	ldr.w	sl, [r7, #64]	@ 0x40
 8011f5e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011f60:	3401      	adds	r4, #1
 8011f62:	ecb9 0a01 	vldmia	r9!, {s0}
 8011f66:	4640      	mov	r0, r8
 8011f68:	9207      	str	r2, [sp, #28]
 8011f6a:	f108 0804 	add.w	r8, r8, #4
 8011f6e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011f70:	e9cd a205 	strd	sl, r2, [sp, #20]
 8011f74:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011f76:	9204      	str	r2, [sp, #16]
 8011f78:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8011f7c:	9203      	str	r2, [sp, #12]
 8011f7e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8011f82:	9202      	str	r2, [sp, #8]
 8011f84:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8011f88:	e9cd 5200 	strd	r5, r2, [sp]
 8011f8c:	4632      	mov	r2, r6
 8011f8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011f92:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011f94:	445e      	add	r6, fp
 8011f96:	f7ff fe53 	bl	8011c40 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 8011f9a:	42a5      	cmp	r5, r4
 8011f9c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8011f9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011fa2:	d1dc      	bne.n	8011f5e <forward_lite_conv2d_if32of32wf32+0xf2>
 8011fa4:	46da      	mov	sl, fp
 8011fa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011fa8:	69b8      	ldr	r0, [r7, #24]
 8011faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011fac:	4401      	add	r1, r0
 8011fae:	6978      	ldr	r0, [r7, #20]
 8011fb0:	3201      	adds	r2, #1
 8011fb2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8011fb4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011fb6:	627a      	str	r2, [r7, #36]	@ 0x24
 8011fb8:	4401      	add	r1, r0
 8011fba:	6339      	str	r1, [r7, #48]	@ 0x30
 8011fbc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8011fbe:	1a09      	subs	r1, r1, r0
 8011fc0:	69f8      	ldr	r0, [r7, #28]
 8011fc2:	6379      	str	r1, [r7, #52]	@ 0x34
 8011fc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011fc6:	4401      	add	r1, r0
 8011fc8:	62b9      	str	r1, [r7, #40]	@ 0x28
 8011fca:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8011fce:	4291      	cmp	r1, r2
 8011fd0:	d19d      	bne.n	8011f0e <forward_lite_conv2d_if32of32wf32+0xa2>
 8011fd2:	375c      	adds	r7, #92	@ 0x5c
 8011fd4:	46bd      	mov	sp, r7
 8011fd6:	ecbd 8b02 	vpop	{d8}
 8011fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fde:	466a      	mov	r2, sp
 8011fe0:	ee08 2a90 	vmov	s17, r2
 8011fe4:	68fa      	ldr	r2, [r7, #12]
 8011fe6:	ebad 0d02 	sub.w	sp, sp, r2
 8011fea:	aa08      	add	r2, sp, #32
 8011fec:	2d00      	cmp	r5, #0
 8011fee:	d03d      	beq.n	801206c <forward_lite_conv2d_if32of32wf32+0x200>
 8011ff0:	6938      	ldr	r0, [r7, #16]
 8011ff2:	4659      	mov	r1, fp
 8011ff4:	68bc      	ldr	r4, [r7, #8]
 8011ff6:	46ab      	mov	fp, r5
 8011ff8:	f8d7 902c 	ldr.w	r9, [r7, #44]	@ 0x2c
 8011ffc:	f04f 0800 	mov.w	r8, #0
 8012000:	6bfe      	ldr	r6, [r7, #60]	@ 0x3c
 8012002:	4605      	mov	r5, r0
 8012004:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012006:	b138      	cbz	r0, 8012018 <forward_lite_conv2d_if32of32wf32+0x1ac>
 8012008:	4628      	mov	r0, r5
 801200a:	4694      	mov	ip, r2
 801200c:	f850 eb04 	ldr.w	lr, [r0], #4
 8012010:	42a0      	cmp	r0, r4
 8012012:	f84c eb04 	str.w	lr, [ip], #4
 8012016:	d1f9      	bne.n	801200c <forward_lite_conv2d_if32of32wf32+0x1a0>
 8012018:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801201a:	f108 0801 	add.w	r8, r8, #1
 801201e:	b348      	cbz	r0, 8012074 <forward_lite_conv2d_if32of32wf32+0x208>
 8012020:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8012022:	4455      	add	r5, sl
 8012024:	ecb6 0a01 	vldmia	r6!, {s0}
 8012028:	4454      	add	r4, sl
 801202a:	9007      	str	r0, [sp, #28]
 801202c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801202e:	9006      	str	r0, [sp, #24]
 8012030:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8012032:	9005      	str	r0, [sp, #20]
 8012034:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8012036:	9004      	str	r0, [sp, #16]
 8012038:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 801203c:	9003      	str	r0, [sp, #12]
 801203e:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8012042:	9002      	str	r0, [sp, #8]
 8012044:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8012048:	e9cd b000 	strd	fp, r0, [sp]
 801204c:	4648      	mov	r0, r9
 801204e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012052:	f109 0904 	add.w	r9, r9, #4
 8012056:	e9c7 2111 	strd	r2, r1, [r7, #68]	@ 0x44
 801205a:	f7ff fdf1 	bl	8011c40 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 801205e:	45d8      	cmp	r8, fp
 8012060:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012064:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	@ 0x44
 8012068:	d1cc      	bne.n	8012004 <forward_lite_conv2d_if32of32wf32+0x198>
 801206a:	465d      	mov	r5, fp
 801206c:	ee18 2a90 	vmov	r2, s17
 8012070:	4695      	mov	sp, r2
 8012072:	e798      	b.n	8011fa6 <forward_lite_conv2d_if32of32wf32+0x13a>
 8012074:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8012076:	eeb0 0a48 	vmov.f32	s0, s16
 801207a:	4455      	add	r5, sl
 801207c:	4454      	add	r4, sl
 801207e:	9007      	str	r0, [sp, #28]
 8012080:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8012082:	9006      	str	r0, [sp, #24]
 8012084:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8012086:	9005      	str	r0, [sp, #20]
 8012088:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801208a:	9004      	str	r0, [sp, #16]
 801208c:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8012090:	9003      	str	r0, [sp, #12]
 8012092:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8012096:	9002      	str	r0, [sp, #8]
 8012098:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 801209c:	e9cd b000 	strd	fp, r0, [sp]
 80120a0:	4648      	mov	r0, r9
 80120a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80120a6:	f109 0904 	add.w	r9, r9, #4
 80120aa:	e9c7 2111 	strd	r2, r1, [r7, #68]	@ 0x44
 80120ae:	f7ff fdc7 	bl	8011c40 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 80120b2:	45c3      	cmp	fp, r8
 80120b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80120b8:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	@ 0x44
 80120bc:	d1a2      	bne.n	8012004 <forward_lite_conv2d_if32of32wf32+0x198>
 80120be:	e7d4      	b.n	801206a <forward_lite_conv2d_if32of32wf32+0x1fe>
 80120c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80120c2:	f8d7 b004 	ldr.w	fp, [r7, #4]
 80120c6:	657a      	str	r2, [r7, #84]	@ 0x54
 80120c8:	e729      	b.n	8011f1e <forward_lite_conv2d_if32of32wf32+0xb2>
 80120ca:	4659      	mov	r1, fp
 80120cc:	f8d7 802c 	ldr.w	r8, [r7, #44]	@ 0x2c
 80120d0:	46d3      	mov	fp, sl
 80120d2:	693e      	ldr	r6, [r7, #16]
 80120d4:	4614      	mov	r4, r2
 80120d6:	f8d7 9054 	ldr.w	r9, [r7, #84]	@ 0x54
 80120da:	f8d7 a040 	ldr.w	sl, [r7, #64]	@ 0x40
 80120de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80120e0:	3401      	adds	r4, #1
 80120e2:	4640      	mov	r0, r8
 80120e4:	eeb0 0a48 	vmov.f32	s0, s16
 80120e8:	9207      	str	r2, [sp, #28]
 80120ea:	f108 0804 	add.w	r8, r8, #4
 80120ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80120f0:	f8cd 9010 	str.w	r9, [sp, #16]
 80120f4:	e9cd a205 	strd	sl, r2, [sp, #20]
 80120f8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80120fc:	9203      	str	r2, [sp, #12]
 80120fe:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8012102:	9202      	str	r2, [sp, #8]
 8012104:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8012108:	e9cd 5200 	strd	r5, r2, [sp]
 801210c:	4632      	mov	r2, r6
 801210e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012112:	6579      	str	r1, [r7, #84]	@ 0x54
 8012114:	445e      	add	r6, fp
 8012116:	f7ff fd93 	bl	8011c40 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 801211a:	42a5      	cmp	r5, r4
 801211c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801211e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012122:	d1dc      	bne.n	80120de <forward_lite_conv2d_if32of32wf32+0x272>
 8012124:	e73e      	b.n	8011fa4 <forward_lite_conv2d_if32of32wf32+0x138>
 8012126:	bf00      	nop
 8012128:	00000000 	.word	0x00000000

0801212c <forward_lite_dense_if32of32wf32>:
 801212c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012130:	ed2d 8b0c 	vpush	{d8-d13}
 8012134:	e9dd 6415 	ldrd	r6, r4, [sp, #84]	@ 0x54
 8012138:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 801213c:	4287      	cmp	r7, r0
 801213e:	f240 8105 	bls.w	801234c <forward_lite_dense_if32of32wf32+0x220>
 8012142:	f1a6 0810 	sub.w	r8, r6, #16
 8012146:	ea4f 0986 	mov.w	r9, r6, lsl #2
 801214a:	4605      	mov	r5, r0
 801214c:	f006 0b0f 	and.w	fp, r6, #15
 8012150:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8012154:	f108 0801 	add.w	r8, r8, #1
 8012158:	ea4f 1a88 	mov.w	sl, r8, lsl #6
 801215c:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 8012160:	2e0f      	cmp	r6, #15
 8012162:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8012378 <forward_lite_dense_if32of32wf32+0x24c>
 8012166:	f240 8102 	bls.w	801236e <forward_lite_dense_if32of32wf32+0x242>
 801216a:	f101 0c40 	add.w	ip, r1, #64	@ 0x40
 801216e:	f102 0440 	add.w	r4, r2, #64	@ 0x40
 8012172:	46b6      	mov	lr, r6
 8012174:	ed54 6a0f 	vldr	s13, [r4, #-60]	@ 0xffffffc4
 8012178:	f1ae 0e10 	sub.w	lr, lr, #16
 801217c:	ed5c 7a0f 	vldr	s15, [ip, #-60]	@ 0xffffffc4
 8012180:	3440      	adds	r4, #64	@ 0x40
 8012182:	ed5c 4a10 	vldr	s9, [ip, #-64]	@ 0xffffffc0
 8012186:	f1be 0f0f 	cmp.w	lr, #15
 801218a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801218e:	ed14 5a20 	vldr	s10, [r4, #-128]	@ 0xffffff80
 8012192:	ed5c 5a0e 	vldr	s11, [ip, #-56]	@ 0xffffffc8
 8012196:	f10c 0c40 	add.w	ip, ip, #64	@ 0x40
 801219a:	ed14 6a1e 	vldr	s12, [r4, #-120]	@ 0xffffff88
 801219e:	eee4 7a85 	vfma.f32	s15, s9, s10
 80121a2:	ed54 6a1d 	vldr	s13, [r4, #-116]	@ 0xffffff8c
 80121a6:	ed1c da1d 	vldr	s26, [ip, #-116]	@ 0xffffff8c
 80121aa:	ed5c ca1c 	vldr	s25, [ip, #-112]	@ 0xffffff90
 80121ae:	ed14 ca1c 	vldr	s24, [r4, #-112]	@ 0xffffff90
 80121b2:	ed5c ba1b 	vldr	s23, [ip, #-108]	@ 0xffffff94
 80121b6:	ed14 ba1b 	vldr	s22, [r4, #-108]	@ 0xffffff94
 80121ba:	eee5 7a86 	vfma.f32	s15, s11, s12
 80121be:	ed5c aa1a 	vldr	s21, [ip, #-104]	@ 0xffffff98
 80121c2:	ed14 aa1a 	vldr	s20, [r4, #-104]	@ 0xffffff98
 80121c6:	ed5c 9a19 	vldr	s19, [ip, #-100]	@ 0xffffff9c
 80121ca:	ed14 9a19 	vldr	s18, [r4, #-100]	@ 0xffffff9c
 80121ce:	ed5c 8a18 	vldr	s17, [ip, #-96]	@ 0xffffffa0
 80121d2:	ed14 8a18 	vldr	s16, [r4, #-96]	@ 0xffffffa0
 80121d6:	eeed 7a26 	vfma.f32	s15, s26, s13
 80121da:	ed1c 0a17 	vldr	s0, [ip, #-92]	@ 0xffffffa4
 80121de:	ed54 0a17 	vldr	s1, [r4, #-92]	@ 0xffffffa4
 80121e2:	ed1c 1a16 	vldr	s2, [ip, #-88]	@ 0xffffffa8
 80121e6:	ed54 1a16 	vldr	s3, [r4, #-88]	@ 0xffffffa8
 80121ea:	ed1c 2a15 	vldr	s4, [ip, #-84]	@ 0xffffffac
 80121ee:	ed54 2a15 	vldr	s5, [r4, #-84]	@ 0xffffffac
 80121f2:	eeec 7a8c 	vfma.f32	s15, s25, s24
 80121f6:	ed1c 3a14 	vldr	s6, [ip, #-80]	@ 0xffffffb0
 80121fa:	ed54 3a14 	vldr	s7, [r4, #-80]	@ 0xffffffb0
 80121fe:	ed1c 4a13 	vldr	s8, [ip, #-76]	@ 0xffffffb4
 8012202:	ed54 4a13 	vldr	s9, [r4, #-76]	@ 0xffffffb4
 8012206:	ed1c 5a12 	vldr	s10, [ip, #-72]	@ 0xffffffb8
 801220a:	ed54 5a12 	vldr	s11, [r4, #-72]	@ 0xffffffb8
 801220e:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 8012212:	ed1c 6a11 	vldr	s12, [ip, #-68]	@ 0xffffffbc
 8012216:	ed54 6a11 	vldr	s13, [r4, #-68]	@ 0xffffffbc
 801221a:	eeea 7a8a 	vfma.f32	s15, s21, s20
 801221e:	eee9 7a89 	vfma.f32	s15, s19, s18
 8012222:	eee8 7a88 	vfma.f32	s15, s17, s16
 8012226:	eee0 7a20 	vfma.f32	s15, s0, s1
 801222a:	eee1 7a21 	vfma.f32	s15, s2, s3
 801222e:	eee2 7a22 	vfma.f32	s15, s4, s5
 8012232:	eee3 7a23 	vfma.f32	s15, s6, s7
 8012236:	eee4 7a24 	vfma.f32	s15, s8, s9
 801223a:	eee5 7a25 	vfma.f32	s15, s10, s11
 801223e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8012242:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012246:	d895      	bhi.n	8012174 <forward_lite_dense_if32of32wf32+0x48>
 8012248:	eb02 0e0a 	add.w	lr, r2, sl
 801224c:	465c      	mov	r4, fp
 801224e:	46c4      	mov	ip, r8
 8012250:	2c00      	cmp	r4, #0
 8012252:	d075      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 8012254:	eddc 6a00 	vldr	s13, [ip]
 8012258:	2c01      	cmp	r4, #1
 801225a:	edde 7a00 	vldr	s15, [lr]
 801225e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012262:	d06d      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 8012264:	eddc 6a01 	vldr	s13, [ip, #4]
 8012268:	2c02      	cmp	r4, #2
 801226a:	edde 7a01 	vldr	s15, [lr, #4]
 801226e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012272:	d065      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 8012274:	eddc 6a02 	vldr	s13, [ip, #8]
 8012278:	2c03      	cmp	r4, #3
 801227a:	edde 7a02 	vldr	s15, [lr, #8]
 801227e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012282:	d05d      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 8012284:	eddc 6a03 	vldr	s13, [ip, #12]
 8012288:	2c04      	cmp	r4, #4
 801228a:	edde 7a03 	vldr	s15, [lr, #12]
 801228e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012292:	d055      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 8012294:	eddc 6a04 	vldr	s13, [ip, #16]
 8012298:	2c05      	cmp	r4, #5
 801229a:	edde 7a04 	vldr	s15, [lr, #16]
 801229e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80122a2:	d04d      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 80122a4:	eddc 6a05 	vldr	s13, [ip, #20]
 80122a8:	2c06      	cmp	r4, #6
 80122aa:	edde 7a05 	vldr	s15, [lr, #20]
 80122ae:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80122b2:	d045      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 80122b4:	eddc 6a06 	vldr	s13, [ip, #24]
 80122b8:	2c07      	cmp	r4, #7
 80122ba:	edde 7a06 	vldr	s15, [lr, #24]
 80122be:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80122c2:	d03d      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 80122c4:	eddc 6a07 	vldr	s13, [ip, #28]
 80122c8:	2c08      	cmp	r4, #8
 80122ca:	edde 7a07 	vldr	s15, [lr, #28]
 80122ce:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80122d2:	d035      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 80122d4:	eddc 6a08 	vldr	s13, [ip, #32]
 80122d8:	2c09      	cmp	r4, #9
 80122da:	edde 7a08 	vldr	s15, [lr, #32]
 80122de:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80122e2:	d02d      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 80122e4:	eddc 6a09 	vldr	s13, [ip, #36]	@ 0x24
 80122e8:	2c0a      	cmp	r4, #10
 80122ea:	edde 7a09 	vldr	s15, [lr, #36]	@ 0x24
 80122ee:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80122f2:	d025      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 80122f4:	eddc 6a0a 	vldr	s13, [ip, #40]	@ 0x28
 80122f8:	2c0b      	cmp	r4, #11
 80122fa:	edde 7a0a 	vldr	s15, [lr, #40]	@ 0x28
 80122fe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012302:	d01d      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 8012304:	eddc 6a0b 	vldr	s13, [ip, #44]	@ 0x2c
 8012308:	2c0c      	cmp	r4, #12
 801230a:	edde 7a0b 	vldr	s15, [lr, #44]	@ 0x2c
 801230e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012312:	d015      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 8012314:	eddc 6a0c 	vldr	s13, [ip, #48]	@ 0x30
 8012318:	3c0d      	subs	r4, #13
 801231a:	edde 7a0c 	vldr	s15, [lr, #48]	@ 0x30
 801231e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012322:	d00d      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 8012324:	eddc 6a0d 	vldr	s13, [ip, #52]	@ 0x34
 8012328:	2c01      	cmp	r4, #1
 801232a:	edde 7a0d 	vldr	s15, [lr, #52]	@ 0x34
 801232e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012332:	d005      	beq.n	8012340 <forward_lite_dense_if32of32wf32+0x214>
 8012334:	edde 6a0e 	vldr	s13, [lr, #56]	@ 0x38
 8012338:	eddc 7a0e 	vldr	s15, [ip, #56]	@ 0x38
 801233c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012340:	eca5 7a01 	vstmia	r5!, {s14}
 8012344:	42af      	cmp	r7, r5
 8012346:	444a      	add	r2, r9
 8012348:	f63f af0a 	bhi.w	8012160 <forward_lite_dense_if32of32wf32+0x34>
 801234c:	b15b      	cbz	r3, 8012366 <forward_lite_dense_if32of32wf32+0x23a>
 801234e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8012350:	b14a      	cbz	r2, 8012366 <forward_lite_dense_if32of32wf32+0x23a>
 8012352:	edd0 7a00 	vldr	s15, [r0]
 8012356:	ecb3 7a01 	vldmia	r3!, {s14}
 801235a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801235e:	ece0 7a01 	vstmia	r0!, {s15}
 8012362:	4287      	cmp	r7, r0
 8012364:	d1f5      	bne.n	8012352 <forward_lite_dense_if32of32wf32+0x226>
 8012366:	ecbd 8b0c 	vpop	{d8-d13}
 801236a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801236e:	4634      	mov	r4, r6
 8012370:	4696      	mov	lr, r2
 8012372:	468c      	mov	ip, r1
 8012374:	e76c      	b.n	8012250 <forward_lite_dense_if32of32wf32+0x124>
 8012376:	bf00      	nop
 8012378:	00000000 	.word	0x00000000

0801237c <st_int8_copy>:
 801237c:	4288      	cmp	r0, r1
 801237e:	d010      	beq.n	80123a2 <st_int8_copy+0x26>
 8012380:	b17a      	cbz	r2, 80123a2 <st_int8_copy+0x26>
 8012382:	4288      	cmp	r0, r1
 8012384:	eb00 0302 	add.w	r3, r0, r2
 8012388:	d20c      	bcs.n	80123a4 <st_int8_copy+0x28>
 801238a:	428b      	cmp	r3, r1
 801238c:	d90a      	bls.n	80123a4 <st_int8_copy+0x28>
 801238e:	4283      	cmp	r3, r0
 8012390:	440a      	add	r2, r1
 8012392:	d906      	bls.n	80123a2 <st_int8_copy+0x26>
 8012394:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8012398:	4283      	cmp	r3, r0
 801239a:	f802 1d01 	strb.w	r1, [r2, #-1]!
 801239e:	d1f9      	bne.n	8012394 <st_int8_copy+0x18>
 80123a0:	4770      	bx	lr
 80123a2:	4770      	bx	lr
 80123a4:	078b      	lsls	r3, r1, #30
 80123a6:	d102      	bne.n	80123ae <st_int8_copy+0x32>
 80123a8:	e008      	b.n	80123bc <st_int8_copy+0x40>
 80123aa:	2a00      	cmp	r2, #0
 80123ac:	d04d      	beq.n	801244a <st_int8_copy+0xce>
 80123ae:	f910 3b01 	ldrsb.w	r3, [r0], #1
 80123b2:	3a01      	subs	r2, #1
 80123b4:	f801 3b01 	strb.w	r3, [r1], #1
 80123b8:	078b      	lsls	r3, r1, #30
 80123ba:	d1f6      	bne.n	80123aa <st_int8_copy+0x2e>
 80123bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123c0:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 80123c4:	d05e      	beq.n	8012484 <st_int8_copy+0x108>
 80123c6:	ea40 0301 	orr.w	r3, r0, r1
 80123ca:	075b      	lsls	r3, r3, #29
 80123cc:	d13e      	bne.n	801244c <st_int8_copy+0xd0>
 80123ce:	f10e 33ff 	add.w	r3, lr, #4294967295
 80123d2:	2b01      	cmp	r3, #1
 80123d4:	d93a      	bls.n	801244c <st_int8_copy+0xd0>
 80123d6:	f100 0310 	add.w	r3, r0, #16
 80123da:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80123de:	f101 0c10 	add.w	ip, r1, #16
 80123e2:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 80123e6:	3310      	adds	r3, #16
 80123e8:	f10c 0c10 	add.w	ip, ip, #16
 80123ec:	ed13 6b08 	vldr	d6, [r3, #-32]	@ 0xffffffe0
 80123f0:	ed13 7b06 	vldr	d7, [r3, #-24]	@ 0xffffffe8
 80123f4:	4573      	cmp	r3, lr
 80123f6:	ed0c 6b08 	vstr	d6, [ip, #-32]	@ 0xffffffe0
 80123fa:	ed0c 7b06 	vstr	d7, [ip, #-24]	@ 0xffffffe8
 80123fe:	d1f2      	bne.n	80123e6 <st_int8_copy+0x6a>
 8012400:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8012404:	4421      	add	r1, r4
 8012406:	4420      	add	r0, r4
 8012408:	f002 0203 	and.w	r2, r2, #3
 801240c:	b16b      	cbz	r3, 801242a <st_int8_copy+0xae>
 801240e:	6804      	ldr	r4, [r0, #0]
 8012410:	600c      	str	r4, [r1, #0]
 8012412:	1e5c      	subs	r4, r3, #1
 8012414:	d005      	beq.n	8012422 <st_int8_copy+0xa6>
 8012416:	6845      	ldr	r5, [r0, #4]
 8012418:	2c01      	cmp	r4, #1
 801241a:	604d      	str	r5, [r1, #4]
 801241c:	d001      	beq.n	8012422 <st_int8_copy+0xa6>
 801241e:	6884      	ldr	r4, [r0, #8]
 8012420:	608c      	str	r4, [r1, #8]
 8012422:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8012426:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801242a:	b162      	cbz	r2, 8012446 <st_int8_copy+0xca>
 801242c:	f990 3000 	ldrsb.w	r3, [r0]
 8012430:	3a01      	subs	r2, #1
 8012432:	700b      	strb	r3, [r1, #0]
 8012434:	d007      	beq.n	8012446 <st_int8_copy+0xca>
 8012436:	f990 3001 	ldrsb.w	r3, [r0, #1]
 801243a:	2a01      	cmp	r2, #1
 801243c:	704b      	strb	r3, [r1, #1]
 801243e:	d002      	beq.n	8012446 <st_int8_copy+0xca>
 8012440:	f990 3002 	ldrsb.w	r3, [r0, #2]
 8012444:	708b      	strb	r3, [r1, #2]
 8012446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801244a:	4770      	bx	lr
 801244c:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8012450:	460b      	mov	r3, r1
 8012452:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 8012456:	4684      	mov	ip, r0
 8012458:	f8dc 8000 	ldr.w	r8, [ip]
 801245c:	3310      	adds	r3, #16
 801245e:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8012462:	f10c 0c10 	add.w	ip, ip, #16
 8012466:	f85c 6c08 	ldr.w	r6, [ip, #-8]
 801246a:	f85c 5c04 	ldr.w	r5, [ip, #-4]
 801246e:	f843 8c10 	str.w	r8, [r3, #-16]
 8012472:	f843 7c0c 	str.w	r7, [r3, #-12]
 8012476:	f843 6c08 	str.w	r6, [r3, #-8]
 801247a:	f843 5c04 	str.w	r5, [r3, #-4]
 801247e:	459e      	cmp	lr, r3
 8012480:	d1ea      	bne.n	8012458 <st_int8_copy+0xdc>
 8012482:	e7bd      	b.n	8012400 <st_int8_copy+0x84>
 8012484:	0893      	lsrs	r3, r2, #2
 8012486:	f002 0203 	and.w	r2, r2, #3
 801248a:	e7bf      	b.n	801240c <st_int8_copy+0x90>

0801248c <ai_array_to_buffer_fmt>:
 801248c:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8012490:	2b02      	cmp	r3, #2
 8012492:	d050      	beq.n	8012536 <ai_array_to_buffer_fmt+0xaa>
 8012494:	f020 427e 	bic.w	r2, r0, #4261412864	@ 0xfe000000
 8012498:	4b29      	ldr	r3, [pc, #164]	@ (8012540 <ai_array_to_buffer_fmt+0xb4>)
 801249a:	429a      	cmp	r2, r3
 801249c:	d00b      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 801249e:	dc1c      	bgt.n	80124da <ai_array_to_buffer_fmt+0x4e>
 80124a0:	4b28      	ldr	r3, [pc, #160]	@ (8012544 <ai_array_to_buffer_fmt+0xb8>)
 80124a2:	429a      	cmp	r2, r3
 80124a4:	d007      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 80124a6:	dd0b      	ble.n	80124c0 <ai_array_to_buffer_fmt+0x34>
 80124a8:	4b27      	ldr	r3, [pc, #156]	@ (8012548 <ai_array_to_buffer_fmt+0xbc>)
 80124aa:	429a      	cmp	r2, r3
 80124ac:	d003      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 80124ae:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 80124b2:	429a      	cmp	r2, r3
 80124b4:	d131      	bne.n	801251a <ai_array_to_buffer_fmt+0x8e>
 80124b6:	4613      	mov	r3, r2
 80124b8:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80124bc:	4318      	orrs	r0, r3
 80124be:	4770      	bx	lr
 80124c0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80124c4:	429a      	cmp	r2, r3
 80124c6:	d0f6      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 80124c8:	dd2c      	ble.n	8012524 <ai_array_to_buffer_fmt+0x98>
 80124ca:	4b20      	ldr	r3, [pc, #128]	@ (801254c <ai_array_to_buffer_fmt+0xc0>)
 80124cc:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80124d0:	429a      	cmp	r2, r3
 80124d2:	bf18      	it	ne
 80124d4:	2340      	movne	r3, #64	@ 0x40
 80124d6:	4318      	orrs	r0, r3
 80124d8:	4770      	bx	lr
 80124da:	4b1d      	ldr	r3, [pc, #116]	@ (8012550 <ai_array_to_buffer_fmt+0xc4>)
 80124dc:	429a      	cmp	r2, r3
 80124de:	d0ea      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 80124e0:	dd0e      	ble.n	8012500 <ai_array_to_buffer_fmt+0x74>
 80124e2:	4b1c      	ldr	r3, [pc, #112]	@ (8012554 <ai_array_to_buffer_fmt+0xc8>)
 80124e4:	429a      	cmp	r2, r3
 80124e6:	d0e6      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 80124e8:	f503 037e 	add.w	r3, r3, #16646144	@ 0xfe0000
 80124ec:	429a      	cmp	r2, r3
 80124ee:	d0e2      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 80124f0:	4b19      	ldr	r3, [pc, #100]	@ (8012558 <ai_array_to_buffer_fmt+0xcc>)
 80124f2:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80124f6:	429a      	cmp	r2, r3
 80124f8:	bf18      	it	ne
 80124fa:	2340      	movne	r3, #64	@ 0x40
 80124fc:	4318      	orrs	r0, r3
 80124fe:	4770      	bx	lr
 8012500:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8012504:	429a      	cmp	r2, r3
 8012506:	d0d6      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 8012508:	3307      	adds	r3, #7
 801250a:	429a      	cmp	r2, r3
 801250c:	d0d3      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 801250e:	f2a3 3387 	subw	r3, r3, #903	@ 0x387
 8012512:	429a      	cmp	r2, r3
 8012514:	bf18      	it	ne
 8012516:	2340      	movne	r3, #64	@ 0x40
 8012518:	e7ce      	b.n	80124b8 <ai_array_to_buffer_fmt+0x2c>
 801251a:	4b10      	ldr	r3, [pc, #64]	@ (801255c <ai_array_to_buffer_fmt+0xd0>)
 801251c:	429a      	cmp	r2, r3
 801251e:	bf18      	it	ne
 8012520:	2340      	movne	r3, #64	@ 0x40
 8012522:	e7c9      	b.n	80124b8 <ai_array_to_buffer_fmt+0x2c>
 8012524:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8012528:	429a      	cmp	r2, r3
 801252a:	d0c4      	beq.n	80124b6 <ai_array_to_buffer_fmt+0x2a>
 801252c:	3380      	adds	r3, #128	@ 0x80
 801252e:	429a      	cmp	r2, r3
 8012530:	bf18      	it	ne
 8012532:	2340      	movne	r3, #64	@ 0x40
 8012534:	e7c0      	b.n	80124b8 <ai_array_to_buffer_fmt+0x2c>
 8012536:	4b0a      	ldr	r3, [pc, #40]	@ (8012560 <ai_array_to_buffer_fmt+0xd4>)
 8012538:	4003      	ands	r3, r0
 801253a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801253e:	e7bb      	b.n	80124b8 <ai_array_to_buffer_fmt+0x2c>
 8012540:	00840040 	.word	0x00840040
 8012544:	00040840 	.word	0x00040840
 8012548:	00041040 	.word	0x00041040
 801254c:	00040447 	.word	0x00040447
 8012550:	00840840 	.word	0x00840840
 8012554:	00841040 	.word	0x00841040
 8012558:	0084084f 	.word	0x0084084f
 801255c:	0004084f 	.word	0x0004084f
 8012560:	00803fff 	.word	0x00803fff

08012564 <ai_array_get_byte_size>:
 8012564:	b319      	cbz	r1, 80125ae <ai_array_get_byte_size+0x4a>
 8012566:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 801256a:	f3c0 4243 	ubfx	r2, r0, #17, #4
 801256e:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 8012572:	11c0      	asrs	r0, r0, #7
 8012574:	fb03 f101 	mul.w	r1, r3, r1
 8012578:	2a04      	cmp	r2, #4
 801257a:	f101 0107 	add.w	r1, r1, #7
 801257e:	f021 0107 	bic.w	r1, r1, #7
 8012582:	fa21 f10c 	lsr.w	r1, r1, ip
 8012586:	d00b      	beq.n	80125a0 <ai_array_get_byte_size+0x3c>
 8012588:	2a08      	cmp	r2, #8
 801258a:	d002      	beq.n	8012592 <ai_array_get_byte_size+0x2e>
 801258c:	3107      	adds	r1, #7
 801258e:	08c8      	lsrs	r0, r1, #3
 8012590:	4770      	bx	lr
 8012592:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8012596:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 801259a:	3107      	adds	r1, #7
 801259c:	08c8      	lsrs	r0, r1, #3
 801259e:	4770      	bx	lr
 80125a0:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 80125a4:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 80125a8:	3107      	adds	r1, #7
 80125aa:	08c8      	lsrs	r0, r1, #3
 80125ac:	4770      	bx	lr
 80125ae:	4608      	mov	r0, r1
 80125b0:	4770      	bx	lr
 80125b2:	bf00      	nop

080125b4 <ai_array_get_data_byte_size>:
 80125b4:	b161      	cbz	r1, 80125d0 <ai_array_get_data_byte_size+0x1c>
 80125b6:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80125ba:	f3c0 5241 	ubfx	r2, r0, #21, #2
 80125be:	fb03 f101 	mul.w	r1, r3, r1
 80125c2:	1dc8      	adds	r0, r1, #7
 80125c4:	f020 0007 	bic.w	r0, r0, #7
 80125c8:	40d0      	lsrs	r0, r2
 80125ca:	3007      	adds	r0, #7
 80125cc:	08c0      	lsrs	r0, r0, #3
 80125ce:	4770      	bx	lr
 80125d0:	4608      	mov	r0, r1
 80125d2:	4770      	bx	lr

080125d4 <ai_version_get>:
 80125d4:	0212      	lsls	r2, r2, #8
 80125d6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80125da:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 80125de:	4770      	bx	lr

080125e0 <get_tensor_byte_size>:
 80125e0:	b430      	push	{r4, r5}
 80125e2:	6985      	ldr	r5, [r0, #24]
 80125e4:	68c4      	ldr	r4, [r0, #12]
 80125e6:	6941      	ldr	r1, [r0, #20]
 80125e8:	4b06      	ldr	r3, [pc, #24]	@ (8012604 <get_tensor_byte_size+0x24>)
 80125ea:	6828      	ldr	r0, [r5, #0]
 80125ec:	4a06      	ldr	r2, [pc, #24]	@ (8012608 <get_tensor_byte_size+0x28>)
 80125ee:	4003      	ands	r3, r0
 80125f0:	68c9      	ldr	r1, [r1, #12]
 80125f2:	68e0      	ldr	r0, [r4, #12]
 80125f4:	4293      	cmp	r3, r2
 80125f6:	fb01 f000 	mul.w	r0, r1, r0
 80125fa:	d101      	bne.n	8012600 <get_tensor_byte_size+0x20>
 80125fc:	3007      	adds	r0, #7
 80125fe:	08c0      	lsrs	r0, r0, #3
 8012600:	bc30      	pop	{r4, r5}
 8012602:	4770      	bx	lr
 8012604:	017fffff 	.word	0x017fffff
 8012608:	000400c0 	.word	0x000400c0

0801260c <malloc>:
 801260c:	4b02      	ldr	r3, [pc, #8]	@ (8012618 <malloc+0xc>)
 801260e:	4601      	mov	r1, r0
 8012610:	6818      	ldr	r0, [r3, #0]
 8012612:	f000 b825 	b.w	8012660 <_malloc_r>
 8012616:	bf00      	nop
 8012618:	20001468 	.word	0x20001468

0801261c <sbrk_aligned>:
 801261c:	b570      	push	{r4, r5, r6, lr}
 801261e:	4e0f      	ldr	r6, [pc, #60]	@ (801265c <sbrk_aligned+0x40>)
 8012620:	460c      	mov	r4, r1
 8012622:	6831      	ldr	r1, [r6, #0]
 8012624:	4605      	mov	r5, r0
 8012626:	b911      	cbnz	r1, 801262e <sbrk_aligned+0x12>
 8012628:	f001 f92e 	bl	8013888 <_sbrk_r>
 801262c:	6030      	str	r0, [r6, #0]
 801262e:	4621      	mov	r1, r4
 8012630:	4628      	mov	r0, r5
 8012632:	f001 f929 	bl	8013888 <_sbrk_r>
 8012636:	1c43      	adds	r3, r0, #1
 8012638:	d103      	bne.n	8012642 <sbrk_aligned+0x26>
 801263a:	f04f 34ff 	mov.w	r4, #4294967295
 801263e:	4620      	mov	r0, r4
 8012640:	bd70      	pop	{r4, r5, r6, pc}
 8012642:	1cc4      	adds	r4, r0, #3
 8012644:	f024 0403 	bic.w	r4, r4, #3
 8012648:	42a0      	cmp	r0, r4
 801264a:	d0f8      	beq.n	801263e <sbrk_aligned+0x22>
 801264c:	1a21      	subs	r1, r4, r0
 801264e:	4628      	mov	r0, r5
 8012650:	f001 f91a 	bl	8013888 <_sbrk_r>
 8012654:	3001      	adds	r0, #1
 8012656:	d1f2      	bne.n	801263e <sbrk_aligned+0x22>
 8012658:	e7ef      	b.n	801263a <sbrk_aligned+0x1e>
 801265a:	bf00      	nop
 801265c:	2000c668 	.word	0x2000c668

08012660 <_malloc_r>:
 8012660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012664:	1ccd      	adds	r5, r1, #3
 8012666:	f025 0503 	bic.w	r5, r5, #3
 801266a:	3508      	adds	r5, #8
 801266c:	2d0c      	cmp	r5, #12
 801266e:	bf38      	it	cc
 8012670:	250c      	movcc	r5, #12
 8012672:	2d00      	cmp	r5, #0
 8012674:	4606      	mov	r6, r0
 8012676:	db01      	blt.n	801267c <_malloc_r+0x1c>
 8012678:	42a9      	cmp	r1, r5
 801267a:	d904      	bls.n	8012686 <_malloc_r+0x26>
 801267c:	230c      	movs	r3, #12
 801267e:	6033      	str	r3, [r6, #0]
 8012680:	2000      	movs	r0, #0
 8012682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012686:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801275c <_malloc_r+0xfc>
 801268a:	f000 f869 	bl	8012760 <__malloc_lock>
 801268e:	f8d8 3000 	ldr.w	r3, [r8]
 8012692:	461c      	mov	r4, r3
 8012694:	bb44      	cbnz	r4, 80126e8 <_malloc_r+0x88>
 8012696:	4629      	mov	r1, r5
 8012698:	4630      	mov	r0, r6
 801269a:	f7ff ffbf 	bl	801261c <sbrk_aligned>
 801269e:	1c43      	adds	r3, r0, #1
 80126a0:	4604      	mov	r4, r0
 80126a2:	d158      	bne.n	8012756 <_malloc_r+0xf6>
 80126a4:	f8d8 4000 	ldr.w	r4, [r8]
 80126a8:	4627      	mov	r7, r4
 80126aa:	2f00      	cmp	r7, #0
 80126ac:	d143      	bne.n	8012736 <_malloc_r+0xd6>
 80126ae:	2c00      	cmp	r4, #0
 80126b0:	d04b      	beq.n	801274a <_malloc_r+0xea>
 80126b2:	6823      	ldr	r3, [r4, #0]
 80126b4:	4639      	mov	r1, r7
 80126b6:	4630      	mov	r0, r6
 80126b8:	eb04 0903 	add.w	r9, r4, r3
 80126bc:	f001 f8e4 	bl	8013888 <_sbrk_r>
 80126c0:	4581      	cmp	r9, r0
 80126c2:	d142      	bne.n	801274a <_malloc_r+0xea>
 80126c4:	6821      	ldr	r1, [r4, #0]
 80126c6:	1a6d      	subs	r5, r5, r1
 80126c8:	4629      	mov	r1, r5
 80126ca:	4630      	mov	r0, r6
 80126cc:	f7ff ffa6 	bl	801261c <sbrk_aligned>
 80126d0:	3001      	adds	r0, #1
 80126d2:	d03a      	beq.n	801274a <_malloc_r+0xea>
 80126d4:	6823      	ldr	r3, [r4, #0]
 80126d6:	442b      	add	r3, r5
 80126d8:	6023      	str	r3, [r4, #0]
 80126da:	f8d8 3000 	ldr.w	r3, [r8]
 80126de:	685a      	ldr	r2, [r3, #4]
 80126e0:	bb62      	cbnz	r2, 801273c <_malloc_r+0xdc>
 80126e2:	f8c8 7000 	str.w	r7, [r8]
 80126e6:	e00f      	b.n	8012708 <_malloc_r+0xa8>
 80126e8:	6822      	ldr	r2, [r4, #0]
 80126ea:	1b52      	subs	r2, r2, r5
 80126ec:	d420      	bmi.n	8012730 <_malloc_r+0xd0>
 80126ee:	2a0b      	cmp	r2, #11
 80126f0:	d917      	bls.n	8012722 <_malloc_r+0xc2>
 80126f2:	1961      	adds	r1, r4, r5
 80126f4:	42a3      	cmp	r3, r4
 80126f6:	6025      	str	r5, [r4, #0]
 80126f8:	bf18      	it	ne
 80126fa:	6059      	strne	r1, [r3, #4]
 80126fc:	6863      	ldr	r3, [r4, #4]
 80126fe:	bf08      	it	eq
 8012700:	f8c8 1000 	streq.w	r1, [r8]
 8012704:	5162      	str	r2, [r4, r5]
 8012706:	604b      	str	r3, [r1, #4]
 8012708:	4630      	mov	r0, r6
 801270a:	f000 f82f 	bl	801276c <__malloc_unlock>
 801270e:	f104 000b 	add.w	r0, r4, #11
 8012712:	1d23      	adds	r3, r4, #4
 8012714:	f020 0007 	bic.w	r0, r0, #7
 8012718:	1ac2      	subs	r2, r0, r3
 801271a:	bf1c      	itt	ne
 801271c:	1a1b      	subne	r3, r3, r0
 801271e:	50a3      	strne	r3, [r4, r2]
 8012720:	e7af      	b.n	8012682 <_malloc_r+0x22>
 8012722:	6862      	ldr	r2, [r4, #4]
 8012724:	42a3      	cmp	r3, r4
 8012726:	bf0c      	ite	eq
 8012728:	f8c8 2000 	streq.w	r2, [r8]
 801272c:	605a      	strne	r2, [r3, #4]
 801272e:	e7eb      	b.n	8012708 <_malloc_r+0xa8>
 8012730:	4623      	mov	r3, r4
 8012732:	6864      	ldr	r4, [r4, #4]
 8012734:	e7ae      	b.n	8012694 <_malloc_r+0x34>
 8012736:	463c      	mov	r4, r7
 8012738:	687f      	ldr	r7, [r7, #4]
 801273a:	e7b6      	b.n	80126aa <_malloc_r+0x4a>
 801273c:	461a      	mov	r2, r3
 801273e:	685b      	ldr	r3, [r3, #4]
 8012740:	42a3      	cmp	r3, r4
 8012742:	d1fb      	bne.n	801273c <_malloc_r+0xdc>
 8012744:	2300      	movs	r3, #0
 8012746:	6053      	str	r3, [r2, #4]
 8012748:	e7de      	b.n	8012708 <_malloc_r+0xa8>
 801274a:	230c      	movs	r3, #12
 801274c:	6033      	str	r3, [r6, #0]
 801274e:	4630      	mov	r0, r6
 8012750:	f000 f80c 	bl	801276c <__malloc_unlock>
 8012754:	e794      	b.n	8012680 <_malloc_r+0x20>
 8012756:	6005      	str	r5, [r0, #0]
 8012758:	e7d6      	b.n	8012708 <_malloc_r+0xa8>
 801275a:	bf00      	nop
 801275c:	2000c66c 	.word	0x2000c66c

08012760 <__malloc_lock>:
 8012760:	4801      	ldr	r0, [pc, #4]	@ (8012768 <__malloc_lock+0x8>)
 8012762:	f001 b8de 	b.w	8013922 <__retarget_lock_acquire_recursive>
 8012766:	bf00      	nop
 8012768:	2000c7b0 	.word	0x2000c7b0

0801276c <__malloc_unlock>:
 801276c:	4801      	ldr	r0, [pc, #4]	@ (8012774 <__malloc_unlock+0x8>)
 801276e:	f001 b8d9 	b.w	8013924 <__retarget_lock_release_recursive>
 8012772:	bf00      	nop
 8012774:	2000c7b0 	.word	0x2000c7b0

08012778 <_realloc_r>:
 8012778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801277c:	4680      	mov	r8, r0
 801277e:	4615      	mov	r5, r2
 8012780:	460c      	mov	r4, r1
 8012782:	b921      	cbnz	r1, 801278e <_realloc_r+0x16>
 8012784:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012788:	4611      	mov	r1, r2
 801278a:	f7ff bf69 	b.w	8012660 <_malloc_r>
 801278e:	b92a      	cbnz	r2, 801279c <_realloc_r+0x24>
 8012790:	f001 ff52 	bl	8014638 <_free_r>
 8012794:	2400      	movs	r4, #0
 8012796:	4620      	mov	r0, r4
 8012798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801279c:	f002 fc48 	bl	8015030 <_malloc_usable_size_r>
 80127a0:	4285      	cmp	r5, r0
 80127a2:	4606      	mov	r6, r0
 80127a4:	d802      	bhi.n	80127ac <_realloc_r+0x34>
 80127a6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80127aa:	d8f4      	bhi.n	8012796 <_realloc_r+0x1e>
 80127ac:	4629      	mov	r1, r5
 80127ae:	4640      	mov	r0, r8
 80127b0:	f7ff ff56 	bl	8012660 <_malloc_r>
 80127b4:	4607      	mov	r7, r0
 80127b6:	2800      	cmp	r0, #0
 80127b8:	d0ec      	beq.n	8012794 <_realloc_r+0x1c>
 80127ba:	42b5      	cmp	r5, r6
 80127bc:	462a      	mov	r2, r5
 80127be:	4621      	mov	r1, r4
 80127c0:	bf28      	it	cs
 80127c2:	4632      	movcs	r2, r6
 80127c4:	f001 f8b7 	bl	8013936 <memcpy>
 80127c8:	4621      	mov	r1, r4
 80127ca:	4640      	mov	r0, r8
 80127cc:	f001 ff34 	bl	8014638 <_free_r>
 80127d0:	463c      	mov	r4, r7
 80127d2:	e7e0      	b.n	8012796 <_realloc_r+0x1e>

080127d4 <__cvt>:
 80127d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80127d8:	ec57 6b10 	vmov	r6, r7, d0
 80127dc:	2f00      	cmp	r7, #0
 80127de:	460c      	mov	r4, r1
 80127e0:	4619      	mov	r1, r3
 80127e2:	463b      	mov	r3, r7
 80127e4:	bfbb      	ittet	lt
 80127e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80127ea:	461f      	movlt	r7, r3
 80127ec:	2300      	movge	r3, #0
 80127ee:	232d      	movlt	r3, #45	@ 0x2d
 80127f0:	700b      	strb	r3, [r1, #0]
 80127f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80127f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80127f8:	4691      	mov	r9, r2
 80127fa:	f023 0820 	bic.w	r8, r3, #32
 80127fe:	bfbc      	itt	lt
 8012800:	4632      	movlt	r2, r6
 8012802:	4616      	movlt	r6, r2
 8012804:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012808:	d005      	beq.n	8012816 <__cvt+0x42>
 801280a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801280e:	d100      	bne.n	8012812 <__cvt+0x3e>
 8012810:	3401      	adds	r4, #1
 8012812:	2102      	movs	r1, #2
 8012814:	e000      	b.n	8012818 <__cvt+0x44>
 8012816:	2103      	movs	r1, #3
 8012818:	ab03      	add	r3, sp, #12
 801281a:	9301      	str	r3, [sp, #4]
 801281c:	ab02      	add	r3, sp, #8
 801281e:	9300      	str	r3, [sp, #0]
 8012820:	ec47 6b10 	vmov	d0, r6, r7
 8012824:	4653      	mov	r3, sl
 8012826:	4622      	mov	r2, r4
 8012828:	f001 f942 	bl	8013ab0 <_dtoa_r>
 801282c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012830:	4605      	mov	r5, r0
 8012832:	d119      	bne.n	8012868 <__cvt+0x94>
 8012834:	f019 0f01 	tst.w	r9, #1
 8012838:	d00e      	beq.n	8012858 <__cvt+0x84>
 801283a:	eb00 0904 	add.w	r9, r0, r4
 801283e:	2200      	movs	r2, #0
 8012840:	2300      	movs	r3, #0
 8012842:	4630      	mov	r0, r6
 8012844:	4639      	mov	r1, r7
 8012846:	f7ee f96f 	bl	8000b28 <__aeabi_dcmpeq>
 801284a:	b108      	cbz	r0, 8012850 <__cvt+0x7c>
 801284c:	f8cd 900c 	str.w	r9, [sp, #12]
 8012850:	2230      	movs	r2, #48	@ 0x30
 8012852:	9b03      	ldr	r3, [sp, #12]
 8012854:	454b      	cmp	r3, r9
 8012856:	d31e      	bcc.n	8012896 <__cvt+0xc2>
 8012858:	9b03      	ldr	r3, [sp, #12]
 801285a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801285c:	1b5b      	subs	r3, r3, r5
 801285e:	4628      	mov	r0, r5
 8012860:	6013      	str	r3, [r2, #0]
 8012862:	b004      	add	sp, #16
 8012864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012868:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801286c:	eb00 0904 	add.w	r9, r0, r4
 8012870:	d1e5      	bne.n	801283e <__cvt+0x6a>
 8012872:	7803      	ldrb	r3, [r0, #0]
 8012874:	2b30      	cmp	r3, #48	@ 0x30
 8012876:	d10a      	bne.n	801288e <__cvt+0xba>
 8012878:	2200      	movs	r2, #0
 801287a:	2300      	movs	r3, #0
 801287c:	4630      	mov	r0, r6
 801287e:	4639      	mov	r1, r7
 8012880:	f7ee f952 	bl	8000b28 <__aeabi_dcmpeq>
 8012884:	b918      	cbnz	r0, 801288e <__cvt+0xba>
 8012886:	f1c4 0401 	rsb	r4, r4, #1
 801288a:	f8ca 4000 	str.w	r4, [sl]
 801288e:	f8da 3000 	ldr.w	r3, [sl]
 8012892:	4499      	add	r9, r3
 8012894:	e7d3      	b.n	801283e <__cvt+0x6a>
 8012896:	1c59      	adds	r1, r3, #1
 8012898:	9103      	str	r1, [sp, #12]
 801289a:	701a      	strb	r2, [r3, #0]
 801289c:	e7d9      	b.n	8012852 <__cvt+0x7e>

0801289e <__exponent>:
 801289e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80128a0:	2900      	cmp	r1, #0
 80128a2:	bfba      	itte	lt
 80128a4:	4249      	neglt	r1, r1
 80128a6:	232d      	movlt	r3, #45	@ 0x2d
 80128a8:	232b      	movge	r3, #43	@ 0x2b
 80128aa:	2909      	cmp	r1, #9
 80128ac:	7002      	strb	r2, [r0, #0]
 80128ae:	7043      	strb	r3, [r0, #1]
 80128b0:	dd29      	ble.n	8012906 <__exponent+0x68>
 80128b2:	f10d 0307 	add.w	r3, sp, #7
 80128b6:	461d      	mov	r5, r3
 80128b8:	270a      	movs	r7, #10
 80128ba:	461a      	mov	r2, r3
 80128bc:	fbb1 f6f7 	udiv	r6, r1, r7
 80128c0:	fb07 1416 	mls	r4, r7, r6, r1
 80128c4:	3430      	adds	r4, #48	@ 0x30
 80128c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80128ca:	460c      	mov	r4, r1
 80128cc:	2c63      	cmp	r4, #99	@ 0x63
 80128ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80128d2:	4631      	mov	r1, r6
 80128d4:	dcf1      	bgt.n	80128ba <__exponent+0x1c>
 80128d6:	3130      	adds	r1, #48	@ 0x30
 80128d8:	1e94      	subs	r4, r2, #2
 80128da:	f803 1c01 	strb.w	r1, [r3, #-1]
 80128de:	1c41      	adds	r1, r0, #1
 80128e0:	4623      	mov	r3, r4
 80128e2:	42ab      	cmp	r3, r5
 80128e4:	d30a      	bcc.n	80128fc <__exponent+0x5e>
 80128e6:	f10d 0309 	add.w	r3, sp, #9
 80128ea:	1a9b      	subs	r3, r3, r2
 80128ec:	42ac      	cmp	r4, r5
 80128ee:	bf88      	it	hi
 80128f0:	2300      	movhi	r3, #0
 80128f2:	3302      	adds	r3, #2
 80128f4:	4403      	add	r3, r0
 80128f6:	1a18      	subs	r0, r3, r0
 80128f8:	b003      	add	sp, #12
 80128fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80128fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012900:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012904:	e7ed      	b.n	80128e2 <__exponent+0x44>
 8012906:	2330      	movs	r3, #48	@ 0x30
 8012908:	3130      	adds	r1, #48	@ 0x30
 801290a:	7083      	strb	r3, [r0, #2]
 801290c:	70c1      	strb	r1, [r0, #3]
 801290e:	1d03      	adds	r3, r0, #4
 8012910:	e7f1      	b.n	80128f6 <__exponent+0x58>
	...

08012914 <_printf_float>:
 8012914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012918:	b08d      	sub	sp, #52	@ 0x34
 801291a:	460c      	mov	r4, r1
 801291c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012920:	4616      	mov	r6, r2
 8012922:	461f      	mov	r7, r3
 8012924:	4605      	mov	r5, r0
 8012926:	f000 ff77 	bl	8013818 <_localeconv_r>
 801292a:	6803      	ldr	r3, [r0, #0]
 801292c:	9304      	str	r3, [sp, #16]
 801292e:	4618      	mov	r0, r3
 8012930:	f7ed fcce 	bl	80002d0 <strlen>
 8012934:	2300      	movs	r3, #0
 8012936:	930a      	str	r3, [sp, #40]	@ 0x28
 8012938:	f8d8 3000 	ldr.w	r3, [r8]
 801293c:	9005      	str	r0, [sp, #20]
 801293e:	3307      	adds	r3, #7
 8012940:	f023 0307 	bic.w	r3, r3, #7
 8012944:	f103 0208 	add.w	r2, r3, #8
 8012948:	f894 a018 	ldrb.w	sl, [r4, #24]
 801294c:	f8d4 b000 	ldr.w	fp, [r4]
 8012950:	f8c8 2000 	str.w	r2, [r8]
 8012954:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012958:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801295c:	9307      	str	r3, [sp, #28]
 801295e:	f8cd 8018 	str.w	r8, [sp, #24]
 8012962:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012966:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801296a:	4b9c      	ldr	r3, [pc, #624]	@ (8012bdc <_printf_float+0x2c8>)
 801296c:	f04f 32ff 	mov.w	r2, #4294967295
 8012970:	f7ee f90c 	bl	8000b8c <__aeabi_dcmpun>
 8012974:	bb70      	cbnz	r0, 80129d4 <_printf_float+0xc0>
 8012976:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801297a:	4b98      	ldr	r3, [pc, #608]	@ (8012bdc <_printf_float+0x2c8>)
 801297c:	f04f 32ff 	mov.w	r2, #4294967295
 8012980:	f7ee f8e6 	bl	8000b50 <__aeabi_dcmple>
 8012984:	bb30      	cbnz	r0, 80129d4 <_printf_float+0xc0>
 8012986:	2200      	movs	r2, #0
 8012988:	2300      	movs	r3, #0
 801298a:	4640      	mov	r0, r8
 801298c:	4649      	mov	r1, r9
 801298e:	f7ee f8d5 	bl	8000b3c <__aeabi_dcmplt>
 8012992:	b110      	cbz	r0, 801299a <_printf_float+0x86>
 8012994:	232d      	movs	r3, #45	@ 0x2d
 8012996:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801299a:	4a91      	ldr	r2, [pc, #580]	@ (8012be0 <_printf_float+0x2cc>)
 801299c:	4b91      	ldr	r3, [pc, #580]	@ (8012be4 <_printf_float+0x2d0>)
 801299e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80129a2:	bf94      	ite	ls
 80129a4:	4690      	movls	r8, r2
 80129a6:	4698      	movhi	r8, r3
 80129a8:	2303      	movs	r3, #3
 80129aa:	6123      	str	r3, [r4, #16]
 80129ac:	f02b 0304 	bic.w	r3, fp, #4
 80129b0:	6023      	str	r3, [r4, #0]
 80129b2:	f04f 0900 	mov.w	r9, #0
 80129b6:	9700      	str	r7, [sp, #0]
 80129b8:	4633      	mov	r3, r6
 80129ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 80129bc:	4621      	mov	r1, r4
 80129be:	4628      	mov	r0, r5
 80129c0:	f000 f9d2 	bl	8012d68 <_printf_common>
 80129c4:	3001      	adds	r0, #1
 80129c6:	f040 808d 	bne.w	8012ae4 <_printf_float+0x1d0>
 80129ca:	f04f 30ff 	mov.w	r0, #4294967295
 80129ce:	b00d      	add	sp, #52	@ 0x34
 80129d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129d4:	4642      	mov	r2, r8
 80129d6:	464b      	mov	r3, r9
 80129d8:	4640      	mov	r0, r8
 80129da:	4649      	mov	r1, r9
 80129dc:	f7ee f8d6 	bl	8000b8c <__aeabi_dcmpun>
 80129e0:	b140      	cbz	r0, 80129f4 <_printf_float+0xe0>
 80129e2:	464b      	mov	r3, r9
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	bfbc      	itt	lt
 80129e8:	232d      	movlt	r3, #45	@ 0x2d
 80129ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80129ee:	4a7e      	ldr	r2, [pc, #504]	@ (8012be8 <_printf_float+0x2d4>)
 80129f0:	4b7e      	ldr	r3, [pc, #504]	@ (8012bec <_printf_float+0x2d8>)
 80129f2:	e7d4      	b.n	801299e <_printf_float+0x8a>
 80129f4:	6863      	ldr	r3, [r4, #4]
 80129f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80129fa:	9206      	str	r2, [sp, #24]
 80129fc:	1c5a      	adds	r2, r3, #1
 80129fe:	d13b      	bne.n	8012a78 <_printf_float+0x164>
 8012a00:	2306      	movs	r3, #6
 8012a02:	6063      	str	r3, [r4, #4]
 8012a04:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012a08:	2300      	movs	r3, #0
 8012a0a:	6022      	str	r2, [r4, #0]
 8012a0c:	9303      	str	r3, [sp, #12]
 8012a0e:	ab0a      	add	r3, sp, #40	@ 0x28
 8012a10:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012a14:	ab09      	add	r3, sp, #36	@ 0x24
 8012a16:	9300      	str	r3, [sp, #0]
 8012a18:	6861      	ldr	r1, [r4, #4]
 8012a1a:	ec49 8b10 	vmov	d0, r8, r9
 8012a1e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012a22:	4628      	mov	r0, r5
 8012a24:	f7ff fed6 	bl	80127d4 <__cvt>
 8012a28:	9b06      	ldr	r3, [sp, #24]
 8012a2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012a2c:	2b47      	cmp	r3, #71	@ 0x47
 8012a2e:	4680      	mov	r8, r0
 8012a30:	d129      	bne.n	8012a86 <_printf_float+0x172>
 8012a32:	1cc8      	adds	r0, r1, #3
 8012a34:	db02      	blt.n	8012a3c <_printf_float+0x128>
 8012a36:	6863      	ldr	r3, [r4, #4]
 8012a38:	4299      	cmp	r1, r3
 8012a3a:	dd41      	ble.n	8012ac0 <_printf_float+0x1ac>
 8012a3c:	f1aa 0a02 	sub.w	sl, sl, #2
 8012a40:	fa5f fa8a 	uxtb.w	sl, sl
 8012a44:	3901      	subs	r1, #1
 8012a46:	4652      	mov	r2, sl
 8012a48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012a4c:	9109      	str	r1, [sp, #36]	@ 0x24
 8012a4e:	f7ff ff26 	bl	801289e <__exponent>
 8012a52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012a54:	1813      	adds	r3, r2, r0
 8012a56:	2a01      	cmp	r2, #1
 8012a58:	4681      	mov	r9, r0
 8012a5a:	6123      	str	r3, [r4, #16]
 8012a5c:	dc02      	bgt.n	8012a64 <_printf_float+0x150>
 8012a5e:	6822      	ldr	r2, [r4, #0]
 8012a60:	07d2      	lsls	r2, r2, #31
 8012a62:	d501      	bpl.n	8012a68 <_printf_float+0x154>
 8012a64:	3301      	adds	r3, #1
 8012a66:	6123      	str	r3, [r4, #16]
 8012a68:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d0a2      	beq.n	80129b6 <_printf_float+0xa2>
 8012a70:	232d      	movs	r3, #45	@ 0x2d
 8012a72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012a76:	e79e      	b.n	80129b6 <_printf_float+0xa2>
 8012a78:	9a06      	ldr	r2, [sp, #24]
 8012a7a:	2a47      	cmp	r2, #71	@ 0x47
 8012a7c:	d1c2      	bne.n	8012a04 <_printf_float+0xf0>
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d1c0      	bne.n	8012a04 <_printf_float+0xf0>
 8012a82:	2301      	movs	r3, #1
 8012a84:	e7bd      	b.n	8012a02 <_printf_float+0xee>
 8012a86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012a8a:	d9db      	bls.n	8012a44 <_printf_float+0x130>
 8012a8c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012a90:	d118      	bne.n	8012ac4 <_printf_float+0x1b0>
 8012a92:	2900      	cmp	r1, #0
 8012a94:	6863      	ldr	r3, [r4, #4]
 8012a96:	dd0b      	ble.n	8012ab0 <_printf_float+0x19c>
 8012a98:	6121      	str	r1, [r4, #16]
 8012a9a:	b913      	cbnz	r3, 8012aa2 <_printf_float+0x18e>
 8012a9c:	6822      	ldr	r2, [r4, #0]
 8012a9e:	07d0      	lsls	r0, r2, #31
 8012aa0:	d502      	bpl.n	8012aa8 <_printf_float+0x194>
 8012aa2:	3301      	adds	r3, #1
 8012aa4:	440b      	add	r3, r1
 8012aa6:	6123      	str	r3, [r4, #16]
 8012aa8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012aaa:	f04f 0900 	mov.w	r9, #0
 8012aae:	e7db      	b.n	8012a68 <_printf_float+0x154>
 8012ab0:	b913      	cbnz	r3, 8012ab8 <_printf_float+0x1a4>
 8012ab2:	6822      	ldr	r2, [r4, #0]
 8012ab4:	07d2      	lsls	r2, r2, #31
 8012ab6:	d501      	bpl.n	8012abc <_printf_float+0x1a8>
 8012ab8:	3302      	adds	r3, #2
 8012aba:	e7f4      	b.n	8012aa6 <_printf_float+0x192>
 8012abc:	2301      	movs	r3, #1
 8012abe:	e7f2      	b.n	8012aa6 <_printf_float+0x192>
 8012ac0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012ac4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012ac6:	4299      	cmp	r1, r3
 8012ac8:	db05      	blt.n	8012ad6 <_printf_float+0x1c2>
 8012aca:	6823      	ldr	r3, [r4, #0]
 8012acc:	6121      	str	r1, [r4, #16]
 8012ace:	07d8      	lsls	r0, r3, #31
 8012ad0:	d5ea      	bpl.n	8012aa8 <_printf_float+0x194>
 8012ad2:	1c4b      	adds	r3, r1, #1
 8012ad4:	e7e7      	b.n	8012aa6 <_printf_float+0x192>
 8012ad6:	2900      	cmp	r1, #0
 8012ad8:	bfd4      	ite	le
 8012ada:	f1c1 0202 	rsble	r2, r1, #2
 8012ade:	2201      	movgt	r2, #1
 8012ae0:	4413      	add	r3, r2
 8012ae2:	e7e0      	b.n	8012aa6 <_printf_float+0x192>
 8012ae4:	6823      	ldr	r3, [r4, #0]
 8012ae6:	055a      	lsls	r2, r3, #21
 8012ae8:	d407      	bmi.n	8012afa <_printf_float+0x1e6>
 8012aea:	6923      	ldr	r3, [r4, #16]
 8012aec:	4642      	mov	r2, r8
 8012aee:	4631      	mov	r1, r6
 8012af0:	4628      	mov	r0, r5
 8012af2:	47b8      	blx	r7
 8012af4:	3001      	adds	r0, #1
 8012af6:	d12b      	bne.n	8012b50 <_printf_float+0x23c>
 8012af8:	e767      	b.n	80129ca <_printf_float+0xb6>
 8012afa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012afe:	f240 80dd 	bls.w	8012cbc <_printf_float+0x3a8>
 8012b02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012b06:	2200      	movs	r2, #0
 8012b08:	2300      	movs	r3, #0
 8012b0a:	f7ee f80d 	bl	8000b28 <__aeabi_dcmpeq>
 8012b0e:	2800      	cmp	r0, #0
 8012b10:	d033      	beq.n	8012b7a <_printf_float+0x266>
 8012b12:	4a37      	ldr	r2, [pc, #220]	@ (8012bf0 <_printf_float+0x2dc>)
 8012b14:	2301      	movs	r3, #1
 8012b16:	4631      	mov	r1, r6
 8012b18:	4628      	mov	r0, r5
 8012b1a:	47b8      	blx	r7
 8012b1c:	3001      	adds	r0, #1
 8012b1e:	f43f af54 	beq.w	80129ca <_printf_float+0xb6>
 8012b22:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012b26:	4543      	cmp	r3, r8
 8012b28:	db02      	blt.n	8012b30 <_printf_float+0x21c>
 8012b2a:	6823      	ldr	r3, [r4, #0]
 8012b2c:	07d8      	lsls	r0, r3, #31
 8012b2e:	d50f      	bpl.n	8012b50 <_printf_float+0x23c>
 8012b30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012b34:	4631      	mov	r1, r6
 8012b36:	4628      	mov	r0, r5
 8012b38:	47b8      	blx	r7
 8012b3a:	3001      	adds	r0, #1
 8012b3c:	f43f af45 	beq.w	80129ca <_printf_float+0xb6>
 8012b40:	f04f 0900 	mov.w	r9, #0
 8012b44:	f108 38ff 	add.w	r8, r8, #4294967295
 8012b48:	f104 0a1a 	add.w	sl, r4, #26
 8012b4c:	45c8      	cmp	r8, r9
 8012b4e:	dc09      	bgt.n	8012b64 <_printf_float+0x250>
 8012b50:	6823      	ldr	r3, [r4, #0]
 8012b52:	079b      	lsls	r3, r3, #30
 8012b54:	f100 8103 	bmi.w	8012d5e <_printf_float+0x44a>
 8012b58:	68e0      	ldr	r0, [r4, #12]
 8012b5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012b5c:	4298      	cmp	r0, r3
 8012b5e:	bfb8      	it	lt
 8012b60:	4618      	movlt	r0, r3
 8012b62:	e734      	b.n	80129ce <_printf_float+0xba>
 8012b64:	2301      	movs	r3, #1
 8012b66:	4652      	mov	r2, sl
 8012b68:	4631      	mov	r1, r6
 8012b6a:	4628      	mov	r0, r5
 8012b6c:	47b8      	blx	r7
 8012b6e:	3001      	adds	r0, #1
 8012b70:	f43f af2b 	beq.w	80129ca <_printf_float+0xb6>
 8012b74:	f109 0901 	add.w	r9, r9, #1
 8012b78:	e7e8      	b.n	8012b4c <_printf_float+0x238>
 8012b7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	dc39      	bgt.n	8012bf4 <_printf_float+0x2e0>
 8012b80:	4a1b      	ldr	r2, [pc, #108]	@ (8012bf0 <_printf_float+0x2dc>)
 8012b82:	2301      	movs	r3, #1
 8012b84:	4631      	mov	r1, r6
 8012b86:	4628      	mov	r0, r5
 8012b88:	47b8      	blx	r7
 8012b8a:	3001      	adds	r0, #1
 8012b8c:	f43f af1d 	beq.w	80129ca <_printf_float+0xb6>
 8012b90:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012b94:	ea59 0303 	orrs.w	r3, r9, r3
 8012b98:	d102      	bne.n	8012ba0 <_printf_float+0x28c>
 8012b9a:	6823      	ldr	r3, [r4, #0]
 8012b9c:	07d9      	lsls	r1, r3, #31
 8012b9e:	d5d7      	bpl.n	8012b50 <_printf_float+0x23c>
 8012ba0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012ba4:	4631      	mov	r1, r6
 8012ba6:	4628      	mov	r0, r5
 8012ba8:	47b8      	blx	r7
 8012baa:	3001      	adds	r0, #1
 8012bac:	f43f af0d 	beq.w	80129ca <_printf_float+0xb6>
 8012bb0:	f04f 0a00 	mov.w	sl, #0
 8012bb4:	f104 0b1a 	add.w	fp, r4, #26
 8012bb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012bba:	425b      	negs	r3, r3
 8012bbc:	4553      	cmp	r3, sl
 8012bbe:	dc01      	bgt.n	8012bc4 <_printf_float+0x2b0>
 8012bc0:	464b      	mov	r3, r9
 8012bc2:	e793      	b.n	8012aec <_printf_float+0x1d8>
 8012bc4:	2301      	movs	r3, #1
 8012bc6:	465a      	mov	r2, fp
 8012bc8:	4631      	mov	r1, r6
 8012bca:	4628      	mov	r0, r5
 8012bcc:	47b8      	blx	r7
 8012bce:	3001      	adds	r0, #1
 8012bd0:	f43f aefb 	beq.w	80129ca <_printf_float+0xb6>
 8012bd4:	f10a 0a01 	add.w	sl, sl, #1
 8012bd8:	e7ee      	b.n	8012bb8 <_printf_float+0x2a4>
 8012bda:	bf00      	nop
 8012bdc:	7fefffff 	.word	0x7fefffff
 8012be0:	0805d570 	.word	0x0805d570
 8012be4:	0805d574 	.word	0x0805d574
 8012be8:	0805d578 	.word	0x0805d578
 8012bec:	0805d57c 	.word	0x0805d57c
 8012bf0:	0805d9a0 	.word	0x0805d9a0
 8012bf4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012bf6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012bfa:	4553      	cmp	r3, sl
 8012bfc:	bfa8      	it	ge
 8012bfe:	4653      	movge	r3, sl
 8012c00:	2b00      	cmp	r3, #0
 8012c02:	4699      	mov	r9, r3
 8012c04:	dc36      	bgt.n	8012c74 <_printf_float+0x360>
 8012c06:	f04f 0b00 	mov.w	fp, #0
 8012c0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012c0e:	f104 021a 	add.w	r2, r4, #26
 8012c12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012c14:	9306      	str	r3, [sp, #24]
 8012c16:	eba3 0309 	sub.w	r3, r3, r9
 8012c1a:	455b      	cmp	r3, fp
 8012c1c:	dc31      	bgt.n	8012c82 <_printf_float+0x36e>
 8012c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c20:	459a      	cmp	sl, r3
 8012c22:	dc3a      	bgt.n	8012c9a <_printf_float+0x386>
 8012c24:	6823      	ldr	r3, [r4, #0]
 8012c26:	07da      	lsls	r2, r3, #31
 8012c28:	d437      	bmi.n	8012c9a <_printf_float+0x386>
 8012c2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c2c:	ebaa 0903 	sub.w	r9, sl, r3
 8012c30:	9b06      	ldr	r3, [sp, #24]
 8012c32:	ebaa 0303 	sub.w	r3, sl, r3
 8012c36:	4599      	cmp	r9, r3
 8012c38:	bfa8      	it	ge
 8012c3a:	4699      	movge	r9, r3
 8012c3c:	f1b9 0f00 	cmp.w	r9, #0
 8012c40:	dc33      	bgt.n	8012caa <_printf_float+0x396>
 8012c42:	f04f 0800 	mov.w	r8, #0
 8012c46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012c4a:	f104 0b1a 	add.w	fp, r4, #26
 8012c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c50:	ebaa 0303 	sub.w	r3, sl, r3
 8012c54:	eba3 0309 	sub.w	r3, r3, r9
 8012c58:	4543      	cmp	r3, r8
 8012c5a:	f77f af79 	ble.w	8012b50 <_printf_float+0x23c>
 8012c5e:	2301      	movs	r3, #1
 8012c60:	465a      	mov	r2, fp
 8012c62:	4631      	mov	r1, r6
 8012c64:	4628      	mov	r0, r5
 8012c66:	47b8      	blx	r7
 8012c68:	3001      	adds	r0, #1
 8012c6a:	f43f aeae 	beq.w	80129ca <_printf_float+0xb6>
 8012c6e:	f108 0801 	add.w	r8, r8, #1
 8012c72:	e7ec      	b.n	8012c4e <_printf_float+0x33a>
 8012c74:	4642      	mov	r2, r8
 8012c76:	4631      	mov	r1, r6
 8012c78:	4628      	mov	r0, r5
 8012c7a:	47b8      	blx	r7
 8012c7c:	3001      	adds	r0, #1
 8012c7e:	d1c2      	bne.n	8012c06 <_printf_float+0x2f2>
 8012c80:	e6a3      	b.n	80129ca <_printf_float+0xb6>
 8012c82:	2301      	movs	r3, #1
 8012c84:	4631      	mov	r1, r6
 8012c86:	4628      	mov	r0, r5
 8012c88:	9206      	str	r2, [sp, #24]
 8012c8a:	47b8      	blx	r7
 8012c8c:	3001      	adds	r0, #1
 8012c8e:	f43f ae9c 	beq.w	80129ca <_printf_float+0xb6>
 8012c92:	9a06      	ldr	r2, [sp, #24]
 8012c94:	f10b 0b01 	add.w	fp, fp, #1
 8012c98:	e7bb      	b.n	8012c12 <_printf_float+0x2fe>
 8012c9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c9e:	4631      	mov	r1, r6
 8012ca0:	4628      	mov	r0, r5
 8012ca2:	47b8      	blx	r7
 8012ca4:	3001      	adds	r0, #1
 8012ca6:	d1c0      	bne.n	8012c2a <_printf_float+0x316>
 8012ca8:	e68f      	b.n	80129ca <_printf_float+0xb6>
 8012caa:	9a06      	ldr	r2, [sp, #24]
 8012cac:	464b      	mov	r3, r9
 8012cae:	4442      	add	r2, r8
 8012cb0:	4631      	mov	r1, r6
 8012cb2:	4628      	mov	r0, r5
 8012cb4:	47b8      	blx	r7
 8012cb6:	3001      	adds	r0, #1
 8012cb8:	d1c3      	bne.n	8012c42 <_printf_float+0x32e>
 8012cba:	e686      	b.n	80129ca <_printf_float+0xb6>
 8012cbc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012cc0:	f1ba 0f01 	cmp.w	sl, #1
 8012cc4:	dc01      	bgt.n	8012cca <_printf_float+0x3b6>
 8012cc6:	07db      	lsls	r3, r3, #31
 8012cc8:	d536      	bpl.n	8012d38 <_printf_float+0x424>
 8012cca:	2301      	movs	r3, #1
 8012ccc:	4642      	mov	r2, r8
 8012cce:	4631      	mov	r1, r6
 8012cd0:	4628      	mov	r0, r5
 8012cd2:	47b8      	blx	r7
 8012cd4:	3001      	adds	r0, #1
 8012cd6:	f43f ae78 	beq.w	80129ca <_printf_float+0xb6>
 8012cda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012cde:	4631      	mov	r1, r6
 8012ce0:	4628      	mov	r0, r5
 8012ce2:	47b8      	blx	r7
 8012ce4:	3001      	adds	r0, #1
 8012ce6:	f43f ae70 	beq.w	80129ca <_printf_float+0xb6>
 8012cea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012cee:	2200      	movs	r2, #0
 8012cf0:	2300      	movs	r3, #0
 8012cf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012cf6:	f7ed ff17 	bl	8000b28 <__aeabi_dcmpeq>
 8012cfa:	b9c0      	cbnz	r0, 8012d2e <_printf_float+0x41a>
 8012cfc:	4653      	mov	r3, sl
 8012cfe:	f108 0201 	add.w	r2, r8, #1
 8012d02:	4631      	mov	r1, r6
 8012d04:	4628      	mov	r0, r5
 8012d06:	47b8      	blx	r7
 8012d08:	3001      	adds	r0, #1
 8012d0a:	d10c      	bne.n	8012d26 <_printf_float+0x412>
 8012d0c:	e65d      	b.n	80129ca <_printf_float+0xb6>
 8012d0e:	2301      	movs	r3, #1
 8012d10:	465a      	mov	r2, fp
 8012d12:	4631      	mov	r1, r6
 8012d14:	4628      	mov	r0, r5
 8012d16:	47b8      	blx	r7
 8012d18:	3001      	adds	r0, #1
 8012d1a:	f43f ae56 	beq.w	80129ca <_printf_float+0xb6>
 8012d1e:	f108 0801 	add.w	r8, r8, #1
 8012d22:	45d0      	cmp	r8, sl
 8012d24:	dbf3      	blt.n	8012d0e <_printf_float+0x3fa>
 8012d26:	464b      	mov	r3, r9
 8012d28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012d2c:	e6df      	b.n	8012aee <_printf_float+0x1da>
 8012d2e:	f04f 0800 	mov.w	r8, #0
 8012d32:	f104 0b1a 	add.w	fp, r4, #26
 8012d36:	e7f4      	b.n	8012d22 <_printf_float+0x40e>
 8012d38:	2301      	movs	r3, #1
 8012d3a:	4642      	mov	r2, r8
 8012d3c:	e7e1      	b.n	8012d02 <_printf_float+0x3ee>
 8012d3e:	2301      	movs	r3, #1
 8012d40:	464a      	mov	r2, r9
 8012d42:	4631      	mov	r1, r6
 8012d44:	4628      	mov	r0, r5
 8012d46:	47b8      	blx	r7
 8012d48:	3001      	adds	r0, #1
 8012d4a:	f43f ae3e 	beq.w	80129ca <_printf_float+0xb6>
 8012d4e:	f108 0801 	add.w	r8, r8, #1
 8012d52:	68e3      	ldr	r3, [r4, #12]
 8012d54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012d56:	1a5b      	subs	r3, r3, r1
 8012d58:	4543      	cmp	r3, r8
 8012d5a:	dcf0      	bgt.n	8012d3e <_printf_float+0x42a>
 8012d5c:	e6fc      	b.n	8012b58 <_printf_float+0x244>
 8012d5e:	f04f 0800 	mov.w	r8, #0
 8012d62:	f104 0919 	add.w	r9, r4, #25
 8012d66:	e7f4      	b.n	8012d52 <_printf_float+0x43e>

08012d68 <_printf_common>:
 8012d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012d6c:	4616      	mov	r6, r2
 8012d6e:	4698      	mov	r8, r3
 8012d70:	688a      	ldr	r2, [r1, #8]
 8012d72:	690b      	ldr	r3, [r1, #16]
 8012d74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012d78:	4293      	cmp	r3, r2
 8012d7a:	bfb8      	it	lt
 8012d7c:	4613      	movlt	r3, r2
 8012d7e:	6033      	str	r3, [r6, #0]
 8012d80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012d84:	4607      	mov	r7, r0
 8012d86:	460c      	mov	r4, r1
 8012d88:	b10a      	cbz	r2, 8012d8e <_printf_common+0x26>
 8012d8a:	3301      	adds	r3, #1
 8012d8c:	6033      	str	r3, [r6, #0]
 8012d8e:	6823      	ldr	r3, [r4, #0]
 8012d90:	0699      	lsls	r1, r3, #26
 8012d92:	bf42      	ittt	mi
 8012d94:	6833      	ldrmi	r3, [r6, #0]
 8012d96:	3302      	addmi	r3, #2
 8012d98:	6033      	strmi	r3, [r6, #0]
 8012d9a:	6825      	ldr	r5, [r4, #0]
 8012d9c:	f015 0506 	ands.w	r5, r5, #6
 8012da0:	d106      	bne.n	8012db0 <_printf_common+0x48>
 8012da2:	f104 0a19 	add.w	sl, r4, #25
 8012da6:	68e3      	ldr	r3, [r4, #12]
 8012da8:	6832      	ldr	r2, [r6, #0]
 8012daa:	1a9b      	subs	r3, r3, r2
 8012dac:	42ab      	cmp	r3, r5
 8012dae:	dc26      	bgt.n	8012dfe <_printf_common+0x96>
 8012db0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012db4:	6822      	ldr	r2, [r4, #0]
 8012db6:	3b00      	subs	r3, #0
 8012db8:	bf18      	it	ne
 8012dba:	2301      	movne	r3, #1
 8012dbc:	0692      	lsls	r2, r2, #26
 8012dbe:	d42b      	bmi.n	8012e18 <_printf_common+0xb0>
 8012dc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012dc4:	4641      	mov	r1, r8
 8012dc6:	4638      	mov	r0, r7
 8012dc8:	47c8      	blx	r9
 8012dca:	3001      	adds	r0, #1
 8012dcc:	d01e      	beq.n	8012e0c <_printf_common+0xa4>
 8012dce:	6823      	ldr	r3, [r4, #0]
 8012dd0:	6922      	ldr	r2, [r4, #16]
 8012dd2:	f003 0306 	and.w	r3, r3, #6
 8012dd6:	2b04      	cmp	r3, #4
 8012dd8:	bf02      	ittt	eq
 8012dda:	68e5      	ldreq	r5, [r4, #12]
 8012ddc:	6833      	ldreq	r3, [r6, #0]
 8012dde:	1aed      	subeq	r5, r5, r3
 8012de0:	68a3      	ldr	r3, [r4, #8]
 8012de2:	bf0c      	ite	eq
 8012de4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012de8:	2500      	movne	r5, #0
 8012dea:	4293      	cmp	r3, r2
 8012dec:	bfc4      	itt	gt
 8012dee:	1a9b      	subgt	r3, r3, r2
 8012df0:	18ed      	addgt	r5, r5, r3
 8012df2:	2600      	movs	r6, #0
 8012df4:	341a      	adds	r4, #26
 8012df6:	42b5      	cmp	r5, r6
 8012df8:	d11a      	bne.n	8012e30 <_printf_common+0xc8>
 8012dfa:	2000      	movs	r0, #0
 8012dfc:	e008      	b.n	8012e10 <_printf_common+0xa8>
 8012dfe:	2301      	movs	r3, #1
 8012e00:	4652      	mov	r2, sl
 8012e02:	4641      	mov	r1, r8
 8012e04:	4638      	mov	r0, r7
 8012e06:	47c8      	blx	r9
 8012e08:	3001      	adds	r0, #1
 8012e0a:	d103      	bne.n	8012e14 <_printf_common+0xac>
 8012e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8012e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e14:	3501      	adds	r5, #1
 8012e16:	e7c6      	b.n	8012da6 <_printf_common+0x3e>
 8012e18:	18e1      	adds	r1, r4, r3
 8012e1a:	1c5a      	adds	r2, r3, #1
 8012e1c:	2030      	movs	r0, #48	@ 0x30
 8012e1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012e22:	4422      	add	r2, r4
 8012e24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012e28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012e2c:	3302      	adds	r3, #2
 8012e2e:	e7c7      	b.n	8012dc0 <_printf_common+0x58>
 8012e30:	2301      	movs	r3, #1
 8012e32:	4622      	mov	r2, r4
 8012e34:	4641      	mov	r1, r8
 8012e36:	4638      	mov	r0, r7
 8012e38:	47c8      	blx	r9
 8012e3a:	3001      	adds	r0, #1
 8012e3c:	d0e6      	beq.n	8012e0c <_printf_common+0xa4>
 8012e3e:	3601      	adds	r6, #1
 8012e40:	e7d9      	b.n	8012df6 <_printf_common+0x8e>
	...

08012e44 <_printf_i>:
 8012e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012e48:	7e0f      	ldrb	r7, [r1, #24]
 8012e4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012e4c:	2f78      	cmp	r7, #120	@ 0x78
 8012e4e:	4691      	mov	r9, r2
 8012e50:	4680      	mov	r8, r0
 8012e52:	460c      	mov	r4, r1
 8012e54:	469a      	mov	sl, r3
 8012e56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012e5a:	d807      	bhi.n	8012e6c <_printf_i+0x28>
 8012e5c:	2f62      	cmp	r7, #98	@ 0x62
 8012e5e:	d80a      	bhi.n	8012e76 <_printf_i+0x32>
 8012e60:	2f00      	cmp	r7, #0
 8012e62:	f000 80d2 	beq.w	801300a <_printf_i+0x1c6>
 8012e66:	2f58      	cmp	r7, #88	@ 0x58
 8012e68:	f000 80b9 	beq.w	8012fde <_printf_i+0x19a>
 8012e6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012e70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012e74:	e03a      	b.n	8012eec <_printf_i+0xa8>
 8012e76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012e7a:	2b15      	cmp	r3, #21
 8012e7c:	d8f6      	bhi.n	8012e6c <_printf_i+0x28>
 8012e7e:	a101      	add	r1, pc, #4	@ (adr r1, 8012e84 <_printf_i+0x40>)
 8012e80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012e84:	08012edd 	.word	0x08012edd
 8012e88:	08012ef1 	.word	0x08012ef1
 8012e8c:	08012e6d 	.word	0x08012e6d
 8012e90:	08012e6d 	.word	0x08012e6d
 8012e94:	08012e6d 	.word	0x08012e6d
 8012e98:	08012e6d 	.word	0x08012e6d
 8012e9c:	08012ef1 	.word	0x08012ef1
 8012ea0:	08012e6d 	.word	0x08012e6d
 8012ea4:	08012e6d 	.word	0x08012e6d
 8012ea8:	08012e6d 	.word	0x08012e6d
 8012eac:	08012e6d 	.word	0x08012e6d
 8012eb0:	08012ff1 	.word	0x08012ff1
 8012eb4:	08012f1b 	.word	0x08012f1b
 8012eb8:	08012fab 	.word	0x08012fab
 8012ebc:	08012e6d 	.word	0x08012e6d
 8012ec0:	08012e6d 	.word	0x08012e6d
 8012ec4:	08013013 	.word	0x08013013
 8012ec8:	08012e6d 	.word	0x08012e6d
 8012ecc:	08012f1b 	.word	0x08012f1b
 8012ed0:	08012e6d 	.word	0x08012e6d
 8012ed4:	08012e6d 	.word	0x08012e6d
 8012ed8:	08012fb3 	.word	0x08012fb3
 8012edc:	6833      	ldr	r3, [r6, #0]
 8012ede:	1d1a      	adds	r2, r3, #4
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	6032      	str	r2, [r6, #0]
 8012ee4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012ee8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012eec:	2301      	movs	r3, #1
 8012eee:	e09d      	b.n	801302c <_printf_i+0x1e8>
 8012ef0:	6833      	ldr	r3, [r6, #0]
 8012ef2:	6820      	ldr	r0, [r4, #0]
 8012ef4:	1d19      	adds	r1, r3, #4
 8012ef6:	6031      	str	r1, [r6, #0]
 8012ef8:	0606      	lsls	r6, r0, #24
 8012efa:	d501      	bpl.n	8012f00 <_printf_i+0xbc>
 8012efc:	681d      	ldr	r5, [r3, #0]
 8012efe:	e003      	b.n	8012f08 <_printf_i+0xc4>
 8012f00:	0645      	lsls	r5, r0, #25
 8012f02:	d5fb      	bpl.n	8012efc <_printf_i+0xb8>
 8012f04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012f08:	2d00      	cmp	r5, #0
 8012f0a:	da03      	bge.n	8012f14 <_printf_i+0xd0>
 8012f0c:	232d      	movs	r3, #45	@ 0x2d
 8012f0e:	426d      	negs	r5, r5
 8012f10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012f14:	4859      	ldr	r0, [pc, #356]	@ (801307c <_printf_i+0x238>)
 8012f16:	230a      	movs	r3, #10
 8012f18:	e011      	b.n	8012f3e <_printf_i+0xfa>
 8012f1a:	6821      	ldr	r1, [r4, #0]
 8012f1c:	6833      	ldr	r3, [r6, #0]
 8012f1e:	0608      	lsls	r0, r1, #24
 8012f20:	f853 5b04 	ldr.w	r5, [r3], #4
 8012f24:	d402      	bmi.n	8012f2c <_printf_i+0xe8>
 8012f26:	0649      	lsls	r1, r1, #25
 8012f28:	bf48      	it	mi
 8012f2a:	b2ad      	uxthmi	r5, r5
 8012f2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8012f2e:	4853      	ldr	r0, [pc, #332]	@ (801307c <_printf_i+0x238>)
 8012f30:	6033      	str	r3, [r6, #0]
 8012f32:	bf14      	ite	ne
 8012f34:	230a      	movne	r3, #10
 8012f36:	2308      	moveq	r3, #8
 8012f38:	2100      	movs	r1, #0
 8012f3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012f3e:	6866      	ldr	r6, [r4, #4]
 8012f40:	60a6      	str	r6, [r4, #8]
 8012f42:	2e00      	cmp	r6, #0
 8012f44:	bfa2      	ittt	ge
 8012f46:	6821      	ldrge	r1, [r4, #0]
 8012f48:	f021 0104 	bicge.w	r1, r1, #4
 8012f4c:	6021      	strge	r1, [r4, #0]
 8012f4e:	b90d      	cbnz	r5, 8012f54 <_printf_i+0x110>
 8012f50:	2e00      	cmp	r6, #0
 8012f52:	d04b      	beq.n	8012fec <_printf_i+0x1a8>
 8012f54:	4616      	mov	r6, r2
 8012f56:	fbb5 f1f3 	udiv	r1, r5, r3
 8012f5a:	fb03 5711 	mls	r7, r3, r1, r5
 8012f5e:	5dc7      	ldrb	r7, [r0, r7]
 8012f60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012f64:	462f      	mov	r7, r5
 8012f66:	42bb      	cmp	r3, r7
 8012f68:	460d      	mov	r5, r1
 8012f6a:	d9f4      	bls.n	8012f56 <_printf_i+0x112>
 8012f6c:	2b08      	cmp	r3, #8
 8012f6e:	d10b      	bne.n	8012f88 <_printf_i+0x144>
 8012f70:	6823      	ldr	r3, [r4, #0]
 8012f72:	07df      	lsls	r7, r3, #31
 8012f74:	d508      	bpl.n	8012f88 <_printf_i+0x144>
 8012f76:	6923      	ldr	r3, [r4, #16]
 8012f78:	6861      	ldr	r1, [r4, #4]
 8012f7a:	4299      	cmp	r1, r3
 8012f7c:	bfde      	ittt	le
 8012f7e:	2330      	movle	r3, #48	@ 0x30
 8012f80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012f84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012f88:	1b92      	subs	r2, r2, r6
 8012f8a:	6122      	str	r2, [r4, #16]
 8012f8c:	f8cd a000 	str.w	sl, [sp]
 8012f90:	464b      	mov	r3, r9
 8012f92:	aa03      	add	r2, sp, #12
 8012f94:	4621      	mov	r1, r4
 8012f96:	4640      	mov	r0, r8
 8012f98:	f7ff fee6 	bl	8012d68 <_printf_common>
 8012f9c:	3001      	adds	r0, #1
 8012f9e:	d14a      	bne.n	8013036 <_printf_i+0x1f2>
 8012fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8012fa4:	b004      	add	sp, #16
 8012fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012faa:	6823      	ldr	r3, [r4, #0]
 8012fac:	f043 0320 	orr.w	r3, r3, #32
 8012fb0:	6023      	str	r3, [r4, #0]
 8012fb2:	4833      	ldr	r0, [pc, #204]	@ (8013080 <_printf_i+0x23c>)
 8012fb4:	2778      	movs	r7, #120	@ 0x78
 8012fb6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012fba:	6823      	ldr	r3, [r4, #0]
 8012fbc:	6831      	ldr	r1, [r6, #0]
 8012fbe:	061f      	lsls	r7, r3, #24
 8012fc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8012fc4:	d402      	bmi.n	8012fcc <_printf_i+0x188>
 8012fc6:	065f      	lsls	r7, r3, #25
 8012fc8:	bf48      	it	mi
 8012fca:	b2ad      	uxthmi	r5, r5
 8012fcc:	6031      	str	r1, [r6, #0]
 8012fce:	07d9      	lsls	r1, r3, #31
 8012fd0:	bf44      	itt	mi
 8012fd2:	f043 0320 	orrmi.w	r3, r3, #32
 8012fd6:	6023      	strmi	r3, [r4, #0]
 8012fd8:	b11d      	cbz	r5, 8012fe2 <_printf_i+0x19e>
 8012fda:	2310      	movs	r3, #16
 8012fdc:	e7ac      	b.n	8012f38 <_printf_i+0xf4>
 8012fde:	4827      	ldr	r0, [pc, #156]	@ (801307c <_printf_i+0x238>)
 8012fe0:	e7e9      	b.n	8012fb6 <_printf_i+0x172>
 8012fe2:	6823      	ldr	r3, [r4, #0]
 8012fe4:	f023 0320 	bic.w	r3, r3, #32
 8012fe8:	6023      	str	r3, [r4, #0]
 8012fea:	e7f6      	b.n	8012fda <_printf_i+0x196>
 8012fec:	4616      	mov	r6, r2
 8012fee:	e7bd      	b.n	8012f6c <_printf_i+0x128>
 8012ff0:	6833      	ldr	r3, [r6, #0]
 8012ff2:	6825      	ldr	r5, [r4, #0]
 8012ff4:	6961      	ldr	r1, [r4, #20]
 8012ff6:	1d18      	adds	r0, r3, #4
 8012ff8:	6030      	str	r0, [r6, #0]
 8012ffa:	062e      	lsls	r6, r5, #24
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	d501      	bpl.n	8013004 <_printf_i+0x1c0>
 8013000:	6019      	str	r1, [r3, #0]
 8013002:	e002      	b.n	801300a <_printf_i+0x1c6>
 8013004:	0668      	lsls	r0, r5, #25
 8013006:	d5fb      	bpl.n	8013000 <_printf_i+0x1bc>
 8013008:	8019      	strh	r1, [r3, #0]
 801300a:	2300      	movs	r3, #0
 801300c:	6123      	str	r3, [r4, #16]
 801300e:	4616      	mov	r6, r2
 8013010:	e7bc      	b.n	8012f8c <_printf_i+0x148>
 8013012:	6833      	ldr	r3, [r6, #0]
 8013014:	1d1a      	adds	r2, r3, #4
 8013016:	6032      	str	r2, [r6, #0]
 8013018:	681e      	ldr	r6, [r3, #0]
 801301a:	6862      	ldr	r2, [r4, #4]
 801301c:	2100      	movs	r1, #0
 801301e:	4630      	mov	r0, r6
 8013020:	f7ed f906 	bl	8000230 <memchr>
 8013024:	b108      	cbz	r0, 801302a <_printf_i+0x1e6>
 8013026:	1b80      	subs	r0, r0, r6
 8013028:	6060      	str	r0, [r4, #4]
 801302a:	6863      	ldr	r3, [r4, #4]
 801302c:	6123      	str	r3, [r4, #16]
 801302e:	2300      	movs	r3, #0
 8013030:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013034:	e7aa      	b.n	8012f8c <_printf_i+0x148>
 8013036:	6923      	ldr	r3, [r4, #16]
 8013038:	4632      	mov	r2, r6
 801303a:	4649      	mov	r1, r9
 801303c:	4640      	mov	r0, r8
 801303e:	47d0      	blx	sl
 8013040:	3001      	adds	r0, #1
 8013042:	d0ad      	beq.n	8012fa0 <_printf_i+0x15c>
 8013044:	6823      	ldr	r3, [r4, #0]
 8013046:	079b      	lsls	r3, r3, #30
 8013048:	d413      	bmi.n	8013072 <_printf_i+0x22e>
 801304a:	68e0      	ldr	r0, [r4, #12]
 801304c:	9b03      	ldr	r3, [sp, #12]
 801304e:	4298      	cmp	r0, r3
 8013050:	bfb8      	it	lt
 8013052:	4618      	movlt	r0, r3
 8013054:	e7a6      	b.n	8012fa4 <_printf_i+0x160>
 8013056:	2301      	movs	r3, #1
 8013058:	4632      	mov	r2, r6
 801305a:	4649      	mov	r1, r9
 801305c:	4640      	mov	r0, r8
 801305e:	47d0      	blx	sl
 8013060:	3001      	adds	r0, #1
 8013062:	d09d      	beq.n	8012fa0 <_printf_i+0x15c>
 8013064:	3501      	adds	r5, #1
 8013066:	68e3      	ldr	r3, [r4, #12]
 8013068:	9903      	ldr	r1, [sp, #12]
 801306a:	1a5b      	subs	r3, r3, r1
 801306c:	42ab      	cmp	r3, r5
 801306e:	dcf2      	bgt.n	8013056 <_printf_i+0x212>
 8013070:	e7eb      	b.n	801304a <_printf_i+0x206>
 8013072:	2500      	movs	r5, #0
 8013074:	f104 0619 	add.w	r6, r4, #25
 8013078:	e7f5      	b.n	8013066 <_printf_i+0x222>
 801307a:	bf00      	nop
 801307c:	0805d580 	.word	0x0805d580
 8013080:	0805d591 	.word	0x0805d591

08013084 <_scanf_float>:
 8013084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013088:	b087      	sub	sp, #28
 801308a:	4617      	mov	r7, r2
 801308c:	9303      	str	r3, [sp, #12]
 801308e:	688b      	ldr	r3, [r1, #8]
 8013090:	1e5a      	subs	r2, r3, #1
 8013092:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013096:	bf81      	itttt	hi
 8013098:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801309c:	eb03 0b05 	addhi.w	fp, r3, r5
 80130a0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80130a4:	608b      	strhi	r3, [r1, #8]
 80130a6:	680b      	ldr	r3, [r1, #0]
 80130a8:	460a      	mov	r2, r1
 80130aa:	f04f 0500 	mov.w	r5, #0
 80130ae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80130b2:	f842 3b1c 	str.w	r3, [r2], #28
 80130b6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80130ba:	4680      	mov	r8, r0
 80130bc:	460c      	mov	r4, r1
 80130be:	bf98      	it	ls
 80130c0:	f04f 0b00 	movls.w	fp, #0
 80130c4:	9201      	str	r2, [sp, #4]
 80130c6:	4616      	mov	r6, r2
 80130c8:	46aa      	mov	sl, r5
 80130ca:	46a9      	mov	r9, r5
 80130cc:	9502      	str	r5, [sp, #8]
 80130ce:	68a2      	ldr	r2, [r4, #8]
 80130d0:	b152      	cbz	r2, 80130e8 <_scanf_float+0x64>
 80130d2:	683b      	ldr	r3, [r7, #0]
 80130d4:	781b      	ldrb	r3, [r3, #0]
 80130d6:	2b4e      	cmp	r3, #78	@ 0x4e
 80130d8:	d864      	bhi.n	80131a4 <_scanf_float+0x120>
 80130da:	2b40      	cmp	r3, #64	@ 0x40
 80130dc:	d83c      	bhi.n	8013158 <_scanf_float+0xd4>
 80130de:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80130e2:	b2c8      	uxtb	r0, r1
 80130e4:	280e      	cmp	r0, #14
 80130e6:	d93a      	bls.n	801315e <_scanf_float+0xda>
 80130e8:	f1b9 0f00 	cmp.w	r9, #0
 80130ec:	d003      	beq.n	80130f6 <_scanf_float+0x72>
 80130ee:	6823      	ldr	r3, [r4, #0]
 80130f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80130f4:	6023      	str	r3, [r4, #0]
 80130f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80130fa:	f1ba 0f01 	cmp.w	sl, #1
 80130fe:	f200 8117 	bhi.w	8013330 <_scanf_float+0x2ac>
 8013102:	9b01      	ldr	r3, [sp, #4]
 8013104:	429e      	cmp	r6, r3
 8013106:	f200 8108 	bhi.w	801331a <_scanf_float+0x296>
 801310a:	2001      	movs	r0, #1
 801310c:	b007      	add	sp, #28
 801310e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013112:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8013116:	2a0d      	cmp	r2, #13
 8013118:	d8e6      	bhi.n	80130e8 <_scanf_float+0x64>
 801311a:	a101      	add	r1, pc, #4	@ (adr r1, 8013120 <_scanf_float+0x9c>)
 801311c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8013120:	08013267 	.word	0x08013267
 8013124:	080130e9 	.word	0x080130e9
 8013128:	080130e9 	.word	0x080130e9
 801312c:	080130e9 	.word	0x080130e9
 8013130:	080132c7 	.word	0x080132c7
 8013134:	0801329f 	.word	0x0801329f
 8013138:	080130e9 	.word	0x080130e9
 801313c:	080130e9 	.word	0x080130e9
 8013140:	08013275 	.word	0x08013275
 8013144:	080130e9 	.word	0x080130e9
 8013148:	080130e9 	.word	0x080130e9
 801314c:	080130e9 	.word	0x080130e9
 8013150:	080130e9 	.word	0x080130e9
 8013154:	0801322d 	.word	0x0801322d
 8013158:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801315c:	e7db      	b.n	8013116 <_scanf_float+0x92>
 801315e:	290e      	cmp	r1, #14
 8013160:	d8c2      	bhi.n	80130e8 <_scanf_float+0x64>
 8013162:	a001      	add	r0, pc, #4	@ (adr r0, 8013168 <_scanf_float+0xe4>)
 8013164:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013168:	0801321d 	.word	0x0801321d
 801316c:	080130e9 	.word	0x080130e9
 8013170:	0801321d 	.word	0x0801321d
 8013174:	080132b3 	.word	0x080132b3
 8013178:	080130e9 	.word	0x080130e9
 801317c:	080131c5 	.word	0x080131c5
 8013180:	08013203 	.word	0x08013203
 8013184:	08013203 	.word	0x08013203
 8013188:	08013203 	.word	0x08013203
 801318c:	08013203 	.word	0x08013203
 8013190:	08013203 	.word	0x08013203
 8013194:	08013203 	.word	0x08013203
 8013198:	08013203 	.word	0x08013203
 801319c:	08013203 	.word	0x08013203
 80131a0:	08013203 	.word	0x08013203
 80131a4:	2b6e      	cmp	r3, #110	@ 0x6e
 80131a6:	d809      	bhi.n	80131bc <_scanf_float+0x138>
 80131a8:	2b60      	cmp	r3, #96	@ 0x60
 80131aa:	d8b2      	bhi.n	8013112 <_scanf_float+0x8e>
 80131ac:	2b54      	cmp	r3, #84	@ 0x54
 80131ae:	d07b      	beq.n	80132a8 <_scanf_float+0x224>
 80131b0:	2b59      	cmp	r3, #89	@ 0x59
 80131b2:	d199      	bne.n	80130e8 <_scanf_float+0x64>
 80131b4:	2d07      	cmp	r5, #7
 80131b6:	d197      	bne.n	80130e8 <_scanf_float+0x64>
 80131b8:	2508      	movs	r5, #8
 80131ba:	e02c      	b.n	8013216 <_scanf_float+0x192>
 80131bc:	2b74      	cmp	r3, #116	@ 0x74
 80131be:	d073      	beq.n	80132a8 <_scanf_float+0x224>
 80131c0:	2b79      	cmp	r3, #121	@ 0x79
 80131c2:	e7f6      	b.n	80131b2 <_scanf_float+0x12e>
 80131c4:	6821      	ldr	r1, [r4, #0]
 80131c6:	05c8      	lsls	r0, r1, #23
 80131c8:	d51b      	bpl.n	8013202 <_scanf_float+0x17e>
 80131ca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80131ce:	6021      	str	r1, [r4, #0]
 80131d0:	f109 0901 	add.w	r9, r9, #1
 80131d4:	f1bb 0f00 	cmp.w	fp, #0
 80131d8:	d003      	beq.n	80131e2 <_scanf_float+0x15e>
 80131da:	3201      	adds	r2, #1
 80131dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80131e0:	60a2      	str	r2, [r4, #8]
 80131e2:	68a3      	ldr	r3, [r4, #8]
 80131e4:	3b01      	subs	r3, #1
 80131e6:	60a3      	str	r3, [r4, #8]
 80131e8:	6923      	ldr	r3, [r4, #16]
 80131ea:	3301      	adds	r3, #1
 80131ec:	6123      	str	r3, [r4, #16]
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	3b01      	subs	r3, #1
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	607b      	str	r3, [r7, #4]
 80131f6:	f340 8087 	ble.w	8013308 <_scanf_float+0x284>
 80131fa:	683b      	ldr	r3, [r7, #0]
 80131fc:	3301      	adds	r3, #1
 80131fe:	603b      	str	r3, [r7, #0]
 8013200:	e765      	b.n	80130ce <_scanf_float+0x4a>
 8013202:	eb1a 0105 	adds.w	r1, sl, r5
 8013206:	f47f af6f 	bne.w	80130e8 <_scanf_float+0x64>
 801320a:	6822      	ldr	r2, [r4, #0]
 801320c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8013210:	6022      	str	r2, [r4, #0]
 8013212:	460d      	mov	r5, r1
 8013214:	468a      	mov	sl, r1
 8013216:	f806 3b01 	strb.w	r3, [r6], #1
 801321a:	e7e2      	b.n	80131e2 <_scanf_float+0x15e>
 801321c:	6822      	ldr	r2, [r4, #0]
 801321e:	0610      	lsls	r0, r2, #24
 8013220:	f57f af62 	bpl.w	80130e8 <_scanf_float+0x64>
 8013224:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8013228:	6022      	str	r2, [r4, #0]
 801322a:	e7f4      	b.n	8013216 <_scanf_float+0x192>
 801322c:	f1ba 0f00 	cmp.w	sl, #0
 8013230:	d10e      	bne.n	8013250 <_scanf_float+0x1cc>
 8013232:	f1b9 0f00 	cmp.w	r9, #0
 8013236:	d10e      	bne.n	8013256 <_scanf_float+0x1d2>
 8013238:	6822      	ldr	r2, [r4, #0]
 801323a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801323e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8013242:	d108      	bne.n	8013256 <_scanf_float+0x1d2>
 8013244:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8013248:	6022      	str	r2, [r4, #0]
 801324a:	f04f 0a01 	mov.w	sl, #1
 801324e:	e7e2      	b.n	8013216 <_scanf_float+0x192>
 8013250:	f1ba 0f02 	cmp.w	sl, #2
 8013254:	d055      	beq.n	8013302 <_scanf_float+0x27e>
 8013256:	2d01      	cmp	r5, #1
 8013258:	d002      	beq.n	8013260 <_scanf_float+0x1dc>
 801325a:	2d04      	cmp	r5, #4
 801325c:	f47f af44 	bne.w	80130e8 <_scanf_float+0x64>
 8013260:	3501      	adds	r5, #1
 8013262:	b2ed      	uxtb	r5, r5
 8013264:	e7d7      	b.n	8013216 <_scanf_float+0x192>
 8013266:	f1ba 0f01 	cmp.w	sl, #1
 801326a:	f47f af3d 	bne.w	80130e8 <_scanf_float+0x64>
 801326e:	f04f 0a02 	mov.w	sl, #2
 8013272:	e7d0      	b.n	8013216 <_scanf_float+0x192>
 8013274:	b97d      	cbnz	r5, 8013296 <_scanf_float+0x212>
 8013276:	f1b9 0f00 	cmp.w	r9, #0
 801327a:	f47f af38 	bne.w	80130ee <_scanf_float+0x6a>
 801327e:	6822      	ldr	r2, [r4, #0]
 8013280:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8013284:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8013288:	f040 8108 	bne.w	801349c <_scanf_float+0x418>
 801328c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8013290:	6022      	str	r2, [r4, #0]
 8013292:	2501      	movs	r5, #1
 8013294:	e7bf      	b.n	8013216 <_scanf_float+0x192>
 8013296:	2d03      	cmp	r5, #3
 8013298:	d0e2      	beq.n	8013260 <_scanf_float+0x1dc>
 801329a:	2d05      	cmp	r5, #5
 801329c:	e7de      	b.n	801325c <_scanf_float+0x1d8>
 801329e:	2d02      	cmp	r5, #2
 80132a0:	f47f af22 	bne.w	80130e8 <_scanf_float+0x64>
 80132a4:	2503      	movs	r5, #3
 80132a6:	e7b6      	b.n	8013216 <_scanf_float+0x192>
 80132a8:	2d06      	cmp	r5, #6
 80132aa:	f47f af1d 	bne.w	80130e8 <_scanf_float+0x64>
 80132ae:	2507      	movs	r5, #7
 80132b0:	e7b1      	b.n	8013216 <_scanf_float+0x192>
 80132b2:	6822      	ldr	r2, [r4, #0]
 80132b4:	0591      	lsls	r1, r2, #22
 80132b6:	f57f af17 	bpl.w	80130e8 <_scanf_float+0x64>
 80132ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80132be:	6022      	str	r2, [r4, #0]
 80132c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80132c4:	e7a7      	b.n	8013216 <_scanf_float+0x192>
 80132c6:	6822      	ldr	r2, [r4, #0]
 80132c8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80132cc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80132d0:	d006      	beq.n	80132e0 <_scanf_float+0x25c>
 80132d2:	0550      	lsls	r0, r2, #21
 80132d4:	f57f af08 	bpl.w	80130e8 <_scanf_float+0x64>
 80132d8:	f1b9 0f00 	cmp.w	r9, #0
 80132dc:	f000 80de 	beq.w	801349c <_scanf_float+0x418>
 80132e0:	0591      	lsls	r1, r2, #22
 80132e2:	bf58      	it	pl
 80132e4:	9902      	ldrpl	r1, [sp, #8]
 80132e6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80132ea:	bf58      	it	pl
 80132ec:	eba9 0101 	subpl.w	r1, r9, r1
 80132f0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80132f4:	bf58      	it	pl
 80132f6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80132fa:	6022      	str	r2, [r4, #0]
 80132fc:	f04f 0900 	mov.w	r9, #0
 8013300:	e789      	b.n	8013216 <_scanf_float+0x192>
 8013302:	f04f 0a03 	mov.w	sl, #3
 8013306:	e786      	b.n	8013216 <_scanf_float+0x192>
 8013308:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801330c:	4639      	mov	r1, r7
 801330e:	4640      	mov	r0, r8
 8013310:	4798      	blx	r3
 8013312:	2800      	cmp	r0, #0
 8013314:	f43f aedb 	beq.w	80130ce <_scanf_float+0x4a>
 8013318:	e6e6      	b.n	80130e8 <_scanf_float+0x64>
 801331a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801331e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013322:	463a      	mov	r2, r7
 8013324:	4640      	mov	r0, r8
 8013326:	4798      	blx	r3
 8013328:	6923      	ldr	r3, [r4, #16]
 801332a:	3b01      	subs	r3, #1
 801332c:	6123      	str	r3, [r4, #16]
 801332e:	e6e8      	b.n	8013102 <_scanf_float+0x7e>
 8013330:	1e6b      	subs	r3, r5, #1
 8013332:	2b06      	cmp	r3, #6
 8013334:	d824      	bhi.n	8013380 <_scanf_float+0x2fc>
 8013336:	2d02      	cmp	r5, #2
 8013338:	d836      	bhi.n	80133a8 <_scanf_float+0x324>
 801333a:	9b01      	ldr	r3, [sp, #4]
 801333c:	429e      	cmp	r6, r3
 801333e:	f67f aee4 	bls.w	801310a <_scanf_float+0x86>
 8013342:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013346:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801334a:	463a      	mov	r2, r7
 801334c:	4640      	mov	r0, r8
 801334e:	4798      	blx	r3
 8013350:	6923      	ldr	r3, [r4, #16]
 8013352:	3b01      	subs	r3, #1
 8013354:	6123      	str	r3, [r4, #16]
 8013356:	e7f0      	b.n	801333a <_scanf_float+0x2b6>
 8013358:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801335c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8013360:	463a      	mov	r2, r7
 8013362:	4640      	mov	r0, r8
 8013364:	4798      	blx	r3
 8013366:	6923      	ldr	r3, [r4, #16]
 8013368:	3b01      	subs	r3, #1
 801336a:	6123      	str	r3, [r4, #16]
 801336c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013370:	fa5f fa8a 	uxtb.w	sl, sl
 8013374:	f1ba 0f02 	cmp.w	sl, #2
 8013378:	d1ee      	bne.n	8013358 <_scanf_float+0x2d4>
 801337a:	3d03      	subs	r5, #3
 801337c:	b2ed      	uxtb	r5, r5
 801337e:	1b76      	subs	r6, r6, r5
 8013380:	6823      	ldr	r3, [r4, #0]
 8013382:	05da      	lsls	r2, r3, #23
 8013384:	d530      	bpl.n	80133e8 <_scanf_float+0x364>
 8013386:	055b      	lsls	r3, r3, #21
 8013388:	d511      	bpl.n	80133ae <_scanf_float+0x32a>
 801338a:	9b01      	ldr	r3, [sp, #4]
 801338c:	429e      	cmp	r6, r3
 801338e:	f67f aebc 	bls.w	801310a <_scanf_float+0x86>
 8013392:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013396:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801339a:	463a      	mov	r2, r7
 801339c:	4640      	mov	r0, r8
 801339e:	4798      	blx	r3
 80133a0:	6923      	ldr	r3, [r4, #16]
 80133a2:	3b01      	subs	r3, #1
 80133a4:	6123      	str	r3, [r4, #16]
 80133a6:	e7f0      	b.n	801338a <_scanf_float+0x306>
 80133a8:	46aa      	mov	sl, r5
 80133aa:	46b3      	mov	fp, r6
 80133ac:	e7de      	b.n	801336c <_scanf_float+0x2e8>
 80133ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80133b2:	6923      	ldr	r3, [r4, #16]
 80133b4:	2965      	cmp	r1, #101	@ 0x65
 80133b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80133ba:	f106 35ff 	add.w	r5, r6, #4294967295
 80133be:	6123      	str	r3, [r4, #16]
 80133c0:	d00c      	beq.n	80133dc <_scanf_float+0x358>
 80133c2:	2945      	cmp	r1, #69	@ 0x45
 80133c4:	d00a      	beq.n	80133dc <_scanf_float+0x358>
 80133c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80133ca:	463a      	mov	r2, r7
 80133cc:	4640      	mov	r0, r8
 80133ce:	4798      	blx	r3
 80133d0:	6923      	ldr	r3, [r4, #16]
 80133d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80133d6:	3b01      	subs	r3, #1
 80133d8:	1eb5      	subs	r5, r6, #2
 80133da:	6123      	str	r3, [r4, #16]
 80133dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80133e0:	463a      	mov	r2, r7
 80133e2:	4640      	mov	r0, r8
 80133e4:	4798      	blx	r3
 80133e6:	462e      	mov	r6, r5
 80133e8:	6822      	ldr	r2, [r4, #0]
 80133ea:	f012 0210 	ands.w	r2, r2, #16
 80133ee:	d001      	beq.n	80133f4 <_scanf_float+0x370>
 80133f0:	2000      	movs	r0, #0
 80133f2:	e68b      	b.n	801310c <_scanf_float+0x88>
 80133f4:	7032      	strb	r2, [r6, #0]
 80133f6:	6823      	ldr	r3, [r4, #0]
 80133f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80133fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013400:	d11c      	bne.n	801343c <_scanf_float+0x3b8>
 8013402:	9b02      	ldr	r3, [sp, #8]
 8013404:	454b      	cmp	r3, r9
 8013406:	eba3 0209 	sub.w	r2, r3, r9
 801340a:	d123      	bne.n	8013454 <_scanf_float+0x3d0>
 801340c:	9901      	ldr	r1, [sp, #4]
 801340e:	2200      	movs	r2, #0
 8013410:	4640      	mov	r0, r8
 8013412:	f002 fc19 	bl	8015c48 <_strtod_r>
 8013416:	9b03      	ldr	r3, [sp, #12]
 8013418:	6821      	ldr	r1, [r4, #0]
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	f011 0f02 	tst.w	r1, #2
 8013420:	ec57 6b10 	vmov	r6, r7, d0
 8013424:	f103 0204 	add.w	r2, r3, #4
 8013428:	d01f      	beq.n	801346a <_scanf_float+0x3e6>
 801342a:	9903      	ldr	r1, [sp, #12]
 801342c:	600a      	str	r2, [r1, #0]
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	e9c3 6700 	strd	r6, r7, [r3]
 8013434:	68e3      	ldr	r3, [r4, #12]
 8013436:	3301      	adds	r3, #1
 8013438:	60e3      	str	r3, [r4, #12]
 801343a:	e7d9      	b.n	80133f0 <_scanf_float+0x36c>
 801343c:	9b04      	ldr	r3, [sp, #16]
 801343e:	2b00      	cmp	r3, #0
 8013440:	d0e4      	beq.n	801340c <_scanf_float+0x388>
 8013442:	9905      	ldr	r1, [sp, #20]
 8013444:	230a      	movs	r3, #10
 8013446:	3101      	adds	r1, #1
 8013448:	4640      	mov	r0, r8
 801344a:	f002 fc7d 	bl	8015d48 <_strtol_r>
 801344e:	9b04      	ldr	r3, [sp, #16]
 8013450:	9e05      	ldr	r6, [sp, #20]
 8013452:	1ac2      	subs	r2, r0, r3
 8013454:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8013458:	429e      	cmp	r6, r3
 801345a:	bf28      	it	cs
 801345c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8013460:	4910      	ldr	r1, [pc, #64]	@ (80134a4 <_scanf_float+0x420>)
 8013462:	4630      	mov	r0, r6
 8013464:	f000 f8e4 	bl	8013630 <siprintf>
 8013468:	e7d0      	b.n	801340c <_scanf_float+0x388>
 801346a:	f011 0f04 	tst.w	r1, #4
 801346e:	9903      	ldr	r1, [sp, #12]
 8013470:	600a      	str	r2, [r1, #0]
 8013472:	d1dc      	bne.n	801342e <_scanf_float+0x3aa>
 8013474:	681d      	ldr	r5, [r3, #0]
 8013476:	4632      	mov	r2, r6
 8013478:	463b      	mov	r3, r7
 801347a:	4630      	mov	r0, r6
 801347c:	4639      	mov	r1, r7
 801347e:	f7ed fb85 	bl	8000b8c <__aeabi_dcmpun>
 8013482:	b128      	cbz	r0, 8013490 <_scanf_float+0x40c>
 8013484:	4808      	ldr	r0, [pc, #32]	@ (80134a8 <_scanf_float+0x424>)
 8013486:	f000 fa65 	bl	8013954 <nanf>
 801348a:	ed85 0a00 	vstr	s0, [r5]
 801348e:	e7d1      	b.n	8013434 <_scanf_float+0x3b0>
 8013490:	4630      	mov	r0, r6
 8013492:	4639      	mov	r1, r7
 8013494:	f7ed fbd8 	bl	8000c48 <__aeabi_d2f>
 8013498:	6028      	str	r0, [r5, #0]
 801349a:	e7cb      	b.n	8013434 <_scanf_float+0x3b0>
 801349c:	f04f 0900 	mov.w	r9, #0
 80134a0:	e629      	b.n	80130f6 <_scanf_float+0x72>
 80134a2:	bf00      	nop
 80134a4:	0805d5a2 	.word	0x0805d5a2
 80134a8:	0805d653 	.word	0x0805d653

080134ac <std>:
 80134ac:	2300      	movs	r3, #0
 80134ae:	b510      	push	{r4, lr}
 80134b0:	4604      	mov	r4, r0
 80134b2:	e9c0 3300 	strd	r3, r3, [r0]
 80134b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80134ba:	6083      	str	r3, [r0, #8]
 80134bc:	8181      	strh	r1, [r0, #12]
 80134be:	6643      	str	r3, [r0, #100]	@ 0x64
 80134c0:	81c2      	strh	r2, [r0, #14]
 80134c2:	6183      	str	r3, [r0, #24]
 80134c4:	4619      	mov	r1, r3
 80134c6:	2208      	movs	r2, #8
 80134c8:	305c      	adds	r0, #92	@ 0x5c
 80134ca:	f000 f940 	bl	801374e <memset>
 80134ce:	4b0d      	ldr	r3, [pc, #52]	@ (8013504 <std+0x58>)
 80134d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80134d2:	4b0d      	ldr	r3, [pc, #52]	@ (8013508 <std+0x5c>)
 80134d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80134d6:	4b0d      	ldr	r3, [pc, #52]	@ (801350c <std+0x60>)
 80134d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80134da:	4b0d      	ldr	r3, [pc, #52]	@ (8013510 <std+0x64>)
 80134dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80134de:	4b0d      	ldr	r3, [pc, #52]	@ (8013514 <std+0x68>)
 80134e0:	6224      	str	r4, [r4, #32]
 80134e2:	429c      	cmp	r4, r3
 80134e4:	d006      	beq.n	80134f4 <std+0x48>
 80134e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80134ea:	4294      	cmp	r4, r2
 80134ec:	d002      	beq.n	80134f4 <std+0x48>
 80134ee:	33d0      	adds	r3, #208	@ 0xd0
 80134f0:	429c      	cmp	r4, r3
 80134f2:	d105      	bne.n	8013500 <std+0x54>
 80134f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80134f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80134fc:	f000 ba10 	b.w	8013920 <__retarget_lock_init_recursive>
 8013500:	bd10      	pop	{r4, pc}
 8013502:	bf00      	nop
 8013504:	080136c5 	.word	0x080136c5
 8013508:	080136eb 	.word	0x080136eb
 801350c:	08013723 	.word	0x08013723
 8013510:	08013747 	.word	0x08013747
 8013514:	2000c670 	.word	0x2000c670

08013518 <stdio_exit_handler>:
 8013518:	4a02      	ldr	r2, [pc, #8]	@ (8013524 <stdio_exit_handler+0xc>)
 801351a:	4903      	ldr	r1, [pc, #12]	@ (8013528 <stdio_exit_handler+0x10>)
 801351c:	4803      	ldr	r0, [pc, #12]	@ (801352c <stdio_exit_handler+0x14>)
 801351e:	f000 b869 	b.w	80135f4 <_fwalk_sglue>
 8013522:	bf00      	nop
 8013524:	2000145c 	.word	0x2000145c
 8013528:	08016739 	.word	0x08016739
 801352c:	2000146c 	.word	0x2000146c

08013530 <cleanup_stdio>:
 8013530:	6841      	ldr	r1, [r0, #4]
 8013532:	4b0c      	ldr	r3, [pc, #48]	@ (8013564 <cleanup_stdio+0x34>)
 8013534:	4299      	cmp	r1, r3
 8013536:	b510      	push	{r4, lr}
 8013538:	4604      	mov	r4, r0
 801353a:	d001      	beq.n	8013540 <cleanup_stdio+0x10>
 801353c:	f003 f8fc 	bl	8016738 <_fflush_r>
 8013540:	68a1      	ldr	r1, [r4, #8]
 8013542:	4b09      	ldr	r3, [pc, #36]	@ (8013568 <cleanup_stdio+0x38>)
 8013544:	4299      	cmp	r1, r3
 8013546:	d002      	beq.n	801354e <cleanup_stdio+0x1e>
 8013548:	4620      	mov	r0, r4
 801354a:	f003 f8f5 	bl	8016738 <_fflush_r>
 801354e:	68e1      	ldr	r1, [r4, #12]
 8013550:	4b06      	ldr	r3, [pc, #24]	@ (801356c <cleanup_stdio+0x3c>)
 8013552:	4299      	cmp	r1, r3
 8013554:	d004      	beq.n	8013560 <cleanup_stdio+0x30>
 8013556:	4620      	mov	r0, r4
 8013558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801355c:	f003 b8ec 	b.w	8016738 <_fflush_r>
 8013560:	bd10      	pop	{r4, pc}
 8013562:	bf00      	nop
 8013564:	2000c670 	.word	0x2000c670
 8013568:	2000c6d8 	.word	0x2000c6d8
 801356c:	2000c740 	.word	0x2000c740

08013570 <global_stdio_init.part.0>:
 8013570:	b510      	push	{r4, lr}
 8013572:	4b0b      	ldr	r3, [pc, #44]	@ (80135a0 <global_stdio_init.part.0+0x30>)
 8013574:	4c0b      	ldr	r4, [pc, #44]	@ (80135a4 <global_stdio_init.part.0+0x34>)
 8013576:	4a0c      	ldr	r2, [pc, #48]	@ (80135a8 <global_stdio_init.part.0+0x38>)
 8013578:	601a      	str	r2, [r3, #0]
 801357a:	4620      	mov	r0, r4
 801357c:	2200      	movs	r2, #0
 801357e:	2104      	movs	r1, #4
 8013580:	f7ff ff94 	bl	80134ac <std>
 8013584:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013588:	2201      	movs	r2, #1
 801358a:	2109      	movs	r1, #9
 801358c:	f7ff ff8e 	bl	80134ac <std>
 8013590:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013594:	2202      	movs	r2, #2
 8013596:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801359a:	2112      	movs	r1, #18
 801359c:	f7ff bf86 	b.w	80134ac <std>
 80135a0:	2000c7a8 	.word	0x2000c7a8
 80135a4:	2000c670 	.word	0x2000c670
 80135a8:	08013519 	.word	0x08013519

080135ac <__sfp_lock_acquire>:
 80135ac:	4801      	ldr	r0, [pc, #4]	@ (80135b4 <__sfp_lock_acquire+0x8>)
 80135ae:	f000 b9b8 	b.w	8013922 <__retarget_lock_acquire_recursive>
 80135b2:	bf00      	nop
 80135b4:	2000c7b1 	.word	0x2000c7b1

080135b8 <__sfp_lock_release>:
 80135b8:	4801      	ldr	r0, [pc, #4]	@ (80135c0 <__sfp_lock_release+0x8>)
 80135ba:	f000 b9b3 	b.w	8013924 <__retarget_lock_release_recursive>
 80135be:	bf00      	nop
 80135c0:	2000c7b1 	.word	0x2000c7b1

080135c4 <__sinit>:
 80135c4:	b510      	push	{r4, lr}
 80135c6:	4604      	mov	r4, r0
 80135c8:	f7ff fff0 	bl	80135ac <__sfp_lock_acquire>
 80135cc:	6a23      	ldr	r3, [r4, #32]
 80135ce:	b11b      	cbz	r3, 80135d8 <__sinit+0x14>
 80135d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80135d4:	f7ff bff0 	b.w	80135b8 <__sfp_lock_release>
 80135d8:	4b04      	ldr	r3, [pc, #16]	@ (80135ec <__sinit+0x28>)
 80135da:	6223      	str	r3, [r4, #32]
 80135dc:	4b04      	ldr	r3, [pc, #16]	@ (80135f0 <__sinit+0x2c>)
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d1f5      	bne.n	80135d0 <__sinit+0xc>
 80135e4:	f7ff ffc4 	bl	8013570 <global_stdio_init.part.0>
 80135e8:	e7f2      	b.n	80135d0 <__sinit+0xc>
 80135ea:	bf00      	nop
 80135ec:	08013531 	.word	0x08013531
 80135f0:	2000c7a8 	.word	0x2000c7a8

080135f4 <_fwalk_sglue>:
 80135f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135f8:	4607      	mov	r7, r0
 80135fa:	4688      	mov	r8, r1
 80135fc:	4614      	mov	r4, r2
 80135fe:	2600      	movs	r6, #0
 8013600:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013604:	f1b9 0901 	subs.w	r9, r9, #1
 8013608:	d505      	bpl.n	8013616 <_fwalk_sglue+0x22>
 801360a:	6824      	ldr	r4, [r4, #0]
 801360c:	2c00      	cmp	r4, #0
 801360e:	d1f7      	bne.n	8013600 <_fwalk_sglue+0xc>
 8013610:	4630      	mov	r0, r6
 8013612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013616:	89ab      	ldrh	r3, [r5, #12]
 8013618:	2b01      	cmp	r3, #1
 801361a:	d907      	bls.n	801362c <_fwalk_sglue+0x38>
 801361c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013620:	3301      	adds	r3, #1
 8013622:	d003      	beq.n	801362c <_fwalk_sglue+0x38>
 8013624:	4629      	mov	r1, r5
 8013626:	4638      	mov	r0, r7
 8013628:	47c0      	blx	r8
 801362a:	4306      	orrs	r6, r0
 801362c:	3568      	adds	r5, #104	@ 0x68
 801362e:	e7e9      	b.n	8013604 <_fwalk_sglue+0x10>

08013630 <siprintf>:
 8013630:	b40e      	push	{r1, r2, r3}
 8013632:	b500      	push	{lr}
 8013634:	b09c      	sub	sp, #112	@ 0x70
 8013636:	ab1d      	add	r3, sp, #116	@ 0x74
 8013638:	9002      	str	r0, [sp, #8]
 801363a:	9006      	str	r0, [sp, #24]
 801363c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013640:	4809      	ldr	r0, [pc, #36]	@ (8013668 <siprintf+0x38>)
 8013642:	9107      	str	r1, [sp, #28]
 8013644:	9104      	str	r1, [sp, #16]
 8013646:	4909      	ldr	r1, [pc, #36]	@ (801366c <siprintf+0x3c>)
 8013648:	f853 2b04 	ldr.w	r2, [r3], #4
 801364c:	9105      	str	r1, [sp, #20]
 801364e:	6800      	ldr	r0, [r0, #0]
 8013650:	9301      	str	r3, [sp, #4]
 8013652:	a902      	add	r1, sp, #8
 8013654:	f002 fbd6 	bl	8015e04 <_svfiprintf_r>
 8013658:	9b02      	ldr	r3, [sp, #8]
 801365a:	2200      	movs	r2, #0
 801365c:	701a      	strb	r2, [r3, #0]
 801365e:	b01c      	add	sp, #112	@ 0x70
 8013660:	f85d eb04 	ldr.w	lr, [sp], #4
 8013664:	b003      	add	sp, #12
 8013666:	4770      	bx	lr
 8013668:	20001468 	.word	0x20001468
 801366c:	ffff0208 	.word	0xffff0208

08013670 <siscanf>:
 8013670:	b40e      	push	{r1, r2, r3}
 8013672:	b530      	push	{r4, r5, lr}
 8013674:	b09c      	sub	sp, #112	@ 0x70
 8013676:	ac1f      	add	r4, sp, #124	@ 0x7c
 8013678:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801367c:	f854 5b04 	ldr.w	r5, [r4], #4
 8013680:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013684:	9002      	str	r0, [sp, #8]
 8013686:	9006      	str	r0, [sp, #24]
 8013688:	f7ec fe22 	bl	80002d0 <strlen>
 801368c:	4b0b      	ldr	r3, [pc, #44]	@ (80136bc <siscanf+0x4c>)
 801368e:	9003      	str	r0, [sp, #12]
 8013690:	9007      	str	r0, [sp, #28]
 8013692:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013694:	480a      	ldr	r0, [pc, #40]	@ (80136c0 <siscanf+0x50>)
 8013696:	9401      	str	r4, [sp, #4]
 8013698:	2300      	movs	r3, #0
 801369a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801369c:	9314      	str	r3, [sp, #80]	@ 0x50
 801369e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80136a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80136a6:	462a      	mov	r2, r5
 80136a8:	4623      	mov	r3, r4
 80136aa:	a902      	add	r1, sp, #8
 80136ac:	6800      	ldr	r0, [r0, #0]
 80136ae:	f002 fcfd 	bl	80160ac <__ssvfiscanf_r>
 80136b2:	b01c      	add	sp, #112	@ 0x70
 80136b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80136b8:	b003      	add	sp, #12
 80136ba:	4770      	bx	lr
 80136bc:	080136e7 	.word	0x080136e7
 80136c0:	20001468 	.word	0x20001468

080136c4 <__sread>:
 80136c4:	b510      	push	{r4, lr}
 80136c6:	460c      	mov	r4, r1
 80136c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80136cc:	f000 f8ca 	bl	8013864 <_read_r>
 80136d0:	2800      	cmp	r0, #0
 80136d2:	bfab      	itete	ge
 80136d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80136d6:	89a3      	ldrhlt	r3, [r4, #12]
 80136d8:	181b      	addge	r3, r3, r0
 80136da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80136de:	bfac      	ite	ge
 80136e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80136e2:	81a3      	strhlt	r3, [r4, #12]
 80136e4:	bd10      	pop	{r4, pc}

080136e6 <__seofread>:
 80136e6:	2000      	movs	r0, #0
 80136e8:	4770      	bx	lr

080136ea <__swrite>:
 80136ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136ee:	461f      	mov	r7, r3
 80136f0:	898b      	ldrh	r3, [r1, #12]
 80136f2:	05db      	lsls	r3, r3, #23
 80136f4:	4605      	mov	r5, r0
 80136f6:	460c      	mov	r4, r1
 80136f8:	4616      	mov	r6, r2
 80136fa:	d505      	bpl.n	8013708 <__swrite+0x1e>
 80136fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013700:	2302      	movs	r3, #2
 8013702:	2200      	movs	r2, #0
 8013704:	f000 f89c 	bl	8013840 <_lseek_r>
 8013708:	89a3      	ldrh	r3, [r4, #12]
 801370a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801370e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013712:	81a3      	strh	r3, [r4, #12]
 8013714:	4632      	mov	r2, r6
 8013716:	463b      	mov	r3, r7
 8013718:	4628      	mov	r0, r5
 801371a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801371e:	f000 b8c3 	b.w	80138a8 <_write_r>

08013722 <__sseek>:
 8013722:	b510      	push	{r4, lr}
 8013724:	460c      	mov	r4, r1
 8013726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801372a:	f000 f889 	bl	8013840 <_lseek_r>
 801372e:	1c43      	adds	r3, r0, #1
 8013730:	89a3      	ldrh	r3, [r4, #12]
 8013732:	bf15      	itete	ne
 8013734:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013736:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801373a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801373e:	81a3      	strheq	r3, [r4, #12]
 8013740:	bf18      	it	ne
 8013742:	81a3      	strhne	r3, [r4, #12]
 8013744:	bd10      	pop	{r4, pc}

08013746 <__sclose>:
 8013746:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801374a:	f000 b869 	b.w	8013820 <_close_r>

0801374e <memset>:
 801374e:	4402      	add	r2, r0
 8013750:	4603      	mov	r3, r0
 8013752:	4293      	cmp	r3, r2
 8013754:	d100      	bne.n	8013758 <memset+0xa>
 8013756:	4770      	bx	lr
 8013758:	f803 1b01 	strb.w	r1, [r3], #1
 801375c:	e7f9      	b.n	8013752 <memset+0x4>
	...

08013760 <strtok>:
 8013760:	4b16      	ldr	r3, [pc, #88]	@ (80137bc <strtok+0x5c>)
 8013762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013766:	681f      	ldr	r7, [r3, #0]
 8013768:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 801376a:	4605      	mov	r5, r0
 801376c:	460e      	mov	r6, r1
 801376e:	b9ec      	cbnz	r4, 80137ac <strtok+0x4c>
 8013770:	2050      	movs	r0, #80	@ 0x50
 8013772:	f7fe ff4b 	bl	801260c <malloc>
 8013776:	4602      	mov	r2, r0
 8013778:	6478      	str	r0, [r7, #68]	@ 0x44
 801377a:	b920      	cbnz	r0, 8013786 <strtok+0x26>
 801377c:	4b10      	ldr	r3, [pc, #64]	@ (80137c0 <strtok+0x60>)
 801377e:	4811      	ldr	r0, [pc, #68]	@ (80137c4 <strtok+0x64>)
 8013780:	215b      	movs	r1, #91	@ 0x5b
 8013782:	f000 f8ed 	bl	8013960 <__assert_func>
 8013786:	e9c0 4400 	strd	r4, r4, [r0]
 801378a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801378e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8013792:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8013796:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 801379a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 801379e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80137a2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80137a6:	6184      	str	r4, [r0, #24]
 80137a8:	7704      	strb	r4, [r0, #28]
 80137aa:	6244      	str	r4, [r0, #36]	@ 0x24
 80137ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80137ae:	4631      	mov	r1, r6
 80137b0:	4628      	mov	r0, r5
 80137b2:	2301      	movs	r3, #1
 80137b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80137b8:	f000 b806 	b.w	80137c8 <__strtok_r>
 80137bc:	20001468 	.word	0x20001468
 80137c0:	0805d5a7 	.word	0x0805d5a7
 80137c4:	0805d5be 	.word	0x0805d5be

080137c8 <__strtok_r>:
 80137c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80137ca:	4604      	mov	r4, r0
 80137cc:	b908      	cbnz	r0, 80137d2 <__strtok_r+0xa>
 80137ce:	6814      	ldr	r4, [r2, #0]
 80137d0:	b144      	cbz	r4, 80137e4 <__strtok_r+0x1c>
 80137d2:	4620      	mov	r0, r4
 80137d4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80137d8:	460f      	mov	r7, r1
 80137da:	f817 6b01 	ldrb.w	r6, [r7], #1
 80137de:	b91e      	cbnz	r6, 80137e8 <__strtok_r+0x20>
 80137e0:	b965      	cbnz	r5, 80137fc <__strtok_r+0x34>
 80137e2:	6015      	str	r5, [r2, #0]
 80137e4:	2000      	movs	r0, #0
 80137e6:	e005      	b.n	80137f4 <__strtok_r+0x2c>
 80137e8:	42b5      	cmp	r5, r6
 80137ea:	d1f6      	bne.n	80137da <__strtok_r+0x12>
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d1f0      	bne.n	80137d2 <__strtok_r+0xa>
 80137f0:	6014      	str	r4, [r2, #0]
 80137f2:	7003      	strb	r3, [r0, #0]
 80137f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80137f6:	461c      	mov	r4, r3
 80137f8:	e00c      	b.n	8013814 <__strtok_r+0x4c>
 80137fa:	b915      	cbnz	r5, 8013802 <__strtok_r+0x3a>
 80137fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013800:	460e      	mov	r6, r1
 8013802:	f816 5b01 	ldrb.w	r5, [r6], #1
 8013806:	42ab      	cmp	r3, r5
 8013808:	d1f7      	bne.n	80137fa <__strtok_r+0x32>
 801380a:	2b00      	cmp	r3, #0
 801380c:	d0f3      	beq.n	80137f6 <__strtok_r+0x2e>
 801380e:	2300      	movs	r3, #0
 8013810:	f804 3c01 	strb.w	r3, [r4, #-1]
 8013814:	6014      	str	r4, [r2, #0]
 8013816:	e7ed      	b.n	80137f4 <__strtok_r+0x2c>

08013818 <_localeconv_r>:
 8013818:	4800      	ldr	r0, [pc, #0]	@ (801381c <_localeconv_r+0x4>)
 801381a:	4770      	bx	lr
 801381c:	200015a8 	.word	0x200015a8

08013820 <_close_r>:
 8013820:	b538      	push	{r3, r4, r5, lr}
 8013822:	4d06      	ldr	r5, [pc, #24]	@ (801383c <_close_r+0x1c>)
 8013824:	2300      	movs	r3, #0
 8013826:	4604      	mov	r4, r0
 8013828:	4608      	mov	r0, r1
 801382a:	602b      	str	r3, [r5, #0]
 801382c:	f004 fe72 	bl	8018514 <_close>
 8013830:	1c43      	adds	r3, r0, #1
 8013832:	d102      	bne.n	801383a <_close_r+0x1a>
 8013834:	682b      	ldr	r3, [r5, #0]
 8013836:	b103      	cbz	r3, 801383a <_close_r+0x1a>
 8013838:	6023      	str	r3, [r4, #0]
 801383a:	bd38      	pop	{r3, r4, r5, pc}
 801383c:	2000c7ac 	.word	0x2000c7ac

08013840 <_lseek_r>:
 8013840:	b538      	push	{r3, r4, r5, lr}
 8013842:	4d07      	ldr	r5, [pc, #28]	@ (8013860 <_lseek_r+0x20>)
 8013844:	4604      	mov	r4, r0
 8013846:	4608      	mov	r0, r1
 8013848:	4611      	mov	r1, r2
 801384a:	2200      	movs	r2, #0
 801384c:	602a      	str	r2, [r5, #0]
 801384e:	461a      	mov	r2, r3
 8013850:	f004 fe88 	bl	8018564 <_lseek>
 8013854:	1c43      	adds	r3, r0, #1
 8013856:	d102      	bne.n	801385e <_lseek_r+0x1e>
 8013858:	682b      	ldr	r3, [r5, #0]
 801385a:	b103      	cbz	r3, 801385e <_lseek_r+0x1e>
 801385c:	6023      	str	r3, [r4, #0]
 801385e:	bd38      	pop	{r3, r4, r5, pc}
 8013860:	2000c7ac 	.word	0x2000c7ac

08013864 <_read_r>:
 8013864:	b538      	push	{r3, r4, r5, lr}
 8013866:	4d07      	ldr	r5, [pc, #28]	@ (8013884 <_read_r+0x20>)
 8013868:	4604      	mov	r4, r0
 801386a:	4608      	mov	r0, r1
 801386c:	4611      	mov	r1, r2
 801386e:	2200      	movs	r2, #0
 8013870:	602a      	str	r2, [r5, #0]
 8013872:	461a      	mov	r2, r3
 8013874:	f004 fe7e 	bl	8018574 <_read>
 8013878:	1c43      	adds	r3, r0, #1
 801387a:	d102      	bne.n	8013882 <_read_r+0x1e>
 801387c:	682b      	ldr	r3, [r5, #0]
 801387e:	b103      	cbz	r3, 8013882 <_read_r+0x1e>
 8013880:	6023      	str	r3, [r4, #0]
 8013882:	bd38      	pop	{r3, r4, r5, pc}
 8013884:	2000c7ac 	.word	0x2000c7ac

08013888 <_sbrk_r>:
 8013888:	b538      	push	{r3, r4, r5, lr}
 801388a:	4d06      	ldr	r5, [pc, #24]	@ (80138a4 <_sbrk_r+0x1c>)
 801388c:	2300      	movs	r3, #0
 801388e:	4604      	mov	r4, r0
 8013890:	4608      	mov	r0, r1
 8013892:	602b      	str	r3, [r5, #0]
 8013894:	f7f0 fcd2 	bl	800423c <_sbrk>
 8013898:	1c43      	adds	r3, r0, #1
 801389a:	d102      	bne.n	80138a2 <_sbrk_r+0x1a>
 801389c:	682b      	ldr	r3, [r5, #0]
 801389e:	b103      	cbz	r3, 80138a2 <_sbrk_r+0x1a>
 80138a0:	6023      	str	r3, [r4, #0]
 80138a2:	bd38      	pop	{r3, r4, r5, pc}
 80138a4:	2000c7ac 	.word	0x2000c7ac

080138a8 <_write_r>:
 80138a8:	b538      	push	{r3, r4, r5, lr}
 80138aa:	4d07      	ldr	r5, [pc, #28]	@ (80138c8 <_write_r+0x20>)
 80138ac:	4604      	mov	r4, r0
 80138ae:	4608      	mov	r0, r1
 80138b0:	4611      	mov	r1, r2
 80138b2:	2200      	movs	r2, #0
 80138b4:	602a      	str	r2, [r5, #0]
 80138b6:	461a      	mov	r2, r3
 80138b8:	f004 fe64 	bl	8018584 <_write>
 80138bc:	1c43      	adds	r3, r0, #1
 80138be:	d102      	bne.n	80138c6 <_write_r+0x1e>
 80138c0:	682b      	ldr	r3, [r5, #0]
 80138c2:	b103      	cbz	r3, 80138c6 <_write_r+0x1e>
 80138c4:	6023      	str	r3, [r4, #0]
 80138c6:	bd38      	pop	{r3, r4, r5, pc}
 80138c8:	2000c7ac 	.word	0x2000c7ac

080138cc <__errno>:
 80138cc:	4b01      	ldr	r3, [pc, #4]	@ (80138d4 <__errno+0x8>)
 80138ce:	6818      	ldr	r0, [r3, #0]
 80138d0:	4770      	bx	lr
 80138d2:	bf00      	nop
 80138d4:	20001468 	.word	0x20001468

080138d8 <__libc_init_array>:
 80138d8:	b570      	push	{r4, r5, r6, lr}
 80138da:	4d0d      	ldr	r5, [pc, #52]	@ (8013910 <__libc_init_array+0x38>)
 80138dc:	4c0d      	ldr	r4, [pc, #52]	@ (8013914 <__libc_init_array+0x3c>)
 80138de:	1b64      	subs	r4, r4, r5
 80138e0:	10a4      	asrs	r4, r4, #2
 80138e2:	2600      	movs	r6, #0
 80138e4:	42a6      	cmp	r6, r4
 80138e6:	d109      	bne.n	80138fc <__libc_init_array+0x24>
 80138e8:	4d0b      	ldr	r5, [pc, #44]	@ (8013918 <__libc_init_array+0x40>)
 80138ea:	4c0c      	ldr	r4, [pc, #48]	@ (801391c <__libc_init_array+0x44>)
 80138ec:	f004 fe54 	bl	8018598 <_init>
 80138f0:	1b64      	subs	r4, r4, r5
 80138f2:	10a4      	asrs	r4, r4, #2
 80138f4:	2600      	movs	r6, #0
 80138f6:	42a6      	cmp	r6, r4
 80138f8:	d105      	bne.n	8013906 <__libc_init_array+0x2e>
 80138fa:	bd70      	pop	{r4, r5, r6, pc}
 80138fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8013900:	4798      	blx	r3
 8013902:	3601      	adds	r6, #1
 8013904:	e7ee      	b.n	80138e4 <__libc_init_array+0xc>
 8013906:	f855 3b04 	ldr.w	r3, [r5], #4
 801390a:	4798      	blx	r3
 801390c:	3601      	adds	r6, #1
 801390e:	e7f2      	b.n	80138f6 <__libc_init_array+0x1e>
 8013910:	0805da48 	.word	0x0805da48
 8013914:	0805da48 	.word	0x0805da48
 8013918:	0805da48 	.word	0x0805da48
 801391c:	0805da4c 	.word	0x0805da4c

08013920 <__retarget_lock_init_recursive>:
 8013920:	4770      	bx	lr

08013922 <__retarget_lock_acquire_recursive>:
 8013922:	4770      	bx	lr

08013924 <__retarget_lock_release_recursive>:
 8013924:	4770      	bx	lr

08013926 <strcpy>:
 8013926:	4603      	mov	r3, r0
 8013928:	f811 2b01 	ldrb.w	r2, [r1], #1
 801392c:	f803 2b01 	strb.w	r2, [r3], #1
 8013930:	2a00      	cmp	r2, #0
 8013932:	d1f9      	bne.n	8013928 <strcpy+0x2>
 8013934:	4770      	bx	lr

08013936 <memcpy>:
 8013936:	440a      	add	r2, r1
 8013938:	4291      	cmp	r1, r2
 801393a:	f100 33ff 	add.w	r3, r0, #4294967295
 801393e:	d100      	bne.n	8013942 <memcpy+0xc>
 8013940:	4770      	bx	lr
 8013942:	b510      	push	{r4, lr}
 8013944:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013948:	f803 4f01 	strb.w	r4, [r3, #1]!
 801394c:	4291      	cmp	r1, r2
 801394e:	d1f9      	bne.n	8013944 <memcpy+0xe>
 8013950:	bd10      	pop	{r4, pc}
	...

08013954 <nanf>:
 8013954:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801395c <nanf+0x8>
 8013958:	4770      	bx	lr
 801395a:	bf00      	nop
 801395c:	7fc00000 	.word	0x7fc00000

08013960 <__assert_func>:
 8013960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013962:	4614      	mov	r4, r2
 8013964:	461a      	mov	r2, r3
 8013966:	4b09      	ldr	r3, [pc, #36]	@ (801398c <__assert_func+0x2c>)
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	4605      	mov	r5, r0
 801396c:	68d8      	ldr	r0, [r3, #12]
 801396e:	b954      	cbnz	r4, 8013986 <__assert_func+0x26>
 8013970:	4b07      	ldr	r3, [pc, #28]	@ (8013990 <__assert_func+0x30>)
 8013972:	461c      	mov	r4, r3
 8013974:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013978:	9100      	str	r1, [sp, #0]
 801397a:	462b      	mov	r3, r5
 801397c:	4905      	ldr	r1, [pc, #20]	@ (8013994 <__assert_func+0x34>)
 801397e:	f002 ff03 	bl	8016788 <fiprintf>
 8013982:	f002 ffbd 	bl	8016900 <abort>
 8013986:	4b04      	ldr	r3, [pc, #16]	@ (8013998 <__assert_func+0x38>)
 8013988:	e7f4      	b.n	8013974 <__assert_func+0x14>
 801398a:	bf00      	nop
 801398c:	20001468 	.word	0x20001468
 8013990:	0805d653 	.word	0x0805d653
 8013994:	0805d625 	.word	0x0805d625
 8013998:	0805d618 	.word	0x0805d618

0801399c <quorem>:
 801399c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139a0:	6903      	ldr	r3, [r0, #16]
 80139a2:	690c      	ldr	r4, [r1, #16]
 80139a4:	42a3      	cmp	r3, r4
 80139a6:	4607      	mov	r7, r0
 80139a8:	db7e      	blt.n	8013aa8 <quorem+0x10c>
 80139aa:	3c01      	subs	r4, #1
 80139ac:	f101 0814 	add.w	r8, r1, #20
 80139b0:	00a3      	lsls	r3, r4, #2
 80139b2:	f100 0514 	add.w	r5, r0, #20
 80139b6:	9300      	str	r3, [sp, #0]
 80139b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80139bc:	9301      	str	r3, [sp, #4]
 80139be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80139c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80139c6:	3301      	adds	r3, #1
 80139c8:	429a      	cmp	r2, r3
 80139ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80139ce:	fbb2 f6f3 	udiv	r6, r2, r3
 80139d2:	d32e      	bcc.n	8013a32 <quorem+0x96>
 80139d4:	f04f 0a00 	mov.w	sl, #0
 80139d8:	46c4      	mov	ip, r8
 80139da:	46ae      	mov	lr, r5
 80139dc:	46d3      	mov	fp, sl
 80139de:	f85c 3b04 	ldr.w	r3, [ip], #4
 80139e2:	b298      	uxth	r0, r3
 80139e4:	fb06 a000 	mla	r0, r6, r0, sl
 80139e8:	0c02      	lsrs	r2, r0, #16
 80139ea:	0c1b      	lsrs	r3, r3, #16
 80139ec:	fb06 2303 	mla	r3, r6, r3, r2
 80139f0:	f8de 2000 	ldr.w	r2, [lr]
 80139f4:	b280      	uxth	r0, r0
 80139f6:	b292      	uxth	r2, r2
 80139f8:	1a12      	subs	r2, r2, r0
 80139fa:	445a      	add	r2, fp
 80139fc:	f8de 0000 	ldr.w	r0, [lr]
 8013a00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013a04:	b29b      	uxth	r3, r3
 8013a06:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013a0a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013a0e:	b292      	uxth	r2, r2
 8013a10:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013a14:	45e1      	cmp	r9, ip
 8013a16:	f84e 2b04 	str.w	r2, [lr], #4
 8013a1a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013a1e:	d2de      	bcs.n	80139de <quorem+0x42>
 8013a20:	9b00      	ldr	r3, [sp, #0]
 8013a22:	58eb      	ldr	r3, [r5, r3]
 8013a24:	b92b      	cbnz	r3, 8013a32 <quorem+0x96>
 8013a26:	9b01      	ldr	r3, [sp, #4]
 8013a28:	3b04      	subs	r3, #4
 8013a2a:	429d      	cmp	r5, r3
 8013a2c:	461a      	mov	r2, r3
 8013a2e:	d32f      	bcc.n	8013a90 <quorem+0xf4>
 8013a30:	613c      	str	r4, [r7, #16]
 8013a32:	4638      	mov	r0, r7
 8013a34:	f001 f90e 	bl	8014c54 <__mcmp>
 8013a38:	2800      	cmp	r0, #0
 8013a3a:	db25      	blt.n	8013a88 <quorem+0xec>
 8013a3c:	4629      	mov	r1, r5
 8013a3e:	2000      	movs	r0, #0
 8013a40:	f858 2b04 	ldr.w	r2, [r8], #4
 8013a44:	f8d1 c000 	ldr.w	ip, [r1]
 8013a48:	fa1f fe82 	uxth.w	lr, r2
 8013a4c:	fa1f f38c 	uxth.w	r3, ip
 8013a50:	eba3 030e 	sub.w	r3, r3, lr
 8013a54:	4403      	add	r3, r0
 8013a56:	0c12      	lsrs	r2, r2, #16
 8013a58:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013a5c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013a60:	b29b      	uxth	r3, r3
 8013a62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013a66:	45c1      	cmp	r9, r8
 8013a68:	f841 3b04 	str.w	r3, [r1], #4
 8013a6c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013a70:	d2e6      	bcs.n	8013a40 <quorem+0xa4>
 8013a72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013a76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013a7a:	b922      	cbnz	r2, 8013a86 <quorem+0xea>
 8013a7c:	3b04      	subs	r3, #4
 8013a7e:	429d      	cmp	r5, r3
 8013a80:	461a      	mov	r2, r3
 8013a82:	d30b      	bcc.n	8013a9c <quorem+0x100>
 8013a84:	613c      	str	r4, [r7, #16]
 8013a86:	3601      	adds	r6, #1
 8013a88:	4630      	mov	r0, r6
 8013a8a:	b003      	add	sp, #12
 8013a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a90:	6812      	ldr	r2, [r2, #0]
 8013a92:	3b04      	subs	r3, #4
 8013a94:	2a00      	cmp	r2, #0
 8013a96:	d1cb      	bne.n	8013a30 <quorem+0x94>
 8013a98:	3c01      	subs	r4, #1
 8013a9a:	e7c6      	b.n	8013a2a <quorem+0x8e>
 8013a9c:	6812      	ldr	r2, [r2, #0]
 8013a9e:	3b04      	subs	r3, #4
 8013aa0:	2a00      	cmp	r2, #0
 8013aa2:	d1ef      	bne.n	8013a84 <quorem+0xe8>
 8013aa4:	3c01      	subs	r4, #1
 8013aa6:	e7ea      	b.n	8013a7e <quorem+0xe2>
 8013aa8:	2000      	movs	r0, #0
 8013aaa:	e7ee      	b.n	8013a8a <quorem+0xee>
 8013aac:	0000      	movs	r0, r0
	...

08013ab0 <_dtoa_r>:
 8013ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ab4:	69c7      	ldr	r7, [r0, #28]
 8013ab6:	b099      	sub	sp, #100	@ 0x64
 8013ab8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8013abc:	ec55 4b10 	vmov	r4, r5, d0
 8013ac0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8013ac2:	9109      	str	r1, [sp, #36]	@ 0x24
 8013ac4:	4683      	mov	fp, r0
 8013ac6:	920e      	str	r2, [sp, #56]	@ 0x38
 8013ac8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013aca:	b97f      	cbnz	r7, 8013aec <_dtoa_r+0x3c>
 8013acc:	2010      	movs	r0, #16
 8013ace:	f7fe fd9d 	bl	801260c <malloc>
 8013ad2:	4602      	mov	r2, r0
 8013ad4:	f8cb 001c 	str.w	r0, [fp, #28]
 8013ad8:	b920      	cbnz	r0, 8013ae4 <_dtoa_r+0x34>
 8013ada:	4ba7      	ldr	r3, [pc, #668]	@ (8013d78 <_dtoa_r+0x2c8>)
 8013adc:	21ef      	movs	r1, #239	@ 0xef
 8013ade:	48a7      	ldr	r0, [pc, #668]	@ (8013d7c <_dtoa_r+0x2cc>)
 8013ae0:	f7ff ff3e 	bl	8013960 <__assert_func>
 8013ae4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013ae8:	6007      	str	r7, [r0, #0]
 8013aea:	60c7      	str	r7, [r0, #12]
 8013aec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013af0:	6819      	ldr	r1, [r3, #0]
 8013af2:	b159      	cbz	r1, 8013b0c <_dtoa_r+0x5c>
 8013af4:	685a      	ldr	r2, [r3, #4]
 8013af6:	604a      	str	r2, [r1, #4]
 8013af8:	2301      	movs	r3, #1
 8013afa:	4093      	lsls	r3, r2
 8013afc:	608b      	str	r3, [r1, #8]
 8013afe:	4658      	mov	r0, fp
 8013b00:	f000 fe24 	bl	801474c <_Bfree>
 8013b04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013b08:	2200      	movs	r2, #0
 8013b0a:	601a      	str	r2, [r3, #0]
 8013b0c:	1e2b      	subs	r3, r5, #0
 8013b0e:	bfb9      	ittee	lt
 8013b10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013b14:	9303      	strlt	r3, [sp, #12]
 8013b16:	2300      	movge	r3, #0
 8013b18:	6033      	strge	r3, [r6, #0]
 8013b1a:	9f03      	ldr	r7, [sp, #12]
 8013b1c:	4b98      	ldr	r3, [pc, #608]	@ (8013d80 <_dtoa_r+0x2d0>)
 8013b1e:	bfbc      	itt	lt
 8013b20:	2201      	movlt	r2, #1
 8013b22:	6032      	strlt	r2, [r6, #0]
 8013b24:	43bb      	bics	r3, r7
 8013b26:	d112      	bne.n	8013b4e <_dtoa_r+0x9e>
 8013b28:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013b2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013b2e:	6013      	str	r3, [r2, #0]
 8013b30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013b34:	4323      	orrs	r3, r4
 8013b36:	f000 854d 	beq.w	80145d4 <_dtoa_r+0xb24>
 8013b3a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013b3c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8013d94 <_dtoa_r+0x2e4>
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	f000 854f 	beq.w	80145e4 <_dtoa_r+0xb34>
 8013b46:	f10a 0303 	add.w	r3, sl, #3
 8013b4a:	f000 bd49 	b.w	80145e0 <_dtoa_r+0xb30>
 8013b4e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013b52:	2200      	movs	r2, #0
 8013b54:	ec51 0b17 	vmov	r0, r1, d7
 8013b58:	2300      	movs	r3, #0
 8013b5a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8013b5e:	f7ec ffe3 	bl	8000b28 <__aeabi_dcmpeq>
 8013b62:	4680      	mov	r8, r0
 8013b64:	b158      	cbz	r0, 8013b7e <_dtoa_r+0xce>
 8013b66:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013b68:	2301      	movs	r3, #1
 8013b6a:	6013      	str	r3, [r2, #0]
 8013b6c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013b6e:	b113      	cbz	r3, 8013b76 <_dtoa_r+0xc6>
 8013b70:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8013b72:	4b84      	ldr	r3, [pc, #528]	@ (8013d84 <_dtoa_r+0x2d4>)
 8013b74:	6013      	str	r3, [r2, #0]
 8013b76:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8013d98 <_dtoa_r+0x2e8>
 8013b7a:	f000 bd33 	b.w	80145e4 <_dtoa_r+0xb34>
 8013b7e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8013b82:	aa16      	add	r2, sp, #88	@ 0x58
 8013b84:	a917      	add	r1, sp, #92	@ 0x5c
 8013b86:	4658      	mov	r0, fp
 8013b88:	f001 f984 	bl	8014e94 <__d2b>
 8013b8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8013b90:	4681      	mov	r9, r0
 8013b92:	2e00      	cmp	r6, #0
 8013b94:	d077      	beq.n	8013c86 <_dtoa_r+0x1d6>
 8013b96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013b98:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8013b9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013ba0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013ba4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013ba8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013bac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013bb0:	4619      	mov	r1, r3
 8013bb2:	2200      	movs	r2, #0
 8013bb4:	4b74      	ldr	r3, [pc, #464]	@ (8013d88 <_dtoa_r+0x2d8>)
 8013bb6:	f7ec fb97 	bl	80002e8 <__aeabi_dsub>
 8013bba:	a369      	add	r3, pc, #420	@ (adr r3, 8013d60 <_dtoa_r+0x2b0>)
 8013bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bc0:	f7ec fd4a 	bl	8000658 <__aeabi_dmul>
 8013bc4:	a368      	add	r3, pc, #416	@ (adr r3, 8013d68 <_dtoa_r+0x2b8>)
 8013bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bca:	f7ec fb8f 	bl	80002ec <__adddf3>
 8013bce:	4604      	mov	r4, r0
 8013bd0:	4630      	mov	r0, r6
 8013bd2:	460d      	mov	r5, r1
 8013bd4:	f7ec fcd6 	bl	8000584 <__aeabi_i2d>
 8013bd8:	a365      	add	r3, pc, #404	@ (adr r3, 8013d70 <_dtoa_r+0x2c0>)
 8013bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bde:	f7ec fd3b 	bl	8000658 <__aeabi_dmul>
 8013be2:	4602      	mov	r2, r0
 8013be4:	460b      	mov	r3, r1
 8013be6:	4620      	mov	r0, r4
 8013be8:	4629      	mov	r1, r5
 8013bea:	f7ec fb7f 	bl	80002ec <__adddf3>
 8013bee:	4604      	mov	r4, r0
 8013bf0:	460d      	mov	r5, r1
 8013bf2:	f7ec ffe1 	bl	8000bb8 <__aeabi_d2iz>
 8013bf6:	2200      	movs	r2, #0
 8013bf8:	4607      	mov	r7, r0
 8013bfa:	2300      	movs	r3, #0
 8013bfc:	4620      	mov	r0, r4
 8013bfe:	4629      	mov	r1, r5
 8013c00:	f7ec ff9c 	bl	8000b3c <__aeabi_dcmplt>
 8013c04:	b140      	cbz	r0, 8013c18 <_dtoa_r+0x168>
 8013c06:	4638      	mov	r0, r7
 8013c08:	f7ec fcbc 	bl	8000584 <__aeabi_i2d>
 8013c0c:	4622      	mov	r2, r4
 8013c0e:	462b      	mov	r3, r5
 8013c10:	f7ec ff8a 	bl	8000b28 <__aeabi_dcmpeq>
 8013c14:	b900      	cbnz	r0, 8013c18 <_dtoa_r+0x168>
 8013c16:	3f01      	subs	r7, #1
 8013c18:	2f16      	cmp	r7, #22
 8013c1a:	d851      	bhi.n	8013cc0 <_dtoa_r+0x210>
 8013c1c:	4b5b      	ldr	r3, [pc, #364]	@ (8013d8c <_dtoa_r+0x2dc>)
 8013c1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013c2a:	f7ec ff87 	bl	8000b3c <__aeabi_dcmplt>
 8013c2e:	2800      	cmp	r0, #0
 8013c30:	d048      	beq.n	8013cc4 <_dtoa_r+0x214>
 8013c32:	3f01      	subs	r7, #1
 8013c34:	2300      	movs	r3, #0
 8013c36:	9312      	str	r3, [sp, #72]	@ 0x48
 8013c38:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013c3a:	1b9b      	subs	r3, r3, r6
 8013c3c:	1e5a      	subs	r2, r3, #1
 8013c3e:	bf44      	itt	mi
 8013c40:	f1c3 0801 	rsbmi	r8, r3, #1
 8013c44:	2300      	movmi	r3, #0
 8013c46:	9208      	str	r2, [sp, #32]
 8013c48:	bf54      	ite	pl
 8013c4a:	f04f 0800 	movpl.w	r8, #0
 8013c4e:	9308      	strmi	r3, [sp, #32]
 8013c50:	2f00      	cmp	r7, #0
 8013c52:	db39      	blt.n	8013cc8 <_dtoa_r+0x218>
 8013c54:	9b08      	ldr	r3, [sp, #32]
 8013c56:	970f      	str	r7, [sp, #60]	@ 0x3c
 8013c58:	443b      	add	r3, r7
 8013c5a:	9308      	str	r3, [sp, #32]
 8013c5c:	2300      	movs	r3, #0
 8013c5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8013c60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c62:	2b09      	cmp	r3, #9
 8013c64:	d864      	bhi.n	8013d30 <_dtoa_r+0x280>
 8013c66:	2b05      	cmp	r3, #5
 8013c68:	bfc4      	itt	gt
 8013c6a:	3b04      	subgt	r3, #4
 8013c6c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8013c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c70:	f1a3 0302 	sub.w	r3, r3, #2
 8013c74:	bfcc      	ite	gt
 8013c76:	2400      	movgt	r4, #0
 8013c78:	2401      	movle	r4, #1
 8013c7a:	2b03      	cmp	r3, #3
 8013c7c:	d863      	bhi.n	8013d46 <_dtoa_r+0x296>
 8013c7e:	e8df f003 	tbb	[pc, r3]
 8013c82:	372a      	.short	0x372a
 8013c84:	5535      	.short	0x5535
 8013c86:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8013c8a:	441e      	add	r6, r3
 8013c8c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8013c90:	2b20      	cmp	r3, #32
 8013c92:	bfc1      	itttt	gt
 8013c94:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013c98:	409f      	lslgt	r7, r3
 8013c9a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013c9e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013ca2:	bfd6      	itet	le
 8013ca4:	f1c3 0320 	rsble	r3, r3, #32
 8013ca8:	ea47 0003 	orrgt.w	r0, r7, r3
 8013cac:	fa04 f003 	lslle.w	r0, r4, r3
 8013cb0:	f7ec fc58 	bl	8000564 <__aeabi_ui2d>
 8013cb4:	2201      	movs	r2, #1
 8013cb6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013cba:	3e01      	subs	r6, #1
 8013cbc:	9214      	str	r2, [sp, #80]	@ 0x50
 8013cbe:	e777      	b.n	8013bb0 <_dtoa_r+0x100>
 8013cc0:	2301      	movs	r3, #1
 8013cc2:	e7b8      	b.n	8013c36 <_dtoa_r+0x186>
 8013cc4:	9012      	str	r0, [sp, #72]	@ 0x48
 8013cc6:	e7b7      	b.n	8013c38 <_dtoa_r+0x188>
 8013cc8:	427b      	negs	r3, r7
 8013cca:	930a      	str	r3, [sp, #40]	@ 0x28
 8013ccc:	2300      	movs	r3, #0
 8013cce:	eba8 0807 	sub.w	r8, r8, r7
 8013cd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013cd4:	e7c4      	b.n	8013c60 <_dtoa_r+0x1b0>
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013cda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	dc35      	bgt.n	8013d4c <_dtoa_r+0x29c>
 8013ce0:	2301      	movs	r3, #1
 8013ce2:	9300      	str	r3, [sp, #0]
 8013ce4:	9307      	str	r3, [sp, #28]
 8013ce6:	461a      	mov	r2, r3
 8013ce8:	920e      	str	r2, [sp, #56]	@ 0x38
 8013cea:	e00b      	b.n	8013d04 <_dtoa_r+0x254>
 8013cec:	2301      	movs	r3, #1
 8013cee:	e7f3      	b.n	8013cd8 <_dtoa_r+0x228>
 8013cf0:	2300      	movs	r3, #0
 8013cf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013cf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013cf6:	18fb      	adds	r3, r7, r3
 8013cf8:	9300      	str	r3, [sp, #0]
 8013cfa:	3301      	adds	r3, #1
 8013cfc:	2b01      	cmp	r3, #1
 8013cfe:	9307      	str	r3, [sp, #28]
 8013d00:	bfb8      	it	lt
 8013d02:	2301      	movlt	r3, #1
 8013d04:	f8db 001c 	ldr.w	r0, [fp, #28]
 8013d08:	2100      	movs	r1, #0
 8013d0a:	2204      	movs	r2, #4
 8013d0c:	f102 0514 	add.w	r5, r2, #20
 8013d10:	429d      	cmp	r5, r3
 8013d12:	d91f      	bls.n	8013d54 <_dtoa_r+0x2a4>
 8013d14:	6041      	str	r1, [r0, #4]
 8013d16:	4658      	mov	r0, fp
 8013d18:	f000 fcd8 	bl	80146cc <_Balloc>
 8013d1c:	4682      	mov	sl, r0
 8013d1e:	2800      	cmp	r0, #0
 8013d20:	d13c      	bne.n	8013d9c <_dtoa_r+0x2ec>
 8013d22:	4b1b      	ldr	r3, [pc, #108]	@ (8013d90 <_dtoa_r+0x2e0>)
 8013d24:	4602      	mov	r2, r0
 8013d26:	f240 11af 	movw	r1, #431	@ 0x1af
 8013d2a:	e6d8      	b.n	8013ade <_dtoa_r+0x2e>
 8013d2c:	2301      	movs	r3, #1
 8013d2e:	e7e0      	b.n	8013cf2 <_dtoa_r+0x242>
 8013d30:	2401      	movs	r4, #1
 8013d32:	2300      	movs	r3, #0
 8013d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8013d36:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013d38:	f04f 33ff 	mov.w	r3, #4294967295
 8013d3c:	9300      	str	r3, [sp, #0]
 8013d3e:	9307      	str	r3, [sp, #28]
 8013d40:	2200      	movs	r2, #0
 8013d42:	2312      	movs	r3, #18
 8013d44:	e7d0      	b.n	8013ce8 <_dtoa_r+0x238>
 8013d46:	2301      	movs	r3, #1
 8013d48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013d4a:	e7f5      	b.n	8013d38 <_dtoa_r+0x288>
 8013d4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013d4e:	9300      	str	r3, [sp, #0]
 8013d50:	9307      	str	r3, [sp, #28]
 8013d52:	e7d7      	b.n	8013d04 <_dtoa_r+0x254>
 8013d54:	3101      	adds	r1, #1
 8013d56:	0052      	lsls	r2, r2, #1
 8013d58:	e7d8      	b.n	8013d0c <_dtoa_r+0x25c>
 8013d5a:	bf00      	nop
 8013d5c:	f3af 8000 	nop.w
 8013d60:	636f4361 	.word	0x636f4361
 8013d64:	3fd287a7 	.word	0x3fd287a7
 8013d68:	8b60c8b3 	.word	0x8b60c8b3
 8013d6c:	3fc68a28 	.word	0x3fc68a28
 8013d70:	509f79fb 	.word	0x509f79fb
 8013d74:	3fd34413 	.word	0x3fd34413
 8013d78:	0805d5a7 	.word	0x0805d5a7
 8013d7c:	0805d661 	.word	0x0805d661
 8013d80:	7ff00000 	.word	0x7ff00000
 8013d84:	0805d9a1 	.word	0x0805d9a1
 8013d88:	3ff80000 	.word	0x3ff80000
 8013d8c:	0805d758 	.word	0x0805d758
 8013d90:	0805d6b9 	.word	0x0805d6b9
 8013d94:	0805d65d 	.word	0x0805d65d
 8013d98:	0805d9a0 	.word	0x0805d9a0
 8013d9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013da0:	6018      	str	r0, [r3, #0]
 8013da2:	9b07      	ldr	r3, [sp, #28]
 8013da4:	2b0e      	cmp	r3, #14
 8013da6:	f200 80a4 	bhi.w	8013ef2 <_dtoa_r+0x442>
 8013daa:	2c00      	cmp	r4, #0
 8013dac:	f000 80a1 	beq.w	8013ef2 <_dtoa_r+0x442>
 8013db0:	2f00      	cmp	r7, #0
 8013db2:	dd33      	ble.n	8013e1c <_dtoa_r+0x36c>
 8013db4:	4bad      	ldr	r3, [pc, #692]	@ (801406c <_dtoa_r+0x5bc>)
 8013db6:	f007 020f 	and.w	r2, r7, #15
 8013dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013dbe:	ed93 7b00 	vldr	d7, [r3]
 8013dc2:	05f8      	lsls	r0, r7, #23
 8013dc4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013dc8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013dcc:	d516      	bpl.n	8013dfc <_dtoa_r+0x34c>
 8013dce:	4ba8      	ldr	r3, [pc, #672]	@ (8014070 <_dtoa_r+0x5c0>)
 8013dd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013dd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013dd8:	f7ec fd68 	bl	80008ac <__aeabi_ddiv>
 8013ddc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013de0:	f004 040f 	and.w	r4, r4, #15
 8013de4:	2603      	movs	r6, #3
 8013de6:	4da2      	ldr	r5, [pc, #648]	@ (8014070 <_dtoa_r+0x5c0>)
 8013de8:	b954      	cbnz	r4, 8013e00 <_dtoa_r+0x350>
 8013dea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013dee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013df2:	f7ec fd5b 	bl	80008ac <__aeabi_ddiv>
 8013df6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013dfa:	e028      	b.n	8013e4e <_dtoa_r+0x39e>
 8013dfc:	2602      	movs	r6, #2
 8013dfe:	e7f2      	b.n	8013de6 <_dtoa_r+0x336>
 8013e00:	07e1      	lsls	r1, r4, #31
 8013e02:	d508      	bpl.n	8013e16 <_dtoa_r+0x366>
 8013e04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013e08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013e0c:	f7ec fc24 	bl	8000658 <__aeabi_dmul>
 8013e10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013e14:	3601      	adds	r6, #1
 8013e16:	1064      	asrs	r4, r4, #1
 8013e18:	3508      	adds	r5, #8
 8013e1a:	e7e5      	b.n	8013de8 <_dtoa_r+0x338>
 8013e1c:	f000 80d2 	beq.w	8013fc4 <_dtoa_r+0x514>
 8013e20:	427c      	negs	r4, r7
 8013e22:	4b92      	ldr	r3, [pc, #584]	@ (801406c <_dtoa_r+0x5bc>)
 8013e24:	4d92      	ldr	r5, [pc, #584]	@ (8014070 <_dtoa_r+0x5c0>)
 8013e26:	f004 020f 	and.w	r2, r4, #15
 8013e2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013e36:	f7ec fc0f 	bl	8000658 <__aeabi_dmul>
 8013e3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013e3e:	1124      	asrs	r4, r4, #4
 8013e40:	2300      	movs	r3, #0
 8013e42:	2602      	movs	r6, #2
 8013e44:	2c00      	cmp	r4, #0
 8013e46:	f040 80b2 	bne.w	8013fae <_dtoa_r+0x4fe>
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d1d3      	bne.n	8013df6 <_dtoa_r+0x346>
 8013e4e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013e50:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	f000 80b7 	beq.w	8013fc8 <_dtoa_r+0x518>
 8013e5a:	4b86      	ldr	r3, [pc, #536]	@ (8014074 <_dtoa_r+0x5c4>)
 8013e5c:	2200      	movs	r2, #0
 8013e5e:	4620      	mov	r0, r4
 8013e60:	4629      	mov	r1, r5
 8013e62:	f7ec fe6b 	bl	8000b3c <__aeabi_dcmplt>
 8013e66:	2800      	cmp	r0, #0
 8013e68:	f000 80ae 	beq.w	8013fc8 <_dtoa_r+0x518>
 8013e6c:	9b07      	ldr	r3, [sp, #28]
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	f000 80aa 	beq.w	8013fc8 <_dtoa_r+0x518>
 8013e74:	9b00      	ldr	r3, [sp, #0]
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	dd37      	ble.n	8013eea <_dtoa_r+0x43a>
 8013e7a:	1e7b      	subs	r3, r7, #1
 8013e7c:	9304      	str	r3, [sp, #16]
 8013e7e:	4620      	mov	r0, r4
 8013e80:	4b7d      	ldr	r3, [pc, #500]	@ (8014078 <_dtoa_r+0x5c8>)
 8013e82:	2200      	movs	r2, #0
 8013e84:	4629      	mov	r1, r5
 8013e86:	f7ec fbe7 	bl	8000658 <__aeabi_dmul>
 8013e8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013e8e:	9c00      	ldr	r4, [sp, #0]
 8013e90:	3601      	adds	r6, #1
 8013e92:	4630      	mov	r0, r6
 8013e94:	f7ec fb76 	bl	8000584 <__aeabi_i2d>
 8013e98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013e9c:	f7ec fbdc 	bl	8000658 <__aeabi_dmul>
 8013ea0:	4b76      	ldr	r3, [pc, #472]	@ (801407c <_dtoa_r+0x5cc>)
 8013ea2:	2200      	movs	r2, #0
 8013ea4:	f7ec fa22 	bl	80002ec <__adddf3>
 8013ea8:	4605      	mov	r5, r0
 8013eaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013eae:	2c00      	cmp	r4, #0
 8013eb0:	f040 808d 	bne.w	8013fce <_dtoa_r+0x51e>
 8013eb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013eb8:	4b71      	ldr	r3, [pc, #452]	@ (8014080 <_dtoa_r+0x5d0>)
 8013eba:	2200      	movs	r2, #0
 8013ebc:	f7ec fa14 	bl	80002e8 <__aeabi_dsub>
 8013ec0:	4602      	mov	r2, r0
 8013ec2:	460b      	mov	r3, r1
 8013ec4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013ec8:	462a      	mov	r2, r5
 8013eca:	4633      	mov	r3, r6
 8013ecc:	f7ec fe54 	bl	8000b78 <__aeabi_dcmpgt>
 8013ed0:	2800      	cmp	r0, #0
 8013ed2:	f040 828b 	bne.w	80143ec <_dtoa_r+0x93c>
 8013ed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013eda:	462a      	mov	r2, r5
 8013edc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013ee0:	f7ec fe2c 	bl	8000b3c <__aeabi_dcmplt>
 8013ee4:	2800      	cmp	r0, #0
 8013ee6:	f040 8128 	bne.w	801413a <_dtoa_r+0x68a>
 8013eea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8013eee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8013ef2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	f2c0 815a 	blt.w	80141ae <_dtoa_r+0x6fe>
 8013efa:	2f0e      	cmp	r7, #14
 8013efc:	f300 8157 	bgt.w	80141ae <_dtoa_r+0x6fe>
 8013f00:	4b5a      	ldr	r3, [pc, #360]	@ (801406c <_dtoa_r+0x5bc>)
 8013f02:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013f06:	ed93 7b00 	vldr	d7, [r3]
 8013f0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	ed8d 7b00 	vstr	d7, [sp]
 8013f12:	da03      	bge.n	8013f1c <_dtoa_r+0x46c>
 8013f14:	9b07      	ldr	r3, [sp, #28]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	f340 8101 	ble.w	801411e <_dtoa_r+0x66e>
 8013f1c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8013f20:	4656      	mov	r6, sl
 8013f22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f26:	4620      	mov	r0, r4
 8013f28:	4629      	mov	r1, r5
 8013f2a:	f7ec fcbf 	bl	80008ac <__aeabi_ddiv>
 8013f2e:	f7ec fe43 	bl	8000bb8 <__aeabi_d2iz>
 8013f32:	4680      	mov	r8, r0
 8013f34:	f7ec fb26 	bl	8000584 <__aeabi_i2d>
 8013f38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f3c:	f7ec fb8c 	bl	8000658 <__aeabi_dmul>
 8013f40:	4602      	mov	r2, r0
 8013f42:	460b      	mov	r3, r1
 8013f44:	4620      	mov	r0, r4
 8013f46:	4629      	mov	r1, r5
 8013f48:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013f4c:	f7ec f9cc 	bl	80002e8 <__aeabi_dsub>
 8013f50:	f806 4b01 	strb.w	r4, [r6], #1
 8013f54:	9d07      	ldr	r5, [sp, #28]
 8013f56:	eba6 040a 	sub.w	r4, r6, sl
 8013f5a:	42a5      	cmp	r5, r4
 8013f5c:	4602      	mov	r2, r0
 8013f5e:	460b      	mov	r3, r1
 8013f60:	f040 8117 	bne.w	8014192 <_dtoa_r+0x6e2>
 8013f64:	f7ec f9c2 	bl	80002ec <__adddf3>
 8013f68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f6c:	4604      	mov	r4, r0
 8013f6e:	460d      	mov	r5, r1
 8013f70:	f7ec fe02 	bl	8000b78 <__aeabi_dcmpgt>
 8013f74:	2800      	cmp	r0, #0
 8013f76:	f040 80f9 	bne.w	801416c <_dtoa_r+0x6bc>
 8013f7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f7e:	4620      	mov	r0, r4
 8013f80:	4629      	mov	r1, r5
 8013f82:	f7ec fdd1 	bl	8000b28 <__aeabi_dcmpeq>
 8013f86:	b118      	cbz	r0, 8013f90 <_dtoa_r+0x4e0>
 8013f88:	f018 0f01 	tst.w	r8, #1
 8013f8c:	f040 80ee 	bne.w	801416c <_dtoa_r+0x6bc>
 8013f90:	4649      	mov	r1, r9
 8013f92:	4658      	mov	r0, fp
 8013f94:	f000 fbda 	bl	801474c <_Bfree>
 8013f98:	2300      	movs	r3, #0
 8013f9a:	7033      	strb	r3, [r6, #0]
 8013f9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013f9e:	3701      	adds	r7, #1
 8013fa0:	601f      	str	r7, [r3, #0]
 8013fa2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	f000 831d 	beq.w	80145e4 <_dtoa_r+0xb34>
 8013faa:	601e      	str	r6, [r3, #0]
 8013fac:	e31a      	b.n	80145e4 <_dtoa_r+0xb34>
 8013fae:	07e2      	lsls	r2, r4, #31
 8013fb0:	d505      	bpl.n	8013fbe <_dtoa_r+0x50e>
 8013fb2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013fb6:	f7ec fb4f 	bl	8000658 <__aeabi_dmul>
 8013fba:	3601      	adds	r6, #1
 8013fbc:	2301      	movs	r3, #1
 8013fbe:	1064      	asrs	r4, r4, #1
 8013fc0:	3508      	adds	r5, #8
 8013fc2:	e73f      	b.n	8013e44 <_dtoa_r+0x394>
 8013fc4:	2602      	movs	r6, #2
 8013fc6:	e742      	b.n	8013e4e <_dtoa_r+0x39e>
 8013fc8:	9c07      	ldr	r4, [sp, #28]
 8013fca:	9704      	str	r7, [sp, #16]
 8013fcc:	e761      	b.n	8013e92 <_dtoa_r+0x3e2>
 8013fce:	4b27      	ldr	r3, [pc, #156]	@ (801406c <_dtoa_r+0x5bc>)
 8013fd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013fd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013fd6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013fda:	4454      	add	r4, sl
 8013fdc:	2900      	cmp	r1, #0
 8013fde:	d053      	beq.n	8014088 <_dtoa_r+0x5d8>
 8013fe0:	4928      	ldr	r1, [pc, #160]	@ (8014084 <_dtoa_r+0x5d4>)
 8013fe2:	2000      	movs	r0, #0
 8013fe4:	f7ec fc62 	bl	80008ac <__aeabi_ddiv>
 8013fe8:	4633      	mov	r3, r6
 8013fea:	462a      	mov	r2, r5
 8013fec:	f7ec f97c 	bl	80002e8 <__aeabi_dsub>
 8013ff0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013ff4:	4656      	mov	r6, sl
 8013ff6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013ffa:	f7ec fddd 	bl	8000bb8 <__aeabi_d2iz>
 8013ffe:	4605      	mov	r5, r0
 8014000:	f7ec fac0 	bl	8000584 <__aeabi_i2d>
 8014004:	4602      	mov	r2, r0
 8014006:	460b      	mov	r3, r1
 8014008:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801400c:	f7ec f96c 	bl	80002e8 <__aeabi_dsub>
 8014010:	3530      	adds	r5, #48	@ 0x30
 8014012:	4602      	mov	r2, r0
 8014014:	460b      	mov	r3, r1
 8014016:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801401a:	f806 5b01 	strb.w	r5, [r6], #1
 801401e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014022:	f7ec fd8b 	bl	8000b3c <__aeabi_dcmplt>
 8014026:	2800      	cmp	r0, #0
 8014028:	d171      	bne.n	801410e <_dtoa_r+0x65e>
 801402a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801402e:	4911      	ldr	r1, [pc, #68]	@ (8014074 <_dtoa_r+0x5c4>)
 8014030:	2000      	movs	r0, #0
 8014032:	f7ec f959 	bl	80002e8 <__aeabi_dsub>
 8014036:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801403a:	f7ec fd7f 	bl	8000b3c <__aeabi_dcmplt>
 801403e:	2800      	cmp	r0, #0
 8014040:	f040 8095 	bne.w	801416e <_dtoa_r+0x6be>
 8014044:	42a6      	cmp	r6, r4
 8014046:	f43f af50 	beq.w	8013eea <_dtoa_r+0x43a>
 801404a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801404e:	4b0a      	ldr	r3, [pc, #40]	@ (8014078 <_dtoa_r+0x5c8>)
 8014050:	2200      	movs	r2, #0
 8014052:	f7ec fb01 	bl	8000658 <__aeabi_dmul>
 8014056:	4b08      	ldr	r3, [pc, #32]	@ (8014078 <_dtoa_r+0x5c8>)
 8014058:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801405c:	2200      	movs	r2, #0
 801405e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014062:	f7ec faf9 	bl	8000658 <__aeabi_dmul>
 8014066:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801406a:	e7c4      	b.n	8013ff6 <_dtoa_r+0x546>
 801406c:	0805d758 	.word	0x0805d758
 8014070:	0805d730 	.word	0x0805d730
 8014074:	3ff00000 	.word	0x3ff00000
 8014078:	40240000 	.word	0x40240000
 801407c:	401c0000 	.word	0x401c0000
 8014080:	40140000 	.word	0x40140000
 8014084:	3fe00000 	.word	0x3fe00000
 8014088:	4631      	mov	r1, r6
 801408a:	4628      	mov	r0, r5
 801408c:	f7ec fae4 	bl	8000658 <__aeabi_dmul>
 8014090:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014094:	9415      	str	r4, [sp, #84]	@ 0x54
 8014096:	4656      	mov	r6, sl
 8014098:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801409c:	f7ec fd8c 	bl	8000bb8 <__aeabi_d2iz>
 80140a0:	4605      	mov	r5, r0
 80140a2:	f7ec fa6f 	bl	8000584 <__aeabi_i2d>
 80140a6:	4602      	mov	r2, r0
 80140a8:	460b      	mov	r3, r1
 80140aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80140ae:	f7ec f91b 	bl	80002e8 <__aeabi_dsub>
 80140b2:	3530      	adds	r5, #48	@ 0x30
 80140b4:	f806 5b01 	strb.w	r5, [r6], #1
 80140b8:	4602      	mov	r2, r0
 80140ba:	460b      	mov	r3, r1
 80140bc:	42a6      	cmp	r6, r4
 80140be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80140c2:	f04f 0200 	mov.w	r2, #0
 80140c6:	d124      	bne.n	8014112 <_dtoa_r+0x662>
 80140c8:	4bac      	ldr	r3, [pc, #688]	@ (801437c <_dtoa_r+0x8cc>)
 80140ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80140ce:	f7ec f90d 	bl	80002ec <__adddf3>
 80140d2:	4602      	mov	r2, r0
 80140d4:	460b      	mov	r3, r1
 80140d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80140da:	f7ec fd4d 	bl	8000b78 <__aeabi_dcmpgt>
 80140de:	2800      	cmp	r0, #0
 80140e0:	d145      	bne.n	801416e <_dtoa_r+0x6be>
 80140e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80140e6:	49a5      	ldr	r1, [pc, #660]	@ (801437c <_dtoa_r+0x8cc>)
 80140e8:	2000      	movs	r0, #0
 80140ea:	f7ec f8fd 	bl	80002e8 <__aeabi_dsub>
 80140ee:	4602      	mov	r2, r0
 80140f0:	460b      	mov	r3, r1
 80140f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80140f6:	f7ec fd21 	bl	8000b3c <__aeabi_dcmplt>
 80140fa:	2800      	cmp	r0, #0
 80140fc:	f43f aef5 	beq.w	8013eea <_dtoa_r+0x43a>
 8014100:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8014102:	1e73      	subs	r3, r6, #1
 8014104:	9315      	str	r3, [sp, #84]	@ 0x54
 8014106:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801410a:	2b30      	cmp	r3, #48	@ 0x30
 801410c:	d0f8      	beq.n	8014100 <_dtoa_r+0x650>
 801410e:	9f04      	ldr	r7, [sp, #16]
 8014110:	e73e      	b.n	8013f90 <_dtoa_r+0x4e0>
 8014112:	4b9b      	ldr	r3, [pc, #620]	@ (8014380 <_dtoa_r+0x8d0>)
 8014114:	f7ec faa0 	bl	8000658 <__aeabi_dmul>
 8014118:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801411c:	e7bc      	b.n	8014098 <_dtoa_r+0x5e8>
 801411e:	d10c      	bne.n	801413a <_dtoa_r+0x68a>
 8014120:	4b98      	ldr	r3, [pc, #608]	@ (8014384 <_dtoa_r+0x8d4>)
 8014122:	2200      	movs	r2, #0
 8014124:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014128:	f7ec fa96 	bl	8000658 <__aeabi_dmul>
 801412c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014130:	f7ec fd18 	bl	8000b64 <__aeabi_dcmpge>
 8014134:	2800      	cmp	r0, #0
 8014136:	f000 8157 	beq.w	80143e8 <_dtoa_r+0x938>
 801413a:	2400      	movs	r4, #0
 801413c:	4625      	mov	r5, r4
 801413e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014140:	43db      	mvns	r3, r3
 8014142:	9304      	str	r3, [sp, #16]
 8014144:	4656      	mov	r6, sl
 8014146:	2700      	movs	r7, #0
 8014148:	4621      	mov	r1, r4
 801414a:	4658      	mov	r0, fp
 801414c:	f000 fafe 	bl	801474c <_Bfree>
 8014150:	2d00      	cmp	r5, #0
 8014152:	d0dc      	beq.n	801410e <_dtoa_r+0x65e>
 8014154:	b12f      	cbz	r7, 8014162 <_dtoa_r+0x6b2>
 8014156:	42af      	cmp	r7, r5
 8014158:	d003      	beq.n	8014162 <_dtoa_r+0x6b2>
 801415a:	4639      	mov	r1, r7
 801415c:	4658      	mov	r0, fp
 801415e:	f000 faf5 	bl	801474c <_Bfree>
 8014162:	4629      	mov	r1, r5
 8014164:	4658      	mov	r0, fp
 8014166:	f000 faf1 	bl	801474c <_Bfree>
 801416a:	e7d0      	b.n	801410e <_dtoa_r+0x65e>
 801416c:	9704      	str	r7, [sp, #16]
 801416e:	4633      	mov	r3, r6
 8014170:	461e      	mov	r6, r3
 8014172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014176:	2a39      	cmp	r2, #57	@ 0x39
 8014178:	d107      	bne.n	801418a <_dtoa_r+0x6da>
 801417a:	459a      	cmp	sl, r3
 801417c:	d1f8      	bne.n	8014170 <_dtoa_r+0x6c0>
 801417e:	9a04      	ldr	r2, [sp, #16]
 8014180:	3201      	adds	r2, #1
 8014182:	9204      	str	r2, [sp, #16]
 8014184:	2230      	movs	r2, #48	@ 0x30
 8014186:	f88a 2000 	strb.w	r2, [sl]
 801418a:	781a      	ldrb	r2, [r3, #0]
 801418c:	3201      	adds	r2, #1
 801418e:	701a      	strb	r2, [r3, #0]
 8014190:	e7bd      	b.n	801410e <_dtoa_r+0x65e>
 8014192:	4b7b      	ldr	r3, [pc, #492]	@ (8014380 <_dtoa_r+0x8d0>)
 8014194:	2200      	movs	r2, #0
 8014196:	f7ec fa5f 	bl	8000658 <__aeabi_dmul>
 801419a:	2200      	movs	r2, #0
 801419c:	2300      	movs	r3, #0
 801419e:	4604      	mov	r4, r0
 80141a0:	460d      	mov	r5, r1
 80141a2:	f7ec fcc1 	bl	8000b28 <__aeabi_dcmpeq>
 80141a6:	2800      	cmp	r0, #0
 80141a8:	f43f aebb 	beq.w	8013f22 <_dtoa_r+0x472>
 80141ac:	e6f0      	b.n	8013f90 <_dtoa_r+0x4e0>
 80141ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80141b0:	2a00      	cmp	r2, #0
 80141b2:	f000 80db 	beq.w	801436c <_dtoa_r+0x8bc>
 80141b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80141b8:	2a01      	cmp	r2, #1
 80141ba:	f300 80bf 	bgt.w	801433c <_dtoa_r+0x88c>
 80141be:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80141c0:	2a00      	cmp	r2, #0
 80141c2:	f000 80b7 	beq.w	8014334 <_dtoa_r+0x884>
 80141c6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80141ca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80141cc:	4646      	mov	r6, r8
 80141ce:	9a08      	ldr	r2, [sp, #32]
 80141d0:	2101      	movs	r1, #1
 80141d2:	441a      	add	r2, r3
 80141d4:	4658      	mov	r0, fp
 80141d6:	4498      	add	r8, r3
 80141d8:	9208      	str	r2, [sp, #32]
 80141da:	f000 fbb5 	bl	8014948 <__i2b>
 80141de:	4605      	mov	r5, r0
 80141e0:	b15e      	cbz	r6, 80141fa <_dtoa_r+0x74a>
 80141e2:	9b08      	ldr	r3, [sp, #32]
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	dd08      	ble.n	80141fa <_dtoa_r+0x74a>
 80141e8:	42b3      	cmp	r3, r6
 80141ea:	9a08      	ldr	r2, [sp, #32]
 80141ec:	bfa8      	it	ge
 80141ee:	4633      	movge	r3, r6
 80141f0:	eba8 0803 	sub.w	r8, r8, r3
 80141f4:	1af6      	subs	r6, r6, r3
 80141f6:	1ad3      	subs	r3, r2, r3
 80141f8:	9308      	str	r3, [sp, #32]
 80141fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80141fc:	b1f3      	cbz	r3, 801423c <_dtoa_r+0x78c>
 80141fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014200:	2b00      	cmp	r3, #0
 8014202:	f000 80b7 	beq.w	8014374 <_dtoa_r+0x8c4>
 8014206:	b18c      	cbz	r4, 801422c <_dtoa_r+0x77c>
 8014208:	4629      	mov	r1, r5
 801420a:	4622      	mov	r2, r4
 801420c:	4658      	mov	r0, fp
 801420e:	f000 fc5b 	bl	8014ac8 <__pow5mult>
 8014212:	464a      	mov	r2, r9
 8014214:	4601      	mov	r1, r0
 8014216:	4605      	mov	r5, r0
 8014218:	4658      	mov	r0, fp
 801421a:	f000 fbab 	bl	8014974 <__multiply>
 801421e:	4649      	mov	r1, r9
 8014220:	9004      	str	r0, [sp, #16]
 8014222:	4658      	mov	r0, fp
 8014224:	f000 fa92 	bl	801474c <_Bfree>
 8014228:	9b04      	ldr	r3, [sp, #16]
 801422a:	4699      	mov	r9, r3
 801422c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801422e:	1b1a      	subs	r2, r3, r4
 8014230:	d004      	beq.n	801423c <_dtoa_r+0x78c>
 8014232:	4649      	mov	r1, r9
 8014234:	4658      	mov	r0, fp
 8014236:	f000 fc47 	bl	8014ac8 <__pow5mult>
 801423a:	4681      	mov	r9, r0
 801423c:	2101      	movs	r1, #1
 801423e:	4658      	mov	r0, fp
 8014240:	f000 fb82 	bl	8014948 <__i2b>
 8014244:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014246:	4604      	mov	r4, r0
 8014248:	2b00      	cmp	r3, #0
 801424a:	f000 81cf 	beq.w	80145ec <_dtoa_r+0xb3c>
 801424e:	461a      	mov	r2, r3
 8014250:	4601      	mov	r1, r0
 8014252:	4658      	mov	r0, fp
 8014254:	f000 fc38 	bl	8014ac8 <__pow5mult>
 8014258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801425a:	2b01      	cmp	r3, #1
 801425c:	4604      	mov	r4, r0
 801425e:	f300 8095 	bgt.w	801438c <_dtoa_r+0x8dc>
 8014262:	9b02      	ldr	r3, [sp, #8]
 8014264:	2b00      	cmp	r3, #0
 8014266:	f040 8087 	bne.w	8014378 <_dtoa_r+0x8c8>
 801426a:	9b03      	ldr	r3, [sp, #12]
 801426c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014270:	2b00      	cmp	r3, #0
 8014272:	f040 8089 	bne.w	8014388 <_dtoa_r+0x8d8>
 8014276:	9b03      	ldr	r3, [sp, #12]
 8014278:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801427c:	0d1b      	lsrs	r3, r3, #20
 801427e:	051b      	lsls	r3, r3, #20
 8014280:	b12b      	cbz	r3, 801428e <_dtoa_r+0x7de>
 8014282:	9b08      	ldr	r3, [sp, #32]
 8014284:	3301      	adds	r3, #1
 8014286:	9308      	str	r3, [sp, #32]
 8014288:	f108 0801 	add.w	r8, r8, #1
 801428c:	2301      	movs	r3, #1
 801428e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014290:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014292:	2b00      	cmp	r3, #0
 8014294:	f000 81b0 	beq.w	80145f8 <_dtoa_r+0xb48>
 8014298:	6923      	ldr	r3, [r4, #16]
 801429a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801429e:	6918      	ldr	r0, [r3, #16]
 80142a0:	f000 fb06 	bl	80148b0 <__hi0bits>
 80142a4:	f1c0 0020 	rsb	r0, r0, #32
 80142a8:	9b08      	ldr	r3, [sp, #32]
 80142aa:	4418      	add	r0, r3
 80142ac:	f010 001f 	ands.w	r0, r0, #31
 80142b0:	d077      	beq.n	80143a2 <_dtoa_r+0x8f2>
 80142b2:	f1c0 0320 	rsb	r3, r0, #32
 80142b6:	2b04      	cmp	r3, #4
 80142b8:	dd6b      	ble.n	8014392 <_dtoa_r+0x8e2>
 80142ba:	9b08      	ldr	r3, [sp, #32]
 80142bc:	f1c0 001c 	rsb	r0, r0, #28
 80142c0:	4403      	add	r3, r0
 80142c2:	4480      	add	r8, r0
 80142c4:	4406      	add	r6, r0
 80142c6:	9308      	str	r3, [sp, #32]
 80142c8:	f1b8 0f00 	cmp.w	r8, #0
 80142cc:	dd05      	ble.n	80142da <_dtoa_r+0x82a>
 80142ce:	4649      	mov	r1, r9
 80142d0:	4642      	mov	r2, r8
 80142d2:	4658      	mov	r0, fp
 80142d4:	f000 fc52 	bl	8014b7c <__lshift>
 80142d8:	4681      	mov	r9, r0
 80142da:	9b08      	ldr	r3, [sp, #32]
 80142dc:	2b00      	cmp	r3, #0
 80142de:	dd05      	ble.n	80142ec <_dtoa_r+0x83c>
 80142e0:	4621      	mov	r1, r4
 80142e2:	461a      	mov	r2, r3
 80142e4:	4658      	mov	r0, fp
 80142e6:	f000 fc49 	bl	8014b7c <__lshift>
 80142ea:	4604      	mov	r4, r0
 80142ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d059      	beq.n	80143a6 <_dtoa_r+0x8f6>
 80142f2:	4621      	mov	r1, r4
 80142f4:	4648      	mov	r0, r9
 80142f6:	f000 fcad 	bl	8014c54 <__mcmp>
 80142fa:	2800      	cmp	r0, #0
 80142fc:	da53      	bge.n	80143a6 <_dtoa_r+0x8f6>
 80142fe:	1e7b      	subs	r3, r7, #1
 8014300:	9304      	str	r3, [sp, #16]
 8014302:	4649      	mov	r1, r9
 8014304:	2300      	movs	r3, #0
 8014306:	220a      	movs	r2, #10
 8014308:	4658      	mov	r0, fp
 801430a:	f000 fa41 	bl	8014790 <__multadd>
 801430e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014310:	4681      	mov	r9, r0
 8014312:	2b00      	cmp	r3, #0
 8014314:	f000 8172 	beq.w	80145fc <_dtoa_r+0xb4c>
 8014318:	2300      	movs	r3, #0
 801431a:	4629      	mov	r1, r5
 801431c:	220a      	movs	r2, #10
 801431e:	4658      	mov	r0, fp
 8014320:	f000 fa36 	bl	8014790 <__multadd>
 8014324:	9b00      	ldr	r3, [sp, #0]
 8014326:	2b00      	cmp	r3, #0
 8014328:	4605      	mov	r5, r0
 801432a:	dc67      	bgt.n	80143fc <_dtoa_r+0x94c>
 801432c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801432e:	2b02      	cmp	r3, #2
 8014330:	dc41      	bgt.n	80143b6 <_dtoa_r+0x906>
 8014332:	e063      	b.n	80143fc <_dtoa_r+0x94c>
 8014334:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014336:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801433a:	e746      	b.n	80141ca <_dtoa_r+0x71a>
 801433c:	9b07      	ldr	r3, [sp, #28]
 801433e:	1e5c      	subs	r4, r3, #1
 8014340:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014342:	42a3      	cmp	r3, r4
 8014344:	bfbf      	itttt	lt
 8014346:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8014348:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801434a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801434c:	1ae3      	sublt	r3, r4, r3
 801434e:	bfb4      	ite	lt
 8014350:	18d2      	addlt	r2, r2, r3
 8014352:	1b1c      	subge	r4, r3, r4
 8014354:	9b07      	ldr	r3, [sp, #28]
 8014356:	bfbc      	itt	lt
 8014358:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801435a:	2400      	movlt	r4, #0
 801435c:	2b00      	cmp	r3, #0
 801435e:	bfb5      	itete	lt
 8014360:	eba8 0603 	sublt.w	r6, r8, r3
 8014364:	9b07      	ldrge	r3, [sp, #28]
 8014366:	2300      	movlt	r3, #0
 8014368:	4646      	movge	r6, r8
 801436a:	e730      	b.n	80141ce <_dtoa_r+0x71e>
 801436c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801436e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8014370:	4646      	mov	r6, r8
 8014372:	e735      	b.n	80141e0 <_dtoa_r+0x730>
 8014374:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014376:	e75c      	b.n	8014232 <_dtoa_r+0x782>
 8014378:	2300      	movs	r3, #0
 801437a:	e788      	b.n	801428e <_dtoa_r+0x7de>
 801437c:	3fe00000 	.word	0x3fe00000
 8014380:	40240000 	.word	0x40240000
 8014384:	40140000 	.word	0x40140000
 8014388:	9b02      	ldr	r3, [sp, #8]
 801438a:	e780      	b.n	801428e <_dtoa_r+0x7de>
 801438c:	2300      	movs	r3, #0
 801438e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014390:	e782      	b.n	8014298 <_dtoa_r+0x7e8>
 8014392:	d099      	beq.n	80142c8 <_dtoa_r+0x818>
 8014394:	9a08      	ldr	r2, [sp, #32]
 8014396:	331c      	adds	r3, #28
 8014398:	441a      	add	r2, r3
 801439a:	4498      	add	r8, r3
 801439c:	441e      	add	r6, r3
 801439e:	9208      	str	r2, [sp, #32]
 80143a0:	e792      	b.n	80142c8 <_dtoa_r+0x818>
 80143a2:	4603      	mov	r3, r0
 80143a4:	e7f6      	b.n	8014394 <_dtoa_r+0x8e4>
 80143a6:	9b07      	ldr	r3, [sp, #28]
 80143a8:	9704      	str	r7, [sp, #16]
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	dc20      	bgt.n	80143f0 <_dtoa_r+0x940>
 80143ae:	9300      	str	r3, [sp, #0]
 80143b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143b2:	2b02      	cmp	r3, #2
 80143b4:	dd1e      	ble.n	80143f4 <_dtoa_r+0x944>
 80143b6:	9b00      	ldr	r3, [sp, #0]
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	f47f aec0 	bne.w	801413e <_dtoa_r+0x68e>
 80143be:	4621      	mov	r1, r4
 80143c0:	2205      	movs	r2, #5
 80143c2:	4658      	mov	r0, fp
 80143c4:	f000 f9e4 	bl	8014790 <__multadd>
 80143c8:	4601      	mov	r1, r0
 80143ca:	4604      	mov	r4, r0
 80143cc:	4648      	mov	r0, r9
 80143ce:	f000 fc41 	bl	8014c54 <__mcmp>
 80143d2:	2800      	cmp	r0, #0
 80143d4:	f77f aeb3 	ble.w	801413e <_dtoa_r+0x68e>
 80143d8:	4656      	mov	r6, sl
 80143da:	2331      	movs	r3, #49	@ 0x31
 80143dc:	f806 3b01 	strb.w	r3, [r6], #1
 80143e0:	9b04      	ldr	r3, [sp, #16]
 80143e2:	3301      	adds	r3, #1
 80143e4:	9304      	str	r3, [sp, #16]
 80143e6:	e6ae      	b.n	8014146 <_dtoa_r+0x696>
 80143e8:	9c07      	ldr	r4, [sp, #28]
 80143ea:	9704      	str	r7, [sp, #16]
 80143ec:	4625      	mov	r5, r4
 80143ee:	e7f3      	b.n	80143d8 <_dtoa_r+0x928>
 80143f0:	9b07      	ldr	r3, [sp, #28]
 80143f2:	9300      	str	r3, [sp, #0]
 80143f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	f000 8104 	beq.w	8014604 <_dtoa_r+0xb54>
 80143fc:	2e00      	cmp	r6, #0
 80143fe:	dd05      	ble.n	801440c <_dtoa_r+0x95c>
 8014400:	4629      	mov	r1, r5
 8014402:	4632      	mov	r2, r6
 8014404:	4658      	mov	r0, fp
 8014406:	f000 fbb9 	bl	8014b7c <__lshift>
 801440a:	4605      	mov	r5, r0
 801440c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801440e:	2b00      	cmp	r3, #0
 8014410:	d05a      	beq.n	80144c8 <_dtoa_r+0xa18>
 8014412:	6869      	ldr	r1, [r5, #4]
 8014414:	4658      	mov	r0, fp
 8014416:	f000 f959 	bl	80146cc <_Balloc>
 801441a:	4606      	mov	r6, r0
 801441c:	b928      	cbnz	r0, 801442a <_dtoa_r+0x97a>
 801441e:	4b84      	ldr	r3, [pc, #528]	@ (8014630 <_dtoa_r+0xb80>)
 8014420:	4602      	mov	r2, r0
 8014422:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014426:	f7ff bb5a 	b.w	8013ade <_dtoa_r+0x2e>
 801442a:	692a      	ldr	r2, [r5, #16]
 801442c:	3202      	adds	r2, #2
 801442e:	0092      	lsls	r2, r2, #2
 8014430:	f105 010c 	add.w	r1, r5, #12
 8014434:	300c      	adds	r0, #12
 8014436:	f7ff fa7e 	bl	8013936 <memcpy>
 801443a:	2201      	movs	r2, #1
 801443c:	4631      	mov	r1, r6
 801443e:	4658      	mov	r0, fp
 8014440:	f000 fb9c 	bl	8014b7c <__lshift>
 8014444:	f10a 0301 	add.w	r3, sl, #1
 8014448:	9307      	str	r3, [sp, #28]
 801444a:	9b00      	ldr	r3, [sp, #0]
 801444c:	4453      	add	r3, sl
 801444e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014450:	9b02      	ldr	r3, [sp, #8]
 8014452:	f003 0301 	and.w	r3, r3, #1
 8014456:	462f      	mov	r7, r5
 8014458:	930a      	str	r3, [sp, #40]	@ 0x28
 801445a:	4605      	mov	r5, r0
 801445c:	9b07      	ldr	r3, [sp, #28]
 801445e:	4621      	mov	r1, r4
 8014460:	3b01      	subs	r3, #1
 8014462:	4648      	mov	r0, r9
 8014464:	9300      	str	r3, [sp, #0]
 8014466:	f7ff fa99 	bl	801399c <quorem>
 801446a:	4639      	mov	r1, r7
 801446c:	9002      	str	r0, [sp, #8]
 801446e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8014472:	4648      	mov	r0, r9
 8014474:	f000 fbee 	bl	8014c54 <__mcmp>
 8014478:	462a      	mov	r2, r5
 801447a:	9008      	str	r0, [sp, #32]
 801447c:	4621      	mov	r1, r4
 801447e:	4658      	mov	r0, fp
 8014480:	f000 fc04 	bl	8014c8c <__mdiff>
 8014484:	68c2      	ldr	r2, [r0, #12]
 8014486:	4606      	mov	r6, r0
 8014488:	bb02      	cbnz	r2, 80144cc <_dtoa_r+0xa1c>
 801448a:	4601      	mov	r1, r0
 801448c:	4648      	mov	r0, r9
 801448e:	f000 fbe1 	bl	8014c54 <__mcmp>
 8014492:	4602      	mov	r2, r0
 8014494:	4631      	mov	r1, r6
 8014496:	4658      	mov	r0, fp
 8014498:	920e      	str	r2, [sp, #56]	@ 0x38
 801449a:	f000 f957 	bl	801474c <_Bfree>
 801449e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80144a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80144a2:	9e07      	ldr	r6, [sp, #28]
 80144a4:	ea43 0102 	orr.w	r1, r3, r2
 80144a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80144aa:	4319      	orrs	r1, r3
 80144ac:	d110      	bne.n	80144d0 <_dtoa_r+0xa20>
 80144ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80144b2:	d029      	beq.n	8014508 <_dtoa_r+0xa58>
 80144b4:	9b08      	ldr	r3, [sp, #32]
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	dd02      	ble.n	80144c0 <_dtoa_r+0xa10>
 80144ba:	9b02      	ldr	r3, [sp, #8]
 80144bc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80144c0:	9b00      	ldr	r3, [sp, #0]
 80144c2:	f883 8000 	strb.w	r8, [r3]
 80144c6:	e63f      	b.n	8014148 <_dtoa_r+0x698>
 80144c8:	4628      	mov	r0, r5
 80144ca:	e7bb      	b.n	8014444 <_dtoa_r+0x994>
 80144cc:	2201      	movs	r2, #1
 80144ce:	e7e1      	b.n	8014494 <_dtoa_r+0x9e4>
 80144d0:	9b08      	ldr	r3, [sp, #32]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	db04      	blt.n	80144e0 <_dtoa_r+0xa30>
 80144d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80144d8:	430b      	orrs	r3, r1
 80144da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80144dc:	430b      	orrs	r3, r1
 80144de:	d120      	bne.n	8014522 <_dtoa_r+0xa72>
 80144e0:	2a00      	cmp	r2, #0
 80144e2:	dded      	ble.n	80144c0 <_dtoa_r+0xa10>
 80144e4:	4649      	mov	r1, r9
 80144e6:	2201      	movs	r2, #1
 80144e8:	4658      	mov	r0, fp
 80144ea:	f000 fb47 	bl	8014b7c <__lshift>
 80144ee:	4621      	mov	r1, r4
 80144f0:	4681      	mov	r9, r0
 80144f2:	f000 fbaf 	bl	8014c54 <__mcmp>
 80144f6:	2800      	cmp	r0, #0
 80144f8:	dc03      	bgt.n	8014502 <_dtoa_r+0xa52>
 80144fa:	d1e1      	bne.n	80144c0 <_dtoa_r+0xa10>
 80144fc:	f018 0f01 	tst.w	r8, #1
 8014500:	d0de      	beq.n	80144c0 <_dtoa_r+0xa10>
 8014502:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014506:	d1d8      	bne.n	80144ba <_dtoa_r+0xa0a>
 8014508:	9a00      	ldr	r2, [sp, #0]
 801450a:	2339      	movs	r3, #57	@ 0x39
 801450c:	7013      	strb	r3, [r2, #0]
 801450e:	4633      	mov	r3, r6
 8014510:	461e      	mov	r6, r3
 8014512:	3b01      	subs	r3, #1
 8014514:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014518:	2a39      	cmp	r2, #57	@ 0x39
 801451a:	d052      	beq.n	80145c2 <_dtoa_r+0xb12>
 801451c:	3201      	adds	r2, #1
 801451e:	701a      	strb	r2, [r3, #0]
 8014520:	e612      	b.n	8014148 <_dtoa_r+0x698>
 8014522:	2a00      	cmp	r2, #0
 8014524:	dd07      	ble.n	8014536 <_dtoa_r+0xa86>
 8014526:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801452a:	d0ed      	beq.n	8014508 <_dtoa_r+0xa58>
 801452c:	9a00      	ldr	r2, [sp, #0]
 801452e:	f108 0301 	add.w	r3, r8, #1
 8014532:	7013      	strb	r3, [r2, #0]
 8014534:	e608      	b.n	8014148 <_dtoa_r+0x698>
 8014536:	9b07      	ldr	r3, [sp, #28]
 8014538:	9a07      	ldr	r2, [sp, #28]
 801453a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801453e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014540:	4293      	cmp	r3, r2
 8014542:	d028      	beq.n	8014596 <_dtoa_r+0xae6>
 8014544:	4649      	mov	r1, r9
 8014546:	2300      	movs	r3, #0
 8014548:	220a      	movs	r2, #10
 801454a:	4658      	mov	r0, fp
 801454c:	f000 f920 	bl	8014790 <__multadd>
 8014550:	42af      	cmp	r7, r5
 8014552:	4681      	mov	r9, r0
 8014554:	f04f 0300 	mov.w	r3, #0
 8014558:	f04f 020a 	mov.w	r2, #10
 801455c:	4639      	mov	r1, r7
 801455e:	4658      	mov	r0, fp
 8014560:	d107      	bne.n	8014572 <_dtoa_r+0xac2>
 8014562:	f000 f915 	bl	8014790 <__multadd>
 8014566:	4607      	mov	r7, r0
 8014568:	4605      	mov	r5, r0
 801456a:	9b07      	ldr	r3, [sp, #28]
 801456c:	3301      	adds	r3, #1
 801456e:	9307      	str	r3, [sp, #28]
 8014570:	e774      	b.n	801445c <_dtoa_r+0x9ac>
 8014572:	f000 f90d 	bl	8014790 <__multadd>
 8014576:	4629      	mov	r1, r5
 8014578:	4607      	mov	r7, r0
 801457a:	2300      	movs	r3, #0
 801457c:	220a      	movs	r2, #10
 801457e:	4658      	mov	r0, fp
 8014580:	f000 f906 	bl	8014790 <__multadd>
 8014584:	4605      	mov	r5, r0
 8014586:	e7f0      	b.n	801456a <_dtoa_r+0xaba>
 8014588:	9b00      	ldr	r3, [sp, #0]
 801458a:	2b00      	cmp	r3, #0
 801458c:	bfcc      	ite	gt
 801458e:	461e      	movgt	r6, r3
 8014590:	2601      	movle	r6, #1
 8014592:	4456      	add	r6, sl
 8014594:	2700      	movs	r7, #0
 8014596:	4649      	mov	r1, r9
 8014598:	2201      	movs	r2, #1
 801459a:	4658      	mov	r0, fp
 801459c:	f000 faee 	bl	8014b7c <__lshift>
 80145a0:	4621      	mov	r1, r4
 80145a2:	4681      	mov	r9, r0
 80145a4:	f000 fb56 	bl	8014c54 <__mcmp>
 80145a8:	2800      	cmp	r0, #0
 80145aa:	dcb0      	bgt.n	801450e <_dtoa_r+0xa5e>
 80145ac:	d102      	bne.n	80145b4 <_dtoa_r+0xb04>
 80145ae:	f018 0f01 	tst.w	r8, #1
 80145b2:	d1ac      	bne.n	801450e <_dtoa_r+0xa5e>
 80145b4:	4633      	mov	r3, r6
 80145b6:	461e      	mov	r6, r3
 80145b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80145bc:	2a30      	cmp	r2, #48	@ 0x30
 80145be:	d0fa      	beq.n	80145b6 <_dtoa_r+0xb06>
 80145c0:	e5c2      	b.n	8014148 <_dtoa_r+0x698>
 80145c2:	459a      	cmp	sl, r3
 80145c4:	d1a4      	bne.n	8014510 <_dtoa_r+0xa60>
 80145c6:	9b04      	ldr	r3, [sp, #16]
 80145c8:	3301      	adds	r3, #1
 80145ca:	9304      	str	r3, [sp, #16]
 80145cc:	2331      	movs	r3, #49	@ 0x31
 80145ce:	f88a 3000 	strb.w	r3, [sl]
 80145d2:	e5b9      	b.n	8014148 <_dtoa_r+0x698>
 80145d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80145d6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8014634 <_dtoa_r+0xb84>
 80145da:	b11b      	cbz	r3, 80145e4 <_dtoa_r+0xb34>
 80145dc:	f10a 0308 	add.w	r3, sl, #8
 80145e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80145e2:	6013      	str	r3, [r2, #0]
 80145e4:	4650      	mov	r0, sl
 80145e6:	b019      	add	sp, #100	@ 0x64
 80145e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145ee:	2b01      	cmp	r3, #1
 80145f0:	f77f ae37 	ble.w	8014262 <_dtoa_r+0x7b2>
 80145f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80145f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80145f8:	2001      	movs	r0, #1
 80145fa:	e655      	b.n	80142a8 <_dtoa_r+0x7f8>
 80145fc:	9b00      	ldr	r3, [sp, #0]
 80145fe:	2b00      	cmp	r3, #0
 8014600:	f77f aed6 	ble.w	80143b0 <_dtoa_r+0x900>
 8014604:	4656      	mov	r6, sl
 8014606:	4621      	mov	r1, r4
 8014608:	4648      	mov	r0, r9
 801460a:	f7ff f9c7 	bl	801399c <quorem>
 801460e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8014612:	f806 8b01 	strb.w	r8, [r6], #1
 8014616:	9b00      	ldr	r3, [sp, #0]
 8014618:	eba6 020a 	sub.w	r2, r6, sl
 801461c:	4293      	cmp	r3, r2
 801461e:	ddb3      	ble.n	8014588 <_dtoa_r+0xad8>
 8014620:	4649      	mov	r1, r9
 8014622:	2300      	movs	r3, #0
 8014624:	220a      	movs	r2, #10
 8014626:	4658      	mov	r0, fp
 8014628:	f000 f8b2 	bl	8014790 <__multadd>
 801462c:	4681      	mov	r9, r0
 801462e:	e7ea      	b.n	8014606 <_dtoa_r+0xb56>
 8014630:	0805d6b9 	.word	0x0805d6b9
 8014634:	0805d654 	.word	0x0805d654

08014638 <_free_r>:
 8014638:	b538      	push	{r3, r4, r5, lr}
 801463a:	4605      	mov	r5, r0
 801463c:	2900      	cmp	r1, #0
 801463e:	d041      	beq.n	80146c4 <_free_r+0x8c>
 8014640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014644:	1f0c      	subs	r4, r1, #4
 8014646:	2b00      	cmp	r3, #0
 8014648:	bfb8      	it	lt
 801464a:	18e4      	addlt	r4, r4, r3
 801464c:	f7fe f888 	bl	8012760 <__malloc_lock>
 8014650:	4a1d      	ldr	r2, [pc, #116]	@ (80146c8 <_free_r+0x90>)
 8014652:	6813      	ldr	r3, [r2, #0]
 8014654:	b933      	cbnz	r3, 8014664 <_free_r+0x2c>
 8014656:	6063      	str	r3, [r4, #4]
 8014658:	6014      	str	r4, [r2, #0]
 801465a:	4628      	mov	r0, r5
 801465c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014660:	f7fe b884 	b.w	801276c <__malloc_unlock>
 8014664:	42a3      	cmp	r3, r4
 8014666:	d908      	bls.n	801467a <_free_r+0x42>
 8014668:	6820      	ldr	r0, [r4, #0]
 801466a:	1821      	adds	r1, r4, r0
 801466c:	428b      	cmp	r3, r1
 801466e:	bf01      	itttt	eq
 8014670:	6819      	ldreq	r1, [r3, #0]
 8014672:	685b      	ldreq	r3, [r3, #4]
 8014674:	1809      	addeq	r1, r1, r0
 8014676:	6021      	streq	r1, [r4, #0]
 8014678:	e7ed      	b.n	8014656 <_free_r+0x1e>
 801467a:	461a      	mov	r2, r3
 801467c:	685b      	ldr	r3, [r3, #4]
 801467e:	b10b      	cbz	r3, 8014684 <_free_r+0x4c>
 8014680:	42a3      	cmp	r3, r4
 8014682:	d9fa      	bls.n	801467a <_free_r+0x42>
 8014684:	6811      	ldr	r1, [r2, #0]
 8014686:	1850      	adds	r0, r2, r1
 8014688:	42a0      	cmp	r0, r4
 801468a:	d10b      	bne.n	80146a4 <_free_r+0x6c>
 801468c:	6820      	ldr	r0, [r4, #0]
 801468e:	4401      	add	r1, r0
 8014690:	1850      	adds	r0, r2, r1
 8014692:	4283      	cmp	r3, r0
 8014694:	6011      	str	r1, [r2, #0]
 8014696:	d1e0      	bne.n	801465a <_free_r+0x22>
 8014698:	6818      	ldr	r0, [r3, #0]
 801469a:	685b      	ldr	r3, [r3, #4]
 801469c:	6053      	str	r3, [r2, #4]
 801469e:	4408      	add	r0, r1
 80146a0:	6010      	str	r0, [r2, #0]
 80146a2:	e7da      	b.n	801465a <_free_r+0x22>
 80146a4:	d902      	bls.n	80146ac <_free_r+0x74>
 80146a6:	230c      	movs	r3, #12
 80146a8:	602b      	str	r3, [r5, #0]
 80146aa:	e7d6      	b.n	801465a <_free_r+0x22>
 80146ac:	6820      	ldr	r0, [r4, #0]
 80146ae:	1821      	adds	r1, r4, r0
 80146b0:	428b      	cmp	r3, r1
 80146b2:	bf04      	itt	eq
 80146b4:	6819      	ldreq	r1, [r3, #0]
 80146b6:	685b      	ldreq	r3, [r3, #4]
 80146b8:	6063      	str	r3, [r4, #4]
 80146ba:	bf04      	itt	eq
 80146bc:	1809      	addeq	r1, r1, r0
 80146be:	6021      	streq	r1, [r4, #0]
 80146c0:	6054      	str	r4, [r2, #4]
 80146c2:	e7ca      	b.n	801465a <_free_r+0x22>
 80146c4:	bd38      	pop	{r3, r4, r5, pc}
 80146c6:	bf00      	nop
 80146c8:	2000c66c 	.word	0x2000c66c

080146cc <_Balloc>:
 80146cc:	b570      	push	{r4, r5, r6, lr}
 80146ce:	69c6      	ldr	r6, [r0, #28]
 80146d0:	4604      	mov	r4, r0
 80146d2:	460d      	mov	r5, r1
 80146d4:	b976      	cbnz	r6, 80146f4 <_Balloc+0x28>
 80146d6:	2010      	movs	r0, #16
 80146d8:	f7fd ff98 	bl	801260c <malloc>
 80146dc:	4602      	mov	r2, r0
 80146de:	61e0      	str	r0, [r4, #28]
 80146e0:	b920      	cbnz	r0, 80146ec <_Balloc+0x20>
 80146e2:	4b18      	ldr	r3, [pc, #96]	@ (8014744 <_Balloc+0x78>)
 80146e4:	4818      	ldr	r0, [pc, #96]	@ (8014748 <_Balloc+0x7c>)
 80146e6:	216b      	movs	r1, #107	@ 0x6b
 80146e8:	f7ff f93a 	bl	8013960 <__assert_func>
 80146ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80146f0:	6006      	str	r6, [r0, #0]
 80146f2:	60c6      	str	r6, [r0, #12]
 80146f4:	69e6      	ldr	r6, [r4, #28]
 80146f6:	68f3      	ldr	r3, [r6, #12]
 80146f8:	b183      	cbz	r3, 801471c <_Balloc+0x50>
 80146fa:	69e3      	ldr	r3, [r4, #28]
 80146fc:	68db      	ldr	r3, [r3, #12]
 80146fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014702:	b9b8      	cbnz	r0, 8014734 <_Balloc+0x68>
 8014704:	2101      	movs	r1, #1
 8014706:	fa01 f605 	lsl.w	r6, r1, r5
 801470a:	1d72      	adds	r2, r6, #5
 801470c:	0092      	lsls	r2, r2, #2
 801470e:	4620      	mov	r0, r4
 8014710:	f002 f8fd 	bl	801690e <_calloc_r>
 8014714:	b160      	cbz	r0, 8014730 <_Balloc+0x64>
 8014716:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801471a:	e00e      	b.n	801473a <_Balloc+0x6e>
 801471c:	2221      	movs	r2, #33	@ 0x21
 801471e:	2104      	movs	r1, #4
 8014720:	4620      	mov	r0, r4
 8014722:	f002 f8f4 	bl	801690e <_calloc_r>
 8014726:	69e3      	ldr	r3, [r4, #28]
 8014728:	60f0      	str	r0, [r6, #12]
 801472a:	68db      	ldr	r3, [r3, #12]
 801472c:	2b00      	cmp	r3, #0
 801472e:	d1e4      	bne.n	80146fa <_Balloc+0x2e>
 8014730:	2000      	movs	r0, #0
 8014732:	bd70      	pop	{r4, r5, r6, pc}
 8014734:	6802      	ldr	r2, [r0, #0]
 8014736:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801473a:	2300      	movs	r3, #0
 801473c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014740:	e7f7      	b.n	8014732 <_Balloc+0x66>
 8014742:	bf00      	nop
 8014744:	0805d5a7 	.word	0x0805d5a7
 8014748:	0805d6ca 	.word	0x0805d6ca

0801474c <_Bfree>:
 801474c:	b570      	push	{r4, r5, r6, lr}
 801474e:	69c6      	ldr	r6, [r0, #28]
 8014750:	4605      	mov	r5, r0
 8014752:	460c      	mov	r4, r1
 8014754:	b976      	cbnz	r6, 8014774 <_Bfree+0x28>
 8014756:	2010      	movs	r0, #16
 8014758:	f7fd ff58 	bl	801260c <malloc>
 801475c:	4602      	mov	r2, r0
 801475e:	61e8      	str	r0, [r5, #28]
 8014760:	b920      	cbnz	r0, 801476c <_Bfree+0x20>
 8014762:	4b09      	ldr	r3, [pc, #36]	@ (8014788 <_Bfree+0x3c>)
 8014764:	4809      	ldr	r0, [pc, #36]	@ (801478c <_Bfree+0x40>)
 8014766:	218f      	movs	r1, #143	@ 0x8f
 8014768:	f7ff f8fa 	bl	8013960 <__assert_func>
 801476c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014770:	6006      	str	r6, [r0, #0]
 8014772:	60c6      	str	r6, [r0, #12]
 8014774:	b13c      	cbz	r4, 8014786 <_Bfree+0x3a>
 8014776:	69eb      	ldr	r3, [r5, #28]
 8014778:	6862      	ldr	r2, [r4, #4]
 801477a:	68db      	ldr	r3, [r3, #12]
 801477c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014780:	6021      	str	r1, [r4, #0]
 8014782:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014786:	bd70      	pop	{r4, r5, r6, pc}
 8014788:	0805d5a7 	.word	0x0805d5a7
 801478c:	0805d6ca 	.word	0x0805d6ca

08014790 <__multadd>:
 8014790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014794:	690d      	ldr	r5, [r1, #16]
 8014796:	4607      	mov	r7, r0
 8014798:	460c      	mov	r4, r1
 801479a:	461e      	mov	r6, r3
 801479c:	f101 0c14 	add.w	ip, r1, #20
 80147a0:	2000      	movs	r0, #0
 80147a2:	f8dc 3000 	ldr.w	r3, [ip]
 80147a6:	b299      	uxth	r1, r3
 80147a8:	fb02 6101 	mla	r1, r2, r1, r6
 80147ac:	0c1e      	lsrs	r6, r3, #16
 80147ae:	0c0b      	lsrs	r3, r1, #16
 80147b0:	fb02 3306 	mla	r3, r2, r6, r3
 80147b4:	b289      	uxth	r1, r1
 80147b6:	3001      	adds	r0, #1
 80147b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80147bc:	4285      	cmp	r5, r0
 80147be:	f84c 1b04 	str.w	r1, [ip], #4
 80147c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80147c6:	dcec      	bgt.n	80147a2 <__multadd+0x12>
 80147c8:	b30e      	cbz	r6, 801480e <__multadd+0x7e>
 80147ca:	68a3      	ldr	r3, [r4, #8]
 80147cc:	42ab      	cmp	r3, r5
 80147ce:	dc19      	bgt.n	8014804 <__multadd+0x74>
 80147d0:	6861      	ldr	r1, [r4, #4]
 80147d2:	4638      	mov	r0, r7
 80147d4:	3101      	adds	r1, #1
 80147d6:	f7ff ff79 	bl	80146cc <_Balloc>
 80147da:	4680      	mov	r8, r0
 80147dc:	b928      	cbnz	r0, 80147ea <__multadd+0x5a>
 80147de:	4602      	mov	r2, r0
 80147e0:	4b0c      	ldr	r3, [pc, #48]	@ (8014814 <__multadd+0x84>)
 80147e2:	480d      	ldr	r0, [pc, #52]	@ (8014818 <__multadd+0x88>)
 80147e4:	21ba      	movs	r1, #186	@ 0xba
 80147e6:	f7ff f8bb 	bl	8013960 <__assert_func>
 80147ea:	6922      	ldr	r2, [r4, #16]
 80147ec:	3202      	adds	r2, #2
 80147ee:	f104 010c 	add.w	r1, r4, #12
 80147f2:	0092      	lsls	r2, r2, #2
 80147f4:	300c      	adds	r0, #12
 80147f6:	f7ff f89e 	bl	8013936 <memcpy>
 80147fa:	4621      	mov	r1, r4
 80147fc:	4638      	mov	r0, r7
 80147fe:	f7ff ffa5 	bl	801474c <_Bfree>
 8014802:	4644      	mov	r4, r8
 8014804:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014808:	3501      	adds	r5, #1
 801480a:	615e      	str	r6, [r3, #20]
 801480c:	6125      	str	r5, [r4, #16]
 801480e:	4620      	mov	r0, r4
 8014810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014814:	0805d6b9 	.word	0x0805d6b9
 8014818:	0805d6ca 	.word	0x0805d6ca

0801481c <__s2b>:
 801481c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014820:	460c      	mov	r4, r1
 8014822:	4615      	mov	r5, r2
 8014824:	461f      	mov	r7, r3
 8014826:	2209      	movs	r2, #9
 8014828:	3308      	adds	r3, #8
 801482a:	4606      	mov	r6, r0
 801482c:	fb93 f3f2 	sdiv	r3, r3, r2
 8014830:	2100      	movs	r1, #0
 8014832:	2201      	movs	r2, #1
 8014834:	429a      	cmp	r2, r3
 8014836:	db09      	blt.n	801484c <__s2b+0x30>
 8014838:	4630      	mov	r0, r6
 801483a:	f7ff ff47 	bl	80146cc <_Balloc>
 801483e:	b940      	cbnz	r0, 8014852 <__s2b+0x36>
 8014840:	4602      	mov	r2, r0
 8014842:	4b19      	ldr	r3, [pc, #100]	@ (80148a8 <__s2b+0x8c>)
 8014844:	4819      	ldr	r0, [pc, #100]	@ (80148ac <__s2b+0x90>)
 8014846:	21d3      	movs	r1, #211	@ 0xd3
 8014848:	f7ff f88a 	bl	8013960 <__assert_func>
 801484c:	0052      	lsls	r2, r2, #1
 801484e:	3101      	adds	r1, #1
 8014850:	e7f0      	b.n	8014834 <__s2b+0x18>
 8014852:	9b08      	ldr	r3, [sp, #32]
 8014854:	6143      	str	r3, [r0, #20]
 8014856:	2d09      	cmp	r5, #9
 8014858:	f04f 0301 	mov.w	r3, #1
 801485c:	6103      	str	r3, [r0, #16]
 801485e:	dd16      	ble.n	801488e <__s2b+0x72>
 8014860:	f104 0909 	add.w	r9, r4, #9
 8014864:	46c8      	mov	r8, r9
 8014866:	442c      	add	r4, r5
 8014868:	f818 3b01 	ldrb.w	r3, [r8], #1
 801486c:	4601      	mov	r1, r0
 801486e:	3b30      	subs	r3, #48	@ 0x30
 8014870:	220a      	movs	r2, #10
 8014872:	4630      	mov	r0, r6
 8014874:	f7ff ff8c 	bl	8014790 <__multadd>
 8014878:	45a0      	cmp	r8, r4
 801487a:	d1f5      	bne.n	8014868 <__s2b+0x4c>
 801487c:	f1a5 0408 	sub.w	r4, r5, #8
 8014880:	444c      	add	r4, r9
 8014882:	1b2d      	subs	r5, r5, r4
 8014884:	1963      	adds	r3, r4, r5
 8014886:	42bb      	cmp	r3, r7
 8014888:	db04      	blt.n	8014894 <__s2b+0x78>
 801488a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801488e:	340a      	adds	r4, #10
 8014890:	2509      	movs	r5, #9
 8014892:	e7f6      	b.n	8014882 <__s2b+0x66>
 8014894:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014898:	4601      	mov	r1, r0
 801489a:	3b30      	subs	r3, #48	@ 0x30
 801489c:	220a      	movs	r2, #10
 801489e:	4630      	mov	r0, r6
 80148a0:	f7ff ff76 	bl	8014790 <__multadd>
 80148a4:	e7ee      	b.n	8014884 <__s2b+0x68>
 80148a6:	bf00      	nop
 80148a8:	0805d6b9 	.word	0x0805d6b9
 80148ac:	0805d6ca 	.word	0x0805d6ca

080148b0 <__hi0bits>:
 80148b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80148b4:	4603      	mov	r3, r0
 80148b6:	bf36      	itet	cc
 80148b8:	0403      	lslcc	r3, r0, #16
 80148ba:	2000      	movcs	r0, #0
 80148bc:	2010      	movcc	r0, #16
 80148be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80148c2:	bf3c      	itt	cc
 80148c4:	021b      	lslcc	r3, r3, #8
 80148c6:	3008      	addcc	r0, #8
 80148c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80148cc:	bf3c      	itt	cc
 80148ce:	011b      	lslcc	r3, r3, #4
 80148d0:	3004      	addcc	r0, #4
 80148d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80148d6:	bf3c      	itt	cc
 80148d8:	009b      	lslcc	r3, r3, #2
 80148da:	3002      	addcc	r0, #2
 80148dc:	2b00      	cmp	r3, #0
 80148de:	db05      	blt.n	80148ec <__hi0bits+0x3c>
 80148e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80148e4:	f100 0001 	add.w	r0, r0, #1
 80148e8:	bf08      	it	eq
 80148ea:	2020      	moveq	r0, #32
 80148ec:	4770      	bx	lr

080148ee <__lo0bits>:
 80148ee:	6803      	ldr	r3, [r0, #0]
 80148f0:	4602      	mov	r2, r0
 80148f2:	f013 0007 	ands.w	r0, r3, #7
 80148f6:	d00b      	beq.n	8014910 <__lo0bits+0x22>
 80148f8:	07d9      	lsls	r1, r3, #31
 80148fa:	d421      	bmi.n	8014940 <__lo0bits+0x52>
 80148fc:	0798      	lsls	r0, r3, #30
 80148fe:	bf49      	itett	mi
 8014900:	085b      	lsrmi	r3, r3, #1
 8014902:	089b      	lsrpl	r3, r3, #2
 8014904:	2001      	movmi	r0, #1
 8014906:	6013      	strmi	r3, [r2, #0]
 8014908:	bf5c      	itt	pl
 801490a:	6013      	strpl	r3, [r2, #0]
 801490c:	2002      	movpl	r0, #2
 801490e:	4770      	bx	lr
 8014910:	b299      	uxth	r1, r3
 8014912:	b909      	cbnz	r1, 8014918 <__lo0bits+0x2a>
 8014914:	0c1b      	lsrs	r3, r3, #16
 8014916:	2010      	movs	r0, #16
 8014918:	b2d9      	uxtb	r1, r3
 801491a:	b909      	cbnz	r1, 8014920 <__lo0bits+0x32>
 801491c:	3008      	adds	r0, #8
 801491e:	0a1b      	lsrs	r3, r3, #8
 8014920:	0719      	lsls	r1, r3, #28
 8014922:	bf04      	itt	eq
 8014924:	091b      	lsreq	r3, r3, #4
 8014926:	3004      	addeq	r0, #4
 8014928:	0799      	lsls	r1, r3, #30
 801492a:	bf04      	itt	eq
 801492c:	089b      	lsreq	r3, r3, #2
 801492e:	3002      	addeq	r0, #2
 8014930:	07d9      	lsls	r1, r3, #31
 8014932:	d403      	bmi.n	801493c <__lo0bits+0x4e>
 8014934:	085b      	lsrs	r3, r3, #1
 8014936:	f100 0001 	add.w	r0, r0, #1
 801493a:	d003      	beq.n	8014944 <__lo0bits+0x56>
 801493c:	6013      	str	r3, [r2, #0]
 801493e:	4770      	bx	lr
 8014940:	2000      	movs	r0, #0
 8014942:	4770      	bx	lr
 8014944:	2020      	movs	r0, #32
 8014946:	4770      	bx	lr

08014948 <__i2b>:
 8014948:	b510      	push	{r4, lr}
 801494a:	460c      	mov	r4, r1
 801494c:	2101      	movs	r1, #1
 801494e:	f7ff febd 	bl	80146cc <_Balloc>
 8014952:	4602      	mov	r2, r0
 8014954:	b928      	cbnz	r0, 8014962 <__i2b+0x1a>
 8014956:	4b05      	ldr	r3, [pc, #20]	@ (801496c <__i2b+0x24>)
 8014958:	4805      	ldr	r0, [pc, #20]	@ (8014970 <__i2b+0x28>)
 801495a:	f240 1145 	movw	r1, #325	@ 0x145
 801495e:	f7fe ffff 	bl	8013960 <__assert_func>
 8014962:	2301      	movs	r3, #1
 8014964:	6144      	str	r4, [r0, #20]
 8014966:	6103      	str	r3, [r0, #16]
 8014968:	bd10      	pop	{r4, pc}
 801496a:	bf00      	nop
 801496c:	0805d6b9 	.word	0x0805d6b9
 8014970:	0805d6ca 	.word	0x0805d6ca

08014974 <__multiply>:
 8014974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014978:	4614      	mov	r4, r2
 801497a:	690a      	ldr	r2, [r1, #16]
 801497c:	6923      	ldr	r3, [r4, #16]
 801497e:	429a      	cmp	r2, r3
 8014980:	bfa8      	it	ge
 8014982:	4623      	movge	r3, r4
 8014984:	460f      	mov	r7, r1
 8014986:	bfa4      	itt	ge
 8014988:	460c      	movge	r4, r1
 801498a:	461f      	movge	r7, r3
 801498c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8014990:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8014994:	68a3      	ldr	r3, [r4, #8]
 8014996:	6861      	ldr	r1, [r4, #4]
 8014998:	eb0a 0609 	add.w	r6, sl, r9
 801499c:	42b3      	cmp	r3, r6
 801499e:	b085      	sub	sp, #20
 80149a0:	bfb8      	it	lt
 80149a2:	3101      	addlt	r1, #1
 80149a4:	f7ff fe92 	bl	80146cc <_Balloc>
 80149a8:	b930      	cbnz	r0, 80149b8 <__multiply+0x44>
 80149aa:	4602      	mov	r2, r0
 80149ac:	4b44      	ldr	r3, [pc, #272]	@ (8014ac0 <__multiply+0x14c>)
 80149ae:	4845      	ldr	r0, [pc, #276]	@ (8014ac4 <__multiply+0x150>)
 80149b0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80149b4:	f7fe ffd4 	bl	8013960 <__assert_func>
 80149b8:	f100 0514 	add.w	r5, r0, #20
 80149bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80149c0:	462b      	mov	r3, r5
 80149c2:	2200      	movs	r2, #0
 80149c4:	4543      	cmp	r3, r8
 80149c6:	d321      	bcc.n	8014a0c <__multiply+0x98>
 80149c8:	f107 0114 	add.w	r1, r7, #20
 80149cc:	f104 0214 	add.w	r2, r4, #20
 80149d0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80149d4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80149d8:	9302      	str	r3, [sp, #8]
 80149da:	1b13      	subs	r3, r2, r4
 80149dc:	3b15      	subs	r3, #21
 80149de:	f023 0303 	bic.w	r3, r3, #3
 80149e2:	3304      	adds	r3, #4
 80149e4:	f104 0715 	add.w	r7, r4, #21
 80149e8:	42ba      	cmp	r2, r7
 80149ea:	bf38      	it	cc
 80149ec:	2304      	movcc	r3, #4
 80149ee:	9301      	str	r3, [sp, #4]
 80149f0:	9b02      	ldr	r3, [sp, #8]
 80149f2:	9103      	str	r1, [sp, #12]
 80149f4:	428b      	cmp	r3, r1
 80149f6:	d80c      	bhi.n	8014a12 <__multiply+0x9e>
 80149f8:	2e00      	cmp	r6, #0
 80149fa:	dd03      	ble.n	8014a04 <__multiply+0x90>
 80149fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d05b      	beq.n	8014abc <__multiply+0x148>
 8014a04:	6106      	str	r6, [r0, #16]
 8014a06:	b005      	add	sp, #20
 8014a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a0c:	f843 2b04 	str.w	r2, [r3], #4
 8014a10:	e7d8      	b.n	80149c4 <__multiply+0x50>
 8014a12:	f8b1 a000 	ldrh.w	sl, [r1]
 8014a16:	f1ba 0f00 	cmp.w	sl, #0
 8014a1a:	d024      	beq.n	8014a66 <__multiply+0xf2>
 8014a1c:	f104 0e14 	add.w	lr, r4, #20
 8014a20:	46a9      	mov	r9, r5
 8014a22:	f04f 0c00 	mov.w	ip, #0
 8014a26:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014a2a:	f8d9 3000 	ldr.w	r3, [r9]
 8014a2e:	fa1f fb87 	uxth.w	fp, r7
 8014a32:	b29b      	uxth	r3, r3
 8014a34:	fb0a 330b 	mla	r3, sl, fp, r3
 8014a38:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8014a3c:	f8d9 7000 	ldr.w	r7, [r9]
 8014a40:	4463      	add	r3, ip
 8014a42:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8014a46:	fb0a c70b 	mla	r7, sl, fp, ip
 8014a4a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8014a4e:	b29b      	uxth	r3, r3
 8014a50:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014a54:	4572      	cmp	r2, lr
 8014a56:	f849 3b04 	str.w	r3, [r9], #4
 8014a5a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8014a5e:	d8e2      	bhi.n	8014a26 <__multiply+0xb2>
 8014a60:	9b01      	ldr	r3, [sp, #4]
 8014a62:	f845 c003 	str.w	ip, [r5, r3]
 8014a66:	9b03      	ldr	r3, [sp, #12]
 8014a68:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014a6c:	3104      	adds	r1, #4
 8014a6e:	f1b9 0f00 	cmp.w	r9, #0
 8014a72:	d021      	beq.n	8014ab8 <__multiply+0x144>
 8014a74:	682b      	ldr	r3, [r5, #0]
 8014a76:	f104 0c14 	add.w	ip, r4, #20
 8014a7a:	46ae      	mov	lr, r5
 8014a7c:	f04f 0a00 	mov.w	sl, #0
 8014a80:	f8bc b000 	ldrh.w	fp, [ip]
 8014a84:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8014a88:	fb09 770b 	mla	r7, r9, fp, r7
 8014a8c:	4457      	add	r7, sl
 8014a8e:	b29b      	uxth	r3, r3
 8014a90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014a94:	f84e 3b04 	str.w	r3, [lr], #4
 8014a98:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014a9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014aa0:	f8be 3000 	ldrh.w	r3, [lr]
 8014aa4:	fb09 330a 	mla	r3, r9, sl, r3
 8014aa8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8014aac:	4562      	cmp	r2, ip
 8014aae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014ab2:	d8e5      	bhi.n	8014a80 <__multiply+0x10c>
 8014ab4:	9f01      	ldr	r7, [sp, #4]
 8014ab6:	51eb      	str	r3, [r5, r7]
 8014ab8:	3504      	adds	r5, #4
 8014aba:	e799      	b.n	80149f0 <__multiply+0x7c>
 8014abc:	3e01      	subs	r6, #1
 8014abe:	e79b      	b.n	80149f8 <__multiply+0x84>
 8014ac0:	0805d6b9 	.word	0x0805d6b9
 8014ac4:	0805d6ca 	.word	0x0805d6ca

08014ac8 <__pow5mult>:
 8014ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014acc:	4615      	mov	r5, r2
 8014ace:	f012 0203 	ands.w	r2, r2, #3
 8014ad2:	4607      	mov	r7, r0
 8014ad4:	460e      	mov	r6, r1
 8014ad6:	d007      	beq.n	8014ae8 <__pow5mult+0x20>
 8014ad8:	4c25      	ldr	r4, [pc, #148]	@ (8014b70 <__pow5mult+0xa8>)
 8014ada:	3a01      	subs	r2, #1
 8014adc:	2300      	movs	r3, #0
 8014ade:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014ae2:	f7ff fe55 	bl	8014790 <__multadd>
 8014ae6:	4606      	mov	r6, r0
 8014ae8:	10ad      	asrs	r5, r5, #2
 8014aea:	d03d      	beq.n	8014b68 <__pow5mult+0xa0>
 8014aec:	69fc      	ldr	r4, [r7, #28]
 8014aee:	b97c      	cbnz	r4, 8014b10 <__pow5mult+0x48>
 8014af0:	2010      	movs	r0, #16
 8014af2:	f7fd fd8b 	bl	801260c <malloc>
 8014af6:	4602      	mov	r2, r0
 8014af8:	61f8      	str	r0, [r7, #28]
 8014afa:	b928      	cbnz	r0, 8014b08 <__pow5mult+0x40>
 8014afc:	4b1d      	ldr	r3, [pc, #116]	@ (8014b74 <__pow5mult+0xac>)
 8014afe:	481e      	ldr	r0, [pc, #120]	@ (8014b78 <__pow5mult+0xb0>)
 8014b00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014b04:	f7fe ff2c 	bl	8013960 <__assert_func>
 8014b08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014b0c:	6004      	str	r4, [r0, #0]
 8014b0e:	60c4      	str	r4, [r0, #12]
 8014b10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014b14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014b18:	b94c      	cbnz	r4, 8014b2e <__pow5mult+0x66>
 8014b1a:	f240 2171 	movw	r1, #625	@ 0x271
 8014b1e:	4638      	mov	r0, r7
 8014b20:	f7ff ff12 	bl	8014948 <__i2b>
 8014b24:	2300      	movs	r3, #0
 8014b26:	f8c8 0008 	str.w	r0, [r8, #8]
 8014b2a:	4604      	mov	r4, r0
 8014b2c:	6003      	str	r3, [r0, #0]
 8014b2e:	f04f 0900 	mov.w	r9, #0
 8014b32:	07eb      	lsls	r3, r5, #31
 8014b34:	d50a      	bpl.n	8014b4c <__pow5mult+0x84>
 8014b36:	4631      	mov	r1, r6
 8014b38:	4622      	mov	r2, r4
 8014b3a:	4638      	mov	r0, r7
 8014b3c:	f7ff ff1a 	bl	8014974 <__multiply>
 8014b40:	4631      	mov	r1, r6
 8014b42:	4680      	mov	r8, r0
 8014b44:	4638      	mov	r0, r7
 8014b46:	f7ff fe01 	bl	801474c <_Bfree>
 8014b4a:	4646      	mov	r6, r8
 8014b4c:	106d      	asrs	r5, r5, #1
 8014b4e:	d00b      	beq.n	8014b68 <__pow5mult+0xa0>
 8014b50:	6820      	ldr	r0, [r4, #0]
 8014b52:	b938      	cbnz	r0, 8014b64 <__pow5mult+0x9c>
 8014b54:	4622      	mov	r2, r4
 8014b56:	4621      	mov	r1, r4
 8014b58:	4638      	mov	r0, r7
 8014b5a:	f7ff ff0b 	bl	8014974 <__multiply>
 8014b5e:	6020      	str	r0, [r4, #0]
 8014b60:	f8c0 9000 	str.w	r9, [r0]
 8014b64:	4604      	mov	r4, r0
 8014b66:	e7e4      	b.n	8014b32 <__pow5mult+0x6a>
 8014b68:	4630      	mov	r0, r6
 8014b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014b6e:	bf00      	nop
 8014b70:	0805d724 	.word	0x0805d724
 8014b74:	0805d5a7 	.word	0x0805d5a7
 8014b78:	0805d6ca 	.word	0x0805d6ca

08014b7c <__lshift>:
 8014b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014b80:	460c      	mov	r4, r1
 8014b82:	6849      	ldr	r1, [r1, #4]
 8014b84:	6923      	ldr	r3, [r4, #16]
 8014b86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014b8a:	68a3      	ldr	r3, [r4, #8]
 8014b8c:	4607      	mov	r7, r0
 8014b8e:	4691      	mov	r9, r2
 8014b90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014b94:	f108 0601 	add.w	r6, r8, #1
 8014b98:	42b3      	cmp	r3, r6
 8014b9a:	db0b      	blt.n	8014bb4 <__lshift+0x38>
 8014b9c:	4638      	mov	r0, r7
 8014b9e:	f7ff fd95 	bl	80146cc <_Balloc>
 8014ba2:	4605      	mov	r5, r0
 8014ba4:	b948      	cbnz	r0, 8014bba <__lshift+0x3e>
 8014ba6:	4602      	mov	r2, r0
 8014ba8:	4b28      	ldr	r3, [pc, #160]	@ (8014c4c <__lshift+0xd0>)
 8014baa:	4829      	ldr	r0, [pc, #164]	@ (8014c50 <__lshift+0xd4>)
 8014bac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014bb0:	f7fe fed6 	bl	8013960 <__assert_func>
 8014bb4:	3101      	adds	r1, #1
 8014bb6:	005b      	lsls	r3, r3, #1
 8014bb8:	e7ee      	b.n	8014b98 <__lshift+0x1c>
 8014bba:	2300      	movs	r3, #0
 8014bbc:	f100 0114 	add.w	r1, r0, #20
 8014bc0:	f100 0210 	add.w	r2, r0, #16
 8014bc4:	4618      	mov	r0, r3
 8014bc6:	4553      	cmp	r3, sl
 8014bc8:	db33      	blt.n	8014c32 <__lshift+0xb6>
 8014bca:	6920      	ldr	r0, [r4, #16]
 8014bcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014bd0:	f104 0314 	add.w	r3, r4, #20
 8014bd4:	f019 091f 	ands.w	r9, r9, #31
 8014bd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014bdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014be0:	d02b      	beq.n	8014c3a <__lshift+0xbe>
 8014be2:	f1c9 0e20 	rsb	lr, r9, #32
 8014be6:	468a      	mov	sl, r1
 8014be8:	2200      	movs	r2, #0
 8014bea:	6818      	ldr	r0, [r3, #0]
 8014bec:	fa00 f009 	lsl.w	r0, r0, r9
 8014bf0:	4310      	orrs	r0, r2
 8014bf2:	f84a 0b04 	str.w	r0, [sl], #4
 8014bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8014bfa:	459c      	cmp	ip, r3
 8014bfc:	fa22 f20e 	lsr.w	r2, r2, lr
 8014c00:	d8f3      	bhi.n	8014bea <__lshift+0x6e>
 8014c02:	ebac 0304 	sub.w	r3, ip, r4
 8014c06:	3b15      	subs	r3, #21
 8014c08:	f023 0303 	bic.w	r3, r3, #3
 8014c0c:	3304      	adds	r3, #4
 8014c0e:	f104 0015 	add.w	r0, r4, #21
 8014c12:	4584      	cmp	ip, r0
 8014c14:	bf38      	it	cc
 8014c16:	2304      	movcc	r3, #4
 8014c18:	50ca      	str	r2, [r1, r3]
 8014c1a:	b10a      	cbz	r2, 8014c20 <__lshift+0xa4>
 8014c1c:	f108 0602 	add.w	r6, r8, #2
 8014c20:	3e01      	subs	r6, #1
 8014c22:	4638      	mov	r0, r7
 8014c24:	612e      	str	r6, [r5, #16]
 8014c26:	4621      	mov	r1, r4
 8014c28:	f7ff fd90 	bl	801474c <_Bfree>
 8014c2c:	4628      	mov	r0, r5
 8014c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014c32:	f842 0f04 	str.w	r0, [r2, #4]!
 8014c36:	3301      	adds	r3, #1
 8014c38:	e7c5      	b.n	8014bc6 <__lshift+0x4a>
 8014c3a:	3904      	subs	r1, #4
 8014c3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014c40:	f841 2f04 	str.w	r2, [r1, #4]!
 8014c44:	459c      	cmp	ip, r3
 8014c46:	d8f9      	bhi.n	8014c3c <__lshift+0xc0>
 8014c48:	e7ea      	b.n	8014c20 <__lshift+0xa4>
 8014c4a:	bf00      	nop
 8014c4c:	0805d6b9 	.word	0x0805d6b9
 8014c50:	0805d6ca 	.word	0x0805d6ca

08014c54 <__mcmp>:
 8014c54:	690a      	ldr	r2, [r1, #16]
 8014c56:	4603      	mov	r3, r0
 8014c58:	6900      	ldr	r0, [r0, #16]
 8014c5a:	1a80      	subs	r0, r0, r2
 8014c5c:	b530      	push	{r4, r5, lr}
 8014c5e:	d10e      	bne.n	8014c7e <__mcmp+0x2a>
 8014c60:	3314      	adds	r3, #20
 8014c62:	3114      	adds	r1, #20
 8014c64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014c68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014c6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014c70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014c74:	4295      	cmp	r5, r2
 8014c76:	d003      	beq.n	8014c80 <__mcmp+0x2c>
 8014c78:	d205      	bcs.n	8014c86 <__mcmp+0x32>
 8014c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8014c7e:	bd30      	pop	{r4, r5, pc}
 8014c80:	42a3      	cmp	r3, r4
 8014c82:	d3f3      	bcc.n	8014c6c <__mcmp+0x18>
 8014c84:	e7fb      	b.n	8014c7e <__mcmp+0x2a>
 8014c86:	2001      	movs	r0, #1
 8014c88:	e7f9      	b.n	8014c7e <__mcmp+0x2a>
	...

08014c8c <__mdiff>:
 8014c8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c90:	4689      	mov	r9, r1
 8014c92:	4606      	mov	r6, r0
 8014c94:	4611      	mov	r1, r2
 8014c96:	4648      	mov	r0, r9
 8014c98:	4614      	mov	r4, r2
 8014c9a:	f7ff ffdb 	bl	8014c54 <__mcmp>
 8014c9e:	1e05      	subs	r5, r0, #0
 8014ca0:	d112      	bne.n	8014cc8 <__mdiff+0x3c>
 8014ca2:	4629      	mov	r1, r5
 8014ca4:	4630      	mov	r0, r6
 8014ca6:	f7ff fd11 	bl	80146cc <_Balloc>
 8014caa:	4602      	mov	r2, r0
 8014cac:	b928      	cbnz	r0, 8014cba <__mdiff+0x2e>
 8014cae:	4b3f      	ldr	r3, [pc, #252]	@ (8014dac <__mdiff+0x120>)
 8014cb0:	f240 2137 	movw	r1, #567	@ 0x237
 8014cb4:	483e      	ldr	r0, [pc, #248]	@ (8014db0 <__mdiff+0x124>)
 8014cb6:	f7fe fe53 	bl	8013960 <__assert_func>
 8014cba:	2301      	movs	r3, #1
 8014cbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014cc0:	4610      	mov	r0, r2
 8014cc2:	b003      	add	sp, #12
 8014cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cc8:	bfbc      	itt	lt
 8014cca:	464b      	movlt	r3, r9
 8014ccc:	46a1      	movlt	r9, r4
 8014cce:	4630      	mov	r0, r6
 8014cd0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014cd4:	bfba      	itte	lt
 8014cd6:	461c      	movlt	r4, r3
 8014cd8:	2501      	movlt	r5, #1
 8014cda:	2500      	movge	r5, #0
 8014cdc:	f7ff fcf6 	bl	80146cc <_Balloc>
 8014ce0:	4602      	mov	r2, r0
 8014ce2:	b918      	cbnz	r0, 8014cec <__mdiff+0x60>
 8014ce4:	4b31      	ldr	r3, [pc, #196]	@ (8014dac <__mdiff+0x120>)
 8014ce6:	f240 2145 	movw	r1, #581	@ 0x245
 8014cea:	e7e3      	b.n	8014cb4 <__mdiff+0x28>
 8014cec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014cf0:	6926      	ldr	r6, [r4, #16]
 8014cf2:	60c5      	str	r5, [r0, #12]
 8014cf4:	f109 0310 	add.w	r3, r9, #16
 8014cf8:	f109 0514 	add.w	r5, r9, #20
 8014cfc:	f104 0e14 	add.w	lr, r4, #20
 8014d00:	f100 0b14 	add.w	fp, r0, #20
 8014d04:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014d08:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014d0c:	9301      	str	r3, [sp, #4]
 8014d0e:	46d9      	mov	r9, fp
 8014d10:	f04f 0c00 	mov.w	ip, #0
 8014d14:	9b01      	ldr	r3, [sp, #4]
 8014d16:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014d1a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014d1e:	9301      	str	r3, [sp, #4]
 8014d20:	fa1f f38a 	uxth.w	r3, sl
 8014d24:	4619      	mov	r1, r3
 8014d26:	b283      	uxth	r3, r0
 8014d28:	1acb      	subs	r3, r1, r3
 8014d2a:	0c00      	lsrs	r0, r0, #16
 8014d2c:	4463      	add	r3, ip
 8014d2e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014d32:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014d36:	b29b      	uxth	r3, r3
 8014d38:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014d3c:	4576      	cmp	r6, lr
 8014d3e:	f849 3b04 	str.w	r3, [r9], #4
 8014d42:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014d46:	d8e5      	bhi.n	8014d14 <__mdiff+0x88>
 8014d48:	1b33      	subs	r3, r6, r4
 8014d4a:	3b15      	subs	r3, #21
 8014d4c:	f023 0303 	bic.w	r3, r3, #3
 8014d50:	3415      	adds	r4, #21
 8014d52:	3304      	adds	r3, #4
 8014d54:	42a6      	cmp	r6, r4
 8014d56:	bf38      	it	cc
 8014d58:	2304      	movcc	r3, #4
 8014d5a:	441d      	add	r5, r3
 8014d5c:	445b      	add	r3, fp
 8014d5e:	461e      	mov	r6, r3
 8014d60:	462c      	mov	r4, r5
 8014d62:	4544      	cmp	r4, r8
 8014d64:	d30e      	bcc.n	8014d84 <__mdiff+0xf8>
 8014d66:	f108 0103 	add.w	r1, r8, #3
 8014d6a:	1b49      	subs	r1, r1, r5
 8014d6c:	f021 0103 	bic.w	r1, r1, #3
 8014d70:	3d03      	subs	r5, #3
 8014d72:	45a8      	cmp	r8, r5
 8014d74:	bf38      	it	cc
 8014d76:	2100      	movcc	r1, #0
 8014d78:	440b      	add	r3, r1
 8014d7a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014d7e:	b191      	cbz	r1, 8014da6 <__mdiff+0x11a>
 8014d80:	6117      	str	r7, [r2, #16]
 8014d82:	e79d      	b.n	8014cc0 <__mdiff+0x34>
 8014d84:	f854 1b04 	ldr.w	r1, [r4], #4
 8014d88:	46e6      	mov	lr, ip
 8014d8a:	0c08      	lsrs	r0, r1, #16
 8014d8c:	fa1c fc81 	uxtah	ip, ip, r1
 8014d90:	4471      	add	r1, lr
 8014d92:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014d96:	b289      	uxth	r1, r1
 8014d98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014d9c:	f846 1b04 	str.w	r1, [r6], #4
 8014da0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014da4:	e7dd      	b.n	8014d62 <__mdiff+0xd6>
 8014da6:	3f01      	subs	r7, #1
 8014da8:	e7e7      	b.n	8014d7a <__mdiff+0xee>
 8014daa:	bf00      	nop
 8014dac:	0805d6b9 	.word	0x0805d6b9
 8014db0:	0805d6ca 	.word	0x0805d6ca

08014db4 <__ulp>:
 8014db4:	b082      	sub	sp, #8
 8014db6:	ed8d 0b00 	vstr	d0, [sp]
 8014dba:	9a01      	ldr	r2, [sp, #4]
 8014dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8014dfc <__ulp+0x48>)
 8014dbe:	4013      	ands	r3, r2
 8014dc0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	dc08      	bgt.n	8014dda <__ulp+0x26>
 8014dc8:	425b      	negs	r3, r3
 8014dca:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014dce:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014dd2:	da04      	bge.n	8014dde <__ulp+0x2a>
 8014dd4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014dd8:	4113      	asrs	r3, r2
 8014dda:	2200      	movs	r2, #0
 8014ddc:	e008      	b.n	8014df0 <__ulp+0x3c>
 8014dde:	f1a2 0314 	sub.w	r3, r2, #20
 8014de2:	2b1e      	cmp	r3, #30
 8014de4:	bfda      	itte	le
 8014de6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8014dea:	40da      	lsrle	r2, r3
 8014dec:	2201      	movgt	r2, #1
 8014dee:	2300      	movs	r3, #0
 8014df0:	4619      	mov	r1, r3
 8014df2:	4610      	mov	r0, r2
 8014df4:	ec41 0b10 	vmov	d0, r0, r1
 8014df8:	b002      	add	sp, #8
 8014dfa:	4770      	bx	lr
 8014dfc:	7ff00000 	.word	0x7ff00000

08014e00 <__b2d>:
 8014e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e04:	6906      	ldr	r6, [r0, #16]
 8014e06:	f100 0814 	add.w	r8, r0, #20
 8014e0a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014e0e:	1f37      	subs	r7, r6, #4
 8014e10:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014e14:	4610      	mov	r0, r2
 8014e16:	f7ff fd4b 	bl	80148b0 <__hi0bits>
 8014e1a:	f1c0 0320 	rsb	r3, r0, #32
 8014e1e:	280a      	cmp	r0, #10
 8014e20:	600b      	str	r3, [r1, #0]
 8014e22:	491b      	ldr	r1, [pc, #108]	@ (8014e90 <__b2d+0x90>)
 8014e24:	dc15      	bgt.n	8014e52 <__b2d+0x52>
 8014e26:	f1c0 0c0b 	rsb	ip, r0, #11
 8014e2a:	fa22 f30c 	lsr.w	r3, r2, ip
 8014e2e:	45b8      	cmp	r8, r7
 8014e30:	ea43 0501 	orr.w	r5, r3, r1
 8014e34:	bf34      	ite	cc
 8014e36:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014e3a:	2300      	movcs	r3, #0
 8014e3c:	3015      	adds	r0, #21
 8014e3e:	fa02 f000 	lsl.w	r0, r2, r0
 8014e42:	fa23 f30c 	lsr.w	r3, r3, ip
 8014e46:	4303      	orrs	r3, r0
 8014e48:	461c      	mov	r4, r3
 8014e4a:	ec45 4b10 	vmov	d0, r4, r5
 8014e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e52:	45b8      	cmp	r8, r7
 8014e54:	bf3a      	itte	cc
 8014e56:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014e5a:	f1a6 0708 	subcc.w	r7, r6, #8
 8014e5e:	2300      	movcs	r3, #0
 8014e60:	380b      	subs	r0, #11
 8014e62:	d012      	beq.n	8014e8a <__b2d+0x8a>
 8014e64:	f1c0 0120 	rsb	r1, r0, #32
 8014e68:	fa23 f401 	lsr.w	r4, r3, r1
 8014e6c:	4082      	lsls	r2, r0
 8014e6e:	4322      	orrs	r2, r4
 8014e70:	4547      	cmp	r7, r8
 8014e72:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014e76:	bf8c      	ite	hi
 8014e78:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014e7c:	2200      	movls	r2, #0
 8014e7e:	4083      	lsls	r3, r0
 8014e80:	40ca      	lsrs	r2, r1
 8014e82:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014e86:	4313      	orrs	r3, r2
 8014e88:	e7de      	b.n	8014e48 <__b2d+0x48>
 8014e8a:	ea42 0501 	orr.w	r5, r2, r1
 8014e8e:	e7db      	b.n	8014e48 <__b2d+0x48>
 8014e90:	3ff00000 	.word	0x3ff00000

08014e94 <__d2b>:
 8014e94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014e98:	460f      	mov	r7, r1
 8014e9a:	2101      	movs	r1, #1
 8014e9c:	ec59 8b10 	vmov	r8, r9, d0
 8014ea0:	4616      	mov	r6, r2
 8014ea2:	f7ff fc13 	bl	80146cc <_Balloc>
 8014ea6:	4604      	mov	r4, r0
 8014ea8:	b930      	cbnz	r0, 8014eb8 <__d2b+0x24>
 8014eaa:	4602      	mov	r2, r0
 8014eac:	4b23      	ldr	r3, [pc, #140]	@ (8014f3c <__d2b+0xa8>)
 8014eae:	4824      	ldr	r0, [pc, #144]	@ (8014f40 <__d2b+0xac>)
 8014eb0:	f240 310f 	movw	r1, #783	@ 0x30f
 8014eb4:	f7fe fd54 	bl	8013960 <__assert_func>
 8014eb8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014ebc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014ec0:	b10d      	cbz	r5, 8014ec6 <__d2b+0x32>
 8014ec2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014ec6:	9301      	str	r3, [sp, #4]
 8014ec8:	f1b8 0300 	subs.w	r3, r8, #0
 8014ecc:	d023      	beq.n	8014f16 <__d2b+0x82>
 8014ece:	4668      	mov	r0, sp
 8014ed0:	9300      	str	r3, [sp, #0]
 8014ed2:	f7ff fd0c 	bl	80148ee <__lo0bits>
 8014ed6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014eda:	b1d0      	cbz	r0, 8014f12 <__d2b+0x7e>
 8014edc:	f1c0 0320 	rsb	r3, r0, #32
 8014ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8014ee4:	430b      	orrs	r3, r1
 8014ee6:	40c2      	lsrs	r2, r0
 8014ee8:	6163      	str	r3, [r4, #20]
 8014eea:	9201      	str	r2, [sp, #4]
 8014eec:	9b01      	ldr	r3, [sp, #4]
 8014eee:	61a3      	str	r3, [r4, #24]
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	bf0c      	ite	eq
 8014ef4:	2201      	moveq	r2, #1
 8014ef6:	2202      	movne	r2, #2
 8014ef8:	6122      	str	r2, [r4, #16]
 8014efa:	b1a5      	cbz	r5, 8014f26 <__d2b+0x92>
 8014efc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014f00:	4405      	add	r5, r0
 8014f02:	603d      	str	r5, [r7, #0]
 8014f04:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014f08:	6030      	str	r0, [r6, #0]
 8014f0a:	4620      	mov	r0, r4
 8014f0c:	b003      	add	sp, #12
 8014f0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f12:	6161      	str	r1, [r4, #20]
 8014f14:	e7ea      	b.n	8014eec <__d2b+0x58>
 8014f16:	a801      	add	r0, sp, #4
 8014f18:	f7ff fce9 	bl	80148ee <__lo0bits>
 8014f1c:	9b01      	ldr	r3, [sp, #4]
 8014f1e:	6163      	str	r3, [r4, #20]
 8014f20:	3020      	adds	r0, #32
 8014f22:	2201      	movs	r2, #1
 8014f24:	e7e8      	b.n	8014ef8 <__d2b+0x64>
 8014f26:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014f2a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014f2e:	6038      	str	r0, [r7, #0]
 8014f30:	6918      	ldr	r0, [r3, #16]
 8014f32:	f7ff fcbd 	bl	80148b0 <__hi0bits>
 8014f36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014f3a:	e7e5      	b.n	8014f08 <__d2b+0x74>
 8014f3c:	0805d6b9 	.word	0x0805d6b9
 8014f40:	0805d6ca 	.word	0x0805d6ca

08014f44 <__ratio>:
 8014f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f48:	b085      	sub	sp, #20
 8014f4a:	e9cd 1000 	strd	r1, r0, [sp]
 8014f4e:	a902      	add	r1, sp, #8
 8014f50:	f7ff ff56 	bl	8014e00 <__b2d>
 8014f54:	9800      	ldr	r0, [sp, #0]
 8014f56:	a903      	add	r1, sp, #12
 8014f58:	ec55 4b10 	vmov	r4, r5, d0
 8014f5c:	f7ff ff50 	bl	8014e00 <__b2d>
 8014f60:	9b01      	ldr	r3, [sp, #4]
 8014f62:	6919      	ldr	r1, [r3, #16]
 8014f64:	9b00      	ldr	r3, [sp, #0]
 8014f66:	691b      	ldr	r3, [r3, #16]
 8014f68:	1ac9      	subs	r1, r1, r3
 8014f6a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8014f6e:	1a9b      	subs	r3, r3, r2
 8014f70:	ec5b ab10 	vmov	sl, fp, d0
 8014f74:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	bfce      	itee	gt
 8014f7c:	462a      	movgt	r2, r5
 8014f7e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8014f82:	465a      	movle	r2, fp
 8014f84:	462f      	mov	r7, r5
 8014f86:	46d9      	mov	r9, fp
 8014f88:	bfcc      	ite	gt
 8014f8a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8014f8e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8014f92:	464b      	mov	r3, r9
 8014f94:	4652      	mov	r2, sl
 8014f96:	4620      	mov	r0, r4
 8014f98:	4639      	mov	r1, r7
 8014f9a:	f7eb fc87 	bl	80008ac <__aeabi_ddiv>
 8014f9e:	ec41 0b10 	vmov	d0, r0, r1
 8014fa2:	b005      	add	sp, #20
 8014fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014fa8 <__copybits>:
 8014fa8:	3901      	subs	r1, #1
 8014faa:	b570      	push	{r4, r5, r6, lr}
 8014fac:	1149      	asrs	r1, r1, #5
 8014fae:	6914      	ldr	r4, [r2, #16]
 8014fb0:	3101      	adds	r1, #1
 8014fb2:	f102 0314 	add.w	r3, r2, #20
 8014fb6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014fba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014fbe:	1f05      	subs	r5, r0, #4
 8014fc0:	42a3      	cmp	r3, r4
 8014fc2:	d30c      	bcc.n	8014fde <__copybits+0x36>
 8014fc4:	1aa3      	subs	r3, r4, r2
 8014fc6:	3b11      	subs	r3, #17
 8014fc8:	f023 0303 	bic.w	r3, r3, #3
 8014fcc:	3211      	adds	r2, #17
 8014fce:	42a2      	cmp	r2, r4
 8014fd0:	bf88      	it	hi
 8014fd2:	2300      	movhi	r3, #0
 8014fd4:	4418      	add	r0, r3
 8014fd6:	2300      	movs	r3, #0
 8014fd8:	4288      	cmp	r0, r1
 8014fda:	d305      	bcc.n	8014fe8 <__copybits+0x40>
 8014fdc:	bd70      	pop	{r4, r5, r6, pc}
 8014fde:	f853 6b04 	ldr.w	r6, [r3], #4
 8014fe2:	f845 6f04 	str.w	r6, [r5, #4]!
 8014fe6:	e7eb      	b.n	8014fc0 <__copybits+0x18>
 8014fe8:	f840 3b04 	str.w	r3, [r0], #4
 8014fec:	e7f4      	b.n	8014fd8 <__copybits+0x30>

08014fee <__any_on>:
 8014fee:	f100 0214 	add.w	r2, r0, #20
 8014ff2:	6900      	ldr	r0, [r0, #16]
 8014ff4:	114b      	asrs	r3, r1, #5
 8014ff6:	4298      	cmp	r0, r3
 8014ff8:	b510      	push	{r4, lr}
 8014ffa:	db11      	blt.n	8015020 <__any_on+0x32>
 8014ffc:	dd0a      	ble.n	8015014 <__any_on+0x26>
 8014ffe:	f011 011f 	ands.w	r1, r1, #31
 8015002:	d007      	beq.n	8015014 <__any_on+0x26>
 8015004:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015008:	fa24 f001 	lsr.w	r0, r4, r1
 801500c:	fa00 f101 	lsl.w	r1, r0, r1
 8015010:	428c      	cmp	r4, r1
 8015012:	d10b      	bne.n	801502c <__any_on+0x3e>
 8015014:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015018:	4293      	cmp	r3, r2
 801501a:	d803      	bhi.n	8015024 <__any_on+0x36>
 801501c:	2000      	movs	r0, #0
 801501e:	bd10      	pop	{r4, pc}
 8015020:	4603      	mov	r3, r0
 8015022:	e7f7      	b.n	8015014 <__any_on+0x26>
 8015024:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015028:	2900      	cmp	r1, #0
 801502a:	d0f5      	beq.n	8015018 <__any_on+0x2a>
 801502c:	2001      	movs	r0, #1
 801502e:	e7f6      	b.n	801501e <__any_on+0x30>

08015030 <_malloc_usable_size_r>:
 8015030:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015034:	1f18      	subs	r0, r3, #4
 8015036:	2b00      	cmp	r3, #0
 8015038:	bfbc      	itt	lt
 801503a:	580b      	ldrlt	r3, [r1, r0]
 801503c:	18c0      	addlt	r0, r0, r3
 801503e:	4770      	bx	lr

08015040 <sulp>:
 8015040:	b570      	push	{r4, r5, r6, lr}
 8015042:	4604      	mov	r4, r0
 8015044:	460d      	mov	r5, r1
 8015046:	ec45 4b10 	vmov	d0, r4, r5
 801504a:	4616      	mov	r6, r2
 801504c:	f7ff feb2 	bl	8014db4 <__ulp>
 8015050:	ec51 0b10 	vmov	r0, r1, d0
 8015054:	b17e      	cbz	r6, 8015076 <sulp+0x36>
 8015056:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801505a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801505e:	2b00      	cmp	r3, #0
 8015060:	dd09      	ble.n	8015076 <sulp+0x36>
 8015062:	051b      	lsls	r3, r3, #20
 8015064:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8015068:	2400      	movs	r4, #0
 801506a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801506e:	4622      	mov	r2, r4
 8015070:	462b      	mov	r3, r5
 8015072:	f7eb faf1 	bl	8000658 <__aeabi_dmul>
 8015076:	ec41 0b10 	vmov	d0, r0, r1
 801507a:	bd70      	pop	{r4, r5, r6, pc}
 801507c:	0000      	movs	r0, r0
	...

08015080 <_strtod_l>:
 8015080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015084:	b09f      	sub	sp, #124	@ 0x7c
 8015086:	460c      	mov	r4, r1
 8015088:	9217      	str	r2, [sp, #92]	@ 0x5c
 801508a:	2200      	movs	r2, #0
 801508c:	921a      	str	r2, [sp, #104]	@ 0x68
 801508e:	9005      	str	r0, [sp, #20]
 8015090:	f04f 0a00 	mov.w	sl, #0
 8015094:	f04f 0b00 	mov.w	fp, #0
 8015098:	460a      	mov	r2, r1
 801509a:	9219      	str	r2, [sp, #100]	@ 0x64
 801509c:	7811      	ldrb	r1, [r2, #0]
 801509e:	292b      	cmp	r1, #43	@ 0x2b
 80150a0:	d04a      	beq.n	8015138 <_strtod_l+0xb8>
 80150a2:	d838      	bhi.n	8015116 <_strtod_l+0x96>
 80150a4:	290d      	cmp	r1, #13
 80150a6:	d832      	bhi.n	801510e <_strtod_l+0x8e>
 80150a8:	2908      	cmp	r1, #8
 80150aa:	d832      	bhi.n	8015112 <_strtod_l+0x92>
 80150ac:	2900      	cmp	r1, #0
 80150ae:	d03b      	beq.n	8015128 <_strtod_l+0xa8>
 80150b0:	2200      	movs	r2, #0
 80150b2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80150b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80150b6:	782a      	ldrb	r2, [r5, #0]
 80150b8:	2a30      	cmp	r2, #48	@ 0x30
 80150ba:	f040 80b3 	bne.w	8015224 <_strtod_l+0x1a4>
 80150be:	786a      	ldrb	r2, [r5, #1]
 80150c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80150c4:	2a58      	cmp	r2, #88	@ 0x58
 80150c6:	d16e      	bne.n	80151a6 <_strtod_l+0x126>
 80150c8:	9302      	str	r3, [sp, #8]
 80150ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80150cc:	9301      	str	r3, [sp, #4]
 80150ce:	ab1a      	add	r3, sp, #104	@ 0x68
 80150d0:	9300      	str	r3, [sp, #0]
 80150d2:	4a8e      	ldr	r2, [pc, #568]	@ (801530c <_strtod_l+0x28c>)
 80150d4:	9805      	ldr	r0, [sp, #20]
 80150d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80150d8:	a919      	add	r1, sp, #100	@ 0x64
 80150da:	f001 fc93 	bl	8016a04 <__gethex>
 80150de:	f010 060f 	ands.w	r6, r0, #15
 80150e2:	4604      	mov	r4, r0
 80150e4:	d005      	beq.n	80150f2 <_strtod_l+0x72>
 80150e6:	2e06      	cmp	r6, #6
 80150e8:	d128      	bne.n	801513c <_strtod_l+0xbc>
 80150ea:	3501      	adds	r5, #1
 80150ec:	2300      	movs	r3, #0
 80150ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80150f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80150f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	f040 858e 	bne.w	8015c16 <_strtod_l+0xb96>
 80150fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80150fc:	b1cb      	cbz	r3, 8015132 <_strtod_l+0xb2>
 80150fe:	4652      	mov	r2, sl
 8015100:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8015104:	ec43 2b10 	vmov	d0, r2, r3
 8015108:	b01f      	add	sp, #124	@ 0x7c
 801510a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801510e:	2920      	cmp	r1, #32
 8015110:	d1ce      	bne.n	80150b0 <_strtod_l+0x30>
 8015112:	3201      	adds	r2, #1
 8015114:	e7c1      	b.n	801509a <_strtod_l+0x1a>
 8015116:	292d      	cmp	r1, #45	@ 0x2d
 8015118:	d1ca      	bne.n	80150b0 <_strtod_l+0x30>
 801511a:	2101      	movs	r1, #1
 801511c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801511e:	1c51      	adds	r1, r2, #1
 8015120:	9119      	str	r1, [sp, #100]	@ 0x64
 8015122:	7852      	ldrb	r2, [r2, #1]
 8015124:	2a00      	cmp	r2, #0
 8015126:	d1c5      	bne.n	80150b4 <_strtod_l+0x34>
 8015128:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801512a:	9419      	str	r4, [sp, #100]	@ 0x64
 801512c:	2b00      	cmp	r3, #0
 801512e:	f040 8570 	bne.w	8015c12 <_strtod_l+0xb92>
 8015132:	4652      	mov	r2, sl
 8015134:	465b      	mov	r3, fp
 8015136:	e7e5      	b.n	8015104 <_strtod_l+0x84>
 8015138:	2100      	movs	r1, #0
 801513a:	e7ef      	b.n	801511c <_strtod_l+0x9c>
 801513c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801513e:	b13a      	cbz	r2, 8015150 <_strtod_l+0xd0>
 8015140:	2135      	movs	r1, #53	@ 0x35
 8015142:	a81c      	add	r0, sp, #112	@ 0x70
 8015144:	f7ff ff30 	bl	8014fa8 <__copybits>
 8015148:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801514a:	9805      	ldr	r0, [sp, #20]
 801514c:	f7ff fafe 	bl	801474c <_Bfree>
 8015150:	3e01      	subs	r6, #1
 8015152:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8015154:	2e04      	cmp	r6, #4
 8015156:	d806      	bhi.n	8015166 <_strtod_l+0xe6>
 8015158:	e8df f006 	tbb	[pc, r6]
 801515c:	201d0314 	.word	0x201d0314
 8015160:	14          	.byte	0x14
 8015161:	00          	.byte	0x00
 8015162:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8015166:	05e1      	lsls	r1, r4, #23
 8015168:	bf48      	it	mi
 801516a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801516e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015172:	0d1b      	lsrs	r3, r3, #20
 8015174:	051b      	lsls	r3, r3, #20
 8015176:	2b00      	cmp	r3, #0
 8015178:	d1bb      	bne.n	80150f2 <_strtod_l+0x72>
 801517a:	f7fe fba7 	bl	80138cc <__errno>
 801517e:	2322      	movs	r3, #34	@ 0x22
 8015180:	6003      	str	r3, [r0, #0]
 8015182:	e7b6      	b.n	80150f2 <_strtod_l+0x72>
 8015184:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8015188:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801518c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8015190:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8015194:	e7e7      	b.n	8015166 <_strtod_l+0xe6>
 8015196:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8015314 <_strtod_l+0x294>
 801519a:	e7e4      	b.n	8015166 <_strtod_l+0xe6>
 801519c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80151a0:	f04f 3aff 	mov.w	sl, #4294967295
 80151a4:	e7df      	b.n	8015166 <_strtod_l+0xe6>
 80151a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80151a8:	1c5a      	adds	r2, r3, #1
 80151aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80151ac:	785b      	ldrb	r3, [r3, #1]
 80151ae:	2b30      	cmp	r3, #48	@ 0x30
 80151b0:	d0f9      	beq.n	80151a6 <_strtod_l+0x126>
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d09d      	beq.n	80150f2 <_strtod_l+0x72>
 80151b6:	2301      	movs	r3, #1
 80151b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80151ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80151bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80151be:	2300      	movs	r3, #0
 80151c0:	9308      	str	r3, [sp, #32]
 80151c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80151c4:	461f      	mov	r7, r3
 80151c6:	220a      	movs	r2, #10
 80151c8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80151ca:	7805      	ldrb	r5, [r0, #0]
 80151cc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80151d0:	b2d9      	uxtb	r1, r3
 80151d2:	2909      	cmp	r1, #9
 80151d4:	d928      	bls.n	8015228 <_strtod_l+0x1a8>
 80151d6:	494e      	ldr	r1, [pc, #312]	@ (8015310 <_strtod_l+0x290>)
 80151d8:	2201      	movs	r2, #1
 80151da:	f001 fb74 	bl	80168c6 <strncmp>
 80151de:	2800      	cmp	r0, #0
 80151e0:	d032      	beq.n	8015248 <_strtod_l+0x1c8>
 80151e2:	2000      	movs	r0, #0
 80151e4:	462a      	mov	r2, r5
 80151e6:	4681      	mov	r9, r0
 80151e8:	463d      	mov	r5, r7
 80151ea:	4603      	mov	r3, r0
 80151ec:	2a65      	cmp	r2, #101	@ 0x65
 80151ee:	d001      	beq.n	80151f4 <_strtod_l+0x174>
 80151f0:	2a45      	cmp	r2, #69	@ 0x45
 80151f2:	d114      	bne.n	801521e <_strtod_l+0x19e>
 80151f4:	b91d      	cbnz	r5, 80151fe <_strtod_l+0x17e>
 80151f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80151f8:	4302      	orrs	r2, r0
 80151fa:	d095      	beq.n	8015128 <_strtod_l+0xa8>
 80151fc:	2500      	movs	r5, #0
 80151fe:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8015200:	1c62      	adds	r2, r4, #1
 8015202:	9219      	str	r2, [sp, #100]	@ 0x64
 8015204:	7862      	ldrb	r2, [r4, #1]
 8015206:	2a2b      	cmp	r2, #43	@ 0x2b
 8015208:	d077      	beq.n	80152fa <_strtod_l+0x27a>
 801520a:	2a2d      	cmp	r2, #45	@ 0x2d
 801520c:	d07b      	beq.n	8015306 <_strtod_l+0x286>
 801520e:	f04f 0c00 	mov.w	ip, #0
 8015212:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8015216:	2909      	cmp	r1, #9
 8015218:	f240 8082 	bls.w	8015320 <_strtod_l+0x2a0>
 801521c:	9419      	str	r4, [sp, #100]	@ 0x64
 801521e:	f04f 0800 	mov.w	r8, #0
 8015222:	e0a2      	b.n	801536a <_strtod_l+0x2ea>
 8015224:	2300      	movs	r3, #0
 8015226:	e7c7      	b.n	80151b8 <_strtod_l+0x138>
 8015228:	2f08      	cmp	r7, #8
 801522a:	bfd5      	itete	le
 801522c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801522e:	9908      	ldrgt	r1, [sp, #32]
 8015230:	fb02 3301 	mlale	r3, r2, r1, r3
 8015234:	fb02 3301 	mlagt	r3, r2, r1, r3
 8015238:	f100 0001 	add.w	r0, r0, #1
 801523c:	bfd4      	ite	le
 801523e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8015240:	9308      	strgt	r3, [sp, #32]
 8015242:	3701      	adds	r7, #1
 8015244:	9019      	str	r0, [sp, #100]	@ 0x64
 8015246:	e7bf      	b.n	80151c8 <_strtod_l+0x148>
 8015248:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801524a:	1c5a      	adds	r2, r3, #1
 801524c:	9219      	str	r2, [sp, #100]	@ 0x64
 801524e:	785a      	ldrb	r2, [r3, #1]
 8015250:	b37f      	cbz	r7, 80152b2 <_strtod_l+0x232>
 8015252:	4681      	mov	r9, r0
 8015254:	463d      	mov	r5, r7
 8015256:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801525a:	2b09      	cmp	r3, #9
 801525c:	d912      	bls.n	8015284 <_strtod_l+0x204>
 801525e:	2301      	movs	r3, #1
 8015260:	e7c4      	b.n	80151ec <_strtod_l+0x16c>
 8015262:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015264:	1c5a      	adds	r2, r3, #1
 8015266:	9219      	str	r2, [sp, #100]	@ 0x64
 8015268:	785a      	ldrb	r2, [r3, #1]
 801526a:	3001      	adds	r0, #1
 801526c:	2a30      	cmp	r2, #48	@ 0x30
 801526e:	d0f8      	beq.n	8015262 <_strtod_l+0x1e2>
 8015270:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8015274:	2b08      	cmp	r3, #8
 8015276:	f200 84d3 	bhi.w	8015c20 <_strtod_l+0xba0>
 801527a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801527c:	930c      	str	r3, [sp, #48]	@ 0x30
 801527e:	4681      	mov	r9, r0
 8015280:	2000      	movs	r0, #0
 8015282:	4605      	mov	r5, r0
 8015284:	3a30      	subs	r2, #48	@ 0x30
 8015286:	f100 0301 	add.w	r3, r0, #1
 801528a:	d02a      	beq.n	80152e2 <_strtod_l+0x262>
 801528c:	4499      	add	r9, r3
 801528e:	eb00 0c05 	add.w	ip, r0, r5
 8015292:	462b      	mov	r3, r5
 8015294:	210a      	movs	r1, #10
 8015296:	4563      	cmp	r3, ip
 8015298:	d10d      	bne.n	80152b6 <_strtod_l+0x236>
 801529a:	1c69      	adds	r1, r5, #1
 801529c:	4401      	add	r1, r0
 801529e:	4428      	add	r0, r5
 80152a0:	2808      	cmp	r0, #8
 80152a2:	dc16      	bgt.n	80152d2 <_strtod_l+0x252>
 80152a4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80152a6:	230a      	movs	r3, #10
 80152a8:	fb03 2300 	mla	r3, r3, r0, r2
 80152ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80152ae:	2300      	movs	r3, #0
 80152b0:	e018      	b.n	80152e4 <_strtod_l+0x264>
 80152b2:	4638      	mov	r0, r7
 80152b4:	e7da      	b.n	801526c <_strtod_l+0x1ec>
 80152b6:	2b08      	cmp	r3, #8
 80152b8:	f103 0301 	add.w	r3, r3, #1
 80152bc:	dc03      	bgt.n	80152c6 <_strtod_l+0x246>
 80152be:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80152c0:	434e      	muls	r6, r1
 80152c2:	960a      	str	r6, [sp, #40]	@ 0x28
 80152c4:	e7e7      	b.n	8015296 <_strtod_l+0x216>
 80152c6:	2b10      	cmp	r3, #16
 80152c8:	bfde      	ittt	le
 80152ca:	9e08      	ldrle	r6, [sp, #32]
 80152cc:	434e      	mulle	r6, r1
 80152ce:	9608      	strle	r6, [sp, #32]
 80152d0:	e7e1      	b.n	8015296 <_strtod_l+0x216>
 80152d2:	280f      	cmp	r0, #15
 80152d4:	dceb      	bgt.n	80152ae <_strtod_l+0x22e>
 80152d6:	9808      	ldr	r0, [sp, #32]
 80152d8:	230a      	movs	r3, #10
 80152da:	fb03 2300 	mla	r3, r3, r0, r2
 80152de:	9308      	str	r3, [sp, #32]
 80152e0:	e7e5      	b.n	80152ae <_strtod_l+0x22e>
 80152e2:	4629      	mov	r1, r5
 80152e4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80152e6:	1c50      	adds	r0, r2, #1
 80152e8:	9019      	str	r0, [sp, #100]	@ 0x64
 80152ea:	7852      	ldrb	r2, [r2, #1]
 80152ec:	4618      	mov	r0, r3
 80152ee:	460d      	mov	r5, r1
 80152f0:	e7b1      	b.n	8015256 <_strtod_l+0x1d6>
 80152f2:	f04f 0900 	mov.w	r9, #0
 80152f6:	2301      	movs	r3, #1
 80152f8:	e77d      	b.n	80151f6 <_strtod_l+0x176>
 80152fa:	f04f 0c00 	mov.w	ip, #0
 80152fe:	1ca2      	adds	r2, r4, #2
 8015300:	9219      	str	r2, [sp, #100]	@ 0x64
 8015302:	78a2      	ldrb	r2, [r4, #2]
 8015304:	e785      	b.n	8015212 <_strtod_l+0x192>
 8015306:	f04f 0c01 	mov.w	ip, #1
 801530a:	e7f8      	b.n	80152fe <_strtod_l+0x27e>
 801530c:	0805d838 	.word	0x0805d838
 8015310:	0805d820 	.word	0x0805d820
 8015314:	7ff00000 	.word	0x7ff00000
 8015318:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801531a:	1c51      	adds	r1, r2, #1
 801531c:	9119      	str	r1, [sp, #100]	@ 0x64
 801531e:	7852      	ldrb	r2, [r2, #1]
 8015320:	2a30      	cmp	r2, #48	@ 0x30
 8015322:	d0f9      	beq.n	8015318 <_strtod_l+0x298>
 8015324:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8015328:	2908      	cmp	r1, #8
 801532a:	f63f af78 	bhi.w	801521e <_strtod_l+0x19e>
 801532e:	3a30      	subs	r2, #48	@ 0x30
 8015330:	920e      	str	r2, [sp, #56]	@ 0x38
 8015332:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015334:	920f      	str	r2, [sp, #60]	@ 0x3c
 8015336:	f04f 080a 	mov.w	r8, #10
 801533a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801533c:	1c56      	adds	r6, r2, #1
 801533e:	9619      	str	r6, [sp, #100]	@ 0x64
 8015340:	7852      	ldrb	r2, [r2, #1]
 8015342:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8015346:	f1be 0f09 	cmp.w	lr, #9
 801534a:	d939      	bls.n	80153c0 <_strtod_l+0x340>
 801534c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801534e:	1a76      	subs	r6, r6, r1
 8015350:	2e08      	cmp	r6, #8
 8015352:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8015356:	dc03      	bgt.n	8015360 <_strtod_l+0x2e0>
 8015358:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801535a:	4588      	cmp	r8, r1
 801535c:	bfa8      	it	ge
 801535e:	4688      	movge	r8, r1
 8015360:	f1bc 0f00 	cmp.w	ip, #0
 8015364:	d001      	beq.n	801536a <_strtod_l+0x2ea>
 8015366:	f1c8 0800 	rsb	r8, r8, #0
 801536a:	2d00      	cmp	r5, #0
 801536c:	d14e      	bne.n	801540c <_strtod_l+0x38c>
 801536e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015370:	4308      	orrs	r0, r1
 8015372:	f47f aebe 	bne.w	80150f2 <_strtod_l+0x72>
 8015376:	2b00      	cmp	r3, #0
 8015378:	f47f aed6 	bne.w	8015128 <_strtod_l+0xa8>
 801537c:	2a69      	cmp	r2, #105	@ 0x69
 801537e:	d028      	beq.n	80153d2 <_strtod_l+0x352>
 8015380:	dc25      	bgt.n	80153ce <_strtod_l+0x34e>
 8015382:	2a49      	cmp	r2, #73	@ 0x49
 8015384:	d025      	beq.n	80153d2 <_strtod_l+0x352>
 8015386:	2a4e      	cmp	r2, #78	@ 0x4e
 8015388:	f47f aece 	bne.w	8015128 <_strtod_l+0xa8>
 801538c:	499b      	ldr	r1, [pc, #620]	@ (80155fc <_strtod_l+0x57c>)
 801538e:	a819      	add	r0, sp, #100	@ 0x64
 8015390:	f001 fd5a 	bl	8016e48 <__match>
 8015394:	2800      	cmp	r0, #0
 8015396:	f43f aec7 	beq.w	8015128 <_strtod_l+0xa8>
 801539a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801539c:	781b      	ldrb	r3, [r3, #0]
 801539e:	2b28      	cmp	r3, #40	@ 0x28
 80153a0:	d12e      	bne.n	8015400 <_strtod_l+0x380>
 80153a2:	4997      	ldr	r1, [pc, #604]	@ (8015600 <_strtod_l+0x580>)
 80153a4:	aa1c      	add	r2, sp, #112	@ 0x70
 80153a6:	a819      	add	r0, sp, #100	@ 0x64
 80153a8:	f001 fd62 	bl	8016e70 <__hexnan>
 80153ac:	2805      	cmp	r0, #5
 80153ae:	d127      	bne.n	8015400 <_strtod_l+0x380>
 80153b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80153b2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80153b6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80153ba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80153be:	e698      	b.n	80150f2 <_strtod_l+0x72>
 80153c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80153c2:	fb08 2101 	mla	r1, r8, r1, r2
 80153c6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80153ca:	920e      	str	r2, [sp, #56]	@ 0x38
 80153cc:	e7b5      	b.n	801533a <_strtod_l+0x2ba>
 80153ce:	2a6e      	cmp	r2, #110	@ 0x6e
 80153d0:	e7da      	b.n	8015388 <_strtod_l+0x308>
 80153d2:	498c      	ldr	r1, [pc, #560]	@ (8015604 <_strtod_l+0x584>)
 80153d4:	a819      	add	r0, sp, #100	@ 0x64
 80153d6:	f001 fd37 	bl	8016e48 <__match>
 80153da:	2800      	cmp	r0, #0
 80153dc:	f43f aea4 	beq.w	8015128 <_strtod_l+0xa8>
 80153e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80153e2:	4989      	ldr	r1, [pc, #548]	@ (8015608 <_strtod_l+0x588>)
 80153e4:	3b01      	subs	r3, #1
 80153e6:	a819      	add	r0, sp, #100	@ 0x64
 80153e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80153ea:	f001 fd2d 	bl	8016e48 <__match>
 80153ee:	b910      	cbnz	r0, 80153f6 <_strtod_l+0x376>
 80153f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80153f2:	3301      	adds	r3, #1
 80153f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80153f6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8015618 <_strtod_l+0x598>
 80153fa:	f04f 0a00 	mov.w	sl, #0
 80153fe:	e678      	b.n	80150f2 <_strtod_l+0x72>
 8015400:	4882      	ldr	r0, [pc, #520]	@ (801560c <_strtod_l+0x58c>)
 8015402:	f001 fa75 	bl	80168f0 <nan>
 8015406:	ec5b ab10 	vmov	sl, fp, d0
 801540a:	e672      	b.n	80150f2 <_strtod_l+0x72>
 801540c:	eba8 0309 	sub.w	r3, r8, r9
 8015410:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8015412:	9309      	str	r3, [sp, #36]	@ 0x24
 8015414:	2f00      	cmp	r7, #0
 8015416:	bf08      	it	eq
 8015418:	462f      	moveq	r7, r5
 801541a:	2d10      	cmp	r5, #16
 801541c:	462c      	mov	r4, r5
 801541e:	bfa8      	it	ge
 8015420:	2410      	movge	r4, #16
 8015422:	f7eb f89f 	bl	8000564 <__aeabi_ui2d>
 8015426:	2d09      	cmp	r5, #9
 8015428:	4682      	mov	sl, r0
 801542a:	468b      	mov	fp, r1
 801542c:	dc13      	bgt.n	8015456 <_strtod_l+0x3d6>
 801542e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015430:	2b00      	cmp	r3, #0
 8015432:	f43f ae5e 	beq.w	80150f2 <_strtod_l+0x72>
 8015436:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015438:	dd78      	ble.n	801552c <_strtod_l+0x4ac>
 801543a:	2b16      	cmp	r3, #22
 801543c:	dc5f      	bgt.n	80154fe <_strtod_l+0x47e>
 801543e:	4974      	ldr	r1, [pc, #464]	@ (8015610 <_strtod_l+0x590>)
 8015440:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015444:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015448:	4652      	mov	r2, sl
 801544a:	465b      	mov	r3, fp
 801544c:	f7eb f904 	bl	8000658 <__aeabi_dmul>
 8015450:	4682      	mov	sl, r0
 8015452:	468b      	mov	fp, r1
 8015454:	e64d      	b.n	80150f2 <_strtod_l+0x72>
 8015456:	4b6e      	ldr	r3, [pc, #440]	@ (8015610 <_strtod_l+0x590>)
 8015458:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801545c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8015460:	f7eb f8fa 	bl	8000658 <__aeabi_dmul>
 8015464:	4682      	mov	sl, r0
 8015466:	9808      	ldr	r0, [sp, #32]
 8015468:	468b      	mov	fp, r1
 801546a:	f7eb f87b 	bl	8000564 <__aeabi_ui2d>
 801546e:	4602      	mov	r2, r0
 8015470:	460b      	mov	r3, r1
 8015472:	4650      	mov	r0, sl
 8015474:	4659      	mov	r1, fp
 8015476:	f7ea ff39 	bl	80002ec <__adddf3>
 801547a:	2d0f      	cmp	r5, #15
 801547c:	4682      	mov	sl, r0
 801547e:	468b      	mov	fp, r1
 8015480:	ddd5      	ble.n	801542e <_strtod_l+0x3ae>
 8015482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015484:	1b2c      	subs	r4, r5, r4
 8015486:	441c      	add	r4, r3
 8015488:	2c00      	cmp	r4, #0
 801548a:	f340 8096 	ble.w	80155ba <_strtod_l+0x53a>
 801548e:	f014 030f 	ands.w	r3, r4, #15
 8015492:	d00a      	beq.n	80154aa <_strtod_l+0x42a>
 8015494:	495e      	ldr	r1, [pc, #376]	@ (8015610 <_strtod_l+0x590>)
 8015496:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801549a:	4652      	mov	r2, sl
 801549c:	465b      	mov	r3, fp
 801549e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80154a2:	f7eb f8d9 	bl	8000658 <__aeabi_dmul>
 80154a6:	4682      	mov	sl, r0
 80154a8:	468b      	mov	fp, r1
 80154aa:	f034 040f 	bics.w	r4, r4, #15
 80154ae:	d073      	beq.n	8015598 <_strtod_l+0x518>
 80154b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80154b4:	dd48      	ble.n	8015548 <_strtod_l+0x4c8>
 80154b6:	2400      	movs	r4, #0
 80154b8:	46a0      	mov	r8, r4
 80154ba:	940a      	str	r4, [sp, #40]	@ 0x28
 80154bc:	46a1      	mov	r9, r4
 80154be:	9a05      	ldr	r2, [sp, #20]
 80154c0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8015618 <_strtod_l+0x598>
 80154c4:	2322      	movs	r3, #34	@ 0x22
 80154c6:	6013      	str	r3, [r2, #0]
 80154c8:	f04f 0a00 	mov.w	sl, #0
 80154cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	f43f ae0f 	beq.w	80150f2 <_strtod_l+0x72>
 80154d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80154d6:	9805      	ldr	r0, [sp, #20]
 80154d8:	f7ff f938 	bl	801474c <_Bfree>
 80154dc:	9805      	ldr	r0, [sp, #20]
 80154de:	4649      	mov	r1, r9
 80154e0:	f7ff f934 	bl	801474c <_Bfree>
 80154e4:	9805      	ldr	r0, [sp, #20]
 80154e6:	4641      	mov	r1, r8
 80154e8:	f7ff f930 	bl	801474c <_Bfree>
 80154ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80154ee:	9805      	ldr	r0, [sp, #20]
 80154f0:	f7ff f92c 	bl	801474c <_Bfree>
 80154f4:	9805      	ldr	r0, [sp, #20]
 80154f6:	4621      	mov	r1, r4
 80154f8:	f7ff f928 	bl	801474c <_Bfree>
 80154fc:	e5f9      	b.n	80150f2 <_strtod_l+0x72>
 80154fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015500:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8015504:	4293      	cmp	r3, r2
 8015506:	dbbc      	blt.n	8015482 <_strtod_l+0x402>
 8015508:	4c41      	ldr	r4, [pc, #260]	@ (8015610 <_strtod_l+0x590>)
 801550a:	f1c5 050f 	rsb	r5, r5, #15
 801550e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8015512:	4652      	mov	r2, sl
 8015514:	465b      	mov	r3, fp
 8015516:	e9d1 0100 	ldrd	r0, r1, [r1]
 801551a:	f7eb f89d 	bl	8000658 <__aeabi_dmul>
 801551e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015520:	1b5d      	subs	r5, r3, r5
 8015522:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8015526:	e9d4 2300 	ldrd	r2, r3, [r4]
 801552a:	e78f      	b.n	801544c <_strtod_l+0x3cc>
 801552c:	3316      	adds	r3, #22
 801552e:	dba8      	blt.n	8015482 <_strtod_l+0x402>
 8015530:	4b37      	ldr	r3, [pc, #220]	@ (8015610 <_strtod_l+0x590>)
 8015532:	eba9 0808 	sub.w	r8, r9, r8
 8015536:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801553a:	e9d8 2300 	ldrd	r2, r3, [r8]
 801553e:	4650      	mov	r0, sl
 8015540:	4659      	mov	r1, fp
 8015542:	f7eb f9b3 	bl	80008ac <__aeabi_ddiv>
 8015546:	e783      	b.n	8015450 <_strtod_l+0x3d0>
 8015548:	4b32      	ldr	r3, [pc, #200]	@ (8015614 <_strtod_l+0x594>)
 801554a:	9308      	str	r3, [sp, #32]
 801554c:	2300      	movs	r3, #0
 801554e:	1124      	asrs	r4, r4, #4
 8015550:	4650      	mov	r0, sl
 8015552:	4659      	mov	r1, fp
 8015554:	461e      	mov	r6, r3
 8015556:	2c01      	cmp	r4, #1
 8015558:	dc21      	bgt.n	801559e <_strtod_l+0x51e>
 801555a:	b10b      	cbz	r3, 8015560 <_strtod_l+0x4e0>
 801555c:	4682      	mov	sl, r0
 801555e:	468b      	mov	fp, r1
 8015560:	492c      	ldr	r1, [pc, #176]	@ (8015614 <_strtod_l+0x594>)
 8015562:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8015566:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801556a:	4652      	mov	r2, sl
 801556c:	465b      	mov	r3, fp
 801556e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015572:	f7eb f871 	bl	8000658 <__aeabi_dmul>
 8015576:	4b28      	ldr	r3, [pc, #160]	@ (8015618 <_strtod_l+0x598>)
 8015578:	460a      	mov	r2, r1
 801557a:	400b      	ands	r3, r1
 801557c:	4927      	ldr	r1, [pc, #156]	@ (801561c <_strtod_l+0x59c>)
 801557e:	428b      	cmp	r3, r1
 8015580:	4682      	mov	sl, r0
 8015582:	d898      	bhi.n	80154b6 <_strtod_l+0x436>
 8015584:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8015588:	428b      	cmp	r3, r1
 801558a:	bf86      	itte	hi
 801558c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8015620 <_strtod_l+0x5a0>
 8015590:	f04f 3aff 	movhi.w	sl, #4294967295
 8015594:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8015598:	2300      	movs	r3, #0
 801559a:	9308      	str	r3, [sp, #32]
 801559c:	e07a      	b.n	8015694 <_strtod_l+0x614>
 801559e:	07e2      	lsls	r2, r4, #31
 80155a0:	d505      	bpl.n	80155ae <_strtod_l+0x52e>
 80155a2:	9b08      	ldr	r3, [sp, #32]
 80155a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155a8:	f7eb f856 	bl	8000658 <__aeabi_dmul>
 80155ac:	2301      	movs	r3, #1
 80155ae:	9a08      	ldr	r2, [sp, #32]
 80155b0:	3208      	adds	r2, #8
 80155b2:	3601      	adds	r6, #1
 80155b4:	1064      	asrs	r4, r4, #1
 80155b6:	9208      	str	r2, [sp, #32]
 80155b8:	e7cd      	b.n	8015556 <_strtod_l+0x4d6>
 80155ba:	d0ed      	beq.n	8015598 <_strtod_l+0x518>
 80155bc:	4264      	negs	r4, r4
 80155be:	f014 020f 	ands.w	r2, r4, #15
 80155c2:	d00a      	beq.n	80155da <_strtod_l+0x55a>
 80155c4:	4b12      	ldr	r3, [pc, #72]	@ (8015610 <_strtod_l+0x590>)
 80155c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80155ca:	4650      	mov	r0, sl
 80155cc:	4659      	mov	r1, fp
 80155ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155d2:	f7eb f96b 	bl	80008ac <__aeabi_ddiv>
 80155d6:	4682      	mov	sl, r0
 80155d8:	468b      	mov	fp, r1
 80155da:	1124      	asrs	r4, r4, #4
 80155dc:	d0dc      	beq.n	8015598 <_strtod_l+0x518>
 80155de:	2c1f      	cmp	r4, #31
 80155e0:	dd20      	ble.n	8015624 <_strtod_l+0x5a4>
 80155e2:	2400      	movs	r4, #0
 80155e4:	46a0      	mov	r8, r4
 80155e6:	940a      	str	r4, [sp, #40]	@ 0x28
 80155e8:	46a1      	mov	r9, r4
 80155ea:	9a05      	ldr	r2, [sp, #20]
 80155ec:	2322      	movs	r3, #34	@ 0x22
 80155ee:	f04f 0a00 	mov.w	sl, #0
 80155f2:	f04f 0b00 	mov.w	fp, #0
 80155f6:	6013      	str	r3, [r2, #0]
 80155f8:	e768      	b.n	80154cc <_strtod_l+0x44c>
 80155fa:	bf00      	nop
 80155fc:	0805d57d 	.word	0x0805d57d
 8015600:	0805d824 	.word	0x0805d824
 8015604:	0805d575 	.word	0x0805d575
 8015608:	0805d657 	.word	0x0805d657
 801560c:	0805d653 	.word	0x0805d653
 8015610:	0805d758 	.word	0x0805d758
 8015614:	0805d730 	.word	0x0805d730
 8015618:	7ff00000 	.word	0x7ff00000
 801561c:	7ca00000 	.word	0x7ca00000
 8015620:	7fefffff 	.word	0x7fefffff
 8015624:	f014 0310 	ands.w	r3, r4, #16
 8015628:	bf18      	it	ne
 801562a:	236a      	movne	r3, #106	@ 0x6a
 801562c:	4ea9      	ldr	r6, [pc, #676]	@ (80158d4 <_strtod_l+0x854>)
 801562e:	9308      	str	r3, [sp, #32]
 8015630:	4650      	mov	r0, sl
 8015632:	4659      	mov	r1, fp
 8015634:	2300      	movs	r3, #0
 8015636:	07e2      	lsls	r2, r4, #31
 8015638:	d504      	bpl.n	8015644 <_strtod_l+0x5c4>
 801563a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801563e:	f7eb f80b 	bl	8000658 <__aeabi_dmul>
 8015642:	2301      	movs	r3, #1
 8015644:	1064      	asrs	r4, r4, #1
 8015646:	f106 0608 	add.w	r6, r6, #8
 801564a:	d1f4      	bne.n	8015636 <_strtod_l+0x5b6>
 801564c:	b10b      	cbz	r3, 8015652 <_strtod_l+0x5d2>
 801564e:	4682      	mov	sl, r0
 8015650:	468b      	mov	fp, r1
 8015652:	9b08      	ldr	r3, [sp, #32]
 8015654:	b1b3      	cbz	r3, 8015684 <_strtod_l+0x604>
 8015656:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801565a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801565e:	2b00      	cmp	r3, #0
 8015660:	4659      	mov	r1, fp
 8015662:	dd0f      	ble.n	8015684 <_strtod_l+0x604>
 8015664:	2b1f      	cmp	r3, #31
 8015666:	dd55      	ble.n	8015714 <_strtod_l+0x694>
 8015668:	2b34      	cmp	r3, #52	@ 0x34
 801566a:	bfde      	ittt	le
 801566c:	f04f 33ff 	movle.w	r3, #4294967295
 8015670:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8015674:	4093      	lslle	r3, r2
 8015676:	f04f 0a00 	mov.w	sl, #0
 801567a:	bfcc      	ite	gt
 801567c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8015680:	ea03 0b01 	andle.w	fp, r3, r1
 8015684:	2200      	movs	r2, #0
 8015686:	2300      	movs	r3, #0
 8015688:	4650      	mov	r0, sl
 801568a:	4659      	mov	r1, fp
 801568c:	f7eb fa4c 	bl	8000b28 <__aeabi_dcmpeq>
 8015690:	2800      	cmp	r0, #0
 8015692:	d1a6      	bne.n	80155e2 <_strtod_l+0x562>
 8015694:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015696:	9300      	str	r3, [sp, #0]
 8015698:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801569a:	9805      	ldr	r0, [sp, #20]
 801569c:	462b      	mov	r3, r5
 801569e:	463a      	mov	r2, r7
 80156a0:	f7ff f8bc 	bl	801481c <__s2b>
 80156a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80156a6:	2800      	cmp	r0, #0
 80156a8:	f43f af05 	beq.w	80154b6 <_strtod_l+0x436>
 80156ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80156ae:	2a00      	cmp	r2, #0
 80156b0:	eba9 0308 	sub.w	r3, r9, r8
 80156b4:	bfa8      	it	ge
 80156b6:	2300      	movge	r3, #0
 80156b8:	9312      	str	r3, [sp, #72]	@ 0x48
 80156ba:	2400      	movs	r4, #0
 80156bc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80156c0:	9316      	str	r3, [sp, #88]	@ 0x58
 80156c2:	46a0      	mov	r8, r4
 80156c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80156c6:	9805      	ldr	r0, [sp, #20]
 80156c8:	6859      	ldr	r1, [r3, #4]
 80156ca:	f7fe ffff 	bl	80146cc <_Balloc>
 80156ce:	4681      	mov	r9, r0
 80156d0:	2800      	cmp	r0, #0
 80156d2:	f43f aef4 	beq.w	80154be <_strtod_l+0x43e>
 80156d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80156d8:	691a      	ldr	r2, [r3, #16]
 80156da:	3202      	adds	r2, #2
 80156dc:	f103 010c 	add.w	r1, r3, #12
 80156e0:	0092      	lsls	r2, r2, #2
 80156e2:	300c      	adds	r0, #12
 80156e4:	f7fe f927 	bl	8013936 <memcpy>
 80156e8:	ec4b ab10 	vmov	d0, sl, fp
 80156ec:	9805      	ldr	r0, [sp, #20]
 80156ee:	aa1c      	add	r2, sp, #112	@ 0x70
 80156f0:	a91b      	add	r1, sp, #108	@ 0x6c
 80156f2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80156f6:	f7ff fbcd 	bl	8014e94 <__d2b>
 80156fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80156fc:	2800      	cmp	r0, #0
 80156fe:	f43f aede 	beq.w	80154be <_strtod_l+0x43e>
 8015702:	9805      	ldr	r0, [sp, #20]
 8015704:	2101      	movs	r1, #1
 8015706:	f7ff f91f 	bl	8014948 <__i2b>
 801570a:	4680      	mov	r8, r0
 801570c:	b948      	cbnz	r0, 8015722 <_strtod_l+0x6a2>
 801570e:	f04f 0800 	mov.w	r8, #0
 8015712:	e6d4      	b.n	80154be <_strtod_l+0x43e>
 8015714:	f04f 32ff 	mov.w	r2, #4294967295
 8015718:	fa02 f303 	lsl.w	r3, r2, r3
 801571c:	ea03 0a0a 	and.w	sl, r3, sl
 8015720:	e7b0      	b.n	8015684 <_strtod_l+0x604>
 8015722:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8015724:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8015726:	2d00      	cmp	r5, #0
 8015728:	bfab      	itete	ge
 801572a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801572c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801572e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8015730:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8015732:	bfac      	ite	ge
 8015734:	18ef      	addge	r7, r5, r3
 8015736:	1b5e      	sublt	r6, r3, r5
 8015738:	9b08      	ldr	r3, [sp, #32]
 801573a:	1aed      	subs	r5, r5, r3
 801573c:	4415      	add	r5, r2
 801573e:	4b66      	ldr	r3, [pc, #408]	@ (80158d8 <_strtod_l+0x858>)
 8015740:	3d01      	subs	r5, #1
 8015742:	429d      	cmp	r5, r3
 8015744:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8015748:	da50      	bge.n	80157ec <_strtod_l+0x76c>
 801574a:	1b5b      	subs	r3, r3, r5
 801574c:	2b1f      	cmp	r3, #31
 801574e:	eba2 0203 	sub.w	r2, r2, r3
 8015752:	f04f 0101 	mov.w	r1, #1
 8015756:	dc3d      	bgt.n	80157d4 <_strtod_l+0x754>
 8015758:	fa01 f303 	lsl.w	r3, r1, r3
 801575c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801575e:	2300      	movs	r3, #0
 8015760:	9310      	str	r3, [sp, #64]	@ 0x40
 8015762:	18bd      	adds	r5, r7, r2
 8015764:	9b08      	ldr	r3, [sp, #32]
 8015766:	42af      	cmp	r7, r5
 8015768:	4416      	add	r6, r2
 801576a:	441e      	add	r6, r3
 801576c:	463b      	mov	r3, r7
 801576e:	bfa8      	it	ge
 8015770:	462b      	movge	r3, r5
 8015772:	42b3      	cmp	r3, r6
 8015774:	bfa8      	it	ge
 8015776:	4633      	movge	r3, r6
 8015778:	2b00      	cmp	r3, #0
 801577a:	bfc2      	ittt	gt
 801577c:	1aed      	subgt	r5, r5, r3
 801577e:	1af6      	subgt	r6, r6, r3
 8015780:	1aff      	subgt	r7, r7, r3
 8015782:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015784:	2b00      	cmp	r3, #0
 8015786:	dd16      	ble.n	80157b6 <_strtod_l+0x736>
 8015788:	4641      	mov	r1, r8
 801578a:	9805      	ldr	r0, [sp, #20]
 801578c:	461a      	mov	r2, r3
 801578e:	f7ff f99b 	bl	8014ac8 <__pow5mult>
 8015792:	4680      	mov	r8, r0
 8015794:	2800      	cmp	r0, #0
 8015796:	d0ba      	beq.n	801570e <_strtod_l+0x68e>
 8015798:	4601      	mov	r1, r0
 801579a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801579c:	9805      	ldr	r0, [sp, #20]
 801579e:	f7ff f8e9 	bl	8014974 <__multiply>
 80157a2:	900e      	str	r0, [sp, #56]	@ 0x38
 80157a4:	2800      	cmp	r0, #0
 80157a6:	f43f ae8a 	beq.w	80154be <_strtod_l+0x43e>
 80157aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80157ac:	9805      	ldr	r0, [sp, #20]
 80157ae:	f7fe ffcd 	bl	801474c <_Bfree>
 80157b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80157b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80157b6:	2d00      	cmp	r5, #0
 80157b8:	dc1d      	bgt.n	80157f6 <_strtod_l+0x776>
 80157ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80157bc:	2b00      	cmp	r3, #0
 80157be:	dd23      	ble.n	8015808 <_strtod_l+0x788>
 80157c0:	4649      	mov	r1, r9
 80157c2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80157c4:	9805      	ldr	r0, [sp, #20]
 80157c6:	f7ff f97f 	bl	8014ac8 <__pow5mult>
 80157ca:	4681      	mov	r9, r0
 80157cc:	b9e0      	cbnz	r0, 8015808 <_strtod_l+0x788>
 80157ce:	f04f 0900 	mov.w	r9, #0
 80157d2:	e674      	b.n	80154be <_strtod_l+0x43e>
 80157d4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80157d8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80157dc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80157e0:	35e2      	adds	r5, #226	@ 0xe2
 80157e2:	fa01 f305 	lsl.w	r3, r1, r5
 80157e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80157e8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80157ea:	e7ba      	b.n	8015762 <_strtod_l+0x6e2>
 80157ec:	2300      	movs	r3, #0
 80157ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80157f0:	2301      	movs	r3, #1
 80157f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80157f4:	e7b5      	b.n	8015762 <_strtod_l+0x6e2>
 80157f6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80157f8:	9805      	ldr	r0, [sp, #20]
 80157fa:	462a      	mov	r2, r5
 80157fc:	f7ff f9be 	bl	8014b7c <__lshift>
 8015800:	901a      	str	r0, [sp, #104]	@ 0x68
 8015802:	2800      	cmp	r0, #0
 8015804:	d1d9      	bne.n	80157ba <_strtod_l+0x73a>
 8015806:	e65a      	b.n	80154be <_strtod_l+0x43e>
 8015808:	2e00      	cmp	r6, #0
 801580a:	dd07      	ble.n	801581c <_strtod_l+0x79c>
 801580c:	4649      	mov	r1, r9
 801580e:	9805      	ldr	r0, [sp, #20]
 8015810:	4632      	mov	r2, r6
 8015812:	f7ff f9b3 	bl	8014b7c <__lshift>
 8015816:	4681      	mov	r9, r0
 8015818:	2800      	cmp	r0, #0
 801581a:	d0d8      	beq.n	80157ce <_strtod_l+0x74e>
 801581c:	2f00      	cmp	r7, #0
 801581e:	dd08      	ble.n	8015832 <_strtod_l+0x7b2>
 8015820:	4641      	mov	r1, r8
 8015822:	9805      	ldr	r0, [sp, #20]
 8015824:	463a      	mov	r2, r7
 8015826:	f7ff f9a9 	bl	8014b7c <__lshift>
 801582a:	4680      	mov	r8, r0
 801582c:	2800      	cmp	r0, #0
 801582e:	f43f ae46 	beq.w	80154be <_strtod_l+0x43e>
 8015832:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015834:	9805      	ldr	r0, [sp, #20]
 8015836:	464a      	mov	r2, r9
 8015838:	f7ff fa28 	bl	8014c8c <__mdiff>
 801583c:	4604      	mov	r4, r0
 801583e:	2800      	cmp	r0, #0
 8015840:	f43f ae3d 	beq.w	80154be <_strtod_l+0x43e>
 8015844:	68c3      	ldr	r3, [r0, #12]
 8015846:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015848:	2300      	movs	r3, #0
 801584a:	60c3      	str	r3, [r0, #12]
 801584c:	4641      	mov	r1, r8
 801584e:	f7ff fa01 	bl	8014c54 <__mcmp>
 8015852:	2800      	cmp	r0, #0
 8015854:	da46      	bge.n	80158e4 <_strtod_l+0x864>
 8015856:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015858:	ea53 030a 	orrs.w	r3, r3, sl
 801585c:	d16c      	bne.n	8015938 <_strtod_l+0x8b8>
 801585e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015862:	2b00      	cmp	r3, #0
 8015864:	d168      	bne.n	8015938 <_strtod_l+0x8b8>
 8015866:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801586a:	0d1b      	lsrs	r3, r3, #20
 801586c:	051b      	lsls	r3, r3, #20
 801586e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8015872:	d961      	bls.n	8015938 <_strtod_l+0x8b8>
 8015874:	6963      	ldr	r3, [r4, #20]
 8015876:	b913      	cbnz	r3, 801587e <_strtod_l+0x7fe>
 8015878:	6923      	ldr	r3, [r4, #16]
 801587a:	2b01      	cmp	r3, #1
 801587c:	dd5c      	ble.n	8015938 <_strtod_l+0x8b8>
 801587e:	4621      	mov	r1, r4
 8015880:	2201      	movs	r2, #1
 8015882:	9805      	ldr	r0, [sp, #20]
 8015884:	f7ff f97a 	bl	8014b7c <__lshift>
 8015888:	4641      	mov	r1, r8
 801588a:	4604      	mov	r4, r0
 801588c:	f7ff f9e2 	bl	8014c54 <__mcmp>
 8015890:	2800      	cmp	r0, #0
 8015892:	dd51      	ble.n	8015938 <_strtod_l+0x8b8>
 8015894:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015898:	9a08      	ldr	r2, [sp, #32]
 801589a:	0d1b      	lsrs	r3, r3, #20
 801589c:	051b      	lsls	r3, r3, #20
 801589e:	2a00      	cmp	r2, #0
 80158a0:	d06b      	beq.n	801597a <_strtod_l+0x8fa>
 80158a2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80158a6:	d868      	bhi.n	801597a <_strtod_l+0x8fa>
 80158a8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80158ac:	f67f ae9d 	bls.w	80155ea <_strtod_l+0x56a>
 80158b0:	4b0a      	ldr	r3, [pc, #40]	@ (80158dc <_strtod_l+0x85c>)
 80158b2:	4650      	mov	r0, sl
 80158b4:	4659      	mov	r1, fp
 80158b6:	2200      	movs	r2, #0
 80158b8:	f7ea fece 	bl	8000658 <__aeabi_dmul>
 80158bc:	4b08      	ldr	r3, [pc, #32]	@ (80158e0 <_strtod_l+0x860>)
 80158be:	400b      	ands	r3, r1
 80158c0:	4682      	mov	sl, r0
 80158c2:	468b      	mov	fp, r1
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	f47f ae05 	bne.w	80154d4 <_strtod_l+0x454>
 80158ca:	9a05      	ldr	r2, [sp, #20]
 80158cc:	2322      	movs	r3, #34	@ 0x22
 80158ce:	6013      	str	r3, [r2, #0]
 80158d0:	e600      	b.n	80154d4 <_strtod_l+0x454>
 80158d2:	bf00      	nop
 80158d4:	0805d850 	.word	0x0805d850
 80158d8:	fffffc02 	.word	0xfffffc02
 80158dc:	39500000 	.word	0x39500000
 80158e0:	7ff00000 	.word	0x7ff00000
 80158e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80158e8:	d165      	bne.n	80159b6 <_strtod_l+0x936>
 80158ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80158ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80158f0:	b35a      	cbz	r2, 801594a <_strtod_l+0x8ca>
 80158f2:	4a9f      	ldr	r2, [pc, #636]	@ (8015b70 <_strtod_l+0xaf0>)
 80158f4:	4293      	cmp	r3, r2
 80158f6:	d12b      	bne.n	8015950 <_strtod_l+0x8d0>
 80158f8:	9b08      	ldr	r3, [sp, #32]
 80158fa:	4651      	mov	r1, sl
 80158fc:	b303      	cbz	r3, 8015940 <_strtod_l+0x8c0>
 80158fe:	4b9d      	ldr	r3, [pc, #628]	@ (8015b74 <_strtod_l+0xaf4>)
 8015900:	465a      	mov	r2, fp
 8015902:	4013      	ands	r3, r2
 8015904:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8015908:	f04f 32ff 	mov.w	r2, #4294967295
 801590c:	d81b      	bhi.n	8015946 <_strtod_l+0x8c6>
 801590e:	0d1b      	lsrs	r3, r3, #20
 8015910:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015914:	fa02 f303 	lsl.w	r3, r2, r3
 8015918:	4299      	cmp	r1, r3
 801591a:	d119      	bne.n	8015950 <_strtod_l+0x8d0>
 801591c:	4b96      	ldr	r3, [pc, #600]	@ (8015b78 <_strtod_l+0xaf8>)
 801591e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015920:	429a      	cmp	r2, r3
 8015922:	d102      	bne.n	801592a <_strtod_l+0x8aa>
 8015924:	3101      	adds	r1, #1
 8015926:	f43f adca 	beq.w	80154be <_strtod_l+0x43e>
 801592a:	4b92      	ldr	r3, [pc, #584]	@ (8015b74 <_strtod_l+0xaf4>)
 801592c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801592e:	401a      	ands	r2, r3
 8015930:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8015934:	f04f 0a00 	mov.w	sl, #0
 8015938:	9b08      	ldr	r3, [sp, #32]
 801593a:	2b00      	cmp	r3, #0
 801593c:	d1b8      	bne.n	80158b0 <_strtod_l+0x830>
 801593e:	e5c9      	b.n	80154d4 <_strtod_l+0x454>
 8015940:	f04f 33ff 	mov.w	r3, #4294967295
 8015944:	e7e8      	b.n	8015918 <_strtod_l+0x898>
 8015946:	4613      	mov	r3, r2
 8015948:	e7e6      	b.n	8015918 <_strtod_l+0x898>
 801594a:	ea53 030a 	orrs.w	r3, r3, sl
 801594e:	d0a1      	beq.n	8015894 <_strtod_l+0x814>
 8015950:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015952:	b1db      	cbz	r3, 801598c <_strtod_l+0x90c>
 8015954:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015956:	4213      	tst	r3, r2
 8015958:	d0ee      	beq.n	8015938 <_strtod_l+0x8b8>
 801595a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801595c:	9a08      	ldr	r2, [sp, #32]
 801595e:	4650      	mov	r0, sl
 8015960:	4659      	mov	r1, fp
 8015962:	b1bb      	cbz	r3, 8015994 <_strtod_l+0x914>
 8015964:	f7ff fb6c 	bl	8015040 <sulp>
 8015968:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801596c:	ec53 2b10 	vmov	r2, r3, d0
 8015970:	f7ea fcbc 	bl	80002ec <__adddf3>
 8015974:	4682      	mov	sl, r0
 8015976:	468b      	mov	fp, r1
 8015978:	e7de      	b.n	8015938 <_strtod_l+0x8b8>
 801597a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801597e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8015982:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8015986:	f04f 3aff 	mov.w	sl, #4294967295
 801598a:	e7d5      	b.n	8015938 <_strtod_l+0x8b8>
 801598c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801598e:	ea13 0f0a 	tst.w	r3, sl
 8015992:	e7e1      	b.n	8015958 <_strtod_l+0x8d8>
 8015994:	f7ff fb54 	bl	8015040 <sulp>
 8015998:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801599c:	ec53 2b10 	vmov	r2, r3, d0
 80159a0:	f7ea fca2 	bl	80002e8 <__aeabi_dsub>
 80159a4:	2200      	movs	r2, #0
 80159a6:	2300      	movs	r3, #0
 80159a8:	4682      	mov	sl, r0
 80159aa:	468b      	mov	fp, r1
 80159ac:	f7eb f8bc 	bl	8000b28 <__aeabi_dcmpeq>
 80159b0:	2800      	cmp	r0, #0
 80159b2:	d0c1      	beq.n	8015938 <_strtod_l+0x8b8>
 80159b4:	e619      	b.n	80155ea <_strtod_l+0x56a>
 80159b6:	4641      	mov	r1, r8
 80159b8:	4620      	mov	r0, r4
 80159ba:	f7ff fac3 	bl	8014f44 <__ratio>
 80159be:	ec57 6b10 	vmov	r6, r7, d0
 80159c2:	2200      	movs	r2, #0
 80159c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80159c8:	4630      	mov	r0, r6
 80159ca:	4639      	mov	r1, r7
 80159cc:	f7eb f8c0 	bl	8000b50 <__aeabi_dcmple>
 80159d0:	2800      	cmp	r0, #0
 80159d2:	d06f      	beq.n	8015ab4 <_strtod_l+0xa34>
 80159d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	d17a      	bne.n	8015ad0 <_strtod_l+0xa50>
 80159da:	f1ba 0f00 	cmp.w	sl, #0
 80159de:	d158      	bne.n	8015a92 <_strtod_l+0xa12>
 80159e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80159e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d15a      	bne.n	8015aa0 <_strtod_l+0xa20>
 80159ea:	4b64      	ldr	r3, [pc, #400]	@ (8015b7c <_strtod_l+0xafc>)
 80159ec:	2200      	movs	r2, #0
 80159ee:	4630      	mov	r0, r6
 80159f0:	4639      	mov	r1, r7
 80159f2:	f7eb f8a3 	bl	8000b3c <__aeabi_dcmplt>
 80159f6:	2800      	cmp	r0, #0
 80159f8:	d159      	bne.n	8015aae <_strtod_l+0xa2e>
 80159fa:	4630      	mov	r0, r6
 80159fc:	4639      	mov	r1, r7
 80159fe:	4b60      	ldr	r3, [pc, #384]	@ (8015b80 <_strtod_l+0xb00>)
 8015a00:	2200      	movs	r2, #0
 8015a02:	f7ea fe29 	bl	8000658 <__aeabi_dmul>
 8015a06:	4606      	mov	r6, r0
 8015a08:	460f      	mov	r7, r1
 8015a0a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8015a0e:	9606      	str	r6, [sp, #24]
 8015a10:	9307      	str	r3, [sp, #28]
 8015a12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015a16:	4d57      	ldr	r5, [pc, #348]	@ (8015b74 <_strtod_l+0xaf4>)
 8015a18:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8015a1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015a1e:	401d      	ands	r5, r3
 8015a20:	4b58      	ldr	r3, [pc, #352]	@ (8015b84 <_strtod_l+0xb04>)
 8015a22:	429d      	cmp	r5, r3
 8015a24:	f040 80b2 	bne.w	8015b8c <_strtod_l+0xb0c>
 8015a28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015a2a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8015a2e:	ec4b ab10 	vmov	d0, sl, fp
 8015a32:	f7ff f9bf 	bl	8014db4 <__ulp>
 8015a36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015a3a:	ec51 0b10 	vmov	r0, r1, d0
 8015a3e:	f7ea fe0b 	bl	8000658 <__aeabi_dmul>
 8015a42:	4652      	mov	r2, sl
 8015a44:	465b      	mov	r3, fp
 8015a46:	f7ea fc51 	bl	80002ec <__adddf3>
 8015a4a:	460b      	mov	r3, r1
 8015a4c:	4949      	ldr	r1, [pc, #292]	@ (8015b74 <_strtod_l+0xaf4>)
 8015a4e:	4a4e      	ldr	r2, [pc, #312]	@ (8015b88 <_strtod_l+0xb08>)
 8015a50:	4019      	ands	r1, r3
 8015a52:	4291      	cmp	r1, r2
 8015a54:	4682      	mov	sl, r0
 8015a56:	d942      	bls.n	8015ade <_strtod_l+0xa5e>
 8015a58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015a5a:	4b47      	ldr	r3, [pc, #284]	@ (8015b78 <_strtod_l+0xaf8>)
 8015a5c:	429a      	cmp	r2, r3
 8015a5e:	d103      	bne.n	8015a68 <_strtod_l+0x9e8>
 8015a60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015a62:	3301      	adds	r3, #1
 8015a64:	f43f ad2b 	beq.w	80154be <_strtod_l+0x43e>
 8015a68:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8015b78 <_strtod_l+0xaf8>
 8015a6c:	f04f 3aff 	mov.w	sl, #4294967295
 8015a70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015a72:	9805      	ldr	r0, [sp, #20]
 8015a74:	f7fe fe6a 	bl	801474c <_Bfree>
 8015a78:	9805      	ldr	r0, [sp, #20]
 8015a7a:	4649      	mov	r1, r9
 8015a7c:	f7fe fe66 	bl	801474c <_Bfree>
 8015a80:	9805      	ldr	r0, [sp, #20]
 8015a82:	4641      	mov	r1, r8
 8015a84:	f7fe fe62 	bl	801474c <_Bfree>
 8015a88:	9805      	ldr	r0, [sp, #20]
 8015a8a:	4621      	mov	r1, r4
 8015a8c:	f7fe fe5e 	bl	801474c <_Bfree>
 8015a90:	e618      	b.n	80156c4 <_strtod_l+0x644>
 8015a92:	f1ba 0f01 	cmp.w	sl, #1
 8015a96:	d103      	bne.n	8015aa0 <_strtod_l+0xa20>
 8015a98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	f43f ada5 	beq.w	80155ea <_strtod_l+0x56a>
 8015aa0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8015b50 <_strtod_l+0xad0>
 8015aa4:	4f35      	ldr	r7, [pc, #212]	@ (8015b7c <_strtod_l+0xafc>)
 8015aa6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015aaa:	2600      	movs	r6, #0
 8015aac:	e7b1      	b.n	8015a12 <_strtod_l+0x992>
 8015aae:	4f34      	ldr	r7, [pc, #208]	@ (8015b80 <_strtod_l+0xb00>)
 8015ab0:	2600      	movs	r6, #0
 8015ab2:	e7aa      	b.n	8015a0a <_strtod_l+0x98a>
 8015ab4:	4b32      	ldr	r3, [pc, #200]	@ (8015b80 <_strtod_l+0xb00>)
 8015ab6:	4630      	mov	r0, r6
 8015ab8:	4639      	mov	r1, r7
 8015aba:	2200      	movs	r2, #0
 8015abc:	f7ea fdcc 	bl	8000658 <__aeabi_dmul>
 8015ac0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015ac2:	4606      	mov	r6, r0
 8015ac4:	460f      	mov	r7, r1
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d09f      	beq.n	8015a0a <_strtod_l+0x98a>
 8015aca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8015ace:	e7a0      	b.n	8015a12 <_strtod_l+0x992>
 8015ad0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8015b58 <_strtod_l+0xad8>
 8015ad4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015ad8:	ec57 6b17 	vmov	r6, r7, d7
 8015adc:	e799      	b.n	8015a12 <_strtod_l+0x992>
 8015ade:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8015ae2:	9b08      	ldr	r3, [sp, #32]
 8015ae4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d1c1      	bne.n	8015a70 <_strtod_l+0x9f0>
 8015aec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015af0:	0d1b      	lsrs	r3, r3, #20
 8015af2:	051b      	lsls	r3, r3, #20
 8015af4:	429d      	cmp	r5, r3
 8015af6:	d1bb      	bne.n	8015a70 <_strtod_l+0x9f0>
 8015af8:	4630      	mov	r0, r6
 8015afa:	4639      	mov	r1, r7
 8015afc:	f7eb f90c 	bl	8000d18 <__aeabi_d2lz>
 8015b00:	f7ea fd7c 	bl	80005fc <__aeabi_l2d>
 8015b04:	4602      	mov	r2, r0
 8015b06:	460b      	mov	r3, r1
 8015b08:	4630      	mov	r0, r6
 8015b0a:	4639      	mov	r1, r7
 8015b0c:	f7ea fbec 	bl	80002e8 <__aeabi_dsub>
 8015b10:	460b      	mov	r3, r1
 8015b12:	4602      	mov	r2, r0
 8015b14:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8015b18:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8015b1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015b1e:	ea46 060a 	orr.w	r6, r6, sl
 8015b22:	431e      	orrs	r6, r3
 8015b24:	d06f      	beq.n	8015c06 <_strtod_l+0xb86>
 8015b26:	a30e      	add	r3, pc, #56	@ (adr r3, 8015b60 <_strtod_l+0xae0>)
 8015b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b2c:	f7eb f806 	bl	8000b3c <__aeabi_dcmplt>
 8015b30:	2800      	cmp	r0, #0
 8015b32:	f47f accf 	bne.w	80154d4 <_strtod_l+0x454>
 8015b36:	a30c      	add	r3, pc, #48	@ (adr r3, 8015b68 <_strtod_l+0xae8>)
 8015b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015b40:	f7eb f81a 	bl	8000b78 <__aeabi_dcmpgt>
 8015b44:	2800      	cmp	r0, #0
 8015b46:	d093      	beq.n	8015a70 <_strtod_l+0x9f0>
 8015b48:	e4c4      	b.n	80154d4 <_strtod_l+0x454>
 8015b4a:	bf00      	nop
 8015b4c:	f3af 8000 	nop.w
 8015b50:	00000000 	.word	0x00000000
 8015b54:	bff00000 	.word	0xbff00000
 8015b58:	00000000 	.word	0x00000000
 8015b5c:	3ff00000 	.word	0x3ff00000
 8015b60:	94a03595 	.word	0x94a03595
 8015b64:	3fdfffff 	.word	0x3fdfffff
 8015b68:	35afe535 	.word	0x35afe535
 8015b6c:	3fe00000 	.word	0x3fe00000
 8015b70:	000fffff 	.word	0x000fffff
 8015b74:	7ff00000 	.word	0x7ff00000
 8015b78:	7fefffff 	.word	0x7fefffff
 8015b7c:	3ff00000 	.word	0x3ff00000
 8015b80:	3fe00000 	.word	0x3fe00000
 8015b84:	7fe00000 	.word	0x7fe00000
 8015b88:	7c9fffff 	.word	0x7c9fffff
 8015b8c:	9b08      	ldr	r3, [sp, #32]
 8015b8e:	b323      	cbz	r3, 8015bda <_strtod_l+0xb5a>
 8015b90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8015b94:	d821      	bhi.n	8015bda <_strtod_l+0xb5a>
 8015b96:	a328      	add	r3, pc, #160	@ (adr r3, 8015c38 <_strtod_l+0xbb8>)
 8015b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b9c:	4630      	mov	r0, r6
 8015b9e:	4639      	mov	r1, r7
 8015ba0:	f7ea ffd6 	bl	8000b50 <__aeabi_dcmple>
 8015ba4:	b1a0      	cbz	r0, 8015bd0 <_strtod_l+0xb50>
 8015ba6:	4639      	mov	r1, r7
 8015ba8:	4630      	mov	r0, r6
 8015baa:	f7eb f82d 	bl	8000c08 <__aeabi_d2uiz>
 8015bae:	2801      	cmp	r0, #1
 8015bb0:	bf38      	it	cc
 8015bb2:	2001      	movcc	r0, #1
 8015bb4:	f7ea fcd6 	bl	8000564 <__aeabi_ui2d>
 8015bb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015bba:	4606      	mov	r6, r0
 8015bbc:	460f      	mov	r7, r1
 8015bbe:	b9fb      	cbnz	r3, 8015c00 <_strtod_l+0xb80>
 8015bc0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8015bc4:	9014      	str	r0, [sp, #80]	@ 0x50
 8015bc6:	9315      	str	r3, [sp, #84]	@ 0x54
 8015bc8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8015bcc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8015bd0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015bd2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8015bd6:	1b5b      	subs	r3, r3, r5
 8015bd8:	9311      	str	r3, [sp, #68]	@ 0x44
 8015bda:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8015bde:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8015be2:	f7ff f8e7 	bl	8014db4 <__ulp>
 8015be6:	4650      	mov	r0, sl
 8015be8:	ec53 2b10 	vmov	r2, r3, d0
 8015bec:	4659      	mov	r1, fp
 8015bee:	f7ea fd33 	bl	8000658 <__aeabi_dmul>
 8015bf2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8015bf6:	f7ea fb79 	bl	80002ec <__adddf3>
 8015bfa:	4682      	mov	sl, r0
 8015bfc:	468b      	mov	fp, r1
 8015bfe:	e770      	b.n	8015ae2 <_strtod_l+0xa62>
 8015c00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8015c04:	e7e0      	b.n	8015bc8 <_strtod_l+0xb48>
 8015c06:	a30e      	add	r3, pc, #56	@ (adr r3, 8015c40 <_strtod_l+0xbc0>)
 8015c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c0c:	f7ea ff96 	bl	8000b3c <__aeabi_dcmplt>
 8015c10:	e798      	b.n	8015b44 <_strtod_l+0xac4>
 8015c12:	2300      	movs	r3, #0
 8015c14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015c16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8015c18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015c1a:	6013      	str	r3, [r2, #0]
 8015c1c:	f7ff ba6d 	b.w	80150fa <_strtod_l+0x7a>
 8015c20:	2a65      	cmp	r2, #101	@ 0x65
 8015c22:	f43f ab66 	beq.w	80152f2 <_strtod_l+0x272>
 8015c26:	2a45      	cmp	r2, #69	@ 0x45
 8015c28:	f43f ab63 	beq.w	80152f2 <_strtod_l+0x272>
 8015c2c:	2301      	movs	r3, #1
 8015c2e:	f7ff bb9e 	b.w	801536e <_strtod_l+0x2ee>
 8015c32:	bf00      	nop
 8015c34:	f3af 8000 	nop.w
 8015c38:	ffc00000 	.word	0xffc00000
 8015c3c:	41dfffff 	.word	0x41dfffff
 8015c40:	94a03595 	.word	0x94a03595
 8015c44:	3fcfffff 	.word	0x3fcfffff

08015c48 <_strtod_r>:
 8015c48:	4b01      	ldr	r3, [pc, #4]	@ (8015c50 <_strtod_r+0x8>)
 8015c4a:	f7ff ba19 	b.w	8015080 <_strtod_l>
 8015c4e:	bf00      	nop
 8015c50:	200014b8 	.word	0x200014b8

08015c54 <_strtol_l.constprop.0>:
 8015c54:	2b24      	cmp	r3, #36	@ 0x24
 8015c56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015c5a:	4686      	mov	lr, r0
 8015c5c:	4690      	mov	r8, r2
 8015c5e:	d801      	bhi.n	8015c64 <_strtol_l.constprop.0+0x10>
 8015c60:	2b01      	cmp	r3, #1
 8015c62:	d106      	bne.n	8015c72 <_strtol_l.constprop.0+0x1e>
 8015c64:	f7fd fe32 	bl	80138cc <__errno>
 8015c68:	2316      	movs	r3, #22
 8015c6a:	6003      	str	r3, [r0, #0]
 8015c6c:	2000      	movs	r0, #0
 8015c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015c72:	4834      	ldr	r0, [pc, #208]	@ (8015d44 <_strtol_l.constprop.0+0xf0>)
 8015c74:	460d      	mov	r5, r1
 8015c76:	462a      	mov	r2, r5
 8015c78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015c7c:	5d06      	ldrb	r6, [r0, r4]
 8015c7e:	f016 0608 	ands.w	r6, r6, #8
 8015c82:	d1f8      	bne.n	8015c76 <_strtol_l.constprop.0+0x22>
 8015c84:	2c2d      	cmp	r4, #45	@ 0x2d
 8015c86:	d12d      	bne.n	8015ce4 <_strtol_l.constprop.0+0x90>
 8015c88:	782c      	ldrb	r4, [r5, #0]
 8015c8a:	2601      	movs	r6, #1
 8015c8c:	1c95      	adds	r5, r2, #2
 8015c8e:	f033 0210 	bics.w	r2, r3, #16
 8015c92:	d109      	bne.n	8015ca8 <_strtol_l.constprop.0+0x54>
 8015c94:	2c30      	cmp	r4, #48	@ 0x30
 8015c96:	d12a      	bne.n	8015cee <_strtol_l.constprop.0+0x9a>
 8015c98:	782a      	ldrb	r2, [r5, #0]
 8015c9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015c9e:	2a58      	cmp	r2, #88	@ 0x58
 8015ca0:	d125      	bne.n	8015cee <_strtol_l.constprop.0+0x9a>
 8015ca2:	786c      	ldrb	r4, [r5, #1]
 8015ca4:	2310      	movs	r3, #16
 8015ca6:	3502      	adds	r5, #2
 8015ca8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8015cac:	f10c 3cff 	add.w	ip, ip, #4294967295
 8015cb0:	2200      	movs	r2, #0
 8015cb2:	fbbc f9f3 	udiv	r9, ip, r3
 8015cb6:	4610      	mov	r0, r2
 8015cb8:	fb03 ca19 	mls	sl, r3, r9, ip
 8015cbc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8015cc0:	2f09      	cmp	r7, #9
 8015cc2:	d81b      	bhi.n	8015cfc <_strtol_l.constprop.0+0xa8>
 8015cc4:	463c      	mov	r4, r7
 8015cc6:	42a3      	cmp	r3, r4
 8015cc8:	dd27      	ble.n	8015d1a <_strtol_l.constprop.0+0xc6>
 8015cca:	1c57      	adds	r7, r2, #1
 8015ccc:	d007      	beq.n	8015cde <_strtol_l.constprop.0+0x8a>
 8015cce:	4581      	cmp	r9, r0
 8015cd0:	d320      	bcc.n	8015d14 <_strtol_l.constprop.0+0xc0>
 8015cd2:	d101      	bne.n	8015cd8 <_strtol_l.constprop.0+0x84>
 8015cd4:	45a2      	cmp	sl, r4
 8015cd6:	db1d      	blt.n	8015d14 <_strtol_l.constprop.0+0xc0>
 8015cd8:	fb00 4003 	mla	r0, r0, r3, r4
 8015cdc:	2201      	movs	r2, #1
 8015cde:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015ce2:	e7eb      	b.n	8015cbc <_strtol_l.constprop.0+0x68>
 8015ce4:	2c2b      	cmp	r4, #43	@ 0x2b
 8015ce6:	bf04      	itt	eq
 8015ce8:	782c      	ldrbeq	r4, [r5, #0]
 8015cea:	1c95      	addeq	r5, r2, #2
 8015cec:	e7cf      	b.n	8015c8e <_strtol_l.constprop.0+0x3a>
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d1da      	bne.n	8015ca8 <_strtol_l.constprop.0+0x54>
 8015cf2:	2c30      	cmp	r4, #48	@ 0x30
 8015cf4:	bf0c      	ite	eq
 8015cf6:	2308      	moveq	r3, #8
 8015cf8:	230a      	movne	r3, #10
 8015cfa:	e7d5      	b.n	8015ca8 <_strtol_l.constprop.0+0x54>
 8015cfc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8015d00:	2f19      	cmp	r7, #25
 8015d02:	d801      	bhi.n	8015d08 <_strtol_l.constprop.0+0xb4>
 8015d04:	3c37      	subs	r4, #55	@ 0x37
 8015d06:	e7de      	b.n	8015cc6 <_strtol_l.constprop.0+0x72>
 8015d08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8015d0c:	2f19      	cmp	r7, #25
 8015d0e:	d804      	bhi.n	8015d1a <_strtol_l.constprop.0+0xc6>
 8015d10:	3c57      	subs	r4, #87	@ 0x57
 8015d12:	e7d8      	b.n	8015cc6 <_strtol_l.constprop.0+0x72>
 8015d14:	f04f 32ff 	mov.w	r2, #4294967295
 8015d18:	e7e1      	b.n	8015cde <_strtol_l.constprop.0+0x8a>
 8015d1a:	1c53      	adds	r3, r2, #1
 8015d1c:	d108      	bne.n	8015d30 <_strtol_l.constprop.0+0xdc>
 8015d1e:	2322      	movs	r3, #34	@ 0x22
 8015d20:	f8ce 3000 	str.w	r3, [lr]
 8015d24:	4660      	mov	r0, ip
 8015d26:	f1b8 0f00 	cmp.w	r8, #0
 8015d2a:	d0a0      	beq.n	8015c6e <_strtol_l.constprop.0+0x1a>
 8015d2c:	1e69      	subs	r1, r5, #1
 8015d2e:	e006      	b.n	8015d3e <_strtol_l.constprop.0+0xea>
 8015d30:	b106      	cbz	r6, 8015d34 <_strtol_l.constprop.0+0xe0>
 8015d32:	4240      	negs	r0, r0
 8015d34:	f1b8 0f00 	cmp.w	r8, #0
 8015d38:	d099      	beq.n	8015c6e <_strtol_l.constprop.0+0x1a>
 8015d3a:	2a00      	cmp	r2, #0
 8015d3c:	d1f6      	bne.n	8015d2c <_strtol_l.constprop.0+0xd8>
 8015d3e:	f8c8 1000 	str.w	r1, [r8]
 8015d42:	e794      	b.n	8015c6e <_strtol_l.constprop.0+0x1a>
 8015d44:	0805d879 	.word	0x0805d879

08015d48 <_strtol_r>:
 8015d48:	f7ff bf84 	b.w	8015c54 <_strtol_l.constprop.0>

08015d4c <__ssputs_r>:
 8015d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d50:	688e      	ldr	r6, [r1, #8]
 8015d52:	461f      	mov	r7, r3
 8015d54:	42be      	cmp	r6, r7
 8015d56:	680b      	ldr	r3, [r1, #0]
 8015d58:	4682      	mov	sl, r0
 8015d5a:	460c      	mov	r4, r1
 8015d5c:	4690      	mov	r8, r2
 8015d5e:	d82d      	bhi.n	8015dbc <__ssputs_r+0x70>
 8015d60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015d64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015d68:	d026      	beq.n	8015db8 <__ssputs_r+0x6c>
 8015d6a:	6965      	ldr	r5, [r4, #20]
 8015d6c:	6909      	ldr	r1, [r1, #16]
 8015d6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015d72:	eba3 0901 	sub.w	r9, r3, r1
 8015d76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015d7a:	1c7b      	adds	r3, r7, #1
 8015d7c:	444b      	add	r3, r9
 8015d7e:	106d      	asrs	r5, r5, #1
 8015d80:	429d      	cmp	r5, r3
 8015d82:	bf38      	it	cc
 8015d84:	461d      	movcc	r5, r3
 8015d86:	0553      	lsls	r3, r2, #21
 8015d88:	d527      	bpl.n	8015dda <__ssputs_r+0x8e>
 8015d8a:	4629      	mov	r1, r5
 8015d8c:	f7fc fc68 	bl	8012660 <_malloc_r>
 8015d90:	4606      	mov	r6, r0
 8015d92:	b360      	cbz	r0, 8015dee <__ssputs_r+0xa2>
 8015d94:	6921      	ldr	r1, [r4, #16]
 8015d96:	464a      	mov	r2, r9
 8015d98:	f7fd fdcd 	bl	8013936 <memcpy>
 8015d9c:	89a3      	ldrh	r3, [r4, #12]
 8015d9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015da2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015da6:	81a3      	strh	r3, [r4, #12]
 8015da8:	6126      	str	r6, [r4, #16]
 8015daa:	6165      	str	r5, [r4, #20]
 8015dac:	444e      	add	r6, r9
 8015dae:	eba5 0509 	sub.w	r5, r5, r9
 8015db2:	6026      	str	r6, [r4, #0]
 8015db4:	60a5      	str	r5, [r4, #8]
 8015db6:	463e      	mov	r6, r7
 8015db8:	42be      	cmp	r6, r7
 8015dba:	d900      	bls.n	8015dbe <__ssputs_r+0x72>
 8015dbc:	463e      	mov	r6, r7
 8015dbe:	6820      	ldr	r0, [r4, #0]
 8015dc0:	4632      	mov	r2, r6
 8015dc2:	4641      	mov	r1, r8
 8015dc4:	f000 fd65 	bl	8016892 <memmove>
 8015dc8:	68a3      	ldr	r3, [r4, #8]
 8015dca:	1b9b      	subs	r3, r3, r6
 8015dcc:	60a3      	str	r3, [r4, #8]
 8015dce:	6823      	ldr	r3, [r4, #0]
 8015dd0:	4433      	add	r3, r6
 8015dd2:	6023      	str	r3, [r4, #0]
 8015dd4:	2000      	movs	r0, #0
 8015dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015dda:	462a      	mov	r2, r5
 8015ddc:	f7fc fccc 	bl	8012778 <_realloc_r>
 8015de0:	4606      	mov	r6, r0
 8015de2:	2800      	cmp	r0, #0
 8015de4:	d1e0      	bne.n	8015da8 <__ssputs_r+0x5c>
 8015de6:	6921      	ldr	r1, [r4, #16]
 8015de8:	4650      	mov	r0, sl
 8015dea:	f7fe fc25 	bl	8014638 <_free_r>
 8015dee:	230c      	movs	r3, #12
 8015df0:	f8ca 3000 	str.w	r3, [sl]
 8015df4:	89a3      	ldrh	r3, [r4, #12]
 8015df6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015dfa:	81a3      	strh	r3, [r4, #12]
 8015dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8015e00:	e7e9      	b.n	8015dd6 <__ssputs_r+0x8a>
	...

08015e04 <_svfiprintf_r>:
 8015e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e08:	4698      	mov	r8, r3
 8015e0a:	898b      	ldrh	r3, [r1, #12]
 8015e0c:	061b      	lsls	r3, r3, #24
 8015e0e:	b09d      	sub	sp, #116	@ 0x74
 8015e10:	4607      	mov	r7, r0
 8015e12:	460d      	mov	r5, r1
 8015e14:	4614      	mov	r4, r2
 8015e16:	d510      	bpl.n	8015e3a <_svfiprintf_r+0x36>
 8015e18:	690b      	ldr	r3, [r1, #16]
 8015e1a:	b973      	cbnz	r3, 8015e3a <_svfiprintf_r+0x36>
 8015e1c:	2140      	movs	r1, #64	@ 0x40
 8015e1e:	f7fc fc1f 	bl	8012660 <_malloc_r>
 8015e22:	6028      	str	r0, [r5, #0]
 8015e24:	6128      	str	r0, [r5, #16]
 8015e26:	b930      	cbnz	r0, 8015e36 <_svfiprintf_r+0x32>
 8015e28:	230c      	movs	r3, #12
 8015e2a:	603b      	str	r3, [r7, #0]
 8015e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8015e30:	b01d      	add	sp, #116	@ 0x74
 8015e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e36:	2340      	movs	r3, #64	@ 0x40
 8015e38:	616b      	str	r3, [r5, #20]
 8015e3a:	2300      	movs	r3, #0
 8015e3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e3e:	2320      	movs	r3, #32
 8015e40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015e44:	f8cd 800c 	str.w	r8, [sp, #12]
 8015e48:	2330      	movs	r3, #48	@ 0x30
 8015e4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015fe8 <_svfiprintf_r+0x1e4>
 8015e4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015e52:	f04f 0901 	mov.w	r9, #1
 8015e56:	4623      	mov	r3, r4
 8015e58:	469a      	mov	sl, r3
 8015e5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015e5e:	b10a      	cbz	r2, 8015e64 <_svfiprintf_r+0x60>
 8015e60:	2a25      	cmp	r2, #37	@ 0x25
 8015e62:	d1f9      	bne.n	8015e58 <_svfiprintf_r+0x54>
 8015e64:	ebba 0b04 	subs.w	fp, sl, r4
 8015e68:	d00b      	beq.n	8015e82 <_svfiprintf_r+0x7e>
 8015e6a:	465b      	mov	r3, fp
 8015e6c:	4622      	mov	r2, r4
 8015e6e:	4629      	mov	r1, r5
 8015e70:	4638      	mov	r0, r7
 8015e72:	f7ff ff6b 	bl	8015d4c <__ssputs_r>
 8015e76:	3001      	adds	r0, #1
 8015e78:	f000 80a7 	beq.w	8015fca <_svfiprintf_r+0x1c6>
 8015e7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015e7e:	445a      	add	r2, fp
 8015e80:	9209      	str	r2, [sp, #36]	@ 0x24
 8015e82:	f89a 3000 	ldrb.w	r3, [sl]
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	f000 809f 	beq.w	8015fca <_svfiprintf_r+0x1c6>
 8015e8c:	2300      	movs	r3, #0
 8015e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8015e92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e96:	f10a 0a01 	add.w	sl, sl, #1
 8015e9a:	9304      	str	r3, [sp, #16]
 8015e9c:	9307      	str	r3, [sp, #28]
 8015e9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015ea2:	931a      	str	r3, [sp, #104]	@ 0x68
 8015ea4:	4654      	mov	r4, sl
 8015ea6:	2205      	movs	r2, #5
 8015ea8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015eac:	484e      	ldr	r0, [pc, #312]	@ (8015fe8 <_svfiprintf_r+0x1e4>)
 8015eae:	f7ea f9bf 	bl	8000230 <memchr>
 8015eb2:	9a04      	ldr	r2, [sp, #16]
 8015eb4:	b9d8      	cbnz	r0, 8015eee <_svfiprintf_r+0xea>
 8015eb6:	06d0      	lsls	r0, r2, #27
 8015eb8:	bf44      	itt	mi
 8015eba:	2320      	movmi	r3, #32
 8015ebc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015ec0:	0711      	lsls	r1, r2, #28
 8015ec2:	bf44      	itt	mi
 8015ec4:	232b      	movmi	r3, #43	@ 0x2b
 8015ec6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015eca:	f89a 3000 	ldrb.w	r3, [sl]
 8015ece:	2b2a      	cmp	r3, #42	@ 0x2a
 8015ed0:	d015      	beq.n	8015efe <_svfiprintf_r+0xfa>
 8015ed2:	9a07      	ldr	r2, [sp, #28]
 8015ed4:	4654      	mov	r4, sl
 8015ed6:	2000      	movs	r0, #0
 8015ed8:	f04f 0c0a 	mov.w	ip, #10
 8015edc:	4621      	mov	r1, r4
 8015ede:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015ee2:	3b30      	subs	r3, #48	@ 0x30
 8015ee4:	2b09      	cmp	r3, #9
 8015ee6:	d94b      	bls.n	8015f80 <_svfiprintf_r+0x17c>
 8015ee8:	b1b0      	cbz	r0, 8015f18 <_svfiprintf_r+0x114>
 8015eea:	9207      	str	r2, [sp, #28]
 8015eec:	e014      	b.n	8015f18 <_svfiprintf_r+0x114>
 8015eee:	eba0 0308 	sub.w	r3, r0, r8
 8015ef2:	fa09 f303 	lsl.w	r3, r9, r3
 8015ef6:	4313      	orrs	r3, r2
 8015ef8:	9304      	str	r3, [sp, #16]
 8015efa:	46a2      	mov	sl, r4
 8015efc:	e7d2      	b.n	8015ea4 <_svfiprintf_r+0xa0>
 8015efe:	9b03      	ldr	r3, [sp, #12]
 8015f00:	1d19      	adds	r1, r3, #4
 8015f02:	681b      	ldr	r3, [r3, #0]
 8015f04:	9103      	str	r1, [sp, #12]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	bfbb      	ittet	lt
 8015f0a:	425b      	neglt	r3, r3
 8015f0c:	f042 0202 	orrlt.w	r2, r2, #2
 8015f10:	9307      	strge	r3, [sp, #28]
 8015f12:	9307      	strlt	r3, [sp, #28]
 8015f14:	bfb8      	it	lt
 8015f16:	9204      	strlt	r2, [sp, #16]
 8015f18:	7823      	ldrb	r3, [r4, #0]
 8015f1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8015f1c:	d10a      	bne.n	8015f34 <_svfiprintf_r+0x130>
 8015f1e:	7863      	ldrb	r3, [r4, #1]
 8015f20:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f22:	d132      	bne.n	8015f8a <_svfiprintf_r+0x186>
 8015f24:	9b03      	ldr	r3, [sp, #12]
 8015f26:	1d1a      	adds	r2, r3, #4
 8015f28:	681b      	ldr	r3, [r3, #0]
 8015f2a:	9203      	str	r2, [sp, #12]
 8015f2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015f30:	3402      	adds	r4, #2
 8015f32:	9305      	str	r3, [sp, #20]
 8015f34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015ff8 <_svfiprintf_r+0x1f4>
 8015f38:	7821      	ldrb	r1, [r4, #0]
 8015f3a:	2203      	movs	r2, #3
 8015f3c:	4650      	mov	r0, sl
 8015f3e:	f7ea f977 	bl	8000230 <memchr>
 8015f42:	b138      	cbz	r0, 8015f54 <_svfiprintf_r+0x150>
 8015f44:	9b04      	ldr	r3, [sp, #16]
 8015f46:	eba0 000a 	sub.w	r0, r0, sl
 8015f4a:	2240      	movs	r2, #64	@ 0x40
 8015f4c:	4082      	lsls	r2, r0
 8015f4e:	4313      	orrs	r3, r2
 8015f50:	3401      	adds	r4, #1
 8015f52:	9304      	str	r3, [sp, #16]
 8015f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f58:	4824      	ldr	r0, [pc, #144]	@ (8015fec <_svfiprintf_r+0x1e8>)
 8015f5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015f5e:	2206      	movs	r2, #6
 8015f60:	f7ea f966 	bl	8000230 <memchr>
 8015f64:	2800      	cmp	r0, #0
 8015f66:	d036      	beq.n	8015fd6 <_svfiprintf_r+0x1d2>
 8015f68:	4b21      	ldr	r3, [pc, #132]	@ (8015ff0 <_svfiprintf_r+0x1ec>)
 8015f6a:	bb1b      	cbnz	r3, 8015fb4 <_svfiprintf_r+0x1b0>
 8015f6c:	9b03      	ldr	r3, [sp, #12]
 8015f6e:	3307      	adds	r3, #7
 8015f70:	f023 0307 	bic.w	r3, r3, #7
 8015f74:	3308      	adds	r3, #8
 8015f76:	9303      	str	r3, [sp, #12]
 8015f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f7a:	4433      	add	r3, r6
 8015f7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015f7e:	e76a      	b.n	8015e56 <_svfiprintf_r+0x52>
 8015f80:	fb0c 3202 	mla	r2, ip, r2, r3
 8015f84:	460c      	mov	r4, r1
 8015f86:	2001      	movs	r0, #1
 8015f88:	e7a8      	b.n	8015edc <_svfiprintf_r+0xd8>
 8015f8a:	2300      	movs	r3, #0
 8015f8c:	3401      	adds	r4, #1
 8015f8e:	9305      	str	r3, [sp, #20]
 8015f90:	4619      	mov	r1, r3
 8015f92:	f04f 0c0a 	mov.w	ip, #10
 8015f96:	4620      	mov	r0, r4
 8015f98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f9c:	3a30      	subs	r2, #48	@ 0x30
 8015f9e:	2a09      	cmp	r2, #9
 8015fa0:	d903      	bls.n	8015faa <_svfiprintf_r+0x1a6>
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d0c6      	beq.n	8015f34 <_svfiprintf_r+0x130>
 8015fa6:	9105      	str	r1, [sp, #20]
 8015fa8:	e7c4      	b.n	8015f34 <_svfiprintf_r+0x130>
 8015faa:	fb0c 2101 	mla	r1, ip, r1, r2
 8015fae:	4604      	mov	r4, r0
 8015fb0:	2301      	movs	r3, #1
 8015fb2:	e7f0      	b.n	8015f96 <_svfiprintf_r+0x192>
 8015fb4:	ab03      	add	r3, sp, #12
 8015fb6:	9300      	str	r3, [sp, #0]
 8015fb8:	462a      	mov	r2, r5
 8015fba:	4b0e      	ldr	r3, [pc, #56]	@ (8015ff4 <_svfiprintf_r+0x1f0>)
 8015fbc:	a904      	add	r1, sp, #16
 8015fbe:	4638      	mov	r0, r7
 8015fc0:	f7fc fca8 	bl	8012914 <_printf_float>
 8015fc4:	1c42      	adds	r2, r0, #1
 8015fc6:	4606      	mov	r6, r0
 8015fc8:	d1d6      	bne.n	8015f78 <_svfiprintf_r+0x174>
 8015fca:	89ab      	ldrh	r3, [r5, #12]
 8015fcc:	065b      	lsls	r3, r3, #25
 8015fce:	f53f af2d 	bmi.w	8015e2c <_svfiprintf_r+0x28>
 8015fd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015fd4:	e72c      	b.n	8015e30 <_svfiprintf_r+0x2c>
 8015fd6:	ab03      	add	r3, sp, #12
 8015fd8:	9300      	str	r3, [sp, #0]
 8015fda:	462a      	mov	r2, r5
 8015fdc:	4b05      	ldr	r3, [pc, #20]	@ (8015ff4 <_svfiprintf_r+0x1f0>)
 8015fde:	a904      	add	r1, sp, #16
 8015fe0:	4638      	mov	r0, r7
 8015fe2:	f7fc ff2f 	bl	8012e44 <_printf_i>
 8015fe6:	e7ed      	b.n	8015fc4 <_svfiprintf_r+0x1c0>
 8015fe8:	0805d979 	.word	0x0805d979
 8015fec:	0805d983 	.word	0x0805d983
 8015ff0:	08012915 	.word	0x08012915
 8015ff4:	08015d4d 	.word	0x08015d4d
 8015ff8:	0805d97f 	.word	0x0805d97f

08015ffc <_sungetc_r>:
 8015ffc:	b538      	push	{r3, r4, r5, lr}
 8015ffe:	1c4b      	adds	r3, r1, #1
 8016000:	4614      	mov	r4, r2
 8016002:	d103      	bne.n	801600c <_sungetc_r+0x10>
 8016004:	f04f 35ff 	mov.w	r5, #4294967295
 8016008:	4628      	mov	r0, r5
 801600a:	bd38      	pop	{r3, r4, r5, pc}
 801600c:	8993      	ldrh	r3, [r2, #12]
 801600e:	f023 0320 	bic.w	r3, r3, #32
 8016012:	8193      	strh	r3, [r2, #12]
 8016014:	6853      	ldr	r3, [r2, #4]
 8016016:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8016018:	b2cd      	uxtb	r5, r1
 801601a:	b18a      	cbz	r2, 8016040 <_sungetc_r+0x44>
 801601c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 801601e:	429a      	cmp	r2, r3
 8016020:	dd08      	ble.n	8016034 <_sungetc_r+0x38>
 8016022:	6823      	ldr	r3, [r4, #0]
 8016024:	1e5a      	subs	r2, r3, #1
 8016026:	6022      	str	r2, [r4, #0]
 8016028:	f803 5c01 	strb.w	r5, [r3, #-1]
 801602c:	6863      	ldr	r3, [r4, #4]
 801602e:	3301      	adds	r3, #1
 8016030:	6063      	str	r3, [r4, #4]
 8016032:	e7e9      	b.n	8016008 <_sungetc_r+0xc>
 8016034:	4621      	mov	r1, r4
 8016036:	f000 fbf2 	bl	801681e <__submore>
 801603a:	2800      	cmp	r0, #0
 801603c:	d0f1      	beq.n	8016022 <_sungetc_r+0x26>
 801603e:	e7e1      	b.n	8016004 <_sungetc_r+0x8>
 8016040:	6921      	ldr	r1, [r4, #16]
 8016042:	6822      	ldr	r2, [r4, #0]
 8016044:	b141      	cbz	r1, 8016058 <_sungetc_r+0x5c>
 8016046:	4291      	cmp	r1, r2
 8016048:	d206      	bcs.n	8016058 <_sungetc_r+0x5c>
 801604a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 801604e:	42a9      	cmp	r1, r5
 8016050:	d102      	bne.n	8016058 <_sungetc_r+0x5c>
 8016052:	3a01      	subs	r2, #1
 8016054:	6022      	str	r2, [r4, #0]
 8016056:	e7ea      	b.n	801602e <_sungetc_r+0x32>
 8016058:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 801605c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016060:	6363      	str	r3, [r4, #52]	@ 0x34
 8016062:	2303      	movs	r3, #3
 8016064:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016066:	4623      	mov	r3, r4
 8016068:	f803 5f46 	strb.w	r5, [r3, #70]!
 801606c:	6023      	str	r3, [r4, #0]
 801606e:	2301      	movs	r3, #1
 8016070:	e7de      	b.n	8016030 <_sungetc_r+0x34>

08016072 <__ssrefill_r>:
 8016072:	b510      	push	{r4, lr}
 8016074:	460c      	mov	r4, r1
 8016076:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016078:	b169      	cbz	r1, 8016096 <__ssrefill_r+0x24>
 801607a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801607e:	4299      	cmp	r1, r3
 8016080:	d001      	beq.n	8016086 <__ssrefill_r+0x14>
 8016082:	f7fe fad9 	bl	8014638 <_free_r>
 8016086:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016088:	6063      	str	r3, [r4, #4]
 801608a:	2000      	movs	r0, #0
 801608c:	6360      	str	r0, [r4, #52]	@ 0x34
 801608e:	b113      	cbz	r3, 8016096 <__ssrefill_r+0x24>
 8016090:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8016092:	6023      	str	r3, [r4, #0]
 8016094:	bd10      	pop	{r4, pc}
 8016096:	6923      	ldr	r3, [r4, #16]
 8016098:	6023      	str	r3, [r4, #0]
 801609a:	2300      	movs	r3, #0
 801609c:	6063      	str	r3, [r4, #4]
 801609e:	89a3      	ldrh	r3, [r4, #12]
 80160a0:	f043 0320 	orr.w	r3, r3, #32
 80160a4:	81a3      	strh	r3, [r4, #12]
 80160a6:	f04f 30ff 	mov.w	r0, #4294967295
 80160aa:	e7f3      	b.n	8016094 <__ssrefill_r+0x22>

080160ac <__ssvfiscanf_r>:
 80160ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80160b0:	460c      	mov	r4, r1
 80160b2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80160b6:	2100      	movs	r1, #0
 80160b8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80160bc:	49a5      	ldr	r1, [pc, #660]	@ (8016354 <__ssvfiscanf_r+0x2a8>)
 80160be:	91a0      	str	r1, [sp, #640]	@ 0x280
 80160c0:	f10d 0804 	add.w	r8, sp, #4
 80160c4:	49a4      	ldr	r1, [pc, #656]	@ (8016358 <__ssvfiscanf_r+0x2ac>)
 80160c6:	4fa5      	ldr	r7, [pc, #660]	@ (801635c <__ssvfiscanf_r+0x2b0>)
 80160c8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80160cc:	4606      	mov	r6, r0
 80160ce:	91a1      	str	r1, [sp, #644]	@ 0x284
 80160d0:	9300      	str	r3, [sp, #0]
 80160d2:	7813      	ldrb	r3, [r2, #0]
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	f000 8158 	beq.w	801638a <__ssvfiscanf_r+0x2de>
 80160da:	5cf9      	ldrb	r1, [r7, r3]
 80160dc:	f011 0108 	ands.w	r1, r1, #8
 80160e0:	f102 0501 	add.w	r5, r2, #1
 80160e4:	d019      	beq.n	801611a <__ssvfiscanf_r+0x6e>
 80160e6:	6863      	ldr	r3, [r4, #4]
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	dd0f      	ble.n	801610c <__ssvfiscanf_r+0x60>
 80160ec:	6823      	ldr	r3, [r4, #0]
 80160ee:	781a      	ldrb	r2, [r3, #0]
 80160f0:	5cba      	ldrb	r2, [r7, r2]
 80160f2:	0712      	lsls	r2, r2, #28
 80160f4:	d401      	bmi.n	80160fa <__ssvfiscanf_r+0x4e>
 80160f6:	462a      	mov	r2, r5
 80160f8:	e7eb      	b.n	80160d2 <__ssvfiscanf_r+0x26>
 80160fa:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80160fc:	3201      	adds	r2, #1
 80160fe:	9245      	str	r2, [sp, #276]	@ 0x114
 8016100:	6862      	ldr	r2, [r4, #4]
 8016102:	3301      	adds	r3, #1
 8016104:	3a01      	subs	r2, #1
 8016106:	6062      	str	r2, [r4, #4]
 8016108:	6023      	str	r3, [r4, #0]
 801610a:	e7ec      	b.n	80160e6 <__ssvfiscanf_r+0x3a>
 801610c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801610e:	4621      	mov	r1, r4
 8016110:	4630      	mov	r0, r6
 8016112:	4798      	blx	r3
 8016114:	2800      	cmp	r0, #0
 8016116:	d0e9      	beq.n	80160ec <__ssvfiscanf_r+0x40>
 8016118:	e7ed      	b.n	80160f6 <__ssvfiscanf_r+0x4a>
 801611a:	2b25      	cmp	r3, #37	@ 0x25
 801611c:	d012      	beq.n	8016144 <__ssvfiscanf_r+0x98>
 801611e:	4699      	mov	r9, r3
 8016120:	6863      	ldr	r3, [r4, #4]
 8016122:	2b00      	cmp	r3, #0
 8016124:	f340 8093 	ble.w	801624e <__ssvfiscanf_r+0x1a2>
 8016128:	6822      	ldr	r2, [r4, #0]
 801612a:	7813      	ldrb	r3, [r2, #0]
 801612c:	454b      	cmp	r3, r9
 801612e:	f040 812c 	bne.w	801638a <__ssvfiscanf_r+0x2de>
 8016132:	6863      	ldr	r3, [r4, #4]
 8016134:	3b01      	subs	r3, #1
 8016136:	6063      	str	r3, [r4, #4]
 8016138:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801613a:	3201      	adds	r2, #1
 801613c:	3301      	adds	r3, #1
 801613e:	6022      	str	r2, [r4, #0]
 8016140:	9345      	str	r3, [sp, #276]	@ 0x114
 8016142:	e7d8      	b.n	80160f6 <__ssvfiscanf_r+0x4a>
 8016144:	9141      	str	r1, [sp, #260]	@ 0x104
 8016146:	9143      	str	r1, [sp, #268]	@ 0x10c
 8016148:	7853      	ldrb	r3, [r2, #1]
 801614a:	2b2a      	cmp	r3, #42	@ 0x2a
 801614c:	bf02      	ittt	eq
 801614e:	2310      	moveq	r3, #16
 8016150:	1c95      	addeq	r5, r2, #2
 8016152:	9341      	streq	r3, [sp, #260]	@ 0x104
 8016154:	220a      	movs	r2, #10
 8016156:	46a9      	mov	r9, r5
 8016158:	f819 1b01 	ldrb.w	r1, [r9], #1
 801615c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8016160:	2b09      	cmp	r3, #9
 8016162:	d91e      	bls.n	80161a2 <__ssvfiscanf_r+0xf6>
 8016164:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8016360 <__ssvfiscanf_r+0x2b4>
 8016168:	2203      	movs	r2, #3
 801616a:	4650      	mov	r0, sl
 801616c:	f7ea f860 	bl	8000230 <memchr>
 8016170:	b138      	cbz	r0, 8016182 <__ssvfiscanf_r+0xd6>
 8016172:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016174:	eba0 000a 	sub.w	r0, r0, sl
 8016178:	2301      	movs	r3, #1
 801617a:	4083      	lsls	r3, r0
 801617c:	4313      	orrs	r3, r2
 801617e:	9341      	str	r3, [sp, #260]	@ 0x104
 8016180:	464d      	mov	r5, r9
 8016182:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016186:	2b78      	cmp	r3, #120	@ 0x78
 8016188:	d806      	bhi.n	8016198 <__ssvfiscanf_r+0xec>
 801618a:	2b57      	cmp	r3, #87	@ 0x57
 801618c:	d810      	bhi.n	80161b0 <__ssvfiscanf_r+0x104>
 801618e:	2b25      	cmp	r3, #37	@ 0x25
 8016190:	d0c5      	beq.n	801611e <__ssvfiscanf_r+0x72>
 8016192:	d857      	bhi.n	8016244 <__ssvfiscanf_r+0x198>
 8016194:	2b00      	cmp	r3, #0
 8016196:	d065      	beq.n	8016264 <__ssvfiscanf_r+0x1b8>
 8016198:	2303      	movs	r3, #3
 801619a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801619c:	230a      	movs	r3, #10
 801619e:	9342      	str	r3, [sp, #264]	@ 0x108
 80161a0:	e078      	b.n	8016294 <__ssvfiscanf_r+0x1e8>
 80161a2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80161a4:	fb02 1103 	mla	r1, r2, r3, r1
 80161a8:	3930      	subs	r1, #48	@ 0x30
 80161aa:	9143      	str	r1, [sp, #268]	@ 0x10c
 80161ac:	464d      	mov	r5, r9
 80161ae:	e7d2      	b.n	8016156 <__ssvfiscanf_r+0xaa>
 80161b0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80161b4:	2a20      	cmp	r2, #32
 80161b6:	d8ef      	bhi.n	8016198 <__ssvfiscanf_r+0xec>
 80161b8:	a101      	add	r1, pc, #4	@ (adr r1, 80161c0 <__ssvfiscanf_r+0x114>)
 80161ba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80161be:	bf00      	nop
 80161c0:	08016273 	.word	0x08016273
 80161c4:	08016199 	.word	0x08016199
 80161c8:	08016199 	.word	0x08016199
 80161cc:	080162cd 	.word	0x080162cd
 80161d0:	08016199 	.word	0x08016199
 80161d4:	08016199 	.word	0x08016199
 80161d8:	08016199 	.word	0x08016199
 80161dc:	08016199 	.word	0x08016199
 80161e0:	08016199 	.word	0x08016199
 80161e4:	08016199 	.word	0x08016199
 80161e8:	08016199 	.word	0x08016199
 80161ec:	080162e3 	.word	0x080162e3
 80161f0:	080162c9 	.word	0x080162c9
 80161f4:	0801624b 	.word	0x0801624b
 80161f8:	0801624b 	.word	0x0801624b
 80161fc:	0801624b 	.word	0x0801624b
 8016200:	08016199 	.word	0x08016199
 8016204:	08016285 	.word	0x08016285
 8016208:	08016199 	.word	0x08016199
 801620c:	08016199 	.word	0x08016199
 8016210:	08016199 	.word	0x08016199
 8016214:	08016199 	.word	0x08016199
 8016218:	080162f3 	.word	0x080162f3
 801621c:	0801628d 	.word	0x0801628d
 8016220:	0801626b 	.word	0x0801626b
 8016224:	08016199 	.word	0x08016199
 8016228:	08016199 	.word	0x08016199
 801622c:	080162ef 	.word	0x080162ef
 8016230:	08016199 	.word	0x08016199
 8016234:	080162c9 	.word	0x080162c9
 8016238:	08016199 	.word	0x08016199
 801623c:	08016199 	.word	0x08016199
 8016240:	08016273 	.word	0x08016273
 8016244:	3b45      	subs	r3, #69	@ 0x45
 8016246:	2b02      	cmp	r3, #2
 8016248:	d8a6      	bhi.n	8016198 <__ssvfiscanf_r+0xec>
 801624a:	2305      	movs	r3, #5
 801624c:	e021      	b.n	8016292 <__ssvfiscanf_r+0x1e6>
 801624e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016250:	4621      	mov	r1, r4
 8016252:	4630      	mov	r0, r6
 8016254:	4798      	blx	r3
 8016256:	2800      	cmp	r0, #0
 8016258:	f43f af66 	beq.w	8016128 <__ssvfiscanf_r+0x7c>
 801625c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801625e:	2800      	cmp	r0, #0
 8016260:	f040 808b 	bne.w	801637a <__ssvfiscanf_r+0x2ce>
 8016264:	f04f 30ff 	mov.w	r0, #4294967295
 8016268:	e08b      	b.n	8016382 <__ssvfiscanf_r+0x2d6>
 801626a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801626c:	f042 0220 	orr.w	r2, r2, #32
 8016270:	9241      	str	r2, [sp, #260]	@ 0x104
 8016272:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8016278:	9241      	str	r2, [sp, #260]	@ 0x104
 801627a:	2210      	movs	r2, #16
 801627c:	2b6e      	cmp	r3, #110	@ 0x6e
 801627e:	9242      	str	r2, [sp, #264]	@ 0x108
 8016280:	d902      	bls.n	8016288 <__ssvfiscanf_r+0x1dc>
 8016282:	e005      	b.n	8016290 <__ssvfiscanf_r+0x1e4>
 8016284:	2300      	movs	r3, #0
 8016286:	9342      	str	r3, [sp, #264]	@ 0x108
 8016288:	2303      	movs	r3, #3
 801628a:	e002      	b.n	8016292 <__ssvfiscanf_r+0x1e6>
 801628c:	2308      	movs	r3, #8
 801628e:	9342      	str	r3, [sp, #264]	@ 0x108
 8016290:	2304      	movs	r3, #4
 8016292:	9347      	str	r3, [sp, #284]	@ 0x11c
 8016294:	6863      	ldr	r3, [r4, #4]
 8016296:	2b00      	cmp	r3, #0
 8016298:	dd39      	ble.n	801630e <__ssvfiscanf_r+0x262>
 801629a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801629c:	0659      	lsls	r1, r3, #25
 801629e:	d404      	bmi.n	80162aa <__ssvfiscanf_r+0x1fe>
 80162a0:	6823      	ldr	r3, [r4, #0]
 80162a2:	781a      	ldrb	r2, [r3, #0]
 80162a4:	5cba      	ldrb	r2, [r7, r2]
 80162a6:	0712      	lsls	r2, r2, #28
 80162a8:	d438      	bmi.n	801631c <__ssvfiscanf_r+0x270>
 80162aa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80162ac:	2b02      	cmp	r3, #2
 80162ae:	dc47      	bgt.n	8016340 <__ssvfiscanf_r+0x294>
 80162b0:	466b      	mov	r3, sp
 80162b2:	4622      	mov	r2, r4
 80162b4:	a941      	add	r1, sp, #260	@ 0x104
 80162b6:	4630      	mov	r0, r6
 80162b8:	f000 f86c 	bl	8016394 <_scanf_chars>
 80162bc:	2801      	cmp	r0, #1
 80162be:	d064      	beq.n	801638a <__ssvfiscanf_r+0x2de>
 80162c0:	2802      	cmp	r0, #2
 80162c2:	f47f af18 	bne.w	80160f6 <__ssvfiscanf_r+0x4a>
 80162c6:	e7c9      	b.n	801625c <__ssvfiscanf_r+0x1b0>
 80162c8:	220a      	movs	r2, #10
 80162ca:	e7d7      	b.n	801627c <__ssvfiscanf_r+0x1d0>
 80162cc:	4629      	mov	r1, r5
 80162ce:	4640      	mov	r0, r8
 80162d0:	f000 fa6c 	bl	80167ac <__sccl>
 80162d4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80162d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80162da:	9341      	str	r3, [sp, #260]	@ 0x104
 80162dc:	4605      	mov	r5, r0
 80162de:	2301      	movs	r3, #1
 80162e0:	e7d7      	b.n	8016292 <__ssvfiscanf_r+0x1e6>
 80162e2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80162e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80162e8:	9341      	str	r3, [sp, #260]	@ 0x104
 80162ea:	2300      	movs	r3, #0
 80162ec:	e7d1      	b.n	8016292 <__ssvfiscanf_r+0x1e6>
 80162ee:	2302      	movs	r3, #2
 80162f0:	e7cf      	b.n	8016292 <__ssvfiscanf_r+0x1e6>
 80162f2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80162f4:	06c3      	lsls	r3, r0, #27
 80162f6:	f53f aefe 	bmi.w	80160f6 <__ssvfiscanf_r+0x4a>
 80162fa:	9b00      	ldr	r3, [sp, #0]
 80162fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80162fe:	1d19      	adds	r1, r3, #4
 8016300:	9100      	str	r1, [sp, #0]
 8016302:	681b      	ldr	r3, [r3, #0]
 8016304:	07c0      	lsls	r0, r0, #31
 8016306:	bf4c      	ite	mi
 8016308:	801a      	strhmi	r2, [r3, #0]
 801630a:	601a      	strpl	r2, [r3, #0]
 801630c:	e6f3      	b.n	80160f6 <__ssvfiscanf_r+0x4a>
 801630e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016310:	4621      	mov	r1, r4
 8016312:	4630      	mov	r0, r6
 8016314:	4798      	blx	r3
 8016316:	2800      	cmp	r0, #0
 8016318:	d0bf      	beq.n	801629a <__ssvfiscanf_r+0x1ee>
 801631a:	e79f      	b.n	801625c <__ssvfiscanf_r+0x1b0>
 801631c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801631e:	3201      	adds	r2, #1
 8016320:	9245      	str	r2, [sp, #276]	@ 0x114
 8016322:	6862      	ldr	r2, [r4, #4]
 8016324:	3a01      	subs	r2, #1
 8016326:	2a00      	cmp	r2, #0
 8016328:	6062      	str	r2, [r4, #4]
 801632a:	dd02      	ble.n	8016332 <__ssvfiscanf_r+0x286>
 801632c:	3301      	adds	r3, #1
 801632e:	6023      	str	r3, [r4, #0]
 8016330:	e7b6      	b.n	80162a0 <__ssvfiscanf_r+0x1f4>
 8016332:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8016334:	4621      	mov	r1, r4
 8016336:	4630      	mov	r0, r6
 8016338:	4798      	blx	r3
 801633a:	2800      	cmp	r0, #0
 801633c:	d0b0      	beq.n	80162a0 <__ssvfiscanf_r+0x1f4>
 801633e:	e78d      	b.n	801625c <__ssvfiscanf_r+0x1b0>
 8016340:	2b04      	cmp	r3, #4
 8016342:	dc0f      	bgt.n	8016364 <__ssvfiscanf_r+0x2b8>
 8016344:	466b      	mov	r3, sp
 8016346:	4622      	mov	r2, r4
 8016348:	a941      	add	r1, sp, #260	@ 0x104
 801634a:	4630      	mov	r0, r6
 801634c:	f000 f87c 	bl	8016448 <_scanf_i>
 8016350:	e7b4      	b.n	80162bc <__ssvfiscanf_r+0x210>
 8016352:	bf00      	nop
 8016354:	08015ffd 	.word	0x08015ffd
 8016358:	08016073 	.word	0x08016073
 801635c:	0805d879 	.word	0x0805d879
 8016360:	0805d97f 	.word	0x0805d97f
 8016364:	4b0a      	ldr	r3, [pc, #40]	@ (8016390 <__ssvfiscanf_r+0x2e4>)
 8016366:	2b00      	cmp	r3, #0
 8016368:	f43f aec5 	beq.w	80160f6 <__ssvfiscanf_r+0x4a>
 801636c:	466b      	mov	r3, sp
 801636e:	4622      	mov	r2, r4
 8016370:	a941      	add	r1, sp, #260	@ 0x104
 8016372:	4630      	mov	r0, r6
 8016374:	f7fc fe86 	bl	8013084 <_scanf_float>
 8016378:	e7a0      	b.n	80162bc <__ssvfiscanf_r+0x210>
 801637a:	89a3      	ldrh	r3, [r4, #12]
 801637c:	065b      	lsls	r3, r3, #25
 801637e:	f53f af71 	bmi.w	8016264 <__ssvfiscanf_r+0x1b8>
 8016382:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8016386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801638a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801638c:	e7f9      	b.n	8016382 <__ssvfiscanf_r+0x2d6>
 801638e:	bf00      	nop
 8016390:	08013085 	.word	0x08013085

08016394 <_scanf_chars>:
 8016394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016398:	4615      	mov	r5, r2
 801639a:	688a      	ldr	r2, [r1, #8]
 801639c:	4680      	mov	r8, r0
 801639e:	460c      	mov	r4, r1
 80163a0:	b932      	cbnz	r2, 80163b0 <_scanf_chars+0x1c>
 80163a2:	698a      	ldr	r2, [r1, #24]
 80163a4:	2a00      	cmp	r2, #0
 80163a6:	bf14      	ite	ne
 80163a8:	f04f 32ff 	movne.w	r2, #4294967295
 80163ac:	2201      	moveq	r2, #1
 80163ae:	608a      	str	r2, [r1, #8]
 80163b0:	6822      	ldr	r2, [r4, #0]
 80163b2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8016444 <_scanf_chars+0xb0>
 80163b6:	06d1      	lsls	r1, r2, #27
 80163b8:	bf5f      	itttt	pl
 80163ba:	681a      	ldrpl	r2, [r3, #0]
 80163bc:	1d11      	addpl	r1, r2, #4
 80163be:	6019      	strpl	r1, [r3, #0]
 80163c0:	6816      	ldrpl	r6, [r2, #0]
 80163c2:	2700      	movs	r7, #0
 80163c4:	69a0      	ldr	r0, [r4, #24]
 80163c6:	b188      	cbz	r0, 80163ec <_scanf_chars+0x58>
 80163c8:	2801      	cmp	r0, #1
 80163ca:	d107      	bne.n	80163dc <_scanf_chars+0x48>
 80163cc:	682b      	ldr	r3, [r5, #0]
 80163ce:	781a      	ldrb	r2, [r3, #0]
 80163d0:	6963      	ldr	r3, [r4, #20]
 80163d2:	5c9b      	ldrb	r3, [r3, r2]
 80163d4:	b953      	cbnz	r3, 80163ec <_scanf_chars+0x58>
 80163d6:	2f00      	cmp	r7, #0
 80163d8:	d031      	beq.n	801643e <_scanf_chars+0xaa>
 80163da:	e022      	b.n	8016422 <_scanf_chars+0x8e>
 80163dc:	2802      	cmp	r0, #2
 80163de:	d120      	bne.n	8016422 <_scanf_chars+0x8e>
 80163e0:	682b      	ldr	r3, [r5, #0]
 80163e2:	781b      	ldrb	r3, [r3, #0]
 80163e4:	f819 3003 	ldrb.w	r3, [r9, r3]
 80163e8:	071b      	lsls	r3, r3, #28
 80163ea:	d41a      	bmi.n	8016422 <_scanf_chars+0x8e>
 80163ec:	6823      	ldr	r3, [r4, #0]
 80163ee:	06da      	lsls	r2, r3, #27
 80163f0:	bf5e      	ittt	pl
 80163f2:	682b      	ldrpl	r3, [r5, #0]
 80163f4:	781b      	ldrbpl	r3, [r3, #0]
 80163f6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80163fa:	682a      	ldr	r2, [r5, #0]
 80163fc:	686b      	ldr	r3, [r5, #4]
 80163fe:	3201      	adds	r2, #1
 8016400:	602a      	str	r2, [r5, #0]
 8016402:	68a2      	ldr	r2, [r4, #8]
 8016404:	3b01      	subs	r3, #1
 8016406:	3a01      	subs	r2, #1
 8016408:	606b      	str	r3, [r5, #4]
 801640a:	3701      	adds	r7, #1
 801640c:	60a2      	str	r2, [r4, #8]
 801640e:	b142      	cbz	r2, 8016422 <_scanf_chars+0x8e>
 8016410:	2b00      	cmp	r3, #0
 8016412:	dcd7      	bgt.n	80163c4 <_scanf_chars+0x30>
 8016414:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8016418:	4629      	mov	r1, r5
 801641a:	4640      	mov	r0, r8
 801641c:	4798      	blx	r3
 801641e:	2800      	cmp	r0, #0
 8016420:	d0d0      	beq.n	80163c4 <_scanf_chars+0x30>
 8016422:	6823      	ldr	r3, [r4, #0]
 8016424:	f013 0310 	ands.w	r3, r3, #16
 8016428:	d105      	bne.n	8016436 <_scanf_chars+0xa2>
 801642a:	68e2      	ldr	r2, [r4, #12]
 801642c:	3201      	adds	r2, #1
 801642e:	60e2      	str	r2, [r4, #12]
 8016430:	69a2      	ldr	r2, [r4, #24]
 8016432:	b102      	cbz	r2, 8016436 <_scanf_chars+0xa2>
 8016434:	7033      	strb	r3, [r6, #0]
 8016436:	6923      	ldr	r3, [r4, #16]
 8016438:	443b      	add	r3, r7
 801643a:	6123      	str	r3, [r4, #16]
 801643c:	2000      	movs	r0, #0
 801643e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016442:	bf00      	nop
 8016444:	0805d879 	.word	0x0805d879

08016448 <_scanf_i>:
 8016448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801644c:	4698      	mov	r8, r3
 801644e:	4b74      	ldr	r3, [pc, #464]	@ (8016620 <_scanf_i+0x1d8>)
 8016450:	460c      	mov	r4, r1
 8016452:	4682      	mov	sl, r0
 8016454:	4616      	mov	r6, r2
 8016456:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801645a:	b087      	sub	sp, #28
 801645c:	ab03      	add	r3, sp, #12
 801645e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016462:	4b70      	ldr	r3, [pc, #448]	@ (8016624 <_scanf_i+0x1dc>)
 8016464:	69a1      	ldr	r1, [r4, #24]
 8016466:	4a70      	ldr	r2, [pc, #448]	@ (8016628 <_scanf_i+0x1e0>)
 8016468:	2903      	cmp	r1, #3
 801646a:	bf08      	it	eq
 801646c:	461a      	moveq	r2, r3
 801646e:	68a3      	ldr	r3, [r4, #8]
 8016470:	9201      	str	r2, [sp, #4]
 8016472:	1e5a      	subs	r2, r3, #1
 8016474:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8016478:	bf88      	it	hi
 801647a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801647e:	4627      	mov	r7, r4
 8016480:	bf82      	ittt	hi
 8016482:	eb03 0905 	addhi.w	r9, r3, r5
 8016486:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801648a:	60a3      	strhi	r3, [r4, #8]
 801648c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8016490:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8016494:	bf98      	it	ls
 8016496:	f04f 0900 	movls.w	r9, #0
 801649a:	6023      	str	r3, [r4, #0]
 801649c:	463d      	mov	r5, r7
 801649e:	f04f 0b00 	mov.w	fp, #0
 80164a2:	6831      	ldr	r1, [r6, #0]
 80164a4:	ab03      	add	r3, sp, #12
 80164a6:	7809      	ldrb	r1, [r1, #0]
 80164a8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80164ac:	2202      	movs	r2, #2
 80164ae:	f7e9 febf 	bl	8000230 <memchr>
 80164b2:	b328      	cbz	r0, 8016500 <_scanf_i+0xb8>
 80164b4:	f1bb 0f01 	cmp.w	fp, #1
 80164b8:	d159      	bne.n	801656e <_scanf_i+0x126>
 80164ba:	6862      	ldr	r2, [r4, #4]
 80164bc:	b92a      	cbnz	r2, 80164ca <_scanf_i+0x82>
 80164be:	6822      	ldr	r2, [r4, #0]
 80164c0:	2108      	movs	r1, #8
 80164c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80164c6:	6061      	str	r1, [r4, #4]
 80164c8:	6022      	str	r2, [r4, #0]
 80164ca:	6822      	ldr	r2, [r4, #0]
 80164cc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80164d0:	6022      	str	r2, [r4, #0]
 80164d2:	68a2      	ldr	r2, [r4, #8]
 80164d4:	1e51      	subs	r1, r2, #1
 80164d6:	60a1      	str	r1, [r4, #8]
 80164d8:	b192      	cbz	r2, 8016500 <_scanf_i+0xb8>
 80164da:	6832      	ldr	r2, [r6, #0]
 80164dc:	1c51      	adds	r1, r2, #1
 80164de:	6031      	str	r1, [r6, #0]
 80164e0:	7812      	ldrb	r2, [r2, #0]
 80164e2:	f805 2b01 	strb.w	r2, [r5], #1
 80164e6:	6872      	ldr	r2, [r6, #4]
 80164e8:	3a01      	subs	r2, #1
 80164ea:	2a00      	cmp	r2, #0
 80164ec:	6072      	str	r2, [r6, #4]
 80164ee:	dc07      	bgt.n	8016500 <_scanf_i+0xb8>
 80164f0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80164f4:	4631      	mov	r1, r6
 80164f6:	4650      	mov	r0, sl
 80164f8:	4790      	blx	r2
 80164fa:	2800      	cmp	r0, #0
 80164fc:	f040 8085 	bne.w	801660a <_scanf_i+0x1c2>
 8016500:	f10b 0b01 	add.w	fp, fp, #1
 8016504:	f1bb 0f03 	cmp.w	fp, #3
 8016508:	d1cb      	bne.n	80164a2 <_scanf_i+0x5a>
 801650a:	6863      	ldr	r3, [r4, #4]
 801650c:	b90b      	cbnz	r3, 8016512 <_scanf_i+0xca>
 801650e:	230a      	movs	r3, #10
 8016510:	6063      	str	r3, [r4, #4]
 8016512:	6863      	ldr	r3, [r4, #4]
 8016514:	4945      	ldr	r1, [pc, #276]	@ (801662c <_scanf_i+0x1e4>)
 8016516:	6960      	ldr	r0, [r4, #20]
 8016518:	1ac9      	subs	r1, r1, r3
 801651a:	f000 f947 	bl	80167ac <__sccl>
 801651e:	f04f 0b00 	mov.w	fp, #0
 8016522:	68a3      	ldr	r3, [r4, #8]
 8016524:	6822      	ldr	r2, [r4, #0]
 8016526:	2b00      	cmp	r3, #0
 8016528:	d03d      	beq.n	80165a6 <_scanf_i+0x15e>
 801652a:	6831      	ldr	r1, [r6, #0]
 801652c:	6960      	ldr	r0, [r4, #20]
 801652e:	f891 c000 	ldrb.w	ip, [r1]
 8016532:	f810 000c 	ldrb.w	r0, [r0, ip]
 8016536:	2800      	cmp	r0, #0
 8016538:	d035      	beq.n	80165a6 <_scanf_i+0x15e>
 801653a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801653e:	d124      	bne.n	801658a <_scanf_i+0x142>
 8016540:	0510      	lsls	r0, r2, #20
 8016542:	d522      	bpl.n	801658a <_scanf_i+0x142>
 8016544:	f10b 0b01 	add.w	fp, fp, #1
 8016548:	f1b9 0f00 	cmp.w	r9, #0
 801654c:	d003      	beq.n	8016556 <_scanf_i+0x10e>
 801654e:	3301      	adds	r3, #1
 8016550:	f109 39ff 	add.w	r9, r9, #4294967295
 8016554:	60a3      	str	r3, [r4, #8]
 8016556:	6873      	ldr	r3, [r6, #4]
 8016558:	3b01      	subs	r3, #1
 801655a:	2b00      	cmp	r3, #0
 801655c:	6073      	str	r3, [r6, #4]
 801655e:	dd1b      	ble.n	8016598 <_scanf_i+0x150>
 8016560:	6833      	ldr	r3, [r6, #0]
 8016562:	3301      	adds	r3, #1
 8016564:	6033      	str	r3, [r6, #0]
 8016566:	68a3      	ldr	r3, [r4, #8]
 8016568:	3b01      	subs	r3, #1
 801656a:	60a3      	str	r3, [r4, #8]
 801656c:	e7d9      	b.n	8016522 <_scanf_i+0xda>
 801656e:	f1bb 0f02 	cmp.w	fp, #2
 8016572:	d1ae      	bne.n	80164d2 <_scanf_i+0x8a>
 8016574:	6822      	ldr	r2, [r4, #0]
 8016576:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801657a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801657e:	d1bf      	bne.n	8016500 <_scanf_i+0xb8>
 8016580:	2110      	movs	r1, #16
 8016582:	6061      	str	r1, [r4, #4]
 8016584:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8016588:	e7a2      	b.n	80164d0 <_scanf_i+0x88>
 801658a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801658e:	6022      	str	r2, [r4, #0]
 8016590:	780b      	ldrb	r3, [r1, #0]
 8016592:	f805 3b01 	strb.w	r3, [r5], #1
 8016596:	e7de      	b.n	8016556 <_scanf_i+0x10e>
 8016598:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801659c:	4631      	mov	r1, r6
 801659e:	4650      	mov	r0, sl
 80165a0:	4798      	blx	r3
 80165a2:	2800      	cmp	r0, #0
 80165a4:	d0df      	beq.n	8016566 <_scanf_i+0x11e>
 80165a6:	6823      	ldr	r3, [r4, #0]
 80165a8:	05d9      	lsls	r1, r3, #23
 80165aa:	d50d      	bpl.n	80165c8 <_scanf_i+0x180>
 80165ac:	42bd      	cmp	r5, r7
 80165ae:	d909      	bls.n	80165c4 <_scanf_i+0x17c>
 80165b0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80165b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80165b8:	4632      	mov	r2, r6
 80165ba:	4650      	mov	r0, sl
 80165bc:	4798      	blx	r3
 80165be:	f105 39ff 	add.w	r9, r5, #4294967295
 80165c2:	464d      	mov	r5, r9
 80165c4:	42bd      	cmp	r5, r7
 80165c6:	d028      	beq.n	801661a <_scanf_i+0x1d2>
 80165c8:	6822      	ldr	r2, [r4, #0]
 80165ca:	f012 0210 	ands.w	r2, r2, #16
 80165ce:	d113      	bne.n	80165f8 <_scanf_i+0x1b0>
 80165d0:	702a      	strb	r2, [r5, #0]
 80165d2:	6863      	ldr	r3, [r4, #4]
 80165d4:	9e01      	ldr	r6, [sp, #4]
 80165d6:	4639      	mov	r1, r7
 80165d8:	4650      	mov	r0, sl
 80165da:	47b0      	blx	r6
 80165dc:	f8d8 3000 	ldr.w	r3, [r8]
 80165e0:	6821      	ldr	r1, [r4, #0]
 80165e2:	1d1a      	adds	r2, r3, #4
 80165e4:	f8c8 2000 	str.w	r2, [r8]
 80165e8:	f011 0f20 	tst.w	r1, #32
 80165ec:	681b      	ldr	r3, [r3, #0]
 80165ee:	d00f      	beq.n	8016610 <_scanf_i+0x1c8>
 80165f0:	6018      	str	r0, [r3, #0]
 80165f2:	68e3      	ldr	r3, [r4, #12]
 80165f4:	3301      	adds	r3, #1
 80165f6:	60e3      	str	r3, [r4, #12]
 80165f8:	6923      	ldr	r3, [r4, #16]
 80165fa:	1bed      	subs	r5, r5, r7
 80165fc:	445d      	add	r5, fp
 80165fe:	442b      	add	r3, r5
 8016600:	6123      	str	r3, [r4, #16]
 8016602:	2000      	movs	r0, #0
 8016604:	b007      	add	sp, #28
 8016606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801660a:	f04f 0b00 	mov.w	fp, #0
 801660e:	e7ca      	b.n	80165a6 <_scanf_i+0x15e>
 8016610:	07ca      	lsls	r2, r1, #31
 8016612:	bf4c      	ite	mi
 8016614:	8018      	strhmi	r0, [r3, #0]
 8016616:	6018      	strpl	r0, [r3, #0]
 8016618:	e7eb      	b.n	80165f2 <_scanf_i+0x1aa>
 801661a:	2001      	movs	r0, #1
 801661c:	e7f2      	b.n	8016604 <_scanf_i+0x1bc>
 801661e:	bf00      	nop
 8016620:	08018a84 	.word	0x08018a84
 8016624:	08015d49 	.word	0x08015d49
 8016628:	080170a9 	.word	0x080170a9
 801662c:	0805d99a 	.word	0x0805d99a

08016630 <__sflush_r>:
 8016630:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016638:	0716      	lsls	r6, r2, #28
 801663a:	4605      	mov	r5, r0
 801663c:	460c      	mov	r4, r1
 801663e:	d454      	bmi.n	80166ea <__sflush_r+0xba>
 8016640:	684b      	ldr	r3, [r1, #4]
 8016642:	2b00      	cmp	r3, #0
 8016644:	dc02      	bgt.n	801664c <__sflush_r+0x1c>
 8016646:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016648:	2b00      	cmp	r3, #0
 801664a:	dd48      	ble.n	80166de <__sflush_r+0xae>
 801664c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801664e:	2e00      	cmp	r6, #0
 8016650:	d045      	beq.n	80166de <__sflush_r+0xae>
 8016652:	2300      	movs	r3, #0
 8016654:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016658:	682f      	ldr	r7, [r5, #0]
 801665a:	6a21      	ldr	r1, [r4, #32]
 801665c:	602b      	str	r3, [r5, #0]
 801665e:	d030      	beq.n	80166c2 <__sflush_r+0x92>
 8016660:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016662:	89a3      	ldrh	r3, [r4, #12]
 8016664:	0759      	lsls	r1, r3, #29
 8016666:	d505      	bpl.n	8016674 <__sflush_r+0x44>
 8016668:	6863      	ldr	r3, [r4, #4]
 801666a:	1ad2      	subs	r2, r2, r3
 801666c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801666e:	b10b      	cbz	r3, 8016674 <__sflush_r+0x44>
 8016670:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016672:	1ad2      	subs	r2, r2, r3
 8016674:	2300      	movs	r3, #0
 8016676:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016678:	6a21      	ldr	r1, [r4, #32]
 801667a:	4628      	mov	r0, r5
 801667c:	47b0      	blx	r6
 801667e:	1c43      	adds	r3, r0, #1
 8016680:	89a3      	ldrh	r3, [r4, #12]
 8016682:	d106      	bne.n	8016692 <__sflush_r+0x62>
 8016684:	6829      	ldr	r1, [r5, #0]
 8016686:	291d      	cmp	r1, #29
 8016688:	d82b      	bhi.n	80166e2 <__sflush_r+0xb2>
 801668a:	4a2a      	ldr	r2, [pc, #168]	@ (8016734 <__sflush_r+0x104>)
 801668c:	410a      	asrs	r2, r1
 801668e:	07d6      	lsls	r6, r2, #31
 8016690:	d427      	bmi.n	80166e2 <__sflush_r+0xb2>
 8016692:	2200      	movs	r2, #0
 8016694:	6062      	str	r2, [r4, #4]
 8016696:	04d9      	lsls	r1, r3, #19
 8016698:	6922      	ldr	r2, [r4, #16]
 801669a:	6022      	str	r2, [r4, #0]
 801669c:	d504      	bpl.n	80166a8 <__sflush_r+0x78>
 801669e:	1c42      	adds	r2, r0, #1
 80166a0:	d101      	bne.n	80166a6 <__sflush_r+0x76>
 80166a2:	682b      	ldr	r3, [r5, #0]
 80166a4:	b903      	cbnz	r3, 80166a8 <__sflush_r+0x78>
 80166a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80166a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80166aa:	602f      	str	r7, [r5, #0]
 80166ac:	b1b9      	cbz	r1, 80166de <__sflush_r+0xae>
 80166ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80166b2:	4299      	cmp	r1, r3
 80166b4:	d002      	beq.n	80166bc <__sflush_r+0x8c>
 80166b6:	4628      	mov	r0, r5
 80166b8:	f7fd ffbe 	bl	8014638 <_free_r>
 80166bc:	2300      	movs	r3, #0
 80166be:	6363      	str	r3, [r4, #52]	@ 0x34
 80166c0:	e00d      	b.n	80166de <__sflush_r+0xae>
 80166c2:	2301      	movs	r3, #1
 80166c4:	4628      	mov	r0, r5
 80166c6:	47b0      	blx	r6
 80166c8:	4602      	mov	r2, r0
 80166ca:	1c50      	adds	r0, r2, #1
 80166cc:	d1c9      	bne.n	8016662 <__sflush_r+0x32>
 80166ce:	682b      	ldr	r3, [r5, #0]
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d0c6      	beq.n	8016662 <__sflush_r+0x32>
 80166d4:	2b1d      	cmp	r3, #29
 80166d6:	d001      	beq.n	80166dc <__sflush_r+0xac>
 80166d8:	2b16      	cmp	r3, #22
 80166da:	d11e      	bne.n	801671a <__sflush_r+0xea>
 80166dc:	602f      	str	r7, [r5, #0]
 80166de:	2000      	movs	r0, #0
 80166e0:	e022      	b.n	8016728 <__sflush_r+0xf8>
 80166e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80166e6:	b21b      	sxth	r3, r3
 80166e8:	e01b      	b.n	8016722 <__sflush_r+0xf2>
 80166ea:	690f      	ldr	r7, [r1, #16]
 80166ec:	2f00      	cmp	r7, #0
 80166ee:	d0f6      	beq.n	80166de <__sflush_r+0xae>
 80166f0:	0793      	lsls	r3, r2, #30
 80166f2:	680e      	ldr	r6, [r1, #0]
 80166f4:	bf08      	it	eq
 80166f6:	694b      	ldreq	r3, [r1, #20]
 80166f8:	600f      	str	r7, [r1, #0]
 80166fa:	bf18      	it	ne
 80166fc:	2300      	movne	r3, #0
 80166fe:	eba6 0807 	sub.w	r8, r6, r7
 8016702:	608b      	str	r3, [r1, #8]
 8016704:	f1b8 0f00 	cmp.w	r8, #0
 8016708:	dde9      	ble.n	80166de <__sflush_r+0xae>
 801670a:	6a21      	ldr	r1, [r4, #32]
 801670c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801670e:	4643      	mov	r3, r8
 8016710:	463a      	mov	r2, r7
 8016712:	4628      	mov	r0, r5
 8016714:	47b0      	blx	r6
 8016716:	2800      	cmp	r0, #0
 8016718:	dc08      	bgt.n	801672c <__sflush_r+0xfc>
 801671a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801671e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016722:	81a3      	strh	r3, [r4, #12]
 8016724:	f04f 30ff 	mov.w	r0, #4294967295
 8016728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801672c:	4407      	add	r7, r0
 801672e:	eba8 0800 	sub.w	r8, r8, r0
 8016732:	e7e7      	b.n	8016704 <__sflush_r+0xd4>
 8016734:	dfbffffe 	.word	0xdfbffffe

08016738 <_fflush_r>:
 8016738:	b538      	push	{r3, r4, r5, lr}
 801673a:	690b      	ldr	r3, [r1, #16]
 801673c:	4605      	mov	r5, r0
 801673e:	460c      	mov	r4, r1
 8016740:	b913      	cbnz	r3, 8016748 <_fflush_r+0x10>
 8016742:	2500      	movs	r5, #0
 8016744:	4628      	mov	r0, r5
 8016746:	bd38      	pop	{r3, r4, r5, pc}
 8016748:	b118      	cbz	r0, 8016752 <_fflush_r+0x1a>
 801674a:	6a03      	ldr	r3, [r0, #32]
 801674c:	b90b      	cbnz	r3, 8016752 <_fflush_r+0x1a>
 801674e:	f7fc ff39 	bl	80135c4 <__sinit>
 8016752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016756:	2b00      	cmp	r3, #0
 8016758:	d0f3      	beq.n	8016742 <_fflush_r+0xa>
 801675a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801675c:	07d0      	lsls	r0, r2, #31
 801675e:	d404      	bmi.n	801676a <_fflush_r+0x32>
 8016760:	0599      	lsls	r1, r3, #22
 8016762:	d402      	bmi.n	801676a <_fflush_r+0x32>
 8016764:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016766:	f7fd f8dc 	bl	8013922 <__retarget_lock_acquire_recursive>
 801676a:	4628      	mov	r0, r5
 801676c:	4621      	mov	r1, r4
 801676e:	f7ff ff5f 	bl	8016630 <__sflush_r>
 8016772:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016774:	07da      	lsls	r2, r3, #31
 8016776:	4605      	mov	r5, r0
 8016778:	d4e4      	bmi.n	8016744 <_fflush_r+0xc>
 801677a:	89a3      	ldrh	r3, [r4, #12]
 801677c:	059b      	lsls	r3, r3, #22
 801677e:	d4e1      	bmi.n	8016744 <_fflush_r+0xc>
 8016780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016782:	f7fd f8cf 	bl	8013924 <__retarget_lock_release_recursive>
 8016786:	e7dd      	b.n	8016744 <_fflush_r+0xc>

08016788 <fiprintf>:
 8016788:	b40e      	push	{r1, r2, r3}
 801678a:	b503      	push	{r0, r1, lr}
 801678c:	4601      	mov	r1, r0
 801678e:	ab03      	add	r3, sp, #12
 8016790:	4805      	ldr	r0, [pc, #20]	@ (80167a8 <fiprintf+0x20>)
 8016792:	f853 2b04 	ldr.w	r2, [r3], #4
 8016796:	6800      	ldr	r0, [r0, #0]
 8016798:	9301      	str	r3, [sp, #4]
 801679a:	f000 fcbd 	bl	8017118 <_vfiprintf_r>
 801679e:	b002      	add	sp, #8
 80167a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80167a4:	b003      	add	sp, #12
 80167a6:	4770      	bx	lr
 80167a8:	20001468 	.word	0x20001468

080167ac <__sccl>:
 80167ac:	b570      	push	{r4, r5, r6, lr}
 80167ae:	780b      	ldrb	r3, [r1, #0]
 80167b0:	4604      	mov	r4, r0
 80167b2:	2b5e      	cmp	r3, #94	@ 0x5e
 80167b4:	bf0b      	itete	eq
 80167b6:	784b      	ldrbeq	r3, [r1, #1]
 80167b8:	1c4a      	addne	r2, r1, #1
 80167ba:	1c8a      	addeq	r2, r1, #2
 80167bc:	2100      	movne	r1, #0
 80167be:	bf08      	it	eq
 80167c0:	2101      	moveq	r1, #1
 80167c2:	3801      	subs	r0, #1
 80167c4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80167c8:	f800 1f01 	strb.w	r1, [r0, #1]!
 80167cc:	42a8      	cmp	r0, r5
 80167ce:	d1fb      	bne.n	80167c8 <__sccl+0x1c>
 80167d0:	b90b      	cbnz	r3, 80167d6 <__sccl+0x2a>
 80167d2:	1e50      	subs	r0, r2, #1
 80167d4:	bd70      	pop	{r4, r5, r6, pc}
 80167d6:	f081 0101 	eor.w	r1, r1, #1
 80167da:	54e1      	strb	r1, [r4, r3]
 80167dc:	4610      	mov	r0, r2
 80167de:	4602      	mov	r2, r0
 80167e0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80167e4:	2d2d      	cmp	r5, #45	@ 0x2d
 80167e6:	d005      	beq.n	80167f4 <__sccl+0x48>
 80167e8:	2d5d      	cmp	r5, #93	@ 0x5d
 80167ea:	d016      	beq.n	801681a <__sccl+0x6e>
 80167ec:	2d00      	cmp	r5, #0
 80167ee:	d0f1      	beq.n	80167d4 <__sccl+0x28>
 80167f0:	462b      	mov	r3, r5
 80167f2:	e7f2      	b.n	80167da <__sccl+0x2e>
 80167f4:	7846      	ldrb	r6, [r0, #1]
 80167f6:	2e5d      	cmp	r6, #93	@ 0x5d
 80167f8:	d0fa      	beq.n	80167f0 <__sccl+0x44>
 80167fa:	42b3      	cmp	r3, r6
 80167fc:	dcf8      	bgt.n	80167f0 <__sccl+0x44>
 80167fe:	3002      	adds	r0, #2
 8016800:	461a      	mov	r2, r3
 8016802:	3201      	adds	r2, #1
 8016804:	4296      	cmp	r6, r2
 8016806:	54a1      	strb	r1, [r4, r2]
 8016808:	dcfb      	bgt.n	8016802 <__sccl+0x56>
 801680a:	1af2      	subs	r2, r6, r3
 801680c:	3a01      	subs	r2, #1
 801680e:	1c5d      	adds	r5, r3, #1
 8016810:	42b3      	cmp	r3, r6
 8016812:	bfa8      	it	ge
 8016814:	2200      	movge	r2, #0
 8016816:	18ab      	adds	r3, r5, r2
 8016818:	e7e1      	b.n	80167de <__sccl+0x32>
 801681a:	4610      	mov	r0, r2
 801681c:	e7da      	b.n	80167d4 <__sccl+0x28>

0801681e <__submore>:
 801681e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016822:	460c      	mov	r4, r1
 8016824:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016826:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801682a:	4299      	cmp	r1, r3
 801682c:	d11d      	bne.n	801686a <__submore+0x4c>
 801682e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8016832:	f7fb ff15 	bl	8012660 <_malloc_r>
 8016836:	b918      	cbnz	r0, 8016840 <__submore+0x22>
 8016838:	f04f 30ff 	mov.w	r0, #4294967295
 801683c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016840:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016844:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016846:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801684a:	6360      	str	r0, [r4, #52]	@ 0x34
 801684c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8016850:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8016854:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8016858:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801685c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8016860:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8016864:	6020      	str	r0, [r4, #0]
 8016866:	2000      	movs	r0, #0
 8016868:	e7e8      	b.n	801683c <__submore+0x1e>
 801686a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801686c:	0077      	lsls	r7, r6, #1
 801686e:	463a      	mov	r2, r7
 8016870:	f7fb ff82 	bl	8012778 <_realloc_r>
 8016874:	4605      	mov	r5, r0
 8016876:	2800      	cmp	r0, #0
 8016878:	d0de      	beq.n	8016838 <__submore+0x1a>
 801687a:	eb00 0806 	add.w	r8, r0, r6
 801687e:	4601      	mov	r1, r0
 8016880:	4632      	mov	r2, r6
 8016882:	4640      	mov	r0, r8
 8016884:	f7fd f857 	bl	8013936 <memcpy>
 8016888:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801688c:	f8c4 8000 	str.w	r8, [r4]
 8016890:	e7e9      	b.n	8016866 <__submore+0x48>

08016892 <memmove>:
 8016892:	4288      	cmp	r0, r1
 8016894:	b510      	push	{r4, lr}
 8016896:	eb01 0402 	add.w	r4, r1, r2
 801689a:	d902      	bls.n	80168a2 <memmove+0x10>
 801689c:	4284      	cmp	r4, r0
 801689e:	4623      	mov	r3, r4
 80168a0:	d807      	bhi.n	80168b2 <memmove+0x20>
 80168a2:	1e43      	subs	r3, r0, #1
 80168a4:	42a1      	cmp	r1, r4
 80168a6:	d008      	beq.n	80168ba <memmove+0x28>
 80168a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80168ac:	f803 2f01 	strb.w	r2, [r3, #1]!
 80168b0:	e7f8      	b.n	80168a4 <memmove+0x12>
 80168b2:	4402      	add	r2, r0
 80168b4:	4601      	mov	r1, r0
 80168b6:	428a      	cmp	r2, r1
 80168b8:	d100      	bne.n	80168bc <memmove+0x2a>
 80168ba:	bd10      	pop	{r4, pc}
 80168bc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80168c0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80168c4:	e7f7      	b.n	80168b6 <memmove+0x24>

080168c6 <strncmp>:
 80168c6:	b510      	push	{r4, lr}
 80168c8:	b16a      	cbz	r2, 80168e6 <strncmp+0x20>
 80168ca:	3901      	subs	r1, #1
 80168cc:	1884      	adds	r4, r0, r2
 80168ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80168d2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80168d6:	429a      	cmp	r2, r3
 80168d8:	d103      	bne.n	80168e2 <strncmp+0x1c>
 80168da:	42a0      	cmp	r0, r4
 80168dc:	d001      	beq.n	80168e2 <strncmp+0x1c>
 80168de:	2a00      	cmp	r2, #0
 80168e0:	d1f5      	bne.n	80168ce <strncmp+0x8>
 80168e2:	1ad0      	subs	r0, r2, r3
 80168e4:	bd10      	pop	{r4, pc}
 80168e6:	4610      	mov	r0, r2
 80168e8:	e7fc      	b.n	80168e4 <strncmp+0x1e>
 80168ea:	0000      	movs	r0, r0
 80168ec:	0000      	movs	r0, r0
	...

080168f0 <nan>:
 80168f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80168f8 <nan+0x8>
 80168f4:	4770      	bx	lr
 80168f6:	bf00      	nop
 80168f8:	00000000 	.word	0x00000000
 80168fc:	7ff80000 	.word	0x7ff80000

08016900 <abort>:
 8016900:	b508      	push	{r3, lr}
 8016902:	2006      	movs	r0, #6
 8016904:	f000 fddc 	bl	80174c0 <raise>
 8016908:	2001      	movs	r0, #1
 801690a:	f001 fe43 	bl	8018594 <_exit>

0801690e <_calloc_r>:
 801690e:	b570      	push	{r4, r5, r6, lr}
 8016910:	fba1 5402 	umull	r5, r4, r1, r2
 8016914:	b93c      	cbnz	r4, 8016926 <_calloc_r+0x18>
 8016916:	4629      	mov	r1, r5
 8016918:	f7fb fea2 	bl	8012660 <_malloc_r>
 801691c:	4606      	mov	r6, r0
 801691e:	b928      	cbnz	r0, 801692c <_calloc_r+0x1e>
 8016920:	2600      	movs	r6, #0
 8016922:	4630      	mov	r0, r6
 8016924:	bd70      	pop	{r4, r5, r6, pc}
 8016926:	220c      	movs	r2, #12
 8016928:	6002      	str	r2, [r0, #0]
 801692a:	e7f9      	b.n	8016920 <_calloc_r+0x12>
 801692c:	462a      	mov	r2, r5
 801692e:	4621      	mov	r1, r4
 8016930:	f7fc ff0d 	bl	801374e <memset>
 8016934:	e7f5      	b.n	8016922 <_calloc_r+0x14>

08016936 <rshift>:
 8016936:	6903      	ldr	r3, [r0, #16]
 8016938:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801693c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016940:	ea4f 1261 	mov.w	r2, r1, asr #5
 8016944:	f100 0414 	add.w	r4, r0, #20
 8016948:	dd45      	ble.n	80169d6 <rshift+0xa0>
 801694a:	f011 011f 	ands.w	r1, r1, #31
 801694e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8016952:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8016956:	d10c      	bne.n	8016972 <rshift+0x3c>
 8016958:	f100 0710 	add.w	r7, r0, #16
 801695c:	4629      	mov	r1, r5
 801695e:	42b1      	cmp	r1, r6
 8016960:	d334      	bcc.n	80169cc <rshift+0x96>
 8016962:	1a9b      	subs	r3, r3, r2
 8016964:	009b      	lsls	r3, r3, #2
 8016966:	1eea      	subs	r2, r5, #3
 8016968:	4296      	cmp	r6, r2
 801696a:	bf38      	it	cc
 801696c:	2300      	movcc	r3, #0
 801696e:	4423      	add	r3, r4
 8016970:	e015      	b.n	801699e <rshift+0x68>
 8016972:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8016976:	f1c1 0820 	rsb	r8, r1, #32
 801697a:	40cf      	lsrs	r7, r1
 801697c:	f105 0e04 	add.w	lr, r5, #4
 8016980:	46a1      	mov	r9, r4
 8016982:	4576      	cmp	r6, lr
 8016984:	46f4      	mov	ip, lr
 8016986:	d815      	bhi.n	80169b4 <rshift+0x7e>
 8016988:	1a9a      	subs	r2, r3, r2
 801698a:	0092      	lsls	r2, r2, #2
 801698c:	3a04      	subs	r2, #4
 801698e:	3501      	adds	r5, #1
 8016990:	42ae      	cmp	r6, r5
 8016992:	bf38      	it	cc
 8016994:	2200      	movcc	r2, #0
 8016996:	18a3      	adds	r3, r4, r2
 8016998:	50a7      	str	r7, [r4, r2]
 801699a:	b107      	cbz	r7, 801699e <rshift+0x68>
 801699c:	3304      	adds	r3, #4
 801699e:	1b1a      	subs	r2, r3, r4
 80169a0:	42a3      	cmp	r3, r4
 80169a2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80169a6:	bf08      	it	eq
 80169a8:	2300      	moveq	r3, #0
 80169aa:	6102      	str	r2, [r0, #16]
 80169ac:	bf08      	it	eq
 80169ae:	6143      	streq	r3, [r0, #20]
 80169b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80169b4:	f8dc c000 	ldr.w	ip, [ip]
 80169b8:	fa0c fc08 	lsl.w	ip, ip, r8
 80169bc:	ea4c 0707 	orr.w	r7, ip, r7
 80169c0:	f849 7b04 	str.w	r7, [r9], #4
 80169c4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80169c8:	40cf      	lsrs	r7, r1
 80169ca:	e7da      	b.n	8016982 <rshift+0x4c>
 80169cc:	f851 cb04 	ldr.w	ip, [r1], #4
 80169d0:	f847 cf04 	str.w	ip, [r7, #4]!
 80169d4:	e7c3      	b.n	801695e <rshift+0x28>
 80169d6:	4623      	mov	r3, r4
 80169d8:	e7e1      	b.n	801699e <rshift+0x68>

080169da <__hexdig_fun>:
 80169da:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80169de:	2b09      	cmp	r3, #9
 80169e0:	d802      	bhi.n	80169e8 <__hexdig_fun+0xe>
 80169e2:	3820      	subs	r0, #32
 80169e4:	b2c0      	uxtb	r0, r0
 80169e6:	4770      	bx	lr
 80169e8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80169ec:	2b05      	cmp	r3, #5
 80169ee:	d801      	bhi.n	80169f4 <__hexdig_fun+0x1a>
 80169f0:	3847      	subs	r0, #71	@ 0x47
 80169f2:	e7f7      	b.n	80169e4 <__hexdig_fun+0xa>
 80169f4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80169f8:	2b05      	cmp	r3, #5
 80169fa:	d801      	bhi.n	8016a00 <__hexdig_fun+0x26>
 80169fc:	3827      	subs	r0, #39	@ 0x27
 80169fe:	e7f1      	b.n	80169e4 <__hexdig_fun+0xa>
 8016a00:	2000      	movs	r0, #0
 8016a02:	4770      	bx	lr

08016a04 <__gethex>:
 8016a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a08:	b085      	sub	sp, #20
 8016a0a:	468a      	mov	sl, r1
 8016a0c:	9302      	str	r3, [sp, #8]
 8016a0e:	680b      	ldr	r3, [r1, #0]
 8016a10:	9001      	str	r0, [sp, #4]
 8016a12:	4690      	mov	r8, r2
 8016a14:	1c9c      	adds	r4, r3, #2
 8016a16:	46a1      	mov	r9, r4
 8016a18:	f814 0b01 	ldrb.w	r0, [r4], #1
 8016a1c:	2830      	cmp	r0, #48	@ 0x30
 8016a1e:	d0fa      	beq.n	8016a16 <__gethex+0x12>
 8016a20:	eba9 0303 	sub.w	r3, r9, r3
 8016a24:	f1a3 0b02 	sub.w	fp, r3, #2
 8016a28:	f7ff ffd7 	bl	80169da <__hexdig_fun>
 8016a2c:	4605      	mov	r5, r0
 8016a2e:	2800      	cmp	r0, #0
 8016a30:	d168      	bne.n	8016b04 <__gethex+0x100>
 8016a32:	49a0      	ldr	r1, [pc, #640]	@ (8016cb4 <__gethex+0x2b0>)
 8016a34:	2201      	movs	r2, #1
 8016a36:	4648      	mov	r0, r9
 8016a38:	f7ff ff45 	bl	80168c6 <strncmp>
 8016a3c:	4607      	mov	r7, r0
 8016a3e:	2800      	cmp	r0, #0
 8016a40:	d167      	bne.n	8016b12 <__gethex+0x10e>
 8016a42:	f899 0001 	ldrb.w	r0, [r9, #1]
 8016a46:	4626      	mov	r6, r4
 8016a48:	f7ff ffc7 	bl	80169da <__hexdig_fun>
 8016a4c:	2800      	cmp	r0, #0
 8016a4e:	d062      	beq.n	8016b16 <__gethex+0x112>
 8016a50:	4623      	mov	r3, r4
 8016a52:	7818      	ldrb	r0, [r3, #0]
 8016a54:	2830      	cmp	r0, #48	@ 0x30
 8016a56:	4699      	mov	r9, r3
 8016a58:	f103 0301 	add.w	r3, r3, #1
 8016a5c:	d0f9      	beq.n	8016a52 <__gethex+0x4e>
 8016a5e:	f7ff ffbc 	bl	80169da <__hexdig_fun>
 8016a62:	fab0 f580 	clz	r5, r0
 8016a66:	096d      	lsrs	r5, r5, #5
 8016a68:	f04f 0b01 	mov.w	fp, #1
 8016a6c:	464a      	mov	r2, r9
 8016a6e:	4616      	mov	r6, r2
 8016a70:	3201      	adds	r2, #1
 8016a72:	7830      	ldrb	r0, [r6, #0]
 8016a74:	f7ff ffb1 	bl	80169da <__hexdig_fun>
 8016a78:	2800      	cmp	r0, #0
 8016a7a:	d1f8      	bne.n	8016a6e <__gethex+0x6a>
 8016a7c:	498d      	ldr	r1, [pc, #564]	@ (8016cb4 <__gethex+0x2b0>)
 8016a7e:	2201      	movs	r2, #1
 8016a80:	4630      	mov	r0, r6
 8016a82:	f7ff ff20 	bl	80168c6 <strncmp>
 8016a86:	2800      	cmp	r0, #0
 8016a88:	d13f      	bne.n	8016b0a <__gethex+0x106>
 8016a8a:	b944      	cbnz	r4, 8016a9e <__gethex+0x9a>
 8016a8c:	1c74      	adds	r4, r6, #1
 8016a8e:	4622      	mov	r2, r4
 8016a90:	4616      	mov	r6, r2
 8016a92:	3201      	adds	r2, #1
 8016a94:	7830      	ldrb	r0, [r6, #0]
 8016a96:	f7ff ffa0 	bl	80169da <__hexdig_fun>
 8016a9a:	2800      	cmp	r0, #0
 8016a9c:	d1f8      	bne.n	8016a90 <__gethex+0x8c>
 8016a9e:	1ba4      	subs	r4, r4, r6
 8016aa0:	00a7      	lsls	r7, r4, #2
 8016aa2:	7833      	ldrb	r3, [r6, #0]
 8016aa4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8016aa8:	2b50      	cmp	r3, #80	@ 0x50
 8016aaa:	d13e      	bne.n	8016b2a <__gethex+0x126>
 8016aac:	7873      	ldrb	r3, [r6, #1]
 8016aae:	2b2b      	cmp	r3, #43	@ 0x2b
 8016ab0:	d033      	beq.n	8016b1a <__gethex+0x116>
 8016ab2:	2b2d      	cmp	r3, #45	@ 0x2d
 8016ab4:	d034      	beq.n	8016b20 <__gethex+0x11c>
 8016ab6:	1c71      	adds	r1, r6, #1
 8016ab8:	2400      	movs	r4, #0
 8016aba:	7808      	ldrb	r0, [r1, #0]
 8016abc:	f7ff ff8d 	bl	80169da <__hexdig_fun>
 8016ac0:	1e43      	subs	r3, r0, #1
 8016ac2:	b2db      	uxtb	r3, r3
 8016ac4:	2b18      	cmp	r3, #24
 8016ac6:	d830      	bhi.n	8016b2a <__gethex+0x126>
 8016ac8:	f1a0 0210 	sub.w	r2, r0, #16
 8016acc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016ad0:	f7ff ff83 	bl	80169da <__hexdig_fun>
 8016ad4:	f100 3cff 	add.w	ip, r0, #4294967295
 8016ad8:	fa5f fc8c 	uxtb.w	ip, ip
 8016adc:	f1bc 0f18 	cmp.w	ip, #24
 8016ae0:	f04f 030a 	mov.w	r3, #10
 8016ae4:	d91e      	bls.n	8016b24 <__gethex+0x120>
 8016ae6:	b104      	cbz	r4, 8016aea <__gethex+0xe6>
 8016ae8:	4252      	negs	r2, r2
 8016aea:	4417      	add	r7, r2
 8016aec:	f8ca 1000 	str.w	r1, [sl]
 8016af0:	b1ed      	cbz	r5, 8016b2e <__gethex+0x12a>
 8016af2:	f1bb 0f00 	cmp.w	fp, #0
 8016af6:	bf0c      	ite	eq
 8016af8:	2506      	moveq	r5, #6
 8016afa:	2500      	movne	r5, #0
 8016afc:	4628      	mov	r0, r5
 8016afe:	b005      	add	sp, #20
 8016b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b04:	2500      	movs	r5, #0
 8016b06:	462c      	mov	r4, r5
 8016b08:	e7b0      	b.n	8016a6c <__gethex+0x68>
 8016b0a:	2c00      	cmp	r4, #0
 8016b0c:	d1c7      	bne.n	8016a9e <__gethex+0x9a>
 8016b0e:	4627      	mov	r7, r4
 8016b10:	e7c7      	b.n	8016aa2 <__gethex+0x9e>
 8016b12:	464e      	mov	r6, r9
 8016b14:	462f      	mov	r7, r5
 8016b16:	2501      	movs	r5, #1
 8016b18:	e7c3      	b.n	8016aa2 <__gethex+0x9e>
 8016b1a:	2400      	movs	r4, #0
 8016b1c:	1cb1      	adds	r1, r6, #2
 8016b1e:	e7cc      	b.n	8016aba <__gethex+0xb6>
 8016b20:	2401      	movs	r4, #1
 8016b22:	e7fb      	b.n	8016b1c <__gethex+0x118>
 8016b24:	fb03 0002 	mla	r0, r3, r2, r0
 8016b28:	e7ce      	b.n	8016ac8 <__gethex+0xc4>
 8016b2a:	4631      	mov	r1, r6
 8016b2c:	e7de      	b.n	8016aec <__gethex+0xe8>
 8016b2e:	eba6 0309 	sub.w	r3, r6, r9
 8016b32:	3b01      	subs	r3, #1
 8016b34:	4629      	mov	r1, r5
 8016b36:	2b07      	cmp	r3, #7
 8016b38:	dc0a      	bgt.n	8016b50 <__gethex+0x14c>
 8016b3a:	9801      	ldr	r0, [sp, #4]
 8016b3c:	f7fd fdc6 	bl	80146cc <_Balloc>
 8016b40:	4604      	mov	r4, r0
 8016b42:	b940      	cbnz	r0, 8016b56 <__gethex+0x152>
 8016b44:	4b5c      	ldr	r3, [pc, #368]	@ (8016cb8 <__gethex+0x2b4>)
 8016b46:	4602      	mov	r2, r0
 8016b48:	21e4      	movs	r1, #228	@ 0xe4
 8016b4a:	485c      	ldr	r0, [pc, #368]	@ (8016cbc <__gethex+0x2b8>)
 8016b4c:	f7fc ff08 	bl	8013960 <__assert_func>
 8016b50:	3101      	adds	r1, #1
 8016b52:	105b      	asrs	r3, r3, #1
 8016b54:	e7ef      	b.n	8016b36 <__gethex+0x132>
 8016b56:	f100 0a14 	add.w	sl, r0, #20
 8016b5a:	2300      	movs	r3, #0
 8016b5c:	4655      	mov	r5, sl
 8016b5e:	469b      	mov	fp, r3
 8016b60:	45b1      	cmp	r9, r6
 8016b62:	d337      	bcc.n	8016bd4 <__gethex+0x1d0>
 8016b64:	f845 bb04 	str.w	fp, [r5], #4
 8016b68:	eba5 050a 	sub.w	r5, r5, sl
 8016b6c:	10ad      	asrs	r5, r5, #2
 8016b6e:	6125      	str	r5, [r4, #16]
 8016b70:	4658      	mov	r0, fp
 8016b72:	f7fd fe9d 	bl	80148b0 <__hi0bits>
 8016b76:	016d      	lsls	r5, r5, #5
 8016b78:	f8d8 6000 	ldr.w	r6, [r8]
 8016b7c:	1a2d      	subs	r5, r5, r0
 8016b7e:	42b5      	cmp	r5, r6
 8016b80:	dd54      	ble.n	8016c2c <__gethex+0x228>
 8016b82:	1bad      	subs	r5, r5, r6
 8016b84:	4629      	mov	r1, r5
 8016b86:	4620      	mov	r0, r4
 8016b88:	f7fe fa31 	bl	8014fee <__any_on>
 8016b8c:	4681      	mov	r9, r0
 8016b8e:	b178      	cbz	r0, 8016bb0 <__gethex+0x1ac>
 8016b90:	1e6b      	subs	r3, r5, #1
 8016b92:	1159      	asrs	r1, r3, #5
 8016b94:	f003 021f 	and.w	r2, r3, #31
 8016b98:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8016b9c:	f04f 0901 	mov.w	r9, #1
 8016ba0:	fa09 f202 	lsl.w	r2, r9, r2
 8016ba4:	420a      	tst	r2, r1
 8016ba6:	d003      	beq.n	8016bb0 <__gethex+0x1ac>
 8016ba8:	454b      	cmp	r3, r9
 8016baa:	dc36      	bgt.n	8016c1a <__gethex+0x216>
 8016bac:	f04f 0902 	mov.w	r9, #2
 8016bb0:	4629      	mov	r1, r5
 8016bb2:	4620      	mov	r0, r4
 8016bb4:	f7ff febf 	bl	8016936 <rshift>
 8016bb8:	442f      	add	r7, r5
 8016bba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016bbe:	42bb      	cmp	r3, r7
 8016bc0:	da42      	bge.n	8016c48 <__gethex+0x244>
 8016bc2:	9801      	ldr	r0, [sp, #4]
 8016bc4:	4621      	mov	r1, r4
 8016bc6:	f7fd fdc1 	bl	801474c <_Bfree>
 8016bca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016bcc:	2300      	movs	r3, #0
 8016bce:	6013      	str	r3, [r2, #0]
 8016bd0:	25a3      	movs	r5, #163	@ 0xa3
 8016bd2:	e793      	b.n	8016afc <__gethex+0xf8>
 8016bd4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8016bd8:	2a2e      	cmp	r2, #46	@ 0x2e
 8016bda:	d012      	beq.n	8016c02 <__gethex+0x1fe>
 8016bdc:	2b20      	cmp	r3, #32
 8016bde:	d104      	bne.n	8016bea <__gethex+0x1e6>
 8016be0:	f845 bb04 	str.w	fp, [r5], #4
 8016be4:	f04f 0b00 	mov.w	fp, #0
 8016be8:	465b      	mov	r3, fp
 8016bea:	7830      	ldrb	r0, [r6, #0]
 8016bec:	9303      	str	r3, [sp, #12]
 8016bee:	f7ff fef4 	bl	80169da <__hexdig_fun>
 8016bf2:	9b03      	ldr	r3, [sp, #12]
 8016bf4:	f000 000f 	and.w	r0, r0, #15
 8016bf8:	4098      	lsls	r0, r3
 8016bfa:	ea4b 0b00 	orr.w	fp, fp, r0
 8016bfe:	3304      	adds	r3, #4
 8016c00:	e7ae      	b.n	8016b60 <__gethex+0x15c>
 8016c02:	45b1      	cmp	r9, r6
 8016c04:	d8ea      	bhi.n	8016bdc <__gethex+0x1d8>
 8016c06:	492b      	ldr	r1, [pc, #172]	@ (8016cb4 <__gethex+0x2b0>)
 8016c08:	9303      	str	r3, [sp, #12]
 8016c0a:	2201      	movs	r2, #1
 8016c0c:	4630      	mov	r0, r6
 8016c0e:	f7ff fe5a 	bl	80168c6 <strncmp>
 8016c12:	9b03      	ldr	r3, [sp, #12]
 8016c14:	2800      	cmp	r0, #0
 8016c16:	d1e1      	bne.n	8016bdc <__gethex+0x1d8>
 8016c18:	e7a2      	b.n	8016b60 <__gethex+0x15c>
 8016c1a:	1ea9      	subs	r1, r5, #2
 8016c1c:	4620      	mov	r0, r4
 8016c1e:	f7fe f9e6 	bl	8014fee <__any_on>
 8016c22:	2800      	cmp	r0, #0
 8016c24:	d0c2      	beq.n	8016bac <__gethex+0x1a8>
 8016c26:	f04f 0903 	mov.w	r9, #3
 8016c2a:	e7c1      	b.n	8016bb0 <__gethex+0x1ac>
 8016c2c:	da09      	bge.n	8016c42 <__gethex+0x23e>
 8016c2e:	1b75      	subs	r5, r6, r5
 8016c30:	4621      	mov	r1, r4
 8016c32:	9801      	ldr	r0, [sp, #4]
 8016c34:	462a      	mov	r2, r5
 8016c36:	f7fd ffa1 	bl	8014b7c <__lshift>
 8016c3a:	1b7f      	subs	r7, r7, r5
 8016c3c:	4604      	mov	r4, r0
 8016c3e:	f100 0a14 	add.w	sl, r0, #20
 8016c42:	f04f 0900 	mov.w	r9, #0
 8016c46:	e7b8      	b.n	8016bba <__gethex+0x1b6>
 8016c48:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8016c4c:	42bd      	cmp	r5, r7
 8016c4e:	dd6f      	ble.n	8016d30 <__gethex+0x32c>
 8016c50:	1bed      	subs	r5, r5, r7
 8016c52:	42ae      	cmp	r6, r5
 8016c54:	dc34      	bgt.n	8016cc0 <__gethex+0x2bc>
 8016c56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016c5a:	2b02      	cmp	r3, #2
 8016c5c:	d022      	beq.n	8016ca4 <__gethex+0x2a0>
 8016c5e:	2b03      	cmp	r3, #3
 8016c60:	d024      	beq.n	8016cac <__gethex+0x2a8>
 8016c62:	2b01      	cmp	r3, #1
 8016c64:	d115      	bne.n	8016c92 <__gethex+0x28e>
 8016c66:	42ae      	cmp	r6, r5
 8016c68:	d113      	bne.n	8016c92 <__gethex+0x28e>
 8016c6a:	2e01      	cmp	r6, #1
 8016c6c:	d10b      	bne.n	8016c86 <__gethex+0x282>
 8016c6e:	9a02      	ldr	r2, [sp, #8]
 8016c70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016c74:	6013      	str	r3, [r2, #0]
 8016c76:	2301      	movs	r3, #1
 8016c78:	6123      	str	r3, [r4, #16]
 8016c7a:	f8ca 3000 	str.w	r3, [sl]
 8016c7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016c80:	2562      	movs	r5, #98	@ 0x62
 8016c82:	601c      	str	r4, [r3, #0]
 8016c84:	e73a      	b.n	8016afc <__gethex+0xf8>
 8016c86:	1e71      	subs	r1, r6, #1
 8016c88:	4620      	mov	r0, r4
 8016c8a:	f7fe f9b0 	bl	8014fee <__any_on>
 8016c8e:	2800      	cmp	r0, #0
 8016c90:	d1ed      	bne.n	8016c6e <__gethex+0x26a>
 8016c92:	9801      	ldr	r0, [sp, #4]
 8016c94:	4621      	mov	r1, r4
 8016c96:	f7fd fd59 	bl	801474c <_Bfree>
 8016c9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016c9c:	2300      	movs	r3, #0
 8016c9e:	6013      	str	r3, [r2, #0]
 8016ca0:	2550      	movs	r5, #80	@ 0x50
 8016ca2:	e72b      	b.n	8016afc <__gethex+0xf8>
 8016ca4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	d1f3      	bne.n	8016c92 <__gethex+0x28e>
 8016caa:	e7e0      	b.n	8016c6e <__gethex+0x26a>
 8016cac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016cae:	2b00      	cmp	r3, #0
 8016cb0:	d1dd      	bne.n	8016c6e <__gethex+0x26a>
 8016cb2:	e7ee      	b.n	8016c92 <__gethex+0x28e>
 8016cb4:	0805d820 	.word	0x0805d820
 8016cb8:	0805d6b9 	.word	0x0805d6b9
 8016cbc:	0805d9ad 	.word	0x0805d9ad
 8016cc0:	1e6f      	subs	r7, r5, #1
 8016cc2:	f1b9 0f00 	cmp.w	r9, #0
 8016cc6:	d130      	bne.n	8016d2a <__gethex+0x326>
 8016cc8:	b127      	cbz	r7, 8016cd4 <__gethex+0x2d0>
 8016cca:	4639      	mov	r1, r7
 8016ccc:	4620      	mov	r0, r4
 8016cce:	f7fe f98e 	bl	8014fee <__any_on>
 8016cd2:	4681      	mov	r9, r0
 8016cd4:	117a      	asrs	r2, r7, #5
 8016cd6:	2301      	movs	r3, #1
 8016cd8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8016cdc:	f007 071f 	and.w	r7, r7, #31
 8016ce0:	40bb      	lsls	r3, r7
 8016ce2:	4213      	tst	r3, r2
 8016ce4:	4629      	mov	r1, r5
 8016ce6:	4620      	mov	r0, r4
 8016ce8:	bf18      	it	ne
 8016cea:	f049 0902 	orrne.w	r9, r9, #2
 8016cee:	f7ff fe22 	bl	8016936 <rshift>
 8016cf2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8016cf6:	1b76      	subs	r6, r6, r5
 8016cf8:	2502      	movs	r5, #2
 8016cfa:	f1b9 0f00 	cmp.w	r9, #0
 8016cfe:	d047      	beq.n	8016d90 <__gethex+0x38c>
 8016d00:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016d04:	2b02      	cmp	r3, #2
 8016d06:	d015      	beq.n	8016d34 <__gethex+0x330>
 8016d08:	2b03      	cmp	r3, #3
 8016d0a:	d017      	beq.n	8016d3c <__gethex+0x338>
 8016d0c:	2b01      	cmp	r3, #1
 8016d0e:	d109      	bne.n	8016d24 <__gethex+0x320>
 8016d10:	f019 0f02 	tst.w	r9, #2
 8016d14:	d006      	beq.n	8016d24 <__gethex+0x320>
 8016d16:	f8da 3000 	ldr.w	r3, [sl]
 8016d1a:	ea49 0903 	orr.w	r9, r9, r3
 8016d1e:	f019 0f01 	tst.w	r9, #1
 8016d22:	d10e      	bne.n	8016d42 <__gethex+0x33e>
 8016d24:	f045 0510 	orr.w	r5, r5, #16
 8016d28:	e032      	b.n	8016d90 <__gethex+0x38c>
 8016d2a:	f04f 0901 	mov.w	r9, #1
 8016d2e:	e7d1      	b.n	8016cd4 <__gethex+0x2d0>
 8016d30:	2501      	movs	r5, #1
 8016d32:	e7e2      	b.n	8016cfa <__gethex+0x2f6>
 8016d34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016d36:	f1c3 0301 	rsb	r3, r3, #1
 8016d3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8016d3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	d0f0      	beq.n	8016d24 <__gethex+0x320>
 8016d42:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8016d46:	f104 0314 	add.w	r3, r4, #20
 8016d4a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8016d4e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8016d52:	f04f 0c00 	mov.w	ip, #0
 8016d56:	4618      	mov	r0, r3
 8016d58:	f853 2b04 	ldr.w	r2, [r3], #4
 8016d5c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016d60:	d01b      	beq.n	8016d9a <__gethex+0x396>
 8016d62:	3201      	adds	r2, #1
 8016d64:	6002      	str	r2, [r0, #0]
 8016d66:	2d02      	cmp	r5, #2
 8016d68:	f104 0314 	add.w	r3, r4, #20
 8016d6c:	d13c      	bne.n	8016de8 <__gethex+0x3e4>
 8016d6e:	f8d8 2000 	ldr.w	r2, [r8]
 8016d72:	3a01      	subs	r2, #1
 8016d74:	42b2      	cmp	r2, r6
 8016d76:	d109      	bne.n	8016d8c <__gethex+0x388>
 8016d78:	1171      	asrs	r1, r6, #5
 8016d7a:	2201      	movs	r2, #1
 8016d7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016d80:	f006 061f 	and.w	r6, r6, #31
 8016d84:	fa02 f606 	lsl.w	r6, r2, r6
 8016d88:	421e      	tst	r6, r3
 8016d8a:	d13a      	bne.n	8016e02 <__gethex+0x3fe>
 8016d8c:	f045 0520 	orr.w	r5, r5, #32
 8016d90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016d92:	601c      	str	r4, [r3, #0]
 8016d94:	9b02      	ldr	r3, [sp, #8]
 8016d96:	601f      	str	r7, [r3, #0]
 8016d98:	e6b0      	b.n	8016afc <__gethex+0xf8>
 8016d9a:	4299      	cmp	r1, r3
 8016d9c:	f843 cc04 	str.w	ip, [r3, #-4]
 8016da0:	d8d9      	bhi.n	8016d56 <__gethex+0x352>
 8016da2:	68a3      	ldr	r3, [r4, #8]
 8016da4:	459b      	cmp	fp, r3
 8016da6:	db17      	blt.n	8016dd8 <__gethex+0x3d4>
 8016da8:	6861      	ldr	r1, [r4, #4]
 8016daa:	9801      	ldr	r0, [sp, #4]
 8016dac:	3101      	adds	r1, #1
 8016dae:	f7fd fc8d 	bl	80146cc <_Balloc>
 8016db2:	4681      	mov	r9, r0
 8016db4:	b918      	cbnz	r0, 8016dbe <__gethex+0x3ba>
 8016db6:	4b1a      	ldr	r3, [pc, #104]	@ (8016e20 <__gethex+0x41c>)
 8016db8:	4602      	mov	r2, r0
 8016dba:	2184      	movs	r1, #132	@ 0x84
 8016dbc:	e6c5      	b.n	8016b4a <__gethex+0x146>
 8016dbe:	6922      	ldr	r2, [r4, #16]
 8016dc0:	3202      	adds	r2, #2
 8016dc2:	f104 010c 	add.w	r1, r4, #12
 8016dc6:	0092      	lsls	r2, r2, #2
 8016dc8:	300c      	adds	r0, #12
 8016dca:	f7fc fdb4 	bl	8013936 <memcpy>
 8016dce:	4621      	mov	r1, r4
 8016dd0:	9801      	ldr	r0, [sp, #4]
 8016dd2:	f7fd fcbb 	bl	801474c <_Bfree>
 8016dd6:	464c      	mov	r4, r9
 8016dd8:	6923      	ldr	r3, [r4, #16]
 8016dda:	1c5a      	adds	r2, r3, #1
 8016ddc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016de0:	6122      	str	r2, [r4, #16]
 8016de2:	2201      	movs	r2, #1
 8016de4:	615a      	str	r2, [r3, #20]
 8016de6:	e7be      	b.n	8016d66 <__gethex+0x362>
 8016de8:	6922      	ldr	r2, [r4, #16]
 8016dea:	455a      	cmp	r2, fp
 8016dec:	dd0b      	ble.n	8016e06 <__gethex+0x402>
 8016dee:	2101      	movs	r1, #1
 8016df0:	4620      	mov	r0, r4
 8016df2:	f7ff fda0 	bl	8016936 <rshift>
 8016df6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016dfa:	3701      	adds	r7, #1
 8016dfc:	42bb      	cmp	r3, r7
 8016dfe:	f6ff aee0 	blt.w	8016bc2 <__gethex+0x1be>
 8016e02:	2501      	movs	r5, #1
 8016e04:	e7c2      	b.n	8016d8c <__gethex+0x388>
 8016e06:	f016 061f 	ands.w	r6, r6, #31
 8016e0a:	d0fa      	beq.n	8016e02 <__gethex+0x3fe>
 8016e0c:	4453      	add	r3, sl
 8016e0e:	f1c6 0620 	rsb	r6, r6, #32
 8016e12:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8016e16:	f7fd fd4b 	bl	80148b0 <__hi0bits>
 8016e1a:	42b0      	cmp	r0, r6
 8016e1c:	dbe7      	blt.n	8016dee <__gethex+0x3ea>
 8016e1e:	e7f0      	b.n	8016e02 <__gethex+0x3fe>
 8016e20:	0805d6b9 	.word	0x0805d6b9

08016e24 <L_shift>:
 8016e24:	f1c2 0208 	rsb	r2, r2, #8
 8016e28:	0092      	lsls	r2, r2, #2
 8016e2a:	b570      	push	{r4, r5, r6, lr}
 8016e2c:	f1c2 0620 	rsb	r6, r2, #32
 8016e30:	6843      	ldr	r3, [r0, #4]
 8016e32:	6804      	ldr	r4, [r0, #0]
 8016e34:	fa03 f506 	lsl.w	r5, r3, r6
 8016e38:	432c      	orrs	r4, r5
 8016e3a:	40d3      	lsrs	r3, r2
 8016e3c:	6004      	str	r4, [r0, #0]
 8016e3e:	f840 3f04 	str.w	r3, [r0, #4]!
 8016e42:	4288      	cmp	r0, r1
 8016e44:	d3f4      	bcc.n	8016e30 <L_shift+0xc>
 8016e46:	bd70      	pop	{r4, r5, r6, pc}

08016e48 <__match>:
 8016e48:	b530      	push	{r4, r5, lr}
 8016e4a:	6803      	ldr	r3, [r0, #0]
 8016e4c:	3301      	adds	r3, #1
 8016e4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016e52:	b914      	cbnz	r4, 8016e5a <__match+0x12>
 8016e54:	6003      	str	r3, [r0, #0]
 8016e56:	2001      	movs	r0, #1
 8016e58:	bd30      	pop	{r4, r5, pc}
 8016e5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016e5e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8016e62:	2d19      	cmp	r5, #25
 8016e64:	bf98      	it	ls
 8016e66:	3220      	addls	r2, #32
 8016e68:	42a2      	cmp	r2, r4
 8016e6a:	d0f0      	beq.n	8016e4e <__match+0x6>
 8016e6c:	2000      	movs	r0, #0
 8016e6e:	e7f3      	b.n	8016e58 <__match+0x10>

08016e70 <__hexnan>:
 8016e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e74:	680b      	ldr	r3, [r1, #0]
 8016e76:	6801      	ldr	r1, [r0, #0]
 8016e78:	115e      	asrs	r6, r3, #5
 8016e7a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8016e7e:	f013 031f 	ands.w	r3, r3, #31
 8016e82:	b087      	sub	sp, #28
 8016e84:	bf18      	it	ne
 8016e86:	3604      	addne	r6, #4
 8016e88:	2500      	movs	r5, #0
 8016e8a:	1f37      	subs	r7, r6, #4
 8016e8c:	4682      	mov	sl, r0
 8016e8e:	4690      	mov	r8, r2
 8016e90:	9301      	str	r3, [sp, #4]
 8016e92:	f846 5c04 	str.w	r5, [r6, #-4]
 8016e96:	46b9      	mov	r9, r7
 8016e98:	463c      	mov	r4, r7
 8016e9a:	9502      	str	r5, [sp, #8]
 8016e9c:	46ab      	mov	fp, r5
 8016e9e:	784a      	ldrb	r2, [r1, #1]
 8016ea0:	1c4b      	adds	r3, r1, #1
 8016ea2:	9303      	str	r3, [sp, #12]
 8016ea4:	b342      	cbz	r2, 8016ef8 <__hexnan+0x88>
 8016ea6:	4610      	mov	r0, r2
 8016ea8:	9105      	str	r1, [sp, #20]
 8016eaa:	9204      	str	r2, [sp, #16]
 8016eac:	f7ff fd95 	bl	80169da <__hexdig_fun>
 8016eb0:	2800      	cmp	r0, #0
 8016eb2:	d151      	bne.n	8016f58 <__hexnan+0xe8>
 8016eb4:	9a04      	ldr	r2, [sp, #16]
 8016eb6:	9905      	ldr	r1, [sp, #20]
 8016eb8:	2a20      	cmp	r2, #32
 8016eba:	d818      	bhi.n	8016eee <__hexnan+0x7e>
 8016ebc:	9b02      	ldr	r3, [sp, #8]
 8016ebe:	459b      	cmp	fp, r3
 8016ec0:	dd13      	ble.n	8016eea <__hexnan+0x7a>
 8016ec2:	454c      	cmp	r4, r9
 8016ec4:	d206      	bcs.n	8016ed4 <__hexnan+0x64>
 8016ec6:	2d07      	cmp	r5, #7
 8016ec8:	dc04      	bgt.n	8016ed4 <__hexnan+0x64>
 8016eca:	462a      	mov	r2, r5
 8016ecc:	4649      	mov	r1, r9
 8016ece:	4620      	mov	r0, r4
 8016ed0:	f7ff ffa8 	bl	8016e24 <L_shift>
 8016ed4:	4544      	cmp	r4, r8
 8016ed6:	d952      	bls.n	8016f7e <__hexnan+0x10e>
 8016ed8:	2300      	movs	r3, #0
 8016eda:	f1a4 0904 	sub.w	r9, r4, #4
 8016ede:	f844 3c04 	str.w	r3, [r4, #-4]
 8016ee2:	f8cd b008 	str.w	fp, [sp, #8]
 8016ee6:	464c      	mov	r4, r9
 8016ee8:	461d      	mov	r5, r3
 8016eea:	9903      	ldr	r1, [sp, #12]
 8016eec:	e7d7      	b.n	8016e9e <__hexnan+0x2e>
 8016eee:	2a29      	cmp	r2, #41	@ 0x29
 8016ef0:	d157      	bne.n	8016fa2 <__hexnan+0x132>
 8016ef2:	3102      	adds	r1, #2
 8016ef4:	f8ca 1000 	str.w	r1, [sl]
 8016ef8:	f1bb 0f00 	cmp.w	fp, #0
 8016efc:	d051      	beq.n	8016fa2 <__hexnan+0x132>
 8016efe:	454c      	cmp	r4, r9
 8016f00:	d206      	bcs.n	8016f10 <__hexnan+0xa0>
 8016f02:	2d07      	cmp	r5, #7
 8016f04:	dc04      	bgt.n	8016f10 <__hexnan+0xa0>
 8016f06:	462a      	mov	r2, r5
 8016f08:	4649      	mov	r1, r9
 8016f0a:	4620      	mov	r0, r4
 8016f0c:	f7ff ff8a 	bl	8016e24 <L_shift>
 8016f10:	4544      	cmp	r4, r8
 8016f12:	d936      	bls.n	8016f82 <__hexnan+0x112>
 8016f14:	f1a8 0204 	sub.w	r2, r8, #4
 8016f18:	4623      	mov	r3, r4
 8016f1a:	f853 1b04 	ldr.w	r1, [r3], #4
 8016f1e:	f842 1f04 	str.w	r1, [r2, #4]!
 8016f22:	429f      	cmp	r7, r3
 8016f24:	d2f9      	bcs.n	8016f1a <__hexnan+0xaa>
 8016f26:	1b3b      	subs	r3, r7, r4
 8016f28:	f023 0303 	bic.w	r3, r3, #3
 8016f2c:	3304      	adds	r3, #4
 8016f2e:	3401      	adds	r4, #1
 8016f30:	3e03      	subs	r6, #3
 8016f32:	42b4      	cmp	r4, r6
 8016f34:	bf88      	it	hi
 8016f36:	2304      	movhi	r3, #4
 8016f38:	4443      	add	r3, r8
 8016f3a:	2200      	movs	r2, #0
 8016f3c:	f843 2b04 	str.w	r2, [r3], #4
 8016f40:	429f      	cmp	r7, r3
 8016f42:	d2fb      	bcs.n	8016f3c <__hexnan+0xcc>
 8016f44:	683b      	ldr	r3, [r7, #0]
 8016f46:	b91b      	cbnz	r3, 8016f50 <__hexnan+0xe0>
 8016f48:	4547      	cmp	r7, r8
 8016f4a:	d128      	bne.n	8016f9e <__hexnan+0x12e>
 8016f4c:	2301      	movs	r3, #1
 8016f4e:	603b      	str	r3, [r7, #0]
 8016f50:	2005      	movs	r0, #5
 8016f52:	b007      	add	sp, #28
 8016f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f58:	3501      	adds	r5, #1
 8016f5a:	2d08      	cmp	r5, #8
 8016f5c:	f10b 0b01 	add.w	fp, fp, #1
 8016f60:	dd06      	ble.n	8016f70 <__hexnan+0x100>
 8016f62:	4544      	cmp	r4, r8
 8016f64:	d9c1      	bls.n	8016eea <__hexnan+0x7a>
 8016f66:	2300      	movs	r3, #0
 8016f68:	f844 3c04 	str.w	r3, [r4, #-4]
 8016f6c:	2501      	movs	r5, #1
 8016f6e:	3c04      	subs	r4, #4
 8016f70:	6822      	ldr	r2, [r4, #0]
 8016f72:	f000 000f 	and.w	r0, r0, #15
 8016f76:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016f7a:	6020      	str	r0, [r4, #0]
 8016f7c:	e7b5      	b.n	8016eea <__hexnan+0x7a>
 8016f7e:	2508      	movs	r5, #8
 8016f80:	e7b3      	b.n	8016eea <__hexnan+0x7a>
 8016f82:	9b01      	ldr	r3, [sp, #4]
 8016f84:	2b00      	cmp	r3, #0
 8016f86:	d0dd      	beq.n	8016f44 <__hexnan+0xd4>
 8016f88:	f1c3 0320 	rsb	r3, r3, #32
 8016f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8016f90:	40da      	lsrs	r2, r3
 8016f92:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8016f96:	4013      	ands	r3, r2
 8016f98:	f846 3c04 	str.w	r3, [r6, #-4]
 8016f9c:	e7d2      	b.n	8016f44 <__hexnan+0xd4>
 8016f9e:	3f04      	subs	r7, #4
 8016fa0:	e7d0      	b.n	8016f44 <__hexnan+0xd4>
 8016fa2:	2004      	movs	r0, #4
 8016fa4:	e7d5      	b.n	8016f52 <__hexnan+0xe2>

08016fa6 <__ascii_mbtowc>:
 8016fa6:	b082      	sub	sp, #8
 8016fa8:	b901      	cbnz	r1, 8016fac <__ascii_mbtowc+0x6>
 8016faa:	a901      	add	r1, sp, #4
 8016fac:	b142      	cbz	r2, 8016fc0 <__ascii_mbtowc+0x1a>
 8016fae:	b14b      	cbz	r3, 8016fc4 <__ascii_mbtowc+0x1e>
 8016fb0:	7813      	ldrb	r3, [r2, #0]
 8016fb2:	600b      	str	r3, [r1, #0]
 8016fb4:	7812      	ldrb	r2, [r2, #0]
 8016fb6:	1e10      	subs	r0, r2, #0
 8016fb8:	bf18      	it	ne
 8016fba:	2001      	movne	r0, #1
 8016fbc:	b002      	add	sp, #8
 8016fbe:	4770      	bx	lr
 8016fc0:	4610      	mov	r0, r2
 8016fc2:	e7fb      	b.n	8016fbc <__ascii_mbtowc+0x16>
 8016fc4:	f06f 0001 	mvn.w	r0, #1
 8016fc8:	e7f8      	b.n	8016fbc <__ascii_mbtowc+0x16>
	...

08016fcc <_strtoul_l.constprop.0>:
 8016fcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016fd0:	4e34      	ldr	r6, [pc, #208]	@ (80170a4 <_strtoul_l.constprop.0+0xd8>)
 8016fd2:	4686      	mov	lr, r0
 8016fd4:	460d      	mov	r5, r1
 8016fd6:	4628      	mov	r0, r5
 8016fd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016fdc:	5d37      	ldrb	r7, [r6, r4]
 8016fde:	f017 0708 	ands.w	r7, r7, #8
 8016fe2:	d1f8      	bne.n	8016fd6 <_strtoul_l.constprop.0+0xa>
 8016fe4:	2c2d      	cmp	r4, #45	@ 0x2d
 8016fe6:	d12f      	bne.n	8017048 <_strtoul_l.constprop.0+0x7c>
 8016fe8:	782c      	ldrb	r4, [r5, #0]
 8016fea:	2701      	movs	r7, #1
 8016fec:	1c85      	adds	r5, r0, #2
 8016fee:	f033 0010 	bics.w	r0, r3, #16
 8016ff2:	d109      	bne.n	8017008 <_strtoul_l.constprop.0+0x3c>
 8016ff4:	2c30      	cmp	r4, #48	@ 0x30
 8016ff6:	d12c      	bne.n	8017052 <_strtoul_l.constprop.0+0x86>
 8016ff8:	7828      	ldrb	r0, [r5, #0]
 8016ffa:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8016ffe:	2858      	cmp	r0, #88	@ 0x58
 8017000:	d127      	bne.n	8017052 <_strtoul_l.constprop.0+0x86>
 8017002:	786c      	ldrb	r4, [r5, #1]
 8017004:	2310      	movs	r3, #16
 8017006:	3502      	adds	r5, #2
 8017008:	f04f 38ff 	mov.w	r8, #4294967295
 801700c:	2600      	movs	r6, #0
 801700e:	fbb8 f8f3 	udiv	r8, r8, r3
 8017012:	fb03 f908 	mul.w	r9, r3, r8
 8017016:	ea6f 0909 	mvn.w	r9, r9
 801701a:	4630      	mov	r0, r6
 801701c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8017020:	f1bc 0f09 	cmp.w	ip, #9
 8017024:	d81c      	bhi.n	8017060 <_strtoul_l.constprop.0+0x94>
 8017026:	4664      	mov	r4, ip
 8017028:	42a3      	cmp	r3, r4
 801702a:	dd2a      	ble.n	8017082 <_strtoul_l.constprop.0+0xb6>
 801702c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8017030:	d007      	beq.n	8017042 <_strtoul_l.constprop.0+0x76>
 8017032:	4580      	cmp	r8, r0
 8017034:	d322      	bcc.n	801707c <_strtoul_l.constprop.0+0xb0>
 8017036:	d101      	bne.n	801703c <_strtoul_l.constprop.0+0x70>
 8017038:	45a1      	cmp	r9, r4
 801703a:	db1f      	blt.n	801707c <_strtoul_l.constprop.0+0xb0>
 801703c:	fb00 4003 	mla	r0, r0, r3, r4
 8017040:	2601      	movs	r6, #1
 8017042:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017046:	e7e9      	b.n	801701c <_strtoul_l.constprop.0+0x50>
 8017048:	2c2b      	cmp	r4, #43	@ 0x2b
 801704a:	bf04      	itt	eq
 801704c:	782c      	ldrbeq	r4, [r5, #0]
 801704e:	1c85      	addeq	r5, r0, #2
 8017050:	e7cd      	b.n	8016fee <_strtoul_l.constprop.0+0x22>
 8017052:	2b00      	cmp	r3, #0
 8017054:	d1d8      	bne.n	8017008 <_strtoul_l.constprop.0+0x3c>
 8017056:	2c30      	cmp	r4, #48	@ 0x30
 8017058:	bf0c      	ite	eq
 801705a:	2308      	moveq	r3, #8
 801705c:	230a      	movne	r3, #10
 801705e:	e7d3      	b.n	8017008 <_strtoul_l.constprop.0+0x3c>
 8017060:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8017064:	f1bc 0f19 	cmp.w	ip, #25
 8017068:	d801      	bhi.n	801706e <_strtoul_l.constprop.0+0xa2>
 801706a:	3c37      	subs	r4, #55	@ 0x37
 801706c:	e7dc      	b.n	8017028 <_strtoul_l.constprop.0+0x5c>
 801706e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8017072:	f1bc 0f19 	cmp.w	ip, #25
 8017076:	d804      	bhi.n	8017082 <_strtoul_l.constprop.0+0xb6>
 8017078:	3c57      	subs	r4, #87	@ 0x57
 801707a:	e7d5      	b.n	8017028 <_strtoul_l.constprop.0+0x5c>
 801707c:	f04f 36ff 	mov.w	r6, #4294967295
 8017080:	e7df      	b.n	8017042 <_strtoul_l.constprop.0+0x76>
 8017082:	1c73      	adds	r3, r6, #1
 8017084:	d106      	bne.n	8017094 <_strtoul_l.constprop.0+0xc8>
 8017086:	2322      	movs	r3, #34	@ 0x22
 8017088:	f8ce 3000 	str.w	r3, [lr]
 801708c:	4630      	mov	r0, r6
 801708e:	b932      	cbnz	r2, 801709e <_strtoul_l.constprop.0+0xd2>
 8017090:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017094:	b107      	cbz	r7, 8017098 <_strtoul_l.constprop.0+0xcc>
 8017096:	4240      	negs	r0, r0
 8017098:	2a00      	cmp	r2, #0
 801709a:	d0f9      	beq.n	8017090 <_strtoul_l.constprop.0+0xc4>
 801709c:	b106      	cbz	r6, 80170a0 <_strtoul_l.constprop.0+0xd4>
 801709e:	1e69      	subs	r1, r5, #1
 80170a0:	6011      	str	r1, [r2, #0]
 80170a2:	e7f5      	b.n	8017090 <_strtoul_l.constprop.0+0xc4>
 80170a4:	0805d879 	.word	0x0805d879

080170a8 <_strtoul_r>:
 80170a8:	f7ff bf90 	b.w	8016fcc <_strtoul_l.constprop.0>

080170ac <__ascii_wctomb>:
 80170ac:	4603      	mov	r3, r0
 80170ae:	4608      	mov	r0, r1
 80170b0:	b141      	cbz	r1, 80170c4 <__ascii_wctomb+0x18>
 80170b2:	2aff      	cmp	r2, #255	@ 0xff
 80170b4:	d904      	bls.n	80170c0 <__ascii_wctomb+0x14>
 80170b6:	228a      	movs	r2, #138	@ 0x8a
 80170b8:	601a      	str	r2, [r3, #0]
 80170ba:	f04f 30ff 	mov.w	r0, #4294967295
 80170be:	4770      	bx	lr
 80170c0:	700a      	strb	r2, [r1, #0]
 80170c2:	2001      	movs	r0, #1
 80170c4:	4770      	bx	lr

080170c6 <__sfputc_r>:
 80170c6:	6893      	ldr	r3, [r2, #8]
 80170c8:	3b01      	subs	r3, #1
 80170ca:	2b00      	cmp	r3, #0
 80170cc:	b410      	push	{r4}
 80170ce:	6093      	str	r3, [r2, #8]
 80170d0:	da08      	bge.n	80170e4 <__sfputc_r+0x1e>
 80170d2:	6994      	ldr	r4, [r2, #24]
 80170d4:	42a3      	cmp	r3, r4
 80170d6:	db01      	blt.n	80170dc <__sfputc_r+0x16>
 80170d8:	290a      	cmp	r1, #10
 80170da:	d103      	bne.n	80170e4 <__sfputc_r+0x1e>
 80170dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80170e0:	f000 b932 	b.w	8017348 <__swbuf_r>
 80170e4:	6813      	ldr	r3, [r2, #0]
 80170e6:	1c58      	adds	r0, r3, #1
 80170e8:	6010      	str	r0, [r2, #0]
 80170ea:	7019      	strb	r1, [r3, #0]
 80170ec:	4608      	mov	r0, r1
 80170ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80170f2:	4770      	bx	lr

080170f4 <__sfputs_r>:
 80170f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170f6:	4606      	mov	r6, r0
 80170f8:	460f      	mov	r7, r1
 80170fa:	4614      	mov	r4, r2
 80170fc:	18d5      	adds	r5, r2, r3
 80170fe:	42ac      	cmp	r4, r5
 8017100:	d101      	bne.n	8017106 <__sfputs_r+0x12>
 8017102:	2000      	movs	r0, #0
 8017104:	e007      	b.n	8017116 <__sfputs_r+0x22>
 8017106:	f814 1b01 	ldrb.w	r1, [r4], #1
 801710a:	463a      	mov	r2, r7
 801710c:	4630      	mov	r0, r6
 801710e:	f7ff ffda 	bl	80170c6 <__sfputc_r>
 8017112:	1c43      	adds	r3, r0, #1
 8017114:	d1f3      	bne.n	80170fe <__sfputs_r+0xa>
 8017116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017118 <_vfiprintf_r>:
 8017118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801711c:	460d      	mov	r5, r1
 801711e:	b09d      	sub	sp, #116	@ 0x74
 8017120:	4614      	mov	r4, r2
 8017122:	4698      	mov	r8, r3
 8017124:	4606      	mov	r6, r0
 8017126:	b118      	cbz	r0, 8017130 <_vfiprintf_r+0x18>
 8017128:	6a03      	ldr	r3, [r0, #32]
 801712a:	b90b      	cbnz	r3, 8017130 <_vfiprintf_r+0x18>
 801712c:	f7fc fa4a 	bl	80135c4 <__sinit>
 8017130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017132:	07d9      	lsls	r1, r3, #31
 8017134:	d405      	bmi.n	8017142 <_vfiprintf_r+0x2a>
 8017136:	89ab      	ldrh	r3, [r5, #12]
 8017138:	059a      	lsls	r2, r3, #22
 801713a:	d402      	bmi.n	8017142 <_vfiprintf_r+0x2a>
 801713c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801713e:	f7fc fbf0 	bl	8013922 <__retarget_lock_acquire_recursive>
 8017142:	89ab      	ldrh	r3, [r5, #12]
 8017144:	071b      	lsls	r3, r3, #28
 8017146:	d501      	bpl.n	801714c <_vfiprintf_r+0x34>
 8017148:	692b      	ldr	r3, [r5, #16]
 801714a:	b99b      	cbnz	r3, 8017174 <_vfiprintf_r+0x5c>
 801714c:	4629      	mov	r1, r5
 801714e:	4630      	mov	r0, r6
 8017150:	f000 f938 	bl	80173c4 <__swsetup_r>
 8017154:	b170      	cbz	r0, 8017174 <_vfiprintf_r+0x5c>
 8017156:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017158:	07dc      	lsls	r4, r3, #31
 801715a:	d504      	bpl.n	8017166 <_vfiprintf_r+0x4e>
 801715c:	f04f 30ff 	mov.w	r0, #4294967295
 8017160:	b01d      	add	sp, #116	@ 0x74
 8017162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017166:	89ab      	ldrh	r3, [r5, #12]
 8017168:	0598      	lsls	r0, r3, #22
 801716a:	d4f7      	bmi.n	801715c <_vfiprintf_r+0x44>
 801716c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801716e:	f7fc fbd9 	bl	8013924 <__retarget_lock_release_recursive>
 8017172:	e7f3      	b.n	801715c <_vfiprintf_r+0x44>
 8017174:	2300      	movs	r3, #0
 8017176:	9309      	str	r3, [sp, #36]	@ 0x24
 8017178:	2320      	movs	r3, #32
 801717a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801717e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017182:	2330      	movs	r3, #48	@ 0x30
 8017184:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017334 <_vfiprintf_r+0x21c>
 8017188:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801718c:	f04f 0901 	mov.w	r9, #1
 8017190:	4623      	mov	r3, r4
 8017192:	469a      	mov	sl, r3
 8017194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017198:	b10a      	cbz	r2, 801719e <_vfiprintf_r+0x86>
 801719a:	2a25      	cmp	r2, #37	@ 0x25
 801719c:	d1f9      	bne.n	8017192 <_vfiprintf_r+0x7a>
 801719e:	ebba 0b04 	subs.w	fp, sl, r4
 80171a2:	d00b      	beq.n	80171bc <_vfiprintf_r+0xa4>
 80171a4:	465b      	mov	r3, fp
 80171a6:	4622      	mov	r2, r4
 80171a8:	4629      	mov	r1, r5
 80171aa:	4630      	mov	r0, r6
 80171ac:	f7ff ffa2 	bl	80170f4 <__sfputs_r>
 80171b0:	3001      	adds	r0, #1
 80171b2:	f000 80a7 	beq.w	8017304 <_vfiprintf_r+0x1ec>
 80171b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80171b8:	445a      	add	r2, fp
 80171ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80171bc:	f89a 3000 	ldrb.w	r3, [sl]
 80171c0:	2b00      	cmp	r3, #0
 80171c2:	f000 809f 	beq.w	8017304 <_vfiprintf_r+0x1ec>
 80171c6:	2300      	movs	r3, #0
 80171c8:	f04f 32ff 	mov.w	r2, #4294967295
 80171cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80171d0:	f10a 0a01 	add.w	sl, sl, #1
 80171d4:	9304      	str	r3, [sp, #16]
 80171d6:	9307      	str	r3, [sp, #28]
 80171d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80171dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80171de:	4654      	mov	r4, sl
 80171e0:	2205      	movs	r2, #5
 80171e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80171e6:	4853      	ldr	r0, [pc, #332]	@ (8017334 <_vfiprintf_r+0x21c>)
 80171e8:	f7e9 f822 	bl	8000230 <memchr>
 80171ec:	9a04      	ldr	r2, [sp, #16]
 80171ee:	b9d8      	cbnz	r0, 8017228 <_vfiprintf_r+0x110>
 80171f0:	06d1      	lsls	r1, r2, #27
 80171f2:	bf44      	itt	mi
 80171f4:	2320      	movmi	r3, #32
 80171f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80171fa:	0713      	lsls	r3, r2, #28
 80171fc:	bf44      	itt	mi
 80171fe:	232b      	movmi	r3, #43	@ 0x2b
 8017200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017204:	f89a 3000 	ldrb.w	r3, [sl]
 8017208:	2b2a      	cmp	r3, #42	@ 0x2a
 801720a:	d015      	beq.n	8017238 <_vfiprintf_r+0x120>
 801720c:	9a07      	ldr	r2, [sp, #28]
 801720e:	4654      	mov	r4, sl
 8017210:	2000      	movs	r0, #0
 8017212:	f04f 0c0a 	mov.w	ip, #10
 8017216:	4621      	mov	r1, r4
 8017218:	f811 3b01 	ldrb.w	r3, [r1], #1
 801721c:	3b30      	subs	r3, #48	@ 0x30
 801721e:	2b09      	cmp	r3, #9
 8017220:	d94b      	bls.n	80172ba <_vfiprintf_r+0x1a2>
 8017222:	b1b0      	cbz	r0, 8017252 <_vfiprintf_r+0x13a>
 8017224:	9207      	str	r2, [sp, #28]
 8017226:	e014      	b.n	8017252 <_vfiprintf_r+0x13a>
 8017228:	eba0 0308 	sub.w	r3, r0, r8
 801722c:	fa09 f303 	lsl.w	r3, r9, r3
 8017230:	4313      	orrs	r3, r2
 8017232:	9304      	str	r3, [sp, #16]
 8017234:	46a2      	mov	sl, r4
 8017236:	e7d2      	b.n	80171de <_vfiprintf_r+0xc6>
 8017238:	9b03      	ldr	r3, [sp, #12]
 801723a:	1d19      	adds	r1, r3, #4
 801723c:	681b      	ldr	r3, [r3, #0]
 801723e:	9103      	str	r1, [sp, #12]
 8017240:	2b00      	cmp	r3, #0
 8017242:	bfbb      	ittet	lt
 8017244:	425b      	neglt	r3, r3
 8017246:	f042 0202 	orrlt.w	r2, r2, #2
 801724a:	9307      	strge	r3, [sp, #28]
 801724c:	9307      	strlt	r3, [sp, #28]
 801724e:	bfb8      	it	lt
 8017250:	9204      	strlt	r2, [sp, #16]
 8017252:	7823      	ldrb	r3, [r4, #0]
 8017254:	2b2e      	cmp	r3, #46	@ 0x2e
 8017256:	d10a      	bne.n	801726e <_vfiprintf_r+0x156>
 8017258:	7863      	ldrb	r3, [r4, #1]
 801725a:	2b2a      	cmp	r3, #42	@ 0x2a
 801725c:	d132      	bne.n	80172c4 <_vfiprintf_r+0x1ac>
 801725e:	9b03      	ldr	r3, [sp, #12]
 8017260:	1d1a      	adds	r2, r3, #4
 8017262:	681b      	ldr	r3, [r3, #0]
 8017264:	9203      	str	r2, [sp, #12]
 8017266:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801726a:	3402      	adds	r4, #2
 801726c:	9305      	str	r3, [sp, #20]
 801726e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017344 <_vfiprintf_r+0x22c>
 8017272:	7821      	ldrb	r1, [r4, #0]
 8017274:	2203      	movs	r2, #3
 8017276:	4650      	mov	r0, sl
 8017278:	f7e8 ffda 	bl	8000230 <memchr>
 801727c:	b138      	cbz	r0, 801728e <_vfiprintf_r+0x176>
 801727e:	9b04      	ldr	r3, [sp, #16]
 8017280:	eba0 000a 	sub.w	r0, r0, sl
 8017284:	2240      	movs	r2, #64	@ 0x40
 8017286:	4082      	lsls	r2, r0
 8017288:	4313      	orrs	r3, r2
 801728a:	3401      	adds	r4, #1
 801728c:	9304      	str	r3, [sp, #16]
 801728e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017292:	4829      	ldr	r0, [pc, #164]	@ (8017338 <_vfiprintf_r+0x220>)
 8017294:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017298:	2206      	movs	r2, #6
 801729a:	f7e8 ffc9 	bl	8000230 <memchr>
 801729e:	2800      	cmp	r0, #0
 80172a0:	d03f      	beq.n	8017322 <_vfiprintf_r+0x20a>
 80172a2:	4b26      	ldr	r3, [pc, #152]	@ (801733c <_vfiprintf_r+0x224>)
 80172a4:	bb1b      	cbnz	r3, 80172ee <_vfiprintf_r+0x1d6>
 80172a6:	9b03      	ldr	r3, [sp, #12]
 80172a8:	3307      	adds	r3, #7
 80172aa:	f023 0307 	bic.w	r3, r3, #7
 80172ae:	3308      	adds	r3, #8
 80172b0:	9303      	str	r3, [sp, #12]
 80172b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80172b4:	443b      	add	r3, r7
 80172b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80172b8:	e76a      	b.n	8017190 <_vfiprintf_r+0x78>
 80172ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80172be:	460c      	mov	r4, r1
 80172c0:	2001      	movs	r0, #1
 80172c2:	e7a8      	b.n	8017216 <_vfiprintf_r+0xfe>
 80172c4:	2300      	movs	r3, #0
 80172c6:	3401      	adds	r4, #1
 80172c8:	9305      	str	r3, [sp, #20]
 80172ca:	4619      	mov	r1, r3
 80172cc:	f04f 0c0a 	mov.w	ip, #10
 80172d0:	4620      	mov	r0, r4
 80172d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80172d6:	3a30      	subs	r2, #48	@ 0x30
 80172d8:	2a09      	cmp	r2, #9
 80172da:	d903      	bls.n	80172e4 <_vfiprintf_r+0x1cc>
 80172dc:	2b00      	cmp	r3, #0
 80172de:	d0c6      	beq.n	801726e <_vfiprintf_r+0x156>
 80172e0:	9105      	str	r1, [sp, #20]
 80172e2:	e7c4      	b.n	801726e <_vfiprintf_r+0x156>
 80172e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80172e8:	4604      	mov	r4, r0
 80172ea:	2301      	movs	r3, #1
 80172ec:	e7f0      	b.n	80172d0 <_vfiprintf_r+0x1b8>
 80172ee:	ab03      	add	r3, sp, #12
 80172f0:	9300      	str	r3, [sp, #0]
 80172f2:	462a      	mov	r2, r5
 80172f4:	4b12      	ldr	r3, [pc, #72]	@ (8017340 <_vfiprintf_r+0x228>)
 80172f6:	a904      	add	r1, sp, #16
 80172f8:	4630      	mov	r0, r6
 80172fa:	f7fb fb0b 	bl	8012914 <_printf_float>
 80172fe:	4607      	mov	r7, r0
 8017300:	1c78      	adds	r0, r7, #1
 8017302:	d1d6      	bne.n	80172b2 <_vfiprintf_r+0x19a>
 8017304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017306:	07d9      	lsls	r1, r3, #31
 8017308:	d405      	bmi.n	8017316 <_vfiprintf_r+0x1fe>
 801730a:	89ab      	ldrh	r3, [r5, #12]
 801730c:	059a      	lsls	r2, r3, #22
 801730e:	d402      	bmi.n	8017316 <_vfiprintf_r+0x1fe>
 8017310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017312:	f7fc fb07 	bl	8013924 <__retarget_lock_release_recursive>
 8017316:	89ab      	ldrh	r3, [r5, #12]
 8017318:	065b      	lsls	r3, r3, #25
 801731a:	f53f af1f 	bmi.w	801715c <_vfiprintf_r+0x44>
 801731e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017320:	e71e      	b.n	8017160 <_vfiprintf_r+0x48>
 8017322:	ab03      	add	r3, sp, #12
 8017324:	9300      	str	r3, [sp, #0]
 8017326:	462a      	mov	r2, r5
 8017328:	4b05      	ldr	r3, [pc, #20]	@ (8017340 <_vfiprintf_r+0x228>)
 801732a:	a904      	add	r1, sp, #16
 801732c:	4630      	mov	r0, r6
 801732e:	f7fb fd89 	bl	8012e44 <_printf_i>
 8017332:	e7e4      	b.n	80172fe <_vfiprintf_r+0x1e6>
 8017334:	0805d979 	.word	0x0805d979
 8017338:	0805d983 	.word	0x0805d983
 801733c:	08012915 	.word	0x08012915
 8017340:	080170f5 	.word	0x080170f5
 8017344:	0805d97f 	.word	0x0805d97f

08017348 <__swbuf_r>:
 8017348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801734a:	460e      	mov	r6, r1
 801734c:	4614      	mov	r4, r2
 801734e:	4605      	mov	r5, r0
 8017350:	b118      	cbz	r0, 801735a <__swbuf_r+0x12>
 8017352:	6a03      	ldr	r3, [r0, #32]
 8017354:	b90b      	cbnz	r3, 801735a <__swbuf_r+0x12>
 8017356:	f7fc f935 	bl	80135c4 <__sinit>
 801735a:	69a3      	ldr	r3, [r4, #24]
 801735c:	60a3      	str	r3, [r4, #8]
 801735e:	89a3      	ldrh	r3, [r4, #12]
 8017360:	071a      	lsls	r2, r3, #28
 8017362:	d501      	bpl.n	8017368 <__swbuf_r+0x20>
 8017364:	6923      	ldr	r3, [r4, #16]
 8017366:	b943      	cbnz	r3, 801737a <__swbuf_r+0x32>
 8017368:	4621      	mov	r1, r4
 801736a:	4628      	mov	r0, r5
 801736c:	f000 f82a 	bl	80173c4 <__swsetup_r>
 8017370:	b118      	cbz	r0, 801737a <__swbuf_r+0x32>
 8017372:	f04f 37ff 	mov.w	r7, #4294967295
 8017376:	4638      	mov	r0, r7
 8017378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801737a:	6823      	ldr	r3, [r4, #0]
 801737c:	6922      	ldr	r2, [r4, #16]
 801737e:	1a98      	subs	r0, r3, r2
 8017380:	6963      	ldr	r3, [r4, #20]
 8017382:	b2f6      	uxtb	r6, r6
 8017384:	4283      	cmp	r3, r0
 8017386:	4637      	mov	r7, r6
 8017388:	dc05      	bgt.n	8017396 <__swbuf_r+0x4e>
 801738a:	4621      	mov	r1, r4
 801738c:	4628      	mov	r0, r5
 801738e:	f7ff f9d3 	bl	8016738 <_fflush_r>
 8017392:	2800      	cmp	r0, #0
 8017394:	d1ed      	bne.n	8017372 <__swbuf_r+0x2a>
 8017396:	68a3      	ldr	r3, [r4, #8]
 8017398:	3b01      	subs	r3, #1
 801739a:	60a3      	str	r3, [r4, #8]
 801739c:	6823      	ldr	r3, [r4, #0]
 801739e:	1c5a      	adds	r2, r3, #1
 80173a0:	6022      	str	r2, [r4, #0]
 80173a2:	701e      	strb	r6, [r3, #0]
 80173a4:	6962      	ldr	r2, [r4, #20]
 80173a6:	1c43      	adds	r3, r0, #1
 80173a8:	429a      	cmp	r2, r3
 80173aa:	d004      	beq.n	80173b6 <__swbuf_r+0x6e>
 80173ac:	89a3      	ldrh	r3, [r4, #12]
 80173ae:	07db      	lsls	r3, r3, #31
 80173b0:	d5e1      	bpl.n	8017376 <__swbuf_r+0x2e>
 80173b2:	2e0a      	cmp	r6, #10
 80173b4:	d1df      	bne.n	8017376 <__swbuf_r+0x2e>
 80173b6:	4621      	mov	r1, r4
 80173b8:	4628      	mov	r0, r5
 80173ba:	f7ff f9bd 	bl	8016738 <_fflush_r>
 80173be:	2800      	cmp	r0, #0
 80173c0:	d0d9      	beq.n	8017376 <__swbuf_r+0x2e>
 80173c2:	e7d6      	b.n	8017372 <__swbuf_r+0x2a>

080173c4 <__swsetup_r>:
 80173c4:	b538      	push	{r3, r4, r5, lr}
 80173c6:	4b29      	ldr	r3, [pc, #164]	@ (801746c <__swsetup_r+0xa8>)
 80173c8:	4605      	mov	r5, r0
 80173ca:	6818      	ldr	r0, [r3, #0]
 80173cc:	460c      	mov	r4, r1
 80173ce:	b118      	cbz	r0, 80173d8 <__swsetup_r+0x14>
 80173d0:	6a03      	ldr	r3, [r0, #32]
 80173d2:	b90b      	cbnz	r3, 80173d8 <__swsetup_r+0x14>
 80173d4:	f7fc f8f6 	bl	80135c4 <__sinit>
 80173d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80173dc:	0719      	lsls	r1, r3, #28
 80173de:	d422      	bmi.n	8017426 <__swsetup_r+0x62>
 80173e0:	06da      	lsls	r2, r3, #27
 80173e2:	d407      	bmi.n	80173f4 <__swsetup_r+0x30>
 80173e4:	2209      	movs	r2, #9
 80173e6:	602a      	str	r2, [r5, #0]
 80173e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80173ec:	81a3      	strh	r3, [r4, #12]
 80173ee:	f04f 30ff 	mov.w	r0, #4294967295
 80173f2:	e033      	b.n	801745c <__swsetup_r+0x98>
 80173f4:	0758      	lsls	r0, r3, #29
 80173f6:	d512      	bpl.n	801741e <__swsetup_r+0x5a>
 80173f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80173fa:	b141      	cbz	r1, 801740e <__swsetup_r+0x4a>
 80173fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017400:	4299      	cmp	r1, r3
 8017402:	d002      	beq.n	801740a <__swsetup_r+0x46>
 8017404:	4628      	mov	r0, r5
 8017406:	f7fd f917 	bl	8014638 <_free_r>
 801740a:	2300      	movs	r3, #0
 801740c:	6363      	str	r3, [r4, #52]	@ 0x34
 801740e:	89a3      	ldrh	r3, [r4, #12]
 8017410:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017414:	81a3      	strh	r3, [r4, #12]
 8017416:	2300      	movs	r3, #0
 8017418:	6063      	str	r3, [r4, #4]
 801741a:	6923      	ldr	r3, [r4, #16]
 801741c:	6023      	str	r3, [r4, #0]
 801741e:	89a3      	ldrh	r3, [r4, #12]
 8017420:	f043 0308 	orr.w	r3, r3, #8
 8017424:	81a3      	strh	r3, [r4, #12]
 8017426:	6923      	ldr	r3, [r4, #16]
 8017428:	b94b      	cbnz	r3, 801743e <__swsetup_r+0x7a>
 801742a:	89a3      	ldrh	r3, [r4, #12]
 801742c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017434:	d003      	beq.n	801743e <__swsetup_r+0x7a>
 8017436:	4621      	mov	r1, r4
 8017438:	4628      	mov	r0, r5
 801743a:	f000 f883 	bl	8017544 <__smakebuf_r>
 801743e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017442:	f013 0201 	ands.w	r2, r3, #1
 8017446:	d00a      	beq.n	801745e <__swsetup_r+0x9a>
 8017448:	2200      	movs	r2, #0
 801744a:	60a2      	str	r2, [r4, #8]
 801744c:	6962      	ldr	r2, [r4, #20]
 801744e:	4252      	negs	r2, r2
 8017450:	61a2      	str	r2, [r4, #24]
 8017452:	6922      	ldr	r2, [r4, #16]
 8017454:	b942      	cbnz	r2, 8017468 <__swsetup_r+0xa4>
 8017456:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801745a:	d1c5      	bne.n	80173e8 <__swsetup_r+0x24>
 801745c:	bd38      	pop	{r3, r4, r5, pc}
 801745e:	0799      	lsls	r1, r3, #30
 8017460:	bf58      	it	pl
 8017462:	6962      	ldrpl	r2, [r4, #20]
 8017464:	60a2      	str	r2, [r4, #8]
 8017466:	e7f4      	b.n	8017452 <__swsetup_r+0x8e>
 8017468:	2000      	movs	r0, #0
 801746a:	e7f7      	b.n	801745c <__swsetup_r+0x98>
 801746c:	20001468 	.word	0x20001468

08017470 <_raise_r>:
 8017470:	291f      	cmp	r1, #31
 8017472:	b538      	push	{r3, r4, r5, lr}
 8017474:	4605      	mov	r5, r0
 8017476:	460c      	mov	r4, r1
 8017478:	d904      	bls.n	8017484 <_raise_r+0x14>
 801747a:	2316      	movs	r3, #22
 801747c:	6003      	str	r3, [r0, #0]
 801747e:	f04f 30ff 	mov.w	r0, #4294967295
 8017482:	bd38      	pop	{r3, r4, r5, pc}
 8017484:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017486:	b112      	cbz	r2, 801748e <_raise_r+0x1e>
 8017488:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801748c:	b94b      	cbnz	r3, 80174a2 <_raise_r+0x32>
 801748e:	4628      	mov	r0, r5
 8017490:	f000 f830 	bl	80174f4 <_getpid_r>
 8017494:	4622      	mov	r2, r4
 8017496:	4601      	mov	r1, r0
 8017498:	4628      	mov	r0, r5
 801749a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801749e:	f000 b817 	b.w	80174d0 <_kill_r>
 80174a2:	2b01      	cmp	r3, #1
 80174a4:	d00a      	beq.n	80174bc <_raise_r+0x4c>
 80174a6:	1c59      	adds	r1, r3, #1
 80174a8:	d103      	bne.n	80174b2 <_raise_r+0x42>
 80174aa:	2316      	movs	r3, #22
 80174ac:	6003      	str	r3, [r0, #0]
 80174ae:	2001      	movs	r0, #1
 80174b0:	e7e7      	b.n	8017482 <_raise_r+0x12>
 80174b2:	2100      	movs	r1, #0
 80174b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80174b8:	4620      	mov	r0, r4
 80174ba:	4798      	blx	r3
 80174bc:	2000      	movs	r0, #0
 80174be:	e7e0      	b.n	8017482 <_raise_r+0x12>

080174c0 <raise>:
 80174c0:	4b02      	ldr	r3, [pc, #8]	@ (80174cc <raise+0xc>)
 80174c2:	4601      	mov	r1, r0
 80174c4:	6818      	ldr	r0, [r3, #0]
 80174c6:	f7ff bfd3 	b.w	8017470 <_raise_r>
 80174ca:	bf00      	nop
 80174cc:	20001468 	.word	0x20001468

080174d0 <_kill_r>:
 80174d0:	b538      	push	{r3, r4, r5, lr}
 80174d2:	4d07      	ldr	r5, [pc, #28]	@ (80174f0 <_kill_r+0x20>)
 80174d4:	2300      	movs	r3, #0
 80174d6:	4604      	mov	r4, r0
 80174d8:	4608      	mov	r0, r1
 80174da:	4611      	mov	r1, r2
 80174dc:	602b      	str	r3, [r5, #0]
 80174de:	f001 f839 	bl	8018554 <_kill>
 80174e2:	1c43      	adds	r3, r0, #1
 80174e4:	d102      	bne.n	80174ec <_kill_r+0x1c>
 80174e6:	682b      	ldr	r3, [r5, #0]
 80174e8:	b103      	cbz	r3, 80174ec <_kill_r+0x1c>
 80174ea:	6023      	str	r3, [r4, #0]
 80174ec:	bd38      	pop	{r3, r4, r5, pc}
 80174ee:	bf00      	nop
 80174f0:	2000c7ac 	.word	0x2000c7ac

080174f4 <_getpid_r>:
 80174f4:	f001 b81e 	b.w	8018534 <_getpid>

080174f8 <__swhatbuf_r>:
 80174f8:	b570      	push	{r4, r5, r6, lr}
 80174fa:	460c      	mov	r4, r1
 80174fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017500:	2900      	cmp	r1, #0
 8017502:	b096      	sub	sp, #88	@ 0x58
 8017504:	4615      	mov	r5, r2
 8017506:	461e      	mov	r6, r3
 8017508:	da0d      	bge.n	8017526 <__swhatbuf_r+0x2e>
 801750a:	89a3      	ldrh	r3, [r4, #12]
 801750c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017510:	f04f 0100 	mov.w	r1, #0
 8017514:	bf14      	ite	ne
 8017516:	2340      	movne	r3, #64	@ 0x40
 8017518:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801751c:	2000      	movs	r0, #0
 801751e:	6031      	str	r1, [r6, #0]
 8017520:	602b      	str	r3, [r5, #0]
 8017522:	b016      	add	sp, #88	@ 0x58
 8017524:	bd70      	pop	{r4, r5, r6, pc}
 8017526:	466a      	mov	r2, sp
 8017528:	f000 f848 	bl	80175bc <_fstat_r>
 801752c:	2800      	cmp	r0, #0
 801752e:	dbec      	blt.n	801750a <__swhatbuf_r+0x12>
 8017530:	9901      	ldr	r1, [sp, #4]
 8017532:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017536:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801753a:	4259      	negs	r1, r3
 801753c:	4159      	adcs	r1, r3
 801753e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017542:	e7eb      	b.n	801751c <__swhatbuf_r+0x24>

08017544 <__smakebuf_r>:
 8017544:	898b      	ldrh	r3, [r1, #12]
 8017546:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017548:	079d      	lsls	r5, r3, #30
 801754a:	4606      	mov	r6, r0
 801754c:	460c      	mov	r4, r1
 801754e:	d507      	bpl.n	8017560 <__smakebuf_r+0x1c>
 8017550:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017554:	6023      	str	r3, [r4, #0]
 8017556:	6123      	str	r3, [r4, #16]
 8017558:	2301      	movs	r3, #1
 801755a:	6163      	str	r3, [r4, #20]
 801755c:	b003      	add	sp, #12
 801755e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017560:	ab01      	add	r3, sp, #4
 8017562:	466a      	mov	r2, sp
 8017564:	f7ff ffc8 	bl	80174f8 <__swhatbuf_r>
 8017568:	9f00      	ldr	r7, [sp, #0]
 801756a:	4605      	mov	r5, r0
 801756c:	4639      	mov	r1, r7
 801756e:	4630      	mov	r0, r6
 8017570:	f7fb f876 	bl	8012660 <_malloc_r>
 8017574:	b948      	cbnz	r0, 801758a <__smakebuf_r+0x46>
 8017576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801757a:	059a      	lsls	r2, r3, #22
 801757c:	d4ee      	bmi.n	801755c <__smakebuf_r+0x18>
 801757e:	f023 0303 	bic.w	r3, r3, #3
 8017582:	f043 0302 	orr.w	r3, r3, #2
 8017586:	81a3      	strh	r3, [r4, #12]
 8017588:	e7e2      	b.n	8017550 <__smakebuf_r+0xc>
 801758a:	89a3      	ldrh	r3, [r4, #12]
 801758c:	6020      	str	r0, [r4, #0]
 801758e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017592:	81a3      	strh	r3, [r4, #12]
 8017594:	9b01      	ldr	r3, [sp, #4]
 8017596:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801759a:	b15b      	cbz	r3, 80175b4 <__smakebuf_r+0x70>
 801759c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80175a0:	4630      	mov	r0, r6
 80175a2:	f000 f81d 	bl	80175e0 <_isatty_r>
 80175a6:	b128      	cbz	r0, 80175b4 <__smakebuf_r+0x70>
 80175a8:	89a3      	ldrh	r3, [r4, #12]
 80175aa:	f023 0303 	bic.w	r3, r3, #3
 80175ae:	f043 0301 	orr.w	r3, r3, #1
 80175b2:	81a3      	strh	r3, [r4, #12]
 80175b4:	89a3      	ldrh	r3, [r4, #12]
 80175b6:	431d      	orrs	r5, r3
 80175b8:	81a5      	strh	r5, [r4, #12]
 80175ba:	e7cf      	b.n	801755c <__smakebuf_r+0x18>

080175bc <_fstat_r>:
 80175bc:	b538      	push	{r3, r4, r5, lr}
 80175be:	4d07      	ldr	r5, [pc, #28]	@ (80175dc <_fstat_r+0x20>)
 80175c0:	2300      	movs	r3, #0
 80175c2:	4604      	mov	r4, r0
 80175c4:	4608      	mov	r0, r1
 80175c6:	4611      	mov	r1, r2
 80175c8:	602b      	str	r3, [r5, #0]
 80175ca:	f000 ffab 	bl	8018524 <_fstat>
 80175ce:	1c43      	adds	r3, r0, #1
 80175d0:	d102      	bne.n	80175d8 <_fstat_r+0x1c>
 80175d2:	682b      	ldr	r3, [r5, #0]
 80175d4:	b103      	cbz	r3, 80175d8 <_fstat_r+0x1c>
 80175d6:	6023      	str	r3, [r4, #0]
 80175d8:	bd38      	pop	{r3, r4, r5, pc}
 80175da:	bf00      	nop
 80175dc:	2000c7ac 	.word	0x2000c7ac

080175e0 <_isatty_r>:
 80175e0:	b538      	push	{r3, r4, r5, lr}
 80175e2:	4d06      	ldr	r5, [pc, #24]	@ (80175fc <_isatty_r+0x1c>)
 80175e4:	2300      	movs	r3, #0
 80175e6:	4604      	mov	r4, r0
 80175e8:	4608      	mov	r0, r1
 80175ea:	602b      	str	r3, [r5, #0]
 80175ec:	f000 ffaa 	bl	8018544 <_isatty>
 80175f0:	1c43      	adds	r3, r0, #1
 80175f2:	d102      	bne.n	80175fa <_isatty_r+0x1a>
 80175f4:	682b      	ldr	r3, [r5, #0]
 80175f6:	b103      	cbz	r3, 80175fa <_isatty_r+0x1a>
 80175f8:	6023      	str	r3, [r4, #0]
 80175fa:	bd38      	pop	{r3, r4, r5, pc}
 80175fc:	2000c7ac 	.word	0x2000c7ac

08017600 <pow>:
 8017600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017602:	ed2d 8b02 	vpush	{d8}
 8017606:	eeb0 8a40 	vmov.f32	s16, s0
 801760a:	eef0 8a60 	vmov.f32	s17, s1
 801760e:	ec55 4b11 	vmov	r4, r5, d1
 8017612:	f000 f9b5 	bl	8017980 <__ieee754_pow>
 8017616:	4622      	mov	r2, r4
 8017618:	462b      	mov	r3, r5
 801761a:	4620      	mov	r0, r4
 801761c:	4629      	mov	r1, r5
 801761e:	ec57 6b10 	vmov	r6, r7, d0
 8017622:	f7e9 fab3 	bl	8000b8c <__aeabi_dcmpun>
 8017626:	2800      	cmp	r0, #0
 8017628:	d13b      	bne.n	80176a2 <pow+0xa2>
 801762a:	ec51 0b18 	vmov	r0, r1, d8
 801762e:	2200      	movs	r2, #0
 8017630:	2300      	movs	r3, #0
 8017632:	f7e9 fa79 	bl	8000b28 <__aeabi_dcmpeq>
 8017636:	b1b8      	cbz	r0, 8017668 <pow+0x68>
 8017638:	2200      	movs	r2, #0
 801763a:	2300      	movs	r3, #0
 801763c:	4620      	mov	r0, r4
 801763e:	4629      	mov	r1, r5
 8017640:	f7e9 fa72 	bl	8000b28 <__aeabi_dcmpeq>
 8017644:	2800      	cmp	r0, #0
 8017646:	d146      	bne.n	80176d6 <pow+0xd6>
 8017648:	ec45 4b10 	vmov	d0, r4, r5
 801764c:	f000 f874 	bl	8017738 <finite>
 8017650:	b338      	cbz	r0, 80176a2 <pow+0xa2>
 8017652:	2200      	movs	r2, #0
 8017654:	2300      	movs	r3, #0
 8017656:	4620      	mov	r0, r4
 8017658:	4629      	mov	r1, r5
 801765a:	f7e9 fa6f 	bl	8000b3c <__aeabi_dcmplt>
 801765e:	b300      	cbz	r0, 80176a2 <pow+0xa2>
 8017660:	f7fc f934 	bl	80138cc <__errno>
 8017664:	2322      	movs	r3, #34	@ 0x22
 8017666:	e01b      	b.n	80176a0 <pow+0xa0>
 8017668:	ec47 6b10 	vmov	d0, r6, r7
 801766c:	f000 f864 	bl	8017738 <finite>
 8017670:	b9e0      	cbnz	r0, 80176ac <pow+0xac>
 8017672:	eeb0 0a48 	vmov.f32	s0, s16
 8017676:	eef0 0a68 	vmov.f32	s1, s17
 801767a:	f000 f85d 	bl	8017738 <finite>
 801767e:	b1a8      	cbz	r0, 80176ac <pow+0xac>
 8017680:	ec45 4b10 	vmov	d0, r4, r5
 8017684:	f000 f858 	bl	8017738 <finite>
 8017688:	b180      	cbz	r0, 80176ac <pow+0xac>
 801768a:	4632      	mov	r2, r6
 801768c:	463b      	mov	r3, r7
 801768e:	4630      	mov	r0, r6
 8017690:	4639      	mov	r1, r7
 8017692:	f7e9 fa7b 	bl	8000b8c <__aeabi_dcmpun>
 8017696:	2800      	cmp	r0, #0
 8017698:	d0e2      	beq.n	8017660 <pow+0x60>
 801769a:	f7fc f917 	bl	80138cc <__errno>
 801769e:	2321      	movs	r3, #33	@ 0x21
 80176a0:	6003      	str	r3, [r0, #0]
 80176a2:	ecbd 8b02 	vpop	{d8}
 80176a6:	ec47 6b10 	vmov	d0, r6, r7
 80176aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80176ac:	2200      	movs	r2, #0
 80176ae:	2300      	movs	r3, #0
 80176b0:	4630      	mov	r0, r6
 80176b2:	4639      	mov	r1, r7
 80176b4:	f7e9 fa38 	bl	8000b28 <__aeabi_dcmpeq>
 80176b8:	2800      	cmp	r0, #0
 80176ba:	d0f2      	beq.n	80176a2 <pow+0xa2>
 80176bc:	eeb0 0a48 	vmov.f32	s0, s16
 80176c0:	eef0 0a68 	vmov.f32	s1, s17
 80176c4:	f000 f838 	bl	8017738 <finite>
 80176c8:	2800      	cmp	r0, #0
 80176ca:	d0ea      	beq.n	80176a2 <pow+0xa2>
 80176cc:	ec45 4b10 	vmov	d0, r4, r5
 80176d0:	f000 f832 	bl	8017738 <finite>
 80176d4:	e7c3      	b.n	801765e <pow+0x5e>
 80176d6:	4f01      	ldr	r7, [pc, #4]	@ (80176dc <pow+0xdc>)
 80176d8:	2600      	movs	r6, #0
 80176da:	e7e2      	b.n	80176a2 <pow+0xa2>
 80176dc:	3ff00000 	.word	0x3ff00000

080176e0 <sqrt>:
 80176e0:	b538      	push	{r3, r4, r5, lr}
 80176e2:	ed2d 8b02 	vpush	{d8}
 80176e6:	ec55 4b10 	vmov	r4, r5, d0
 80176ea:	f000 f86d 	bl	80177c8 <__ieee754_sqrt>
 80176ee:	4622      	mov	r2, r4
 80176f0:	462b      	mov	r3, r5
 80176f2:	4620      	mov	r0, r4
 80176f4:	4629      	mov	r1, r5
 80176f6:	eeb0 8a40 	vmov.f32	s16, s0
 80176fa:	eef0 8a60 	vmov.f32	s17, s1
 80176fe:	f7e9 fa45 	bl	8000b8c <__aeabi_dcmpun>
 8017702:	b990      	cbnz	r0, 801772a <sqrt+0x4a>
 8017704:	2200      	movs	r2, #0
 8017706:	2300      	movs	r3, #0
 8017708:	4620      	mov	r0, r4
 801770a:	4629      	mov	r1, r5
 801770c:	f7e9 fa16 	bl	8000b3c <__aeabi_dcmplt>
 8017710:	b158      	cbz	r0, 801772a <sqrt+0x4a>
 8017712:	f7fc f8db 	bl	80138cc <__errno>
 8017716:	2321      	movs	r3, #33	@ 0x21
 8017718:	6003      	str	r3, [r0, #0]
 801771a:	2200      	movs	r2, #0
 801771c:	2300      	movs	r3, #0
 801771e:	4610      	mov	r0, r2
 8017720:	4619      	mov	r1, r3
 8017722:	f7e9 f8c3 	bl	80008ac <__aeabi_ddiv>
 8017726:	ec41 0b18 	vmov	d8, r0, r1
 801772a:	eeb0 0a48 	vmov.f32	s0, s16
 801772e:	eef0 0a68 	vmov.f32	s1, s17
 8017732:	ecbd 8b02 	vpop	{d8}
 8017736:	bd38      	pop	{r3, r4, r5, pc}

08017738 <finite>:
 8017738:	b082      	sub	sp, #8
 801773a:	ed8d 0b00 	vstr	d0, [sp]
 801773e:	9801      	ldr	r0, [sp, #4]
 8017740:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8017744:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8017748:	0fc0      	lsrs	r0, r0, #31
 801774a:	b002      	add	sp, #8
 801774c:	4770      	bx	lr

0801774e <with_errno>:
 801774e:	b510      	push	{r4, lr}
 8017750:	ed2d 8b02 	vpush	{d8}
 8017754:	eeb0 8a40 	vmov.f32	s16, s0
 8017758:	eef0 8a60 	vmov.f32	s17, s1
 801775c:	4604      	mov	r4, r0
 801775e:	f7fc f8b5 	bl	80138cc <__errno>
 8017762:	eeb0 0a48 	vmov.f32	s0, s16
 8017766:	eef0 0a68 	vmov.f32	s1, s17
 801776a:	ecbd 8b02 	vpop	{d8}
 801776e:	6004      	str	r4, [r0, #0]
 8017770:	bd10      	pop	{r4, pc}

08017772 <xflow>:
 8017772:	4603      	mov	r3, r0
 8017774:	b507      	push	{r0, r1, r2, lr}
 8017776:	ec51 0b10 	vmov	r0, r1, d0
 801777a:	b183      	cbz	r3, 801779e <xflow+0x2c>
 801777c:	4602      	mov	r2, r0
 801777e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8017782:	e9cd 2300 	strd	r2, r3, [sp]
 8017786:	e9dd 2300 	ldrd	r2, r3, [sp]
 801778a:	f7e8 ff65 	bl	8000658 <__aeabi_dmul>
 801778e:	ec41 0b10 	vmov	d0, r0, r1
 8017792:	2022      	movs	r0, #34	@ 0x22
 8017794:	b003      	add	sp, #12
 8017796:	f85d eb04 	ldr.w	lr, [sp], #4
 801779a:	f7ff bfd8 	b.w	801774e <with_errno>
 801779e:	4602      	mov	r2, r0
 80177a0:	460b      	mov	r3, r1
 80177a2:	e7ee      	b.n	8017782 <xflow+0x10>
 80177a4:	0000      	movs	r0, r0
	...

080177a8 <__math_uflow>:
 80177a8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80177b0 <__math_uflow+0x8>
 80177ac:	f7ff bfe1 	b.w	8017772 <xflow>
 80177b0:	00000000 	.word	0x00000000
 80177b4:	10000000 	.word	0x10000000

080177b8 <__math_oflow>:
 80177b8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80177c0 <__math_oflow+0x8>
 80177bc:	f7ff bfd9 	b.w	8017772 <xflow>
 80177c0:	00000000 	.word	0x00000000
 80177c4:	70000000 	.word	0x70000000

080177c8 <__ieee754_sqrt>:
 80177c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177cc:	4a68      	ldr	r2, [pc, #416]	@ (8017970 <__ieee754_sqrt+0x1a8>)
 80177ce:	ec55 4b10 	vmov	r4, r5, d0
 80177d2:	43aa      	bics	r2, r5
 80177d4:	462b      	mov	r3, r5
 80177d6:	4621      	mov	r1, r4
 80177d8:	d110      	bne.n	80177fc <__ieee754_sqrt+0x34>
 80177da:	4622      	mov	r2, r4
 80177dc:	4620      	mov	r0, r4
 80177de:	4629      	mov	r1, r5
 80177e0:	f7e8 ff3a 	bl	8000658 <__aeabi_dmul>
 80177e4:	4602      	mov	r2, r0
 80177e6:	460b      	mov	r3, r1
 80177e8:	4620      	mov	r0, r4
 80177ea:	4629      	mov	r1, r5
 80177ec:	f7e8 fd7e 	bl	80002ec <__adddf3>
 80177f0:	4604      	mov	r4, r0
 80177f2:	460d      	mov	r5, r1
 80177f4:	ec45 4b10 	vmov	d0, r4, r5
 80177f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80177fc:	2d00      	cmp	r5, #0
 80177fe:	dc0e      	bgt.n	801781e <__ieee754_sqrt+0x56>
 8017800:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8017804:	4322      	orrs	r2, r4
 8017806:	d0f5      	beq.n	80177f4 <__ieee754_sqrt+0x2c>
 8017808:	b19d      	cbz	r5, 8017832 <__ieee754_sqrt+0x6a>
 801780a:	4622      	mov	r2, r4
 801780c:	4620      	mov	r0, r4
 801780e:	4629      	mov	r1, r5
 8017810:	f7e8 fd6a 	bl	80002e8 <__aeabi_dsub>
 8017814:	4602      	mov	r2, r0
 8017816:	460b      	mov	r3, r1
 8017818:	f7e9 f848 	bl	80008ac <__aeabi_ddiv>
 801781c:	e7e8      	b.n	80177f0 <__ieee754_sqrt+0x28>
 801781e:	152a      	asrs	r2, r5, #20
 8017820:	d115      	bne.n	801784e <__ieee754_sqrt+0x86>
 8017822:	2000      	movs	r0, #0
 8017824:	e009      	b.n	801783a <__ieee754_sqrt+0x72>
 8017826:	0acb      	lsrs	r3, r1, #11
 8017828:	3a15      	subs	r2, #21
 801782a:	0549      	lsls	r1, r1, #21
 801782c:	2b00      	cmp	r3, #0
 801782e:	d0fa      	beq.n	8017826 <__ieee754_sqrt+0x5e>
 8017830:	e7f7      	b.n	8017822 <__ieee754_sqrt+0x5a>
 8017832:	462a      	mov	r2, r5
 8017834:	e7fa      	b.n	801782c <__ieee754_sqrt+0x64>
 8017836:	005b      	lsls	r3, r3, #1
 8017838:	3001      	adds	r0, #1
 801783a:	02dc      	lsls	r4, r3, #11
 801783c:	d5fb      	bpl.n	8017836 <__ieee754_sqrt+0x6e>
 801783e:	1e44      	subs	r4, r0, #1
 8017840:	1b12      	subs	r2, r2, r4
 8017842:	f1c0 0420 	rsb	r4, r0, #32
 8017846:	fa21 f404 	lsr.w	r4, r1, r4
 801784a:	4323      	orrs	r3, r4
 801784c:	4081      	lsls	r1, r0
 801784e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017852:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8017856:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801785a:	07d2      	lsls	r2, r2, #31
 801785c:	bf5c      	itt	pl
 801785e:	005b      	lslpl	r3, r3, #1
 8017860:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8017864:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8017868:	bf58      	it	pl
 801786a:	0049      	lslpl	r1, r1, #1
 801786c:	2600      	movs	r6, #0
 801786e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8017872:	106d      	asrs	r5, r5, #1
 8017874:	0049      	lsls	r1, r1, #1
 8017876:	2016      	movs	r0, #22
 8017878:	4632      	mov	r2, r6
 801787a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801787e:	1917      	adds	r7, r2, r4
 8017880:	429f      	cmp	r7, r3
 8017882:	bfde      	ittt	le
 8017884:	193a      	addle	r2, r7, r4
 8017886:	1bdb      	suble	r3, r3, r7
 8017888:	1936      	addle	r6, r6, r4
 801788a:	0fcf      	lsrs	r7, r1, #31
 801788c:	3801      	subs	r0, #1
 801788e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8017892:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017896:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801789a:	d1f0      	bne.n	801787e <__ieee754_sqrt+0xb6>
 801789c:	4604      	mov	r4, r0
 801789e:	2720      	movs	r7, #32
 80178a0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80178a4:	429a      	cmp	r2, r3
 80178a6:	eb00 0e0c 	add.w	lr, r0, ip
 80178aa:	db02      	blt.n	80178b2 <__ieee754_sqrt+0xea>
 80178ac:	d113      	bne.n	80178d6 <__ieee754_sqrt+0x10e>
 80178ae:	458e      	cmp	lr, r1
 80178b0:	d811      	bhi.n	80178d6 <__ieee754_sqrt+0x10e>
 80178b2:	f1be 0f00 	cmp.w	lr, #0
 80178b6:	eb0e 000c 	add.w	r0, lr, ip
 80178ba:	da42      	bge.n	8017942 <__ieee754_sqrt+0x17a>
 80178bc:	2800      	cmp	r0, #0
 80178be:	db40      	blt.n	8017942 <__ieee754_sqrt+0x17a>
 80178c0:	f102 0801 	add.w	r8, r2, #1
 80178c4:	1a9b      	subs	r3, r3, r2
 80178c6:	458e      	cmp	lr, r1
 80178c8:	bf88      	it	hi
 80178ca:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80178ce:	eba1 010e 	sub.w	r1, r1, lr
 80178d2:	4464      	add	r4, ip
 80178d4:	4642      	mov	r2, r8
 80178d6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80178da:	3f01      	subs	r7, #1
 80178dc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80178e0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80178e4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80178e8:	d1dc      	bne.n	80178a4 <__ieee754_sqrt+0xdc>
 80178ea:	4319      	orrs	r1, r3
 80178ec:	d01b      	beq.n	8017926 <__ieee754_sqrt+0x15e>
 80178ee:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8017974 <__ieee754_sqrt+0x1ac>
 80178f2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8017978 <__ieee754_sqrt+0x1b0>
 80178f6:	e9da 0100 	ldrd	r0, r1, [sl]
 80178fa:	e9db 2300 	ldrd	r2, r3, [fp]
 80178fe:	f7e8 fcf3 	bl	80002e8 <__aeabi_dsub>
 8017902:	e9da 8900 	ldrd	r8, r9, [sl]
 8017906:	4602      	mov	r2, r0
 8017908:	460b      	mov	r3, r1
 801790a:	4640      	mov	r0, r8
 801790c:	4649      	mov	r1, r9
 801790e:	f7e9 f91f 	bl	8000b50 <__aeabi_dcmple>
 8017912:	b140      	cbz	r0, 8017926 <__ieee754_sqrt+0x15e>
 8017914:	f1b4 3fff 	cmp.w	r4, #4294967295
 8017918:	e9da 0100 	ldrd	r0, r1, [sl]
 801791c:	e9db 2300 	ldrd	r2, r3, [fp]
 8017920:	d111      	bne.n	8017946 <__ieee754_sqrt+0x17e>
 8017922:	3601      	adds	r6, #1
 8017924:	463c      	mov	r4, r7
 8017926:	1072      	asrs	r2, r6, #1
 8017928:	0863      	lsrs	r3, r4, #1
 801792a:	07f1      	lsls	r1, r6, #31
 801792c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8017930:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8017934:	bf48      	it	mi
 8017936:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801793a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 801793e:	4618      	mov	r0, r3
 8017940:	e756      	b.n	80177f0 <__ieee754_sqrt+0x28>
 8017942:	4690      	mov	r8, r2
 8017944:	e7be      	b.n	80178c4 <__ieee754_sqrt+0xfc>
 8017946:	f7e8 fcd1 	bl	80002ec <__adddf3>
 801794a:	e9da 8900 	ldrd	r8, r9, [sl]
 801794e:	4602      	mov	r2, r0
 8017950:	460b      	mov	r3, r1
 8017952:	4640      	mov	r0, r8
 8017954:	4649      	mov	r1, r9
 8017956:	f7e9 f8f1 	bl	8000b3c <__aeabi_dcmplt>
 801795a:	b120      	cbz	r0, 8017966 <__ieee754_sqrt+0x19e>
 801795c:	1ca0      	adds	r0, r4, #2
 801795e:	bf08      	it	eq
 8017960:	3601      	addeq	r6, #1
 8017962:	3402      	adds	r4, #2
 8017964:	e7df      	b.n	8017926 <__ieee754_sqrt+0x15e>
 8017966:	1c63      	adds	r3, r4, #1
 8017968:	f023 0401 	bic.w	r4, r3, #1
 801796c:	e7db      	b.n	8017926 <__ieee754_sqrt+0x15e>
 801796e:	bf00      	nop
 8017970:	7ff00000 	.word	0x7ff00000
 8017974:	20001630 	.word	0x20001630
 8017978:	20001628 	.word	0x20001628
 801797c:	00000000 	.word	0x00000000

08017980 <__ieee754_pow>:
 8017980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017984:	b091      	sub	sp, #68	@ 0x44
 8017986:	ed8d 1b00 	vstr	d1, [sp]
 801798a:	e9dd 1900 	ldrd	r1, r9, [sp]
 801798e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8017992:	ea5a 0001 	orrs.w	r0, sl, r1
 8017996:	ec57 6b10 	vmov	r6, r7, d0
 801799a:	d113      	bne.n	80179c4 <__ieee754_pow+0x44>
 801799c:	19b3      	adds	r3, r6, r6
 801799e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80179a2:	4152      	adcs	r2, r2
 80179a4:	4298      	cmp	r0, r3
 80179a6:	4b98      	ldr	r3, [pc, #608]	@ (8017c08 <__ieee754_pow+0x288>)
 80179a8:	4193      	sbcs	r3, r2
 80179aa:	f080 84ea 	bcs.w	8018382 <__ieee754_pow+0xa02>
 80179ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80179b2:	4630      	mov	r0, r6
 80179b4:	4639      	mov	r1, r7
 80179b6:	f7e8 fc99 	bl	80002ec <__adddf3>
 80179ba:	ec41 0b10 	vmov	d0, r0, r1
 80179be:	b011      	add	sp, #68	@ 0x44
 80179c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179c4:	4a91      	ldr	r2, [pc, #580]	@ (8017c0c <__ieee754_pow+0x28c>)
 80179c6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80179ca:	4590      	cmp	r8, r2
 80179cc:	463d      	mov	r5, r7
 80179ce:	4633      	mov	r3, r6
 80179d0:	d806      	bhi.n	80179e0 <__ieee754_pow+0x60>
 80179d2:	d101      	bne.n	80179d8 <__ieee754_pow+0x58>
 80179d4:	2e00      	cmp	r6, #0
 80179d6:	d1ea      	bne.n	80179ae <__ieee754_pow+0x2e>
 80179d8:	4592      	cmp	sl, r2
 80179da:	d801      	bhi.n	80179e0 <__ieee754_pow+0x60>
 80179dc:	d10e      	bne.n	80179fc <__ieee754_pow+0x7c>
 80179de:	b169      	cbz	r1, 80179fc <__ieee754_pow+0x7c>
 80179e0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80179e4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80179e8:	431d      	orrs	r5, r3
 80179ea:	d1e0      	bne.n	80179ae <__ieee754_pow+0x2e>
 80179ec:	e9dd 3200 	ldrd	r3, r2, [sp]
 80179f0:	18db      	adds	r3, r3, r3
 80179f2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80179f6:	4152      	adcs	r2, r2
 80179f8:	429d      	cmp	r5, r3
 80179fa:	e7d4      	b.n	80179a6 <__ieee754_pow+0x26>
 80179fc:	2d00      	cmp	r5, #0
 80179fe:	46c3      	mov	fp, r8
 8017a00:	da3a      	bge.n	8017a78 <__ieee754_pow+0xf8>
 8017a02:	4a83      	ldr	r2, [pc, #524]	@ (8017c10 <__ieee754_pow+0x290>)
 8017a04:	4592      	cmp	sl, r2
 8017a06:	d84d      	bhi.n	8017aa4 <__ieee754_pow+0x124>
 8017a08:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8017a0c:	4592      	cmp	sl, r2
 8017a0e:	f240 84c7 	bls.w	80183a0 <__ieee754_pow+0xa20>
 8017a12:	ea4f 522a 	mov.w	r2, sl, asr #20
 8017a16:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8017a1a:	2a14      	cmp	r2, #20
 8017a1c:	dd0f      	ble.n	8017a3e <__ieee754_pow+0xbe>
 8017a1e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8017a22:	fa21 f402 	lsr.w	r4, r1, r2
 8017a26:	fa04 f202 	lsl.w	r2, r4, r2
 8017a2a:	428a      	cmp	r2, r1
 8017a2c:	f040 84b8 	bne.w	80183a0 <__ieee754_pow+0xa20>
 8017a30:	f004 0401 	and.w	r4, r4, #1
 8017a34:	f1c4 0402 	rsb	r4, r4, #2
 8017a38:	2900      	cmp	r1, #0
 8017a3a:	d158      	bne.n	8017aee <__ieee754_pow+0x16e>
 8017a3c:	e00e      	b.n	8017a5c <__ieee754_pow+0xdc>
 8017a3e:	2900      	cmp	r1, #0
 8017a40:	d154      	bne.n	8017aec <__ieee754_pow+0x16c>
 8017a42:	f1c2 0214 	rsb	r2, r2, #20
 8017a46:	fa4a f402 	asr.w	r4, sl, r2
 8017a4a:	fa04 f202 	lsl.w	r2, r4, r2
 8017a4e:	4552      	cmp	r2, sl
 8017a50:	f040 84a3 	bne.w	801839a <__ieee754_pow+0xa1a>
 8017a54:	f004 0401 	and.w	r4, r4, #1
 8017a58:	f1c4 0402 	rsb	r4, r4, #2
 8017a5c:	4a6d      	ldr	r2, [pc, #436]	@ (8017c14 <__ieee754_pow+0x294>)
 8017a5e:	4592      	cmp	sl, r2
 8017a60:	d12e      	bne.n	8017ac0 <__ieee754_pow+0x140>
 8017a62:	f1b9 0f00 	cmp.w	r9, #0
 8017a66:	f280 8494 	bge.w	8018392 <__ieee754_pow+0xa12>
 8017a6a:	496a      	ldr	r1, [pc, #424]	@ (8017c14 <__ieee754_pow+0x294>)
 8017a6c:	4632      	mov	r2, r6
 8017a6e:	463b      	mov	r3, r7
 8017a70:	2000      	movs	r0, #0
 8017a72:	f7e8 ff1b 	bl	80008ac <__aeabi_ddiv>
 8017a76:	e7a0      	b.n	80179ba <__ieee754_pow+0x3a>
 8017a78:	2400      	movs	r4, #0
 8017a7a:	bbc1      	cbnz	r1, 8017aee <__ieee754_pow+0x16e>
 8017a7c:	4a63      	ldr	r2, [pc, #396]	@ (8017c0c <__ieee754_pow+0x28c>)
 8017a7e:	4592      	cmp	sl, r2
 8017a80:	d1ec      	bne.n	8017a5c <__ieee754_pow+0xdc>
 8017a82:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8017a86:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8017a8a:	431a      	orrs	r2, r3
 8017a8c:	f000 8479 	beq.w	8018382 <__ieee754_pow+0xa02>
 8017a90:	4b61      	ldr	r3, [pc, #388]	@ (8017c18 <__ieee754_pow+0x298>)
 8017a92:	4598      	cmp	r8, r3
 8017a94:	d908      	bls.n	8017aa8 <__ieee754_pow+0x128>
 8017a96:	f1b9 0f00 	cmp.w	r9, #0
 8017a9a:	f2c0 8476 	blt.w	801838a <__ieee754_pow+0xa0a>
 8017a9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017aa2:	e78a      	b.n	80179ba <__ieee754_pow+0x3a>
 8017aa4:	2402      	movs	r4, #2
 8017aa6:	e7e8      	b.n	8017a7a <__ieee754_pow+0xfa>
 8017aa8:	f1b9 0f00 	cmp.w	r9, #0
 8017aac:	f04f 0000 	mov.w	r0, #0
 8017ab0:	f04f 0100 	mov.w	r1, #0
 8017ab4:	da81      	bge.n	80179ba <__ieee754_pow+0x3a>
 8017ab6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8017aba:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8017abe:	e77c      	b.n	80179ba <__ieee754_pow+0x3a>
 8017ac0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8017ac4:	d106      	bne.n	8017ad4 <__ieee754_pow+0x154>
 8017ac6:	4632      	mov	r2, r6
 8017ac8:	463b      	mov	r3, r7
 8017aca:	4630      	mov	r0, r6
 8017acc:	4639      	mov	r1, r7
 8017ace:	f7e8 fdc3 	bl	8000658 <__aeabi_dmul>
 8017ad2:	e772      	b.n	80179ba <__ieee754_pow+0x3a>
 8017ad4:	4a51      	ldr	r2, [pc, #324]	@ (8017c1c <__ieee754_pow+0x29c>)
 8017ad6:	4591      	cmp	r9, r2
 8017ad8:	d109      	bne.n	8017aee <__ieee754_pow+0x16e>
 8017ada:	2d00      	cmp	r5, #0
 8017adc:	db07      	blt.n	8017aee <__ieee754_pow+0x16e>
 8017ade:	ec47 6b10 	vmov	d0, r6, r7
 8017ae2:	b011      	add	sp, #68	@ 0x44
 8017ae4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ae8:	f7ff be6e 	b.w	80177c8 <__ieee754_sqrt>
 8017aec:	2400      	movs	r4, #0
 8017aee:	ec47 6b10 	vmov	d0, r6, r7
 8017af2:	9302      	str	r3, [sp, #8]
 8017af4:	f000 fc88 	bl	8018408 <fabs>
 8017af8:	9b02      	ldr	r3, [sp, #8]
 8017afa:	ec51 0b10 	vmov	r0, r1, d0
 8017afe:	bb53      	cbnz	r3, 8017b56 <__ieee754_pow+0x1d6>
 8017b00:	4b44      	ldr	r3, [pc, #272]	@ (8017c14 <__ieee754_pow+0x294>)
 8017b02:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8017b06:	429a      	cmp	r2, r3
 8017b08:	d002      	beq.n	8017b10 <__ieee754_pow+0x190>
 8017b0a:	f1b8 0f00 	cmp.w	r8, #0
 8017b0e:	d122      	bne.n	8017b56 <__ieee754_pow+0x1d6>
 8017b10:	f1b9 0f00 	cmp.w	r9, #0
 8017b14:	da05      	bge.n	8017b22 <__ieee754_pow+0x1a2>
 8017b16:	4602      	mov	r2, r0
 8017b18:	460b      	mov	r3, r1
 8017b1a:	2000      	movs	r0, #0
 8017b1c:	493d      	ldr	r1, [pc, #244]	@ (8017c14 <__ieee754_pow+0x294>)
 8017b1e:	f7e8 fec5 	bl	80008ac <__aeabi_ddiv>
 8017b22:	2d00      	cmp	r5, #0
 8017b24:	f6bf af49 	bge.w	80179ba <__ieee754_pow+0x3a>
 8017b28:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8017b2c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8017b30:	ea58 0804 	orrs.w	r8, r8, r4
 8017b34:	d108      	bne.n	8017b48 <__ieee754_pow+0x1c8>
 8017b36:	4602      	mov	r2, r0
 8017b38:	460b      	mov	r3, r1
 8017b3a:	4610      	mov	r0, r2
 8017b3c:	4619      	mov	r1, r3
 8017b3e:	f7e8 fbd3 	bl	80002e8 <__aeabi_dsub>
 8017b42:	4602      	mov	r2, r0
 8017b44:	460b      	mov	r3, r1
 8017b46:	e794      	b.n	8017a72 <__ieee754_pow+0xf2>
 8017b48:	2c01      	cmp	r4, #1
 8017b4a:	f47f af36 	bne.w	80179ba <__ieee754_pow+0x3a>
 8017b4e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8017b52:	4619      	mov	r1, r3
 8017b54:	e731      	b.n	80179ba <__ieee754_pow+0x3a>
 8017b56:	0feb      	lsrs	r3, r5, #31
 8017b58:	3b01      	subs	r3, #1
 8017b5a:	ea53 0204 	orrs.w	r2, r3, r4
 8017b5e:	d102      	bne.n	8017b66 <__ieee754_pow+0x1e6>
 8017b60:	4632      	mov	r2, r6
 8017b62:	463b      	mov	r3, r7
 8017b64:	e7e9      	b.n	8017b3a <__ieee754_pow+0x1ba>
 8017b66:	3c01      	subs	r4, #1
 8017b68:	431c      	orrs	r4, r3
 8017b6a:	d016      	beq.n	8017b9a <__ieee754_pow+0x21a>
 8017b6c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8017bf8 <__ieee754_pow+0x278>
 8017b70:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8017b74:	ed8d 7b02 	vstr	d7, [sp, #8]
 8017b78:	f240 8112 	bls.w	8017da0 <__ieee754_pow+0x420>
 8017b7c:	4b28      	ldr	r3, [pc, #160]	@ (8017c20 <__ieee754_pow+0x2a0>)
 8017b7e:	459a      	cmp	sl, r3
 8017b80:	4b25      	ldr	r3, [pc, #148]	@ (8017c18 <__ieee754_pow+0x298>)
 8017b82:	d916      	bls.n	8017bb2 <__ieee754_pow+0x232>
 8017b84:	4598      	cmp	r8, r3
 8017b86:	d80b      	bhi.n	8017ba0 <__ieee754_pow+0x220>
 8017b88:	f1b9 0f00 	cmp.w	r9, #0
 8017b8c:	da0b      	bge.n	8017ba6 <__ieee754_pow+0x226>
 8017b8e:	2000      	movs	r0, #0
 8017b90:	b011      	add	sp, #68	@ 0x44
 8017b92:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b96:	f7ff be0f 	b.w	80177b8 <__math_oflow>
 8017b9a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8017c00 <__ieee754_pow+0x280>
 8017b9e:	e7e7      	b.n	8017b70 <__ieee754_pow+0x1f0>
 8017ba0:	f1b9 0f00 	cmp.w	r9, #0
 8017ba4:	dcf3      	bgt.n	8017b8e <__ieee754_pow+0x20e>
 8017ba6:	2000      	movs	r0, #0
 8017ba8:	b011      	add	sp, #68	@ 0x44
 8017baa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017bae:	f7ff bdfb 	b.w	80177a8 <__math_uflow>
 8017bb2:	4598      	cmp	r8, r3
 8017bb4:	d20c      	bcs.n	8017bd0 <__ieee754_pow+0x250>
 8017bb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017bba:	2200      	movs	r2, #0
 8017bbc:	2300      	movs	r3, #0
 8017bbe:	f7e8 ffbd 	bl	8000b3c <__aeabi_dcmplt>
 8017bc2:	3800      	subs	r0, #0
 8017bc4:	bf18      	it	ne
 8017bc6:	2001      	movne	r0, #1
 8017bc8:	f1b9 0f00 	cmp.w	r9, #0
 8017bcc:	daec      	bge.n	8017ba8 <__ieee754_pow+0x228>
 8017bce:	e7df      	b.n	8017b90 <__ieee754_pow+0x210>
 8017bd0:	4b10      	ldr	r3, [pc, #64]	@ (8017c14 <__ieee754_pow+0x294>)
 8017bd2:	4598      	cmp	r8, r3
 8017bd4:	f04f 0200 	mov.w	r2, #0
 8017bd8:	d924      	bls.n	8017c24 <__ieee754_pow+0x2a4>
 8017bda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017bde:	2300      	movs	r3, #0
 8017be0:	f7e8 ffac 	bl	8000b3c <__aeabi_dcmplt>
 8017be4:	3800      	subs	r0, #0
 8017be6:	bf18      	it	ne
 8017be8:	2001      	movne	r0, #1
 8017bea:	f1b9 0f00 	cmp.w	r9, #0
 8017bee:	dccf      	bgt.n	8017b90 <__ieee754_pow+0x210>
 8017bf0:	e7da      	b.n	8017ba8 <__ieee754_pow+0x228>
 8017bf2:	bf00      	nop
 8017bf4:	f3af 8000 	nop.w
 8017bf8:	00000000 	.word	0x00000000
 8017bfc:	3ff00000 	.word	0x3ff00000
 8017c00:	00000000 	.word	0x00000000
 8017c04:	bff00000 	.word	0xbff00000
 8017c08:	fff00000 	.word	0xfff00000
 8017c0c:	7ff00000 	.word	0x7ff00000
 8017c10:	433fffff 	.word	0x433fffff
 8017c14:	3ff00000 	.word	0x3ff00000
 8017c18:	3fefffff 	.word	0x3fefffff
 8017c1c:	3fe00000 	.word	0x3fe00000
 8017c20:	43f00000 	.word	0x43f00000
 8017c24:	4b5a      	ldr	r3, [pc, #360]	@ (8017d90 <__ieee754_pow+0x410>)
 8017c26:	f7e8 fb5f 	bl	80002e8 <__aeabi_dsub>
 8017c2a:	a351      	add	r3, pc, #324	@ (adr r3, 8017d70 <__ieee754_pow+0x3f0>)
 8017c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c30:	4604      	mov	r4, r0
 8017c32:	460d      	mov	r5, r1
 8017c34:	f7e8 fd10 	bl	8000658 <__aeabi_dmul>
 8017c38:	a34f      	add	r3, pc, #316	@ (adr r3, 8017d78 <__ieee754_pow+0x3f8>)
 8017c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c3e:	4606      	mov	r6, r0
 8017c40:	460f      	mov	r7, r1
 8017c42:	4620      	mov	r0, r4
 8017c44:	4629      	mov	r1, r5
 8017c46:	f7e8 fd07 	bl	8000658 <__aeabi_dmul>
 8017c4a:	4b52      	ldr	r3, [pc, #328]	@ (8017d94 <__ieee754_pow+0x414>)
 8017c4c:	4682      	mov	sl, r0
 8017c4e:	468b      	mov	fp, r1
 8017c50:	2200      	movs	r2, #0
 8017c52:	4620      	mov	r0, r4
 8017c54:	4629      	mov	r1, r5
 8017c56:	f7e8 fcff 	bl	8000658 <__aeabi_dmul>
 8017c5a:	4602      	mov	r2, r0
 8017c5c:	460b      	mov	r3, r1
 8017c5e:	a148      	add	r1, pc, #288	@ (adr r1, 8017d80 <__ieee754_pow+0x400>)
 8017c60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017c64:	f7e8 fb40 	bl	80002e8 <__aeabi_dsub>
 8017c68:	4622      	mov	r2, r4
 8017c6a:	462b      	mov	r3, r5
 8017c6c:	f7e8 fcf4 	bl	8000658 <__aeabi_dmul>
 8017c70:	4602      	mov	r2, r0
 8017c72:	460b      	mov	r3, r1
 8017c74:	2000      	movs	r0, #0
 8017c76:	4948      	ldr	r1, [pc, #288]	@ (8017d98 <__ieee754_pow+0x418>)
 8017c78:	f7e8 fb36 	bl	80002e8 <__aeabi_dsub>
 8017c7c:	4622      	mov	r2, r4
 8017c7e:	4680      	mov	r8, r0
 8017c80:	4689      	mov	r9, r1
 8017c82:	462b      	mov	r3, r5
 8017c84:	4620      	mov	r0, r4
 8017c86:	4629      	mov	r1, r5
 8017c88:	f7e8 fce6 	bl	8000658 <__aeabi_dmul>
 8017c8c:	4602      	mov	r2, r0
 8017c8e:	460b      	mov	r3, r1
 8017c90:	4640      	mov	r0, r8
 8017c92:	4649      	mov	r1, r9
 8017c94:	f7e8 fce0 	bl	8000658 <__aeabi_dmul>
 8017c98:	a33b      	add	r3, pc, #236	@ (adr r3, 8017d88 <__ieee754_pow+0x408>)
 8017c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c9e:	f7e8 fcdb 	bl	8000658 <__aeabi_dmul>
 8017ca2:	4602      	mov	r2, r0
 8017ca4:	460b      	mov	r3, r1
 8017ca6:	4650      	mov	r0, sl
 8017ca8:	4659      	mov	r1, fp
 8017caa:	f7e8 fb1d 	bl	80002e8 <__aeabi_dsub>
 8017cae:	4602      	mov	r2, r0
 8017cb0:	460b      	mov	r3, r1
 8017cb2:	4680      	mov	r8, r0
 8017cb4:	4689      	mov	r9, r1
 8017cb6:	4630      	mov	r0, r6
 8017cb8:	4639      	mov	r1, r7
 8017cba:	f7e8 fb17 	bl	80002ec <__adddf3>
 8017cbe:	2400      	movs	r4, #0
 8017cc0:	4632      	mov	r2, r6
 8017cc2:	463b      	mov	r3, r7
 8017cc4:	4620      	mov	r0, r4
 8017cc6:	460d      	mov	r5, r1
 8017cc8:	f7e8 fb0e 	bl	80002e8 <__aeabi_dsub>
 8017ccc:	4602      	mov	r2, r0
 8017cce:	460b      	mov	r3, r1
 8017cd0:	4640      	mov	r0, r8
 8017cd2:	4649      	mov	r1, r9
 8017cd4:	f7e8 fb08 	bl	80002e8 <__aeabi_dsub>
 8017cd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017cdc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017ce0:	2300      	movs	r3, #0
 8017ce2:	9304      	str	r3, [sp, #16]
 8017ce4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8017ce8:	4606      	mov	r6, r0
 8017cea:	460f      	mov	r7, r1
 8017cec:	4652      	mov	r2, sl
 8017cee:	465b      	mov	r3, fp
 8017cf0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017cf4:	f7e8 faf8 	bl	80002e8 <__aeabi_dsub>
 8017cf8:	4622      	mov	r2, r4
 8017cfa:	462b      	mov	r3, r5
 8017cfc:	f7e8 fcac 	bl	8000658 <__aeabi_dmul>
 8017d00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017d04:	4680      	mov	r8, r0
 8017d06:	4689      	mov	r9, r1
 8017d08:	4630      	mov	r0, r6
 8017d0a:	4639      	mov	r1, r7
 8017d0c:	f7e8 fca4 	bl	8000658 <__aeabi_dmul>
 8017d10:	4602      	mov	r2, r0
 8017d12:	460b      	mov	r3, r1
 8017d14:	4640      	mov	r0, r8
 8017d16:	4649      	mov	r1, r9
 8017d18:	f7e8 fae8 	bl	80002ec <__adddf3>
 8017d1c:	4652      	mov	r2, sl
 8017d1e:	465b      	mov	r3, fp
 8017d20:	4606      	mov	r6, r0
 8017d22:	460f      	mov	r7, r1
 8017d24:	4620      	mov	r0, r4
 8017d26:	4629      	mov	r1, r5
 8017d28:	f7e8 fc96 	bl	8000658 <__aeabi_dmul>
 8017d2c:	460b      	mov	r3, r1
 8017d2e:	4602      	mov	r2, r0
 8017d30:	4680      	mov	r8, r0
 8017d32:	4689      	mov	r9, r1
 8017d34:	4630      	mov	r0, r6
 8017d36:	4639      	mov	r1, r7
 8017d38:	f7e8 fad8 	bl	80002ec <__adddf3>
 8017d3c:	4b17      	ldr	r3, [pc, #92]	@ (8017d9c <__ieee754_pow+0x41c>)
 8017d3e:	4299      	cmp	r1, r3
 8017d40:	4604      	mov	r4, r0
 8017d42:	460d      	mov	r5, r1
 8017d44:	468a      	mov	sl, r1
 8017d46:	468b      	mov	fp, r1
 8017d48:	f340 82ef 	ble.w	801832a <__ieee754_pow+0x9aa>
 8017d4c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8017d50:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8017d54:	4303      	orrs	r3, r0
 8017d56:	f000 81e8 	beq.w	801812a <__ieee754_pow+0x7aa>
 8017d5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017d5e:	2200      	movs	r2, #0
 8017d60:	2300      	movs	r3, #0
 8017d62:	f7e8 feeb 	bl	8000b3c <__aeabi_dcmplt>
 8017d66:	3800      	subs	r0, #0
 8017d68:	bf18      	it	ne
 8017d6a:	2001      	movne	r0, #1
 8017d6c:	e710      	b.n	8017b90 <__ieee754_pow+0x210>
 8017d6e:	bf00      	nop
 8017d70:	60000000 	.word	0x60000000
 8017d74:	3ff71547 	.word	0x3ff71547
 8017d78:	f85ddf44 	.word	0xf85ddf44
 8017d7c:	3e54ae0b 	.word	0x3e54ae0b
 8017d80:	55555555 	.word	0x55555555
 8017d84:	3fd55555 	.word	0x3fd55555
 8017d88:	652b82fe 	.word	0x652b82fe
 8017d8c:	3ff71547 	.word	0x3ff71547
 8017d90:	3ff00000 	.word	0x3ff00000
 8017d94:	3fd00000 	.word	0x3fd00000
 8017d98:	3fe00000 	.word	0x3fe00000
 8017d9c:	408fffff 	.word	0x408fffff
 8017da0:	4bd5      	ldr	r3, [pc, #852]	@ (80180f8 <__ieee754_pow+0x778>)
 8017da2:	402b      	ands	r3, r5
 8017da4:	2200      	movs	r2, #0
 8017da6:	b92b      	cbnz	r3, 8017db4 <__ieee754_pow+0x434>
 8017da8:	4bd4      	ldr	r3, [pc, #848]	@ (80180fc <__ieee754_pow+0x77c>)
 8017daa:	f7e8 fc55 	bl	8000658 <__aeabi_dmul>
 8017dae:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8017db2:	468b      	mov	fp, r1
 8017db4:	ea4f 532b 	mov.w	r3, fp, asr #20
 8017db8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8017dbc:	4413      	add	r3, r2
 8017dbe:	930a      	str	r3, [sp, #40]	@ 0x28
 8017dc0:	4bcf      	ldr	r3, [pc, #828]	@ (8018100 <__ieee754_pow+0x780>)
 8017dc2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8017dc6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8017dca:	459b      	cmp	fp, r3
 8017dcc:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8017dd0:	dd08      	ble.n	8017de4 <__ieee754_pow+0x464>
 8017dd2:	4bcc      	ldr	r3, [pc, #816]	@ (8018104 <__ieee754_pow+0x784>)
 8017dd4:	459b      	cmp	fp, r3
 8017dd6:	f340 81a5 	ble.w	8018124 <__ieee754_pow+0x7a4>
 8017dda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017ddc:	3301      	adds	r3, #1
 8017dde:	930a      	str	r3, [sp, #40]	@ 0x28
 8017de0:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8017de4:	f04f 0a00 	mov.w	sl, #0
 8017de8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8017dec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017dee:	4bc6      	ldr	r3, [pc, #792]	@ (8018108 <__ieee754_pow+0x788>)
 8017df0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017df4:	ed93 7b00 	vldr	d7, [r3]
 8017df8:	4629      	mov	r1, r5
 8017dfa:	ec53 2b17 	vmov	r2, r3, d7
 8017dfe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8017e02:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017e06:	f7e8 fa6f 	bl	80002e8 <__aeabi_dsub>
 8017e0a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017e0e:	4606      	mov	r6, r0
 8017e10:	460f      	mov	r7, r1
 8017e12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017e16:	f7e8 fa69 	bl	80002ec <__adddf3>
 8017e1a:	4602      	mov	r2, r0
 8017e1c:	460b      	mov	r3, r1
 8017e1e:	2000      	movs	r0, #0
 8017e20:	49ba      	ldr	r1, [pc, #744]	@ (801810c <__ieee754_pow+0x78c>)
 8017e22:	f7e8 fd43 	bl	80008ac <__aeabi_ddiv>
 8017e26:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8017e2a:	4602      	mov	r2, r0
 8017e2c:	460b      	mov	r3, r1
 8017e2e:	4630      	mov	r0, r6
 8017e30:	4639      	mov	r1, r7
 8017e32:	f7e8 fc11 	bl	8000658 <__aeabi_dmul>
 8017e36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017e3a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8017e3e:	106d      	asrs	r5, r5, #1
 8017e40:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8017e44:	f04f 0b00 	mov.w	fp, #0
 8017e48:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8017e4c:	4661      	mov	r1, ip
 8017e4e:	2200      	movs	r2, #0
 8017e50:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8017e54:	4658      	mov	r0, fp
 8017e56:	46e1      	mov	r9, ip
 8017e58:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8017e5c:	4614      	mov	r4, r2
 8017e5e:	461d      	mov	r5, r3
 8017e60:	f7e8 fbfa 	bl	8000658 <__aeabi_dmul>
 8017e64:	4602      	mov	r2, r0
 8017e66:	460b      	mov	r3, r1
 8017e68:	4630      	mov	r0, r6
 8017e6a:	4639      	mov	r1, r7
 8017e6c:	f7e8 fa3c 	bl	80002e8 <__aeabi_dsub>
 8017e70:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017e74:	4606      	mov	r6, r0
 8017e76:	460f      	mov	r7, r1
 8017e78:	4620      	mov	r0, r4
 8017e7a:	4629      	mov	r1, r5
 8017e7c:	f7e8 fa34 	bl	80002e8 <__aeabi_dsub>
 8017e80:	4602      	mov	r2, r0
 8017e82:	460b      	mov	r3, r1
 8017e84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017e88:	f7e8 fa2e 	bl	80002e8 <__aeabi_dsub>
 8017e8c:	465a      	mov	r2, fp
 8017e8e:	464b      	mov	r3, r9
 8017e90:	f7e8 fbe2 	bl	8000658 <__aeabi_dmul>
 8017e94:	4602      	mov	r2, r0
 8017e96:	460b      	mov	r3, r1
 8017e98:	4630      	mov	r0, r6
 8017e9a:	4639      	mov	r1, r7
 8017e9c:	f7e8 fa24 	bl	80002e8 <__aeabi_dsub>
 8017ea0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8017ea4:	f7e8 fbd8 	bl	8000658 <__aeabi_dmul>
 8017ea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017eac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8017eb0:	4610      	mov	r0, r2
 8017eb2:	4619      	mov	r1, r3
 8017eb4:	f7e8 fbd0 	bl	8000658 <__aeabi_dmul>
 8017eb8:	a37d      	add	r3, pc, #500	@ (adr r3, 80180b0 <__ieee754_pow+0x730>)
 8017eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ebe:	4604      	mov	r4, r0
 8017ec0:	460d      	mov	r5, r1
 8017ec2:	f7e8 fbc9 	bl	8000658 <__aeabi_dmul>
 8017ec6:	a37c      	add	r3, pc, #496	@ (adr r3, 80180b8 <__ieee754_pow+0x738>)
 8017ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ecc:	f7e8 fa0e 	bl	80002ec <__adddf3>
 8017ed0:	4622      	mov	r2, r4
 8017ed2:	462b      	mov	r3, r5
 8017ed4:	f7e8 fbc0 	bl	8000658 <__aeabi_dmul>
 8017ed8:	a379      	add	r3, pc, #484	@ (adr r3, 80180c0 <__ieee754_pow+0x740>)
 8017eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ede:	f7e8 fa05 	bl	80002ec <__adddf3>
 8017ee2:	4622      	mov	r2, r4
 8017ee4:	462b      	mov	r3, r5
 8017ee6:	f7e8 fbb7 	bl	8000658 <__aeabi_dmul>
 8017eea:	a377      	add	r3, pc, #476	@ (adr r3, 80180c8 <__ieee754_pow+0x748>)
 8017eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ef0:	f7e8 f9fc 	bl	80002ec <__adddf3>
 8017ef4:	4622      	mov	r2, r4
 8017ef6:	462b      	mov	r3, r5
 8017ef8:	f7e8 fbae 	bl	8000658 <__aeabi_dmul>
 8017efc:	a374      	add	r3, pc, #464	@ (adr r3, 80180d0 <__ieee754_pow+0x750>)
 8017efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f02:	f7e8 f9f3 	bl	80002ec <__adddf3>
 8017f06:	4622      	mov	r2, r4
 8017f08:	462b      	mov	r3, r5
 8017f0a:	f7e8 fba5 	bl	8000658 <__aeabi_dmul>
 8017f0e:	a372      	add	r3, pc, #456	@ (adr r3, 80180d8 <__ieee754_pow+0x758>)
 8017f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f14:	f7e8 f9ea 	bl	80002ec <__adddf3>
 8017f18:	4622      	mov	r2, r4
 8017f1a:	4606      	mov	r6, r0
 8017f1c:	460f      	mov	r7, r1
 8017f1e:	462b      	mov	r3, r5
 8017f20:	4620      	mov	r0, r4
 8017f22:	4629      	mov	r1, r5
 8017f24:	f7e8 fb98 	bl	8000658 <__aeabi_dmul>
 8017f28:	4602      	mov	r2, r0
 8017f2a:	460b      	mov	r3, r1
 8017f2c:	4630      	mov	r0, r6
 8017f2e:	4639      	mov	r1, r7
 8017f30:	f7e8 fb92 	bl	8000658 <__aeabi_dmul>
 8017f34:	465a      	mov	r2, fp
 8017f36:	4604      	mov	r4, r0
 8017f38:	460d      	mov	r5, r1
 8017f3a:	464b      	mov	r3, r9
 8017f3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017f40:	f7e8 f9d4 	bl	80002ec <__adddf3>
 8017f44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017f48:	f7e8 fb86 	bl	8000658 <__aeabi_dmul>
 8017f4c:	4622      	mov	r2, r4
 8017f4e:	462b      	mov	r3, r5
 8017f50:	f7e8 f9cc 	bl	80002ec <__adddf3>
 8017f54:	465a      	mov	r2, fp
 8017f56:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017f5a:	464b      	mov	r3, r9
 8017f5c:	4658      	mov	r0, fp
 8017f5e:	4649      	mov	r1, r9
 8017f60:	f7e8 fb7a 	bl	8000658 <__aeabi_dmul>
 8017f64:	4b6a      	ldr	r3, [pc, #424]	@ (8018110 <__ieee754_pow+0x790>)
 8017f66:	2200      	movs	r2, #0
 8017f68:	4606      	mov	r6, r0
 8017f6a:	460f      	mov	r7, r1
 8017f6c:	f7e8 f9be 	bl	80002ec <__adddf3>
 8017f70:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017f74:	f7e8 f9ba 	bl	80002ec <__adddf3>
 8017f78:	46d8      	mov	r8, fp
 8017f7a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8017f7e:	460d      	mov	r5, r1
 8017f80:	465a      	mov	r2, fp
 8017f82:	460b      	mov	r3, r1
 8017f84:	4640      	mov	r0, r8
 8017f86:	4649      	mov	r1, r9
 8017f88:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8017f8c:	f7e8 fb64 	bl	8000658 <__aeabi_dmul>
 8017f90:	465c      	mov	r4, fp
 8017f92:	4680      	mov	r8, r0
 8017f94:	4689      	mov	r9, r1
 8017f96:	4b5e      	ldr	r3, [pc, #376]	@ (8018110 <__ieee754_pow+0x790>)
 8017f98:	2200      	movs	r2, #0
 8017f9a:	4620      	mov	r0, r4
 8017f9c:	4629      	mov	r1, r5
 8017f9e:	f7e8 f9a3 	bl	80002e8 <__aeabi_dsub>
 8017fa2:	4632      	mov	r2, r6
 8017fa4:	463b      	mov	r3, r7
 8017fa6:	f7e8 f99f 	bl	80002e8 <__aeabi_dsub>
 8017faa:	4602      	mov	r2, r0
 8017fac:	460b      	mov	r3, r1
 8017fae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017fb2:	f7e8 f999 	bl	80002e8 <__aeabi_dsub>
 8017fb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017fba:	f7e8 fb4d 	bl	8000658 <__aeabi_dmul>
 8017fbe:	4622      	mov	r2, r4
 8017fc0:	4606      	mov	r6, r0
 8017fc2:	460f      	mov	r7, r1
 8017fc4:	462b      	mov	r3, r5
 8017fc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017fca:	f7e8 fb45 	bl	8000658 <__aeabi_dmul>
 8017fce:	4602      	mov	r2, r0
 8017fd0:	460b      	mov	r3, r1
 8017fd2:	4630      	mov	r0, r6
 8017fd4:	4639      	mov	r1, r7
 8017fd6:	f7e8 f989 	bl	80002ec <__adddf3>
 8017fda:	4606      	mov	r6, r0
 8017fdc:	460f      	mov	r7, r1
 8017fde:	4602      	mov	r2, r0
 8017fe0:	460b      	mov	r3, r1
 8017fe2:	4640      	mov	r0, r8
 8017fe4:	4649      	mov	r1, r9
 8017fe6:	f7e8 f981 	bl	80002ec <__adddf3>
 8017fea:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8017fee:	a33c      	add	r3, pc, #240	@ (adr r3, 80180e0 <__ieee754_pow+0x760>)
 8017ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ff4:	4658      	mov	r0, fp
 8017ff6:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8017ffa:	460d      	mov	r5, r1
 8017ffc:	f7e8 fb2c 	bl	8000658 <__aeabi_dmul>
 8018000:	465c      	mov	r4, fp
 8018002:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018006:	4642      	mov	r2, r8
 8018008:	464b      	mov	r3, r9
 801800a:	4620      	mov	r0, r4
 801800c:	4629      	mov	r1, r5
 801800e:	f7e8 f96b 	bl	80002e8 <__aeabi_dsub>
 8018012:	4602      	mov	r2, r0
 8018014:	460b      	mov	r3, r1
 8018016:	4630      	mov	r0, r6
 8018018:	4639      	mov	r1, r7
 801801a:	f7e8 f965 	bl	80002e8 <__aeabi_dsub>
 801801e:	a332      	add	r3, pc, #200	@ (adr r3, 80180e8 <__ieee754_pow+0x768>)
 8018020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018024:	f7e8 fb18 	bl	8000658 <__aeabi_dmul>
 8018028:	a331      	add	r3, pc, #196	@ (adr r3, 80180f0 <__ieee754_pow+0x770>)
 801802a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801802e:	4606      	mov	r6, r0
 8018030:	460f      	mov	r7, r1
 8018032:	4620      	mov	r0, r4
 8018034:	4629      	mov	r1, r5
 8018036:	f7e8 fb0f 	bl	8000658 <__aeabi_dmul>
 801803a:	4602      	mov	r2, r0
 801803c:	460b      	mov	r3, r1
 801803e:	4630      	mov	r0, r6
 8018040:	4639      	mov	r1, r7
 8018042:	f7e8 f953 	bl	80002ec <__adddf3>
 8018046:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018048:	4b32      	ldr	r3, [pc, #200]	@ (8018114 <__ieee754_pow+0x794>)
 801804a:	4413      	add	r3, r2
 801804c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018050:	f7e8 f94c 	bl	80002ec <__adddf3>
 8018054:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8018058:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801805a:	f7e8 fa93 	bl	8000584 <__aeabi_i2d>
 801805e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8018060:	4b2d      	ldr	r3, [pc, #180]	@ (8018118 <__ieee754_pow+0x798>)
 8018062:	4413      	add	r3, r2
 8018064:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018068:	4606      	mov	r6, r0
 801806a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801806e:	460f      	mov	r7, r1
 8018070:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018074:	f7e8 f93a 	bl	80002ec <__adddf3>
 8018078:	4642      	mov	r2, r8
 801807a:	464b      	mov	r3, r9
 801807c:	f7e8 f936 	bl	80002ec <__adddf3>
 8018080:	4632      	mov	r2, r6
 8018082:	463b      	mov	r3, r7
 8018084:	f7e8 f932 	bl	80002ec <__adddf3>
 8018088:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 801808c:	4632      	mov	r2, r6
 801808e:	463b      	mov	r3, r7
 8018090:	4658      	mov	r0, fp
 8018092:	460d      	mov	r5, r1
 8018094:	f7e8 f928 	bl	80002e8 <__aeabi_dsub>
 8018098:	4642      	mov	r2, r8
 801809a:	464b      	mov	r3, r9
 801809c:	f7e8 f924 	bl	80002e8 <__aeabi_dsub>
 80180a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80180a4:	f7e8 f920 	bl	80002e8 <__aeabi_dsub>
 80180a8:	465c      	mov	r4, fp
 80180aa:	4602      	mov	r2, r0
 80180ac:	e036      	b.n	801811c <__ieee754_pow+0x79c>
 80180ae:	bf00      	nop
 80180b0:	4a454eef 	.word	0x4a454eef
 80180b4:	3fca7e28 	.word	0x3fca7e28
 80180b8:	93c9db65 	.word	0x93c9db65
 80180bc:	3fcd864a 	.word	0x3fcd864a
 80180c0:	a91d4101 	.word	0xa91d4101
 80180c4:	3fd17460 	.word	0x3fd17460
 80180c8:	518f264d 	.word	0x518f264d
 80180cc:	3fd55555 	.word	0x3fd55555
 80180d0:	db6fabff 	.word	0xdb6fabff
 80180d4:	3fdb6db6 	.word	0x3fdb6db6
 80180d8:	33333303 	.word	0x33333303
 80180dc:	3fe33333 	.word	0x3fe33333
 80180e0:	e0000000 	.word	0xe0000000
 80180e4:	3feec709 	.word	0x3feec709
 80180e8:	dc3a03fd 	.word	0xdc3a03fd
 80180ec:	3feec709 	.word	0x3feec709
 80180f0:	145b01f5 	.word	0x145b01f5
 80180f4:	be3e2fe0 	.word	0xbe3e2fe0
 80180f8:	7ff00000 	.word	0x7ff00000
 80180fc:	43400000 	.word	0x43400000
 8018100:	0003988e 	.word	0x0003988e
 8018104:	000bb679 	.word	0x000bb679
 8018108:	0805da30 	.word	0x0805da30
 801810c:	3ff00000 	.word	0x3ff00000
 8018110:	40080000 	.word	0x40080000
 8018114:	0805da10 	.word	0x0805da10
 8018118:	0805da20 	.word	0x0805da20
 801811c:	460b      	mov	r3, r1
 801811e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018122:	e5d7      	b.n	8017cd4 <__ieee754_pow+0x354>
 8018124:	f04f 0a01 	mov.w	sl, #1
 8018128:	e65e      	b.n	8017de8 <__ieee754_pow+0x468>
 801812a:	a3b4      	add	r3, pc, #720	@ (adr r3, 80183fc <__ieee754_pow+0xa7c>)
 801812c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018130:	4630      	mov	r0, r6
 8018132:	4639      	mov	r1, r7
 8018134:	f7e8 f8da 	bl	80002ec <__adddf3>
 8018138:	4642      	mov	r2, r8
 801813a:	e9cd 0100 	strd	r0, r1, [sp]
 801813e:	464b      	mov	r3, r9
 8018140:	4620      	mov	r0, r4
 8018142:	4629      	mov	r1, r5
 8018144:	f7e8 f8d0 	bl	80002e8 <__aeabi_dsub>
 8018148:	4602      	mov	r2, r0
 801814a:	460b      	mov	r3, r1
 801814c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018150:	f7e8 fd12 	bl	8000b78 <__aeabi_dcmpgt>
 8018154:	2800      	cmp	r0, #0
 8018156:	f47f ae00 	bne.w	8017d5a <__ieee754_pow+0x3da>
 801815a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 801815e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8018162:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8018166:	fa43 fa0a 	asr.w	sl, r3, sl
 801816a:	44da      	add	sl, fp
 801816c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8018170:	489d      	ldr	r0, [pc, #628]	@ (80183e8 <__ieee754_pow+0xa68>)
 8018172:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8018176:	4108      	asrs	r0, r1
 8018178:	ea00 030a 	and.w	r3, r0, sl
 801817c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8018180:	f1c1 0114 	rsb	r1, r1, #20
 8018184:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8018188:	fa4a fa01 	asr.w	sl, sl, r1
 801818c:	f1bb 0f00 	cmp.w	fp, #0
 8018190:	4640      	mov	r0, r8
 8018192:	4649      	mov	r1, r9
 8018194:	f04f 0200 	mov.w	r2, #0
 8018198:	bfb8      	it	lt
 801819a:	f1ca 0a00 	rsblt	sl, sl, #0
 801819e:	f7e8 f8a3 	bl	80002e8 <__aeabi_dsub>
 80181a2:	4680      	mov	r8, r0
 80181a4:	4689      	mov	r9, r1
 80181a6:	4632      	mov	r2, r6
 80181a8:	463b      	mov	r3, r7
 80181aa:	4640      	mov	r0, r8
 80181ac:	4649      	mov	r1, r9
 80181ae:	f7e8 f89d 	bl	80002ec <__adddf3>
 80181b2:	2400      	movs	r4, #0
 80181b4:	a37c      	add	r3, pc, #496	@ (adr r3, 80183a8 <__ieee754_pow+0xa28>)
 80181b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181ba:	4620      	mov	r0, r4
 80181bc:	460d      	mov	r5, r1
 80181be:	f7e8 fa4b 	bl	8000658 <__aeabi_dmul>
 80181c2:	4642      	mov	r2, r8
 80181c4:	e9cd 0100 	strd	r0, r1, [sp]
 80181c8:	464b      	mov	r3, r9
 80181ca:	4620      	mov	r0, r4
 80181cc:	4629      	mov	r1, r5
 80181ce:	f7e8 f88b 	bl	80002e8 <__aeabi_dsub>
 80181d2:	4602      	mov	r2, r0
 80181d4:	460b      	mov	r3, r1
 80181d6:	4630      	mov	r0, r6
 80181d8:	4639      	mov	r1, r7
 80181da:	f7e8 f885 	bl	80002e8 <__aeabi_dsub>
 80181de:	a374      	add	r3, pc, #464	@ (adr r3, 80183b0 <__ieee754_pow+0xa30>)
 80181e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181e4:	f7e8 fa38 	bl	8000658 <__aeabi_dmul>
 80181e8:	a373      	add	r3, pc, #460	@ (adr r3, 80183b8 <__ieee754_pow+0xa38>)
 80181ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181ee:	4680      	mov	r8, r0
 80181f0:	4689      	mov	r9, r1
 80181f2:	4620      	mov	r0, r4
 80181f4:	4629      	mov	r1, r5
 80181f6:	f7e8 fa2f 	bl	8000658 <__aeabi_dmul>
 80181fa:	4602      	mov	r2, r0
 80181fc:	460b      	mov	r3, r1
 80181fe:	4640      	mov	r0, r8
 8018200:	4649      	mov	r1, r9
 8018202:	f7e8 f873 	bl	80002ec <__adddf3>
 8018206:	4604      	mov	r4, r0
 8018208:	460d      	mov	r5, r1
 801820a:	4602      	mov	r2, r0
 801820c:	460b      	mov	r3, r1
 801820e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018212:	f7e8 f86b 	bl	80002ec <__adddf3>
 8018216:	e9dd 2300 	ldrd	r2, r3, [sp]
 801821a:	4680      	mov	r8, r0
 801821c:	4689      	mov	r9, r1
 801821e:	f7e8 f863 	bl	80002e8 <__aeabi_dsub>
 8018222:	4602      	mov	r2, r0
 8018224:	460b      	mov	r3, r1
 8018226:	4620      	mov	r0, r4
 8018228:	4629      	mov	r1, r5
 801822a:	f7e8 f85d 	bl	80002e8 <__aeabi_dsub>
 801822e:	4642      	mov	r2, r8
 8018230:	4606      	mov	r6, r0
 8018232:	460f      	mov	r7, r1
 8018234:	464b      	mov	r3, r9
 8018236:	4640      	mov	r0, r8
 8018238:	4649      	mov	r1, r9
 801823a:	f7e8 fa0d 	bl	8000658 <__aeabi_dmul>
 801823e:	a360      	add	r3, pc, #384	@ (adr r3, 80183c0 <__ieee754_pow+0xa40>)
 8018240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018244:	4604      	mov	r4, r0
 8018246:	460d      	mov	r5, r1
 8018248:	f7e8 fa06 	bl	8000658 <__aeabi_dmul>
 801824c:	a35e      	add	r3, pc, #376	@ (adr r3, 80183c8 <__ieee754_pow+0xa48>)
 801824e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018252:	f7e8 f849 	bl	80002e8 <__aeabi_dsub>
 8018256:	4622      	mov	r2, r4
 8018258:	462b      	mov	r3, r5
 801825a:	f7e8 f9fd 	bl	8000658 <__aeabi_dmul>
 801825e:	a35c      	add	r3, pc, #368	@ (adr r3, 80183d0 <__ieee754_pow+0xa50>)
 8018260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018264:	f7e8 f842 	bl	80002ec <__adddf3>
 8018268:	4622      	mov	r2, r4
 801826a:	462b      	mov	r3, r5
 801826c:	f7e8 f9f4 	bl	8000658 <__aeabi_dmul>
 8018270:	a359      	add	r3, pc, #356	@ (adr r3, 80183d8 <__ieee754_pow+0xa58>)
 8018272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018276:	f7e8 f837 	bl	80002e8 <__aeabi_dsub>
 801827a:	4622      	mov	r2, r4
 801827c:	462b      	mov	r3, r5
 801827e:	f7e8 f9eb 	bl	8000658 <__aeabi_dmul>
 8018282:	a357      	add	r3, pc, #348	@ (adr r3, 80183e0 <__ieee754_pow+0xa60>)
 8018284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018288:	f7e8 f830 	bl	80002ec <__adddf3>
 801828c:	4622      	mov	r2, r4
 801828e:	462b      	mov	r3, r5
 8018290:	f7e8 f9e2 	bl	8000658 <__aeabi_dmul>
 8018294:	4602      	mov	r2, r0
 8018296:	460b      	mov	r3, r1
 8018298:	4640      	mov	r0, r8
 801829a:	4649      	mov	r1, r9
 801829c:	f7e8 f824 	bl	80002e8 <__aeabi_dsub>
 80182a0:	4604      	mov	r4, r0
 80182a2:	460d      	mov	r5, r1
 80182a4:	4602      	mov	r2, r0
 80182a6:	460b      	mov	r3, r1
 80182a8:	4640      	mov	r0, r8
 80182aa:	4649      	mov	r1, r9
 80182ac:	f7e8 f9d4 	bl	8000658 <__aeabi_dmul>
 80182b0:	2200      	movs	r2, #0
 80182b2:	e9cd 0100 	strd	r0, r1, [sp]
 80182b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80182ba:	4620      	mov	r0, r4
 80182bc:	4629      	mov	r1, r5
 80182be:	f7e8 f813 	bl	80002e8 <__aeabi_dsub>
 80182c2:	4602      	mov	r2, r0
 80182c4:	460b      	mov	r3, r1
 80182c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80182ca:	f7e8 faef 	bl	80008ac <__aeabi_ddiv>
 80182ce:	4632      	mov	r2, r6
 80182d0:	4604      	mov	r4, r0
 80182d2:	460d      	mov	r5, r1
 80182d4:	463b      	mov	r3, r7
 80182d6:	4640      	mov	r0, r8
 80182d8:	4649      	mov	r1, r9
 80182da:	f7e8 f9bd 	bl	8000658 <__aeabi_dmul>
 80182de:	4632      	mov	r2, r6
 80182e0:	463b      	mov	r3, r7
 80182e2:	f7e8 f803 	bl	80002ec <__adddf3>
 80182e6:	4602      	mov	r2, r0
 80182e8:	460b      	mov	r3, r1
 80182ea:	4620      	mov	r0, r4
 80182ec:	4629      	mov	r1, r5
 80182ee:	f7e7 fffb 	bl	80002e8 <__aeabi_dsub>
 80182f2:	4642      	mov	r2, r8
 80182f4:	464b      	mov	r3, r9
 80182f6:	f7e7 fff7 	bl	80002e8 <__aeabi_dsub>
 80182fa:	460b      	mov	r3, r1
 80182fc:	4602      	mov	r2, r0
 80182fe:	493b      	ldr	r1, [pc, #236]	@ (80183ec <__ieee754_pow+0xa6c>)
 8018300:	2000      	movs	r0, #0
 8018302:	f7e7 fff1 	bl	80002e8 <__aeabi_dsub>
 8018306:	ec41 0b10 	vmov	d0, r0, r1
 801830a:	ee10 3a90 	vmov	r3, s1
 801830e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8018312:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018316:	da30      	bge.n	801837a <__ieee754_pow+0x9fa>
 8018318:	4650      	mov	r0, sl
 801831a:	f000 f87d 	bl	8018418 <scalbn>
 801831e:	ec51 0b10 	vmov	r0, r1, d0
 8018322:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018326:	f7ff bbd2 	b.w	8017ace <__ieee754_pow+0x14e>
 801832a:	4c31      	ldr	r4, [pc, #196]	@ (80183f0 <__ieee754_pow+0xa70>)
 801832c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8018330:	42a3      	cmp	r3, r4
 8018332:	d91a      	bls.n	801836a <__ieee754_pow+0x9ea>
 8018334:	4b2f      	ldr	r3, [pc, #188]	@ (80183f4 <__ieee754_pow+0xa74>)
 8018336:	440b      	add	r3, r1
 8018338:	4303      	orrs	r3, r0
 801833a:	d009      	beq.n	8018350 <__ieee754_pow+0x9d0>
 801833c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018340:	2200      	movs	r2, #0
 8018342:	2300      	movs	r3, #0
 8018344:	f7e8 fbfa 	bl	8000b3c <__aeabi_dcmplt>
 8018348:	3800      	subs	r0, #0
 801834a:	bf18      	it	ne
 801834c:	2001      	movne	r0, #1
 801834e:	e42b      	b.n	8017ba8 <__ieee754_pow+0x228>
 8018350:	4642      	mov	r2, r8
 8018352:	464b      	mov	r3, r9
 8018354:	f7e7 ffc8 	bl	80002e8 <__aeabi_dsub>
 8018358:	4632      	mov	r2, r6
 801835a:	463b      	mov	r3, r7
 801835c:	f7e8 fc02 	bl	8000b64 <__aeabi_dcmpge>
 8018360:	2800      	cmp	r0, #0
 8018362:	d1eb      	bne.n	801833c <__ieee754_pow+0x9bc>
 8018364:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8018404 <__ieee754_pow+0xa84>
 8018368:	e6f7      	b.n	801815a <__ieee754_pow+0x7da>
 801836a:	469a      	mov	sl, r3
 801836c:	4b22      	ldr	r3, [pc, #136]	@ (80183f8 <__ieee754_pow+0xa78>)
 801836e:	459a      	cmp	sl, r3
 8018370:	f63f aef3 	bhi.w	801815a <__ieee754_pow+0x7da>
 8018374:	f8dd a010 	ldr.w	sl, [sp, #16]
 8018378:	e715      	b.n	80181a6 <__ieee754_pow+0x826>
 801837a:	ec51 0b10 	vmov	r0, r1, d0
 801837e:	4619      	mov	r1, r3
 8018380:	e7cf      	b.n	8018322 <__ieee754_pow+0x9a2>
 8018382:	491a      	ldr	r1, [pc, #104]	@ (80183ec <__ieee754_pow+0xa6c>)
 8018384:	2000      	movs	r0, #0
 8018386:	f7ff bb18 	b.w	80179ba <__ieee754_pow+0x3a>
 801838a:	2000      	movs	r0, #0
 801838c:	2100      	movs	r1, #0
 801838e:	f7ff bb14 	b.w	80179ba <__ieee754_pow+0x3a>
 8018392:	4630      	mov	r0, r6
 8018394:	4639      	mov	r1, r7
 8018396:	f7ff bb10 	b.w	80179ba <__ieee754_pow+0x3a>
 801839a:	460c      	mov	r4, r1
 801839c:	f7ff bb5e 	b.w	8017a5c <__ieee754_pow+0xdc>
 80183a0:	2400      	movs	r4, #0
 80183a2:	f7ff bb49 	b.w	8017a38 <__ieee754_pow+0xb8>
 80183a6:	bf00      	nop
 80183a8:	00000000 	.word	0x00000000
 80183ac:	3fe62e43 	.word	0x3fe62e43
 80183b0:	fefa39ef 	.word	0xfefa39ef
 80183b4:	3fe62e42 	.word	0x3fe62e42
 80183b8:	0ca86c39 	.word	0x0ca86c39
 80183bc:	be205c61 	.word	0xbe205c61
 80183c0:	72bea4d0 	.word	0x72bea4d0
 80183c4:	3e663769 	.word	0x3e663769
 80183c8:	c5d26bf1 	.word	0xc5d26bf1
 80183cc:	3ebbbd41 	.word	0x3ebbbd41
 80183d0:	af25de2c 	.word	0xaf25de2c
 80183d4:	3f11566a 	.word	0x3f11566a
 80183d8:	16bebd93 	.word	0x16bebd93
 80183dc:	3f66c16c 	.word	0x3f66c16c
 80183e0:	5555553e 	.word	0x5555553e
 80183e4:	3fc55555 	.word	0x3fc55555
 80183e8:	fff00000 	.word	0xfff00000
 80183ec:	3ff00000 	.word	0x3ff00000
 80183f0:	4090cbff 	.word	0x4090cbff
 80183f4:	3f6f3400 	.word	0x3f6f3400
 80183f8:	3fe00000 	.word	0x3fe00000
 80183fc:	652b82fe 	.word	0x652b82fe
 8018400:	3c971547 	.word	0x3c971547
 8018404:	4090cc00 	.word	0x4090cc00

08018408 <fabs>:
 8018408:	ec51 0b10 	vmov	r0, r1, d0
 801840c:	4602      	mov	r2, r0
 801840e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8018412:	ec43 2b10 	vmov	d0, r2, r3
 8018416:	4770      	bx	lr

08018418 <scalbn>:
 8018418:	b570      	push	{r4, r5, r6, lr}
 801841a:	ec55 4b10 	vmov	r4, r5, d0
 801841e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8018422:	4606      	mov	r6, r0
 8018424:	462b      	mov	r3, r5
 8018426:	b991      	cbnz	r1, 801844e <scalbn+0x36>
 8018428:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801842c:	4323      	orrs	r3, r4
 801842e:	d03d      	beq.n	80184ac <scalbn+0x94>
 8018430:	4b35      	ldr	r3, [pc, #212]	@ (8018508 <scalbn+0xf0>)
 8018432:	4620      	mov	r0, r4
 8018434:	4629      	mov	r1, r5
 8018436:	2200      	movs	r2, #0
 8018438:	f7e8 f90e 	bl	8000658 <__aeabi_dmul>
 801843c:	4b33      	ldr	r3, [pc, #204]	@ (801850c <scalbn+0xf4>)
 801843e:	429e      	cmp	r6, r3
 8018440:	4604      	mov	r4, r0
 8018442:	460d      	mov	r5, r1
 8018444:	da0f      	bge.n	8018466 <scalbn+0x4e>
 8018446:	a328      	add	r3, pc, #160	@ (adr r3, 80184e8 <scalbn+0xd0>)
 8018448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801844c:	e01e      	b.n	801848c <scalbn+0x74>
 801844e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8018452:	4291      	cmp	r1, r2
 8018454:	d10b      	bne.n	801846e <scalbn+0x56>
 8018456:	4622      	mov	r2, r4
 8018458:	4620      	mov	r0, r4
 801845a:	4629      	mov	r1, r5
 801845c:	f7e7 ff46 	bl	80002ec <__adddf3>
 8018460:	4604      	mov	r4, r0
 8018462:	460d      	mov	r5, r1
 8018464:	e022      	b.n	80184ac <scalbn+0x94>
 8018466:	460b      	mov	r3, r1
 8018468:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801846c:	3936      	subs	r1, #54	@ 0x36
 801846e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8018472:	4296      	cmp	r6, r2
 8018474:	dd0d      	ble.n	8018492 <scalbn+0x7a>
 8018476:	2d00      	cmp	r5, #0
 8018478:	a11d      	add	r1, pc, #116	@ (adr r1, 80184f0 <scalbn+0xd8>)
 801847a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801847e:	da02      	bge.n	8018486 <scalbn+0x6e>
 8018480:	a11d      	add	r1, pc, #116	@ (adr r1, 80184f8 <scalbn+0xe0>)
 8018482:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018486:	a31a      	add	r3, pc, #104	@ (adr r3, 80184f0 <scalbn+0xd8>)
 8018488:	e9d3 2300 	ldrd	r2, r3, [r3]
 801848c:	f7e8 f8e4 	bl	8000658 <__aeabi_dmul>
 8018490:	e7e6      	b.n	8018460 <scalbn+0x48>
 8018492:	1872      	adds	r2, r6, r1
 8018494:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8018498:	428a      	cmp	r2, r1
 801849a:	dcec      	bgt.n	8018476 <scalbn+0x5e>
 801849c:	2a00      	cmp	r2, #0
 801849e:	dd08      	ble.n	80184b2 <scalbn+0x9a>
 80184a0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80184a4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80184a8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80184ac:	ec45 4b10 	vmov	d0, r4, r5
 80184b0:	bd70      	pop	{r4, r5, r6, pc}
 80184b2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80184b6:	da08      	bge.n	80184ca <scalbn+0xb2>
 80184b8:	2d00      	cmp	r5, #0
 80184ba:	a10b      	add	r1, pc, #44	@ (adr r1, 80184e8 <scalbn+0xd0>)
 80184bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80184c0:	dac1      	bge.n	8018446 <scalbn+0x2e>
 80184c2:	a10f      	add	r1, pc, #60	@ (adr r1, 8018500 <scalbn+0xe8>)
 80184c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80184c8:	e7bd      	b.n	8018446 <scalbn+0x2e>
 80184ca:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80184ce:	3236      	adds	r2, #54	@ 0x36
 80184d0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80184d4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80184d8:	4620      	mov	r0, r4
 80184da:	4b0d      	ldr	r3, [pc, #52]	@ (8018510 <scalbn+0xf8>)
 80184dc:	4629      	mov	r1, r5
 80184de:	2200      	movs	r2, #0
 80184e0:	e7d4      	b.n	801848c <scalbn+0x74>
 80184e2:	bf00      	nop
 80184e4:	f3af 8000 	nop.w
 80184e8:	c2f8f359 	.word	0xc2f8f359
 80184ec:	01a56e1f 	.word	0x01a56e1f
 80184f0:	8800759c 	.word	0x8800759c
 80184f4:	7e37e43c 	.word	0x7e37e43c
 80184f8:	8800759c 	.word	0x8800759c
 80184fc:	fe37e43c 	.word	0xfe37e43c
 8018500:	c2f8f359 	.word	0xc2f8f359
 8018504:	81a56e1f 	.word	0x81a56e1f
 8018508:	43500000 	.word	0x43500000
 801850c:	ffff3cb0 	.word	0xffff3cb0
 8018510:	3c900000 	.word	0x3c900000

08018514 <_close>:
 8018514:	4b02      	ldr	r3, [pc, #8]	@ (8018520 <_close+0xc>)
 8018516:	2258      	movs	r2, #88	@ 0x58
 8018518:	601a      	str	r2, [r3, #0]
 801851a:	f04f 30ff 	mov.w	r0, #4294967295
 801851e:	4770      	bx	lr
 8018520:	2000c7ac 	.word	0x2000c7ac

08018524 <_fstat>:
 8018524:	4b02      	ldr	r3, [pc, #8]	@ (8018530 <_fstat+0xc>)
 8018526:	2258      	movs	r2, #88	@ 0x58
 8018528:	601a      	str	r2, [r3, #0]
 801852a:	f04f 30ff 	mov.w	r0, #4294967295
 801852e:	4770      	bx	lr
 8018530:	2000c7ac 	.word	0x2000c7ac

08018534 <_getpid>:
 8018534:	4b02      	ldr	r3, [pc, #8]	@ (8018540 <_getpid+0xc>)
 8018536:	2258      	movs	r2, #88	@ 0x58
 8018538:	601a      	str	r2, [r3, #0]
 801853a:	f04f 30ff 	mov.w	r0, #4294967295
 801853e:	4770      	bx	lr
 8018540:	2000c7ac 	.word	0x2000c7ac

08018544 <_isatty>:
 8018544:	4b02      	ldr	r3, [pc, #8]	@ (8018550 <_isatty+0xc>)
 8018546:	2258      	movs	r2, #88	@ 0x58
 8018548:	601a      	str	r2, [r3, #0]
 801854a:	2000      	movs	r0, #0
 801854c:	4770      	bx	lr
 801854e:	bf00      	nop
 8018550:	2000c7ac 	.word	0x2000c7ac

08018554 <_kill>:
 8018554:	4b02      	ldr	r3, [pc, #8]	@ (8018560 <_kill+0xc>)
 8018556:	2258      	movs	r2, #88	@ 0x58
 8018558:	601a      	str	r2, [r3, #0]
 801855a:	f04f 30ff 	mov.w	r0, #4294967295
 801855e:	4770      	bx	lr
 8018560:	2000c7ac 	.word	0x2000c7ac

08018564 <_lseek>:
 8018564:	4b02      	ldr	r3, [pc, #8]	@ (8018570 <_lseek+0xc>)
 8018566:	2258      	movs	r2, #88	@ 0x58
 8018568:	601a      	str	r2, [r3, #0]
 801856a:	f04f 30ff 	mov.w	r0, #4294967295
 801856e:	4770      	bx	lr
 8018570:	2000c7ac 	.word	0x2000c7ac

08018574 <_read>:
 8018574:	4b02      	ldr	r3, [pc, #8]	@ (8018580 <_read+0xc>)
 8018576:	2258      	movs	r2, #88	@ 0x58
 8018578:	601a      	str	r2, [r3, #0]
 801857a:	f04f 30ff 	mov.w	r0, #4294967295
 801857e:	4770      	bx	lr
 8018580:	2000c7ac 	.word	0x2000c7ac

08018584 <_write>:
 8018584:	4b02      	ldr	r3, [pc, #8]	@ (8018590 <_write+0xc>)
 8018586:	2258      	movs	r2, #88	@ 0x58
 8018588:	601a      	str	r2, [r3, #0]
 801858a:	f04f 30ff 	mov.w	r0, #4294967295
 801858e:	4770      	bx	lr
 8018590:	2000c7ac 	.word	0x2000c7ac

08018594 <_exit>:
 8018594:	e7fe      	b.n	8018594 <_exit>
	...

08018598 <_init>:
 8018598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801859a:	bf00      	nop
 801859c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801859e:	bc08      	pop	{r3}
 80185a0:	469e      	mov	lr, r3
 80185a2:	4770      	bx	lr

080185a4 <_fini>:
 80185a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80185a6:	bf00      	nop
 80185a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80185aa:	bc08      	pop	{r3}
 80185ac:	469e      	mov	lr, r3
 80185ae:	4770      	bx	lr
