
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.105839                       # Number of seconds simulated
sim_ticks                                1105838598000                       # Number of ticks simulated
final_tick                               1105838598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1207566                       # Simulator instruction rate (inst/s)
host_op_rate                                  1958226                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2649082431                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664980                       # Number of bytes of host memory used
host_seconds                                   417.44                       # Real time elapsed on the host
sim_insts                                   504088746                       # Number of instructions simulated
sim_ops                                     817446077                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17225728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17248256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15802880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15802880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           269152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              269504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        246920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             246920                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15577072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15597444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14290404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14290404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14290404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15577072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29887848                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245979                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335172                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2211677196                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088746                       # Number of instructions committed
system.cpu.committedOps                     817446077                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629958                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565888                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629958                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855523                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741290                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557761                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904568                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2211677196                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772144                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014338     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446077                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.822870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.371599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.822870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923794                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629931                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64077888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64077888                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301707819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301707819                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301707819                       # number of overall hits
system.cpu.dcache.overall_hits::total       301707819                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616048                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       296758                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       296758                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       912806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         912806                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       912806                       # number of overall misses
system.cpu.dcache.overall_misses::total        912806                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 103761015000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 103761015000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22969181500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22969181500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 126730196500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 126730196500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 126730196500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 126730196500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620625                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620625                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004610                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003016                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 168430.081747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 168430.081747                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77400.378423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77400.378423                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 138835.849567                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 138835.849567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 138835.849567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 138835.849567                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657702                       # number of writebacks
system.cpu.dcache.writebacks::total            657702                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616048                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616048                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       296758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       296758                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       912806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       912806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       912806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       912806                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 103144967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 103144967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22672423500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22672423500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 125817390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 125817390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 125817390500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 125817390500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 167430.081747                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 167430.081747                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76400.378423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76400.378423                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 137835.849567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 137835.849567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 137835.849567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 137835.849567                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682032                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.475360                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1924247.647727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.475360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.543897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.543897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670696                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334820                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334820                       # number of overall hits
system.cpu.icache.overall_hits::total       677334820                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65767000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65767000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65767000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65767000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65767000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65767000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335172                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 186838.068182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 186838.068182                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 186838.068182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 186838.068182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 186838.068182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 186838.068182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65415000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65415000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65415000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65415000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65415000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65415000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 185838.068182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 185838.068182                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 185838.068182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 185838.068182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 185838.068182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 185838.068182                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.592437                       # Cycle average of tags in use
system.l2.tags.total_refs                     1595235                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518825                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.074707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.933239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.928672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.730527                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13280705                       # Number of tag accesses
system.l2.tags.data_accesses                 13280705                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657702                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657702                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            230262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               230262                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3063                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161109                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164172                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164172                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164172                       # number of overall hits
system.l2.overall_hits::total                  164172                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63433                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454939                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518372                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518724                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data             518372                       # number of overall misses
system.l2.overall_misses::total                518724                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19777373500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19777373500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64885500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64885500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 100529250000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 100529250000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64885500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  120306623500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     120371509000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64885500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 120306623500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    120371509000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657702                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        230262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           230262                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682896                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682896                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953937                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738480                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759594                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759594                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 311783.669383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 311783.669383                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 184333.806818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 184333.806818                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 220973.031549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 220973.031549                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 184333.806818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 232085.497481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 232053.093745                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 184333.806818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 232085.497481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 232053.093745                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508534                       # number of writebacks
system.l2.writebacks::total                    508534                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63433                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518724                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19143043500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19143043500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     61365500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61365500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  95979860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95979860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     61365500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 115122903500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115184269000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     61365500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 115122903500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115184269000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738480                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759594                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 301783.669383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 301783.669383                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 174333.806818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 174333.806818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 210973.031549                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 210973.031549                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 174333.806818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 222085.497481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 222053.093745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 174333.806818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 222085.497481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 222053.093745                       # average overall mshr miss latency
system.l2.replacements                         516777                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16148.357041                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034953                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    285110                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.630013                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      497.072659                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          4.465417                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15646.818964                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.030339                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000273                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.955006                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985617                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16320                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1320241                       # Number of tag accesses
system.l3.tags.data_accesses                  1320241                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508534                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508534                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                632                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   632                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         248588                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            248588                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                249220                       # number of demand (read+write) hits
system.l3.demand_hits::total                   249220                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               249220                       # number of overall hits
system.l3.overall_hits::total                  249220                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62801                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62801                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       206351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          206703                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              269152                       # number of demand (read+write) misses
system.l3.demand_misses::total                 269504                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data             269152                       # number of overall misses
system.l3.overall_misses::total                269504                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18434852500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18434852500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     57493500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  86873829000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  86931322500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      57493500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  105308681500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     105366175000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     57493500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 105308681500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    105366175000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508534                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508534                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63433                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63433                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454939                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455291                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518372                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518724                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518372                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518724                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990037                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990037                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.453579                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.454002                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.519226                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.519552                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.519226                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.519552                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 293543.932421                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 293543.932421                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 163333.806818                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 421000.281074                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 420561.494028                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 163333.806818                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 391261.003076                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 390963.306667                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 163333.806818                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 391261.003076                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 390963.306667                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               246920                       # number of writebacks
system.l3.writebacks::total                    246920                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          178                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           178                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62801                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62801                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       206351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       206703                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         269152                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            269504                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        269152                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           269504                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17430036500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17430036500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51861500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  83572213000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  83624074500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51861500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 101002249500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 101054111000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51861500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 101002249500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 101054111000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990037                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990037                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.453579                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.454002                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.519226                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.519552                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.519226                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.519552                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 277543.932421                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 277543.932421                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 147333.806818                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 405000.281074                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 404561.494028                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 147333.806818                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 375261.003076                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 374963.306667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 147333.806818                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 375261.003076                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 374963.306667                       # average overall mshr miss latency
system.l3.replacements                         268726                       # number of replacements
system.membus.snoop_filter.tot_requests        528655                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       259151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             206703                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       246920                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5917                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62801                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62801                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        206703                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       791845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       791845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 791845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     33051136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     33051136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33051136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            269504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  269504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              269504                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1516338000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1347522500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1595235                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       912339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5368                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5368                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1413156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           54379                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          230262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         230262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2507644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2508393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85775744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85801152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          785503                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48349056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1698661                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056126                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1693293     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5368      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1698661                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1455364500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1138947000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1105838598000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455291                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       755454                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           29679                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63433                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63433                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455291                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553855                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65744512                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          268726                       # Total snoops (count)
system.tol3bus.snoopTraffic                  15802880                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1303857                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.206101                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.404504                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035131     79.39%     79.39% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 268726     20.61%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1303857                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026099500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778086000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
