// generated by newgenasym  Thu May 27 17:56:54 2004


module sn74lvc2g17 (a, y);
    input [0:0] a;
    output [0:0] y;


    initial
        begin
        end

endmodule
