###############################################################################
# Created by write_sdc
###############################################################################
current_design swerv
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clock -period 2.0000 [get_ports {clk}]
set_propagated_clock [get_clocks {core_clock}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dbg_bus_clk_en}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[32]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[33]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[34]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[35]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[36]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[37]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[38]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_hi[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[32]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[33]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[34]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[35]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[36]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[37]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[38]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_data_lo[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_araddr[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arburst[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arburst[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arlen[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arlen[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arlen[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arlen[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arlen[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arlen[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arlen[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arlen[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arprot[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arprot[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arprot[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arsize[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arsize[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arsize[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arvalid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awaddr[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awburst[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awburst[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awlen[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awlen[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awlen[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awlen[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awlen[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awlen[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awlen[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awlen[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awprot[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awprot[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awprot[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awsize[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awsize[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awsize[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awvalid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_bready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[32]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[33]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[34]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[35]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[36]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[37]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[38]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[39]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[40]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[41]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[42]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[43]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[44]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[45]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[46]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[47]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[48]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[49]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[50]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[51]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[52]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[53]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[54]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[55]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[56]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[57]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[58]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[59]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[60]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[61]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[62]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[63]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wdata[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wlast}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wstrb[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wstrb[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wstrb[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wstrb[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wstrb[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wstrb[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wstrb[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wstrb[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wvalid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_bus_clk_en}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {extintsrc_req[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {extintsrc_req[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {extintsrc_req[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {extintsrc_req[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {extintsrc_req[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {extintsrc_req[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {extintsrc_req[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {extintsrc_req[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {i_cpu_halt_req}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {i_cpu_run_req}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[100]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[101]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[102]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[103]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[104]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[105]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[106]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[107]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[108]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[109]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[110]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[111]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[112]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[113]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[114]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[115]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[116]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[117]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[118]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[119]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[120]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[121]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[122]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[123]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[124]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[125]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[126]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[127]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[128]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[129]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[130]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[131]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[132]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[133]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[134]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[135]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[32]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[33]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[34]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[35]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[36]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[37]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[38]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[39]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[40]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[41]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[42]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[43]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[44]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[45]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[46]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[47]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[48]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[49]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[50]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[51]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[52]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[53]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[54]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[55]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[56]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[57]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[58]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[59]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[60]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[61]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[62]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[63]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[64]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[65]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[66]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[67]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[68]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[69]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[70]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[71]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[72]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[73]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[74]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[75]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[76]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[77]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[78]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[79]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[80]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[81]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[82]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[83]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[84]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[85]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[86]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[87]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[88]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[89]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[90]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[91]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[92]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[93]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[94]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[95]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[96]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[97]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[98]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[99]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_data[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_hit[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_hit[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_hit[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_hit[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_tag_perr}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ictag_debug_rd_data[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_bid[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_bid[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_bid[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_bresp[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_bresp[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_bvalid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[32]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[33]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[34]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[35]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[36]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[37]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[38]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[39]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[40]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[41]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[42]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[43]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[44]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[45]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[46]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[47]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[48]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[49]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[50]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[51]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[52]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[53]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[54]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[55]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[56]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[57]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[58]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[59]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[60]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[61]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[62]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[63]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rdata[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rid[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rid[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rid[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rlast}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rresp[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rresp[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rvalid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_bus_clk_en}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_id[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_tck}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_tdi}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_tms}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_trst_n}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_bid[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_bid[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_bid[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_bid[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_bresp[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_bresp[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_bvalid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[32]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[33]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[34]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[35]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[36]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[37]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[38]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[39]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[40]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[41]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[42]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[43]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[44]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[45]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[46]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[47]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[48]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[49]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[50]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[51]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[52]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[53]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[54]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[55]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[56]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[57]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[58]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[59]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[60]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[61]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[62]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[63]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rdata[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rid[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rid[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rid[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rid[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rlast}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rresp[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rresp[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rvalid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_bus_clk_en}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {mpc_debug_halt_req}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {mpc_debug_run_req}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {mpc_reset_run_req}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_int}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {nmi_vec[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_l}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_vec[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_bid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_bresp[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_bresp[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_bvalid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[10]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[11]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[12]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[13]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[14]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[15]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[16]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[17]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[18]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[19]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[20]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[21]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[22]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[23]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[24]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[25]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[26]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[27]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[28]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[29]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[2]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[30]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[31]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[32]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[33]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[34]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[35]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[36]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[37]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[38]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[39]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[3]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[40]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[41]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[42]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[43]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[44]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[45]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[46]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[47]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[48]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[49]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[4]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[50]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[51]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[52]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[53]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[54]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[55]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[56]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[57]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[58]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[59]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[5]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[60]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[61]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[62]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[63]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[6]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[7]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[8]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rdata[9]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rlast}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rresp[0]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rresp[1]}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rvalid}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wready}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {scan_mode}]
set_input_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {timer_int}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {core_rst_l}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_clk_override}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_hi[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rd_addr_lo[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_rden}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_addr[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[34]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[35]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[36]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[37]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[38]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wr_data[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dccm_wren}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_brkpt_status}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dec_tlu_core_ecc_disable}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dec_tlu_perfcnt0[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dec_tlu_perfcnt0[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dec_tlu_perfcnt1[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dec_tlu_perfcnt1[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dec_tlu_perfcnt2[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dec_tlu_perfcnt2[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dec_tlu_perfcnt3[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dec_tlu_perfcnt3[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_arready}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_awready}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_bid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_bresp[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_bresp[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_bvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[34]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[35]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[36]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[37]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[38]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[39]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[40]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[41]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[42]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[43]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[44]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[45]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[46]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[47]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[48]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[49]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[50]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[51]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[52]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[53]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[54]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[55]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[56]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[57]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[58]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[59]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[60]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[61]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[62]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[63]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rdata[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rlast}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rresp[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rresp[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_rvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dma_axi_wready}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_addr[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_rd_en}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_tag_array}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_way[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_way[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_way[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_way[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_data[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_debug_wr_en}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[100]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[101]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[102]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[103]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[104]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[105]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[106]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[107]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[108]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[109]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[110]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[111]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[112]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[113]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[114]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[115]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[116]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[117]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[118]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[119]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[120]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[121]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[122]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[123]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[124]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[125]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[126]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[127]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[34]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[35]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[36]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[37]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[38]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[39]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[40]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[41]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[42]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[43]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[44]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[45]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[46]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[47]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[48]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[49]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[50]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[51]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[52]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[53]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[54]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[55]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[56]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[57]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[58]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[59]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[60]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[61]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[62]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[63]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[64]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[65]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[66]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[67]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[68]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[69]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[70]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[71]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[72]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[73]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[74]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[75]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[76]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[77]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[78]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[79]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[80]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[81]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[82]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[83]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[84]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[85]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[86]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[87]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[88]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[89]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[90]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[91]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[92]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[93]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[94]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[95]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[96]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[97]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[98]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[99]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_premux_data[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rd_en}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_rw_addr[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_sel_premux_data}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_tag_valid[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_tag_valid[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_tag_valid[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_tag_valid[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[34]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[35]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[36]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[37]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[38]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[39]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[40]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[41]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[42]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[43]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[44]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[45]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[46]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[47]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[48]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[49]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[50]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[51]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[52]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[53]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[54]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[55]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[56]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[57]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[58]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[59]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[60]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[61]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[62]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[63]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[64]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[65]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[66]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[67]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_data[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_en[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_en[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_en[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ic_wr_en[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {icm_clk_override}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_araddr[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arburst[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arburst[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arcache[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arcache[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arcache[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arcache[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arid[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arid[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arid[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arlen[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arlen[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arlen[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arlen[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arlen[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arlen[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arlen[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arlen[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arlock}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arprot[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arprot[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arprot[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arqos[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arqos[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arqos[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arqos[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arregion[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arregion[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arregion[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arregion[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arsize[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arsize[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arsize[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_arvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awaddr[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awburst[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awburst[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awcache[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awcache[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awcache[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awcache[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awid[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awid[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awid[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awlen[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awlen[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awlen[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awlen[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awlen[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awlen[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awlen[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awlen[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awlock}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awprot[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awprot[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awprot[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awqos[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awqos[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awqos[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awqos[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awregion[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awregion[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awregion[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awregion[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awsize[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awsize[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awsize[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_awvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_bready}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_rready}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[34]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[35]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[36]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[37]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[38]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[39]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[40]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[41]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[42]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[43]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[44]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[45]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[46]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[47]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[48]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[49]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[50]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[51]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[52]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[53]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[54]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[55]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[56]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[57]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[58]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[59]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[60]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[61]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[62]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[63]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wdata[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wlast}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wstrb[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wstrb[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wstrb[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wstrb[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wstrb[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wstrb[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wstrb[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wstrb[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {ifu_axi_wvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {jtag_tdo}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_araddr[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arburst[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arburst[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arcache[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arcache[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arcache[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arcache[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arid[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arid[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arid[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arid[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arlen[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arlen[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arlen[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arlen[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arlen[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arlen[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arlen[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arlen[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arlock}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arprot[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arprot[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arprot[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arqos[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arqos[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arqos[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arqos[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arregion[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arregion[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arregion[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arregion[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arsize[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arsize[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arsize[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_arvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awaddr[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awburst[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awburst[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awcache[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awcache[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awcache[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awcache[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awid[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awid[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awid[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awid[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awlen[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awlen[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awlen[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awlen[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awlen[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awlen[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awlen[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awlen[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awlock}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awprot[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awprot[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awprot[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awqos[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awqos[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awqos[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awqos[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awregion[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awregion[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awregion[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awregion[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awsize[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awsize[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awsize[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_awvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_bready}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_rready}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[34]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[35]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[36]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[37]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[38]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[39]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[40]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[41]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[42]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[43]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[44]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[45]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[46]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[47]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[48]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[49]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[50]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[51]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[52]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[53]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[54]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[55]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[56]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[57]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[58]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[59]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[60]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[61]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[62]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[63]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wdata[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wlast}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wstrb[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wstrb[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wstrb[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wstrb[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wstrb[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wstrb[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wstrb[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wstrb[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_axi_wvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {lsu_freeze_dc3}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {mpc_debug_halt_ack}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {mpc_debug_run_ack}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {o_cpu_halt_ack}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {o_cpu_halt_status}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {o_cpu_run_ack}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {o_debug_mode_status}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_araddr[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arburst[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arburst[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arcache[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arcache[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arcache[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arcache[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arlen[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arlen[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arlen[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arlen[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arlen[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arlen[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arlen[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arlen[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arlock}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arprot[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arprot[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arprot[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arqos[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arqos[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arqos[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arqos[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arregion[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arregion[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arregion[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arregion[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arsize[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arsize[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arsize[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_arvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awaddr[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awburst[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awburst[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awcache[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awcache[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awcache[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awcache[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awlen[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awlen[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awlen[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awlen[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awlen[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awlen[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awlen[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awlen[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awlock}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awprot[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awprot[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awprot[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awqos[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awqos[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awqos[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awqos[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awregion[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awregion[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awregion[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awregion[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awsize[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awsize[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awsize[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_awvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_bready}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_rready}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[34]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[35]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[36]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[37]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[38]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[39]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[40]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[41]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[42]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[43]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[44]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[45]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[46]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[47]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[48]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[49]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[50]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[51]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[52]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[53]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[54]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[55]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[56]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[57]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[58]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[59]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[60]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[61]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[62]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[63]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wdata[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wlast}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wstrb[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wstrb[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wstrb[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wstrb[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wstrb[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wstrb[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wstrb[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wstrb[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {sb_axi_wvalid}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[34]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[35]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[36]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[37]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[38]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[39]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[40]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[41]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[42]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[43]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[44]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[45]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[46]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[47]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[48]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[49]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[50]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[51]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[52]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[53]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[54]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[55]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[56]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[57]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[58]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[59]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[60]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[61]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[62]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[63]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_address_ip[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_ecause_ip[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_ecause_ip[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_ecause_ip[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_ecause_ip[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_ecause_ip[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_exception_ip[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_exception_ip[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_exception_ip[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[32]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[33]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[34]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[35]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[36]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[37]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[38]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[39]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[40]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[41]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[42]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[43]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[44]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[45]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[46]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[47]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[48]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[49]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[50]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[51]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[52]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[53]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[54]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[55]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[56]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[57]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[58]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[59]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[60]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[61]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[62]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[63]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_insn_ip[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_interrupt_ip[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_interrupt_ip[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_interrupt_ip[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[10]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[11]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[12]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[13]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[14]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[15]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[16]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[17]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[18]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[19]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[20]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[21]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[22]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[23]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[24]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[25]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[26]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[27]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[28]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[29]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[2]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[30]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[31]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[3]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[4]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[5]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[6]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[7]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[8]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_tval_ip[9]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_valid_ip[0]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_valid_ip[1]}]
set_output_delay 0.4000 -clock [get_clocks {core_clock}] -add_delay [get_ports {trace_rv_i_valid_ip[2]}]
###############################################################################
# Environment
###############################################################################
###############################################################################
# Design Rules
###############################################################################
