Analysis & Synthesis report for Project_VGA
Tue Apr 30 14:46:32 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|pattern_generator:pattern_gen1|cur_state
 11. State Machine - |top|keypress:k3|key_state
 12. State Machine - |top|keypress:k2|key_state
 13. State Machine - |top|keypress:k1|key_state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated
 20. Source assignments for pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated
 21. Source assignments for pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated
 22. Source assignments for pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated
 23. Source assignments for pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated
 24. Source assignments for pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated
 25. Source assignments for pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated
 26. Source assignments for pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated
 27. Source assignments for pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated
 28. Source assignments for pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated
 29. Source assignments for pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated
 30. Source assignments for pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated
 31. Source assignments for pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated
 32. Source assignments for pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated
 33. Source assignments for pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated
 34. Source assignments for pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated
 35. Source assignments for pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated
 36. Source assignments for pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated
 37. Source assignments for pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated
 38. Source assignments for pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated
 39. Source assignments for pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated
 40. Source assignments for pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated
 41. Source assignments for pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated
 42. Source assignments for pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated
 43. Source assignments for pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated
 44. Source assignments for pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated
 45. Source assignments for pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated
 46. Parameter Settings for User Entity Instance: clock_generator:vga_clock|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: keypress:k1
 48. Parameter Settings for User Entity Instance: keypress:k2
 49. Parameter Settings for User Entity Instance: keypress:k3
 50. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0
 51. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0
 52. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0
 53. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0
 54. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0
 55. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0
 56. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0
 57. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0
 58. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0
 59. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0
 60. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0
 61. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0
 62. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0
 63. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0
 64. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0
 65. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0
 66. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0
 67. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0
 68. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0
 69. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0
 70. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0
 71. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0
 72. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0
 73. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0
 74. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0
 75. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0
 76. Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0
 77. altsyncram Parameter Settings by Entity Instance
 78. Port Connectivity Checks: "pattern_generator:pattern_gen1|dragon_rom_b:drgb"
 79. Port Connectivity Checks: "pattern_generator:pattern_gen1|dragon_rom_g:drgg"
 80. Port Connectivity Checks: "pattern_generator:pattern_gen1|dragon_rom_r:drgr"
 81. Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_name_b:pknb"
 82. Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_name_g:pkng"
 83. Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_name_r:pknr"
 84. Port Connectivity Checks: "pattern_generator:pattern_gen1|char_rom_b:chb"
 85. Port Connectivity Checks: "pattern_generator:pattern_gen1|char_rom_g:chg"
 86. Port Connectivity Checks: "pattern_generator:pattern_gen1|char_rom_r:chr"
 87. Port Connectivity Checks: "pattern_generator:pattern_gen1|flameat_rom_b:flmb"
 88. Port Connectivity Checks: "pattern_generator:pattern_gen1|flameat_rom_g:flmg"
 89. Port Connectivity Checks: "pattern_generator:pattern_gen1|flameat_rom_r:flmr"
 90. Port Connectivity Checks: "pattern_generator:pattern_gen1|run_rom_b:rrb"
 91. Port Connectivity Checks: "pattern_generator:pattern_gen1|run_rom_g:rrg"
 92. Port Connectivity Checks: "pattern_generator:pattern_gen1|run_rom_r:rrr"
 93. Port Connectivity Checks: "pattern_generator:pattern_gen1|attack_rom_b:arb"
 94. Port Connectivity Checks: "pattern_generator:pattern_gen1|attack_rom_g:arg"
 95. Port Connectivity Checks: "pattern_generator:pattern_gen1|attack_rom_r:arr"
 96. Port Connectivity Checks: "pattern_generator:pattern_gen1|heart_rom_b:hrb"
 97. Port Connectivity Checks: "pattern_generator:pattern_gen1|heart_rom_g:hrg"
 98. Port Connectivity Checks: "pattern_generator:pattern_gen1|heart_rom_r:hrr"
 99. Port Connectivity Checks: "pattern_generator:pattern_gen1|ekans_rom_b:erb"
100. Port Connectivity Checks: "pattern_generator:pattern_gen1|ekans_rom_g:erg"
101. Port Connectivity Checks: "pattern_generator:pattern_gen1|ekans_rom_r:err"
102. Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_rom_b:prb"
103. Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_rom_g:prg"
104. Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_rom_r:prr"
105. Port Connectivity Checks: "pattern_generator:pattern_gen1|frame_buffer:fb"
106. Post-Synthesis Netlist Statistics for Top Partition
107. Elapsed Time Per Partition
108. Analysis & Synthesis Messages
109. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 30 14:46:32 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; Project_VGA                                    ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 156                                            ;
; Total pins                      ; 34                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 258,048                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; Project_VGA        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                       ; Library         ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------+
; keypress.sv                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/keypress.sv                                        ;                 ;
; sprite_roms/attack_rom_r.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v                         ;                 ;
; sprite_roms/attack_rom_g.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v                         ;                 ;
; sprite_roms/attack_rom_b.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v                         ;                 ;
; sprite_roms/run_rom_r.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v                            ;                 ;
; sprite_roms/run_rom_g.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v                            ;                 ;
; sprite_roms/run_rom_b.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v                            ;                 ;
; sprite_roms/pika_rom_r.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v                           ;                 ;
; sprite_roms/pika_rom_g.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v                           ;                 ;
; sprite_roms/pika_rom_b.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v                           ;                 ;
; sprite_roms/pika_name_r.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_r.sv                         ;                 ;
; sprite_roms/pika_name_g.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_g.sv                         ;                 ;
; sprite_roms/pika_name_b.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_b.sv                         ;                 ;
; sprite_roms/heart_rom_r.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v                          ;                 ;
; sprite_roms/heart_rom_g.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v                          ;                 ;
; sprite_roms/heart_rom_b.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v                          ;                 ;
; sprite_roms/flameat_rom_r.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_r.sv                       ;                 ;
; sprite_roms/flameat_rom_g.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_g.sv                       ;                 ;
; sprite_roms/flameat_rom_b.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_b.sv                       ;                 ;
; sprite_roms/ekans_rom_r.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v                          ;                 ;
; sprite_roms/ekans_rom_g.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v                          ;                 ;
; sprite_roms/ekans_rom_b.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v                          ;                 ;
; sprite_roms/dragon_rom_r.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_r.sv                        ;                 ;
; sprite_roms/dragon_rom_g.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_g.sv                        ;                 ;
; sprite_roms/dragon_rom_b.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_b.sv                        ;                 ;
; sprite_roms/char_rom_r.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_r.sv                          ;                 ;
; sprite_roms/char_rom_g.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_g.sv                          ;                 ;
; sprite_roms/char_rom_b.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_b.sv                          ;                 ;
; frame_buffer.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/frame_buffer.sv                                    ;                 ;
; vga_controller.sv                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/vga_controller.sv                                  ;                 ;
; top.sv                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv                                             ;                 ;
; pattern_generator.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv                               ;                 ;
; clock_generator.v                                  ; yes             ; User Wizard-Generated File                            ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator.v                                  ; clock_generator ;
; clock_generator/clock_generator_0002.v             ; yes             ; User Verilog HDL File                                 ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator/clock_generator_0002.v             ; clock_generator ;
; altera_pll.v                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v                                             ;                 ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                           ;                 ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;                 ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                              ;                 ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                           ;                 ;
; aglobal231.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                           ;                 ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;                 ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                               ;                 ;
; altram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                               ;                 ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                             ;                 ;
; db/altsyncram_m3e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf                             ;                 ;
; db/project_vga.ram0_dragon_rom_b_780b347c.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_dragon_rom_b_780b347c.hdl.mif  ;                 ;
; db/altsyncram_92e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf                             ;                 ;
; db/project_vga.ram0_dragon_rom_g_780b3471.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_dragon_rom_g_780b3471.hdl.mif  ;                 ;
; db/altsyncram_v3e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf                             ;                 ;
; db/project_vga.ram0_dragon_rom_r_780b340c.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_dragon_rom_r_780b340c.hdl.mif  ;                 ;
; db/altsyncram_jtd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf                             ;                 ;
; db/project_vga.ram0_pika_name_b_4195171d.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_pika_name_b_4195171d.hdl.mif   ;                 ;
; db/altsyncram_3sd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf                             ;                 ;
; db/project_vga.ram0_pika_name_g_41951700.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_pika_name_g_41951700.hdl.mif   ;                 ;
; db/altsyncram_2ud1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf                             ;                 ;
; db/project_vga.ram0_pika_name_r_4195170d.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_pika_name_r_4195170d.hdl.mif   ;                 ;
; db/altsyncram_isd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf                             ;                 ;
; db/project_vga.ram0_char_rom_b_5fe43eb2.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_char_rom_b_5fe43eb2.hdl.mif    ;                 ;
; db/altsyncram_vsd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf                             ;                 ;
; db/project_vga.ram0_char_rom_g_5fe43e8d.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_char_rom_g_5fe43e8d.hdl.mif    ;                 ;
; db/altsyncram_ord1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf                             ;                 ;
; db/project_vga.ram0_char_rom_r_5fe43e82.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_char_rom_r_5fe43e82.hdl.mif    ;                 ;
; db/altsyncram_a8e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf                             ;                 ;
; db/project_vga.ram0_flameat_rom_b_44f75ee3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_flameat_rom_b_44f75ee3.hdl.mif ;                 ;
; db/altsyncram_i8e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf                             ;                 ;
; db/project_vga.ram0_flameat_rom_g_44f75ee6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_flameat_rom_g_44f75ee6.hdl.mif ;                 ;
; db/altsyncram_e7e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf                             ;                 ;
; db/project_vga.ram0_flameat_rom_r_44f75e93.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_flameat_rom_r_44f75e93.hdl.mif ;                 ;
; db/altsyncram_fud1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf                             ;                 ;
; db/project_vga.ram0_run_rom_b_d25a6fcd.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_run_rom_b_d25a6fcd.hdl.mif     ;                 ;
; db/altsyncram_0td1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf                             ;                 ;
; db/project_vga.ram0_run_rom_g_d25a6fb0.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_run_rom_g_d25a6fb0.hdl.mif     ;                 ;
; db/altsyncram_uud1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf                             ;                 ;
; db/project_vga.ram0_run_rom_r_d25a6fbd.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_run_rom_r_d25a6fbd.hdl.mif     ;                 ;
; db/altsyncram_a5e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf                             ;                 ;
; db/project_vga.ram0_attack_rom_b_65ef7d77.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_attack_rom_b_65ef7d77.hdl.mif  ;                 ;
; db/altsyncram_p6e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf                             ;                 ;
; db/project_vga.ram0_attack_rom_g_65ef7d7a.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_attack_rom_g_65ef7d7a.hdl.mif  ;                 ;
; db/altsyncram_p5e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf                             ;                 ;
; db/project_vga.ram0_attack_rom_r_65ef7d67.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_attack_rom_r_65ef7d67.hdl.mif  ;                 ;
; db/altsyncram_8vd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf                             ;                 ;
; db/project_vga.ram0_heart_rom_b_b6986ce9.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_heart_rom_b_b6986ce9.hdl.mif   ;                 ;
; db/altsyncram_n0e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf                             ;                 ;
; db/project_vga.ram0_heart_rom_g_b6986cec.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_heart_rom_g_b6986cec.hdl.mif   ;                 ;
; db/altsyncram_pvd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf                             ;                 ;
; db/project_vga.ram0_heart_rom_r_b6986cf9.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_heart_rom_r_b6986cf9.hdl.mif   ;                 ;
; db/altsyncram_b0e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf                             ;                 ;
; db/project_vga.ram0_ekans_rom_b_475e511d.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_ekans_rom_b_475e511d.hdl.mif   ;                 ;
; db/altsyncram_rud1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf                             ;                 ;
; db/project_vga.ram0_ekans_rom_g_475e5100.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_ekans_rom_g_475e5100.hdl.mif   ;                 ;
; db/altsyncram_q0e1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf                             ;                 ;
; db/project_vga.ram0_ekans_rom_r_475e510d.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_ekans_rom_r_475e510d.hdl.mif   ;                 ;
; db/altsyncram_3rd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf                             ;                 ;
; db/project_vga.ram0_pika_rom_b_17c116b.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_pika_rom_b_17c116b.hdl.mif     ;                 ;
; db/altsyncram_brd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf                             ;                 ;
; db/project_vga.ram0_pika_rom_g_17c116e.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_pika_rom_g_17c116e.hdl.mif     ;                 ;
; db/altsyncram_krd1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf                             ;                 ;
; db/project_vga.ram0_pika_rom_r_17c117b.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/project_vga.ram0_pika_rom_r_17c117b.hdl.mif     ;                 ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 442                                                                                                        ;
;                                             ;                                                                                                            ;
; Combinational ALUT usage for logic          ; 739                                                                                                        ;
;     -- 7 input functions                    ; 0                                                                                                          ;
;     -- 6 input functions                    ; 143                                                                                                        ;
;     -- 5 input functions                    ; 91                                                                                                         ;
;     -- 4 input functions                    ; 99                                                                                                         ;
;     -- <=3 input functions                  ; 406                                                                                                        ;
;                                             ;                                                                                                            ;
; Dedicated logic registers                   ; 156                                                                                                        ;
;                                             ;                                                                                                            ;
; I/O pins                                    ; 34                                                                                                         ;
; Total MLAB memory bits                      ; 0                                                                                                          ;
; Total block memory bits                     ; 258048                                                                                                     ;
;                                             ;                                                                                                            ;
; Total DSP Blocks                            ; 0                                                                                                          ;
;                                             ;                                                                                                            ;
; Total PLLs                                  ; 1                                                                                                          ;
;     -- PLLs                                 ; 1                                                                                                          ;
;                                             ;                                                                                                            ;
; Maximum fan-out node                        ; clock_generator:vga_clock|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 266                                                                                                        ;
; Total fan-out                               ; 4631                                                                                                       ;
; Average fan-out                             ; 4.32                                                                                                       ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+----------------------+-----------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name          ; Library Name    ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+----------------------+-----------------+
; |top                                              ; 739 (0)             ; 156 (0)                   ; 258048            ; 0          ; 34   ; 0            ; |top                                                                                                       ; top                  ; work            ;
;    |clock_generator:vga_clock|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|clock_generator:vga_clock                                                                             ; clock_generator      ; clock_generator ;
;       |clock_generator_0002:clock_generator_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|clock_generator:vga_clock|clock_generator_0002:clock_generator_inst                                   ; clock_generator_0002 ; clock_generator ;
;          |altera_pll:altera_pll_i|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|clock_generator:vga_clock|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i           ; altera_pll           ; work            ;
;    |keypress:k2|                                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|keypress:k2                                                                                           ; keypress             ; work            ;
;    |keypress:k3|                                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|keypress:k3                                                                                           ; keypress             ; work            ;
;    |pattern_generator:pattern_gen1|               ; 705 (705)           ; 132 (132)                 ; 258048            ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1                                                                        ; pattern_generator    ; work            ;
;       |attack_rom_b:arb|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|attack_rom_b:arb                                                       ; attack_rom_b         ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0                                  ; altsyncram           ; work            ;
;             |altsyncram_a5e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated   ; altsyncram_a5e1      ; work            ;
;       |attack_rom_g:arg|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|attack_rom_g:arg                                                       ; attack_rom_g         ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0                                  ; altsyncram           ; work            ;
;             |altsyncram_p6e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated   ; altsyncram_p6e1      ; work            ;
;       |attack_rom_r:arr|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|attack_rom_r:arr                                                       ; attack_rom_r         ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0                                  ; altsyncram           ; work            ;
;             |altsyncram_p5e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated   ; altsyncram_p5e1      ; work            ;
;       |char_rom_b:chb|                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|char_rom_b:chb                                                         ; char_rom_b           ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0                                    ; altsyncram           ; work            ;
;             |altsyncram_isd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated     ; altsyncram_isd1      ; work            ;
;       |char_rom_g:chg|                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|char_rom_g:chg                                                         ; char_rom_g           ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0                                    ; altsyncram           ; work            ;
;             |altsyncram_vsd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated     ; altsyncram_vsd1      ; work            ;
;       |char_rom_r:chr|                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|char_rom_r:chr                                                         ; char_rom_r           ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0                                    ; altsyncram           ; work            ;
;             |altsyncram_ord1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated     ; altsyncram_ord1      ; work            ;
;       |dragon_rom_b:drgb|                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|dragon_rom_b:drgb                                                      ; dragon_rom_b         ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0                                 ; altsyncram           ; work            ;
;             |altsyncram_m3e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated  ; altsyncram_m3e1      ; work            ;
;       |dragon_rom_g:drgg|                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|dragon_rom_g:drgg                                                      ; dragon_rom_g         ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0                                 ; altsyncram           ; work            ;
;             |altsyncram_92e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated  ; altsyncram_92e1      ; work            ;
;       |dragon_rom_r:drgr|                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|dragon_rom_r:drgr                                                      ; dragon_rom_r         ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0                                 ; altsyncram           ; work            ;
;             |altsyncram_v3e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated  ; altsyncram_v3e1      ; work            ;
;       |ekans_rom_b:erb|                           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|ekans_rom_b:erb                                                        ; ekans_rom_b          ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0                                   ; altsyncram           ; work            ;
;             |altsyncram_b0e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated    ; altsyncram_b0e1      ; work            ;
;       |ekans_rom_g:erg|                           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|ekans_rom_g:erg                                                        ; ekans_rom_g          ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0                                   ; altsyncram           ; work            ;
;             |altsyncram_rud1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated    ; altsyncram_rud1      ; work            ;
;       |ekans_rom_r:err|                           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|ekans_rom_r:err                                                        ; ekans_rom_r          ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0                                   ; altsyncram           ; work            ;
;             |altsyncram_q0e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated    ; altsyncram_q0e1      ; work            ;
;       |flameat_rom_b:flmb|                        ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|flameat_rom_b:flmb                                                     ; flameat_rom_b        ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0                                ; altsyncram           ; work            ;
;             |altsyncram_a8e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated ; altsyncram_a8e1      ; work            ;
;       |flameat_rom_g:flmg|                        ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|flameat_rom_g:flmg                                                     ; flameat_rom_g        ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0                                ; altsyncram           ; work            ;
;             |altsyncram_i8e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated ; altsyncram_i8e1      ; work            ;
;       |flameat_rom_r:flmr|                        ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|flameat_rom_r:flmr                                                     ; flameat_rom_r        ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0                                ; altsyncram           ; work            ;
;             |altsyncram_e7e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated ; altsyncram_e7e1      ; work            ;
;       |heart_rom_b:hrb|                           ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|heart_rom_b:hrb                                                        ; heart_rom_b          ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0                                   ; altsyncram           ; work            ;
;             |altsyncram_8vd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated    ; altsyncram_8vd1      ; work            ;
;       |heart_rom_g:hrg|                           ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|heart_rom_g:hrg                                                        ; heart_rom_g          ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0                                   ; altsyncram           ; work            ;
;             |altsyncram_n0e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated    ; altsyncram_n0e1      ; work            ;
;       |heart_rom_r:hrr|                           ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|heart_rom_r:hrr                                                        ; heart_rom_r          ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0                                   ; altsyncram           ; work            ;
;             |altsyncram_pvd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated    ; altsyncram_pvd1      ; work            ;
;       |pika_name_b:pknb|                          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_name_b:pknb                                                       ; pika_name_b          ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0                                  ; altsyncram           ; work            ;
;             |altsyncram_jtd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated   ; altsyncram_jtd1      ; work            ;
;       |pika_name_g:pkng|                          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_name_g:pkng                                                       ; pika_name_g          ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0                                  ; altsyncram           ; work            ;
;             |altsyncram_3sd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated   ; altsyncram_3sd1      ; work            ;
;       |pika_name_r:pknr|                          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_name_r:pknr                                                       ; pika_name_r          ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0                                  ; altsyncram           ; work            ;
;             |altsyncram_2ud1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated   ; altsyncram_2ud1      ; work            ;
;       |pika_rom_b:prb|                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_rom_b:prb                                                         ; pika_rom_b           ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0                                    ; altsyncram           ; work            ;
;             |altsyncram_3rd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated     ; altsyncram_3rd1      ; work            ;
;       |pika_rom_g:prg|                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_rom_g:prg                                                         ; pika_rom_g           ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0                                    ; altsyncram           ; work            ;
;             |altsyncram_brd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated     ; altsyncram_brd1      ; work            ;
;       |pika_rom_r:prr|                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_rom_r:prr                                                         ; pika_rom_r           ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0                                    ; altsyncram           ; work            ;
;             |altsyncram_krd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated     ; altsyncram_krd1      ; work            ;
;       |run_rom_b:rrb|                             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|run_rom_b:rrb                                                          ; run_rom_b            ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0                                     ; altsyncram           ; work            ;
;             |altsyncram_fud1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated      ; altsyncram_fud1      ; work            ;
;       |run_rom_g:rrg|                             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|run_rom_g:rrg                                                          ; run_rom_g            ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0                                     ; altsyncram           ; work            ;
;             |altsyncram_0td1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated      ; altsyncram_0td1      ; work            ;
;       |run_rom_r:rrr|                             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|run_rom_r:rrr                                                          ; run_rom_r            ; work            ;
;          |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0                                     ; altsyncram           ; work            ;
;             |altsyncram_uud1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated      ; altsyncram_uud1      ; work            ;
;    |vga_controller:ctr1|                          ; 30 (30)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga_controller:ctr1                                                                                   ; vga_controller       ; work            ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+----------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+
; Name                                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                ;
+------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+
; pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384 ; db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif  ;
; pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384 ; db/Project_VGA.ram0_attack_rom_g_65ef7d7a.hdl.mif  ;
; pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384 ; db/Project_VGA.ram0_attack_rom_r_65ef7d67.hdl.mif  ;
; pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; db/Project_VGA.ram0_char_rom_b_5fe43eb2.hdl.mif    ;
; pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; db/Project_VGA.ram0_char_rom_g_5fe43e8d.hdl.mif    ;
; pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; db/Project_VGA.ram0_char_rom_r_5fe43e82.hdl.mif    ;
; pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif  ;
; pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif  ;
; pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif  ;
; pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif   ;
; pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif   ;
; pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif   ;
; pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif ;
; pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif ;
; pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif ;
; pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; db/Project_VGA.ram0_heart_rom_b_b6986ce9.hdl.mif   ;
; pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; db/Project_VGA.ram0_heart_rom_g_b6986cec.hdl.mif   ;
; pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096  ; db/Project_VGA.ram0_heart_rom_r_b6986cf9.hdl.mif   ;
; pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192  ; db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif   ;
; pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192  ; db/Project_VGA.ram0_pika_name_g_41951700.hdl.mif   ;
; pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192  ; db/Project_VGA.ram0_pika_name_r_4195170d.hdl.mif   ;
; pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif     ;
; pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif     ;
; pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768 ; db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif     ;
; pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192  ; db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif     ;
; pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192  ; db/Project_VGA.ram0_run_rom_g_d25a6fb0.hdl.mif     ;
; pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192  ; db/Project_VGA.ram0_run_rom_r_d25a6fbd.hdl.mif     ;
+------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-------------------+
; Altera ; altera_pll   ; 23.1    ; N/A          ; N/A          ; |top|clock_generator:vga_clock ; clock_generator.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|pattern_generator:pattern_gen1|cur_state                                                                                                                 ;
+-------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+------------------+
; Name              ; cur_state.SKILL3 ; cur_state.SKILL2 ; cur_state.SKILL1 ; cur_state.ATTACK4 ; cur_state.ATTACK3 ; cur_state.ATTACK2 ; cur_state.ATTACK1 ; cur_state.STATIC ;
+-------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+------------------+
; cur_state.STATIC  ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ;
; cur_state.ATTACK1 ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 1                ;
; cur_state.ATTACK2 ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 1                ;
; cur_state.ATTACK3 ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 1                ;
; cur_state.ATTACK4 ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 1                ;
; cur_state.SKILL1  ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; cur_state.SKILL2  ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
; cur_state.SKILL3  ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ;
+-------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|keypress:k3|key_state                                                         ;
+-------------------------+-------------------------+------------------------+-----------------------+
; Name                    ; key_state.KEY_UNPRESSED ; key_state.KEY_RELEASED ; key_state.KEY_PRESSED ;
+-------------------------+-------------------------+------------------------+-----------------------+
; key_state.KEY_UNPRESSED ; 0                       ; 0                      ; 0                     ;
; key_state.KEY_PRESSED   ; 1                       ; 0                      ; 1                     ;
; key_state.KEY_RELEASED  ; 1                       ; 1                      ; 0                     ;
+-------------------------+-------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|keypress:k2|key_state                                                         ;
+-------------------------+-------------------------+------------------------+-----------------------+
; Name                    ; key_state.KEY_UNPRESSED ; key_state.KEY_RELEASED ; key_state.KEY_PRESSED ;
+-------------------------+-------------------------+------------------------+-----------------------+
; key_state.KEY_UNPRESSED ; 0                       ; 0                      ; 0                     ;
; key_state.KEY_PRESSED   ; 1                       ; 0                      ; 1                     ;
; key_state.KEY_RELEASED  ; 1                       ; 1                      ; 0                     ;
+-------------------------+-------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|keypress:k1|key_state                                                         ;
+-------------------------+-------------------------+------------------------+-----------------------+
; Name                    ; key_state.KEY_UNPRESSED ; key_state.KEY_RELEASED ; key_state.KEY_PRESSED ;
+-------------------------+-------------------------+------------------------+-----------------------+
; key_state.KEY_UNPRESSED ; 0                       ; 0                      ; 0                     ;
; key_state.KEY_PRESSED   ; 1                       ; 0                      ; 1                     ;
; key_state.KEY_RELEASED  ; 1                       ; 1                      ; 0                     ;
+-------------------------+-------------------------+------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+-------------------------------------------------------+--------------------------------------------------------------+
; Register name                                         ; Reason for Removal                                           ;
+-------------------------------------------------------+--------------------------------------------------------------+
; pattern_generator:pattern_gen1|ekans_start_x[0]       ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|ekans_start_y[0]       ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_x[7..9] ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_x[5,6]  ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_x[3,4]  ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_x[2]    ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_x[0,1]  ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_y[9]    ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_y[8]    ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_y[7]    ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_y[5,6]  ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_y[4]    ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_y[2,3]  ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_y[1]    ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|charname_start_y[0]    ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pika_start_x[0]        ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pika_start_y[7..9]     ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pika_start_y[5,6]      ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pika_start_y[3,4]      ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pika_start_y[2]        ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pika_start_y[0,1]      ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|heart1_start_x[0]      ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|heart1_start_y[7..9]   ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|heart1_start_y[6]      ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|heart1_start_y[5]      ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|heart1_start_y[4]      ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|heart1_start_y[0..3]   ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_x[0]      ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_y[9]      ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_y[8]      ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_y[7]      ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_y[6]      ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_y[5]      ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_y[4]      ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_y[3]      ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_y[2]      ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|tackle_start_y[0,1]    ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flame_start_x[0]       ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flame_start_y[9]       ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flame_start_y[8]       ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flame_start_y[7]       ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flame_start_y[5,6]     ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flame_start_y[4]       ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flame_start_y[3]       ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flame_start_y[0..2]    ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flameat_start_x[1]     ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flameat_start_x[0]     ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|flameat_start_y[0,1]   ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pikaname_start_y[8,9]  ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pikaname_start_y[7]    ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pikaname_start_y[6]    ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pikaname_start_y[5]    ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pikaname_start_y[3,4]  ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pikaname_start_y[2]    ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pikaname_start_y[1]    ; Stuck at GND due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pikaname_start_y[0]    ; Stuck at VCC due to stuck port data_in                       ;
; pattern_generator:pattern_gen1|pika_start_x[9]        ; Merged with pattern_generator:pattern_gen1|heart1_start_x[9] ;
; pattern_generator:pattern_gen1|pika_start_x[8]        ; Merged with pattern_generator:pattern_gen1|heart1_start_x[8] ;
; pattern_generator:pattern_gen1|pika_start_x[7]        ; Merged with pattern_generator:pattern_gen1|heart1_start_x[7] ;
; pattern_generator:pattern_gen1|pika_start_x[6]        ; Merged with pattern_generator:pattern_gen1|heart1_start_x[6] ;
; pattern_generator:pattern_gen1|pika_start_x[5]        ; Merged with pattern_generator:pattern_gen1|heart1_start_x[5] ;
; pattern_generator:pattern_gen1|pika_start_x[4]        ; Merged with pattern_generator:pattern_gen1|heart1_start_x[4] ;
; pattern_generator:pattern_gen1|pika_start_x[3]        ; Merged with pattern_generator:pattern_gen1|heart1_start_x[3] ;
; pattern_generator:pattern_gen1|pika_start_x[2]        ; Merged with pattern_generator:pattern_gen1|heart1_start_x[2] ;
; pattern_generator:pattern_gen1|pika_start_x[1]        ; Merged with pattern_generator:pattern_gen1|heart1_start_x[1] ;
; pattern_generator:pattern_gen1|cur_state~4            ; Lost fanout                                                  ;
; pattern_generator:pattern_gen1|cur_state~5            ; Lost fanout                                                  ;
; pattern_generator:pattern_gen1|cur_state~6            ; Lost fanout                                                  ;
; pattern_generator:pattern_gen1|cur_state~7            ; Lost fanout                                                  ;
; keypress:k3|key_state.KEY_UNPRESSED                   ; Lost fanout                                                  ;
; keypress:k2|key_state.KEY_UNPRESSED                   ; Lost fanout                                                  ;
; keypress:k1|key_state.KEY_PRESSED                     ; Lost fanout                                                  ;
; keypress:k1|key_state.KEY_RELEASED                    ; Lost fanout                                                  ;
; keypress:k1|key_state.KEY_UNPRESSED                   ; Lost fanout                                                  ;
; Total Number of Removed Registers = 98                ;                                                              ;
+-------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 156   ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 156   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 100   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; pattern_generator:pattern_gen1|red[0]              ; 1       ;
; pattern_generator:pattern_gen1|red[1]              ; 1       ;
; pattern_generator:pattern_gen1|red[2]              ; 1       ;
; pattern_generator:pattern_gen1|red[3]              ; 1       ;
; pattern_generator:pattern_gen1|red[4]              ; 1       ;
; pattern_generator:pattern_gen1|red[5]              ; 1       ;
; pattern_generator:pattern_gen1|red[6]              ; 1       ;
; pattern_generator:pattern_gen1|red[7]              ; 1       ;
; pattern_generator:pattern_gen1|green[0]            ; 1       ;
; pattern_generator:pattern_gen1|green[1]            ; 1       ;
; pattern_generator:pattern_gen1|green[2]            ; 1       ;
; pattern_generator:pattern_gen1|green[3]            ; 1       ;
; pattern_generator:pattern_gen1|green[4]            ; 1       ;
; pattern_generator:pattern_gen1|green[5]            ; 1       ;
; pattern_generator:pattern_gen1|green[6]            ; 1       ;
; pattern_generator:pattern_gen1|green[7]            ; 1       ;
; pattern_generator:pattern_gen1|blue[0]             ; 1       ;
; pattern_generator:pattern_gen1|blue[1]             ; 1       ;
; pattern_generator:pattern_gen1|blue[2]             ; 1       ;
; pattern_generator:pattern_gen1|blue[3]             ; 1       ;
; pattern_generator:pattern_gen1|blue[4]             ; 1       ;
; pattern_generator:pattern_gen1|blue[5]             ; 1       ;
; pattern_generator:pattern_gen1|blue[6]             ; 1       ;
; pattern_generator:pattern_gen1|blue[7]             ; 1       ;
; pattern_generator:pattern_gen1|heart_count[1]      ; 3       ;
; pattern_generator:pattern_gen1|heart_count[0]      ; 5       ;
; pattern_generator:pattern_gen1|heart1_start_x[4]   ; 8       ;
; pattern_generator:pattern_gen1|heart1_start_x[7]   ; 12      ;
; pattern_generator:pattern_gen1|heart1_start_x[8]   ; 10      ;
; pattern_generator:pattern_gen1|flameat_start_x[4]  ; 3       ;
; pattern_generator:pattern_gen1|flameat_start_x[7]  ; 8       ;
; pattern_generator:pattern_gen1|flameat_start_x[6]  ; 8       ;
; pattern_generator:pattern_gen1|flameat_start_y[2]  ; 4       ;
; pattern_generator:pattern_gen1|flameat_start_y[8]  ; 4       ;
; pattern_generator:pattern_gen1|tackle_start_x[4]   ; 5       ;
; pattern_generator:pattern_gen1|tackle_start_x[7]   ; 9       ;
; pattern_generator:pattern_gen1|tackle_start_x[8]   ; 7       ;
; pattern_generator:pattern_gen1|flame_start_x[8]    ; 7       ;
; pattern_generator:pattern_gen1|flame_start_x[4]    ; 5       ;
; pattern_generator:pattern_gen1|flame_start_x[7]    ; 9       ;
; pattern_generator:pattern_gen1|ekans_start_y[5]    ; 3       ;
; pattern_generator:pattern_gen1|ekans_start_y[3]    ; 3       ;
; pattern_generator:pattern_gen1|ekans_start_y[2]    ; 3       ;
; pattern_generator:pattern_gen1|ekans_start_y[8]    ; 5       ;
; pattern_generator:pattern_gen1|ekans_start_x[6]    ; 7       ;
; pattern_generator:pattern_gen1|ekans_start_x[2]    ; 3       ;
; pattern_generator:pattern_gen1|ekans_start_x[5]    ; 4       ;
; pattern_generator:pattern_gen1|pikaname_start_x[5] ; 3       ;
; pattern_generator:pattern_gen1|pikaname_start_x[2] ; 3       ;
; pattern_generator:pattern_gen1|pikaname_start_x[0] ; 3       ;
; pattern_generator:pattern_gen1|pikaname_start_x[7] ; 8       ;
; Total number of inverted registers = 51            ;         ;
+----------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                          ;
+------------------------------------------------------------------+-------------------------------------------------------------+------+
; Register Name                                                    ; Megafunction                                                ; Type ;
+------------------------------------------------------------------+-------------------------------------------------------------+------+
; pattern_generator:pattern_gen1|dragon_rom_b:drgb|data_out[0..3]  ; pattern_generator:pattern_gen1|dragon_rom_b:drgb|mem_rtl_0  ; RAM  ;
; pattern_generator:pattern_gen1|dragon_rom_g:drgg|data_out[0..3]  ; pattern_generator:pattern_gen1|dragon_rom_g:drgg|mem_rtl_0  ; RAM  ;
; pattern_generator:pattern_gen1|dragon_rom_r:drgr|data_out[0..3]  ; pattern_generator:pattern_gen1|dragon_rom_r:drgr|mem_rtl_0  ; RAM  ;
; pattern_generator:pattern_gen1|pika_name_b:pknb|data_out[0..3]   ; pattern_generator:pattern_gen1|pika_name_b:pknb|mem_rtl_0   ; RAM  ;
; pattern_generator:pattern_gen1|pika_name_g:pkng|data_out[0..3]   ; pattern_generator:pattern_gen1|pika_name_g:pkng|mem_rtl_0   ; RAM  ;
; pattern_generator:pattern_gen1|pika_name_r:pknr|data_out[0..3]   ; pattern_generator:pattern_gen1|pika_name_r:pknr|mem_rtl_0   ; RAM  ;
; pattern_generator:pattern_gen1|char_rom_b:chb|data_out[0..3]     ; pattern_generator:pattern_gen1|char_rom_b:chb|mem_rtl_0     ; RAM  ;
; pattern_generator:pattern_gen1|char_rom_g:chg|data_out[0..3]     ; pattern_generator:pattern_gen1|char_rom_g:chg|mem_rtl_0     ; RAM  ;
; pattern_generator:pattern_gen1|char_rom_r:chr|data_out[0..3]     ; pattern_generator:pattern_gen1|char_rom_r:chr|mem_rtl_0     ; RAM  ;
; pattern_generator:pattern_gen1|flameat_rom_b:flmb|data_out[0..3] ; pattern_generator:pattern_gen1|flameat_rom_b:flmb|mem_rtl_0 ; RAM  ;
; pattern_generator:pattern_gen1|flameat_rom_g:flmg|data_out[0..3] ; pattern_generator:pattern_gen1|flameat_rom_g:flmg|mem_rtl_0 ; RAM  ;
; pattern_generator:pattern_gen1|flameat_rom_r:flmr|data_out[0..3] ; pattern_generator:pattern_gen1|flameat_rom_r:flmr|mem_rtl_0 ; RAM  ;
; pattern_generator:pattern_gen1|run_rom_b:rrb|data_out[0..3]      ; pattern_generator:pattern_gen1|run_rom_b:rrb|mem_rtl_0      ; RAM  ;
; pattern_generator:pattern_gen1|run_rom_g:rrg|data_out[0..3]      ; pattern_generator:pattern_gen1|run_rom_g:rrg|mem_rtl_0      ; RAM  ;
; pattern_generator:pattern_gen1|run_rom_r:rrr|data_out[0..3]      ; pattern_generator:pattern_gen1|run_rom_r:rrr|mem_rtl_0      ; RAM  ;
; pattern_generator:pattern_gen1|attack_rom_b:arb|data_out[0..3]   ; pattern_generator:pattern_gen1|attack_rom_b:arb|mem_rtl_0   ; RAM  ;
; pattern_generator:pattern_gen1|attack_rom_g:arg|data_out[0..3]   ; pattern_generator:pattern_gen1|attack_rom_g:arg|mem_rtl_0   ; RAM  ;
; pattern_generator:pattern_gen1|attack_rom_r:arr|data_out[0..3]   ; pattern_generator:pattern_gen1|attack_rom_r:arr|mem_rtl_0   ; RAM  ;
; pattern_generator:pattern_gen1|heart_rom_b:hrb|data_out[0..3]    ; pattern_generator:pattern_gen1|heart_rom_b:hrb|mem_rtl_0    ; RAM  ;
; pattern_generator:pattern_gen1|heart_rom_g:hrg|data_out[0..3]    ; pattern_generator:pattern_gen1|heart_rom_g:hrg|mem_rtl_0    ; RAM  ;
; pattern_generator:pattern_gen1|heart_rom_r:hrr|data_out[0..3]    ; pattern_generator:pattern_gen1|heart_rom_r:hrr|mem_rtl_0    ; RAM  ;
; pattern_generator:pattern_gen1|ekans_rom_b:erb|data_out[0..3]    ; pattern_generator:pattern_gen1|ekans_rom_b:erb|mem_rtl_0    ; RAM  ;
; pattern_generator:pattern_gen1|ekans_rom_g:erg|data_out[0..3]    ; pattern_generator:pattern_gen1|ekans_rom_g:erg|mem_rtl_0    ; RAM  ;
; pattern_generator:pattern_gen1|ekans_rom_r:err|data_out[0..3]    ; pattern_generator:pattern_gen1|ekans_rom_r:err|mem_rtl_0    ; RAM  ;
; pattern_generator:pattern_gen1|pika_rom_b:prb|data_out[0..3]     ; pattern_generator:pattern_gen1|pika_rom_b:prb|mem_rtl_0     ; RAM  ;
; pattern_generator:pattern_gen1|pika_rom_g:prg|data_out[0..3]     ; pattern_generator:pattern_gen1|pika_rom_g:prg|mem_rtl_0     ; RAM  ;
; pattern_generator:pattern_gen1|pika_rom_r:prr|data_out[0..3]     ; pattern_generator:pattern_gen1|pika_rom_r:prr|mem_rtl_0     ; RAM  ;
+------------------------------------------------------------------+-------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|flameat_start_x[5] ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|ekans_start_y[7]   ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|heart1_start_x[6]  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|tackle_start_x[3]  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|flame_start_x[3]   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|pattern_generator:pattern_gen1|cnt_shake[0]       ;
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|cnt_attack[5]      ;
; 7:1                ; 14 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|cnt_flash[6]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|pattern_generator:pattern_gen1|flameat_start_x[6] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|ekans_start_y[8]   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|heart1_start_x[4]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|pattern_generator:pattern_gen1|tackle_start_x[4]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|pattern_generator:pattern_gen1|flame_start_x[7]   ;
; 17:1               ; 12 bits   ; 132 LEs       ; 96 LEs               ; 36 LEs                 ; Yes        ; |top|pattern_generator:pattern_gen1|red[5]             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|er_addr[6]         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|ar_addr[3]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|rr_addr[1]         ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|flameat_addr[11]   ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|ch_name_addr[6]    ;
; 8:1                ; 10 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|pika_name_addr[9]  ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|dragon_addr[11]    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|dragon_addr[1]     ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|hr_addr[2]         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top|pattern_generator:pattern_gen1|hr_addr[0]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:vga_clock|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                     ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                   ;
; fractional_vco_multiplier            ; false                  ; String                                                                   ;
; pll_type                             ; General                ; String                                                                   ;
; pll_subtype                          ; General                ; String                                                                   ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                           ;
; operation_mode                       ; direct                 ; String                                                                   ;
; deserialization_factor               ; 4                      ; Signed Integer                                                           ;
; data_rate                            ; 0                      ; Signed Integer                                                           ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                           ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                                   ;
; phase_shift0                         ; 0 ps                   ; String                                                                   ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                   ;
; phase_shift1                         ; 0 ps                   ; String                                                                   ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                   ;
; phase_shift2                         ; 0 ps                   ; String                                                                   ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                   ;
; phase_shift3                         ; 0 ps                   ; String                                                                   ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                   ;
; phase_shift4                         ; 0 ps                   ; String                                                                   ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                   ;
; phase_shift5                         ; 0 ps                   ; String                                                                   ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                   ;
; phase_shift6                         ; 0 ps                   ; String                                                                   ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                   ;
; phase_shift7                         ; 0 ps                   ; String                                                                   ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                   ;
; phase_shift8                         ; 0 ps                   ; String                                                                   ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                   ;
; phase_shift9                         ; 0 ps                   ; String                                                                   ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                   ;
; phase_shift10                        ; 0 ps                   ; String                                                                   ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                   ;
; phase_shift11                        ; 0 ps                   ; String                                                                   ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                   ;
; phase_shift12                        ; 0 ps                   ; String                                                                   ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                   ;
; phase_shift13                        ; 0 ps                   ; String                                                                   ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                   ;
; phase_shift14                        ; 0 ps                   ; String                                                                   ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                   ;
; phase_shift15                        ; 0 ps                   ; String                                                                   ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                   ;
; phase_shift16                        ; 0 ps                   ; String                                                                   ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                   ;
; phase_shift17                        ; 0 ps                   ; String                                                                   ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                           ;
; clock_name_0                         ;                        ; String                                                                   ;
; clock_name_1                         ;                        ; String                                                                   ;
; clock_name_2                         ;                        ; String                                                                   ;
; clock_name_3                         ;                        ; String                                                                   ;
; clock_name_4                         ;                        ; String                                                                   ;
; clock_name_5                         ;                        ; String                                                                   ;
; clock_name_6                         ;                        ; String                                                                   ;
; clock_name_7                         ;                        ; String                                                                   ;
; clock_name_8                         ;                        ; String                                                                   ;
; clock_name_global_0                  ; false                  ; String                                                                   ;
; clock_name_global_1                  ; false                  ; String                                                                   ;
; clock_name_global_2                  ; false                  ; String                                                                   ;
; clock_name_global_3                  ; false                  ; String                                                                   ;
; clock_name_global_4                  ; false                  ; String                                                                   ;
; clock_name_global_5                  ; false                  ; String                                                                   ;
; clock_name_global_6                  ; false                  ; String                                                                   ;
; clock_name_global_7                  ; false                  ; String                                                                   ;
; clock_name_global_8                  ; false                  ; String                                                                   ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_bypass_en                      ; false                  ; String                                                                   ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_bypass_en                      ; false                  ; String                                                                   ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                   ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                   ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                   ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                   ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                   ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                   ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                   ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                   ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                   ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                   ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                   ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                   ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                   ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                   ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                   ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                   ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                   ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                   ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                   ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                   ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                   ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                   ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                   ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                   ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                   ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                   ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                   ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                   ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                   ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                   ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                   ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                   ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                   ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                   ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                   ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                   ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                           ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                           ;
; pll_slf_rst                          ; false                  ; String                                                                   ;
; pll_bw_sel                           ; low                    ; String                                                                   ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                   ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                           ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                           ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                           ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                           ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                   ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                   ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                   ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                   ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                           ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                   ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                   ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                   ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                   ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                           ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypress:k1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; KEY_UNPRESSED  ; 00    ; Unsigned Binary                 ;
; KEY_PRESSED    ; 01    ; Unsigned Binary                 ;
; KEY_RELEASED   ; 10    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypress:k2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; KEY_UNPRESSED  ; 00    ; Unsigned Binary                 ;
; KEY_PRESSED    ; 01    ; Unsigned Binary                 ;
; KEY_RELEASED   ; 10    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypress:k3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; KEY_UNPRESSED  ; 00    ; Unsigned Binary                 ;
; KEY_PRESSED    ; 01    ; Unsigned Binary                 ;
; KEY_RELEASED   ; 10    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                             ; Type                          ;
+------------------------------------+---------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                       ;
; WIDTH_A                            ; 8                                                 ; Untyped                       ;
; WIDTHAD_A                          ; 12                                                ; Untyped                       ;
; NUMWORDS_A                         ; 4096                                              ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                       ;
; WIDTH_B                            ; 1                                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_m3e1                                   ; Untyped                       ;
+------------------------------------+---------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                             ; Type                          ;
+------------------------------------+---------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                       ;
; WIDTH_A                            ; 8                                                 ; Untyped                       ;
; WIDTHAD_A                          ; 12                                                ; Untyped                       ;
; NUMWORDS_A                         ; 4096                                              ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                       ;
; WIDTH_B                            ; 1                                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_92e1                                   ; Untyped                       ;
+------------------------------------+---------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                             ; Type                          ;
+------------------------------------+---------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                       ;
; WIDTH_A                            ; 8                                                 ; Untyped                       ;
; WIDTHAD_A                          ; 12                                                ; Untyped                       ;
; NUMWORDS_A                         ; 4096                                              ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                       ;
; WIDTH_B                            ; 1                                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_v3e1                                   ; Untyped                       ;
+------------------------------------+---------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                            ; Type                          ;
+------------------------------------+--------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                       ;
; WIDTH_A                            ; 8                                                ; Untyped                       ;
; WIDTHAD_A                          ; 10                                               ; Untyped                       ;
; NUMWORDS_A                         ; 1024                                             ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                       ;
; WIDTH_B                            ; 1                                                ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_jtd1                                  ; Untyped                       ;
+------------------------------------+--------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                            ; Type                          ;
+------------------------------------+--------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                       ;
; WIDTH_A                            ; 8                                                ; Untyped                       ;
; WIDTHAD_A                          ; 10                                               ; Untyped                       ;
; NUMWORDS_A                         ; 1024                                             ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                       ;
; WIDTH_B                            ; 1                                                ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_pika_name_g_41951700.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_3sd1                                  ; Untyped                       ;
+------------------------------------+--------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                            ; Type                          ;
+------------------------------------+--------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                       ;
; WIDTH_A                            ; 8                                                ; Untyped                       ;
; WIDTHAD_A                          ; 10                                               ; Untyped                       ;
; NUMWORDS_A                         ; 1024                                             ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                       ;
; WIDTH_B                            ; 1                                                ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_pika_name_r_4195170d.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_2ud1                                  ; Untyped                       ;
+------------------------------------+--------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                           ; Type                         ;
+------------------------------------+-------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                      ;
; WIDTH_A                            ; 8                                               ; Untyped                      ;
; WIDTHAD_A                          ; 9                                               ; Untyped                      ;
; NUMWORDS_A                         ; 512                                             ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WIDTH_B                            ; 1                                               ; Untyped                      ;
; WIDTHAD_B                          ; 1                                               ; Untyped                      ;
; NUMWORDS_B                         ; 1                                               ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_char_rom_b_5fe43eb2.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_isd1                                 ; Untyped                      ;
+------------------------------------+-------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                           ; Type                         ;
+------------------------------------+-------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                      ;
; WIDTH_A                            ; 8                                               ; Untyped                      ;
; WIDTHAD_A                          ; 9                                               ; Untyped                      ;
; NUMWORDS_A                         ; 512                                             ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WIDTH_B                            ; 1                                               ; Untyped                      ;
; WIDTHAD_B                          ; 1                                               ; Untyped                      ;
; NUMWORDS_B                         ; 1                                               ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_char_rom_g_5fe43e8d.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_vsd1                                 ; Untyped                      ;
+------------------------------------+-------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                           ; Type                         ;
+------------------------------------+-------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                      ;
; WIDTH_A                            ; 8                                               ; Untyped                      ;
; WIDTHAD_A                          ; 9                                               ; Untyped                      ;
; NUMWORDS_A                         ; 512                                             ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WIDTH_B                            ; 1                                               ; Untyped                      ;
; WIDTHAD_B                          ; 1                                               ; Untyped                      ;
; NUMWORDS_B                         ; 1                                               ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_char_rom_r_5fe43e82.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_ord1                                 ; Untyped                      ;
+------------------------------------+-------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                              ; Type                          ;
+------------------------------------+----------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                       ;
; WIDTH_A                            ; 8                                                  ; Untyped                       ;
; WIDTHAD_A                          ; 12                                                 ; Untyped                       ;
; NUMWORDS_A                         ; 4096                                               ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                       ;
; WIDTH_B                            ; 1                                                  ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_a8e1                                    ; Untyped                       ;
+------------------------------------+----------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                              ; Type                          ;
+------------------------------------+----------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                       ;
; WIDTH_A                            ; 8                                                  ; Untyped                       ;
; WIDTHAD_A                          ; 12                                                 ; Untyped                       ;
; NUMWORDS_A                         ; 4096                                               ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                       ;
; WIDTH_B                            ; 1                                                  ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_i8e1                                    ; Untyped                       ;
+------------------------------------+----------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                              ; Type                          ;
+------------------------------------+----------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                       ;
; WIDTH_A                            ; 8                                                  ; Untyped                       ;
; WIDTHAD_A                          ; 12                                                 ; Untyped                       ;
; NUMWORDS_A                         ; 4096                                               ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                       ;
; WIDTH_B                            ; 1                                                  ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_e7e1                                    ; Untyped                       ;
+------------------------------------+----------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                          ; Type                         ;
+------------------------------------+------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                      ;
; WIDTH_A                            ; 8                                              ; Untyped                      ;
; WIDTHAD_A                          ; 10                                             ; Untyped                      ;
; NUMWORDS_A                         ; 1024                                           ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                      ;
; WIDTH_B                            ; 1                                              ; Untyped                      ;
; WIDTHAD_B                          ; 1                                              ; Untyped                      ;
; NUMWORDS_B                         ; 1                                              ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                      ;
; BYTE_SIZE                          ; 8                                              ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_fud1                                ; Untyped                      ;
+------------------------------------+------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                          ; Type                         ;
+------------------------------------+------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                      ;
; WIDTH_A                            ; 8                                              ; Untyped                      ;
; WIDTHAD_A                          ; 10                                             ; Untyped                      ;
; NUMWORDS_A                         ; 1024                                           ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                      ;
; WIDTH_B                            ; 1                                              ; Untyped                      ;
; WIDTHAD_B                          ; 1                                              ; Untyped                      ;
; NUMWORDS_B                         ; 1                                              ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                      ;
; BYTE_SIZE                          ; 8                                              ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_run_rom_g_d25a6fb0.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0td1                                ; Untyped                      ;
+------------------------------------+------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                          ; Type                         ;
+------------------------------------+------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                      ;
; WIDTH_A                            ; 8                                              ; Untyped                      ;
; WIDTHAD_A                          ; 10                                             ; Untyped                      ;
; NUMWORDS_A                         ; 1024                                           ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                      ;
; WIDTH_B                            ; 1                                              ; Untyped                      ;
; WIDTHAD_B                          ; 1                                              ; Untyped                      ;
; NUMWORDS_B                         ; 1                                              ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                      ;
; BYTE_SIZE                          ; 8                                              ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_run_rom_r_d25a6fbd.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_uud1                                ; Untyped                      ;
+------------------------------------+------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                             ; Type                         ;
+------------------------------------+---------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                      ;
; WIDTH_A                            ; 8                                                 ; Untyped                      ;
; WIDTHAD_A                          ; 11                                                ; Untyped                      ;
; NUMWORDS_A                         ; 2048                                              ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                      ;
; WIDTH_B                            ; 1                                                 ; Untyped                      ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                      ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                      ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_a5e1                                   ; Untyped                      ;
+------------------------------------+---------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                             ; Type                         ;
+------------------------------------+---------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                      ;
; WIDTH_A                            ; 8                                                 ; Untyped                      ;
; WIDTHAD_A                          ; 11                                                ; Untyped                      ;
; NUMWORDS_A                         ; 2048                                              ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                      ;
; WIDTH_B                            ; 1                                                 ; Untyped                      ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                      ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                      ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_attack_rom_g_65ef7d7a.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_p6e1                                   ; Untyped                      ;
+------------------------------------+---------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0 ;
+------------------------------------+---------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                             ; Type                         ;
+------------------------------------+---------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                      ;
; WIDTH_A                            ; 8                                                 ; Untyped                      ;
; WIDTHAD_A                          ; 11                                                ; Untyped                      ;
; NUMWORDS_A                         ; 2048                                              ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                      ;
; WIDTH_B                            ; 1                                                 ; Untyped                      ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                      ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                      ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_attack_rom_r_65ef7d67.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_p5e1                                   ; Untyped                      ;
+------------------------------------+---------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                            ; Type                         ;
+------------------------------------+--------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                      ;
; WIDTH_A                            ; 8                                                ; Untyped                      ;
; WIDTHAD_A                          ; 9                                                ; Untyped                      ;
; NUMWORDS_A                         ; 512                                              ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WIDTH_B                            ; 1                                                ; Untyped                      ;
; WIDTHAD_B                          ; 1                                                ; Untyped                      ;
; NUMWORDS_B                         ; 1                                                ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_heart_rom_b_b6986ce9.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_8vd1                                  ; Untyped                      ;
+------------------------------------+--------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                            ; Type                         ;
+------------------------------------+--------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                      ;
; WIDTH_A                            ; 8                                                ; Untyped                      ;
; WIDTHAD_A                          ; 9                                                ; Untyped                      ;
; NUMWORDS_A                         ; 512                                              ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WIDTH_B                            ; 1                                                ; Untyped                      ;
; WIDTHAD_B                          ; 1                                                ; Untyped                      ;
; NUMWORDS_B                         ; 1                                                ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_heart_rom_g_b6986cec.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_n0e1                                  ; Untyped                      ;
+------------------------------------+--------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                            ; Type                         ;
+------------------------------------+--------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                      ;
; WIDTH_A                            ; 8                                                ; Untyped                      ;
; WIDTHAD_A                          ; 9                                                ; Untyped                      ;
; NUMWORDS_A                         ; 512                                              ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WIDTH_B                            ; 1                                                ; Untyped                      ;
; WIDTHAD_B                          ; 1                                                ; Untyped                      ;
; NUMWORDS_B                         ; 1                                                ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_heart_rom_r_b6986cf9.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_pvd1                                  ; Untyped                      ;
+------------------------------------+--------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                            ; Type                         ;
+------------------------------------+--------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                      ;
; WIDTH_A                            ; 8                                                ; Untyped                      ;
; WIDTHAD_A                          ; 12                                               ; Untyped                      ;
; NUMWORDS_A                         ; 4096                                             ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WIDTH_B                            ; 1                                                ; Untyped                      ;
; WIDTHAD_B                          ; 1                                                ; Untyped                      ;
; NUMWORDS_B                         ; 1                                                ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_b0e1                                  ; Untyped                      ;
+------------------------------------+--------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                            ; Type                         ;
+------------------------------------+--------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                      ;
; WIDTH_A                            ; 8                                                ; Untyped                      ;
; WIDTHAD_A                          ; 12                                               ; Untyped                      ;
; NUMWORDS_A                         ; 4096                                             ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WIDTH_B                            ; 1                                                ; Untyped                      ;
; WIDTHAD_B                          ; 1                                                ; Untyped                      ;
; NUMWORDS_B                         ; 1                                                ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_rud1                                  ; Untyped                      ;
+------------------------------------+--------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                            ; Type                         ;
+------------------------------------+--------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                      ;
; WIDTH_A                            ; 8                                                ; Untyped                      ;
; WIDTHAD_A                          ; 12                                               ; Untyped                      ;
; NUMWORDS_A                         ; 4096                                             ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                      ;
; WIDTH_B                            ; 1                                                ; Untyped                      ;
; WIDTHAD_B                          ; 1                                                ; Untyped                      ;
; NUMWORDS_B                         ; 1                                                ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                      ;
; INIT_FILE                          ; db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_q0e1                                  ; Untyped                      ;
+------------------------------------+--------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                          ; Type                          ;
+------------------------------------+------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                       ;
; WIDTH_A                            ; 8                                              ; Untyped                       ;
; WIDTHAD_A                          ; 12                                             ; Untyped                       ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                       ;
; WIDTH_B                            ; 1                                              ; Untyped                       ;
; WIDTHAD_B                          ; 1                                              ; Untyped                       ;
; NUMWORDS_B                         ; 1                                              ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                       ;
; BYTE_SIZE                          ; 8                                              ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_3rd1                                ; Untyped                       ;
+------------------------------------+------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                          ; Type                          ;
+------------------------------------+------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                       ;
; WIDTH_A                            ; 8                                              ; Untyped                       ;
; WIDTHAD_A                          ; 12                                             ; Untyped                       ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                       ;
; WIDTH_B                            ; 1                                              ; Untyped                       ;
; WIDTHAD_B                          ; 1                                              ; Untyped                       ;
; NUMWORDS_B                         ; 1                                              ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                       ;
; BYTE_SIZE                          ; 8                                              ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_brd1                                ; Untyped                       ;
+------------------------------------+------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                          ; Type                          ;
+------------------------------------+------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                       ;
; WIDTH_A                            ; 8                                              ; Untyped                       ;
; WIDTHAD_A                          ; 12                                             ; Untyped                       ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                       ;
; WIDTH_B                            ; 1                                              ; Untyped                       ;
; WIDTHAD_B                          ; 1                                              ; Untyped                       ;
; NUMWORDS_B                         ; 1                                              ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                       ;
; BYTE_SIZE                          ; 8                                              ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                       ;
; INIT_FILE                          ; db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_krd1                                ; Untyped                       ;
+------------------------------------+------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 27                                                                     ;
; Entity Instance                           ; pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|dragon_rom_b:drgb"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|dragon_rom_g:drgg"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|dragon_rom_r:drgr"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_name_b:pknb"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_name_g:pkng"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_name_r:pknr"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|char_rom_b:chb"                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|char_rom_g:chg"                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|char_rom_r:chr"                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|flameat_rom_b:flmb"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|flameat_rom_g:flmg"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|flameat_rom_r:flmr"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|run_rom_b:rrb"                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|run_rom_g:rrg"                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|run_rom_r:rrr"                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|attack_rom_b:arb"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|attack_rom_g:arg"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|attack_rom_r:arr"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|heart_rom_b:hrb"                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|heart_rom_g:hrg"                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|heart_rom_r:hrr"                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|ekans_rom_b:erb"                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|ekans_rom_g:erg"                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|ekans_rom_r:err"                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_rom_b:prb"                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_rom_g:prg"                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|pika_rom_r:prr"                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pattern_generator:pattern_gen1|frame_buffer:fb"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rom  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 156                         ;
;     CLR               ; 46                          ;
;     CLR SCLR          ; 10                          ;
;     ENA CLR           ; 54                          ;
;     ENA CLR SCLR      ; 46                          ;
; arriav_lcell_comb     ; 765                         ;
;     arith             ; 205                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 124                         ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 5                           ;
;     normal            ; 476                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 96                          ;
;         5 data inputs ; 86                          ;
;         6 data inputs ; 143                         ;
;     shared            ; 84                          ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 1                           ;
; boundary_port         ; 34                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 3.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Apr 30 14:46:13 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_VGA -c Project_VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file keypress.sv
    Info (12023): Found entity 1: keypress File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/keypress.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/attack_rom_r.v
    Info (12023): Found entity 1: attack_rom_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/attack_rom_g.v
    Info (12023): Found entity 1: attack_rom_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/attack_rom_b.v
    Info (12023): Found entity 1: attack_rom_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/run_rom_r.v
    Info (12023): Found entity 1: run_rom_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/run_rom_g.v
    Info (12023): Found entity 1: run_rom_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/run_rom_b.v
    Info (12023): Found entity 1: run_rom_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/raichu_rom_r.sv
    Info (12023): Found entity 1: raichu_rom_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/raichu_rom_r.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/raichu_rom_g.sv
    Info (12023): Found entity 1: raichu_rom_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/raichu_rom_g.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/raichu_rom_b.sv
    Info (12023): Found entity 1: raichu_rom_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/raichu_rom_b.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/pika_rom_r.v
    Info (12023): Found entity 1: pika_rom_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/pika_rom_g.v
    Info (12023): Found entity 1: pika_rom_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/pika_rom_b.v
    Info (12023): Found entity 1: pika_rom_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/pika_name_r.sv
    Info (12023): Found entity 1: pika_name_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_r.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/pika_name_g.sv
    Info (12023): Found entity 1: pika_name_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_g.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/pika_name_b.sv
    Info (12023): Found entity 1: pika_name_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_b.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/heart_rom_r.v
    Info (12023): Found entity 1: heart_rom_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/heart_rom_g.v
    Info (12023): Found entity 1: heart_rom_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/heart_rom_b.v
    Info (12023): Found entity 1: heart_rom_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/flameat_rom_r.sv
    Info (12023): Found entity 1: flameat_rom_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_r.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/flameat_rom_g.sv
    Info (12023): Found entity 1: flameat_rom_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_g.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/flameat_rom_b.sv
    Info (12023): Found entity 1: flameat_rom_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_b.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/ekans_rom_r.v
    Info (12023): Found entity 1: ekans_rom_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/ekans_rom_g.v
    Info (12023): Found entity 1: ekans_rom_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/ekans_rom_b.v
    Info (12023): Found entity 1: ekans_rom_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/dragon_rom_r.sv
    Info (12023): Found entity 1: dragon_rom_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_r.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/dragon_rom_g.sv
    Info (12023): Found entity 1: dragon_rom_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_g.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/dragon_rom_b.sv
    Info (12023): Found entity 1: dragon_rom_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_b.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/char_rom_r.sv
    Info (12023): Found entity 1: char_rom_r File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_r.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/char_rom_g.sv
    Info (12023): Found entity 1: char_rom_g File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_g.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_roms/char_rom_b.sv
    Info (12023): Found entity 1: char_rom_b File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_b.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file frame_buffer.sv
    Info (12023): Found entity 1: frame_buffer File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/frame_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_vga.sv
    Info (12023): Found entity 1: tb_VGA File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/tb_VGA.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pattern_generator.sv
    Info (12023): Found entity 1: pattern_generator File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator/clock_generator_0002.v
    Info (12023): Found entity 1: clock_generator_0002 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator/clock_generator_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_30.v
    Info (12023): Found entity 1: PLL_30 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_30.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_30/pll_30_0002.v
    Info (12023): Found entity 1: PLL_30_0002 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_30/PLL_30_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_10.v
    Info (12023): Found entity 1: PLL_10 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_10.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_10/pll_10_0002.v
    Info (12023): Found entity 1: PLL_10_0002 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/PLL_10/PLL_10_0002.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:vga_clock" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv Line: 30
Info (12128): Elaborating entity "clock_generator_0002" for hierarchy "clock_generator:vga_clock|clock_generator_0002:clock_generator_inst" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_generator:vga_clock|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator/clock_generator_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_generator:vga_clock|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator/clock_generator_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_generator:vga_clock|clock_generator_0002:clock_generator_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/clock_generator/clock_generator_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "keypress" for hierarchy "keypress:k1" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv Line: 32
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:ctr1" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv Line: 46
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(24): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/vga_controller.sv Line: 24
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(37): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/vga_controller.sv Line: 37
Info (12128): Elaborating entity "pattern_generator" for hierarchy "pattern_generator:pattern_gen1" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv Line: 59
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(137): truncated value with size 32 to match size of target (12) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 137
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(142): truncated value with size 32 to match size of target (12) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 142
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(143): truncated value with size 32 to match size of target (12) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 143
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(148): truncated value with size 32 to match size of target (11) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 148
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(153): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 153
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(158): truncated value with size 32 to match size of target (12) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 158
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(163): truncated value with size 32 to match size of target (9) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 163
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(168): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 168
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(173): truncated value with size 32 to match size of target (12) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 173
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(178): truncated value with size 32 to match size of target (9) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 178
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(183): truncated value with size 32 to match size of target (9) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 183
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(188): truncated value with size 32 to match size of target (9) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 188
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(291): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 291
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(292): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 292
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(293): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 293
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(294): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 294
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(295): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 295
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(296): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 296
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(297): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 297
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(298): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 298
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(299): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 299
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(300): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 300
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(301): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 301
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(302): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 302
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(303): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 303
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(304): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 304
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(305): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 305
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(306): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 306
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(318): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 318
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(319): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 319
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(320): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 320
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(321): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 321
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(322): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 322
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(323): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 323
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(324): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 324
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(325): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 325
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(326): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 326
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(327): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 327
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(328): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 328
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(329): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 329
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(330): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 330
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(331): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 331
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(332): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 332
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(333): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 333
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(357): truncated value with size 32 to match size of target (6) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 357
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(358): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 358
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(359): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 359
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(363): truncated value with size 32 to match size of target (14) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 363
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(380): truncated value with size 32 to match size of target (6) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 380
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(381): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 381
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(382): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 382
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(386): truncated value with size 32 to match size of target (14) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 386
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(396): truncated value with size 32 to match size of target (14) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 396
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(404): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 404
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(405): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 405
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(408): truncated value with size 32 to match size of target (14) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 408
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(416): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 416
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(417): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 417
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(420): truncated value with size 32 to match size of target (14) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 420
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(431): truncated value with size 32 to match size of target (4) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 431
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(433): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 433
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(434): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 434
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(435): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 435
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(437): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 437
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(439): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 439
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(444): truncated value with size 32 to match size of target (14) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 444
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(454): truncated value with size 32 to match size of target (2) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 454
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(459): truncated value with size 32 to match size of target (4) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 459
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(461): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 461
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(462): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 462
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(463): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 463
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(465): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 465
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(467): truncated value with size 32 to match size of target (10) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 467
Warning (10230): Verilog HDL assignment warning at pattern_generator.sv(471): truncated value with size 32 to match size of target (14) File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 471
Info (12128): Elaborating entity "frame_buffer" for hierarchy "pattern_generator:pattern_gen1|frame_buffer:fb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 44
Info (12128): Elaborating entity "pika_rom_r" for hierarchy "pattern_generator:pattern_gen1|pika_rom_r:prr" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 47
Warning (10030): Net "mem.data_a" at pika_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v Line: 7
Warning (10030): Net "mem.waddr_a" at pika_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v Line: 7
Warning (10030): Net "mem.we_a" at pika_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_r.v Line: 7
Info (12128): Elaborating entity "pika_rom_g" for hierarchy "pattern_generator:pattern_gen1|pika_rom_g:prg" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 48
Warning (10030): Net "mem.data_a" at pika_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v Line: 8
Warning (10030): Net "mem.waddr_a" at pika_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v Line: 8
Warning (10030): Net "mem.we_a" at pika_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_g.v Line: 8
Info (12128): Elaborating entity "pika_rom_b" for hierarchy "pattern_generator:pattern_gen1|pika_rom_b:prb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 49
Warning (10030): Net "mem.data_a" at pika_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v Line: 8
Warning (10030): Net "mem.waddr_a" at pika_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v Line: 8
Warning (10030): Net "mem.we_a" at pika_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_rom_b.v Line: 8
Info (12128): Elaborating entity "ekans_rom_r" for hierarchy "pattern_generator:pattern_gen1|ekans_rom_r:err" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 52
Warning (10030): Net "mem.data_a" at ekans_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v Line: 7
Warning (10030): Net "mem.waddr_a" at ekans_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v Line: 7
Warning (10030): Net "mem.we_a" at ekans_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_r.v Line: 7
Info (12128): Elaborating entity "ekans_rom_g" for hierarchy "pattern_generator:pattern_gen1|ekans_rom_g:erg" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 53
Warning (10030): Net "mem.data_a" at ekans_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v Line: 8
Warning (10030): Net "mem.waddr_a" at ekans_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v Line: 8
Warning (10030): Net "mem.we_a" at ekans_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_g.v Line: 8
Info (12128): Elaborating entity "ekans_rom_b" for hierarchy "pattern_generator:pattern_gen1|ekans_rom_b:erb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 54
Warning (10030): Net "mem.data_a" at ekans_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v Line: 8
Warning (10030): Net "mem.waddr_a" at ekans_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v Line: 8
Warning (10030): Net "mem.we_a" at ekans_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/ekans_rom_b.v Line: 8
Info (12128): Elaborating entity "heart_rom_r" for hierarchy "pattern_generator:pattern_gen1|heart_rom_r:hrr" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 57
Warning (10030): Net "mem.data_a" at heart_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v Line: 7
Warning (10030): Net "mem.waddr_a" at heart_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v Line: 7
Warning (10030): Net "mem.we_a" at heart_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_r.v Line: 7
Info (12128): Elaborating entity "heart_rom_g" for hierarchy "pattern_generator:pattern_gen1|heart_rom_g:hrg" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 58
Warning (10030): Net "mem.data_a" at heart_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v Line: 8
Warning (10030): Net "mem.waddr_a" at heart_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v Line: 8
Warning (10030): Net "mem.we_a" at heart_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_g.v Line: 8
Info (12128): Elaborating entity "heart_rom_b" for hierarchy "pattern_generator:pattern_gen1|heart_rom_b:hrb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 59
Warning (10030): Net "mem.data_a" at heart_rom_b.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v Line: 9
Warning (10030): Net "mem.waddr_a" at heart_rom_b.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v Line: 9
Warning (10030): Net "mem.we_a" at heart_rom_b.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/heart_rom_b.v Line: 9
Info (12128): Elaborating entity "attack_rom_r" for hierarchy "pattern_generator:pattern_gen1|attack_rom_r:arr" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 62
Warning (10030): Net "mem.data_a" at attack_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v Line: 7
Warning (10030): Net "mem.waddr_a" at attack_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v Line: 7
Warning (10030): Net "mem.we_a" at attack_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_r.v Line: 7
Info (12128): Elaborating entity "attack_rom_g" for hierarchy "pattern_generator:pattern_gen1|attack_rom_g:arg" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 63
Warning (10030): Net "mem.data_a" at attack_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v Line: 8
Warning (10030): Net "mem.waddr_a" at attack_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v Line: 8
Warning (10030): Net "mem.we_a" at attack_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_g.v Line: 8
Info (12128): Elaborating entity "attack_rom_b" for hierarchy "pattern_generator:pattern_gen1|attack_rom_b:arb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 64
Warning (10030): Net "mem.data_a" at attack_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v Line: 8
Warning (10030): Net "mem.waddr_a" at attack_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v Line: 8
Warning (10030): Net "mem.we_a" at attack_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/attack_rom_b.v Line: 8
Info (12128): Elaborating entity "run_rom_r" for hierarchy "pattern_generator:pattern_gen1|run_rom_r:rrr" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 67
Warning (10030): Net "mem.data_a" at run_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v Line: 7
Warning (10030): Net "mem.waddr_a" at run_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v Line: 7
Warning (10030): Net "mem.we_a" at run_rom_r.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_r.v Line: 7
Info (12128): Elaborating entity "run_rom_g" for hierarchy "pattern_generator:pattern_gen1|run_rom_g:rrg" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 68
Warning (10030): Net "mem.data_a" at run_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v Line: 8
Warning (10030): Net "mem.waddr_a" at run_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v Line: 8
Warning (10030): Net "mem.we_a" at run_rom_g.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_g.v Line: 8
Info (12128): Elaborating entity "run_rom_b" for hierarchy "pattern_generator:pattern_gen1|run_rom_b:rrb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 69
Warning (10030): Net "mem.data_a" at run_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v Line: 8
Warning (10030): Net "mem.waddr_a" at run_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v Line: 8
Warning (10030): Net "mem.we_a" at run_rom_b.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/run_rom_b.v Line: 8
Info (12128): Elaborating entity "flameat_rom_r" for hierarchy "pattern_generator:pattern_gen1|flameat_rom_r:flmr" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 71
Warning (10030): Net "mem.data_a" at flameat_rom_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_r.sv Line: 7
Warning (10030): Net "mem.waddr_a" at flameat_rom_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_r.sv Line: 7
Warning (10030): Net "mem.we_a" at flameat_rom_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_r.sv Line: 7
Info (12128): Elaborating entity "flameat_rom_g" for hierarchy "pattern_generator:pattern_gen1|flameat_rom_g:flmg" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 72
Warning (10030): Net "mem.data_a" at flameat_rom_g.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_g.sv Line: 8
Warning (10030): Net "mem.waddr_a" at flameat_rom_g.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_g.sv Line: 8
Warning (10030): Net "mem.we_a" at flameat_rom_g.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_g.sv Line: 8
Info (12128): Elaborating entity "flameat_rom_b" for hierarchy "pattern_generator:pattern_gen1|flameat_rom_b:flmb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 73
Warning (10030): Net "mem.data_a" at flameat_rom_b.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_b.sv Line: 8
Warning (10030): Net "mem.waddr_a" at flameat_rom_b.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_b.sv Line: 8
Warning (10030): Net "mem.we_a" at flameat_rom_b.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/flameat_rom_b.sv Line: 8
Info (12128): Elaborating entity "char_rom_r" for hierarchy "pattern_generator:pattern_gen1|char_rom_r:chr" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 75
Warning (10030): Net "mem.data_a" at char_rom_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_r.sv Line: 7
Warning (10030): Net "mem.waddr_a" at char_rom_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_r.sv Line: 7
Warning (10030): Net "mem.we_a" at char_rom_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_r.sv Line: 7
Info (12128): Elaborating entity "char_rom_g" for hierarchy "pattern_generator:pattern_gen1|char_rom_g:chg" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 76
Warning (10030): Net "mem.data_a" at char_rom_g.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_g.sv Line: 8
Warning (10030): Net "mem.waddr_a" at char_rom_g.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_g.sv Line: 8
Warning (10030): Net "mem.we_a" at char_rom_g.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_g.sv Line: 8
Info (12128): Elaborating entity "char_rom_b" for hierarchy "pattern_generator:pattern_gen1|char_rom_b:chb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 77
Warning (10030): Net "mem.data_a" at char_rom_b.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_b.sv Line: 8
Warning (10030): Net "mem.waddr_a" at char_rom_b.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_b.sv Line: 8
Warning (10030): Net "mem.we_a" at char_rom_b.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/char_rom_b.sv Line: 8
Info (12128): Elaborating entity "pika_name_r" for hierarchy "pattern_generator:pattern_gen1|pika_name_r:pknr" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 79
Warning (10030): Net "mem.data_a" at pika_name_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_r.sv Line: 7
Warning (10030): Net "mem.waddr_a" at pika_name_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_r.sv Line: 7
Warning (10030): Net "mem.we_a" at pika_name_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_r.sv Line: 7
Info (12128): Elaborating entity "pika_name_g" for hierarchy "pattern_generator:pattern_gen1|pika_name_g:pkng" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 80
Warning (10030): Net "mem.data_a" at pika_name_g.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_g.sv Line: 8
Warning (10030): Net "mem.waddr_a" at pika_name_g.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_g.sv Line: 8
Warning (10030): Net "mem.we_a" at pika_name_g.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_g.sv Line: 8
Info (12128): Elaborating entity "pika_name_b" for hierarchy "pattern_generator:pattern_gen1|pika_name_b:pknb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 81
Warning (10030): Net "mem.data_a" at pika_name_b.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_b.sv Line: 8
Warning (10030): Net "mem.waddr_a" at pika_name_b.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_b.sv Line: 8
Warning (10030): Net "mem.we_a" at pika_name_b.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/pika_name_b.sv Line: 8
Info (12128): Elaborating entity "dragon_rom_r" for hierarchy "pattern_generator:pattern_gen1|dragon_rom_r:drgr" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 83
Warning (10030): Net "mem.data_a" at dragon_rom_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_r.sv Line: 7
Warning (10030): Net "mem.waddr_a" at dragon_rom_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_r.sv Line: 7
Warning (10030): Net "mem.we_a" at dragon_rom_r.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_r.sv Line: 7
Info (12128): Elaborating entity "dragon_rom_g" for hierarchy "pattern_generator:pattern_gen1|dragon_rom_g:drgg" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 84
Warning (10030): Net "mem.data_a" at dragon_rom_g.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_g.sv Line: 7
Warning (10030): Net "mem.waddr_a" at dragon_rom_g.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_g.sv Line: 7
Warning (10030): Net "mem.we_a" at dragon_rom_g.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_g.sv Line: 7
Info (12128): Elaborating entity "dragon_rom_b" for hierarchy "pattern_generator:pattern_gen1|dragon_rom_b:drgb" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/pattern_generator.sv Line: 85
Warning (10030): Net "mem.data_a" at dragon_rom_b.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_b.sv Line: 9
Warning (10030): Net "mem.waddr_a" at dragon_rom_b.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_b.sv Line: 9
Warning (10030): Net "mem.we_a" at dragon_rom_b.sv(9) has no driver or initial value, using a default initial value '0' File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/sprite_roms/dragon_rom_b.sv Line: 9
Info (19000): Inferred 27 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|dragon_rom_b:drgb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|dragon_rom_g:drgg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|dragon_rom_r:drgr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|pika_name_b:pknb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|pika_name_g:pkng|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_pika_name_g_41951700.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|pika_name_r:pknr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_pika_name_r_4195170d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|char_rom_b:chb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_char_rom_b_5fe43eb2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|char_rom_g:chg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_char_rom_g_5fe43e8d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|char_rom_r:chr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_char_rom_r_5fe43e82.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|flameat_rom_b:flmb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|flameat_rom_g:flmg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|flameat_rom_r:flmr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|run_rom_b:rrb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|run_rom_g:rrg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_run_rom_g_d25a6fb0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|run_rom_r:rrr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_run_rom_r_d25a6fbd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|attack_rom_b:arb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|attack_rom_g:arg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_attack_rom_g_65ef7d7a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|attack_rom_r:arr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_attack_rom_r_65ef7d67.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|heart_rom_b:hrb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_heart_rom_b_b6986ce9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|heart_rom_g:hrg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_heart_rom_g_b6986cec.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|heart_rom_r:hrr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_heart_rom_r_b6986cf9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|ekans_rom_b:erb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|ekans_rom_g:erg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|ekans_rom_r:err|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|pika_rom_b:prb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|pika_rom_g:prg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_generator:pattern_gen1|pika_rom_r:prr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_dragon_rom_b_780b347c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m3e1.tdf
    Info (12023): Found entity 1: altsyncram_m3e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_dragon_rom_g_780b3471.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_92e1.tdf
    Info (12023): Found entity 1: altsyncram_92e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_dragon_rom_r_780b340c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v3e1.tdf
    Info (12023): Found entity 1: altsyncram_v3e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_pika_name_b_4195171d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jtd1.tdf
    Info (12023): Found entity 1: altsyncram_jtd1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_pika_name_g_41951700.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3sd1.tdf
    Info (12023): Found entity 1: altsyncram_3sd1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_pika_name_r_4195170d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ud1.tdf
    Info (12023): Found entity 1: altsyncram_2ud1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_char_rom_b_5fe43eb2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_isd1.tdf
    Info (12023): Found entity 1: altsyncram_isd1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_char_rom_g_5fe43e8d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vsd1.tdf
    Info (12023): Found entity 1: altsyncram_vsd1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_char_rom_r_5fe43e82.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ord1.tdf
    Info (12023): Found entity 1: altsyncram_ord1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_flameat_rom_b_44f75ee3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a8e1.tdf
    Info (12023): Found entity 1: altsyncram_a8e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_flameat_rom_g_44f75ee6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i8e1.tdf
    Info (12023): Found entity 1: altsyncram_i8e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_flameat_rom_r_44f75e93.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e7e1.tdf
    Info (12023): Found entity 1: altsyncram_e7e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_run_rom_b_d25a6fcd.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fud1.tdf
    Info (12023): Found entity 1: altsyncram_fud1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_run_rom_g_d25a6fb0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0td1.tdf
    Info (12023): Found entity 1: altsyncram_0td1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_run_rom_r_d25a6fbd.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uud1.tdf
    Info (12023): Found entity 1: altsyncram_uud1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_attack_rom_b_65ef7d77.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a5e1.tdf
    Info (12023): Found entity 1: altsyncram_a5e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_attack_rom_g_65ef7d7a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6e1.tdf
    Info (12023): Found entity 1: altsyncram_p6e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_attack_rom_r_65ef7d67.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p5e1.tdf
    Info (12023): Found entity 1: altsyncram_p5e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_heart_rom_b_b6986ce9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vd1.tdf
    Info (12023): Found entity 1: altsyncram_8vd1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_heart_rom_g_b6986cec.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n0e1.tdf
    Info (12023): Found entity 1: altsyncram_n0e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_heart_rom_r_b6986cf9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pvd1.tdf
    Info (12023): Found entity 1: altsyncram_pvd1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_ekans_rom_b_475e511d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b0e1.tdf
    Info (12023): Found entity 1: altsyncram_b0e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_ekans_rom_g_475e5100.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rud1.tdf
    Info (12023): Found entity 1: altsyncram_rud1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_ekans_rom_r_475e510d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q0e1.tdf
    Info (12023): Found entity 1: altsyncram_q0e1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_pika_rom_b_17c116b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3rd1.tdf
    Info (12023): Found entity 1: altsyncram_3rd1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_pika_rom_g_17c116e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_brd1.tdf
    Info (12023): Found entity 1: altsyncram_brd1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project_VGA.ram0_pika_rom_r_17c117b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_krd1.tdf
    Info (12023): Found entity 1: altsyncram_krd1 File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_r:prr|altsyncram:mem_rtl_0|altsyncram_krd1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_krd1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_g:prg|altsyncram:mem_rtl_0|altsyncram_brd1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_brd1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_rom_b:prb|altsyncram:mem_rtl_0|altsyncram_3rd1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3rd1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_r:err|altsyncram:mem_rtl_0|altsyncram_q0e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_q0e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_g:erg|altsyncram:mem_rtl_0|altsyncram_rud1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_rud1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|ekans_rom_b:erb|altsyncram:mem_rtl_0|altsyncram_b0e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_b0e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_r:hrr|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_pvd1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_g:hrg|altsyncram:mem_rtl_0|altsyncram_n0e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_n0e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|heart_rom_b:hrb|altsyncram:mem_rtl_0|altsyncram_8vd1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_8vd1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_r:arr|altsyncram:mem_rtl_0|altsyncram_p5e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p5e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_g:arg|altsyncram:mem_rtl_0|altsyncram_p6e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_p6e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|attack_rom_b:arb|altsyncram:mem_rtl_0|altsyncram_a5e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a5e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_r:rrr|altsyncram:mem_rtl_0|altsyncram_uud1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_uud1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_g:rrg|altsyncram:mem_rtl_0|altsyncram_0td1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_0td1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|run_rom_b:rrb|altsyncram:mem_rtl_0|altsyncram_fud1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_fud1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_r:flmr|altsyncram:mem_rtl_0|altsyncram_e7e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_e7e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_g:flmg|altsyncram:mem_rtl_0|altsyncram_i8e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_i8e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|flameat_rom_b:flmb|altsyncram:mem_rtl_0|altsyncram_a8e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_a8e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_r:chr|altsyncram:mem_rtl_0|altsyncram_ord1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_ord1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_g:chg|altsyncram:mem_rtl_0|altsyncram_vsd1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_vsd1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|char_rom_b:chb|altsyncram:mem_rtl_0|altsyncram_isd1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_isd1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_r:pknr|altsyncram:mem_rtl_0|altsyncram_2ud1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_2ud1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_g:pkng|altsyncram:mem_rtl_0|altsyncram_3sd1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_3sd1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|pika_name_b:pknb|altsyncram:mem_rtl_0|altsyncram_jtd1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_jtd1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_r:drgr|altsyncram:mem_rtl_0|altsyncram_v3e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_v3e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_g:drgg|altsyncram:mem_rtl_0|altsyncram_92e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_92e1.tdf Line: 182
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a4" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf Line: 119
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a5" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf Line: 140
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a6" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf Line: 161
        Warning (14320): Synthesized away node "pattern_generator:pattern_gen1|dragon_rom_b:drgb|altsyncram:mem_rtl_0|altsyncram_m3e1:auto_generated|ram_block1a7" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/db/altsyncram_m3e1.tdf Line: 182
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sync_n" is stuck at GND File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "PLL_10" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_10 -sip PLL_10.sip -library lib_PLL_10 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity PLL_10 -sip PLL_10.sip -library lib_PLL_10 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_10 -sip PLL_10.sip -library lib_PLL_10 was ignored
Warning (20013): Ignored 317 assignments for entity "PLL_10_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "PLL_30" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_30 -sip PLL_30.sip -library lib_PLL_30 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity PLL_30 -sip PLL_30.sip -library lib_PLL_30 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_30 -sip PLL_30.sip -library lib_PLL_30 was ignored
Warning (20013): Ignored 317 assignments for entity "PLL_30_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/output_files/Project_VGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "restart_n" File: C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/top.sv Line: 4
Info (21057): Implemented 896 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 753 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 282 warnings
    Info: Peak virtual memory: 4947 megabytes
    Info: Processing ended: Tue Apr 30 14:46:32 2024
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/chunx/OneDrive/Desktop/4514Course/Projects/Project_VGA/output_files/Project_VGA.map.smsg.


