m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2019.3_2 2019.09, Sep 24 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/jpans/ChipDesignandVerification
T_opt
!s110 1664802985
Vi_n51o^YXINkYOEkYlD@E0
04 3 11 work alu behavioural 1
=1-00163eb0e495-633ae0a8-e5da0-161ecd
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OE;O;2019.3_2;69
R0
T_opt1
!s110 1666271685
VbKgJ7>SIHVPi3T]S^in5G0
04 3 4 work Top fast 0
=1-00163eb0e495-635149c4-c4e5a-10f6ac
R1
R2
n@_opt1
R3
Ealu
Z4 w1664799120
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 -1
Z7 d/home/jpans/ChipDesignandVerification/ALU_registers
Z8 8/home/jpans/ChipDesignandVerification/ALU_registers/ALU.vhd
Z9 F/home/jpans/ChipDesignandVerification/ALU_registers/ALU.vhd
l0
L16
V1M6lGWAjgoJEgYV1ed6N[1
!s100 ]`ECcUN]c29^OIXRQi1;53
Z10 OE;C;2019.3_2;69
32
Z11 !s110 1666271656
!i10b 1
Z12 !s108 1666271656.000000
Z13 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/jpans/ChipDesignandVerification/ALU_registers/ALU.vhd|
Z14 !s107 /home/jpans/ChipDesignandVerification/ALU_registers/ALU.vhd|
!i113 0
Z15 o-work work -2002 -explicit
Z16 tExplicit 1 CvgOpt 0
Abehavioural
R5
R6
DEx4 work 3 alu 0 22 1M6lGWAjgoJEgYV1ed6N[1
!i122 -1
l38
L27
VV^4FXM1zeK`;?280o]HB<0
!s100 >dYVXNe@9gOJBXmh[gZDa1
R10
32
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
vgbprocessor
Z17 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R11
!i10b 1
!s100 kMzQk:G9E;gV:]^^Ni[o>2
!s11b `SIAO:Q@CSnFLd1E[B;YH2
I^c5oG6U7HHdU`S8TWFAP=1
Z18 VDg1SIo80bB@j0V0VzS_@n1
S1
R7
w1666105845
8/home/jpans/ChipDesignandVerification/ALU_registers/gbprocessor.sv
F/home/jpans/ChipDesignandVerification/ALU_registers/gbprocessor.sv
!i122 -1
L0 14
Z19 OE;L;2019.3_2;69
r1
!s85 0
31
R12
!s107 /home/jpans/ChipDesignandVerification/ALU_registers/gbprocessor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_registers/gbprocessor.sv|
!i113 0
Z20 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
Ygbprocessor_iface
R17
Z21 !s110 1666271657
!i10b 1
!s100 E?U:mHXGc2TN`PYQ_:JKc0
!s11b _WzB=171O=D1H]S[3=Ck62
I4JUZkbI=fXh4[jCVoh;3O1
R18
S1
R7
w1664802579
8/home/jpans/ChipDesignandVerification/ALU_registers/ALU_iface.sv
F/home/jpans/ChipDesignandVerification/ALU_registers/ALU_iface.sv
!i122 -1
L0 5
R19
r1
!s85 0
31
!s108 1666271657.000000
!s107 /home/jpans/ChipDesignandVerification/ALU_registers/ALU_iface.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_registers/ALU_iface.sv|
!i113 0
R20
R2
vTop
R17
R21
!i10b 1
!s100 WGP2Il>ecBLCPjzgBCP0o3
!s11b B=lmNjThMD]Za@8K5j16>1
ISam8CfQ@h3PDZ>RCNF^<53
R18
S1
R7
w1666271652
8/home/jpans/ChipDesignandVerification/ALU_registers/Top.sv
F/home/jpans/ChipDesignandVerification/ALU_registers/Top.sv
!i122 -1
L0 5
R19
r1
!s85 0
31
R12
!s107 /home/jpans/ChipDesignandVerification/ALU_registers/Top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_registers/Top.sv|
!i113 0
R20
R2
n@top
