// Seed: 359212527
module module_0 (
    output tri id_0,
    input wor id_1,
    output tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    input uwire id_5,
    output supply1 id_6,
    output uwire id_7,
    input wor id_8,
    input uwire id_9,
    input wire id_10,
    input tri id_11,
    output tri id_12,
    input wand id_13,
    input wire id_14,
    output tri1 void id_15,
    output tri0 id_16,
    output wire id_17,
    input wor id_18,
    output wor id_19,
    output wand id_20,
    input supply1 id_21,
    output wor id_22
);
  assign id_0 = 1;
  wire id_24, id_25;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input logic id_2,
    output supply1 id_3,
    input wire id_4,
    input supply0 id_5,
    output logic id_6,
    input supply0 id_7,
    output wand id_8,
    input tri1 id_9,
    input uwire id_10,
    input wire id_11,
    input uwire id_12,
    input wand void id_13,
    output wor id_14
);
  initial id_6 <= id_2;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_14,
      id_4,
      id_8,
      id_4,
      id_14,
      id_8,
      id_1,
      id_12,
      id_9,
      id_7,
      id_3,
      id_12,
      id_4,
      id_14,
      id_3,
      id_3,
      id_4,
      id_14,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.type_7 = 0;
  wire id_16, id_17;
endmodule
