{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@164:174@HdlIdDef", "localparam DMA_TYPE_AXI_MM = 0;\nlocalparam DMA_TYPE_AXI_STREAM = 1;\nlocalparam DMA_TYPE_FIFO = 2;\n\nlocalparam PCORE_VERSION = 'h00040061;\nlocalparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n\nlocalparam HAS_DEST_ADDR = C_DMA_TYPE_DEST == DMA_TYPE_AXI_MM;\nlocalparam HAS_SRC_ADDR = C_DMA_TYPE_SRC == DMA_TYPE_AXI_MM;\n\n// Register interface signals\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@163:173", "\nlocalparam DMA_TYPE_AXI_MM = 0;\nlocalparam DMA_TYPE_AXI_STREAM = 1;\nlocalparam DMA_TYPE_FIFO = 2;\n\nlocalparam PCORE_VERSION = 'h00040061;\nlocalparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n\nlocalparam HAS_DEST_ADDR = C_DMA_TYPE_DEST == DMA_TYPE_AXI_MM;\nlocalparam HAS_SRC_ADDR = C_DMA_TYPE_SRC == DMA_TYPE_AXI_MM;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@166:176", "localparam DMA_TYPE_FIFO = 2;\n\nlocalparam PCORE_VERSION = 'h00040061;\nlocalparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n\nlocalparam HAS_DEST_ADDR = C_DMA_TYPE_DEST == DMA_TYPE_AXI_MM;\nlocalparam HAS_SRC_ADDR = C_DMA_TYPE_SRC == DMA_TYPE_AXI_MM;\n\n// Register interface signals\nreg  [31:0]  up_rdata = 'd0;\nreg          up_ack = 1'b0;\n"]], "Diff Content": {"Delete": [[169, "localparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;\n"]], "Add": []}}