Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Wed Apr  3 19:31:16 2024
| Host         : DESKTOP-MU57QG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Carry_Adder_timing_summary_routed.rpt -pb Carry_Adder_timing_summary_routed.pb -rpx Carry_Adder_timing_summary_routed.rpx -warn_on_violation
| Design       : Carry_Adder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.275ns  (logic 3.571ns (49.091%)  route 3.703ns (50.909%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.252     2.066    A_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.053     2.119 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.560     2.679    C_2
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.053     2.732 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.318     3.050    C_4
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.065     3.115 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.574     4.689    Sum_OBUF[5]
    R23                  OBUF (Prop_obuf_I_O)         2.586     7.275 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.275    Sum[5]
    R23                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 3.430ns (47.327%)  route 3.818ns (52.673%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.252     2.066    A_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.053     2.119 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.560     2.679    C_2
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.053     2.732 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.456     3.188    C_4
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.053     3.241 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.549     4.791    Sum_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         2.457     7.248 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.248    Sum[7]
    P21                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.125ns  (logic 3.431ns (48.154%)  route 3.694ns (51.846%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.252     2.066    A_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.053     2.119 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.430     2.549    C_2
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.053     2.602 r  C_out_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.446     3.048    c_out0__3
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.053     3.101 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.566     4.667    C_out_OBUF
    R21                  OBUF (Prop_obuf_I_O)         2.458     7.125 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.125    C_out
    R21                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 3.444ns (48.348%)  route 3.679ns (51.652%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.252     2.066    A_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.053     2.119 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.560     2.679    C_2
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.053     2.732 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.318     3.050    C_4
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.053     3.103 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.550     4.652    Sum_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         2.471     7.123 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.123    Sum[6]
    R22                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.887ns  (logic 3.520ns (51.113%)  route 3.367ns (48.887%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.252     2.066    A_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.053     2.119 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.560     2.679    C_2
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.068     2.747 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.555     4.302    Sum_OBUF[4]
    T24                  OBUF (Prop_obuf_I_O)         2.585     6.887 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.887    Sum[4]
    T24                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 3.392ns (51.525%)  route 3.191ns (48.475%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.252     2.066    A_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.053     2.119 r  Sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.429     2.548    C_2
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.053     2.601 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.510     4.111    Sum_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         2.472     6.583 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.583    Sum[3]
    T25                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 3.446ns (55.102%)  route 2.808ns (44.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.418     2.220    A_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.063     2.283 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.390     3.673    Sum_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         2.582     6.254 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.254    Sum[0]
    T22                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 3.313ns (54.030%)  route 2.819ns (45.970%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.418     2.220    A_IBUF[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.053     2.273 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.401     3.673    Sum_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         2.458     6.131 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.131    Sum[1]
    R20                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.123ns  (logic 3.309ns (54.038%)  route 2.814ns (45.962%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.405     2.206    A_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.053     2.259 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.410     3.669    Sum_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         2.454     6.123 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.123    Sum[2]
    T20                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.370ns (66.010%)  route 0.705ns (33.990%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           0.314     0.372    B_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.028     0.400 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.792    Sum_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         1.283     2.075 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.075    Sum[2]
    T20                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.392ns (65.217%)  route 0.742ns (34.783%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           0.359     0.436    B_IBUF[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.028     0.464 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.384     0.847    Sum_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         1.287     2.134 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.134    Sum[1]
    R20                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.440ns (64.485%)  route 0.793ns (35.515%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.410     0.486    B_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.029     0.515 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.383     0.898    Sum_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.335     2.233 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.233    Sum[0]
    T22                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.388ns (61.971%)  route 0.852ns (38.029%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.387     0.460    B_IBUF[6]
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.028     0.488 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.465     0.953    C_out_OBUF
    R21                  OBUF (Prop_obuf_I_O)         1.287     2.240 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.240    C_out
    R21                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.387ns (61.844%)  route 0.856ns (38.156%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.397     0.470    B_IBUF[6]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.028     0.498 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.459     0.957    Sum_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         1.286     2.243 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.243    Sum[7]
    P21                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.401ns (62.100%)  route 0.855ns (37.900%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.394     0.467    B_IBUF[6]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.028     0.495 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.461     0.956    Sum_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         1.300     2.256 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.256    Sum[6]
    R22                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.446ns (63.955%)  route 0.815ns (36.045%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[3]_inst/O
                         net (fo=4, routed)           0.350     0.423    B_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.033     0.456 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.465     0.921    Sum_OBUF[4]
    T24                  OBUF (Prop_obuf_I_O)         1.339     2.260 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.260    Sum[4]
    T24                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.402ns (61.203%)  route 0.889ns (38.797%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[3]_inst/O
                         net (fo=4, routed)           0.457     0.530    B_IBUF[3]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.028     0.558 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.432     0.990    Sum_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         1.301     2.291 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.291    Sum[3]
    T25                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.438ns (60.767%)  route 0.929ns (39.233%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  B_IBUF[5]_inst/O
                         net (fo=5, routed)           0.464     0.532    B_IBUF[5]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.031     0.563 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.465     1.028    Sum_OBUF[5]
    R23                  OBUF (Prop_obuf_I_O)         1.339     2.367 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    Sum[5]
    R23                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------





