--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml best_d.twx best_d.ncd -o best_d.twr best_d.pcf -ucf
best_d.ucf

Design file:              best_d.ncd
Physical constraint file: best_d.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;

 5854 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.219ns.
--------------------------------------------------------------------------------

Paths for end point u_minus_1_0 (SLICE_X53Y149.A2), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          u_minus_1_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.086ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.863 - 0.961)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/blk00000003 to u_minus_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y59.P16      Tdspcko_P_PREG        0.378   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X52Y151.C2     net (fanout=17)       1.001   p<16>
    SLICE_X52Y151.COUT   Topcyc                0.259   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_lut<2>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.AMUX   Tcina                 0.185   N28
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X53Y149.B2     net (fanout=11)       0.783   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X53Y149.B      Tilo                  0.053   u_minus_1_1
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT12_SW1
    SLICE_X53Y149.A2     net (fanout=1)        0.380   N29
    SLICE_X53Y149.CLK    Tas                   0.047   u_minus_1_1
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT13
                                                       u_minus_1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.086ns (0.922ns logic, 2.164ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          u_minus_1_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.863 - 0.961)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/blk00000003 to u_minus_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y59.P5       Tdspcko_P_PREG        0.378   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X52Y151.A2     net (fanout=17)       0.778   p<5>
    SLICE_X52Y151.COUT   Topcya                0.314   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_lut<0>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.AMUX   Tcina                 0.185   N28
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X53Y149.B2     net (fanout=11)       0.783   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X53Y149.B      Tilo                  0.053   u_minus_1_1
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT12_SW1
    SLICE_X53Y149.A2     net (fanout=1)        0.380   N29
    SLICE_X53Y149.CLK    Tas                   0.047   u_minus_1_1
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT13
                                                       u_minus_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.977ns logic, 1.941ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          u_minus_1_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.863 - 0.961)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/blk00000003 to u_minus_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y59.P13      Tdspcko_P_PREG        0.378   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X52Y151.B2     net (fanout=17)       0.768   p<13>
    SLICE_X52Y151.COUT   Topcyb                0.312   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_lut<1>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.AMUX   Tcina                 0.185   N28
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X53Y149.B2     net (fanout=11)       0.783   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X53Y149.B      Tilo                  0.053   u_minus_1_1
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT12_SW1
    SLICE_X53Y149.A2     net (fanout=1)        0.380   N29
    SLICE_X53Y149.CLK    Tas                   0.047   u_minus_1_1
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT13
                                                       u_minus_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.975ns logic, 1.931ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point d_15 (SLICE_X60Y138.B3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          d_15 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.031ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.871 - 0.961)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/blk00000003 to d_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y59.P16      Tdspcko_P_PREG        0.378   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X52Y151.C2     net (fanout=17)       1.001   p<16>
    SLICE_X52Y151.COUT   Topcyc                0.259   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_lut<2>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.AMUX   Tcina                 0.185   N28
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X60Y138.B3     net (fanout=11)       1.198   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X60Y138.CLK    Tas                   0.010   d_18
                                                       d_15_rstpot
                                                       d_15
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.832ns logic, 2.199ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          d_15 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.871 - 0.961)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/blk00000003 to d_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y59.P5       Tdspcko_P_PREG        0.378   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X52Y151.A2     net (fanout=17)       0.778   p<5>
    SLICE_X52Y151.COUT   Topcya                0.314   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_lut<0>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.AMUX   Tcina                 0.185   N28
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X60Y138.B3     net (fanout=11)       1.198   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X60Y138.CLK    Tas                   0.010   d_18
                                                       d_15_rstpot
                                                       d_15
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.887ns logic, 1.976ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          d_15 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.871 - 0.961)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/blk00000003 to d_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y59.P13      Tdspcko_P_PREG        0.378   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X52Y151.B2     net (fanout=17)       0.768   p<13>
    SLICE_X52Y151.COUT   Topcyb                0.312   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_lut<1>
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<3>
    SLICE_X52Y152.AMUX   Tcina                 0.185   N28
                                                       Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X60Y138.B3     net (fanout=11)       1.198   Mcompar_GND_1_o_p[24]_LessThan_19_o_cy<4>
    SLICE_X60Y138.CLK    Tas                   0.010   d_18
                                                       d_15_rstpot
                                                       d_15
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (0.885ns logic, 1.966ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point u_minus_1_0 (SLICE_X53Y149.A6), 289 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          u_minus_1_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.017ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.863 - 0.961)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/blk00000003 to u_minus_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y59.P11      Tdspcko_P_PREG        0.378   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X51Y148.B1     net (fanout=17)       0.830   p<11>
    SLICE_X51Y148.COUT   Topcyb                0.312   Mcompar_GND_1_o_p[24]_LessThan_18_o_cy<3>
                                                       Mcompar_GND_1_o_p[24]_LessThan_18_o_lut<1>
                                                       Mcompar_GND_1_o_p[24]_LessThan_18_o_cy<3>
    SLICE_X51Y149.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_p[24]_LessThan_18_o_cy<3>
    SLICE_X51Y149.AMUX   Tcina                 0.186   Mcompar_GND_1_o_p[24]_LessThan_18_o_cy<4>
                                                       Mcompar_GND_1_o_p[24]_LessThan_18_o_cy<4>
    SLICE_X52Y152.D1     net (fanout=12)       0.731   Mcompar_GND_1_o_p[24]_LessThan_18_o_cy<4>
    SLICE_X52Y152.CMUX   Topdc                 0.274   N28
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT12_SW0_F
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT12_SW0
    SLICE_X53Y149.A6     net (fanout=1)        0.259   N28
    SLICE_X53Y149.CLK    Tas                   0.047   u_minus_1_1
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT13
                                                       u_minus_1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (1.197ns logic, 1.820ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          u_minus_1_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.863 - 0.961)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/blk00000003 to u_minus_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y59.P16      Tdspcko_P_PREG        0.378   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X53Y150.C2     net (fanout=17)       0.903   p<16>
    SLICE_X53Y150.COUT   Topcyc                0.261   Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<3>
                                                       Mcompar_GND_1_o_p[24]_LessThan_22_o_lut<2>
                                                       Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<3>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<3>
    SLICE_X53Y151.AMUX   Tcina                 0.186   Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<4>
                                                       Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<4>
    SLICE_X52Y152.D2     net (fanout=15)       0.667   Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<4>
    SLICE_X52Y152.CMUX   Topdc                 0.274   N28
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT12_SW0_F
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT12_SW0
    SLICE_X53Y149.A6     net (fanout=1)        0.259   N28
    SLICE_X53Y149.CLK    Tas                   0.047   u_minus_1_1
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT13
                                                       u_minus_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (1.146ns logic, 1.829ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/blk00000003 (DSP)
  Destination:          u_minus_1_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.936ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.863 - 0.961)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/blk00000003 to u_minus_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y59.P16      Tdspcko_P_PREG        0.378   multiplier/blk00000003
                                                       multiplier/blk00000003
    SLICE_X53Y150.C2     net (fanout=17)       0.903   p<16>
    SLICE_X53Y150.COUT   Topcyc                0.222   Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<3>
                                                       Mcompar_GND_1_o_p[24]_LessThan_22_o_lutdi
                                                       Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<3>
    SLICE_X53Y151.CIN    net (fanout=1)        0.000   Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<3>
    SLICE_X53Y151.AMUX   Tcina                 0.186   Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<4>
                                                       Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<4>
    SLICE_X52Y152.D2     net (fanout=15)       0.667   Mcompar_GND_1_o_p[24]_LessThan_22_o_cy<4>
    SLICE_X52Y152.CMUX   Topdc                 0.274   N28
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT12_SW0_F
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT12_SW0
    SLICE_X53Y149.A6     net (fanout=1)        0.259   N28
    SLICE_X53Y149.CLK    Tas                   0.047   u_minus_1_1
                                                       Mmux_GND_1_o_PWR_1_o_mux_63_OUT13
                                                       u_minus_1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.107ns logic, 1.829ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X3Y59.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theta_3 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.544 - 0.473)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theta_3 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y158.BQ     Tcko                  0.098   theta<3>
                                                       theta_3
    DSP48_X3Y59.B3       net (fanout=1)        0.403   theta<3>
    DSP48_X3Y59.CLK      Tdspckd_B_BREG(-Th)     0.141   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (-0.043ns logic, 0.403ns route)
                                                       (-11.9% logic, 111.9% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X3Y59.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theta_1 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.544 - 0.473)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theta_1 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y158.AQ     Tcko                  0.098   theta<3>
                                                       theta_1
    DSP48_X3Y59.B1       net (fanout=1)        0.404   theta<1>
    DSP48_X3Y59.CLK      Tdspckd_B_BREG(-Th)     0.141   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (-0.043ns logic, 0.404ns route)
                                                       (-11.9% logic, 111.9% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X3Y59.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.544 - 0.473)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theta_2 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y158.BMUX   Tshcko                0.129   theta<3>
                                                       theta_2
    DSP48_X3Y59.B2       net (fanout=1)        0.403   theta<2>
    DSP48_X3Y59.CLK      Tdspckd_B_BREG(-Th)     0.141   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-0.012ns logic, 0.403ns route)
                                                       (-3.1% logic, 103.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.524ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.809ns (355.999MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: multiplier/blk00000003/CLK
  Logical resource: multiplier/blk00000003/CLK
  Location pin: DSP48_X3Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.083ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 2.501ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.333ns
  High pulse: 1.666ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: theta<3>/SR
  Logical resource: theta_0/SR
  Location pin: SLICE_X57Y158.SR
  Clock network: n0000_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.219|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5854 paths, 0 nets, and 604 connections

Design statistics:
   Minimum period:   3.219ns{1}   (Maximum frequency: 310.655MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 23 14:05:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 612 MB



