/*
 * Copyright (c) 2014-2018 Cesanta Software Limited
 * All rights reserved
 *
 * Licensed under the Apache License, Version 2.0 (the ""License"");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an ""AS IS"" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "esp_gpio.h"

#ifdef RTOS_SDK
#include <driver_lib/include/gpio.h>
#include <esp_common.h>
#else
#include <user_interface.h>
#endif

#include "mgos_bitbang.h"
#include "mgos_gpio.h"
#include "mgos_gpio_hal.h"

#include "common/cs_dbg.h"
#include "esp_missing_includes.h"
#include "esp_periph.h"

#define GPIO_PIN_COUNT 16
#define PIN_FUNC_GET(p) ((READ_PERI_REG(p) >> PERIPHS_IO_MUX_FUNC_S) & 0x3)

static uint8_t s_int_config[GPIO_PIN_COUNT];
#define INT_TYPE_MASK 0x7
#define INT_ENA 0x8

IRAM static uint32_t get_gpio_periph(int gpio_no) {
  switch (gpio_no) {
    case 0:
      return PERIPHS_IO_MUX_GPIO0_U;
    case 1:
      return PERIPHS_IO_MUX_U0TXD_U;
    case 2:
      return PERIPHS_IO_MUX_GPIO2_U;
    case 3:
      return PERIPHS_IO_MUX_U0RXD_U;
    case 4:
      return PERIPHS_IO_MUX_GPIO4_U;
    case 5:
      return PERIPHS_IO_MUX_GPIO5_U;
    case 6:
      return PERIPHS_IO_MUX_SD_CLK_U;
    case 7:
      return PERIPHS_IO_MUX_SD_DATA0_U;
    case 8:
      return PERIPHS_IO_MUX_SD_DATA1_U;
    case 9:
      return PERIPHS_IO_MUX_SD_DATA2_U;
    case 10:
      return PERIPHS_IO_MUX_SD_DATA3_U;
    case 11:
      return PERIPHS_IO_MUX_SD_CMD_U;
    case 12:
      return PERIPHS_IO_MUX_MTDI_U;
    case 13:
      return PERIPHS_IO_MUX_MTCK_U;
    case 14:
      return PERIPHS_IO_MUX_MTMS_U;
    case 15:
      return PERIPHS_IO_MUX_MTDO_U;
  }
  return 0;
}

IRAM static void gpio16_output_conf(void) {
  WRITE_PERI_REG(
      PAD_XPD_DCDC_CONF,
      (READ_PERI_REG(PAD_XPD_DCDC_CONF) & 0xffffffbc) | (uint32_t) 0x1);

  WRITE_PERI_REG(
      RTC_GPIO_CONF,
      (READ_PERI_REG(RTC_GPIO_CONF) & (uint32_t) 0xfffffffe) | (uint32_t) 0x0);

  WRITE_PERI_REG(RTC_GPIO_ENABLE,
                 (READ_PERI_REG(RTC_GPIO_ENABLE) & (uint32_t) 0xfffffffe) |
                     (uint32_t) 0x1);
}

IRAM static void gpio16_input_conf(void) {
  WRITE_PERI_REG(
      PAD_XPD_DCDC_CONF,
      (READ_PERI_REG(PAD_XPD_DCDC_CONF) & 0xffffffbc) | (uint32_t) 0x1);

  WRITE_PERI_REG(
      RTC_GPIO_CONF,
      (READ_PERI_REG(RTC_GPIO_CONF) & (uint32_t) 0xfffffffe) | (uint32_t) 0x0);

  WRITE_PERI_REG(RTC_GPIO_ENABLE,
                 READ_PERI_REG(RTC_GPIO_ENABLE) & (uint32_t) 0xfffffffe);
}

IRAM bool mgos_gpio_set_mode(int pin, enum mgos_gpio_mode mode) {
  if (pin == 16) {
    if (mode == MGOS_GPIO_MODE_INPUT) {
      gpio16_input_conf();
    } else {
      gpio16_output_conf();
    }
    return true;
  }

  if (pin >= 6 && pin <= 11 &&
      /* ESP8285's on-chip flash is in DOUT mode, so 9 and 10 can be used. */
      !(esp_get_chip_type() == ESP_CHIP_TYPE_ESP8285 &&
        (pin == 9 || pin == 10))) {
    LOG(LL_ERROR, ("GPIO%d is used by SPI flash, don't use it", pin));
    /*
     * Alright, so you're here to investigate what's up with this error. So,
     * GPIO6-11 are used for SPI flash and messing with them causes crashes.
     * In theory, if flash is configured for double or single mode, GPIO9 and
     * GPIO10 can be reclaimed. And /CS could be hard-wired to 0 if flash is
     * the only device, reclaiming GPIO11. However, on all the modules currently
     * in existence they are connected to the flash chip's pins, which, when not
     * used for quad i/o, are usually /HOLD and /WP. Thus, using them will still
     * crash most ESP8266 modules, but in a different way.
     * So really, just stay away from GPIO6-11 if you can help it.
     * If you are sure you know what you're doing, copy the code below.
     */
    return false;
  }

  switch (mode) {
    case MGOS_GPIO_MODE_INPUT:
      GPIO_REG_WRITE(GPIO_ENABLE_W1TC_ADDRESS, BIT(pin));
      break;
    case MGOS_GPIO_MODE_OUTPUT:
    case MGOS_GPIO_MODE_OUTPUT_OD:
      GPIO_REG_WRITE(GPIO_ENABLE_W1TS_ADDRESS, BIT(pin));
      gpio_pin_intr_state_set(GPIO_ID_PIN(pin), GPIO_PIN_INTR_DISABLE);
      GPIO_REG_WRITE(GPIO_STATUS_W1TC_ADDRESS, BIT(pin));
      /* Pin driver -> direct drive, pad driver -> open drain. */
      uint32_t pin_addr = GPIO_REG_READ(GPIO_PIN_ADDR(GPIO_ID_PIN(pin)));
      if (mode == MGOS_GPIO_MODE_OUTPUT) {
        pin_addr &= ~GPIO_PIN_PAD_DRIVER_MASK;
      } else {
        pin_addr |= GPIO_PIN_PAD_DRIVER_MASK;
      }
      GPIO_REG_WRITE(GPIO_PIN_ADDR(GPIO_ID_PIN(pin)), pin_addr);
      break;
  }

  /* Select the GPIO peripheral function. */
  const uint32_t gpio_periph = get_gpio_periph(pin);
  if (gpio_periph == 0) return false;
  uint32_t gpio_func;
  switch (pin) {
    case 0:
    case 2:
    case 4:
    case 5:
      gpio_func = 0;
      break;
    default:
      gpio_func = 3;
      break;
  }
  /*
   * GPIO12-15 are confugred as JTAG pins by default (func 0), GPIO13 is MTCK,
   * GPIO15 is MTDO. It's been observed that changing the function of GPIO13
   * to GPIO while leaving GPIO15 as MTDO drives it high. Therefore, if we are
   * reconfiguring GPIO13 as GPIO, JTAG is obviously no longer relevant,
   * reconfigure GPIO15 as GPIO too to avoid activation.
   */
  if (pin == 13 && PIN_FUNC_GET(PERIPHS_IO_MUX_MTDO_U) == 0) {
    PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTDO_U, FUNC_GPIO15);
  }
  PIN_FUNC_SELECT(gpio_periph, gpio_func);

  return true;
}

IRAM void gpio_pin_intr_state_set(uint32 i, GPIO_INT_TYPE intr_state) {
  uint32 pin_reg = GPIO_REG_READ(GPIO_PIN_ADDR(i));
  pin_reg &= (~GPIO_PIN_INT_TYPE_MASK);
  pin_reg |= (intr_state << GPIO_PIN_INT_TYPE_LSB);
  GPIO_REG_WRITE(GPIO_PIN_ADDR(i), pin_reg);
}

IRAM bool mgos_gpio_set_pull(int pin, enum mgos_gpio_pull_type pull) {
  const uint32_t gpio_periph = get_gpio_periph(pin);
  if (gpio_periph == 0) return false;

  switch (pull) {
    case MGOS_GPIO_PULL_NONE:
      PIN_PULLUP_DIS(gpio_periph);
      break;
    case MGOS_GPIO_PULL_UP:
      PIN_PULLUP_EN(gpio_periph);
      break;
    case MGOS_GPIO_PULL_DOWN:
      /* No pull-down on ESP8266 */
      return false;
    default:
      return false;
  }

  return true;
}

bool mgos_gpio_setup_output(int pin, bool level) {
  mgos_gpio_write(pin, level);
  return mgos_gpio_set_mode(pin, MGOS_GPIO_MODE_OUTPUT);
}

IRAM void mgos_gpio_write(int pin, bool level) {
  if (pin >= 0 && pin < 16) {
    uint32_t mask = 1 << pin;
    if (level) {
      WRITE_PERI_REG(PERIPHS_GPIO_BASEADDR + GPIO_OUT_W1TS_ADDRESS, mask);
    } else {
      WRITE_PERI_REG(PERIPHS_GPIO_BASEADDR + GPIO_OUT_W1TC_ADDRESS, mask);
    }
  } else if (pin == 16) {
    const uint32_t v = READ_PERI_REG(RTC_GPIO_OUT);
    WRITE_PERI_REG(RTC_GPIO_OUT, (v & 0xfffffffe) | level);
  }
}

IRAM bool mgos_gpio_read(int pin) {
  if (pin >= 0 && pin < 16) {
    return (GPIO_INPUT_GET(GPIO_ID_PIN(pin)) != 0);
  } else if (pin == 16) {
    return (READ_PERI_REG(RTC_GPIO_IN_DATA) & 1);
  }
  return false;
}

IRAM bool mgos_gpio_read_out(int pin) {
  if (pin >= 0 && pin < 16) {
    return (GPIO_REG_READ(GPIO_OUT_ADDRESS) & (1U << pin)) != 0;
  } else if (pin == 16) {
    return (READ_PERI_REG(RTC_GPIO_OUT) & 1);
  }
  return false;
}

IRAM static void esp8266_gpio_isr(void *arg) {
  uint32_t int_st = GPIO_REG_READ(GPIO_STATUS_ADDRESS);
  for (uint32_t i = 0, mask = 1; i < 16; i++, mask <<= 1) {
    if (!(int_st & mask)) continue;
    if (s_int_config[i] & INT_ENA) {
      mgos_gpio_hal_int_cb(i);
    } else {
      mgos_gpio_hal_clear_int(i);
    }
  }
  (void) arg;
}

IRAM void mgos_gpio_hal_clear_int(int pin) {
  GPIO_REG_WRITE(GPIO_STATUS_W1TC_ADDRESS, 1 << pin);
}

void esp_nsleep100_80(uint32_t n);
void esp_nsleep100_160(uint32_t n);
void (*mgos_nsleep100)(uint32_t n);
uint32_t mgos_bitbang_n100_cal;

enum mgos_init_result mgos_gpio_hal_init(void) {
  // Interupts are not cleared after soft reset (notably GPIO2)
  // Probably the GPIO2 is triggered because of the second UART - U1TXD, 
  // which is transmitting data during boot. Clear everything
  for (int i = 0; i < GPIO_PIN_COUNT; i++) {
    mgos_gpio_hal_disable_int(i);
    mgos_gpio_hal_clear_int(i);
  }
#ifdef RTOS_SDK
  _xt_isr_attach(ETS_GPIO_INUM, (void *) esp8266_gpio_isr, NULL);
  _xt_isr_unmask(1 << ETS_GPIO_INUM);
#else
  ETS_GPIO_INTR_ATTACH(esp8266_gpio_isr, NULL);
  ETS_INTR_ENABLE(ETS_GPIO_INUM);
#endif
  mgos_nsleep100 = &esp_nsleep100_160;
  mgos_bitbang_n100_cal = 2;
  return MGOS_INIT_OK;
}

bool mgos_gpio_hal_set_int_mode(int pin, enum mgos_gpio_int_mode mode) {
  if (get_gpio_periph(pin) == 0) return false;
  GPIO_INT_TYPE it;
  switch (mode) {
    case MGOS_GPIO_INT_NONE:
      it = GPIO_PIN_INTR_DISABLE;
      break;
    case MGOS_GPIO_INT_EDGE_POS:
      it = GPIO_PIN_INTR_POSEDGE;
      break;
    case MGOS_GPIO_INT_EDGE_NEG:
      it = GPIO_PIN_INTR_NEGEDGE;
      break;
    case MGOS_GPIO_INT_EDGE_ANY:
      it = GPIO_PIN_INTR_ANYEDGE;
      break;
    case MGOS_GPIO_INT_LEVEL_HI:
      it = GPIO_PIN_INTR_LOLEVEL;
      break;
    case MGOS_GPIO_INT_LEVEL_LO:
      it = GPIO_PIN_INTR_HILEVEL;
      break;
    default:
      return false;
  }
  if (s_int_config[pin] & INT_ENA) {
    s_int_config[pin] = (INT_ENA | it);
    gpio_pin_intr_state_set(GPIO_ID_PIN(pin), it);
  } else {
    s_int_config[pin] = it;
  }
  return true;
}

IRAM bool mgos_gpio_hal_enable_int(int pin) {
  if (pin < 0 || pin > 15) return false;
  s_int_config[pin] |= INT_ENA;
  gpio_pin_intr_state_set(GPIO_ID_PIN(pin), s_int_config[pin] & INT_TYPE_MASK);
  return true;
}

IRAM bool mgos_gpio_hal_disable_int(int pin) {
  if (pin < 0 || pin > 15) return false;
  s_int_config[pin] &= INT_TYPE_MASK;
  gpio_pin_intr_state_set(GPIO_ID_PIN(pin), GPIO_PIN_INTR_DISABLE);
  return true;
}

const char *mgos_gpio_str(int pin_def, char buf[8]) {
  int i = 0;
  if (pin_def >= 0) {
    if (pin_def < 10) {
      buf[i++] = '0' + pin_def;
    } else {
      buf[i++] = '1';
      buf[i++] = '0' + (pin_def - 10);
    }
  } else {
    buf[i++] = '-';
  }
  buf[i++] = '\0';
  return buf;
}

/* From gpio_register.h */
#define PERIPHS_GPIO_BASEADDR 0x60000300
#define GPIO_IN_ADDRESS 0x18
#define GPIO_STRAPPING 0x0000ffff
#define GPIO_STRAPPING_S 16

/* You'd think pins would map the same way as input, but no. GPIO0 is bit 1. */
#define GPIO_STRAPPING_PIN_0 0x2

bool esp_strapping_to_bootloader(void) {
  uint32_t strapping_v =
      (READ_PERI_REG(PERIPHS_GPIO_BASEADDR + GPIO_IN_ADDRESS) >>
       GPIO_STRAPPING_S) &
      GPIO_STRAPPING;
  return (strapping_v & GPIO_STRAPPING_PIN_0) == 0; /* GPIO0 is strapped to 0 */
}
