{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566492059855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566492059857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 13:40:59 2019 " "Processing started: Thu Aug 22 13:40:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566492059857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566492059857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula4Exercicio1 -c Aula4Exercicio1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula4Exercicio1 -c Aula4Exercicio1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566492059857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566492060106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Aula4Exercicio1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Aula4Exercicio1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula4Exercicio1-AAND " "Found design unit 1: Aula4Exercicio1-AAND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566492075574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula4Exercicio1 " "Found entity 1: Aula4Exercicio1" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566492075574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566492075574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula4Exercicio1 " "Elaborating entity \"Aula4Exercicio1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566492075638 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B1 Aula4Exercicio1.vhd(14) " "VHDL Signal Declaration warning at Aula4Exercicio1.vhd(14): used explicit default value for signal \"B1\" because signal was never assigned a value" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566492075640 "|Aula4Exercicio1"}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E1\[7\] VCC pin " "The pin \"E1\[7\]\" is fed by VCC" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1566492076235 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E1\[6\] GND pin " "The pin \"E1\[6\]\" is fed by GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1566492076235 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E1\[5\] GND pin " "The pin \"E1\[5\]\" is fed by GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1566492076235 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E1\[4\] VCC pin " "The pin \"E1\[4\]\" is fed by VCC" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1566492076235 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E1\[3\] VCC pin " "The pin \"E1\[3\]\" is fed by VCC" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1566492076235 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E1\[2\] GND pin " "The pin \"E1\[2\]\" is fed by GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1566492076235 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E1\[1\] GND pin " "The pin \"E1\[1\]\" is fed by GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1566492076235 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "E1\[0\] VCC pin " "The pin \"E1\[0\]\" is fed by VCC" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1566492076235 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1566492076235 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "E1\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"E1\[7\]\" is moved to its source" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1566492076236 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "E1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"E1\[4\]\" is moved to its source" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1566492076236 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "E1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"E1\[3\]\" is moved to its source" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1566492076236 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "E1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"E1\[0\]\" is moved to its source" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1566492076236 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1566492076236 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "E1\[6\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"E1\[6\]\" is set to GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1566492076236 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "E1\[5\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"E1\[5\]\" is set to GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1566492076236 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "E1\[2\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"E1\[2\]\" is set to GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1566492076236 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "E1\[1\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"E1\[1\]\" is set to GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1566492076236 ""}  } {  } 0 13036 "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "Analysis & Synthesis" 0 -1 1566492076236 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "E1\[0\]~synth " "Node \"E1\[0\]~synth\"" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566492076255 ""} { "Warning" "WMLS_MLS_NODE_NAME" "E1\[3\]~synth " "Node \"E1\[3\]~synth\"" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566492076255 ""} { "Warning" "WMLS_MLS_NODE_NAME" "E1\[4\]~synth " "Node \"E1\[4\]~synth\"" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566492076255 ""} { "Warning" "WMLS_MLS_NODE_NAME" "E1\[7\]~synth " "Node \"E1\[7\]~synth\"" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1566492076255 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1566492076255 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[0\] VCC " "Pin \"S1\[0\]\" is stuck at VCC" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566492076255 "|Aula4Exercicio1|S1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[1\] GND " "Pin \"S1\[1\]\" is stuck at GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566492076255 "|Aula4Exercicio1|S1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[2\] GND " "Pin \"S1\[2\]\" is stuck at GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566492076255 "|Aula4Exercicio1|S1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[3\] VCC " "Pin \"S1\[3\]\" is stuck at VCC" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566492076255 "|Aula4Exercicio1|S1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[4\] VCC " "Pin \"S1\[4\]\" is stuck at VCC" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566492076255 "|Aula4Exercicio1|S1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[5\] GND " "Pin \"S1\[5\]\" is stuck at GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566492076255 "|Aula4Exercicio1|S1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[6\] GND " "Pin \"S1\[6\]\" is stuck at GND" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566492076255 "|Aula4Exercicio1|S1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[7\] VCC " "Pin \"S1\[7\]\" is stuck at VCC" {  } { { "Aula4Exercicio1.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Byte/Aula4Exercicio1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566492076255 "|Aula4Exercicio1|S1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566492076255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566492076387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566492076387 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566492076439 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566492076439 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1566492076439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566492076439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566492076448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 13:41:16 2019 " "Processing ended: Thu Aug 22 13:41:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566492076448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566492076448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566492076448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566492076448 ""}
