Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot Test_Memory_func_synth xil_defaultlib.Test_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'output_loc' [C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/cpu.v:171]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'output_loc' [C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/cpu.v:186]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'output_loc' [C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/cpu.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Test_Memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Memory_func_synth
