{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585944986444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585944986452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 16:16:26 2020 " "Processing started: Fri Apr 03 16:16:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585944986452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585944986452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DesignProblem4Part2c -c DesignProblem4Part2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off DesignProblem4Part2c -c DesignProblem4Part2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585944986453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585944987318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585944987319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slow_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slow_clock-Behavioral " "Found design unit 1: slow_clock-Behavioral" {  } { { "slow_clock.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/slow_clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585945004065 ""} { "Info" "ISGN_ENTITY_NAME" "1 slow_clock " "Found entity 1: slow_clock" {  } { { "slow_clock.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/slow_clock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585945004065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585945004065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSeg-arch_SevenSeg " "Found design unit 1: SevenSeg-arch_SevenSeg" {  } { { "SevenSeg.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/SevenSeg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585945004085 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/SevenSeg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585945004085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585945004085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designproblem4part2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designproblem4part2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesignProblem4Part2c-Behavioral " "Found design unit 1: DesignProblem4Part2c-Behavioral" {  } { { "DesignProblem4Part2c.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/DesignProblem4Part2c.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585945004092 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesignProblem4Part2c " "Found entity 1: DesignProblem4Part2c" {  } { { "DesignProblem4Part2c.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/DesignProblem4Part2c.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585945004092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585945004092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DesignProblem4Part2c " "Elaborating entity \"DesignProblem4Part2c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585945004160 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TheRam DesignProblem4Part2c.vhd(31) " "VHDL Signal Declaration warning at DesignProblem4Part2c.vhd(31): used explicit default value for signal \"TheRam\" because signal was never assigned a value" {  } { { "DesignProblem4Part2c.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/DesignProblem4Part2c.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1585945004184 "|DesignProblem4Part2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_clock slow_clock:U0 " "Elaborating entity \"slow_clock\" for hierarchy \"slow_clock:U0\"" {  } { { "DesignProblem4Part2c.vhd" "U0" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/DesignProblem4Part2c.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585945004185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:U1 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:U1\"" {  } { { "DesignProblem4Part2c.vhd" "U1" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/DesignProblem4Part2c.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585945004205 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] VCC " "Pin \"display\[0\]\" is stuck at VCC" {  } { { "DesignProblem4Part2c.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/DesignProblem4Part2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585945004867 "|DesignProblem4Part2c|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "DesignProblem4Part2c.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/DesignProblem4Part2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585945004867 "|DesignProblem4Part2c|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] GND " "Pin \"display\[2\]\" is stuck at GND" {  } { { "DesignProblem4Part2c.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/DesignProblem4Part2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585945004867 "|DesignProblem4Part2c|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "DesignProblem4Part2c.vhd" "" { Text "C:/Users/gregm/Desktop/Digital2020/BOnus/DesignProblem4Part2c/DesignProblem4Part2c.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585945004867 "|DesignProblem4Part2c|display[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1585945004867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585945004957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585945005793 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585945005793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585945005932 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585945005932 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585945005932 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585945005932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585945006010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 16:16:46 2020 " "Processing ended: Fri Apr 03 16:16:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585945006010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585945006010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585945006010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585945006010 ""}
