#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Dec 11 04:46:46 2022
# Process ID: 6396
# Current directory: C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log Head.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Head.tcl
# Log file: C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.runs/synth_1/Head.vds
# Journal file: C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.runs/synth_1\vivado.jou
# Running On: LAPTOP-2O846HLK, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 68081 MB
#-----------------------------------------------------------
source Head.tcl -notrace
Command: synth_design -top Head -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4000
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1285.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Head' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:23]
INFO: [Synth 8-6085] Hierarchical reference on 'rf' stops possible memory inference [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v:45]
INFO: [Synth 8-6085] Hierarchical reference on 'dmem' stops possible memory inference [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:13]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:334]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:548]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:23]
WARNING: [Synth 8-7071] port 'ALU_op' of module 'ControlUnit' is unconnected for instance 'ControlUnit' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:112]
WARNING: [Synth 8-7023] instance 'ControlUnit' of module 'ControlUnit' has 19 connections declared, but only 18 given [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:112]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'instruction.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Instruction' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:1]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_decode' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction_decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_decode' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_ext' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/imm_ext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'imm_ext' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/imm_ext.v:23]
INFO: [Synth 8-6157] synthesizing module 'Branch_control' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Branch_control' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v:23]
WARNING: [Synth 8-151] case item 7'b0110111 is unreachable [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v:52]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'data' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:3]
INFO: [Synth 8-6085] Hierarchical reference on 'dmem' stops possible memory inference [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:13]
INFO: [Synth 8-3876] $readmem data file 'initialize.txt' is read successfully [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:46]
INFO: [Synth 8-6155] done synthesizing module 'data' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_ext' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data_ext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_ext' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data_ext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Head' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:23]
WARNING: [Synth 8-7137] Register ALU_op_reg in module ControlUnit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:790]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
WARNING: [Synth 8-3848] Net rom_words in module/entity Instruction does not have driver. [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:10]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port addr[30] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[6] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[5] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[4] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[3] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[2] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[1] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[0] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Instruction_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Instruction is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1422.781 ; gain = 137.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1422.781 ; gain = 137.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1422.781 ; gain = 137.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.627 . Memory (MB): peak = 1422.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1613.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1613.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INITALIZE |                          0000001 |                              000
       FETCH_INSTRUCTION |                          0000010 |                              001
            FETCH_DECODE |                          0000100 |                              010
                    HALT |                          0001000 |                              110
               EXECUTION |                          0010000 |                              011
                     MEM |                          0100000 |                              100
               WRITEBACK |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'bc_out_reg' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1062  
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2095  
	   9 Input   32 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 12    
	   7 Input    1 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PC_s_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_s_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port rst in module Instruction is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_in[24] in module Instruction is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_in[1] in module Instruction is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_in[0] in module Instruction is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[8]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/test_addr_reg[22]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[9]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[10]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[11]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[7]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[25]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[26]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[27]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[28]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[29]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[15]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[16]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[17]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[18]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[19]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[31]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[3]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[2]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[1]' (FDE) to 'Instruction/instr_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[0]' (FDE) to 'Instruction/instr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[30]' (FDE) to 'Instruction/instr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[6]' (FDE) to 'Instruction/instr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[5]' (FDE) to 'Instruction/instr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[4]' (FDE) to 'Instruction/instr_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[20]' (FDE) to 'Instruction/instr_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[21]' (FDE) to 'Instruction/instr_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[22]' (FDE) to 'Instruction/instr_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[23]' (FDE) to 'Instruction/instr_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[24]' (FDE) to 'Instruction/instr_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[12]' (FDE) to 'Instruction/instr_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'Instruction/instr_out_reg[13]' (FDE) to 'Instruction/instr_out_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Instruction/\instr_out_reg[14] )
INFO: [Synth 8-3886] merging instance 'ControlUnit/Data_s_temp_reg' (FDE) to 'ControlUnit/Bc_Op_temp_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/RegFile_s_temp_reg' (FDE) to 'ControlUnit/PC_we_temp_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/Bc_Op_temp_reg' (FDE) to 'ControlUnit/ALU_s2_temp_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/Data_s_reg' (FDC) to 'ControlUnit/Bc_Op_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/RegFile_s_reg' (FDC) to 'ControlUnit/PC_we_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/Bc_Op_reg' (FDC) to 'ControlUnit/ALU_s2_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/PC_we_temp_reg' (FDE) to 'ControlUnit/RegFile_we_temp_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/PC_we_reg' (FDC) to 'ControlUnit/RegFile_we_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/PC_s_temp_reg' (FDE) to 'ControlUnit/ALU_s2_temp_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/ALU_s1_temp_reg' (FDE) to 'ControlUnit/ALU_s2_temp_reg'
INFO: [Synth 8-3886] merging instance 'ControlUnit/ALU_s2_temp_reg' (FDE) to 'ControlUnit/Data_we_temp_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/Data_we_temp_reg )
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[31]' (FDCE) to 'RegisterFile/rs2_reg[31]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[31]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[0]' (FDCE) to 'RegisterFile/rs2_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[1]' (FDCE) to 'RegisterFile/rs2_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[2]' (FDCE) to 'RegisterFile/rs2_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[3]' (FDCE) to 'RegisterFile/rs2_reg[3]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[4]' (FDCE) to 'RegisterFile/rs2_reg[4]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[5]' (FDCE) to 'RegisterFile/rs2_reg[5]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[6]' (FDCE) to 'RegisterFile/rs2_reg[6]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[7]' (FDCE) to 'RegisterFile/rs2_reg[7]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[8]' (FDCE) to 'RegisterFile/rs2_reg[8]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[9]' (FDCE) to 'RegisterFile/rs2_reg[9]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[10]' (FDCE) to 'RegisterFile/rs2_reg[10]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[11]' (FDCE) to 'RegisterFile/rs2_reg[11]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[12]' (FDCE) to 'RegisterFile/rs2_reg[12]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[13]' (FDCE) to 'RegisterFile/rs2_reg[13]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[14]' (FDCE) to 'RegisterFile/rs2_reg[14]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[15]' (FDCE) to 'RegisterFile/rs2_reg[15]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[16]' (FDCE) to 'RegisterFile/rs2_reg[16]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[17]' (FDCE) to 'RegisterFile/rs2_reg[17]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[18]' (FDCE) to 'RegisterFile/rs2_reg[18]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[19]' (FDCE) to 'RegisterFile/rs2_reg[19]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[20]' (FDCE) to 'RegisterFile/rs2_reg[20]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[21]' (FDCE) to 'RegisterFile/rs2_reg[21]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[22]' (FDCE) to 'RegisterFile/rs2_reg[22]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[23]' (FDCE) to 'RegisterFile/rs2_reg[23]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[24]' (FDCE) to 'RegisterFile/rs2_reg[24]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[25]' (FDCE) to 'RegisterFile/rs2_reg[25]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[26]' (FDCE) to 'RegisterFile/rs2_reg[26]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[27]' (FDCE) to 'RegisterFile/rs2_reg[27]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[28]' (FDCE) to 'RegisterFile/rs2_reg[28]'
INFO: [Synth 8-3886] merging instance 'RegisterFile/rs1_reg[29]' (FDCE) to 'RegisterFile/rs2_reg[29]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[0]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[1]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[2]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[3]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[4]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[5]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[6]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[7]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[8]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[9]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[10]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[11]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[12]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[13]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[14]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[15]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[16]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[17]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[18]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[19]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[20]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[21]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[22]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[23]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Synth 8-3886] merging instance 'imm_ext/imm_temp_reg[24]' (FD) to 'imm_ext/imm_temp_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_ext/imm_temp_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/\ProgramCounter/PC_outputAddress_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ControlUnit/Data_we_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:36 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:42 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:42 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance datai_6/data/rom_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance datai_6/data/rom_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:59 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:03:12 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:03:12 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:03:15 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:03:15 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:03:16 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:03:16 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |  1287|
|4     |LUT3  |   384|
|5     |LUT4  |   422|
|6     |LUT5  |    55|
|7     |LUT6  |  7592|
|8     |MUXF7 |  3264|
|9     |MUXF8 |  1632|
|10    |FDCE  |  1147|
|11    |FDPE  |     2|
|12    |FDRE  | 33161|
|13    |IBUF  |     2|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:03:16 . Memory (MB): peak = 1613.988 ; gain = 328.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:10 ; elapsed = 00:03:09 . Memory (MB): peak = 1613.988 ; gain = 137.719
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:03:17 . Memory (MB): peak = 1613.988 ; gain = 328.926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.581 . Memory (MB): peak = 1613.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4896 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Head' is not ideal for floorplanning, since the cellview 'data' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1613.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 744f4f76
INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 225 Warnings, 80 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:34 ; elapsed = 00:03:32 . Memory (MB): peak = 1613.988 ; gain = 328.926
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.runs/synth_1/Head.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1613.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Head_utilization_synth.rpt -pb Head_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 04:50:32 2022...
