[2023-06-20 08:37:31 EDT] iverilog '-Wall' '-g2012' design.sv testbench.sv  && unbuffer vvp a.out  
the value of a = 0, b = 0, c = 0
the value of a = 0, b = 1, c = 1
the value of a = 1, b = 0, c = 1
the value of a = 1, b = 1, c = 1
Done
