Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 26 23:48:22 2024
| Host         : ASUS_Zenbook_WG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      8 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           20 |
| No           | No                    | Yes                    |              14 |            3 |
| No           | Yes                   | No                     |             310 |           37 |
| Yes          | No                    | No                     |              14 |            3 |
| Yes          | No                    | Yes                    |              64 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|              Clock Signal              |               Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  ai_sel/ai_sel/success_reg_LDC_i_1_n_0 |                                           | ai_sel/ai_sel/success_reg_LDC_i_2_n_0      |                1 |              2 |
|  ai_sel/clk_10hz/random_value_reg[0]   |                                           | ai_sel/ai_sel/success_reg_LDC_i_1_n_0      |                1 |              2 |
|  ai_sel/clk_10hz/random_value_reg[0]   |                                           |                                            |                2 |              4 |
|  modif_start/clk_200hz/seg_reg[0]      |                                           | ai_sel/ai_sel/SR[0]                        |                1 |              4 |
|  scroll_reg[3]_i_2_n_0                 |                                           | ai_sel/ai_sel/SR[0]                        |                1 |              8 |
|  abc_modif/mux/CLK                     |                                           |                                            |                2 |             10 |
|  abc_modif/mux/CLK                     | abc_modif/seg[0]_i_1__1_n_0               |                                            |                3 |             14 |
|  modif_start/clk_200hz/seg_reg[0]      |                                           |                                            |                3 |             22 |
|  clk_IBUF_BUFG                         |                                           |                                            |                9 |             40 |
|  ai_sel/clk_10hz/random_value_reg[0]   |                                           | ai_sel/ai_sel/SR[0]                        |                4 |             52 |
|  scroll_reg[3]_i_2_n_0                 |                                           |                                            |                5 |             56 |
|  clk_IBUF_BUFG                         |                                           | abc_modif/mux/clk_10hz/count[0]_i_1__3_n_0 |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | ai_sel/clk_10hz/count[0]_i_1__2_n_0        |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | modif_start/clk_200hz/clear                |                8 |             64 |
|  clk_IBUF_BUFG                         |                                           | modif_start/clk_4hz/count[0]_i_1__1_n_0    |                8 |             64 |
|  clk_IBUF_BUFG                         | abc_modif/time_mux/TENS/counter_timer/sel | abc_modif/time_mux/trigger_10s_reg_inv_n_0 |                8 |             64 |
+----------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+


