# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do uart_rx_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/simon/Desktop/ENSC350/project/uart_rx/uart_rx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:51 on Apr 17,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/simon/Desktop/ENSC350/project/uart_rx/uart_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_RX
# -- Compiling architecture DATAPATH of UART_RX
# End time: 17:58:52 on Apr 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/simon/Desktop/ENSC350/project/uart_rx/tb_uart_rx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:58:52 on Apr 17,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/simon/Desktop/ENSC350/project/uart_rx/tb_uart_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_UART_RX
# -- Compiling architecture TEST of TB_UART_RX
# End time: 17:58:52 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.tb_uart_rx -t ns
# vsim -gui -l msim_transcript work.tb_uart_rx -t ns 
# Start time: 17:59:00 on Apr 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_uart_rx(test)
# Loading work.uart_rx(datapath)
add wave -position insertpoint  \
sim:/tb_uart_rx/R232_RX
add wave -position insertpoint  \
sim:/tb_uart_rx/DATA_IN
add wave -position insertpoint  \
sim:/tb_uart_rx/IS_VALID
add wave -position insertpoint  \
sim:/tb_uart_rx/IDLE
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_uart_rx/DUT
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_uart_rx/DUT
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_uart_rx/DUT
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_uart_rx/DUT
# End time: 18:00:33 on Apr 17,2023, Elapsed time: 0:01:33
# Errors: 0, Warnings: 4
