From ab8906642e0c5861f1a189afebc03c11d95db8be Mon Sep 17 00:00:00 2001
From: Alon Rotman <alon.rotman@solid-run.com>
Date: Thu, 4 Feb 2021 17:33:22 +0200
Subject: [PATCH] dts: update kernel dts for cn931x cex7

Signed-off-by: Alon Rotman <alon.rotman@solid-run.com>
---
 arch/arm64/boot/dts/marvell/armada-ap80x.dtsi |  3 +++
 arch/arm64/boot/dts/marvell/armada-cp11x.dtsi | 11 +++++++++++
 arch/arm64/boot/dts/marvell/cn9130-cex7.dts   | 16 +++++++++++++++-
 arch/arm64/boot/dts/marvell/cn9131-cex7.dts   |  4 ++--
 arch/arm64/boot/dts/marvell/cn9132-cex7.dts   |  4 ++--
 5 files changed, 33 insertions(+), 5 deletions(-)

diff --git a/arch/arm64/boot/dts/marvell/armada-ap80x.dtsi b/arch/arm64/boot/dts/marvell/armada-ap80x.dtsi
index 7f9b9a647717..7ccf9e750ebb 100644
--- a/arch/arm64/boot/dts/marvell/armada-ap80x.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-ap80x.dtsi
@@ -263,6 +263,9 @@ ap_gpio: gpio@1040 {
 					gpio-controller;
 					#gpio-cells = <2>;
 					gpio-ranges = <&ap_pinctrl 0 0 20>;
+					marvell,pwm-offset = <0x10c0>;
+					#pwm-cells = <2>;
+					clocks = <&ap_clk 3>;
 				};
 			};
 
diff --git a/arch/arm64/boot/dts/marvell/armada-cp11x.dtsi b/arch/arm64/boot/dts/marvell/armada-cp11x.dtsi
index 9dcf16beabf5..f010ca3e3765 100644
--- a/arch/arm64/boot/dts/marvell/armada-cp11x.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-cp11x.dtsi
@@ -234,12 +234,18 @@ CP11X_LABEL(gpio1): gpio@100 {
 				gpio-controller;
 				#gpio-cells = <2>;
 				gpio-ranges = <&CP11X_LABEL(pinctrl) 0 0 32>;
+				marvell,pwm-offset = <0x1f0>;
+				#pwm-cells = <2>;
 				interrupt-controller;
 				interrupts = <86 IRQ_TYPE_LEVEL_HIGH>,
 					<85 IRQ_TYPE_LEVEL_HIGH>,
 					<84 IRQ_TYPE_LEVEL_HIGH>,
 					<83 IRQ_TYPE_LEVEL_HIGH>;
 				#interrupt-cells = <2>;
+				clock-names = "core", "axi";
+				clocks = <&CP11X_LABEL(clk) 1 21>,
+					<&CP11X_LABEL(clk) 1 17>;
+
 				status = "disabled";
 			};
 
@@ -250,12 +256,17 @@ CP11X_LABEL(gpio2): gpio@140 {
 				gpio-controller;
 				#gpio-cells = <2>;
 				gpio-ranges = <&CP11X_LABEL(pinctrl) 0 32 31>;
+				marvell,pwm-offset = <0x1f0>;
+				#pwm-cells = <2>;
 				interrupt-controller;
 				interrupts = <82 IRQ_TYPE_LEVEL_HIGH>,
 					<81 IRQ_TYPE_LEVEL_HIGH>,
 					<80 IRQ_TYPE_LEVEL_HIGH>,
 					<79 IRQ_TYPE_LEVEL_HIGH>;
 				#interrupt-cells = <2>;
+				clock-names = "core", "axi";
+				clocks = <&CP11X_LABEL(clk) 1 21>,
+					<&CP11X_LABEL(clk) 1 17>;
 				status = "disabled";
 			};
 		};
diff --git a/arch/arm64/boot/dts/marvell/cn9130-cex7.dts b/arch/arm64/boot/dts/marvell/cn9130-cex7.dts
index 11dc8c323c3a..53b316dc58a2 100644
--- a/arch/arm64/boot/dts/marvell/cn9130-cex7.dts
+++ b/arch/arm64/boot/dts/marvell/cn9130-cex7.dts
@@ -98,8 +98,19 @@ cp0_sfp_eth0: sfp-eth@0 {
 		pinctrl-names = "default";
 		pinctrl-0 = <&cp0_sfp_present_pins>;
 	};
+
+	fan1: j1-pwm {
+                compatible = "pwm-fan";
+                pwms = <&cp0_gpio1 8 40000>;        /* Target freq:25 kHz */
+ 		cooling-min-state = <0>;
+		cooling-max-state = <3>;
+		#cooling-cells = <2>;
+		cooling-levels = <0 25 128 255>;
+	};
+
 };
 
+
 &uart0 {
 	status = "okay";
 };
@@ -410,7 +421,10 @@ cp0_uart2_pins: uart22-pins {
 			marvell,pins = "mpp50", "mpp51";
 			marvell,function = "uart2";
 		};
-
+		cp0_fan_pwm_pins: fan-pwm-pins {
+			marvell,pins = "mpp39";
+			marvell,function = "gpio";
+		};
 	};
 };
 
diff --git a/arch/arm64/boot/dts/marvell/cn9131-cex7.dts b/arch/arm64/boot/dts/marvell/cn9131-cex7.dts
index 2296cb68ec03..36a383383e64 100644
--- a/arch/arm64/boot/dts/marvell/cn9131-cex7.dts
+++ b/arch/arm64/boot/dts/marvell/cn9131-cex7.dts
@@ -81,10 +81,10 @@ &cp1_ethernet {
 /* 5GE PHY0 */
 &cp1_eth0 {
 	status = "okay";
-	phy-mode = "55555gbase-r";
+	phy-mode = "10gbase-r";
 	phys = <&cp1_comphy2 0>;
 	phy = <&phy1>;
-	sfp = <&cp1_sfp_eth0>;
+//	sfp = <&cp1_sfp_eth0>;
 };
 
 &cp1_gpio1 {
diff --git a/arch/arm64/boot/dts/marvell/cn9132-cex7.dts b/arch/arm64/boot/dts/marvell/cn9132-cex7.dts
index 45958b67aa29..6f718ede0a6c 100644
--- a/arch/arm64/boot/dts/marvell/cn9132-cex7.dts
+++ b/arch/arm64/boot/dts/marvell/cn9132-cex7.dts
@@ -85,10 +85,10 @@ &cp2_ethernet {
 /* 10GE Port */
 &cp2_eth0 {
 	status = "okay";
-	phy-mode = "5gbase-kr";
+	phy-mode = "10gbase-kr";
 	phys = <&cp2_comphy2 0>;
 	phy = <&phy2>;
-	sfp = <&cp2_sfp_eth0>;
+//	sfp = <&cp2_sfp_eth0>;
 };
 
 &cp2_gpio1 {
-- 
2.25.1

