$date
	Sat Oct 22 23:41:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#442377
b11 !
1"
#442378
b11 &
b11 %
1$
#442379
0"
#442382
b1010 &
b1010 %
#442386
b101 &
b101 %
#442390
b10000 &
b10000 %
#442394
b1000 &
b1000 %
#442398
b100 &
b100 %
#442402
b10 &
b10 %
#442406
b1 &
1#
b1 %
#442410
b0 &
b0 %
0#
0$
#1429094
b10101 &
b10101 %
1$
b10101 !
1"
#1429095
0"
#1429098
b1000000 &
b1000000 %
#1429102
b100000 &
b100000 %
#1429106
b10000 &
b10000 %
#1429110
b1000 &
b1000 %
#1429114
b100 &
b100 %
#1429118
b10 &
b10 %
#1429122
b1 &
b1 %
1#
#1429126
b0 &
0#
b0 %
0$
#2494536
b10 !
1"
#2494538
b10 &
b10 %
1$
#2494539
0"
#2494542
b1 &
1#
b1 %
#2494546
b0 &
b0 %
0#
0$
#4500012
