Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat May 21 11:48:59 2022
| Host         : ALIENWARE-M15-UDRC running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
| Design       : top
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+---------------------------------------------------------+------------+
| Rule      | Severity | Description                                             | Violations |
+-----------+----------+---------------------------------------------------------+------------+
| REQP-1766 | Warning  | RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use | 2          |
| HDPRA-54  | Advisory | Edge without Location Constraints                       | 1          |
+-----------+----------+---------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1766#1 Warning
RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use  
The RAMB36E2 cell inst_shift_high/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
Related violations: <none>

REQP-1766#2 Warning
RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use  
The RAMB36E2 cell inst_shift_low/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
Related violations: <none>

HDPRA-54#1 Advisory
Edge without Location Constraints  
Static Logic contains edges that may impact implementation results.  It is best to include these region(s) in the adjacent RP pblock, 'pblock_shift_high'.  Removing the static edge will allow for continuous placement.  TAG='54_LE_S_RP2'  Sites on edge: SLICE_X0Y264, SLICE_X0Y263, SLICE_X0Y262, SLICE_X0Y261, SLICE_X0Y260, SLICE_X0Y259, SLICE_X0Y258, SLICE_X0Y257, SLICE_X0Y256, SLICE_X0Y255, SLICE_X0Y254, SLICE_X0Y253, SLICE_X0Y252, SLICE_X0Y251, SLICE_X0Y250, SLICE_X0Y249, SLICE_X0Y248, SLICE_X0Y247, SLICE_X0Y246, SLICE_X0Y245, SLICE_X0Y244, SLICE_X0Y243, SLICE_X0Y242, SLICE_X0Y241, SLICE_X0Y240
Related violations: <none>


