Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Oct 28 14:08:22 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (9)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_signal_R_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.744ns  (logic 4.001ns (59.327%)  route 2.743ns (40.673%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE                         0.000     0.000 r  led_signal_R_reg[3]/C
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  led_signal_R_reg[3]/Q
                         net (fo=1, routed)           2.743     3.199    led_signal_R_OBUF[0]
    T2                   OBUF (Prop_obuf_I_O)         3.545     6.744 r  led_signal_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.744    led_signal_R[3]
    T2                                                                r  led_signal_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_B_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.742ns  (logic 4.063ns (60.261%)  route 2.679ns (39.739%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDCE                         0.000     0.000 r  led_signal_B_reg[3]/C
    SLICE_X84Y107        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  led_signal_B_reg[3]/Q
                         net (fo=1, routed)           2.679     3.197    led_signal_B_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.545     6.742 r  led_signal_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.742    led_signal_B[3]
    U3                                                                r  led_signal_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_G_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.270ns  (logic 4.008ns (63.932%)  route 2.261ns (36.068%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDCE                         0.000     0.000 r  led_signal_G_reg[3]/C
    SLICE_X82Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  led_signal_G_reg[3]/Q
                         net (fo=1, routed)           2.261     2.717    led_signal_G_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.552     6.270 r  led_signal_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.270    led_signal_G[3]
    U5                                                                r  led_signal_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_R_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.149ns  (logic 4.075ns (66.258%)  route 2.075ns (33.742%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDCE                         0.000     0.000 r  led_signal_R_reg[3]_lopt_replica_3/C
    SLICE_X84Y93         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  led_signal_R_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.075     2.593    led_signal_R_reg[3]_lopt_replica_3_1
    U1                   OBUF (Prop_obuf_I_O)         3.557     6.149 r  led_signal_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.149    led_signal_R[2]
    U1                                                                r  led_signal_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_G_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 4.082ns (68.149%)  route 1.908ns (31.851%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE                         0.000     0.000 r  led_signal_G_reg[3]_lopt_replica_3/C
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  led_signal_G_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.908     2.426    led_signal_G_reg[3]_lopt_replica_3_1
    V1                   OBUF (Prop_obuf_I_O)         3.564     5.989 r  led_signal_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.989    led_signal_G[2]
    V1                                                                r  led_signal_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_B_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 4.066ns (68.360%)  route 1.882ns (31.640%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDCE                         0.000     0.000 r  led_signal_B_reg[3]_lopt_replica/C
    SLICE_X84Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  led_signal_B_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.882     2.400    led_signal_B_reg[3]_lopt_replica_1
    T3                   OBUF (Prop_obuf_I_O)         3.548     5.947 r  led_signal_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.947    led_signal_B[0]
    T3                                                                r  led_signal_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_R_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 3.999ns (68.244%)  route 1.861ns (31.756%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE                         0.000     0.000 r  led_signal_R_reg[3]_lopt_replica_2/C
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  led_signal_R_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.861     2.317    led_signal_R_reg[3]_lopt_replica_2_1
    P2                   OBUF (Prop_obuf_I_O)         3.543     5.860 r  led_signal_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.860    led_signal_R[1]
    P2                                                                r  led_signal_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_B_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.763ns  (logic 4.095ns (71.059%)  route 1.668ns (28.941%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDCE                         0.000     0.000 r  led_signal_B_reg[3]_lopt_replica_3/C
    SLICE_X84Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  led_signal_B_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.668     2.186    led_signal_B_reg[3]_lopt_replica_3_1
    W2                   OBUF (Prop_obuf_I_O)         3.577     5.763 r  led_signal_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.763    led_signal_B[2]
    W2                                                                r  led_signal_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_G_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 4.069ns (70.866%)  route 1.673ns (29.134%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDCE                         0.000     0.000 r  led_signal_G_reg[3]_lopt_replica_2/C
    SLICE_X84Y103        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  led_signal_G_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.673     2.191    led_signal_G_reg[3]_lopt_replica_2_1
    R7                   OBUF (Prop_obuf_I_O)         3.551     5.742 r  led_signal_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.742    led_signal_G[1]
    R7                                                                r  led_signal_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_signal_R_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 4.067ns (70.951%)  route 1.665ns (29.049%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE                         0.000     0.000 r  led_signal_R_reg[3]_lopt_replica/C
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  led_signal_R_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.183    led_signal_R_reg[3]_lopt_replica_1
    R3                   OBUF (Prop_obuf_I_O)         3.549     5.733 r  led_signal_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.733    led_signal_R[0]
    R3                                                                r  led_signal_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c1/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE                         0.000     0.000 r  c1/cnt_reg[6]/C
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c1/cnt_reg[6]/Q
                         net (fo=8, routed)           0.185     0.326    c1/cnt_reg[6]
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.042     0.368 r  c1/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.368    c1/p_0_in__0[7]
    SLICE_X82Y106        FDCE                                         r  c1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c1/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE                         0.000     0.000 r  c1/cnt_reg[6]/C
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c1/cnt_reg[6]/Q
                         net (fo=8, routed)           0.185     0.326    c1/cnt_reg[6]
    SLICE_X82Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  c1/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.371    c1/p_0_in__0[6]
    SLICE_X82Y106        FDCE                                         r  c1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c1/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.388%)  route 0.191ns (50.612%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE                         0.000     0.000 r  c1/cnt_reg[3]/C
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c1/cnt_reg[3]/Q
                         net (fo=10, routed)          0.191     0.332    c1/cnt_reg[3]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.045     0.377 r  c1/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    c1/p_0_in__0[3]
    SLICE_X83Y106        FDCE                                         r  c1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c1/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.226ns (59.886%)  route 0.151ns (40.114%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE                         0.000     0.000 r  c1/cnt_reg[4]/C
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  c1/cnt_reg[4]/Q
                         net (fo=9, routed)           0.151     0.279    c1/cnt_reg[4]
    SLICE_X83Y106        LUT6 (Prop_lut6_I4_O)        0.098     0.377 r  c1/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.377    c1/p_0_in__0[5]
    SLICE_X83Y106        FDCE                                         r  c1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c1/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.190ns (49.920%)  route 0.191ns (50.080%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE                         0.000     0.000 r  c1/cnt_reg[3]/C
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c1/cnt_reg[3]/Q
                         net (fo=10, routed)          0.191     0.332    c1/cnt_reg[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.049     0.381 r  c1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.381    c1/p_0_in__0[4]
    SLICE_X83Y106        FDCE                                         r  c1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c1/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE                         0.000     0.000 r  c1/cnt_reg[1]/C
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c1/cnt_reg[1]/Q
                         net (fo=12, routed)          0.203     0.344    c1/cnt_reg[1]
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.042     0.386 r  c1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    c1/p_0_in__0[2]
    SLICE_X83Y106        FDCE                                         r  c1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c1/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE                         0.000     0.000 r  c1/cnt_reg[1]/C
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c1/cnt_reg[1]/Q
                         net (fo=12, routed)          0.203     0.344    c1/cnt_reg[1]
    SLICE_X83Y106        LUT2 (Prop_lut2_I1_O)        0.045     0.389 r  c1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    c1/p_0_in__0[1]
    SLICE_X83Y106        FDCE                                         r  c1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c1/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.186ns (40.131%)  route 0.277ns (59.869%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE                         0.000     0.000 r  c1/cnt_reg[0]/C
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  c1/cnt_reg[0]/Q
                         net (fo=13, routed)          0.277     0.418    c1/cnt_reg[0]
    SLICE_X83Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.463 r  c1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    c1/cnt[0]_i_1_n_0
    SLICE_X83Y106        FDCE                                         r  c1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_G_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.309ns (64.524%)  route 0.170ns (35.476%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE                         0.000     0.000 r  state_reg[14]/C
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  state_reg[14]/Q
                         net (fo=8, routed)           0.170     0.334    c1/Q[2]
    SLICE_X82Y107        LUT4 (Prop_lut4_I3_O)        0.051     0.385 r  c1/led_signal_G[3]_i_3/O
                         net (fo=1, routed)           0.000     0.385    c1/led_signal_G[3]_i_3_n_0
    SLICE_X82Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.479 r  c1/led_signal_G_reg[3]_i_1/CO[3]
                         net (fo=4, routed)           0.000     0.479    led_signal_G0
    SLICE_X82Y107        FDCE                                         r  led_signal_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_signal_R_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.298ns (59.670%)  route 0.201ns (40.330%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE                         0.000     0.000 r  state_reg[23]/C
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  state_reg[23]/Q
                         net (fo=2, routed)           0.201     0.365    c1/Q[5]
    SLICE_X83Y107        LUT4 (Prop_lut4_I3_O)        0.042     0.407 r  c1/led_signal_R[3]_i_2/O
                         net (fo=1, routed)           0.000     0.407    c1/led_signal_R[3]_i_2_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.499 r  c1/led_signal_R_reg[3]_i_1/CO[3]
                         net (fo=4, routed)           0.000     0.499    led_signal_R0
    SLICE_X83Y107        FDCE                                         r  led_signal_R_reg[3]/D
  -------------------------------------------------------------------    -------------------





