{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617316111469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617316111469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 17:28:31 2021 " "Processing started: Thu Apr 01 17:28:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617316111469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617316111469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617316111469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1617316111800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/output_ports/output_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/output_ports/output_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_ports-OUTPorts " "Found design unit 1: output_ports-OUTPorts" {  } { { "../Output_Ports/output_ports.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Output_Ports/output_ports.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112168 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_ports " "Found entity 1: output_ports" {  } { { "../Output_Ports/output_ports.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Output_Ports/output_ports.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316112168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/rw_96x8_sync/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/rw_96x8_sync/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_arch " "Found design unit 1: rw_96x8_sync-rw_arch" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/rw_96x8_sync/rw_96x8_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112173 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/rw_96x8_sync/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316112173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/rom_128x8_sync/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/rom_128x8_sync/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_arch " "Found design unit 1: rom_128x8_sync-rom_arch" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/rom_128x8_sync/rom_128x8_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112178 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/rom_128x8_sync/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316112178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ALU_ARCH " "Found design unit 1: alu-ALU_ARCH" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112181 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316112181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/data_path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/data_path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-DPath " "Found design unit 1: data_path-DPath" {  } { { "../Data_Path/data_path.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Data_Path/data_path.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112184 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../Data_Path/data_path.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Data_Path/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316112184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-CU_Arch " "Found design unit 1: control_unit-CU_Arch" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112187 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316112187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_Arch " "Found design unit 1: cpu-cpu_Arch" {  } { { "../CPU/cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/CPU/cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112190 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPU/cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/CPU/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316112190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memo " "Found design unit 1: memory-memo" {  } { { "../memory/memory.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112192 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory/memory.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316112192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-compuARch " "Found design unit 1: computer-compuARch" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112196 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316112196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316112196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617316112230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:U1\"" {  } { { "computer.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316112232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:U1\|control_unit:U1 " "Elaborating entity \"control_unit\" for hierarchy \"cpu:U1\|control_unit:U1\"" {  } { { "../CPU/cpu.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto_1/CPU/cpu.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316112234 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LDA_IMM control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"LDA_IMM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316112235 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LDA_DIR control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"LDA_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316112235 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STA_DIR control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"STA_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADD_AB control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"ADD_AB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BRA control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"BRA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BEQ control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"BEQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LDA_IMM control_unit.vhd(51) " "VHDL Process Statement warning at control_unit.vhd(51): signal \"LDA_IMM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LDA_DIR control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): signal \"LDA_DIR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STA_DIR control_unit.vhd(55) " "VHDL Process Statement warning at control_unit.vhd(55): signal \"STA_DIR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_AB control_unit.vhd(57) " "VHDL Process Statement warning at control_unit.vhd(57): signal \"ADD_AB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BRA control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): signal \"BRA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BEQ control_unit.vhd(61) " "VHDL Process Statement warning at control_unit.vhd(61): signal \"BEQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BEQ control_unit.vhd(63) " "VHDL Process Statement warning at control_unit.vhd(63): signal \"BEQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(41) " "VHDL Process Statement warning at control_unit.vhd(41): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112236 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writen control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"writen\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writen control_unit.vhd(72) " "Inferred latch for \"writen\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(72) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(72) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(72) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(72) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(72) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(72) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(72) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(72) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(72) " "Inferred latch for \"B_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(72) " "Inferred latch for \"A_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(72) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(72) " "Inferred latch for \"PC_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(72) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112237 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(72) " "Inferred latch for \"IR_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BRA_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BRA_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BRA_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_ADD_AB_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_ADD_AB_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_8 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_8\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112238 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_IMM_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_IMM_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_IMM_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_8 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_8\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_IMM_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_IMM_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_IMM_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(41) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(41) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(41) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(41) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112239 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path cpu:U1\|data_path:U2 " "Elaborating entity \"data_path\" for hierarchy \"cpu:U1\|data_path:U2\"" {  } { { "../CPU/cpu.vhd" "U2" { Text "C:/altera/13.1/Digitales2/Proyecto_1/CPU/cpu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316112241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:U1\|data_path:U2\|alu:U1 " "Elaborating entity \"alu\" for hierarchy \"cpu:U1\|data_path:U2\|alu:U1\"" {  } { { "../Data_Path/data_path.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Data_Path/data_path.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316112243 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result alu.vhd(14) " "VHDL Process Statement warning at alu.vhd(14): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(14) " "VHDL Process Statement warning at alu.vhd(14): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(14) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(14) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(14) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(14) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu.vhd(14) " "Inferred latch for \"Result\[0\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu.vhd(14) " "Inferred latch for \"Result\[1\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu.vhd(14) " "Inferred latch for \"Result\[2\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu.vhd(14) " "Inferred latch for \"Result\[3\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu.vhd(14) " "Inferred latch for \"Result\[4\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu.vhd(14) " "Inferred latch for \"Result\[5\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu.vhd(14) " "Inferred latch for \"Result\[6\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu.vhd(14) " "Inferred latch for \"Result\[7\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316112243 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:U2 " "Elaborating entity \"memory\" for hierarchy \"memory:U2\"" {  } { { "computer.vhd" "U2" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316112246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:U2\|rom_128x8_sync:U1 " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:U2\|rom_128x8_sync:U1\"" {  } { { "../memory/memory.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316112248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:U2\|rw_96x8_sync:U2 " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:U2\|rw_96x8_sync:U2\"" {  } { { "../memory/memory.vhd" "U2" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316112283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ports memory:U2\|output_ports:U3 " "Elaborating entity \"output_ports\" for hierarchy \"memory:U2\|output_ports:U3\"" {  } { { "../memory/memory.vhd" "U3" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316112304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[0\] GND " "Pin \"port_out_00\[0\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_00[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[1\] GND " "Pin \"port_out_00\[1\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_00[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[2\] GND " "Pin \"port_out_00\[2\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_00[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[3\] GND " "Pin \"port_out_00\[3\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_00[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[4\] GND " "Pin \"port_out_00\[4\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_00[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[5\] GND " "Pin \"port_out_00\[5\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_00[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[6\] GND " "Pin \"port_out_00\[6\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_00[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[7\] GND " "Pin \"port_out_00\[7\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_00[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[0\] GND " "Pin \"port_out_01\[0\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_01[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[1\] GND " "Pin \"port_out_01\[1\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_01[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[2\] GND " "Pin \"port_out_01\[2\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_01[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[3\] GND " "Pin \"port_out_01\[3\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_01[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[4\] GND " "Pin \"port_out_01\[4\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_01[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[5\] GND " "Pin \"port_out_01\[5\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_01[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[6\] GND " "Pin \"port_out_01\[6\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_01[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[7\] GND " "Pin \"port_out_01\[7\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_01[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[0\] GND " "Pin \"port_out_02\[0\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_02[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[1\] GND " "Pin \"port_out_02\[1\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_02[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[2\] GND " "Pin \"port_out_02\[2\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_02[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[3\] GND " "Pin \"port_out_02\[3\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_02[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[4\] GND " "Pin \"port_out_02\[4\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_02[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[5\] GND " "Pin \"port_out_02\[5\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_02[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[6\] GND " "Pin \"port_out_02\[6\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_02[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[7\] GND " "Pin \"port_out_02\[7\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316112757 "|computer|port_out_02[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1617316112757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1617316112770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617316112926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[0\] " "No output dependent on input pin \"port_in_00\[0\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_00[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[1\] " "No output dependent on input pin \"port_in_00\[1\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_00[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[2\] " "No output dependent on input pin \"port_in_00\[2\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_00[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[3\] " "No output dependent on input pin \"port_in_00\[3\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_00[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[4\] " "No output dependent on input pin \"port_in_00\[4\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_00[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[5\] " "No output dependent on input pin \"port_in_00\[5\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_00[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[6\] " "No output dependent on input pin \"port_in_00\[6\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_00[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[7\] " "No output dependent on input pin \"port_in_00\[7\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_00[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[0\] " "No output dependent on input pin \"port_in_01\[0\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_01[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[1\] " "No output dependent on input pin \"port_in_01\[1\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_01[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[2\] " "No output dependent on input pin \"port_in_01\[2\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_01[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[3\] " "No output dependent on input pin \"port_in_01\[3\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_01[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[4\] " "No output dependent on input pin \"port_in_01\[4\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_01[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[5\] " "No output dependent on input pin \"port_in_01\[5\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_01[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[6\] " "No output dependent on input pin \"port_in_01\[6\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_01[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[7\] " "No output dependent on input pin \"port_in_01\[7\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_01[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[0\] " "No output dependent on input pin \"port_in_02\[0\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_02[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[1\] " "No output dependent on input pin \"port_in_02\[1\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_02[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[2\] " "No output dependent on input pin \"port_in_02\[2\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_02[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[3\] " "No output dependent on input pin \"port_in_02\[3\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_02[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[4\] " "No output dependent on input pin \"port_in_02\[4\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_02[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[5\] " "No output dependent on input pin \"port_in_02\[5\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_02[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[6\] " "No output dependent on input pin \"port_in_02\[6\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_02[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[7\] " "No output dependent on input pin \"port_in_02\[7\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|port_in_02[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316112999 "|computer|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1617316112999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617316113000 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617316113000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617316113000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617316113066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 17:28:33 2021 " "Processing ended: Thu Apr 01 17:28:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617316113066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617316113066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617316113066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617316113066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617316114660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617316114661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 17:28:34 2021 " "Processing started: Thu Apr 01 17:28:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617316114661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1617316114661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1617316114661 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1617316114742 ""}
{ "Info" "0" "" "Project  = computer" {  } {  } 0 0 "Project  = computer" 0 0 "Fitter" 0 0 1617316114743 ""}
{ "Info" "0" "" "Revision = computer" {  } {  } 0 0 "Revision = computer" 0 0 "Fitter" 0 0 1617316114743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1617316114823 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "computer EP3C5E144C7 " "Selected device EP3C5E144C7 for design \"computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617316114828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617316114864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617316114865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617316114865 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617316114931 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617316114941 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144I7 " "Device EP3C5E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617316115135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C7 " "Device EP3C10E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617316115135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144I7 " "Device EP3C10E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617316115135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C7 " "Device EP3C16E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617316115135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144I7 " "Device EP3C16E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617316115135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C7 " "Device EP3C25E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617316115135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144I7 " "Device EP3C25E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1617316115135 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1617316115135 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617316115137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617316115137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617316115137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617316115137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1617316115137 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1617316115137 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1617316115138 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[0\] " "Pin port_in_00\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_00[0] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[1\] " "Pin port_in_00\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_00[1] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[2\] " "Pin port_in_00\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_00[2] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[3\] " "Pin port_in_00\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_00[3] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[4\] " "Pin port_in_00\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_00[4] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[5\] " "Pin port_in_00\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_00[5] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[6\] " "Pin port_in_00\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_00[6] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_00\[7\] " "Pin port_in_00\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_00[7] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_00[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[0\] " "Pin port_in_01\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_01[0] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[1\] " "Pin port_in_01\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_01[1] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[2\] " "Pin port_in_01\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_01[2] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[3\] " "Pin port_in_01\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_01[3] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[4\] " "Pin port_in_01\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_01[4] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[5\] " "Pin port_in_01\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_01[5] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[6\] " "Pin port_in_01\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_01[6] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_01\[7\] " "Pin port_in_01\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_01[7] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_01[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[0\] " "Pin port_in_02\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_02[0] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[1\] " "Pin port_in_02\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_02[1] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[2\] " "Pin port_in_02\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_02[2] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[3\] " "Pin port_in_02\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_02[3] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[4\] " "Pin port_in_02\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_02[4] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[5\] " "Pin port_in_02\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_02[5] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[6\] " "Pin port_in_02\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_02[6] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_in_02\[7\] " "Pin port_in_02\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_in_02[7] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_in_02[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[0\] " "Pin port_out_00\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_00[0] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[1\] " "Pin port_out_00\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_00[1] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[2\] " "Pin port_out_00\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_00[2] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[3\] " "Pin port_out_00\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_00[3] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[4\] " "Pin port_out_00\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_00[4] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[5\] " "Pin port_out_00\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_00[5] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[6\] " "Pin port_out_00\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_00[6] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_00\[7\] " "Pin port_out_00\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_00[7] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_00[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[0\] " "Pin port_out_01\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_01[0] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[1\] " "Pin port_out_01\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_01[1] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[2\] " "Pin port_out_01\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_01[2] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[3\] " "Pin port_out_01\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_01[3] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[4\] " "Pin port_out_01\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_01[4] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[5\] " "Pin port_out_01\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_01[5] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[6\] " "Pin port_out_01\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_01[6] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_01\[7\] " "Pin port_out_01\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_01[7] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_01[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[0\] " "Pin port_out_02\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_02[0] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[1\] " "Pin port_out_02\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_02[1] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[2\] " "Pin port_out_02\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_02[2] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[3\] " "Pin port_out_02\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_02[3] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[4\] " "Pin port_out_02\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_02[4] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[5\] " "Pin port_out_02\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_02[5] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[6\] " "Pin port_out_02\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_02[6] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_out_02\[7\] " "Pin port_out_02\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { port_out_02[7] } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_out_02[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617316115367 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1617316115367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1617316115489 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1617316115490 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1617316115490 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1617316115490 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1617316115491 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1617316115491 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1617316115491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617316115492 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617316115493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617316115493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617316115493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617316115494 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617316115495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617316115495 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617316115495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617316115495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1617316115495 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617316115495 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 2.5V 26 24 0 " "Number of I/O pins in group: 50 (unused VREF, 2.5V VCCIO, 26 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1617316115495 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1617316115495 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1617316115495 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617316115497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617316115497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617316115497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617316115497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617316115497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617316115497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617316115497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1617316115497 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1617316115497 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1617316115497 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617316115530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617316115967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617316116002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617316116010 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617316116172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617316116172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617316116338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/altera/13.1/Digitales2/Proyecto_1/Computer/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1617316116578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617316116578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617316116638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1617316116639 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1617316116639 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617316116639 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1617316116643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617316116684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617316116928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617316116973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617316117249 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617316117570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/Digitales2/Proyecto_1/Computer/output_files/computer.fit.smsg " "Generated suppressed messages file C:/altera/13.1/Digitales2/Proyecto_1/Computer/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617316117841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5288 " "Peak virtual memory: 5288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617316118129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 17:28:38 2021 " "Processing ended: Thu Apr 01 17:28:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617316118129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617316118129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617316118129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617316118129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1617316119565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617316119565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 17:28:39 2021 " "Processing started: Thu Apr 01 17:28:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617316119565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1617316119565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1617316119565 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1617316120161 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1617316120181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617316120491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 17:28:40 2021 " "Processing ended: Thu Apr 01 17:28:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617316120491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617316120491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617316120491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1617316120491 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1617316121093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1617316122097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617316122099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 17:28:41 2021 " "Processing started: Thu Apr 01 17:28:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617316122099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617316122099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta computer -c computer " "Command: quartus_sta computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617316122099 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1617316122185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1617316122348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1617316122348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1617316122387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1617316122388 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1617316122559 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1617316122559 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1617316122559 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1617316122560 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1617316122560 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1617316122560 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1617316122561 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1617316122564 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1617316122571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316122573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316122585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316122594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316122602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316122610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316122614 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1617316122634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1617316122653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1617316123073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1617316123102 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1617316123102 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1617316123102 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1617316123103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123129 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1617316123140 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1617316123224 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1617316123225 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1617316123225 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1617316123225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1617316123240 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1617316123388 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1617316123388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617316123469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 17:28:43 2021 " "Processing ended: Thu Apr 01 17:28:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617316123469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617316123469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617316123469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617316123469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617316124913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617316124913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 17:28:44 2021 " "Processing started: Thu Apr 01 17:28:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617316124913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617316124913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617316124913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer_7_1200mv_85c_slow.vho C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/ simulation " "Generated file computer_7_1200mv_85c_slow.vho in folder \"C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1617316125261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer_7_1200mv_0c_slow.vho C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/ simulation " "Generated file computer_7_1200mv_0c_slow.vho in folder \"C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1617316125282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer_min_1200mv_0c_fast.vho C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/ simulation " "Generated file computer_min_1200mv_0c_fast.vho in folder \"C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1617316125307 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer.vho C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/ simulation " "Generated file computer.vho in folder \"C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1617316125329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer_7_1200mv_85c_vhd_slow.sdo C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/ simulation " "Generated file computer_7_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1617316125349 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer_7_1200mv_0c_vhd_slow.sdo C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/ simulation " "Generated file computer_7_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1617316125370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer_min_1200mv_0c_vhd_fast.sdo C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/ simulation " "Generated file computer_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1617316125390 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "computer_vhd.sdo C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/ simulation " "Generated file computer_vhd.sdo in folder \"C:/altera/13.1/Digitales2/Proyecto_1/Computer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1617316125405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617316125479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 17:28:45 2021 " "Processing ended: Thu Apr 01 17:28:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617316125479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617316125479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617316125479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617316125479 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617316126067 ""}
