#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* WDT_Interrupt */
#define WDT_Interrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define WDT_Interrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define WDT_Interrupt__INTC_MASK 0x100u
#define WDT_Interrupt__INTC_NUMBER 8u
#define WDT_Interrupt__INTC_PRIOR_MASK 0xC0u
#define WDT_Interrupt__INTC_PRIOR_NUM 3u
#define WDT_Interrupt__INTC_PRIOR_REG CYREG_CM0_IPR2
#define WDT_Interrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define WDT_Interrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_tx */
#define UART_tx__0__DR CYREG_GPIO_PRT0_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_tx__0__HSIOM_MASK 0x00F00000u
#define UART_tx__0__HSIOM_SHIFT 20u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT0_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_tx__0__MASK 0x20u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT0_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT0_PC2
#define UART_tx__0__PORT 0u
#define UART_tx__0__PS CYREG_GPIO_PRT0_PS
#define UART_tx__0__SHIFT 5u
#define UART_tx__DR CYREG_GPIO_PRT0_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT0_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_tx__MASK 0x20u
#define UART_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_tx__PC CYREG_GPIO_PRT0_PC
#define UART_tx__PC2 CYREG_GPIO_PRT0_PC2
#define UART_tx__PORT 0u
#define UART_tx__PS CYREG_GPIO_PRT0_PS
#define UART_tx__SHIFT 5u

/* Timer_cy_m0s8_tcpwm_1 */
#define Timer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Timer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Timer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Timer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Timer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Timer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Timer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Timer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Timer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Timer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* motor */
#define motor__0__DR CYREG_GPIO_PRT2_DR
#define motor__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define motor__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define motor__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define motor__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define motor__0__HSIOM_MASK 0x000000F0u
#define motor__0__HSIOM_SHIFT 4u
#define motor__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define motor__0__INTR CYREG_GPIO_PRT2_INTR
#define motor__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define motor__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define motor__0__MASK 0x02u
#define motor__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define motor__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define motor__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define motor__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define motor__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define motor__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define motor__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define motor__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define motor__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define motor__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define motor__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define motor__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define motor__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define motor__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define motor__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define motor__0__PC CYREG_GPIO_PRT2_PC
#define motor__0__PC2 CYREG_GPIO_PRT2_PC2
#define motor__0__PORT 2u
#define motor__0__PS CYREG_GPIO_PRT2_PS
#define motor__0__SHIFT 1u
#define motor__DR CYREG_GPIO_PRT2_DR
#define motor__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define motor__DR_INV CYREG_GPIO_PRT2_DR_INV
#define motor__DR_SET CYREG_GPIO_PRT2_DR_SET
#define motor__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define motor__INTR CYREG_GPIO_PRT2_INTR
#define motor__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define motor__INTSTAT CYREG_GPIO_PRT2_INTR
#define motor__MASK 0x02u
#define motor__PA__CFG0 CYREG_UDB_PA2_CFG0
#define motor__PA__CFG1 CYREG_UDB_PA2_CFG1
#define motor__PA__CFG10 CYREG_UDB_PA2_CFG10
#define motor__PA__CFG11 CYREG_UDB_PA2_CFG11
#define motor__PA__CFG12 CYREG_UDB_PA2_CFG12
#define motor__PA__CFG13 CYREG_UDB_PA2_CFG13
#define motor__PA__CFG14 CYREG_UDB_PA2_CFG14
#define motor__PA__CFG2 CYREG_UDB_PA2_CFG2
#define motor__PA__CFG3 CYREG_UDB_PA2_CFG3
#define motor__PA__CFG4 CYREG_UDB_PA2_CFG4
#define motor__PA__CFG5 CYREG_UDB_PA2_CFG5
#define motor__PA__CFG6 CYREG_UDB_PA2_CFG6
#define motor__PA__CFG7 CYREG_UDB_PA2_CFG7
#define motor__PA__CFG8 CYREG_UDB_PA2_CFG8
#define motor__PA__CFG9 CYREG_UDB_PA2_CFG9
#define motor__PC CYREG_GPIO_PRT2_PC
#define motor__PC2 CYREG_GPIO_PRT2_PC2
#define motor__PORT 2u
#define motor__PS CYREG_GPIO_PRT2_PS
#define motor__SHIFT 1u

/* PGA_CS */
#define PGA_CS__0__DR CYREG_GPIO_PRT1_DR
#define PGA_CS__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PGA_CS__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PGA_CS__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PGA_CS__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PGA_CS__0__HSIOM_MASK 0xF0000000u
#define PGA_CS__0__HSIOM_SHIFT 28u
#define PGA_CS__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_CS__0__INTR CYREG_GPIO_PRT1_INTR
#define PGA_CS__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_CS__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define PGA_CS__0__MASK 0x80u
#define PGA_CS__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PGA_CS__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PGA_CS__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PGA_CS__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PGA_CS__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PGA_CS__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PGA_CS__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PGA_CS__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PGA_CS__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PGA_CS__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PGA_CS__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PGA_CS__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PGA_CS__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PGA_CS__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PGA_CS__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PGA_CS__0__PC CYREG_GPIO_PRT1_PC
#define PGA_CS__0__PC2 CYREG_GPIO_PRT1_PC2
#define PGA_CS__0__PORT 1u
#define PGA_CS__0__PS CYREG_GPIO_PRT1_PS
#define PGA_CS__0__SHIFT 7u
#define PGA_CS__DR CYREG_GPIO_PRT1_DR
#define PGA_CS__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PGA_CS__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PGA_CS__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PGA_CS__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_CS__INTR CYREG_GPIO_PRT1_INTR
#define PGA_CS__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_CS__INTSTAT CYREG_GPIO_PRT1_INTR
#define PGA_CS__MASK 0x80u
#define PGA_CS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PGA_CS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PGA_CS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PGA_CS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PGA_CS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PGA_CS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PGA_CS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PGA_CS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PGA_CS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PGA_CS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PGA_CS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PGA_CS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PGA_CS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PGA_CS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PGA_CS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PGA_CS__PC CYREG_GPIO_PRT1_PC
#define PGA_CS__PC2 CYREG_GPIO_PRT1_PC2
#define PGA_CS__PORT 1u
#define PGA_CS__PS CYREG_GPIO_PRT1_PS
#define PGA_CS__SHIFT 7u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL8
#define Clock_1__DIV_ID 0x00000081u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_5_CTL1
#define Clock_1__FRAC_MASK 0x000000F8u
#define Clock_1__PA_DIV_ID 0x000000FFu

/* LED_RED */
#define LED_RED__0__DR CYREG_GPIO_PRT2_DR
#define LED_RED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED_RED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED_RED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED_RED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_RED__0__HSIOM_MASK 0x0000F000u
#define LED_RED__0__HSIOM_SHIFT 12u
#define LED_RED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_RED__0__INTR CYREG_GPIO_PRT2_INTR
#define LED_RED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_RED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED_RED__0__MASK 0x08u
#define LED_RED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_RED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_RED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_RED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_RED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_RED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_RED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_RED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_RED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_RED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_RED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_RED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_RED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_RED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_RED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_RED__0__PC CYREG_GPIO_PRT2_PC
#define LED_RED__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED_RED__0__PORT 2u
#define LED_RED__0__PS CYREG_GPIO_PRT2_PS
#define LED_RED__0__SHIFT 3u
#define LED_RED__DR CYREG_GPIO_PRT2_DR
#define LED_RED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED_RED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED_RED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED_RED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_RED__INTR CYREG_GPIO_PRT2_INTR
#define LED_RED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_RED__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED_RED__MASK 0x08u
#define LED_RED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_RED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_RED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_RED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_RED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_RED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_RED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_RED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_RED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_RED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_RED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_RED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_RED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_RED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_RED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_RED__PC CYREG_GPIO_PRT2_PC
#define LED_RED__PC2 CYREG_GPIO_PRT2_PC2
#define LED_RED__PORT 2u
#define LED_RED__PS CYREG_GPIO_PRT2_PS
#define LED_RED__SHIFT 3u

/* PGA_INC */
#define PGA_INC__0__DR CYREG_GPIO_PRT1_DR
#define PGA_INC__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PGA_INC__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PGA_INC__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PGA_INC__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PGA_INC__0__HSIOM_MASK 0x0000F000u
#define PGA_INC__0__HSIOM_SHIFT 12u
#define PGA_INC__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_INC__0__INTR CYREG_GPIO_PRT1_INTR
#define PGA_INC__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_INC__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define PGA_INC__0__MASK 0x08u
#define PGA_INC__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PGA_INC__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PGA_INC__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PGA_INC__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PGA_INC__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PGA_INC__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PGA_INC__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PGA_INC__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PGA_INC__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PGA_INC__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PGA_INC__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PGA_INC__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PGA_INC__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PGA_INC__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PGA_INC__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PGA_INC__0__PC CYREG_GPIO_PRT1_PC
#define PGA_INC__0__PC2 CYREG_GPIO_PRT1_PC2
#define PGA_INC__0__PORT 1u
#define PGA_INC__0__PS CYREG_GPIO_PRT1_PS
#define PGA_INC__0__SHIFT 3u
#define PGA_INC__DR CYREG_GPIO_PRT1_DR
#define PGA_INC__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PGA_INC__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PGA_INC__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PGA_INC__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_INC__INTR CYREG_GPIO_PRT1_INTR
#define PGA_INC__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_INC__INTSTAT CYREG_GPIO_PRT1_INTR
#define PGA_INC__MASK 0x08u
#define PGA_INC__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PGA_INC__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PGA_INC__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PGA_INC__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PGA_INC__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PGA_INC__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PGA_INC__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PGA_INC__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PGA_INC__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PGA_INC__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PGA_INC__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PGA_INC__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PGA_INC__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PGA_INC__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PGA_INC__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PGA_INC__PC CYREG_GPIO_PRT1_PC
#define PGA_INC__PC2 CYREG_GPIO_PRT1_PC2
#define PGA_INC__PORT 1u
#define PGA_INC__PS CYREG_GPIO_PRT1_PS
#define PGA_INC__SHIFT 3u

/* LED_BLUE */
#define LED_BLUE__0__DR CYREG_GPIO_PRT3_DR
#define LED_BLUE__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_BLUE__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_BLUE__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_BLUE__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_BLUE__0__HSIOM_MASK 0xF0000000u
#define LED_BLUE__0__HSIOM_SHIFT 28u
#define LED_BLUE__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_BLUE__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_BLUE__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_BLUE__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_BLUE__0__MASK 0x80u
#define LED_BLUE__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_BLUE__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_BLUE__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_BLUE__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_BLUE__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_BLUE__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_BLUE__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_BLUE__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_BLUE__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_BLUE__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_BLUE__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_BLUE__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_BLUE__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_BLUE__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_BLUE__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_BLUE__0__PC CYREG_GPIO_PRT3_PC
#define LED_BLUE__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_BLUE__0__PORT 3u
#define LED_BLUE__0__PS CYREG_GPIO_PRT3_PS
#define LED_BLUE__0__SHIFT 7u
#define LED_BLUE__DR CYREG_GPIO_PRT3_DR
#define LED_BLUE__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_BLUE__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_BLUE__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_BLUE__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_BLUE__INTR CYREG_GPIO_PRT3_INTR
#define LED_BLUE__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_BLUE__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_BLUE__MASK 0x80u
#define LED_BLUE__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_BLUE__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_BLUE__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_BLUE__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_BLUE__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_BLUE__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_BLUE__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_BLUE__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_BLUE__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_BLUE__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_BLUE__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_BLUE__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_BLUE__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_BLUE__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_BLUE__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_BLUE__PC CYREG_GPIO_PRT3_PC
#define LED_BLUE__PC2 CYREG_GPIO_PRT3_PC2
#define LED_BLUE__PORT 3u
#define LED_BLUE__PS CYREG_GPIO_PRT3_PS
#define LED_BLUE__SHIFT 7u

/* PGA_U_Db */
#define PGA_U_Db__0__DR CYREG_GPIO_PRT1_DR
#define PGA_U_Db__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PGA_U_Db__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PGA_U_Db__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PGA_U_Db__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PGA_U_Db__0__HSIOM_MASK 0x000000F0u
#define PGA_U_Db__0__HSIOM_SHIFT 4u
#define PGA_U_Db__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_U_Db__0__INTR CYREG_GPIO_PRT1_INTR
#define PGA_U_Db__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_U_Db__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define PGA_U_Db__0__MASK 0x02u
#define PGA_U_Db__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PGA_U_Db__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PGA_U_Db__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PGA_U_Db__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PGA_U_Db__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PGA_U_Db__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PGA_U_Db__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PGA_U_Db__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PGA_U_Db__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PGA_U_Db__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PGA_U_Db__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PGA_U_Db__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PGA_U_Db__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PGA_U_Db__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PGA_U_Db__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PGA_U_Db__0__PC CYREG_GPIO_PRT1_PC
#define PGA_U_Db__0__PC2 CYREG_GPIO_PRT1_PC2
#define PGA_U_Db__0__PORT 1u
#define PGA_U_Db__0__PS CYREG_GPIO_PRT1_PS
#define PGA_U_Db__0__SHIFT 1u
#define PGA_U_Db__DR CYREG_GPIO_PRT1_DR
#define PGA_U_Db__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define PGA_U_Db__DR_INV CYREG_GPIO_PRT1_DR_INV
#define PGA_U_Db__DR_SET CYREG_GPIO_PRT1_DR_SET
#define PGA_U_Db__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_U_Db__INTR CYREG_GPIO_PRT1_INTR
#define PGA_U_Db__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define PGA_U_Db__INTSTAT CYREG_GPIO_PRT1_INTR
#define PGA_U_Db__MASK 0x02u
#define PGA_U_Db__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PGA_U_Db__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PGA_U_Db__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PGA_U_Db__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PGA_U_Db__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PGA_U_Db__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PGA_U_Db__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PGA_U_Db__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PGA_U_Db__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PGA_U_Db__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PGA_U_Db__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PGA_U_Db__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PGA_U_Db__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PGA_U_Db__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PGA_U_Db__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PGA_U_Db__PC CYREG_GPIO_PRT1_PC
#define PGA_U_Db__PC2 CYREG_GPIO_PRT1_PC2
#define PGA_U_Db__PORT 1u
#define PGA_U_Db__PS CYREG_GPIO_PRT1_PS
#define PGA_U_Db__SHIFT 1u

/* Clock_PWM */
#define Clock_PWM__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define Clock_PWM__DIV_ID 0x00000080u
#define Clock_PWM__DIV_REGISTER CYREG_PERI_DIV_16_5_CTL0
#define Clock_PWM__FRAC_MASK 0x000000F8u
#define Clock_PWM__PA_DIV_ID 0x000000FFu

/* LED_GREEN */
#define LED_GREEN__0__DR CYREG_GPIO_PRT2_DR
#define LED_GREEN__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED_GREEN__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED_GREEN__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED_GREEN__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_GREEN__0__HSIOM_MASK 0x00000F00u
#define LED_GREEN__0__HSIOM_SHIFT 8u
#define LED_GREEN__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_GREEN__0__INTR CYREG_GPIO_PRT2_INTR
#define LED_GREEN__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_GREEN__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED_GREEN__0__MASK 0x04u
#define LED_GREEN__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_GREEN__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_GREEN__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_GREEN__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_GREEN__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_GREEN__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_GREEN__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_GREEN__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_GREEN__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_GREEN__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_GREEN__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_GREEN__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_GREEN__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_GREEN__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_GREEN__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_GREEN__0__PC CYREG_GPIO_PRT2_PC
#define LED_GREEN__0__PC2 CYREG_GPIO_PRT2_PC2
#define LED_GREEN__0__PORT 2u
#define LED_GREEN__0__PS CYREG_GPIO_PRT2_PS
#define LED_GREEN__0__SHIFT 2u
#define LED_GREEN__DR CYREG_GPIO_PRT2_DR
#define LED_GREEN__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LED_GREEN__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LED_GREEN__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LED_GREEN__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_GREEN__INTR CYREG_GPIO_PRT2_INTR
#define LED_GREEN__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LED_GREEN__INTSTAT CYREG_GPIO_PRT2_INTR
#define LED_GREEN__MASK 0x04u
#define LED_GREEN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_GREEN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_GREEN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_GREEN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_GREEN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_GREEN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_GREEN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_GREEN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_GREEN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_GREEN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_GREEN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_GREEN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_GREEN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_GREEN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_GREEN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_GREEN__PC CYREG_GPIO_PRT2_PC
#define LED_GREEN__PC2 CYREG_GPIO_PRT2_PC2
#define LED_GREEN__PORT 2u
#define LED_GREEN__PS CYREG_GPIO_PRT2_PS
#define LED_GREEN__SHIFT 2u

/* TC_CC_ISR */
#define TC_CC_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define TC_CC_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define TC_CC_ISR__INTC_MASK 0x40000u
#define TC_CC_ISR__INTC_NUMBER 18u
#define TC_CC_ISR__INTC_PRIOR_MASK 0xC00000u
#define TC_CC_ISR__INTC_PRIOR_NUM 3u
#define TC_CC_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define TC_CC_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define TC_CC_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Low_Thresh */
#define Low_Thresh__0__DR CYREG_GPIO_PRT1_DR
#define Low_Thresh__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Low_Thresh__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Low_Thresh__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Low_Thresh__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Low_Thresh__0__HSIOM_MASK 0x0000000Fu
#define Low_Thresh__0__HSIOM_SHIFT 0u
#define Low_Thresh__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Low_Thresh__0__INTR CYREG_GPIO_PRT1_INTR
#define Low_Thresh__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Low_Thresh__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Low_Thresh__0__MASK 0x01u
#define Low_Thresh__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Low_Thresh__0__OUT_SEL_SHIFT 0u
#define Low_Thresh__0__OUT_SEL_VAL 1u
#define Low_Thresh__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Low_Thresh__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Low_Thresh__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Low_Thresh__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Low_Thresh__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Low_Thresh__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Low_Thresh__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Low_Thresh__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Low_Thresh__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Low_Thresh__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Low_Thresh__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Low_Thresh__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Low_Thresh__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Low_Thresh__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Low_Thresh__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Low_Thresh__0__PC CYREG_GPIO_PRT1_PC
#define Low_Thresh__0__PC2 CYREG_GPIO_PRT1_PC2
#define Low_Thresh__0__PORT 1u
#define Low_Thresh__0__PS CYREG_GPIO_PRT1_PS
#define Low_Thresh__0__SHIFT 0u
#define Low_Thresh__DR CYREG_GPIO_PRT1_DR
#define Low_Thresh__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Low_Thresh__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Low_Thresh__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Low_Thresh__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Low_Thresh__INTR CYREG_GPIO_PRT1_INTR
#define Low_Thresh__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Low_Thresh__INTSTAT CYREG_GPIO_PRT1_INTR
#define Low_Thresh__MASK 0x01u
#define Low_Thresh__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Low_Thresh__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Low_Thresh__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Low_Thresh__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Low_Thresh__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Low_Thresh__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Low_Thresh__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Low_Thresh__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Low_Thresh__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Low_Thresh__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Low_Thresh__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Low_Thresh__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Low_Thresh__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Low_Thresh__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Low_Thresh__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Low_Thresh__PC CYREG_GPIO_PRT1_PC
#define Low_Thresh__PC2 CYREG_GPIO_PRT1_PC2
#define Low_Thresh__PORT 1u
#define Low_Thresh__PS CYREG_GPIO_PRT1_PS
#define Low_Thresh__SHIFT 0u

/* Low_Thresh_Feedback */
#define Low_Thresh_Feedback__0__DR CYREG_GPIO_PRT3_DR
#define Low_Thresh_Feedback__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Low_Thresh_Feedback__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Low_Thresh_Feedback__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Low_Thresh_Feedback__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Low_Thresh_Feedback__0__HSIOM_MASK 0x0000000Fu
#define Low_Thresh_Feedback__0__HSIOM_SHIFT 0u
#define Low_Thresh_Feedback__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Low_Thresh_Feedback__0__INTR CYREG_GPIO_PRT3_INTR
#define Low_Thresh_Feedback__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Low_Thresh_Feedback__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Low_Thresh_Feedback__0__MASK 0x01u
#define Low_Thresh_Feedback__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Low_Thresh_Feedback__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Low_Thresh_Feedback__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Low_Thresh_Feedback__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Low_Thresh_Feedback__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Low_Thresh_Feedback__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Low_Thresh_Feedback__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Low_Thresh_Feedback__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Low_Thresh_Feedback__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Low_Thresh_Feedback__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Low_Thresh_Feedback__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Low_Thresh_Feedback__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Low_Thresh_Feedback__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Low_Thresh_Feedback__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Low_Thresh_Feedback__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Low_Thresh_Feedback__0__PC CYREG_GPIO_PRT3_PC
#define Low_Thresh_Feedback__0__PC2 CYREG_GPIO_PRT3_PC2
#define Low_Thresh_Feedback__0__PORT 3u
#define Low_Thresh_Feedback__0__PS CYREG_GPIO_PRT3_PS
#define Low_Thresh_Feedback__0__SHIFT 0u
#define Low_Thresh_Feedback__DR CYREG_GPIO_PRT3_DR
#define Low_Thresh_Feedback__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Low_Thresh_Feedback__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Low_Thresh_Feedback__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Low_Thresh_Feedback__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Low_Thresh_Feedback__INTR CYREG_GPIO_PRT3_INTR
#define Low_Thresh_Feedback__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Low_Thresh_Feedback__INTSTAT CYREG_GPIO_PRT3_INTR
#define Low_Thresh_Feedback__MASK 0x01u
#define Low_Thresh_Feedback__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Low_Thresh_Feedback__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Low_Thresh_Feedback__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Low_Thresh_Feedback__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Low_Thresh_Feedback__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Low_Thresh_Feedback__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Low_Thresh_Feedback__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Low_Thresh_Feedback__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Low_Thresh_Feedback__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Low_Thresh_Feedback__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Low_Thresh_Feedback__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Low_Thresh_Feedback__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Low_Thresh_Feedback__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Low_Thresh_Feedback__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Low_Thresh_Feedback__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Low_Thresh_Feedback__PC CYREG_GPIO_PRT3_PC
#define Low_Thresh_Feedback__PC2 CYREG_GPIO_PRT3_PC2
#define Low_Thresh_Feedback__PORT 3u
#define Low_Thresh_Feedback__PS CYREG_GPIO_PRT3_PS
#define Low_Thresh_Feedback__SHIFT 0u

/* Mid_Thresh */
#define Mid_Thresh__0__DR CYREG_GPIO_PRT1_DR
#define Mid_Thresh__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Mid_Thresh__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Mid_Thresh__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Mid_Thresh__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Mid_Thresh__0__HSIOM_MASK 0x00000F00u
#define Mid_Thresh__0__HSIOM_SHIFT 8u
#define Mid_Thresh__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Mid_Thresh__0__INTR CYREG_GPIO_PRT1_INTR
#define Mid_Thresh__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Mid_Thresh__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Mid_Thresh__0__MASK 0x04u
#define Mid_Thresh__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Mid_Thresh__0__OUT_SEL_SHIFT 4u
#define Mid_Thresh__0__OUT_SEL_VAL 0u
#define Mid_Thresh__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Mid_Thresh__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Mid_Thresh__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Mid_Thresh__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Mid_Thresh__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Mid_Thresh__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Mid_Thresh__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Mid_Thresh__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Mid_Thresh__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Mid_Thresh__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Mid_Thresh__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Mid_Thresh__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Mid_Thresh__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Mid_Thresh__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Mid_Thresh__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Mid_Thresh__0__PC CYREG_GPIO_PRT1_PC
#define Mid_Thresh__0__PC2 CYREG_GPIO_PRT1_PC2
#define Mid_Thresh__0__PORT 1u
#define Mid_Thresh__0__PS CYREG_GPIO_PRT1_PS
#define Mid_Thresh__0__SHIFT 2u
#define Mid_Thresh__DR CYREG_GPIO_PRT1_DR
#define Mid_Thresh__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Mid_Thresh__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Mid_Thresh__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Mid_Thresh__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Mid_Thresh__INTR CYREG_GPIO_PRT1_INTR
#define Mid_Thresh__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Mid_Thresh__INTSTAT CYREG_GPIO_PRT1_INTR
#define Mid_Thresh__MASK 0x04u
#define Mid_Thresh__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Mid_Thresh__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Mid_Thresh__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Mid_Thresh__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Mid_Thresh__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Mid_Thresh__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Mid_Thresh__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Mid_Thresh__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Mid_Thresh__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Mid_Thresh__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Mid_Thresh__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Mid_Thresh__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Mid_Thresh__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Mid_Thresh__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Mid_Thresh__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Mid_Thresh__PC CYREG_GPIO_PRT1_PC
#define Mid_Thresh__PC2 CYREG_GPIO_PRT1_PC2
#define Mid_Thresh__PORT 1u
#define Mid_Thresh__PS CYREG_GPIO_PRT1_PS
#define Mid_Thresh__SHIFT 2u

/* Mid_Thresh_Feedback */
#define Mid_Thresh_Feedback__0__DR CYREG_GPIO_PRT3_DR
#define Mid_Thresh_Feedback__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Mid_Thresh_Feedback__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Mid_Thresh_Feedback__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Mid_Thresh_Feedback__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Mid_Thresh_Feedback__0__HSIOM_MASK 0x000000F0u
#define Mid_Thresh_Feedback__0__HSIOM_SHIFT 4u
#define Mid_Thresh_Feedback__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Mid_Thresh_Feedback__0__INTR CYREG_GPIO_PRT3_INTR
#define Mid_Thresh_Feedback__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Mid_Thresh_Feedback__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Mid_Thresh_Feedback__0__MASK 0x02u
#define Mid_Thresh_Feedback__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Mid_Thresh_Feedback__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Mid_Thresh_Feedback__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Mid_Thresh_Feedback__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Mid_Thresh_Feedback__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Mid_Thresh_Feedback__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Mid_Thresh_Feedback__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Mid_Thresh_Feedback__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Mid_Thresh_Feedback__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Mid_Thresh_Feedback__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Mid_Thresh_Feedback__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Mid_Thresh_Feedback__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Mid_Thresh_Feedback__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Mid_Thresh_Feedback__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Mid_Thresh_Feedback__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Mid_Thresh_Feedback__0__PC CYREG_GPIO_PRT3_PC
#define Mid_Thresh_Feedback__0__PC2 CYREG_GPIO_PRT3_PC2
#define Mid_Thresh_Feedback__0__PORT 3u
#define Mid_Thresh_Feedback__0__PS CYREG_GPIO_PRT3_PS
#define Mid_Thresh_Feedback__0__SHIFT 1u
#define Mid_Thresh_Feedback__DR CYREG_GPIO_PRT3_DR
#define Mid_Thresh_Feedback__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Mid_Thresh_Feedback__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Mid_Thresh_Feedback__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Mid_Thresh_Feedback__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Mid_Thresh_Feedback__INTR CYREG_GPIO_PRT3_INTR
#define Mid_Thresh_Feedback__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Mid_Thresh_Feedback__INTSTAT CYREG_GPIO_PRT3_INTR
#define Mid_Thresh_Feedback__MASK 0x02u
#define Mid_Thresh_Feedback__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Mid_Thresh_Feedback__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Mid_Thresh_Feedback__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Mid_Thresh_Feedback__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Mid_Thresh_Feedback__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Mid_Thresh_Feedback__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Mid_Thresh_Feedback__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Mid_Thresh_Feedback__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Mid_Thresh_Feedback__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Mid_Thresh_Feedback__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Mid_Thresh_Feedback__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Mid_Thresh_Feedback__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Mid_Thresh_Feedback__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Mid_Thresh_Feedback__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Mid_Thresh_Feedback__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Mid_Thresh_Feedback__PC CYREG_GPIO_PRT3_PC
#define Mid_Thresh_Feedback__PC2 CYREG_GPIO_PRT3_PC2
#define Mid_Thresh_Feedback__PORT 3u
#define Mid_Thresh_Feedback__PS CYREG_GPIO_PRT3_PS
#define Mid_Thresh_Feedback__SHIFT 1u

/* USER_INPUT */
#define USER_INPUT__0__DR CYREG_GPIO_PRT1_DR
#define USER_INPUT__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define USER_INPUT__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define USER_INPUT__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define USER_INPUT__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define USER_INPUT__0__HSIOM_MASK 0x000F0000u
#define USER_INPUT__0__HSIOM_SHIFT 16u
#define USER_INPUT__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define USER_INPUT__0__INTR CYREG_GPIO_PRT1_INTR
#define USER_INPUT__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define USER_INPUT__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define USER_INPUT__0__MASK 0x10u
#define USER_INPUT__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define USER_INPUT__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define USER_INPUT__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define USER_INPUT__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define USER_INPUT__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define USER_INPUT__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define USER_INPUT__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define USER_INPUT__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define USER_INPUT__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define USER_INPUT__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define USER_INPUT__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define USER_INPUT__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define USER_INPUT__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define USER_INPUT__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define USER_INPUT__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define USER_INPUT__0__PC CYREG_GPIO_PRT1_PC
#define USER_INPUT__0__PC2 CYREG_GPIO_PRT1_PC2
#define USER_INPUT__0__PORT 1u
#define USER_INPUT__0__PS CYREG_GPIO_PRT1_PS
#define USER_INPUT__0__SHIFT 4u
#define USER_INPUT__DR CYREG_GPIO_PRT1_DR
#define USER_INPUT__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define USER_INPUT__DR_INV CYREG_GPIO_PRT1_DR_INV
#define USER_INPUT__DR_SET CYREG_GPIO_PRT1_DR_SET
#define USER_INPUT__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define USER_INPUT__INTR CYREG_GPIO_PRT1_INTR
#define USER_INPUT__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define USER_INPUT__INTSTAT CYREG_GPIO_PRT1_INTR
#define USER_INPUT__MASK 0x10u
#define USER_INPUT__PA__CFG0 CYREG_UDB_PA1_CFG0
#define USER_INPUT__PA__CFG1 CYREG_UDB_PA1_CFG1
#define USER_INPUT__PA__CFG10 CYREG_UDB_PA1_CFG10
#define USER_INPUT__PA__CFG11 CYREG_UDB_PA1_CFG11
#define USER_INPUT__PA__CFG12 CYREG_UDB_PA1_CFG12
#define USER_INPUT__PA__CFG13 CYREG_UDB_PA1_CFG13
#define USER_INPUT__PA__CFG14 CYREG_UDB_PA1_CFG14
#define USER_INPUT__PA__CFG2 CYREG_UDB_PA1_CFG2
#define USER_INPUT__PA__CFG3 CYREG_UDB_PA1_CFG3
#define USER_INPUT__PA__CFG4 CYREG_UDB_PA1_CFG4
#define USER_INPUT__PA__CFG5 CYREG_UDB_PA1_CFG5
#define USER_INPUT__PA__CFG6 CYREG_UDB_PA1_CFG6
#define USER_INPUT__PA__CFG7 CYREG_UDB_PA1_CFG7
#define USER_INPUT__PA__CFG8 CYREG_UDB_PA1_CFG8
#define USER_INPUT__PA__CFG9 CYREG_UDB_PA1_CFG9
#define USER_INPUT__PC CYREG_GPIO_PRT1_PC
#define USER_INPUT__PC2 CYREG_GPIO_PRT1_PC2
#define USER_INPUT__PORT 1u
#define USER_INPUT__PS CYREG_GPIO_PRT1_PS
#define USER_INPUT__SHIFT 4u

/* Fire_Thresh */
#define Fire_Thresh__0__DR CYREG_GPIO_PRT2_DR
#define Fire_Thresh__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Fire_Thresh__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Fire_Thresh__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Fire_Thresh__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Fire_Thresh__0__HSIOM_MASK 0x0000000Fu
#define Fire_Thresh__0__HSIOM_SHIFT 0u
#define Fire_Thresh__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Fire_Thresh__0__INTR CYREG_GPIO_PRT2_INTR
#define Fire_Thresh__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Fire_Thresh__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Fire_Thresh__0__MASK 0x01u
#define Fire_Thresh__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Fire_Thresh__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Fire_Thresh__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Fire_Thresh__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Fire_Thresh__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Fire_Thresh__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Fire_Thresh__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Fire_Thresh__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Fire_Thresh__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Fire_Thresh__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Fire_Thresh__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Fire_Thresh__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Fire_Thresh__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Fire_Thresh__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Fire_Thresh__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Fire_Thresh__0__PC CYREG_GPIO_PRT2_PC
#define Fire_Thresh__0__PC2 CYREG_GPIO_PRT2_PC2
#define Fire_Thresh__0__PORT 2u
#define Fire_Thresh__0__PS CYREG_GPIO_PRT2_PS
#define Fire_Thresh__0__SHIFT 0u
#define Fire_Thresh__DR CYREG_GPIO_PRT2_DR
#define Fire_Thresh__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Fire_Thresh__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Fire_Thresh__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Fire_Thresh__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Fire_Thresh__INTR CYREG_GPIO_PRT2_INTR
#define Fire_Thresh__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Fire_Thresh__INTSTAT CYREG_GPIO_PRT2_INTR
#define Fire_Thresh__MASK 0x01u
#define Fire_Thresh__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Fire_Thresh__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Fire_Thresh__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Fire_Thresh__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Fire_Thresh__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Fire_Thresh__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Fire_Thresh__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Fire_Thresh__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Fire_Thresh__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Fire_Thresh__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Fire_Thresh__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Fire_Thresh__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Fire_Thresh__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Fire_Thresh__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Fire_Thresh__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Fire_Thresh__PC CYREG_GPIO_PRT2_PC
#define Fire_Thresh__PC2 CYREG_GPIO_PRT2_PC2
#define Fire_Thresh__PORT 2u
#define Fire_Thresh__PS CYREG_GPIO_PRT2_PS
#define Fire_Thresh__SHIFT 0u

/* Fire_Thresh_Feedback */
#define Fire_Thresh_Feedback__0__DR CYREG_GPIO_PRT3_DR
#define Fire_Thresh_Feedback__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Fire_Thresh_Feedback__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Fire_Thresh_Feedback__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Fire_Thresh_Feedback__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Fire_Thresh_Feedback__0__HSIOM_MASK 0x0000F000u
#define Fire_Thresh_Feedback__0__HSIOM_SHIFT 12u
#define Fire_Thresh_Feedback__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Fire_Thresh_Feedback__0__INTR CYREG_GPIO_PRT3_INTR
#define Fire_Thresh_Feedback__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Fire_Thresh_Feedback__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Fire_Thresh_Feedback__0__MASK 0x08u
#define Fire_Thresh_Feedback__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Fire_Thresh_Feedback__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Fire_Thresh_Feedback__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Fire_Thresh_Feedback__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Fire_Thresh_Feedback__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Fire_Thresh_Feedback__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Fire_Thresh_Feedback__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Fire_Thresh_Feedback__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Fire_Thresh_Feedback__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Fire_Thresh_Feedback__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Fire_Thresh_Feedback__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Fire_Thresh_Feedback__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Fire_Thresh_Feedback__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Fire_Thresh_Feedback__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Fire_Thresh_Feedback__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Fire_Thresh_Feedback__0__PC CYREG_GPIO_PRT3_PC
#define Fire_Thresh_Feedback__0__PC2 CYREG_GPIO_PRT3_PC2
#define Fire_Thresh_Feedback__0__PORT 3u
#define Fire_Thresh_Feedback__0__PS CYREG_GPIO_PRT3_PS
#define Fire_Thresh_Feedback__0__SHIFT 3u
#define Fire_Thresh_Feedback__DR CYREG_GPIO_PRT3_DR
#define Fire_Thresh_Feedback__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Fire_Thresh_Feedback__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Fire_Thresh_Feedback__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Fire_Thresh_Feedback__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Fire_Thresh_Feedback__INTR CYREG_GPIO_PRT3_INTR
#define Fire_Thresh_Feedback__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Fire_Thresh_Feedback__INTSTAT CYREG_GPIO_PRT3_INTR
#define Fire_Thresh_Feedback__MASK 0x08u
#define Fire_Thresh_Feedback__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Fire_Thresh_Feedback__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Fire_Thresh_Feedback__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Fire_Thresh_Feedback__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Fire_Thresh_Feedback__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Fire_Thresh_Feedback__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Fire_Thresh_Feedback__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Fire_Thresh_Feedback__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Fire_Thresh_Feedback__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Fire_Thresh_Feedback__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Fire_Thresh_Feedback__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Fire_Thresh_Feedback__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Fire_Thresh_Feedback__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Fire_Thresh_Feedback__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Fire_Thresh_Feedback__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Fire_Thresh_Feedback__PC CYREG_GPIO_PRT3_PC
#define Fire_Thresh_Feedback__PC2 CYREG_GPIO_PRT3_PC2
#define Fire_Thresh_Feedback__PORT 3u
#define Fire_Thresh_Feedback__PS CYREG_GPIO_PRT3_PS
#define Fire_Thresh_Feedback__SHIFT 3u

/* High_Thresh */
#define High_Thresh__0__DR CYREG_GPIO_PRT1_DR
#define High_Thresh__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define High_Thresh__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define High_Thresh__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define High_Thresh__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define High_Thresh__0__HSIOM_MASK 0x0F000000u
#define High_Thresh__0__HSIOM_SHIFT 24u
#define High_Thresh__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define High_Thresh__0__INTR CYREG_GPIO_PRT1_INTR
#define High_Thresh__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define High_Thresh__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define High_Thresh__0__MASK 0x40u
#define High_Thresh__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define High_Thresh__0__OUT_SEL_SHIFT 12u
#define High_Thresh__0__OUT_SEL_VAL 3u
#define High_Thresh__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define High_Thresh__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define High_Thresh__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define High_Thresh__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define High_Thresh__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define High_Thresh__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define High_Thresh__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define High_Thresh__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define High_Thresh__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define High_Thresh__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define High_Thresh__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define High_Thresh__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define High_Thresh__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define High_Thresh__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define High_Thresh__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define High_Thresh__0__PC CYREG_GPIO_PRT1_PC
#define High_Thresh__0__PC2 CYREG_GPIO_PRT1_PC2
#define High_Thresh__0__PORT 1u
#define High_Thresh__0__PS CYREG_GPIO_PRT1_PS
#define High_Thresh__0__SHIFT 6u
#define High_Thresh__DR CYREG_GPIO_PRT1_DR
#define High_Thresh__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define High_Thresh__DR_INV CYREG_GPIO_PRT1_DR_INV
#define High_Thresh__DR_SET CYREG_GPIO_PRT1_DR_SET
#define High_Thresh__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define High_Thresh__INTR CYREG_GPIO_PRT1_INTR
#define High_Thresh__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define High_Thresh__INTSTAT CYREG_GPIO_PRT1_INTR
#define High_Thresh__MASK 0x40u
#define High_Thresh__PA__CFG0 CYREG_UDB_PA1_CFG0
#define High_Thresh__PA__CFG1 CYREG_UDB_PA1_CFG1
#define High_Thresh__PA__CFG10 CYREG_UDB_PA1_CFG10
#define High_Thresh__PA__CFG11 CYREG_UDB_PA1_CFG11
#define High_Thresh__PA__CFG12 CYREG_UDB_PA1_CFG12
#define High_Thresh__PA__CFG13 CYREG_UDB_PA1_CFG13
#define High_Thresh__PA__CFG14 CYREG_UDB_PA1_CFG14
#define High_Thresh__PA__CFG2 CYREG_UDB_PA1_CFG2
#define High_Thresh__PA__CFG3 CYREG_UDB_PA1_CFG3
#define High_Thresh__PA__CFG4 CYREG_UDB_PA1_CFG4
#define High_Thresh__PA__CFG5 CYREG_UDB_PA1_CFG5
#define High_Thresh__PA__CFG6 CYREG_UDB_PA1_CFG6
#define High_Thresh__PA__CFG7 CYREG_UDB_PA1_CFG7
#define High_Thresh__PA__CFG8 CYREG_UDB_PA1_CFG8
#define High_Thresh__PA__CFG9 CYREG_UDB_PA1_CFG9
#define High_Thresh__PC CYREG_GPIO_PRT1_PC
#define High_Thresh__PC2 CYREG_GPIO_PRT1_PC2
#define High_Thresh__PORT 1u
#define High_Thresh__PS CYREG_GPIO_PRT1_PS
#define High_Thresh__SHIFT 6u

/* High_Thresh_Feedback */
#define High_Thresh_Feedback__0__DR CYREG_GPIO_PRT3_DR
#define High_Thresh_Feedback__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define High_Thresh_Feedback__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define High_Thresh_Feedback__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define High_Thresh_Feedback__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define High_Thresh_Feedback__0__HSIOM_MASK 0x00000F00u
#define High_Thresh_Feedback__0__HSIOM_SHIFT 8u
#define High_Thresh_Feedback__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define High_Thresh_Feedback__0__INTR CYREG_GPIO_PRT3_INTR
#define High_Thresh_Feedback__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define High_Thresh_Feedback__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define High_Thresh_Feedback__0__MASK 0x04u
#define High_Thresh_Feedback__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define High_Thresh_Feedback__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define High_Thresh_Feedback__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define High_Thresh_Feedback__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define High_Thresh_Feedback__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define High_Thresh_Feedback__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define High_Thresh_Feedback__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define High_Thresh_Feedback__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define High_Thresh_Feedback__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define High_Thresh_Feedback__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define High_Thresh_Feedback__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define High_Thresh_Feedback__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define High_Thresh_Feedback__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define High_Thresh_Feedback__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define High_Thresh_Feedback__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define High_Thresh_Feedback__0__PC CYREG_GPIO_PRT3_PC
#define High_Thresh_Feedback__0__PC2 CYREG_GPIO_PRT3_PC2
#define High_Thresh_Feedback__0__PORT 3u
#define High_Thresh_Feedback__0__PS CYREG_GPIO_PRT3_PS
#define High_Thresh_Feedback__0__SHIFT 2u
#define High_Thresh_Feedback__DR CYREG_GPIO_PRT3_DR
#define High_Thresh_Feedback__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define High_Thresh_Feedback__DR_INV CYREG_GPIO_PRT3_DR_INV
#define High_Thresh_Feedback__DR_SET CYREG_GPIO_PRT3_DR_SET
#define High_Thresh_Feedback__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define High_Thresh_Feedback__INTR CYREG_GPIO_PRT3_INTR
#define High_Thresh_Feedback__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define High_Thresh_Feedback__INTSTAT CYREG_GPIO_PRT3_INTR
#define High_Thresh_Feedback__MASK 0x04u
#define High_Thresh_Feedback__PA__CFG0 CYREG_UDB_PA3_CFG0
#define High_Thresh_Feedback__PA__CFG1 CYREG_UDB_PA3_CFG1
#define High_Thresh_Feedback__PA__CFG10 CYREG_UDB_PA3_CFG10
#define High_Thresh_Feedback__PA__CFG11 CYREG_UDB_PA3_CFG11
#define High_Thresh_Feedback__PA__CFG12 CYREG_UDB_PA3_CFG12
#define High_Thresh_Feedback__PA__CFG13 CYREG_UDB_PA3_CFG13
#define High_Thresh_Feedback__PA__CFG14 CYREG_UDB_PA3_CFG14
#define High_Thresh_Feedback__PA__CFG2 CYREG_UDB_PA3_CFG2
#define High_Thresh_Feedback__PA__CFG3 CYREG_UDB_PA3_CFG3
#define High_Thresh_Feedback__PA__CFG4 CYREG_UDB_PA3_CFG4
#define High_Thresh_Feedback__PA__CFG5 CYREG_UDB_PA3_CFG5
#define High_Thresh_Feedback__PA__CFG6 CYREG_UDB_PA3_CFG6
#define High_Thresh_Feedback__PA__CFG7 CYREG_UDB_PA3_CFG7
#define High_Thresh_Feedback__PA__CFG8 CYREG_UDB_PA3_CFG8
#define High_Thresh_Feedback__PA__CFG9 CYREG_UDB_PA3_CFG9
#define High_Thresh_Feedback__PC CYREG_GPIO_PRT3_PC
#define High_Thresh_Feedback__PC2 CYREG_GPIO_PRT3_PC2
#define High_Thresh_Feedback__PORT 3u
#define High_Thresh_Feedback__PS CYREG_GPIO_PRT3_PS
#define High_Thresh_Feedback__SHIFT 2u

/* ADC_SAR_Seq_1_cy_psoc4_sar */
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN 1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN 2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN 3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__VNEG 0

/* ADC_SAR_Seq_1_intClock */
#define ADC_SAR_Seq_1_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_SAR_Seq_1_intClock__DIV_ID 0x00000040u
#define ADC_SAR_Seq_1_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define ADC_SAR_Seq_1_intClock__PA_DIV_ID 0x000000FFu

/* ADC_SAR_Seq_1_IRQ */
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x8000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 15u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PWM_Low_Thresh_cy_m0s8_tcpwm_1 */
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define PWM_Low_Thresh_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_Mid_Thresh_cy_m0s8_tcpwm_1 */
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_Mid_Thresh_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_High_Thresh_cy_m0s8_tcpwm_1 */
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_High_Thresh_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* IDAC_Fire_Thresh_cy_psoc4_idac */
#define IDAC_Fire_Thresh_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define IDAC_Fire_Thresh_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define IDAC_Fire_Thresh_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define IDAC_Fire_Thresh_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define IDAC_Fire_Thresh_cy_psoc4_idac__IDAC_NUMBER 1u
#define IDAC_Fire_Thresh_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define IDAC_Fire_Thresh_cy_psoc4_idac__POLARITY_SHIFT 16u

/* LOW_FILTER_INPUT */
#define LOW_FILTER_INPUT__0__DR CYREG_GPIO_PRT0_DR
#define LOW_FILTER_INPUT__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOW_FILTER_INPUT__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOW_FILTER_INPUT__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOW_FILTER_INPUT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LOW_FILTER_INPUT__0__HSIOM_MASK 0x0000000Fu
#define LOW_FILTER_INPUT__0__HSIOM_SHIFT 0u
#define LOW_FILTER_INPUT__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOW_FILTER_INPUT__0__INTR CYREG_GPIO_PRT0_INTR
#define LOW_FILTER_INPUT__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOW_FILTER_INPUT__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOW_FILTER_INPUT__0__MASK 0x01u
#define LOW_FILTER_INPUT__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LOW_FILTER_INPUT__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LOW_FILTER_INPUT__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LOW_FILTER_INPUT__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LOW_FILTER_INPUT__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LOW_FILTER_INPUT__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LOW_FILTER_INPUT__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LOW_FILTER_INPUT__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LOW_FILTER_INPUT__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LOW_FILTER_INPUT__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LOW_FILTER_INPUT__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LOW_FILTER_INPUT__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LOW_FILTER_INPUT__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LOW_FILTER_INPUT__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LOW_FILTER_INPUT__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LOW_FILTER_INPUT__0__PC CYREG_GPIO_PRT0_PC
#define LOW_FILTER_INPUT__0__PC2 CYREG_GPIO_PRT0_PC2
#define LOW_FILTER_INPUT__0__PORT 0u
#define LOW_FILTER_INPUT__0__PS CYREG_GPIO_PRT0_PS
#define LOW_FILTER_INPUT__0__SHIFT 0u
#define LOW_FILTER_INPUT__DR CYREG_GPIO_PRT0_DR
#define LOW_FILTER_INPUT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define LOW_FILTER_INPUT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define LOW_FILTER_INPUT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define LOW_FILTER_INPUT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define LOW_FILTER_INPUT__INTR CYREG_GPIO_PRT0_INTR
#define LOW_FILTER_INPUT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define LOW_FILTER_INPUT__INTSTAT CYREG_GPIO_PRT0_INTR
#define LOW_FILTER_INPUT__MASK 0x01u
#define LOW_FILTER_INPUT__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LOW_FILTER_INPUT__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LOW_FILTER_INPUT__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LOW_FILTER_INPUT__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LOW_FILTER_INPUT__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LOW_FILTER_INPUT__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LOW_FILTER_INPUT__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LOW_FILTER_INPUT__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LOW_FILTER_INPUT__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LOW_FILTER_INPUT__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LOW_FILTER_INPUT__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LOW_FILTER_INPUT__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LOW_FILTER_INPUT__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LOW_FILTER_INPUT__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LOW_FILTER_INPUT__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LOW_FILTER_INPUT__PC CYREG_GPIO_PRT0_PC
#define LOW_FILTER_INPUT__PC2 CYREG_GPIO_PRT0_PC2
#define LOW_FILTER_INPUT__PORT 0u
#define LOW_FILTER_INPUT__PS CYREG_GPIO_PRT0_PS
#define LOW_FILTER_INPUT__SHIFT 0u

/* MED_FILTER_INPUT */
#define MED_FILTER_INPUT__0__DR CYREG_GPIO_PRT0_DR
#define MED_FILTER_INPUT__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MED_FILTER_INPUT__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MED_FILTER_INPUT__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MED_FILTER_INPUT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MED_FILTER_INPUT__0__HSIOM_MASK 0x000000F0u
#define MED_FILTER_INPUT__0__HSIOM_SHIFT 4u
#define MED_FILTER_INPUT__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MED_FILTER_INPUT__0__INTR CYREG_GPIO_PRT0_INTR
#define MED_FILTER_INPUT__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MED_FILTER_INPUT__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define MED_FILTER_INPUT__0__MASK 0x02u
#define MED_FILTER_INPUT__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MED_FILTER_INPUT__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MED_FILTER_INPUT__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MED_FILTER_INPUT__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MED_FILTER_INPUT__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MED_FILTER_INPUT__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MED_FILTER_INPUT__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MED_FILTER_INPUT__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MED_FILTER_INPUT__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MED_FILTER_INPUT__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MED_FILTER_INPUT__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MED_FILTER_INPUT__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MED_FILTER_INPUT__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MED_FILTER_INPUT__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MED_FILTER_INPUT__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MED_FILTER_INPUT__0__PC CYREG_GPIO_PRT0_PC
#define MED_FILTER_INPUT__0__PC2 CYREG_GPIO_PRT0_PC2
#define MED_FILTER_INPUT__0__PORT 0u
#define MED_FILTER_INPUT__0__PS CYREG_GPIO_PRT0_PS
#define MED_FILTER_INPUT__0__SHIFT 1u
#define MED_FILTER_INPUT__DR CYREG_GPIO_PRT0_DR
#define MED_FILTER_INPUT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MED_FILTER_INPUT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MED_FILTER_INPUT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MED_FILTER_INPUT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MED_FILTER_INPUT__INTR CYREG_GPIO_PRT0_INTR
#define MED_FILTER_INPUT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MED_FILTER_INPUT__INTSTAT CYREG_GPIO_PRT0_INTR
#define MED_FILTER_INPUT__MASK 0x02u
#define MED_FILTER_INPUT__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MED_FILTER_INPUT__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MED_FILTER_INPUT__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MED_FILTER_INPUT__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MED_FILTER_INPUT__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MED_FILTER_INPUT__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MED_FILTER_INPUT__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MED_FILTER_INPUT__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MED_FILTER_INPUT__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MED_FILTER_INPUT__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MED_FILTER_INPUT__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MED_FILTER_INPUT__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MED_FILTER_INPUT__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MED_FILTER_INPUT__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MED_FILTER_INPUT__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MED_FILTER_INPUT__PC CYREG_GPIO_PRT0_PC
#define MED_FILTER_INPUT__PC2 CYREG_GPIO_PRT0_PC2
#define MED_FILTER_INPUT__PORT 0u
#define MED_FILTER_INPUT__PS CYREG_GPIO_PRT0_PS
#define MED_FILTER_INPUT__SHIFT 1u

/* FIRE_FILTER_INPUT */
#define FIRE_FILTER_INPUT__0__DR CYREG_GPIO_PRT0_DR
#define FIRE_FILTER_INPUT__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define FIRE_FILTER_INPUT__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define FIRE_FILTER_INPUT__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define FIRE_FILTER_INPUT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define FIRE_FILTER_INPUT__0__HSIOM_MASK 0x0000F000u
#define FIRE_FILTER_INPUT__0__HSIOM_SHIFT 12u
#define FIRE_FILTER_INPUT__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define FIRE_FILTER_INPUT__0__INTR CYREG_GPIO_PRT0_INTR
#define FIRE_FILTER_INPUT__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define FIRE_FILTER_INPUT__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define FIRE_FILTER_INPUT__0__MASK 0x08u
#define FIRE_FILTER_INPUT__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define FIRE_FILTER_INPUT__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define FIRE_FILTER_INPUT__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define FIRE_FILTER_INPUT__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define FIRE_FILTER_INPUT__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define FIRE_FILTER_INPUT__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define FIRE_FILTER_INPUT__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define FIRE_FILTER_INPUT__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define FIRE_FILTER_INPUT__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define FIRE_FILTER_INPUT__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define FIRE_FILTER_INPUT__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define FIRE_FILTER_INPUT__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define FIRE_FILTER_INPUT__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define FIRE_FILTER_INPUT__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define FIRE_FILTER_INPUT__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define FIRE_FILTER_INPUT__0__PC CYREG_GPIO_PRT0_PC
#define FIRE_FILTER_INPUT__0__PC2 CYREG_GPIO_PRT0_PC2
#define FIRE_FILTER_INPUT__0__PORT 0u
#define FIRE_FILTER_INPUT__0__PS CYREG_GPIO_PRT0_PS
#define FIRE_FILTER_INPUT__0__SHIFT 3u
#define FIRE_FILTER_INPUT__DR CYREG_GPIO_PRT0_DR
#define FIRE_FILTER_INPUT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define FIRE_FILTER_INPUT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define FIRE_FILTER_INPUT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define FIRE_FILTER_INPUT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define FIRE_FILTER_INPUT__INTR CYREG_GPIO_PRT0_INTR
#define FIRE_FILTER_INPUT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define FIRE_FILTER_INPUT__INTSTAT CYREG_GPIO_PRT0_INTR
#define FIRE_FILTER_INPUT__MASK 0x08u
#define FIRE_FILTER_INPUT__PA__CFG0 CYREG_UDB_PA0_CFG0
#define FIRE_FILTER_INPUT__PA__CFG1 CYREG_UDB_PA0_CFG1
#define FIRE_FILTER_INPUT__PA__CFG10 CYREG_UDB_PA0_CFG10
#define FIRE_FILTER_INPUT__PA__CFG11 CYREG_UDB_PA0_CFG11
#define FIRE_FILTER_INPUT__PA__CFG12 CYREG_UDB_PA0_CFG12
#define FIRE_FILTER_INPUT__PA__CFG13 CYREG_UDB_PA0_CFG13
#define FIRE_FILTER_INPUT__PA__CFG14 CYREG_UDB_PA0_CFG14
#define FIRE_FILTER_INPUT__PA__CFG2 CYREG_UDB_PA0_CFG2
#define FIRE_FILTER_INPUT__PA__CFG3 CYREG_UDB_PA0_CFG3
#define FIRE_FILTER_INPUT__PA__CFG4 CYREG_UDB_PA0_CFG4
#define FIRE_FILTER_INPUT__PA__CFG5 CYREG_UDB_PA0_CFG5
#define FIRE_FILTER_INPUT__PA__CFG6 CYREG_UDB_PA0_CFG6
#define FIRE_FILTER_INPUT__PA__CFG7 CYREG_UDB_PA0_CFG7
#define FIRE_FILTER_INPUT__PA__CFG8 CYREG_UDB_PA0_CFG8
#define FIRE_FILTER_INPUT__PA__CFG9 CYREG_UDB_PA0_CFG9
#define FIRE_FILTER_INPUT__PC CYREG_GPIO_PRT0_PC
#define FIRE_FILTER_INPUT__PC2 CYREG_GPIO_PRT0_PC2
#define FIRE_FILTER_INPUT__PORT 0u
#define FIRE_FILTER_INPUT__PS CYREG_GPIO_PRT0_PS
#define FIRE_FILTER_INPUT__SHIFT 3u

/* HIGH_FILTER_INPUT */
#define HIGH_FILTER_INPUT__0__DR CYREG_GPIO_PRT0_DR
#define HIGH_FILTER_INPUT__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HIGH_FILTER_INPUT__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HIGH_FILTER_INPUT__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HIGH_FILTER_INPUT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define HIGH_FILTER_INPUT__0__HSIOM_MASK 0x00000F00u
#define HIGH_FILTER_INPUT__0__HSIOM_SHIFT 8u
#define HIGH_FILTER_INPUT__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HIGH_FILTER_INPUT__0__INTR CYREG_GPIO_PRT0_INTR
#define HIGH_FILTER_INPUT__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HIGH_FILTER_INPUT__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define HIGH_FILTER_INPUT__0__MASK 0x04u
#define HIGH_FILTER_INPUT__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HIGH_FILTER_INPUT__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HIGH_FILTER_INPUT__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HIGH_FILTER_INPUT__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HIGH_FILTER_INPUT__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HIGH_FILTER_INPUT__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HIGH_FILTER_INPUT__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HIGH_FILTER_INPUT__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HIGH_FILTER_INPUT__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HIGH_FILTER_INPUT__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HIGH_FILTER_INPUT__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HIGH_FILTER_INPUT__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HIGH_FILTER_INPUT__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HIGH_FILTER_INPUT__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HIGH_FILTER_INPUT__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HIGH_FILTER_INPUT__0__PC CYREG_GPIO_PRT0_PC
#define HIGH_FILTER_INPUT__0__PC2 CYREG_GPIO_PRT0_PC2
#define HIGH_FILTER_INPUT__0__PORT 0u
#define HIGH_FILTER_INPUT__0__PS CYREG_GPIO_PRT0_PS
#define HIGH_FILTER_INPUT__0__SHIFT 2u
#define HIGH_FILTER_INPUT__DR CYREG_GPIO_PRT0_DR
#define HIGH_FILTER_INPUT__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define HIGH_FILTER_INPUT__DR_INV CYREG_GPIO_PRT0_DR_INV
#define HIGH_FILTER_INPUT__DR_SET CYREG_GPIO_PRT0_DR_SET
#define HIGH_FILTER_INPUT__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define HIGH_FILTER_INPUT__INTR CYREG_GPIO_PRT0_INTR
#define HIGH_FILTER_INPUT__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define HIGH_FILTER_INPUT__INTSTAT CYREG_GPIO_PRT0_INTR
#define HIGH_FILTER_INPUT__MASK 0x04u
#define HIGH_FILTER_INPUT__PA__CFG0 CYREG_UDB_PA0_CFG0
#define HIGH_FILTER_INPUT__PA__CFG1 CYREG_UDB_PA0_CFG1
#define HIGH_FILTER_INPUT__PA__CFG10 CYREG_UDB_PA0_CFG10
#define HIGH_FILTER_INPUT__PA__CFG11 CYREG_UDB_PA0_CFG11
#define HIGH_FILTER_INPUT__PA__CFG12 CYREG_UDB_PA0_CFG12
#define HIGH_FILTER_INPUT__PA__CFG13 CYREG_UDB_PA0_CFG13
#define HIGH_FILTER_INPUT__PA__CFG14 CYREG_UDB_PA0_CFG14
#define HIGH_FILTER_INPUT__PA__CFG2 CYREG_UDB_PA0_CFG2
#define HIGH_FILTER_INPUT__PA__CFG3 CYREG_UDB_PA0_CFG3
#define HIGH_FILTER_INPUT__PA__CFG4 CYREG_UDB_PA0_CFG4
#define HIGH_FILTER_INPUT__PA__CFG5 CYREG_UDB_PA0_CFG5
#define HIGH_FILTER_INPUT__PA__CFG6 CYREG_UDB_PA0_CFG6
#define HIGH_FILTER_INPUT__PA__CFG7 CYREG_UDB_PA0_CFG7
#define HIGH_FILTER_INPUT__PA__CFG8 CYREG_UDB_PA0_CFG8
#define HIGH_FILTER_INPUT__PA__CFG9 CYREG_UDB_PA0_CFG9
#define HIGH_FILTER_INPUT__PC CYREG_GPIO_PRT0_PC
#define HIGH_FILTER_INPUT__PC2 CYREG_GPIO_PRT0_PC2
#define HIGH_FILTER_INPUT__PORT 0u
#define HIGH_FILTER_INPUT__PS CYREG_GPIO_PRT0_PS
#define HIGH_FILTER_INPUT__SHIFT 2u

/* Miscellaneous */
#define CY_PROJECT_NAME "capsenseled"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x600
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
