## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2014.4
## Copyright (C) 2014 Xilinx Inc. All rights reserved.
## 
## ==============================================================


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'cyclic_prefix_insertion' from 'false' to '0' has been ignored for IP 'fft_config1_s_core'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'fft_config1_s_core'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fft_config1_s_core'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fft_config1_s_core'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sosf_detector_top_ap_fsub_8_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sosf_detector_top_ap_fsub_8_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sosf_detector_top_ap_fadd_8_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sosf_detector_top_ap_fadd_8_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sosf_detector_top_ap_fmul_4_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sosf_detector_top_ap_fmul_4_max_dsp_32'...
[Thu Nov  9 08:46:56 2017] Launched synth_1...
Run output will be captured here: /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Thu Nov  9 08:46:56 2017] Waiting for synth_1 to finish...

*** Running vivado
    with args -log sosf_detector_top.vds -m64 -mode batch -messageDb vivado.pb -source sosf_detector_top.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source sosf_detector_top.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k410tffg900-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.cache/wt [current_project]
# set_property parent.project_path /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_ip /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/sosf_detector_top_ap_fsub_8_full_dsp_32.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
# set_property is_locked true [get_files /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/sosf_detector_top_ap_fsub_8_full_dsp_32.xci]
# read_ip /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fadd_8_full_dsp_32/sosf_detector_top_ap_fadd_8_full_dsp_32.xci
# set_property is_locked true [get_files /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fadd_8_full_dsp_32/sosf_detector_top_ap_fadd_8_full_dsp_32.xci]
# read_ip /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fmul_4_max_dsp_32/sosf_detector_top_ap_fmul_4_max_dsp_32.xci
# set_property is_locked true [get_files /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fmul_4_max_dsp_32/sosf_detector_top_ap_fmul_4_max_dsp_32.xci]
# read_ip /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/fft_config1_s_core.xci
# set_property is_locked true [get_files /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/fft_config1_s_core.xci]
# read_vhdl -library xil_defaultlib {
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe_detector_tail_M_real.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/fft_config1_s.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_config_data_V.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xn_local_channel.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xk_local_channel.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_status_data_V.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_Block_preheader11_preheader26.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_be.vhd
#   /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.vhd
# }
# read_xdc /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.xdc
# set_property used_in_implementation false [get_files /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file sosf_detector_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top sosf_detector_top -part xc7k410tffg900-2 -no_iobuf -mode out_of_context
Command: synth_design -top sosf_detector_top -part xc7k410tffg900-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -558 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.895 ; gain = 152.738 ; free physical = 16168 ; free virtual = 55081
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.vhd:40]
INFO: [Synth 8-3491] module 'sosf_detector_top_Block_preheader11_preheader26' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_Block_preheader11_preheader26.vhd:12' bound to instance 'sosf_detector_top_Block_preheader11_preheader26_U0' of component 'sosf_detector_top_Block_preheader11_preheader26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.vhd:298]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_Block_preheader11_preheader26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_Block_preheader11_preheader26.vhd:24]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_Block_preheader11_preheader26.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_Block_preheader11_preheader26' (1#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_Block_preheader11_preheader26.vhd:24]
INFO: [Synth 8-3491] module 'sosf_detector_top_dummy_proc_fe' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe.vhd:12' bound to instance 'sosf_detector_top_dummy_proc_fe_U0' of component 'sosf_detector_top_dummy_proc_fe' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.vhd:308]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_dummy_proc_fe' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe.vhd:33]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe.vhd:59]
INFO: [Synth 8-3491] module 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe_detector_tail_M_real.vhd:77' bound to instance 'detector_tail_M_real_U' of component 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe.vhd:126]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe_detector_tail_M_real.vhd:92]
INFO: [Synth 8-3491] module 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe_detector_tail_M_real.vhd:13' bound to instance 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram_U' of component 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe_detector_tail_M_real.vhd:106]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe_detector_tail_M_real.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram' (2#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe_detector_tail_M_real.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real__parameterized0' (3#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe_detector_tail_M_real.vhd:92]
INFO: [Synth 8-3491] module 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe_detector_tail_M_real.vhd:77' bound to instance 'detector_tail_M_imag_U' of component 'sosf_detector_top_dummy_proc_fe_detector_tail_M_real' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_dummy_proc_fe' (4#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_fe.vhd:33]
INFO: [Synth 8-3491] module 'fft_config1_s' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/fft_config1_s.vhd:12' bound to instance 'fft_config1_U0' of component 'fft_config1_s' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.vhd:327]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/fft_config1_s.vhd:42]
INFO: [Synth 8-3491] module 'fft_config1_s_core' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:59' bound to instance 'inst' of component 'fft_config1_s_core' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/fft_config1_s.vhd:82]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s_core' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:89]
INFO: [Synth 8-3491] module 'xfft_v9_0' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0.vhd:111' bound to instance 'U0' of component 'xfft_v9_0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:190]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-3491] module 'xfft_v9_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100874' bound to instance 'i_synth' of component 'xfft_v9_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0.vhd:200]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_viv__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (5#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (6#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo' (7#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized2' (7#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized0' (7#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized0' (7#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-226] default block is never used [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93932]
INFO: [Synth 8-226] default block is never used [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93993]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3124]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized4' (7#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (8#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo' (9#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
INFO: [Synth 8-226] default block is never used [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:94300]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3124]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized6' (9#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master__parameterized0' (9#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo__parameterized0' (9#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
WARNING: [Synth 8-3848] Net config_fifo_out_cp_len in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92249]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv1 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92251]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv2 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92252]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv3 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92253]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv4 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92254]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv5 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92255]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv6 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92256]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92257]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92258]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92259]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92260]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92261]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92263]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92264]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92265]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92266]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92267]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92268]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92269]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92270]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92271]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92272]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92273]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (10#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_core' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99999]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_fp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:98773]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23943]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23955]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23964]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23976]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (11#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'fp_get_block_max_exp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87615]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (12#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (13#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv' (14#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized0' (14#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'logic_gate' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-113] binding component instance 'and_lut6' to cell 'LUT6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22686]
INFO: [Synth 8-113] binding component instance 'carry_mux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22715]
INFO: [Synth 8-113] binding component instance 'and_lut6' to cell 'LUT6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22686]
INFO: [Synth 8-113] binding component instance 'carry_mux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22715]
INFO: [Synth 8-113] binding component instance 'fast_xor_out' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22725]
INFO: [Synth 8-256] done synthesizing module 'logic_gate' (15#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-638] synthesizing module 'adder_bypass' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' (15#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (16#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (17#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (18#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv' (19#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass' (20#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' (20#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' (20#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' (20#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized2' (20#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (20#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized0' (20#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'r22_memory' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:29903]
INFO: [Synth 8-256] done synthesizing module 'dpm' (21#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory' (22#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' (22#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (22#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized1' (22#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'pipe_blank' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87381]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' (22#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' (22#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized2' (22#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'pipe_blank' (23#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87381]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' (23#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' (23#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized3' (23#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' (23#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' (23#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' (23#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized4' (23#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized1' (23#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized6' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized2' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized1' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized4' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized5' (24#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'fp_get_block_max_exp' (25#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87615]
INFO: [Synth 8-638] synthesizing module 'fp_convert_to_block_fp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:88620]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized0' (25#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized1' (25#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-638] synthesizing module 'subtracter' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30503]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' (25#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' (25#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized8' (25#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized3' (25#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'subtracter' (26#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30503]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized6' (26#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'fpo' of component 'floating_point_v7_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:88789]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (27#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_to_fix_conv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39479]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (27#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay' (28#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (28#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (28#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (28#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (28#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (28#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (28#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (29#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (30#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (30#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (30#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (31#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'delay_s' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26906]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (31#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (31#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay_s' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26906]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29489]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (32#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (33#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29489]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (33#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (33#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (34#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_to_fix_conv' (35#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39479]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (36#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'fp_convert_to_block_fp' (37#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:88620]
INFO: [Synth 8-3491] module 'xfft_v9_0_core' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99785' bound to instance 'fft' of component 'xfft_v9_0_core' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99199]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_core__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99999]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_d' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:95988]
INFO: [Synth 8-638] synthesizing module 'r22_flow_ctrl' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64923]
INFO: [Synth 8-638] synthesizing module 'cnt_sat' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' (37#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' (37#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized10' (37#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized4' (37#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized2' (37#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized12' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized5' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized3' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized0' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized4' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized1' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized14' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized6' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized5' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized2' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized16' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized7' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized6' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized3' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized18' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized18' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized8' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized7' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized4' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized20' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized10' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized20' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized9' (38#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'equ_rtl' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl' (39#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a' (40#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' (40#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' (40#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized7' (40#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_flow_ctrl' (41#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64923]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized0' (41#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized8' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized9' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized10' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_pe' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized0' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized0' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized1' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized11' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized11' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized12' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized13' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized13' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized14' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized15' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized15' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized16' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62273]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized17' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized17' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized18' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized18' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized19' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized19' (42#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2' (43#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized0' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized20' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized20' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized21' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized21' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized0' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized0' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized22' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized22' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized22' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized22' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized22' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized12' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized22' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized22' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized22' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized10' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized2' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized11' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized24' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized24' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized24' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized14' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized24' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized24' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized24' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized11' (44#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp' (45#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp' (46#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf' (47#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized23' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized23' (47#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' (47#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized1' (47#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized2' (47#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized24' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized24' (47#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized25' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized25' (47#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2062]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' (47#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' (47#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory' (48#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized1' (48#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized26' (48#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized0' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized27' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized27' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized28' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized28' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized16' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized26' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized26' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized26' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized12' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized3' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized13' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized28' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized28' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized28' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized18' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized18' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized28' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized28' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized28' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized13' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized0' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized0' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized0' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized30' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized30' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized30' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized30' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized30' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized30' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized14' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (49#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4' (50#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized29' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' (50#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' (50#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized29' (50#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52327]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52328]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52336]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52337]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem' (51#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen' (52#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen' (53#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'cmpy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11272]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48_mult' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:6959]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (54#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line' (55#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized0' (55#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized1' (55#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized2' (55#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1802]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized3' (55#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized4' (55#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized5' (55#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized6' (55#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48_mult' (56#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:6959]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48' (57#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11272]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth' (58#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (59#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-256] done synthesizing module 'r22_pe' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized2' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized3' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized30' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized30' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized31' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized31' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized32' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized32' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized33' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized33' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized3' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized4' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized34' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized34' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized35' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized35' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2043]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized2' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized36' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized36' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized15' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized32' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized32' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized32' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized20' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized20' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized32' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized32' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized32' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized15' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized4' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized34' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized34' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized34' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized22' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized22' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized34' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized34' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized34' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized16' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized1' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized1' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized1' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized37' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized37' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized2' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized5' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized6' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized38' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized38' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized39' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized39' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized1' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized3' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized40' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized40' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized1' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized2' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized17' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized36' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized36' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized36' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized24' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized24' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized36' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized36' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized36' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized17' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized5' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized18' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized38' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized38' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized38' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized26' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized38' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized38' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized38' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized18' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized2' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized2' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized2' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized19' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized40' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized40' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized40' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized40' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized40' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized40' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized19' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized1' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11272]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48_mult__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:6959]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized7' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized8' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48_mult__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:6959]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11272]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized0' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized4' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized5' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized41' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized41' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized42' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized14' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized14' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized42' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized43' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized15' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized15' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized15' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized15' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized43' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized44' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized44' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized45' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized45' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized46' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized46' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized3' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized7' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized8' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized47' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized47' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized48' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized48' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized16' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized16' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized2' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized4' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized20' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized42' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized42' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized42' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized28' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized28' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized42' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized42' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized42' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized20' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized6' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized21' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized44' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized44' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized44' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized30' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized30' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized44' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized44' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized44' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized21' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized3' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized3' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized3' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63113]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63114]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized49' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized49' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized50' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized17' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized17' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized17' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized17' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized50' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized3' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized4' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized51' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized51' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized4' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized22' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized46' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized46' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized46' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized46' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized46' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized46' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized22' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (60#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized52' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized18' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized18' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized18' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized18' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized52' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized53' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized19' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized19' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized19' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized19' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized53' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized23' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized48' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized48' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized48' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized32' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized32' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized48' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized48' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized48' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized23' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized3' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11272]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48_mult__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:6959]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized9' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48_mult__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:6959]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11272]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized6' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized7' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized54' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized20' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized20' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized20' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized20' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized54' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized55' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized21' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized21' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized21' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized21' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized55' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized56' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized22' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized22' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized22' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized22' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized56' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized57' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized23' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized23' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized23' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized23' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized57' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized58' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized58' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized59' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized59' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized60' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized24' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized24' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized24' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized24' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized60' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized61' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized61' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized24' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized50' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized50' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized50' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized34' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized34' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized50' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized50' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized50' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized24' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized4' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized62' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized62' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized5' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized0' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized63' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized63' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized5' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized6' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized64' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized64' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized6' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized25' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized52' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized52' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized52' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized36' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized36' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized52' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized52' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized52' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized25' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized5' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized1' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized65' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized65' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized66' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized66' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized54' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized54' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized54' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized38' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized38' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized54' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized54' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized54' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized26' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized6' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized2' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized2' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized2' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized2' (61#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'cmpy__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-63] RTL assertion: "mult1 pps: a b extra_b  1 3 0" [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9762]
INFO: [Synth 8-63] RTL assertion: "mult2 pps: a b extra_b  2 2 0" [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9763]
INFO: [Synth 8-638] synthesizing module 'input_negation' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-256] done synthesizing module 'input_negation' (62#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized10' (62#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized11' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized11' (62#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized12' (62#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized2' (62#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4375]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line' (63#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' (63#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' (63#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' (63#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' (63#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized4' (63#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized5' (63#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized6' (63#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp' (64#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized13' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized13' (64#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized14' (64#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized15' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized15' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized3' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized7' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized8' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized9' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized10' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized11' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized11' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized0' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized1' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized16' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized16' (65#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth__parameterized2' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-256] done synthesizing module 'cmpy__parameterized2' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized2' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized67' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized25' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized25' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized25' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized25' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized67' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized68' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized26' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized26' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized68' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized69' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized69' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized70' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized70' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized71' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized71' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized72' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized72' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized73' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized73' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized27' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized56' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized56' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized56' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized40' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized40' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized56' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized56' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized56' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized27' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized7' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized74' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized74' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized7' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized2' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized75' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized75' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized7' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized8' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized76' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized76' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized8' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized28' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized58' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized58' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized58' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized42' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized42' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized58' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized58' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized58' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized28' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized8' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized3' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized3' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized8' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized77' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized77' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized78' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized78' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized79' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized79' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized80' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized80' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized1' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized5' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized81' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized81' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized82' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized27' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized27' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized27' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized27' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized82' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized83' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized83' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_busy' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65986]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized84' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized28' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized28' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized28' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized28' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized84' (66#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_busy' (67#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65986]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized85' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized85' (67#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_d' (68#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:95988]
WARNING: [Synth 8-3848] Net XK0_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99946]
WARNING: [Synth 8-3848] Net XK0_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99947]
WARNING: [Synth 8-3848] Net XK1_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99948]
WARNING: [Synth 8-3848] Net XK1_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99949]
WARNING: [Synth 8-3848] Net XK2_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99950]
WARNING: [Synth 8-3848] Net XK2_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99951]
WARNING: [Synth 8-3848] Net XK3_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99952]
WARNING: [Synth 8-3848] Net XK3_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99953]
WARNING: [Synth 8-3848] Net XK4_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99954]
WARNING: [Synth 8-3848] Net XK4_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99955]
WARNING: [Synth 8-3848] Net XK5_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99956]
WARNING: [Synth 8-3848] Net XK5_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99957]
WARNING: [Synth 8-3848] Net XK6_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99958]
WARNING: [Synth 8-3848] Net XK6_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99959]
WARNING: [Synth 8-3848] Net XK7_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99960]
WARNING: [Synth 8-3848] Net XK7_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99961]
WARNING: [Synth 8-3848] Net XK8_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99962]
WARNING: [Synth 8-3848] Net XK8_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99963]
WARNING: [Synth 8-3848] Net XK9_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99964]
WARNING: [Synth 8-3848] Net XK9_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99965]
WARNING: [Synth 8-3848] Net XK10_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99966]
WARNING: [Synth 8-3848] Net XK10_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99967]
WARNING: [Synth 8-3848] Net XK11_RE in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99968]
WARNING: [Synth 8-3848] Net XK11_IM in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99969]
WARNING: [Synth 8-3848] Net BLK_EXP0 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99970]
WARNING: [Synth 8-3848] Net BLK_EXP1 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99971]
WARNING: [Synth 8-3848] Net BLK_EXP2 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99972]
WARNING: [Synth 8-3848] Net BLK_EXP3 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99973]
WARNING: [Synth 8-3848] Net BLK_EXP4 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99974]
WARNING: [Synth 8-3848] Net BLK_EXP5 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99975]
WARNING: [Synth 8-3848] Net BLK_EXP6 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99976]
WARNING: [Synth 8-3848] Net BLK_EXP7 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99977]
WARNING: [Synth 8-3848] Net BLK_EXP8 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99978]
WARNING: [Synth 8-3848] Net BLK_EXP9 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99979]
WARNING: [Synth 8-3848] Net BLK_EXP10 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99980]
WARNING: [Synth 8-3848] Net BLK_EXP11 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99981]
WARNING: [Synth 8-3848] Net OVFLO0 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99982]
WARNING: [Synth 8-3848] Net OVFLO1 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99983]
WARNING: [Synth 8-3848] Net OVFLO2 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99984]
WARNING: [Synth 8-3848] Net OVFLO3 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99985]
WARNING: [Synth 8-3848] Net OVFLO4 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99986]
WARNING: [Synth 8-3848] Net OVFLO5 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99987]
WARNING: [Synth 8-3848] Net OVFLO6 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99988]
WARNING: [Synth 8-3848] Net OVFLO7 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99989]
WARNING: [Synth 8-3848] Net OVFLO8 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99990]
WARNING: [Synth 8-3848] Net OVFLO9 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99991]
WARNING: [Synth 8-3848] Net OVFLO10 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99992]
WARNING: [Synth 8-3848] Net OVFLO11 in module/entity xfft_v9_0_core__parameterized1 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99993]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_core__parameterized1' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99999]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized86' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized29' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized29' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized29' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized29' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized86' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'pipe_blank__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87381]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized87' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized87' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'pipe_blank__parameterized0' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87381]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized88' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized30' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized30' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized30' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized30' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized88' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized89' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized89' (69#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dist_mem' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:26638]
INFO: [Synth 8-256] done synthesizing module 'dist_mem' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:26638]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized6' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'fp_convert_to_fp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:88941]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized36' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized36' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized38' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized38' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized40' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized40' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized44' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized44' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'mux4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized46' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized46' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (70#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized48' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized48' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized50' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized50' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (71#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (72#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' (72#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (72#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized0' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (73#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (74#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (75#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (75#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (75#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (75#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (76#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (77#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized90' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized90' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized29' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized60' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized60' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized60' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized60' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized60' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized60' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized29' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized9' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized8' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized9' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized91' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized31' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized31' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized31' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized31' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized91' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized92' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized92' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized93' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized93' (78#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'fp_convert_to_fp' (79#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:88941]
INFO: [Synth 8-638] synthesizing module 'fp_shift_ram_clr_op' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:89597]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized94' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized94' (79#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'fp_shift_ram_clr_op' (80#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:89597]
INFO: [Synth 8-638] synthesizing module 'fp_shift_ram_clr_op__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:89597]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized95' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized95' (80#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'fp_shift_ram_clr_op__parameterized0' (80#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:89597]
WARNING: [Synth 8-3848] Net nfft_pipe_reset in module/entity xfft_v9_0_fp does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:98797]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_fp' (81#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:98773]
WARNING: [Synth 8-3848] Net OVFLO0 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99982]
WARNING: [Synth 8-3848] Net OVFLO1 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99983]
WARNING: [Synth 8-3848] Net OVFLO2 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99984]
WARNING: [Synth 8-3848] Net OVFLO3 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99985]
WARNING: [Synth 8-3848] Net OVFLO4 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99986]
WARNING: [Synth 8-3848] Net OVFLO5 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99987]
WARNING: [Synth 8-3848] Net OVFLO6 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99988]
WARNING: [Synth 8-3848] Net OVFLO7 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99989]
WARNING: [Synth 8-3848] Net OVFLO8 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99990]
WARNING: [Synth 8-3848] Net OVFLO9 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99991]
WARNING: [Synth 8-3848] Net OVFLO10 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99992]
WARNING: [Synth 8-3848] Net OVFLO11 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99993]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_core' (81#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99999]
WARNING: [Synth 8-3848] Net xk_re_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_viv__parameterized0' (82#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0__parameterized0' (83#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s_core' (84#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/fft_config1_s.vhd:42]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_dummy_proc_be' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_be.vhd:40]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_be.vhd:80]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp.vhd:29]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_ap_fsub_8_full_dsp_32' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/synth/sosf_detector_top_ap_fsub_8_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (85#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (86#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (86#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (86#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (86#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (86#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (87#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (87#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (87#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (88#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (88#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (89#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (89#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (89#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (89#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (89#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (89#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (90#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'compare' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (91#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (92#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (93#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (94#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (94#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (95#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_ap_fsub_8_full_dsp_32' (96#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/synth/sosf_detector_top_ap_fsub_8_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp__parameterized0' (97#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp.vhd:29]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp.vhd:29]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_ap_fadd_8_full_dsp_32' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fadd_8_full_dsp_32/synth/sosf_detector_top_ap_fadd_8_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized6' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'flt_add__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-256] done synthesizing module 'flt_add__parameterized0' (97#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized6' (97#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (97#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_ap_fadd_8_full_dsp_32' (98#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fadd_8_full_dsp_32/synth/sosf_detector_top_ap_fadd_8_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp__parameterized0' (99#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp.vhd:29]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp.vhd:29]
INFO: [Synth 8-638] synthesizing module 'sosf_detector_top_ap_fmul_4_max_dsp_32' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fmul_4_max_dsp_32/synth/sosf_detector_top_ap_fmul_4_max_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized8' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized104' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized104' (99#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized106' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized106' (99#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (99#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (99#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (99#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (100#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized108' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized108' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized110' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized110' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized112' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized112' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized114' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized114' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized116' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized116' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized118' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized118' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (101#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (102#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized120' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized120' (102#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (102#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized122' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized122' (102#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (102#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (102#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (103#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (104#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (105#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (106#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized8' (106#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (106#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_ap_fmul_4_max_dsp_32' (107#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fmul_4_max_dsp_32/synth/sosf_detector_top_ap_fmul_4_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp__parameterized0' (108#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top_dummy_proc_be' (109#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_dummy_proc_be.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FIFO_sosf_detector_top_fft_config_data_V' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_config_data_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_sosf_detector_top_fft_config_data_V_shiftReg__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_config_data_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_sosf_detector_top_fft_config_data_V_shiftReg__parameterized0' (110#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_config_data_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_sosf_detector_top_fft_config_data_V' (111#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_config_data_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_sosf_detector_top_xn_local_channel' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xn_local_channel.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_sosf_detector_top_xn_local_channel_shiftReg__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xn_local_channel.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_sosf_detector_top_xn_local_channel_shiftReg__parameterized0' (112#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xn_local_channel.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_sosf_detector_top_xn_local_channel' (113#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xn_local_channel.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_sosf_detector_top_xk_local_channel' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xk_local_channel.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_sosf_detector_top_xk_local_channel_shiftReg__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xk_local_channel.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_sosf_detector_top_xk_local_channel_shiftReg__parameterized0' (114#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xk_local_channel.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_sosf_detector_top_xk_local_channel' (115#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_xk_local_channel.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_sosf_detector_top_fft_status_data_V' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_status_data_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_sosf_detector_top_fft_status_data_V_shiftReg__parameterized0' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_status_data_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_sosf_detector_top_fft_status_data_V_shiftReg__parameterized0' (116#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_status_data_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_sosf_detector_top_fft_status_data_V' (117#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/FIFO_sosf_detector_top_fft_status_data_V.vhd:68]
INFO: [Synth 8-4471] merging register 'sosf_detector_top_Block_preheader11_preheader26_U0_ap_start_reg' into 'fft_config1_U0_ap_start_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'sosf_detector_top' (118#1) [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.vhd:40]
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[63] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[62] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[61] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[60] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[59] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[58] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[57] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[56] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[55] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[54] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[53] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[52] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[51] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[50] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[49] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[48] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[47] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[46] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[45] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[44] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[43] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[42] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[41] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[40] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[39] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[38] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[37] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[36] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[35] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[34] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[33] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[32] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[31] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[30] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[29] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[28] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[27] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[26] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[25] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[24] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[23] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[22] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[21] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[20] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[19] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[18] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_we0 driven by constant 0
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[63]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[62]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[61]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[60]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[59]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[58]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[57]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[56]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[55]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[54]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[53]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[52]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[51]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[50]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[49]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[48]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[47]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[46]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[45]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[44]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[43]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[42]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[41]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[40]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[39]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[38]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[37]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[36]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[35]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[34]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[33]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[32]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[31]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[30]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[29]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[28]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[27]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[26]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[25]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[24]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[23]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[22]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[21]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[20]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[19]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[18]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[17]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[16]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[15]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[14]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[13]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[12]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[11]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[10]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[9]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[8]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[7]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[6]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[5]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[4]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[3]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[2]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[1]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[0]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port counterout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:14 ; elapsed = 00:03:15 . Memory (MB): peak = 1274.703 ; gain = 414.547 ; free physical = 15900 ; free virtual = 54820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22686]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22686]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I2 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I3 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I2 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I3 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I2 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I3 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I2 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I3 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.OR_or_NOR_gate.or_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22701]
INFO: [Synth 8-3295] tying undriven pin fpo:s_axis_a_tdata[39] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:89043]
INFO: [Synth 8-3295] tying undriven pin fpo:s_axis_a_tdata[38] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:89043]
INFO: [Synth 8-3295] tying undriven pin gen_dv:EXTRA_CLR_BLANK to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99549]
INFO: [Synth 8-3295] tying undriven pin gen_cpv:EXTRA_CLR_BLANK to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99568]
INFO: [Synth 8-3295] tying undriven pin gen_xk_index:EXTRA_CLR_BLANK to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99587]
INFO: [Synth 8-3295] tying undriven pin \gen_cntrl_streaming.gen_edone :EXTRA_CLR_BLANK to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99616]
INFO: [Synth 8-3295] tying undriven pin \gen_cntrl_streaming.gen_busy :EXTRA_CLR_BLANK to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99653]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [50] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [49] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [48] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [47] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [46] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [45] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [44] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [43] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [42] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [41] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [40] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [39] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [38] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [37] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [36] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [35] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [34] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [33] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [32] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [31] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [30] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [29] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [28] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [27] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [26] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [25] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [24] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [23] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [22] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [21] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [20] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [19] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [18] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [17] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [16] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [15] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [14] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [13] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [12] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [11] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [10] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [9] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [8] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [7] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [6] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [5] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [4] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [3] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [2] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [1] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [0] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [50] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [49] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [48] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [47] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [46] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [45] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [44] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [43] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [42] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [41] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [40] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [39] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [38] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [37] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [36] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [35] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [34] to constant 0 [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:15 ; elapsed = 00:03:16 . Memory (MB): peak = 1274.703 ; gain = 414.547 ; free physical = 15900 ; free virtual = 54820
---------------------------------------------------------------------------------
WARNING: [Synth 37-25] Duplicate attribute 'max_fanout' found on instance 'dist_ram.lutram.mem'. Please check your source, and make sure this is intended.
INFO: [Netlist 29-17] Analyzing 2399 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.xdc]
Finished Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.xdc]
Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 493 instances were transformed.
  FD => FDRE: 5 instances
  FDE => FDRE: 428 instances
  FDR => FDRE: 39 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances
  RAMB18 => RAMB18E1: 9 instances
  RAMB18SDP => RAMB18E1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1719.680 ; gain = 36.000 ; free physical = 15594 ; free virtual = 54514
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:33 ; elapsed = 00:03:30 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15593 ; free virtual = 54513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:33 ; elapsed = 00:03:30 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15593 ; free virtual = 54513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp_U6/sosf_detector_top_ap_fsub_8_full_dsp_32_u. (constraint file  /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp_U7/sosf_detector_top_ap_fadd_8_full_dsp_32_u. (constraint file  /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U10/sosf_detector_top_ap_fmul_4_max_dsp_32_u. (constraint file  /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U11/sosf_detector_top_ap_fmul_4_max_dsp_32_u. (constraint file  /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U8/sosf_detector_top_ap_fmul_4_max_dsp_32_u. (constraint file  /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U9/sosf_detector_top_ap_fmul_4_max_dsp_32_u. (constraint file  /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for fft_config1_U0/inst. (constraint file  /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc, line 16).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:33 ; elapsed = 00:03:31 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15593 ; free virtual = 54513
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_fu_146_p2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93485]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93487]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93488]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93489]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93490]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93491]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93492]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93493]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93494]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93495]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93496]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93497]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93498]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93499]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93500]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93501]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93502]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93503]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93504]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93505]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93506]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93507]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93508]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93509]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93510]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93511]
ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse.
ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:88489]
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic.
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'invalid_ip_dly2_reg' into 'set_mant2_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:89273]
INFO: [Synth 8-4471] merging register 'ap_ready_reg' into 'ap_done_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/fft_config1_s.vhd:135]
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ip_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_fu_135_p2" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:40 ; elapsed = 00:03:38 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15591 ; free virtual = 54511
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /get_block_max_exp/gen_start_dly' (shift_ram__parameterized1) to 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /get_block_max_exp/gen_fwd_inv_we_out'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_block_fp:/fpo/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'fp_convert_to_block_fp:/fpo/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_block_fp:/fpo/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'fp_convert_to_block_fp:/fpo/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.delay_reset_3 /tc_compare' (logic_gate__parameterized6) to 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.delay_reset_3 /tc_compare1'
INFO: [Synth 8-223] decloning instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.delay_reset_7 /tc_compare' (logic_gate__parameterized7) to 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.delay_reset_7 /tc_compare1'
INFO: [Synth 8-223] decloning instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[4].delay_reset_pe /tc_compare' (logic_gate__parameterized2) to 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[4].delay_reset_pe /tc_compare1'
INFO: [Synth 8-223] decloning instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[3].delay_reset_pe /tc_compare' (logic_gate__parameterized3) to 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[3].delay_reset_pe /tc_compare1'
INFO: [Synth 8-223] decloning instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[2].delay_reset_pe /tc_compare' (logic_gate__parameterized4) to 'fft_config1_U0/inst/U0/i_synth/xfft_inst/\floating_point.xfft_inst /fft/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[2].delay_reset_pe /tc_compare1'
INFO: [Synth 8-223] decloning instance 'cnt_sat__parameterized2:/tc_compare' (logic_gate__parameterized5) to 'cnt_sat__parameterized2:/tc_compare1'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp_U6/sosf_detector_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp_U6/sosf_detector_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp_U6/sosf_detector_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp_U6/sosf_detector_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/\DSP48E1_BODY.ALIGN_ADD /SUB_DELAY' (delay) to 'flt_add_dsp:/\DSP48E1_BODY.ALIGN_ADD /SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp_U7/sosf_detector_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp_U7/sosf_detector_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp_U7/sosf_detector_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp_U7/sosf_detector_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sosf_detector_top_ap_fmul_4_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'sosf_detector_top_ap_fmul_4_max_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sosf_detector_top_ap_fmul_4_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'sosf_detector_top_ap_fmul_4_max_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |xfft_v9_0_d__GB0       |           1|     29387|
|2     |r22_pe                 |           1|     17976|
|3     |xfft_v9_0_fp__GC0      |           1|      6662|
|4     |axi_wrapper            |           1|      1262|
|5     |fft_config1_s__GC0     |           1|        11|
|6     |sosf_detector_top__GC0 |           1|      6007|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1540 (col length:140)
BRAMs: 1590 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:41 ; elapsed = 00:03:39 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15591 ; free virtual = 54511
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_2_1' in module 'partition' to reference 'logic__1569' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2_2' in module 'partition' to reference 'logic__1570' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2_1' in module 'partition' to reference 'logic__1594' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2_2' in module 'partition' to reference 'logic__1595' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2_1' in module 'partition' to reference 'logic__1606' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2_2' in module 'partition' to reference 'logic__1607' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2_1' in module 'partition' to reference 'logic__1616' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2_19' in module 'partition' to reference 'logic__1630' which has no pins
INFO: [Synth 8-4471] merging register 'gen_block_exp_delay_streaming.gen_sclr_pipe.gen_pipe/src_hist_reg' into 'gen_sclr_pipe.gen_pipe/src_hist_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87458]
INFO: [Synth 8-4471] merging register 'gen_block_exp_delay_streaming.gen_sclr_pipe.gen_pipe/gen_src_select.src_hold_reg' into 'gen_sclr_pipe.gen_pipe/gen_src_select.src_hold_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87412]
INFO: [Synth 8-4471] merging register 'gen_block_exp_delay_streaming.gen_sclr_pipe.gen_pipe/gen_src_select.src_sel_reg' into 'gen_sclr_pipe.gen_pipe/gen_src_select.src_sel_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87412]
ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][11:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[11:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][14:0]' into 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[14:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' into 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][16:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[16:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[0][15:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[0][15:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[1][15:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[1][15:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][15:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[2][15:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[3][15:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/use_fabric_adder.reg_c_high/dN.std_srl.shift_reg_reg[3][15:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' into 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
WARNING: [Synth 8-115] binding instance 'i_2_213' in module 'partition' to reference 'logic__1901' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2_214' in module 'partition' to reference 'logic__1902' which has no pins
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '29' to '28' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "FLT_TO_FIX_OP.SPD.OP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FIX_OP.SPD.OP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FLT_TO_FIX_OP.SPD.OP/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '29' to '28' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "FLT_TO_FIX_OP.SPD.OP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FIX_OP.SPD.OP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '38' to '26' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '38' to '26' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'convert_real_to_fp/gen_sclr_pipe.gen_pipe/src_hist_reg' into 'get_block_max_exp/gen_start_dly_op_clr.gen_sclr_pipe_reset.gen_pipe/src_hist_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87458]
INFO: [Synth 8-4471] merging register 'convert_imag_to_fp/gen_sclr_pipe.gen_pipe/src_hist_reg' into 'get_block_max_exp/gen_start_dly_op_clr.gen_sclr_pipe_reset.gen_pipe/src_hist_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87458]
INFO: [Synth 8-4471] merging register 'gen_sclr_pipe.gen_pipe/src_hist_reg' into 'get_block_max_exp/gen_start_dly_op_clr.gen_sclr_pipe_reset.gen_pipe/src_hist_reg' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:87458]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.srcs/sources_1/ip/sosf_detector_top_ap_fsub_8_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U10/din0_buf1_reg[31:0]' into 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U9/din0_buf1_reg[31:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp.vhd:81]
INFO: [Synth 8-4471] merging register 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U10/din1_buf1_reg[31:0]' into 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U8/din1_buf1_reg[31:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp.vhd:82]
INFO: [Synth 8-4471] merging register 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U11/din0_buf1_reg[31:0]' into 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U8/din0_buf1_reg[31:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp.vhd:81]
INFO: [Synth 8-4471] merging register 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U11/din1_buf1_reg[31:0]' into 'sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp_U9/din1_buf1_reg[31:0]' [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top_fmul_32ns_32ns_32_6_max_dsp.vhd:82]
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[63] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[62] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[61] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[60] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[59] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[58] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[57] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[56] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[55] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[54] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[53] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[52] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[51] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[50] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[49] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[48] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[47] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[46] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[45] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[44] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[43] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[42] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[41] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[40] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[39] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[38] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[37] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[36] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[35] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[34] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[33] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[32] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[31] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[30] driven by constant 0
WARNING: [Synth 8-3917] design sosf_detector_top has port coefs_d0[29] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[63]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[62]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[61]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[60]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[59]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[58]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[57]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[56]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[55]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[54]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[53]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[52]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[51]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[50]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[49]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[48]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[47]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[46]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[45]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[44]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[43]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[42]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[41]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[40]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[39]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[38]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[37]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[36]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[35]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[34]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[33]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[32]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[31]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[30]
WARNING: [Synth 8-3331] design sosf_detector_top has unconnected port out_r_q0[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:03:43 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15590 ; free virtual = 54511
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:45 ; elapsed = 00:03:43 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15590 ; free virtual = 54511

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |xfft_v9_0_d__GB0       |           1|     30814|
|2     |r22_pe                 |           1|     18507|
|3     |xfft_v9_0_fp__GC0      |           1|      6909|
|4     |axi_wrapper            |           1|      1413|
|5     |fft_config1_s__GC0     |           1|        11|
|6     |sosf_detector_top__GC0 |           1|      6417|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_empty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (not_empty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (\fifo0/not_full_1_reg ) is unused and will be removed from module glb_ifx_master__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo0/not_afull_1_reg ) is unused and will be removed from module glb_ifx_master__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo0/not_full_1_reg ) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (\fifo0/afull_1_reg ) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (\fifo0/not_afull_1_reg ) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[10] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[9] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[8] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[7] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[6] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[5] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[4] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[3] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[2] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo_2_reg[1] ) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[10] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[9] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[8] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[7] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[5] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[4] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[2] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[1] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[11] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[10] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[9] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[8] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[7] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[6] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[5] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[4] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[3] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (new_config_with_nfft_change_reg) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\frames_in_progress_reg[2] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\frames_in_progress_reg[1] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\frames_in_progress_reg[0] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (no_frames_in_progress_reg) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized10__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized10.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized12__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized12.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized13__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized13.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE /\has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE /\has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3332] Sequential element (\has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1 ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\COSINE_reg[24] ) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (\SINE_reg[24] ) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (\has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] ) is unused and will be removed from module r22_pe.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized15__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized15.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized16__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized16.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[33] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized17__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[33] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[33] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized18__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[33] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized18.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_b.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[4][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\non_floating_point.arch_d.xfft_insti_2_0 /\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_b.mult1/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[4][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\floating_point.xfft_insti_2_1 /\imag_to_bfp/fpo /\FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\floating_point.xfft_insti_2_1 /\real_to_bfp/fpo /\FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\floating_point.xfft_insti_2_1 /\imag_to_bfp/fpo /\FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_config1_U0/inst /U0/i_synth/\floating_point.xfft_insti_2_1 /\real_to_bfp/fpo /\FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2_1/\sosf_detector_top_Block_preheader11_preheader26_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_1/\sosf_detector_top_dummy_proc_be_U0/ap_done_reg_reg__0 )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:03:51 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15598 ; free virtual = 54513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:03:51 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15598 ; free virtual = 54513
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:54 ; elapsed = 00:03:51 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15598 ; free virtual = 54513

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |xfft_v9_0_d__GB0       |           1|     28684|
|2     |r22_pe                 |           1|     18383|
|3     |xfft_v9_0_fp__GC0      |           1|      6263|
|4     |axi_wrapper            |           1|       982|
|5     |fft_config1_s__GC0     |           1|         5|
|6     |sosf_detector_top__GC0 |           1|      5785|
+------+-----------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:54 ; elapsed = 00:03:52 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15598 ; free virtual = 54513
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:03 ; elapsed = 00:04:01 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15544 ; free virtual = 54469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:04:04 . Memory (MB): peak = 1719.680 ; gain = 859.523 ; free physical = 15522 ; free virtual = 54449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |xfft_v9_0_d__GB0       |           1|     28684|
|2     |r22_pe                 |           1|     18383|
|3     |xfft_v9_0_fp__GC0      |           1|      6263|
|4     |axi_wrapper            |           1|       982|
|5     |fft_config1_s__GC0     |           1|         5|
|6     |sosf_detector_top__GC0 |           1|      5785|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:22 ; elapsed = 00:04:21 . Memory (MB): peak = 1730.711 ; gain = 870.555 ; free physical = 15474 ; free virtual = 54401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:23 ; elapsed = 00:04:21 . Memory (MB): peak = 1730.711 ; gain = 870.555 ; free physical = 15470 ; free virtual = 54397
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:23 ; elapsed = 00:04:22 . Memory (MB): peak = 1730.711 ; gain = 870.555 ; free physical = 15470 ; free virtual = 54397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:26 ; elapsed = 00:04:24 . Memory (MB): peak = 1730.711 ; gain = 870.555 ; free physical = 15468 ; free virtual = 54395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    74|
|2     |DSP48E1    |     6|
|3     |DSP48E1_1  |     6|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     4|
|6     |DSP48E1_12 |     4|
|7     |DSP48E1_13 |     4|
|8     |DSP48E1_2  |     6|
|9     |DSP48E1_3  |     6|
|10    |DSP48E1_4  |     2|
|11    |DSP48E1_5  |     5|
|12    |DSP48E1_6  |     1|
|13    |DSP48E1_7  |     1|
|14    |DSP48E1_8  |     1|
|15    |DSP48E1_9  |     2|
|16    |LUT1       |   158|
|17    |LUT2       |  1373|
|18    |LUT3       |  2363|
|19    |LUT4       |   794|
|20    |LUT5       |   278|
|21    |LUT6       |   815|
|22    |MUXCY      |  2032|
|23    |MUXF7      |     4|
|24    |MUXF8      |     2|
|25    |RAM256X1S  |    48|
|26    |RAM64X1D   |    10|
|27    |RAM64X1S   |    48|
|28    |RAMB18     |     9|
|29    |RAMB18SDP  |     2|
|30    |RAMB36E1_1 |     4|
|31    |SRL16E     |  1905|
|32    |SRLC32E    |   920|
|33    |XORCY      |  1828|
|34    |FD         |     5|
|35    |FDE        |   416|
|36    |FDR        |    28|
|37    |FDRE       |  9304|
|38    |FDSE       |   123|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:26 ; elapsed = 00:04:25 . Memory (MB): peak = 1730.711 ; gain = 870.555 ; free physical = 15468 ; free virtual = 54395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1050 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:59 ; elapsed = 00:04:01 . Memory (MB): peak = 1730.711 ; gain = 322.840 ; free physical = 15468 ; free virtual = 54395
Synthesis Optimization Complete : Time (s): cpu = 00:04:27 ; elapsed = 00:04:25 . Memory (MB): peak = 1730.711 ; gain = 870.555 ; free physical = 15468 ; free virtual = 54395
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-25] Duplicate attribute 'max_fanout' found on instance 'dist_ram.lutram.mem'. Please check your source, and make sure this is intended.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'sosf_detector_top_dummy_proc_fe_U0/detector_tail_M_imag_U/sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram_U/ram_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'sosf_detector_top_dummy_proc_fe_U0/detector_tail_M_imag_U/sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram_U/ram_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'sosf_detector_top_dummy_proc_fe_U0/detector_tail_M_real_U/sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram_U/ram_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'sosf_detector_top_dummy_proc_fe_U0/detector_tail_M_real_U/sosf_detector_top_dummy_proc_fe_detector_tail_M_real_ram_U/ram_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 2522 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[4].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1154 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 588 instances
  FD => FDRE: 5 instances
  FDE => FDRE: 416 instances
  FDR => FDRE: 28 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 48 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances
  RAMB18 => RAMB18E1: 9 instances
  RAMB18SDP => RAMB18E1: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
2152 Infos, 338 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:31 ; elapsed = 00:04:29 . Memory (MB): peak = 1730.715 ; gain = 767.820 ; free physical = 15462 ; free virtual = 54389
# write_checkpoint -noxdef sosf_detector_top.dcp
# catch { report_utilization -file sosf_detector_top_utilization_synth.rpt -pb sosf_detector_top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1730.715 ; gain = 0.000 ; free physical = 15460 ; free virtual = 54389
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 08:51:33 2017...
[Thu Nov  9 08:51:33 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.44 ; elapsed = 00:04:38 . Memory (MB): peak = 1066.398 ; gain = 7.918 ; free physical = 16327 ; free virtual = 55254
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k410tffg900-2
INFO: [Netlist 29-17] Analyzing 833 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.xdc]
Finished Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/sosf_detector_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 48 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1428.891 ; gain = 362.492 ; free physical = 15968 ; free virtual = 54894
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1429.891 ; gain = 1.000 ; free physical = 15968 ; free virtual = 54894
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1995.652 ; gain = 565.762 ; free physical = 15548 ; free virtual = 54475
[Thu Nov  9 08:51:56 2017] Launched impl_1...
Run output will be captured here: /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Thu Nov  9 08:51:56 2017] Waiting for impl_1 to finish...

*** Running vivado
    with args -log sosf_detector_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sosf_detector_top.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source sosf_detector_top.tcl -notrace
Command: open_checkpoint /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/impl_1/sosf_detector_top.dcp
INFO: [Netlist 29-17] Analyzing 833 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-12458-commlab-server.uni.lux/dcp/sosf_detector_top.xdc]
Finished Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-12458-commlab-server.uni.lux/dcp/sosf_detector_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 48 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1322.410 ; gain = 383.535 ; free physical = 15064 ; free virtual = 53992
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -558 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1334.438 ; gain = 12.027 ; free physical = 15059 ; free virtual = 53988
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 41 inverter(s) to 50 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14a73b8db

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1880.164 ; gain = 0.000 ; free physical = 14655 ; free virtual = 53584

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 65 cells.
Phase 2 Constant Propagation | Checksum: 18c1aac84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1880.164 ; gain = 0.000 ; free physical = 14652 ; free virtual = 53581

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fadd_32ns_32ns_32_10_full_dsp_U7/sosf_detector_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: sosf_detector_top_dummy_proc_be_U0/sosf_detector_top_fsub_32ns_32ns_32_10_full_dsp_U6/sosf_detector_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 4007 unconnected nets.
INFO: [Opt 31-11] Eliminated 527 unconnected cells.
Phase 3 Sweep | Checksum: 129355e9c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1880.164 ; gain = 0.000 ; free physical = 14652 ; free virtual = 53580
Ending Logic Optimization Task | Checksum: 129355e9c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1880.164 ; gain = 0.000 ; free physical = 14652 ; free virtual = 53581
Implement Debug Cores | Checksum: e7e4c5f5
Logic Optimization | Checksum: e7e4c5f5

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 14defc61c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1944.172 ; gain = 0.000 ; free physical = 14567 ; free virtual = 53496
Ending Power Optimization Task | Checksum: 14defc61c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1944.172 ; gain = 64.008 ; free physical = 14567 ; free virtual = 53496
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1944.172 ; gain = 621.762 ; free physical = 14567 ; free virtual = 53496
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/impl_1/sosf_detector_top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -558 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 78fedc71

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2030.402 ; gain = 0.004 ; free physical = 14459 ; free virtual = 53390

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2030.402 ; gain = 0.000 ; free physical = 14459 ; free virtual = 53390
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2030.402 ; gain = 0.000 ; free physical = 14459 ; free virtual = 53390

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2030.402 ; gain = 0.004 ; free physical = 14459 ; free virtual = 53390

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14459 ; free virtual = 53390

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14459 ; free virtual = 53390

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14459 ; free virtual = 53390
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 018d61fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14459 ; free virtual = 53390

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: e2603755

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14459 ; free virtual = 53390
Phase 2.1.2.1 Place Init Design | Checksum: 50b17ddc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14458 ; free virtual = 53389
Phase 2.1.2 Build Placer Netlist Model | Checksum: 50b17ddc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14458 ; free virtual = 53389

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 50b17ddc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14457 ; free virtual = 53388
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 50b17ddc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14457 ; free virtual = 53388
Phase 2.1 Placer Initialization Core | Checksum: 50b17ddc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14457 ; free virtual = 53388
Phase 2 Placer Initialization | Checksum: 50b17ddc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2094.430 ; gain = 64.031 ; free physical = 14457 ; free virtual = 53388

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: f87ba160

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14450 ; free virtual = 53381

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: f87ba160

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14450 ; free virtual = 53381

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 11cb07005

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14443 ; free virtual = 53374

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: dbe33d91

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14443 ; free virtual = 53374

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: dbe33d91

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14443 ; free virtual = 53374

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 14b52b80f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14443 ; free virtual = 53374

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1660683bc

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14443 ; free virtual = 53374

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: fbe7c36b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14429 ; free virtual = 53360
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: fbe7c36b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14429 ; free virtual = 53360

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: fbe7c36b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14429 ; free virtual = 53360

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: fbe7c36b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14429 ; free virtual = 53360
Phase 4.6 Small Shape Detail Placement | Checksum: fbe7c36b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14429 ; free virtual = 53360

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: fbe7c36b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14429 ; free virtual = 53360
Phase 4 Detail Placement | Checksum: fbe7c36b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14429 ; free virtual = 53360

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1863d09b8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14429 ; free virtual = 53360

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1863d09b8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14429 ; free virtual = 53360

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 157c4259f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53357
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.403. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 157c4259f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53357
Phase 5.2.2 Post Placement Optimization | Checksum: 157c4259f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53357
Phase 5.2 Post Commit Optimization | Checksum: 157c4259f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53358

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 157c4259f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53358

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 157c4259f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53358

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 157c4259f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53358
Phase 5.5 Placer Reporting | Checksum: 157c4259f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53358

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1bf8c2d5c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53358
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1bf8c2d5c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53358
Ending Placer Task | Checksum: 1756e43f9

Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2182.473 ; gain = 152.074 ; free physical = 14425 ; free virtual = 53358
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2182.473 ; gain = 157.074 ; free physical = 14424 ; free virtual = 53358
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14399 ; free virtual = 53356
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14415 ; free virtual = 53356
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14415 ; free virtual = 53357
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14415 ; free virtual = 53357
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -558 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 229d0e60d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53358
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53357
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.403 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 229d0e60d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53357

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 229d0e60d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53357

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 229d0e60d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53357

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 229d0e60d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53357

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 229d0e60d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53357

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 229d0e60d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53357

Phase 8 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 8 Shift Register Optimization | Checksum: 229d0e60d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53357

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 9 Critical Pin Optimization | Checksum: 229d0e60d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14410 ; free virtual = 53357

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net fft_config1_U0/inst/U0/i_synth/axi_wrapper/ce_w2c was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 10 Very High Fanout Optimization | Checksum: 1a51f1ad2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14414 ; free virtual = 53360

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 1a51f1ad2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14414 ; free virtual = 53360
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14414 ; free virtual = 53360
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.403 | TNS=0.000 |
Ending Physical Synthesis Task | Checksum: 1e92c5fca

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14414 ; free virtual = 53360
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14414 ; free virtual = 53360
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2182.473 ; gain = 0.000 ; free physical = 14392 ; free virtual = 53359
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -558 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coefs_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coefs_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_dout[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_dout[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: d26830d8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2347.484 ; gain = 165.012 ; free physical = 14202 ; free virtual = 53153

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d26830d8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2347.484 ; gain = 165.012 ; free physical = 14202 ; free virtual = 53152

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d26830d8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 2365.473 ; gain = 183.000 ; free physical = 14161 ; free virtual = 53111
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a1b7965a

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14133 ; free virtual = 53084
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.318  | TNS=0      | WHS=-0.357 | THS=-665   |

Phase 2 Router Initialization | Checksum: 2216412da

Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14134 ; free virtual = 53084

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1abd81011

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53065

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 740
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a0f9f57a

Time (s): cpu = 00:01:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14113 ; free virtual = 53064
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0806 | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2165f2e53

Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53065
Phase 4 Rip-up And Reroute | Checksum: 2165f2e53

Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53065

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 18b322df7

Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14115 ; free virtual = 53065
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0936 | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 18b322df7

Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14115 ; free virtual = 53065

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 18b322df7

Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14115 ; free virtual = 53065

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 21af24171

Time (s): cpu = 00:01:44 ; elapsed = 00:01:05 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53064
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0936 | TNS=0      | WHS=0.053  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 21af24171

Time (s): cpu = 00:01:44 ; elapsed = 00:01:05 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53064

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.422242 %
  Global Horizontal Routing Utilization  = 0.599597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 19f60d5b8

Time (s): cpu = 00:01:45 ; elapsed = 00:01:05 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53064

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19f60d5b8

Time (s): cpu = 00:01:45 ; elapsed = 00:01:05 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53064

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 10076cd51

Time (s): cpu = 00:01:46 ; elapsed = 00:01:06 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53064

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0936 | TNS=0      | WHS=0.053  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 10076cd51

Time (s): cpu = 00:01:46 ; elapsed = 00:01:06 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53064
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:46 ; elapsed = 00:01:06 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53064
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2391.129 ; gain = 208.656 ; free physical = 14114 ; free virtual = 53064
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2392.574 ; gain = 0.000 ; free physical = 14086 ; free virtual = 53064
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/project.runs/impl_1/sosf_detector_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 08:55:19 2017...
[Thu Nov  9 08:55:23 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.50 ; elapsed = 00:03:28 . Memory (MB): peak = 2021.660 ; gain = 7.996 ; free physical = 15513 ; free virtual = 54469
INFO: [Netlist 29-17] Analyzing 829 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/.Xil/Vivado-12172-commlab-server.uni.lux/dcp/sosf_detector_top.xdc]
Finished Parsing XDC File [/home/commlab/Documents/VIVADO_projects/dvbs2x_rec/solution1/impl/vhdl/.Xil/Vivado-12172-commlab-server.uni.lux/dcp/sosf_detector_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2172.895 ; gain = 18.672 ; free physical = 15324 ; free virtual = 54308
Restored from archive | CPU: 4.590000 secs | Memory: 17.544968 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2172.895 ; gain = 18.672 ; free physical = 15324 ; free virtual = 54308
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 48 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2172.895 ; gain = 151.234 ; free physical = 15352 ; free virtual = 54307
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2382.918 ; gain = 0.000 ; free physical = 15270 ; free virtual = 54226


Implementation tool: Xilinx Vivado v.2014.4
Device target:       xc7k410tffg900-2
Report date:         Thu Nov 09 08:55:36 EST 2017

#=== Resource usage ===
SLICE:         2445
LUT:           6886
FF:            9807
DSP:             50
BRAM:            19
SRL:           1919
#=== Final timing ===
CP required:    3.300
CP achieved:    3.206
Timing met
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 08:55:36 2017...
