
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 14:13:35 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 47398 ; free virtual = 50026
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 47398 ; free virtual = 50026
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 47339 ; free virtual = 49968
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:406) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 47352 ; free virtual = 49981
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:406) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 47319 ; free virtual = 49952
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_Node' to '__dst_alloc_malloc__' (<stdin>:79:10)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:406:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 595.945 ; gain = 161.000 ; free physical = 47279 ; free virtual = 49920
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.69 seconds; current allocated memory: 109.085 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 109.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 110.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 111.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 111.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 112.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 112.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 113.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 113.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 114.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SortedMerge'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 117.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MergeSort'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 124.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'printList'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 129.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 131.140 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_76_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 595.945 ; gain = 161.000 ; free physical = 46959 ; free virtual = 49580
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:14:18 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1326.621 ; gain = 2.016 ; free physical = 45393 ; free virtual = 48008
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.371 ; gain = 17.750 ; free physical = 45104 ; free virtual = 47719
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 14:14:48 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 14:14:49 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 14:14:49 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.164 ; gain = 0.000 ; free physical = 37632 ; free virtual = 40323
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1770469 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.098 ; gain = 78.000 ; free physical = 37056 ; free virtual = 39747
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1770061-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1770061-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 36922 ; free virtual = 39614
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 36894 ; free virtual = 39587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 36894 ; free virtual = 39586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.559 ; gain = 0.000 ; free physical = 35931 ; free virtual = 38628
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.559 ; gain = 0.000 ; free physical = 35930 ; free virtual = 38627
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.559 ; gain = 0.000 ; free physical = 35929 ; free virtual = 38626
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 36011 ; free virtual = 38709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 36010 ; free virtual = 38708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 36007 ; free virtual = 38705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 36002 ; free virtual = 38701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.559 ; gain = 1108.461 ; free physical = 35990 ; free virtual = 38694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2813.059 ; gain = 1396.961 ; free physical = 40038 ; free virtual = 42756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2813.059 ; gain = 1396.961 ; free physical = 40035 ; free virtual = 42756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 40029 ; free virtual = 42750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 39977 ; free virtual = 42734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 39977 ; free virtual = 42733
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 39977 ; free virtual = 42733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 39976 ; free virtual = 42733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 39974 ; free virtual = 42733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 39973 ; free virtual = 42733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.074 ; gain = 1405.977 ; free physical = 39973 ; free virtual = 42733
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 2822.074 ; gain = 429.266 ; free physical = 39997 ; free virtual = 42757
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.082 ; gain = 1405.977 ; free physical = 40008 ; free virtual = 42767
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.184 ; gain = 0.000 ; free physical = 39995 ; free virtual = 42773
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:58 . Memory (MB): peak = 2887.184 ; gain = 1517.020 ; free physical = 40074 ; free virtual = 42852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.184 ; gain = 0.000 ; free physical = 40071 ; free virtual = 42849
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:21:06 2020...
[Sat Jan 25 14:21:07 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:47 ; elapsed = 00:06:18 . Memory (MB): peak = 1614.328 ; gain = 4.000 ; free physical = 41615 ; free virtual = 44389
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.035 ; gain = 0.000 ; free physical = 40347 ; free virtual = 43073
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 2617.035 ; gain = 1002.707 ; free physical = 40347 ; free virtual = 43073
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:21:52 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 3415 |     0 |   1182240 |  0.29 |
|   LUT as Logic             | 3281 |     0 |   1182240 |  0.28 |
|   LUT as Memory            |  134 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   35 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 3013 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 3013 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   90 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 12    |          Yes |         Set |            - |
| 3001  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 714.5 |     0 |      2160 | 33.08 |
|   RAMB36/FIFO*    |   706 |     0 |      2160 | 32.69 |
|     RAMB36E2 only |   706 |       |           |       |
|   RAMB18          |    17 |     0 |      4320 |  0.39 |
|     RAMB18E2 only |    17 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3001 |            Register |
| LUT3     | 1059 |                 CLB |
| LUT6     |  960 |                 CLB |
| LUT5     |  816 |                 CLB |
| RAMB36E2 |  706 |           Block Ram |
| LUT4     |  697 |                 CLB |
| LUT2     |  281 |                 CLB |
| LUT1     |  139 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   90 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB18E2 |   17 |           Block Ram |
| FDSE     |   12 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:30 ; elapsed = 00:01:49 . Memory (MB): peak = 4170.406 ; gain = 1553.371 ; free physical = 44257 ; free virtual = 47150
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:23:41 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.331     -234.178                   1152                20753        0.056        0.000                      0                20753        1.155        0.000                       0                  3950  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.331     -234.178                   1152                20753        0.056        0.000                      0                20753        1.155        0.000                       0                  3950  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         1152  Failing Endpoints,  Worst Slack       -0.331ns,  Total Violation     -234.178ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.234ns (36.981%)  route 2.103ns (63.019%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3949, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_4/DOUTADOUT[0]
                         net (fo=12, unplaced)        0.232     1.138    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[4]
                         LUT6 (Prop_LUT6_I0_O)        0.136     1.274 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_79/O
                         net (fo=21, unplaced)        0.237     1.511    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_79_n_3
                         LUT6 (Prop_LUT6_I2_O)        0.032     1.543 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_78/O
                         net (fo=18, unplaced)        0.234     1.777    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_78_n_3
                         LUT2 (Prop_LUT2_I0_O)        0.032     1.809 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_21/O
                         net (fo=17, unplaced)        0.190     1.999    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[8]
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.031 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_95/O
                         net (fo=1, unplaced)         0.187     2.218    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[10]
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.250 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_61/O
                         net (fo=1, unplaced)         0.187     2.437    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_20
                         LUT6 (Prop_LUT6_I5_O)        0.032     2.469 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_27__2/O
                         net (fo=1, unplaced)         0.145     2.614    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_0_1
                         LUT6 (Prop_LUT6_I5_O)        0.032     2.646 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_0_i_5__7/O
                         net (fo=128, unplaced)       0.691     3.337    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[11]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3949, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                 -0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_top_L5_fu_72_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3949, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_top_L5_fu_72_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_top_L5_fu_72_reg[3]/Q
                         net (fo=25, unplaced)        0.079     0.118    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/A3
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3949, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/WCLK
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_47/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_47/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_47/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4170.406 ; gain = 0.000 ; free physical = 44254 ; free virtual = 47147
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4202.422 ; gain = 0.000 ; free physical = 44183 ; free virtual = 47088
[Sat Jan 25 14:23:47 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4202.422 ; gain = 32.016 ; free physical = 44208 ; free virtual = 47007
[Sat Jan 25 14:23:47 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1371.152 ; gain = 0.000 ; free physical = 43615 ; free virtual = 46415
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.996 ; gain = 0.000 ; free physical = 49377 ; free virtual = 52187
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2642.996 ; gain = 1271.844 ; free physical = 49376 ; free virtual = 52187
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2792.711 ; gain = 85.031 ; free physical = 49194 ; free virtual = 52005

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15e0d4603

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2792.711 ; gain = 0.000 ; free physical = 49185 ; free virtual = 51996

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1213 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 139b2bd27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2845.707 ; gain = 24.012 ; free physical = 49188 ; free virtual = 51999
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 15 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 158ffec3d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2845.707 ; gain = 24.012 ; free physical = 49187 ; free virtual = 51998
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e3576ae2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2845.707 ; gain = 24.012 ; free physical = 49165 ; free virtual = 51977
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e3576ae2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2845.707 ; gain = 24.012 ; free physical = 49164 ; free virtual = 51976
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a999055a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2845.707 ; gain = 24.012 ; free physical = 49168 ; free virtual = 51980
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a999055a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2845.707 ; gain = 24.012 ; free physical = 49168 ; free virtual = 51980
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              15  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2845.707 ; gain = 0.000 ; free physical = 49168 ; free virtual = 51980
Ending Logic Optimization Task | Checksum: a999055a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2845.707 ; gain = 24.012 ; free physical = 49166 ; free virtual = 51978

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.331 | TNS=-234.178 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 723 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 1446
Ending PowerOpt Patch Enables Task | Checksum: a999055a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 48310 ; free virtual = 51307
Ending Power Optimization Task | Checksum: a999055a

Time (s): cpu = 00:02:12 ; elapsed = 00:02:03 . Memory (MB): peak = 4794.273 ; gain = 1948.566 ; free physical = 48312 ; free virtual = 51309

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a999055a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 48309 ; free virtual = 51306

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 48309 ; free virtual = 51306
Ending Netlist Obfuscation Task | Checksum: a999055a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 48309 ; free virtual = 51306
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:21 ; elapsed = 00:02:12 . Memory (MB): peak = 4794.273 ; gain = 2136.527 ; free physical = 48309 ; free virtual = 51306
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 48309 ; free virtual = 51306
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 48284 ; free virtual = 51301
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 47787 ; free virtual = 50786
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 47667 ; free virtual = 50694
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 47550 ; free virtual = 50552
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12cdd69c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 47550 ; free virtual = 50552
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 47548 ; free virtual = 50550

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3fe5de55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 47506 ; free virtual = 50511

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: da656c7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 47396 ; free virtual = 50403

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: da656c7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 47394 ; free virtual = 50401
Phase 1 Placer Initialization | Checksum: da656c7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 47391 ; free virtual = 50398

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11f1fbb27

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 46429 ; free virtual = 49435

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_state12. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 46719 ; free virtual = 49741
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_21 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_36_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_20 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_10[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_12_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_19[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_57_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_16_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_11[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_15_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_10[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_10_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_8[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_0_i_18__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_9[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_5_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_17[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_45_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_19 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_12[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_22_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_14[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_32_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_16[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_42_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_11[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_17_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_12[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_20_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_23 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_17[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_47_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_16[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_40_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[25] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_20[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_60_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_9[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_7_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_8[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_2_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_29 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[25]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_1_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[25]_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_2__8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_26 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_15[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_35_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_15[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_37_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_13[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_27_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_27 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[25]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[25]_1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_0_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_22 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_24 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[25]_1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1_16_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_31 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_25 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_14[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_30_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[25]_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_16_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[25] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_1_16_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[2]_1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_1_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[2]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_1_16_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_dmemclass_Node_da_d0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_37_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_5[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_0_i_6__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_4[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_8_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_7[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_16_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_7[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_16_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_28 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_1[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_19__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_30 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_1[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_18__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_6[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_24_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_7[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_16_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_7[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_16_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_6[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_24_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_4[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_8_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_1[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_20__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_2[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_24_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_4[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_8_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_2[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_24_i_19 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_32__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_2[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_24_i_18 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_6[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_24_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_5[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_0_i_8__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_5[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_0_i_4__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_7[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_16_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_8_i_17 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_1[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_26__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_1[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_24__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_1[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_21__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_1[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_25__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_6[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_24_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_8_i_18 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_4[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_8_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_5[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_0_i_3__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_8_i_23 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_5[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_0_i_5__8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_8_i_24 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_8_i_19 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_6[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_24_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_4[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_8_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_38_i_1__2_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_38_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_1[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_23__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_dmemclass_Node_da_d0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_34_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13_2[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_24_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_dmemclass_Node_da_d0[28] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_28_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_dmemclass_Node_da_d0[31] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_31_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_18__2_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_18__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_24_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_24_i_7__0 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 46718 ; free virtual = 49740

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            4  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            4  |              0  |                     1  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d9ece132

Time (s): cpu = 00:02:36 ; elapsed = 00:01:27 . Memory (MB): peak = 4794.273 ; gain = 0.000 ; free physical = 46655 ; free virtual = 49699
Phase 2 Global Placement | Checksum: 183d36810

Time (s): cpu = 00:02:47 ; elapsed = 00:01:32 . Memory (MB): peak = 4810.281 ; gain = 16.008 ; free physical = 46556 ; free virtual = 49604

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 183d36810

Time (s): cpu = 00:02:48 ; elapsed = 00:01:33 . Memory (MB): peak = 4810.281 ; gain = 16.008 ; free physical = 46512 ; free virtual = 49562

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b297aa9f

Time (s): cpu = 00:02:52 ; elapsed = 00:01:35 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45897 ; free virtual = 48947

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18893a9b5

Time (s): cpu = 00:02:53 ; elapsed = 00:01:36 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45892 ; free virtual = 48943

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 129c887bb

Time (s): cpu = 00:02:54 ; elapsed = 00:01:36 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45888 ; free virtual = 48939

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1425d295a

Time (s): cpu = 00:03:00 ; elapsed = 00:01:40 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45603 ; free virtual = 48653

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: a7b35dbb

Time (s): cpu = 00:03:07 ; elapsed = 00:01:47 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45617 ; free virtual = 48717

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 199edd124

Time (s): cpu = 00:03:08 ; elapsed = 00:01:48 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45568 ; free virtual = 48695

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: c59aab6b

Time (s): cpu = 00:03:10 ; elapsed = 00:01:49 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45413 ; free virtual = 48565

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 19f52ecea

Time (s): cpu = 00:03:13 ; elapsed = 00:01:50 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45577 ; free virtual = 48729

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1b0dc1b98

Time (s): cpu = 00:03:14 ; elapsed = 00:01:51 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45636 ; free virtual = 48788

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1e4808c74

Time (s): cpu = 00:03:15 ; elapsed = 00:01:52 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 45639 ; free virtual = 48791

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 20202c911

Time (s): cpu = 00:04:00 ; elapsed = 00:02:26 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 43196 ; free virtual = 46271
Phase 3 Detail Placement | Checksum: 20202c911

Time (s): cpu = 00:04:01 ; elapsed = 00:02:26 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 43177 ; free virtual = 46252

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 241599dfd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 241599dfd

Time (s): cpu = 00:04:25 ; elapsed = 00:02:33 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 42760 ; free virtual = 45835

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 241599dfd

Time (s): cpu = 00:04:25 ; elapsed = 00:02:33 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 42748 ; free virtual = 45823
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.986. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-1.986. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1b5837502

Time (s): cpu = 00:05:41 ; elapsed = 00:03:50 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 39001 ; free virtual = 42115
Phase 4.1.1 Post Placement Optimization | Checksum: 1b5837502

Time (s): cpu = 00:05:41 ; elapsed = 00:03:51 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 38993 ; free virtual = 42106
Phase 4.1 Post Commit Optimization | Checksum: 1b5837502

Time (s): cpu = 00:05:41 ; elapsed = 00:03:51 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 39002 ; free virtual = 42115

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b5837502

Time (s): cpu = 00:05:43 ; elapsed = 00:03:51 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 39450 ; free virtual = 42563

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b5837502

Time (s): cpu = 00:06:14 ; elapsed = 00:04:23 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 38865 ; free virtual = 41983

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 38867 ; free virtual = 41985
Phase 4.4 Final Placement Cleanup | Checksum: 1a98b6e0c

Time (s): cpu = 00:06:14 ; elapsed = 00:04:23 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 38861 ; free virtual = 41979
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a98b6e0c

Time (s): cpu = 00:06:14 ; elapsed = 00:04:23 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 38852 ; free virtual = 41969
Ending Placer Task | Checksum: d856e668

Time (s): cpu = 00:06:14 ; elapsed = 00:04:23 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 39096 ; free virtual = 42214
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:21 ; elapsed = 00:04:30 . Memory (MB): peak = 4874.312 ; gain = 80.039 ; free physical = 39095 ; free virtual = 42212
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 39094 ; free virtual = 42211
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 39081 ; free virtual = 42203
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 39043 ; free virtual = 42188
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 38912 ; free virtual = 42060
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 38848 ; free virtual = 41997
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 38864 ; free virtual = 42012
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 38717 ; free virtual = 41866

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.986 | TNS=-3792.788 |
Phase 1 Physical Synthesis Initialization | Checksum: 13fbf41d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 38115 ; free virtual = 41264
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.986 | TNS=-3792.788 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_dmemclass_Node_da_address0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_0[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[7]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[3]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[3]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[6]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[4]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ADDRARDADDR[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[5]. Replicated 8 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[8]_4[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[8]_3[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_mux_sel__12_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ADDRARDADDR[1]. Replicated 8 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[8]_0[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[1]. Replicated 8 times.
INFO: [Physopt 32-76] Pass 2. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_dmemclass_Node_da_address0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ADDRARDADDR[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[2]. Replicated 8 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[2]. Replicated 8 times.
INFO: [Physopt 32-76] Pass 3. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_dmemclass_Node_da_address0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 20 nets. Created 135 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 20 nets or cells. Created 135 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.968 | TNS=-3771.459 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 35453 ; free virtual = 38578
Phase 2 Fanout Optimization | Checksum: aaf4c2eb

Time (s): cpu = 00:02:15 ; elapsed = 00:01:32 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 35447 ; free virtual = 38572

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 16 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_dmemclass_Node_da_address0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_20__4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_79_n_3.  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_79
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_16_i_1__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_78_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_78
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_36__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[11].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_89
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_12.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_47
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_36_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_2[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_12_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/WEA[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_36_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[3]_1[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_17__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_59__1_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_59__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_104__0_n_3.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_104__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_85__0_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_85__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_0[0]_repN.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_50_i_1_replica
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_0_i_1__6
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.929 | TNS=-3752.385 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 36350 ; free virtual = 39477
Phase 3 Placement Based Optimization | Checksum: 9e723b75

Time (s): cpu = 00:02:29 ; elapsed = 00:01:43 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 36350 ; free virtual = 39477

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 36355 ; free virtual = 39483
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 36355 ; free virtual = 39483
Phase 4 Rewire | Checksum: 85669154

Time (s): cpu = 00:02:29 ; elapsed = 00:01:43 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 36355 ; free virtual = 39483

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 33 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_79_n_3. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_78_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14_0. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_0[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[3]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_59__1_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_1_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_123_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_115_n_3. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_0_in[2]. Net driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_133 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/p_dmemclass_Node_li_1_we0. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[8][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[25]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_1_31_0[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_63_0[55]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_1_31_0[8]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_10[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[3]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[25]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_1_31_0[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_63_0[51]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/p_dmemclass_Node_li_1_q0[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[3]_2[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_9[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/p_dmemclass_Node_li_address0[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[3]_3[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_20[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 19 nets. Created 25 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 25 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.826 | TNS=-3706.604 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42055 ; free virtual = 45198
Phase 5 Critical Cell Optimization | Checksum: 146742662

Time (s): cpu = 00:05:27 ; elapsed = 00:03:28 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42055 ; free virtual = 45198

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 146742662

Time (s): cpu = 00:05:27 ; elapsed = 00:03:28 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42054 ; free virtual = 45198

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_33' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_34' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_35' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_36' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_37' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_38' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_39' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_40' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_41' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_42' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_43' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_44' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_45' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_46' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_47' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_48' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_49' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_50' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_51' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_52' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_53' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_54' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_55' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_56' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_57' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_58' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_59' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_60' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_61' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_62' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_63' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_33' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_34' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_35' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_36' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_37' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_38' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_39' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_40' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 146742662

Time (s): cpu = 00:05:27 ; elapsed = 00:03:28 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42053 ; free virtual = 45197

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 146742662

Time (s): cpu = 00:05:27 ; elapsed = 00:03:28 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42054 ; free virtual = 45197

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 146742662

Time (s): cpu = 00:05:27 ; elapsed = 00:03:28 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42054 ; free virtual = 45197

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 74 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 25 nets.  Swapped 320 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 320 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-3582.357 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42135 ; free virtual = 45277
Phase 10 Critical Pin Optimization | Checksum: 146742662

Time (s): cpu = 00:05:34 ; elapsed = 00:03:44 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42138 ; free virtual = 45280

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 146742662

Time (s): cpu = 00:05:34 ; elapsed = 00:03:44 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42128 ; free virtual = 45270

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 146742662

Time (s): cpu = 00:05:34 ; elapsed = 00:03:44 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42131 ; free virtual = 45273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42131 ; free virtual = 45273
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.757 | TNS=-3582.357 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.018  |         21.328  |          135  |              0  |                    20  |           0  |           1  |  00:01:24  |
|  Placement Based    |          0.039  |         19.075  |            0  |              0  |                     5  |           0  |           1  |  00:00:11  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.103  |         45.781  |           25  |              0  |                    19  |           0  |           1  |  00:01:44  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.069  |        124.246  |            0  |              0  |                    25  |           0  |           1  |  00:00:15  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.229  |        210.430  |          160  |              0  |                    69  |           0  |          11  |  00:03:35  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42128 ; free virtual = 45270
Ending Physical Synthesis Task | Checksum: 19b5b1326

Time (s): cpu = 00:05:34 ; elapsed = 00:03:44 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42126 ; free virtual = 45268
INFO: [Common 17-83] Releasing license: Implementation
405 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:51 ; elapsed = 00:03:49 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42185 ; free virtual = 45327
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42183 ; free virtual = 45326
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42169 ; free virtual = 45318
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42130 ; free virtual = 45300
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4874.312 ; gain = 0.000 ; free physical = 42163 ; free virtual = 45312
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b1edb9d9 ConstDB: 0 ShapeSum: 36aa3ea8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 14ccc4e11

Time (s): cpu = 00:03:53 ; elapsed = 00:02:48 . Memory (MB): peak = 5585.863 ; gain = 711.551 ; free physical = 46263 ; free virtual = 49492
Post Restoration Checksum: NetGraph: 98304b1e NumContArr: b49c02f3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14ccc4e11

Time (s): cpu = 00:03:54 ; elapsed = 00:02:48 . Memory (MB): peak = 5585.863 ; gain = 711.551 ; free physical = 46265 ; free virtual = 49495

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14ccc4e11

Time (s): cpu = 00:03:54 ; elapsed = 00:02:48 . Memory (MB): peak = 5585.863 ; gain = 711.551 ; free physical = 46129 ; free virtual = 49358

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14ccc4e11

Time (s): cpu = 00:03:54 ; elapsed = 00:02:48 . Memory (MB): peak = 5585.863 ; gain = 711.551 ; free physical = 46129 ; free virtual = 49358

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 14ccc4e11

Time (s): cpu = 00:04:00 ; elapsed = 00:02:55 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 46154 ; free virtual = 49354

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1c535aa29

Time (s): cpu = 00:04:13 ; elapsed = 00:03:00 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 46045 ; free virtual = 49355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.743 | TNS=-2841.899| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2255d5bc6

Time (s): cpu = 00:04:20 ; elapsed = 00:03:03 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 46037 ; free virtual = 49345

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14198644c

Time (s): cpu = 00:05:48 ; elapsed = 00:03:39 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47775 ; free virtual = 50919

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 635
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.919 | TNS=-6983.321| WHS=0.043  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: f83330c5

Time (s): cpu = 00:06:26 ; elapsed = 00:04:02 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47519 ; free virtual = 50664

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.781 | TNS=-6954.899| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a72817aa

Time (s): cpu = 00:06:32 ; elapsed = 00:04:08 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47350 ; free virtual = 50495

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.773 | TNS=-6927.652| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 28d48c6aa

Time (s): cpu = 00:06:36 ; elapsed = 00:04:11 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47324 ; free virtual = 50469
Phase 4 Rip-up And Reroute | Checksum: 28d48c6aa

Time (s): cpu = 00:06:36 ; elapsed = 00:04:11 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47323 ; free virtual = 50468

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2140e6bfc

Time (s): cpu = 00:06:40 ; elapsed = 00:04:14 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47317 ; free virtual = 50462
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.773 | TNS=-6927.652| WHS=0.043  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c297b54c

Time (s): cpu = 00:07:00 ; elapsed = 00:04:18 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47202 ; free virtual = 50338

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c297b54c

Time (s): cpu = 00:07:01 ; elapsed = 00:04:18 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47197 ; free virtual = 50333
Phase 5 Delay and Skew Optimization | Checksum: c297b54c

Time (s): cpu = 00:07:01 ; elapsed = 00:04:18 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47192 ; free virtual = 50327

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1322b42b0

Time (s): cpu = 00:07:04 ; elapsed = 00:04:20 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 46722 ; free virtual = 49855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.773 | TNS=-6766.397| WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1322b42b0

Time (s): cpu = 00:07:04 ; elapsed = 00:04:20 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 46653 ; free virtual = 49785
Phase 6 Post Hold Fix | Checksum: 1322b42b0

Time (s): cpu = 00:07:04 ; elapsed = 00:04:20 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 46680 ; free virtual = 49812

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.951195 %
  Global Horizontal Routing Utilization  = 0.440135 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.7887%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.8246%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.2308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.1154%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 84a421a2

Time (s): cpu = 00:07:08 ; elapsed = 00:04:22 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 46794 ; free virtual = 49927

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 84a421a2

Time (s): cpu = 00:07:08 ; elapsed = 00:04:22 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 46790 ; free virtual = 49922

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 84a421a2

Time (s): cpu = 00:07:09 ; elapsed = 00:04:23 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47026 ; free virtual = 50159

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.773 | TNS=-6766.397| WHS=0.043  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 84a421a2

Time (s): cpu = 00:07:10 ; elapsed = 00:04:24 . Memory (MB): peak = 5701.898 ; gain = 827.586 ; free physical = 47033 ; free virtual = 50171
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 4.9e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.726 | TNS=-6590.012 | WHS=0.049 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 84a421a2

Time (s): cpu = 00:07:49 ; elapsed = 00:04:53 . Memory (MB): peak = 6426.258 ; gain = 1551.945 ; free physical = 46681 ; free virtual = 49818
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.726 | TNS=-6590.012 | WHS=0.049 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_state28.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_NS_fsm_0[27].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.726 | TNS=-6590.012 | WHS=0.049 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 84a421a2

Time (s): cpu = 00:07:55 ; elapsed = 00:04:56 . Memory (MB): peak = 6452.230 ; gain = 1577.918 ; free physical = 46626 ; free virtual = 49761
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6452.230 ; gain = 0.000 ; free physical = 46618 ; free virtual = 49753
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.726 | TNS=-6590.012 | WHS=0.049 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 84a421a2

Time (s): cpu = 00:07:56 ; elapsed = 00:04:57 . Memory (MB): peak = 6452.230 ; gain = 1577.918 ; free physical = 46673 ; free virtual = 49809
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:56 ; elapsed = 00:04:57 . Memory (MB): peak = 6452.230 ; gain = 1577.918 ; free physical = 46919 ; free virtual = 50054
INFO: [Common 17-83] Releasing license: Implementation
431 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:06 ; elapsed = 00:05:05 . Memory (MB): peak = 6452.230 ; gain = 1577.918 ; free physical = 46919 ; free virtual = 50054
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6452.230 ; gain = 0.000 ; free physical = 46921 ; free virtual = 50057
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6452.230 ; gain = 0.000 ; free physical = 46910 ; free virtual = 50052
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 6452.230 ; gain = 0.000 ; free physical = 46850 ; free virtual = 50024
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6452.230 ; gain = 0.000 ; free physical = 46870 ; free virtual = 50015
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6530.582 ; gain = 78.352 ; free physical = 46859 ; free virtual = 50004
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 6530.582 ; gain = 0.000 ; free physical = 46799 ; free virtual = 49945
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
443 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 6530.582 ; gain = 0.000 ; free physical = 46710 ; free virtual = 49860
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6530.582 ; gain = 0.000 ; free physical = 46551 ; free virtual = 49700
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:41:54 2020...
[Sat Jan 25 14:42:00 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:18:13 . Memory (MB): peak = 4202.422 ; gain = 0.000 ; free physical = 51620 ; free virtual = 54768
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4316.500 ; gain = 20.070 ; free physical = 51137 ; free virtual = 54285
Restored from archive | CPU: 1.930000 secs | Memory: 31.323700 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4316.500 ; gain = 20.070 ; free physical = 51137 ; free virtual = 54284
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4316.500 ; gain = 0.000 ; free physical = 51139 ; free virtual = 54286
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 4316.500 ; gain = 114.078 ; free physical = 51139 ; free virtual = 54286
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        9331 :
       # of nets not needing routing.......... :        2112 :
           # of internally routed nets........ :        1947 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        7219 :
           # of fully routed nets............. :        7219 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:42:21 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.186ns (23.649%)  route 3.829ns (76.351%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_clk
    RAMB36_X1Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.898     0.898 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5/DOUTBDOUT[0]
                         net (fo=2, routed)           0.603     1.501    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5_n_134
    SLICE_X10Y237        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     1.562 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_57/O
                         net (fo=1, routed)           0.559     2.121    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/p_dmemclass_Node_da_1_q1[5]
    SLICE_X28Y239        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     2.152 f  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_25/O
                         net (fo=1, routed)           0.147     2.299    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_25_n_3
    SLICE_X29Y239        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.089     2.388 f  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_3/CO[7]
                         net (fo=1, routed)           0.023     2.411    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_3_n_3
    SLICE_X29Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.018     2.429 f  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_2/CO[7]
                         net (fo=2, routed)           2.450     4.879    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/CO[0]
    SLICE_X115Y154       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.968 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm[27]_i_1/O
                         net (fo=1, routed)           0.047     5.015    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_NS_fsm_0[27]
    SLICE_X115Y154       FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_clk
    SLICE_X115Y154       FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[27]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X115Y154       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[27]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.167ns (23.279%)  route 3.846ns (76.721%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_clk
    RAMB36_X1Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.898     0.898 f  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5/DOUTBDOUT[0]
                         net (fo=2, routed)           0.603     1.501    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5_n_134
    SLICE_X10Y237        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     1.562 f  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_57/O
                         net (fo=1, routed)           0.559     2.121    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/p_dmemclass_Node_da_1_q1[5]
    SLICE_X28Y239        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     2.152 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_25/O
                         net (fo=1, routed)           0.147     2.299    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_25_n_3
    SLICE_X29Y239        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.089     2.388 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_3/CO[7]
                         net (fo=1, routed)           0.023     2.411    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_3_n_3
    SLICE_X29Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.018     2.429 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_2/CO[7]
                         net (fo=2, routed)           2.496     4.925    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/CO[0]
    SLICE_X115Y154       LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.070     4.995 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm[35]_i_1/O
                         net (fo=1, routed)           0.018     5.013    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_NS_fsm_0[35]
    SLICE_X115Y154       FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_clk
    SLICE_X115Y154       FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[35]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X115Y154       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[35]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_22/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.114ns (24.055%)  route 3.517ns (75.945%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_clk
    RAMB36_X2Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23/DOUTADOUT[0]
                         net (fo=2, routed)           1.034     1.940    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23_n_102
    SLICE_X29Y114        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.047     1.987 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_104__0/O
                         net (fo=1, routed)           0.420     2.407    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_104__0_n_3
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     2.456 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_85__0/O
                         net (fo=2, routed)           0.045     2.501    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_85__0_n_3
    SLICE_X27Y88         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.532 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_59__1/O
                         net (fo=7, routed)           0.121     2.653    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_59__1_n_3
    SLICE_X27Y90         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.081     2.734 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_17__1/O
                         net (fo=32, routed)          1.897     4.631    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_1[0]
    RAMB36_X0Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_22/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_clk
    RAMB36_X0Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_22/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_22
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.713ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_55/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.153ns (24.737%)  route 3.508ns (75.263%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/DOUTADOUT[0]
                         net (fo=10, routed)          1.429     2.335    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[14]
    SLICE_X85Y177        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.047     2.382 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_36__1_replica/O
                         net (fo=1, routed)           0.134     2.516    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14_0_repN_alias
    SLICE_X83Y177        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.089     2.605 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_89/O
                         net (fo=1, routed)           0.206     2.811    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[13]
    SLICE_X80Y176        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     2.858 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_47/O
                         net (fo=1, routed)           0.042     2.900    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_mux_sel__45_2
    SLICE_X80Y176        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     2.932 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=38, routed)          0.138     3.070    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_dmemclass_Node_da_address0[0]
    SLICE_X80Y178        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     3.102 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_36_i_1/O
                         net (fo=28, routed)          1.559     4.661    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_63_1
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_55/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y9          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_55/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_55
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                 -1.713    

Slack (VIOLATED) :        -1.704ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_36/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 1.153ns (24.785%)  route 3.499ns (75.215%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/DOUTADOUT[0]
                         net (fo=10, routed)          1.429     2.335    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[14]
    SLICE_X85Y177        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.047     2.382 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_36__1_replica/O
                         net (fo=1, routed)           0.134     2.516    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14_0_repN_alias
    SLICE_X83Y177        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.089     2.605 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_89/O
                         net (fo=1, routed)           0.206     2.811    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[13]
    SLICE_X80Y176        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     2.858 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_47/O
                         net (fo=1, routed)           0.042     2.900    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_mux_sel__45_2
    SLICE_X80Y176        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     2.932 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=38, routed)          0.138     3.070    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_dmemclass_Node_da_address0[0]
    SLICE_X80Y178        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     3.102 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_36_i_1/O
                         net (fo=28, routed)          1.550     4.652    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_63_1
    RAMB36_X7Y56         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_36/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X7Y56         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_36/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X7Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_36
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 -1.704    

Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.114ns (24.144%)  route 3.500ns (75.856%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_clk
    RAMB36_X2Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23/DOUTADOUT[0]
                         net (fo=2, routed)           1.034     1.940    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23_n_102
    SLICE_X29Y114        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.047     1.987 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_104__0/O
                         net (fo=1, routed)           0.420     2.407    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_104__0_n_3
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     2.456 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_85__0/O
                         net (fo=2, routed)           0.045     2.501    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_85__0_n_3
    SLICE_X27Y88         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.532 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_59__1/O
                         net (fo=7, routed)           0.121     2.653    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_59__1_n_3
    SLICE_X27Y90         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.081     2.734 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_17__1/O
                         net (fo=32, routed)          1.880     4.614    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_1[0]
    RAMB36_X0Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_clk
    RAMB36_X0Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                 -1.700    

Slack (VIOLATED) :        -1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_52/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.153ns (24.844%)  route 3.488ns (75.156%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/DOUTADOUT[0]
                         net (fo=10, routed)          1.429     2.335    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[14]
    SLICE_X85Y177        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.047     2.382 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_36__1_replica/O
                         net (fo=1, routed)           0.134     2.516    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14_0_repN_alias
    SLICE_X83Y177        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.089     2.605 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_89/O
                         net (fo=1, routed)           0.206     2.811    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[13]
    SLICE_X80Y176        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     2.858 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_47/O
                         net (fo=1, routed)           0.042     2.900    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_mux_sel__45_2
    SLICE_X80Y176        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     2.932 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=38, routed)          0.138     3.070    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_dmemclass_Node_da_address0[0]
    SLICE_X80Y178        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     3.102 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_36_i_1/O
                         net (fo=28, routed)          1.539     4.641    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_63_1
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_52/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_52/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_52
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.641    
  -------------------------------------------------------------------
                         slack                                 -1.693    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_28/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.046ns (22.548%)  route 3.593ns (77.452%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y50         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_1/DOUTADOUT[0]
                         net (fo=26, routed)          0.744     1.650    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[1]
    SLICE_X87Y219        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.047     1.697 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_79_replica/O
                         net (fo=6, routed)           0.190     1.887    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_79_n_3_repN
    SLICE_X84Y219        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.031     1.918 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_78_replica/O
                         net (fo=2, routed)           0.312     2.230    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_78_n_3_repN
    SLICE_X85Y193        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.031     2.261 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_36__1/O
                         net (fo=5, routed)           0.328     2.589    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14_0
    SLICE_X82Y208        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     2.620 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_2__0/O
                         net (fo=16, routed)          2.019     4.639    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_31_0
    RAMB36_X0Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_28/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_clk
    RAMB36_X0Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_28/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_28
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                 -1.691    

Slack (VIOLATED) :        -1.688ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_1_22/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.114ns (24.207%)  route 3.488ns (75.793%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_clk
    RAMB36_X2Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23/DOUTADOUT[0]
                         net (fo=2, routed)           1.034     1.940    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_23_n_102
    SLICE_X29Y114        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.047     1.987 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_104__0/O
                         net (fo=1, routed)           0.420     2.407    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_104__0_n_3
    SLICE_X27Y88         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     2.456 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_85__0/O
                         net (fo=2, routed)           0.045     2.501    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_85__0_n_3
    SLICE_X27Y88         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.532 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_59__1/O
                         net (fo=7, routed)           0.141     2.673    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_59__1_n_3
    SLICE_X28Y88         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     2.754 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_1_16_i_2/O
                         net (fo=28, routed)          1.848     4.602    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_1_19_0[0]
    RAMB36_X0Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_1_22/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_clk
    RAMB36_X0Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_1_22/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_1_22
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 -1.688    

Slack (VIOLATED) :        -1.682ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_41/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.153ns (24.903%)  route 3.477ns (75.097%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14/DOUTADOUT[0]
                         net (fo=10, routed)          1.429     2.335    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[14]
    SLICE_X85Y177        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.047     2.382 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_36__1_replica/O
                         net (fo=1, routed)           0.134     2.516    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_14_0_repN_alias
    SLICE_X83Y177        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.089     2.605 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_89/O
                         net (fo=1, routed)           0.206     2.811    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[13]
    SLICE_X80Y176        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.047     2.858 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_47/O
                         net (fo=1, routed)           0.042     2.900    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_mux_sel__45_2
    SLICE_X80Y176        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     2.932 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=38, routed)          0.138     3.070    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_dmemclass_Node_da_address0[0]
    SLICE_X80Y178        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     3.102 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_1_36_i_1/O
                         net (fo=28, routed)          1.528     4.630    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_63_1
    RAMB36_X7Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_41/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X7Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_41/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X7Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_1_41
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                 -1.682    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:42:22 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3492 |     0 |   1182240 |  0.30 |
|   LUT as Logic             | 3419 |     0 |   1182240 |  0.29 |
|   LUT as Memory            |   73 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   18 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 3023 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 3023 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   90 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 12    |          Yes |         Set |            - |
| 3011  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1590 |     0 |    147780 |  1.08 |
|   CLBL                                     |  992 |     0 |           |       |
|   CLBM                                     |  598 |     0 |           |       |
| LUT as Logic                               | 3419 |     0 |   1182240 |  0.29 |
|   using O5 output only                     |   33 |       |           |       |
|   using O6 output only                     | 2714 |       |           |       |
|   using O5 and O6                          |  672 |       |           |       |
| LUT as Memory                              |   73 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   18 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    1 |       |           |       |
|     using O5 and O6                        |   17 |       |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 3023 |     0 |   2364480 |  0.13 |
|   Register driven from within the CLB      | 1523 |       |           |       |
|   Register driven from outside the CLB     | 1500 |       |           |       |
|     LUT in front of the register is unused | 1147 |       |           |       |
|     LUT in front of the register is used   |  353 |       |           |       |
| Unique Control Sets                        |   93 |       |    295560 |  0.03 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 714.5 |     0 |      2160 | 33.08 |
|   RAMB36/FIFO*    |   706 |     0 |      2160 | 32.69 |
|     RAMB36E2 only |   706 |       |           |       |
|   RAMB18          |    17 |     0 |      4320 |  0.39 |
|     RAMB18E2 only |    17 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3011 |            Register |
| LUT3     | 1071 |                 CLB |
| LUT6     | 1043 |                 CLB |
| LUT5     |  868 |                 CLB |
| RAMB36E2 |  706 |           Block Ram |
| LUT4     |  697 |                 CLB |
| LUT2     |  288 |                 CLB |
| LUT1     |  124 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   90 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB18E2 |   17 |           Block Ram |
| FDSE     |   12 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  1590 |    0 |    0 |   3.23 |   0.00 |   0.00 |
|   CLBL                     |   992 |    0 |    0 |   4.03 |   0.00 |   0.00 |
|   CLBM                     |   598 |    0 |    0 |   2.42 |   0.00 |   0.00 |
| CLB LUTs                   |  3492 |    0 |    0 |   0.89 |   0.00 |   0.00 |
|   LUT as Logic             |  3419 |    0 |    0 |   0.87 |   0.00 |   0.00 |
|   LUT as Memory            |    73 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    18 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
|     LUT as Shift Register  |    55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              |  3023 |    0 |    0 |   0.38 |   0.00 |   0.00 |
| CARRY8                     |    90 |    0 |    0 |   0.18 |   0.00 |   0.00 |
| F7 Muxes                   |     2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 714.5 |    0 |    0 |  99.24 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   706 |    0 |    0 |  98.06 |   0.00 |   0.00 |
|   RAMB18                   |    17 |    0 |    0 |   1.18 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    93 |    0 |    0 |   0.09 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:42:23 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.726    -6590.012                   9473                20763        0.049        0.000                      0                20763        1.155        0.000                       0                  3960  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.726    -6590.012                   9473                20763        0.049        0.000                      0                20763        1.155        0.000                       0                  3960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         9473  Failing Endpoints,  Worst Slack       -1.726ns,  Total Violation    -6590.012ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.186ns (23.649%)  route 3.829ns (76.351%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_clk
    RAMB36_X1Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.898     0.898 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5/DOUTBDOUT[0]
                         net (fo=2, routed)           0.603     1.501    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ram_reg_0_5_n_134
    SLICE_X10Y237        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.061     1.562 r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_57/O
                         net (fo=1, routed)           0.559     2.121    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/p_dmemclass_Node_da_1_q1[5]
    SLICE_X28Y239        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     2.152 f  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_25/O
                         net (fo=1, routed)           0.147     2.299    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm[35]_i_25_n_3
    SLICE_X29Y239        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.089     2.388 f  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_3/CO[7]
                         net (fo=1, routed)           0.023     2.411    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_3_n_3
    SLICE_X29Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.018     2.429 f  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_1_U/process_top_p_dmemclass_Node_da_1_ram_U/ap_CS_fsm_reg[35]_i_2/CO[7]
                         net (fo=2, routed)           2.450     4.879    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/CO[0]
    SLICE_X115Y154       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.968 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm[27]_i_1/O
                         net (fo=1, routed)           0.047     5.015    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_NS_fsm_0[27]
    SLICE_X115Y154       FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_clk
    SLICE_X115Y154       FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[27]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X115Y154       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[27]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                 -1.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_printList_fu_203/p_rec_reg_180_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_printList_fu_203/p_01_rec_reg_98_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_clk
    SLICE_X73Y197        FDRE                                         r  bd_0_i/hls_inst/inst/grp_printList_fu_203/p_rec_reg_180_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/grp_printList_fu_203/p_rec_reg_180_reg[24]/Q
                         net (fo=1, routed)           0.057     0.096    bd_0_i/hls_inst/inst/grp_printList_fu_203/p_rec_reg_180[24]
    SLICE_X72Y197        FDRE                                         r  bd_0_i/hls_inst/inst/grp_printList_fu_203/p_01_rec_reg_98_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3959, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_clk
    SLICE_X72Y197        FDRE                                         r  bd_0_i/hls_inst/inst/grp_printList_fu_203/p_01_rec_reg_98_reg[24]/C
                         clock pessimism              0.000     0.000    
    SLICE_X72Y197        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_printList_fu_203/p_01_rec_reg_98_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X8Y43  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_47/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X8Y43  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_47/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X8Y43  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_47/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-1.726356, worst hold slack (WHS)=0.049000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.726356) is less than 0
HLS EXTRACTION: calculating BRAM count: (17 bram18) + 2 * (706 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 3492 3023 0 1429 0 55 1590 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 14:42:23 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1590
LUT:           3492
FF:            3023
DSP:              0
BRAM:          1429
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.631
CP achieved post-implementation:    5.026
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:42:23 2020...
INFO: [HLS 200-112] Total elapsed time: 1729.69 seconds; peak allocated memory: 131.140 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 14:42:24 2020...
