// Seed: 3116120693
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output tri id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = -1'd0;
  assign id_3 = -1;
  wire id_13;
  logic [-1 : 1] id_14;
  wire id_15;
  assign id_14 = -id_15;
  assign module_1.id_19 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd55
) (
    input wand id_0,
    output tri id_1,
    input wire _id_2,
    input tri0 id_3,
    output wand id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    output wor id_8,
    output wand id_9,
    output uwire id_10
    , id_24,
    output wire id_11,
    input uwire id_12,
    output tri1 id_13,
    output wor id_14,
    input wand id_15,
    input supply1 id_16,
    input wand id_17,
    input wand id_18,
    output wire id_19,
    input wor id_20,
    input supply1 id_21,
    input tri0 id_22
    , id_25
);
  parameter id_26 = 1;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_26,
      id_26,
      id_24,
      id_26,
      id_25,
      id_24,
      id_25,
      id_25,
      id_26,
      id_25
  );
  logic [1 : id_2] id_27 = 1;
  wire id_28;
  ;
endmodule
