

================================================================
== Vitis HLS Report for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2'
================================================================
* Date:           Mon Jun 24 00:04:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        finn_feeder_chiplet
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_2  |        ?|        ?|        14|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.66>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [finn_feeder_chiplet.cpp:26]   --->   Operation 17 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ext_mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ext_mem"   --->   Operation 18 'read' 'ext_mem_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv3_i_i_i45_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i_i_i45"   --->   Operation 19 'read' 'conv3_i_i_i45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln25_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln25"   --->   Operation 20 'read' 'zext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv3_i_i_i45_cast = zext i32 %conv3_i_i_i45_read"   --->   Operation 21 'zext' 'conv3_i_i_i45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln25_cast = zext i30 %zext_ln25_read"   --->   Operation 22 'zext' 'zext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %out_stream_V_data_V, i1 0, i1 0, i1 0, i1 0, i1 0, i1 0, void @empty_12"   --->   Operation 23 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_stream_V_data_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln26 = store i16 0, i16 %p" [finn_feeder_chiplet.cpp:26]   --->   Operation 26 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_38_3"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_1 = load i16 %p" [finn_feeder_chiplet.cpp:33]   --->   Operation 28 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %p_1" [finn_feeder_chiplet.cpp:33]   --->   Operation 30 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.49ns)   --->   "%icmp_ln33 = icmp_ugt  i31 %zext_ln25_cast, i31 %sext_ln33" [finn_feeder_chiplet.cpp:33]   --->   Operation 31 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.07ns)   --->   "%p_2 = add i16 %p_1, i16 1" [finn_feeder_chiplet.cpp:33]   --->   Operation 32 'add' 'p_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc18.loopexit.exitStub, void %VITIS_LOOP_38_3.split" [finn_feeder_chiplet.cpp:33]   --->   Operation 33 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i16 %p_1" [finn_feeder_chiplet.cpp:35]   --->   Operation 34 'sext' 'sext_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%add_ln35 = add i34 %conv3_i_i_i45_cast, i34 %sext_ln35" [finn_feeder_chiplet.cpp:35]   --->   Operation 35 'add' 'add_ln35' <Predicate = (icmp_ln33)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln35, i2 0" [finn_feeder_chiplet.cpp:35]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i36 %shl_ln" [finn_feeder_chiplet.cpp:35]   --->   Operation 37 'sext' 'sext_ln35_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.52ns)   --->   "%add_ln35_1 = add i64 %sext_ln35_1, i64 %ext_mem_read" [finn_feeder_chiplet.cpp:35]   --->   Operation 38 'add' 'add_ln35_1' <Predicate = (icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln35_1, i32 2, i32 63" [finn_feeder_chiplet.cpp:35]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i62 %trunc_ln" [finn_feeder_chiplet.cpp:35]   --->   Operation 40 'sext' 'sext_ln35_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln35_2" [finn_feeder_chiplet.cpp:35]   --->   Operation 41 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln26 = store i16 %p_2, i16 %p" [finn_feeder_chiplet.cpp:26]   --->   Operation 42 'store' 'store_ln26' <Predicate = (icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 9.50>
ST_2 : Operation 43 [8/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 43 'readreq' 'word_req' <Predicate = (icmp_ln33)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 9.50>
ST_3 : Operation 44 [7/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 44 'readreq' 'word_req' <Predicate = (icmp_ln33)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 9.50>
ST_4 : Operation 45 [6/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 45 'readreq' 'word_req' <Predicate = (icmp_ln33)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.50>
ST_5 : Operation 46 [5/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 46 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.50>
ST_6 : Operation 47 [4/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 47 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.50>
ST_7 : Operation 48 [3/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 48 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.50>
ST_8 : Operation 49 [2/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 49 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.50>
ST_9 : Operation 50 [1/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 50 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.50>
ST_10 : Operation 51 [1/1] (9.50ns)   --->   "%word = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem_addr" [finn_feeder_chiplet.cpp:35]   --->   Operation 51 'read' 'word' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%pixel_data = trunc i32 %word" [finn_feeder_chiplet.cpp:39]   --->   Operation 52 'trunc' 'pixel_data' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%pixel_data_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 8, i32 15" [finn_feeder_chiplet.cpp:39]   --->   Operation 53 'partselect' 'pixel_data_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%pixel_data_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 16, i32 23" [finn_feeder_chiplet.cpp:39]   --->   Operation 54 'partselect' 'pixel_data_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%pixel_data_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 24, i32 31" [finn_feeder_chiplet.cpp:39]   --->   Operation 55 'partselect' 'pixel_data_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.00>
ST_11 : Operation 56 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data" [finn_feeder_chiplet.cpp:40]   --->   Operation 56 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 1.00>
ST_12 : Operation 57 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_1" [finn_feeder_chiplet.cpp:40]   --->   Operation 57 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 1.00>
ST_13 : Operation 58 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_2" [finn_feeder_chiplet.cpp:40]   --->   Operation 58 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 1.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_7" [finn_feeder_chiplet.cpp:34]   --->   Operation 59 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [finn_feeder_chiplet.cpp:33]   --->   Operation 60 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_3" [finn_feeder_chiplet.cpp:40]   --->   Operation 61 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_38_3" [finn_feeder_chiplet.cpp:33]   --->   Operation 62 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 0.500ns.

 <State 1>: 7.660ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [15]  (1.588 ns)
	'load' operation 16 bit ('p', finn_feeder_chiplet.cpp:33) on local variable 'p', finn_feeder_chiplet.cpp:26 [18]  (0.000 ns)
	'add' operation 34 bit ('add_ln35', finn_feeder_chiplet.cpp:35) [28]  (2.552 ns)
	'add' operation 64 bit ('add_ln35_1', finn_feeder_chiplet.cpp:35) [31]  (3.520 ns)

 <State 2>: 9.500ns
The critical path consists of the following:
	bus request operation ('word_req', finn_feeder_chiplet.cpp:35) on port 'gmem' (finn_feeder_chiplet.cpp:35) [35]  (9.500 ns)

 <State 3>: 9.500ns
The critical path consists of the following:
	bus request operation ('word_req', finn_feeder_chiplet.cpp:35) on port 'gmem' (finn_feeder_chiplet.cpp:35) [35]  (9.500 ns)

 <State 4>: 9.500ns
The critical path consists of the following:
	bus request operation ('word_req', finn_feeder_chiplet.cpp:35) on port 'gmem' (finn_feeder_chiplet.cpp:35) [35]  (9.500 ns)

 <State 5>: 9.500ns
The critical path consists of the following:
	bus request operation ('word_req', finn_feeder_chiplet.cpp:35) on port 'gmem' (finn_feeder_chiplet.cpp:35) [35]  (9.500 ns)

 <State 6>: 9.500ns
The critical path consists of the following:
	bus request operation ('word_req', finn_feeder_chiplet.cpp:35) on port 'gmem' (finn_feeder_chiplet.cpp:35) [35]  (9.500 ns)

 <State 7>: 9.500ns
The critical path consists of the following:
	bus request operation ('word_req', finn_feeder_chiplet.cpp:35) on port 'gmem' (finn_feeder_chiplet.cpp:35) [35]  (9.500 ns)

 <State 8>: 9.500ns
The critical path consists of the following:
	bus request operation ('word_req', finn_feeder_chiplet.cpp:35) on port 'gmem' (finn_feeder_chiplet.cpp:35) [35]  (9.500 ns)

 <State 9>: 9.500ns
The critical path consists of the following:
	bus request operation ('word_req', finn_feeder_chiplet.cpp:35) on port 'gmem' (finn_feeder_chiplet.cpp:35) [35]  (9.500 ns)

 <State 10>: 9.500ns
The critical path consists of the following:
	bus read operation ('word', finn_feeder_chiplet.cpp:35) on port 'gmem' (finn_feeder_chiplet.cpp:35) [36]  (9.500 ns)

 <State 11>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln40', finn_feeder_chiplet.cpp:40) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:40) [38]  (1.000 ns)

 <State 12>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln40', finn_feeder_chiplet.cpp:40) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:40) [40]  (1.000 ns)

 <State 13>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln40', finn_feeder_chiplet.cpp:40) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:40) [42]  (1.000 ns)

 <State 14>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln40', finn_feeder_chiplet.cpp:40) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:40) [44]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
