Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Thu Apr  7 20:33:13 2022
| Host              : DESKTOP-RN51NCC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file UART_LED_Subsystem_wrapper_timing_summary_routed.rpt -pb UART_LED_Subsystem_wrapper_timing_summary_routed.pb -rpx UART_LED_Subsystem_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : UART_LED_Subsystem_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.704        0.000                      0                  122        0.048        0.000                      0                  122        3.725        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
clk_pin_p  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           0.704        0.000                      0                  122        0.048        0.000                      0                  122        3.725        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.344ns (43.445%)  route 1.750ns (56.555%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 0.939ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.221     3.666    UART_LED_Subsystem_i/led_ctl_0/inst/clk_rx
    SLICE_X50Y95         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.780 r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[1]/Q
                         net (fo=1, routed)           1.750     5.530    led_pins_OBUF[1]
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.230     6.761 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.761    led_pins[1]
    H23                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 1.336ns (44.738%)  route 1.650ns (55.262%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 0.939ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.221     3.666    UART_LED_Subsystem_i/led_ctl_0/inst/clk_rx
    SLICE_X50Y95         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.783 r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[5]/Q
                         net (fo=1, routed)           1.650     5.433    led_pins_OBUF[5]
    M22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.219     6.652 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.652    led_pins[5]
    M22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.325ns (44.690%)  route 1.640ns (55.310%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.939ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.236     3.681    UART_LED_Subsystem_i/led_ctl_0/inst/clk_rx
    SLICE_X50Y96         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.795 r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[3]/Q
                         net (fo=1, routed)           1.640     5.435    led_pins_OBUF[3]
    P21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.647 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.647    led_pins[3]
    P21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 1.334ns (44.879%)  route 1.638ns (55.121%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.939ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.207     3.652    UART_LED_Subsystem_i/led_ctl_0/inst/clk_rx
    SLICE_X49Y78         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.768 r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[4]/Q
                         net (fo=1, routed)           1.638     5.406    led_pins_OBUF[4]
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.218     6.624 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.624    led_pins[4]
    N22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.368ns (46.106%)  route 1.599ns (53.894%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.939ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.207     3.652    UART_LED_Subsystem_i/led_ctl_0/inst/clk_rx
    SLICE_X49Y78         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.766 r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[0]/Q
                         net (fo=1, routed)           1.599     5.365    led_pins_OBUF[0]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.254     6.619 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.619    led_pins[0]
    AP8                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 1.387ns (47.603%)  route 1.527ns (52.397%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.939ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.236     3.681    UART_LED_Subsystem_i/led_ctl_0/inst/clk_rx
    SLICE_X50Y96         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.798 r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[7]/Q
                         net (fo=1, routed)           1.527     5.325    led_pins_OBUF[7]
    P23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.270     6.596 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.596    led_pins[7]
    P23                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 1.325ns (45.958%)  route 1.558ns (54.042%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.212ns (routing 0.939ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.212     3.657    UART_LED_Subsystem_i/led_ctl_0/inst/clk_rx
    SLICE_X49Y95         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.771 r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[2]/Q
                         net (fo=1, routed)           1.558     5.329    led_pins_OBUF[2]
    P20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.540 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.540    led_pins[2]
    P20                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 1.395ns (48.978%)  route 1.453ns (51.022%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.212ns (routing 0.939ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.212     3.657    UART_LED_Subsystem_i/led_ctl_0/inst/clk_rx
    SLICE_X49Y95         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.774 r  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[6]/Q
                         net (fo=1, routed)           1.453     5.227    led_pins_OBUF[6]
    R23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.278     6.505 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.505    led_pins[6]
    R23                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/meta_harden_rst/inst/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/baud_x16_en_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.114ns (3.612%)  route 3.042ns (96.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 11.071 - 8.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.181ns (routing 0.939ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.862ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.181     3.626    UART_LED_Subsystem_i/meta_harden_rst/inst/clk_dst
    SLICE_X49Y57         FDRE                                         r  UART_LED_Subsystem_i/meta_harden_rst/inst/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.740 r  UART_LED_Subsystem_i/meta_harden_rst/inst/signal_dst_reg/Q
                         net (fo=46, routed)          3.042     6.782    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/rst
    SLICE_X49Y95         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/baud_x16_en_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     8.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.325 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.376    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.376 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     9.025    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.100 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.971    11.071    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/clk
    SLICE_X49Y95         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/baud_x16_en_reg_reg/C
                         clock pessimism              0.423    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X49Y95         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    11.374    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 UART_LED_Subsystem_i/meta_harden_rst/inst/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.114ns (3.612%)  route 3.042ns (96.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 11.071 - 8.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.181ns (routing 0.939ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.862ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.362    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.445 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          2.181     3.626    UART_LED_Subsystem_i/meta_harden_rst/inst/clk_dst
    SLICE_X49Y57         FDRE                                         r  UART_LED_Subsystem_i/meta_harden_rst/inst/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.740 r  UART_LED_Subsystem_i/meta_harden_rst/inst/signal_dst_reg/Q
                         net (fo=46, routed)          3.042     6.782    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/rst
    SLICE_X49Y95         FDSE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     8.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.325 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.376    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.376 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     9.025    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.100 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.971    11.071    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/clk
    SLICE_X49Y95         FDSE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[5]/C
                         clock pessimism              0.423    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X49Y95         FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.084    11.374    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  4.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.945ns (routing 0.419ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.465ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.945     1.553    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/clk
    SLICE_X50Y95         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.602 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[3]/Q
                         net (fo=5, routed)           0.033     1.635    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count[3]
    SLICE_X50Y95         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.015     1.650 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count[3]_i_1/O
                         net (fo=1, routed)           0.012     1.662    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count[3]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.110     2.056    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/clk
    SLICE_X50Y95         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[3]/C
                         clock pessimism             -0.499     1.558    
    SLICE_X50Y95         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.614    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      0.945ns (routing 0.419ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.465ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.945     1.553    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/clk
    SLICE_X50Y95         FDSE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.602 f  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[2]/Q
                         net (fo=6, routed)           0.080     1.682    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count[2]
    SLICE_X49Y95         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.030     1.712 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/baud_x16_en_reg0/O
                         net (fo=1, routed)           0.016     1.728    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/p_0_in
    SLICE_X49Y95         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.108     2.054    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/clk
    SLICE_X49Y95         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/baud_x16_en_reg_reg/C
                         clock pessimism             -0.431     1.623    
    SLICE_X49Y95         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.679    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.063ns (55.752%)  route 0.050ns (44.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.945ns (routing 0.419ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.465ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.945     1.553    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/clk
    SLICE_X50Y95         FDSE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.601 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[4]/Q
                         net (fo=5, routed)           0.034     1.635    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count[4]
    SLICE_X50Y95         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     1.650 r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count[1]_i_1/O
                         net (fo=1, routed)           0.016     1.666    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count[1]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.110     2.056    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/clk
    SLICE_X50Y95         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[1]/C
                         clock pessimism             -0.499     1.558    
    SLICE_X50Y95         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.614    UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/inst/internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Net Delay (Source):      0.949ns (routing 0.419ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.465ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.949     1.557    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X51Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.606 f  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.035     1.641    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state__0[0]
    SLICE_X51Y96         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.656 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.016     1.672    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state__1[0]
    SLICE_X51Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.118     2.064    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X51Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X51Y96         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.618    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.944ns (routing 0.419ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.465ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.944     1.552    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X49Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.601 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state_reg[1]/Q
                         net (fo=8, routed)           0.038     1.639    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state_reg_n_0_[1]
    SLICE_X49Y96         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     1.654 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.015     1.669    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state[1]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.109     2.055    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X49Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state_reg[1]/C
                         clock pessimism             -0.499     1.557    
    SLICE_X49Y96         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.613    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.944ns (routing 0.419ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.465ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.944     1.552    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X49Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.601 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.038     1.639    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state__0[1]
    SLICE_X49Y96         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.654 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.016     1.670    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/state__1[1]
    SLICE_X49Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.109     2.055    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X49Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.557    
    SLICE_X49Y96         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.613    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.947ns (routing 0.419ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.465ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.947     1.555    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X50Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.604 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.038     1.642    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data[4]
    SLICE_X50Y97         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.016     1.658 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.016     1.674    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data[4]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.112     2.058    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X50Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[4]/C
                         clock pessimism             -0.499     1.560    
    SLICE_X50Y97         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.616    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Net Delay (Source):      0.949ns (routing 0.419ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.465ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.949     1.557    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X50Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.605 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.040     1.645    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data[2]
    SLICE_X50Y96         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.016     1.661 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.016     1.677    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data[2]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.117     2.063    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X50Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[2]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X50Y96         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.617    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Net Delay (Source):      0.946ns (routing 0.419ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.465ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.946     1.554    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X50Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.602 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.040     1.642    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data[0]
    SLICE_X50Y97         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.016     1.658 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.016     1.674    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data[0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.110     2.056    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X50Y97         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[0]/C
                         clock pessimism             -0.499     1.558    
    SLICE_X50Y97         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.614    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_LED_Subsystem_i/led_ctl_0/inst/old_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.048ns (30.380%)  route 0.110ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Net Delay (Source):      0.942ns (routing 0.419ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.465ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          0.942     1.550    UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/clk_rx
    SLICE_X49Y96         FDRE                                         r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.598 r  UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/inst/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.110     1.708    UART_LED_Subsystem_i/led_ctl_0/inst/rx_data_rdy
    SLICE_X49Y95         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/old_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_pin_p[0] (IN)
                         net (fo=0)                   0.001     0.001    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=50, routed)          1.105     2.051    UART_LED_Subsystem_i/led_ctl_0/inst/clk_rx
    SLICE_X49Y95         FDRE                                         r  UART_LED_Subsystem_i/led_ctl_0/inst/old_rx_data_rdy_reg/C
                         clock pessimism             -0.461     1.590    
    SLICE_X49Y95         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.646    UART_LED_Subsystem_i/led_ctl_0/inst/old_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin_p[0] }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         8.000       6.621      BUFGCE_X1Y48  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X50Y95  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X49Y78  UART_LED_Subsystem_i/led_ctl_0/inst/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y95  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y95  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y95  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y95  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X50Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X49Y96  UART_LED_Subsystem_i/led_ctl_0/inst/char_data_reg[4]/C



